<stg><name>conv2</name>


<trans_list>

<trans id="1795" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2358" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2340" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2354" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2355" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %out_feat_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_feat_x"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %out_feat_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_feat_y"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
entry:3 %out_feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_feat"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten195 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten195"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:7 %store_ln11 = store i21 0, i21 %indvar_flatten195

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:8 %store_ln11 = store i6 0, i6 %out_feat

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %store_ln11 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %store_ln11 = store i8 0, i8 %out_feat_y

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %store_ln11 = store i8 0, i8 %out_feat_x

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln11 = br void %VITIS_LOOP_26_4

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_4:0 %out_feat_y_1 = load i8 %out_feat_y

]]></Node>
<StgValue><ssdm name="out_feat_y_1"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_4:1 %out_feat_1 = load i6 %out_feat

]]></Node>
<StgValue><ssdm name="out_feat_1"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_4:2 %indvar_flatten195_load = load i21 %indvar_flatten195

]]></Node>
<StgValue><ssdm name="indvar_flatten195_load"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_26_4:3 %trunc_ln33 = trunc i6 %out_feat_1

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
VITIS_LOOP_26_4:4 %tmp_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln33, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_26_4:5 %out_feat_y_cast10 = zext i8 %out_feat_y_1

]]></Node>
<StgValue><ssdm name="out_feat_y_cast10"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_4:6 %x_assign_2 = sitodp i32 %out_feat_y_cast10

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_26_4:50 %icmp_ln11 = icmp_eq  i21 %indvar_flatten195_load, i21 2080800

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_26_4:51 %add_ln11_1 = add i21 %indvar_flatten195_load, i21 1

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_4:52 %br_ln11 = br i1 %icmp_ln11, void %for.inc61, void %for.end63

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc61:1 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc61:2 %add_ln11 = add i6 %out_feat_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="6">
<![CDATA[
for.inc61:3 %trunc_ln11 = trunc i6 %add_ln11

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:6 %icmp_ln13 = icmp_eq  i16 %indvar_flatten_load, i16 65025

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc61:8 %tmp_85_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln11, i6 0

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc61:9 %select_ln11_1 = select i1 %icmp_ln13, i6 %add_ln11, i6 %out_feat_1

]]></Node>
<StgValue><ssdm name="select_ln11_1"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:19 %select_ln11_2 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_2"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:20 %zext_ln11_1 = zext i11 %select_ln11_2

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:21 %conv2_weights_addr = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln11_1

]]></Node>
<StgValue><ssdm name="conv2_weights_addr"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:22 %conv2_weights_load = load i11 %conv2_weights_addr

]]></Node>
<StgValue><ssdm name="conv2_weights_load"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:24 %select_ln11_3 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_3"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:25 %or_ln11 = or i11 %select_ln11_3, i11 1

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:26 %zext_ln33 = zext i11 %or_ln11

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:27 %conv2_weights_addr_1 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:28 %conv2_weights_load_1 = load i11 %conv2_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv2_weights_load_1"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:981 %store_ln15 = store i21 %add_ln11_1, i21 %indvar_flatten195

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:982 %store_ln15 = store i6 %select_ln11_1, i6 %out_feat

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="320" st_id="3" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_4:6 %x_assign_2 = sitodp i32 %out_feat_y_cast10

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc61:0 %out_feat_x_load = load i8 %out_feat_x

]]></Node>
<StgValue><ssdm name="out_feat_x_load"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:22 %conv2_weights_load = load i11 %conv2_weights_addr

]]></Node>
<StgValue><ssdm name="conv2_weights_load"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:28 %conv2_weights_load_1 = load i11 %conv2_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv2_weights_load_1"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:30 %select_ln11_4 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_4"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:31 %or_ln11_1 = or i11 %select_ln11_4, i11 2

]]></Node>
<StgValue><ssdm name="or_ln11_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:32 %zext_ln33_19 = zext i11 %or_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln33_19"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:33 %conv2_weights_addr_2 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_19

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:34 %conv2_weights_load_2 = load i11 %conv2_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv2_weights_load_2"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:36 %select_ln11_5 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_5"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:37 %or_ln11_2 = or i11 %select_ln11_5, i11 3

]]></Node>
<StgValue><ssdm name="or_ln11_2"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:38 %zext_ln33_20 = zext i11 %or_ln11_2

]]></Node>
<StgValue><ssdm name="zext_ln33_20"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:39 %conv2_weights_addr_3 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_20

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_3"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:40 %conv2_weights_load_3 = load i11 %conv2_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv2_weights_load_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:404 %xor_ln11 = xor i1 %icmp_ln13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:405 %icmp_ln15 = icmp_eq  i8 %out_feat_x_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:406 %and_ln11 = and i1 %icmp_ln15, i1 %xor_ln11

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:409 %or_ln13 = or i1 %and_ln11, i1 %icmp_ln13

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:410 %select_ln13 = select i1 %or_ln13, i8 0, i8 %out_feat_x_load

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="8">
<![CDATA[
for.inc61:535 %out_feat_x_cast11 = zext i8 %select_ln13

]]></Node>
<StgValue><ssdm name="out_feat_x_cast11"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:536 %x_assign = sitodp i32 %out_feat_x_cast11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:978 %add_ln15 = add i8 %select_ln13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:985 %store_ln15 = store i8 %add_ln15, i8 %out_feat_x

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="343" st_id="4" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_4:6 %x_assign_2 = sitodp i32 %out_feat_y_cast10

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:7 %select_ln11 = select i1 %icmp_ln13, i8 0, i8 %out_feat_y_1

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:34 %conv2_weights_load_2 = load i11 %conv2_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv2_weights_load_2"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:40 %conv2_weights_load_3 = load i11 %conv2_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv2_weights_load_3"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:42 %select_ln11_6 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_6"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:43 %or_ln11_3 = or i11 %select_ln11_6, i11 4

]]></Node>
<StgValue><ssdm name="or_ln11_3"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:44 %zext_ln33_21 = zext i11 %or_ln11_3

]]></Node>
<StgValue><ssdm name="zext_ln33_21"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:45 %conv2_weights_addr_4 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_21

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_4"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:46 %conv2_weights_load_4 = load i11 %conv2_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv2_weights_load_4"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:48 %select_ln11_7 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_7"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:49 %or_ln11_4 = or i11 %select_ln11_7, i11 5

]]></Node>
<StgValue><ssdm name="or_ln11_4"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:50 %zext_ln33_22 = zext i11 %or_ln11_4

]]></Node>
<StgValue><ssdm name="zext_ln33_22"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:51 %conv2_weights_addr_5 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_22

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_5"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:52 %conv2_weights_load_5 = load i11 %conv2_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv2_weights_load_5"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:407 %add_ln13 = add i8 %select_ln11, i8 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="8">
<![CDATA[
for.inc61:418 %out_feat_y_cast10_mid1 = zext i8 %add_ln13

]]></Node>
<StgValue><ssdm name="out_feat_y_cast10_mid1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:419 %x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:536 %x_assign = sitodp i32 %out_feat_x_cast11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="361" st_id="5" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_4:6 %x_assign_2 = sitodp i32 %out_feat_y_cast10

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:46 %conv2_weights_load_4 = load i11 %conv2_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv2_weights_load_4"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:52 %conv2_weights_load_5 = load i11 %conv2_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv2_weights_load_5"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:54 %select_ln11_8 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_8"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:55 %or_ln11_5 = or i11 %select_ln11_8, i11 6

]]></Node>
<StgValue><ssdm name="or_ln11_5"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:56 %zext_ln33_23 = zext i11 %or_ln11_5

]]></Node>
<StgValue><ssdm name="zext_ln33_23"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:57 %conv2_weights_addr_6 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_23

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_6"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:58 %conv2_weights_load_6 = load i11 %conv2_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv2_weights_load_6"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:60 %select_ln11_9 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_9"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:61 %or_ln11_6 = or i11 %select_ln11_9, i11 7

]]></Node>
<StgValue><ssdm name="or_ln11_6"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:62 %zext_ln33_24 = zext i11 %or_ln11_6

]]></Node>
<StgValue><ssdm name="zext_ln33_24"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:63 %conv2_weights_addr_7 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_24

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_7"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:64 %conv2_weights_load_7 = load i11 %conv2_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv2_weights_load_7"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:419 %x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:536 %x_assign = sitodp i32 %out_feat_x_cast11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_26_4:7 %data_18 = bitcast i64 %x_assign_2

]]></Node>
<StgValue><ssdm name="data_18"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_4:8 %x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_18, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_26_4:9 %x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_26_4:10 %x_fp_sig = trunc i64 %data_18

]]></Node>
<StgValue><ssdm name="x_fp_sig"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_26_4:11 %icmp_ln25 = icmp_eq  i11 %x_fp_exp, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_26_4:12 %icmp_ln25_3 = icmp_eq  i52 %x_fp_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_26_4:13 %and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_3

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_26_4:14 %icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_26_4:15 %xor_ln18 = xor i1 %icmp_ln25_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_26_4:16 %and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_26_4:17 %or_ln18 = or i1 %and_ln25, i1 %and_ln18

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_26_4:18 %or_ln488 = or i1 %or_ln18, i1 %x_fp_sign

]]></Node>
<StgValue><ssdm name="or_ln488"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_26_4:19 %data_24 = select i1 %or_ln488, i64 0, i64 %data_18

]]></Node>
<StgValue><ssdm name="data_24"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_26_4:20 %x_fp_exp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_12"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_26_4:21 %x_fp_sig_12 = trunc i64 %data_24

]]></Node>
<StgValue><ssdm name="x_fp_sig_12"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_26_4:22 %icmp_ln18_8 = icmp_eq  i11 %x_fp_exp_12, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_8"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
VITIS_LOOP_26_4:23 %icmp_ln18_9 = icmp_ne  i52 %x_fp_sig_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_9"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_26_4:24 %and_ln18_1 = and i1 %icmp_ln18_8, i1 %icmp_ln18_9

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_26_4:25 %ymaggreater_12 = icmp_slt  i64 %data_24, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_12"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_26_4:26 %empty = select i1 %ymaggreater_12, i64 %data_24, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_26_4:27 %data_1 = select i1 %and_ln18_1, i64 4643140847074803712, i64 %empty

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_4:28 %xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63

]]></Node>
<StgValue><ssdm name="xs_sign_1"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_26_4:29 %xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_1"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_26_4:30 %trunc_ln534 = trunc i64 %data_1

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
VITIS_LOOP_26_4:31 %mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="137" op_0_bw="54">
<![CDATA[
VITIS_LOOP_26_4:32 %mantissa_4_cast_cast_cast = zext i54 %mantissa_1

]]></Node>
<StgValue><ssdm name="mantissa_4_cast_cast_cast"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_26_4:33 %xs_exp_1_cast = zext i11 %xs_exp_1

]]></Node>
<StgValue><ssdm name="xs_exp_1_cast"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_26_4:34 %sub_i_i_i_i_i_i32 = add i12 %xs_exp_1_cast, i12 3073

]]></Node>
<StgValue><ssdm name="sub_i_i_i_i_i_i32"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_4:35 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i_i_i_i_i_i32, i32 11

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_26_4:36 %sub_i43_i_i_i36 = sub i11 1023, i11 %xs_exp_1

]]></Node>
<StgValue><ssdm name="sub_i43_i_i_i36"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_26_4:37 %sub_i43_i_i_i36_cast = sext i11 %sub_i43_i_i_i36

]]></Node>
<StgValue><ssdm name="sub_i43_i_i_i36_cast"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_26_4:38 %cond_i_i_i_i37 = select i1 %tmp_29, i12 %sub_i43_i_i_i36_cast, i12 %sub_i_i_i_i_i_i32

]]></Node>
<StgValue><ssdm name="cond_i_i_i_i37"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_26_4:39 %sh_prom_i18_i_i_i_i38_cast_cast_cast = sext i12 %cond_i_i_i_i37

]]></Node>
<StgValue><ssdm name="sh_prom_i18_i_i_i_i38_cast_cast_cast"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="137" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_4:40 %sh_prom_i18_i_i_i_i38_cast_cast_cast_cast = zext i32 %sh_prom_i18_i_i_i_i38_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i18_i_i_i_i38_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
VITIS_LOOP_26_4:41 %shr_i_i_i_i_i39 = lshr i137 %mantissa_4_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shr_i_i_i_i_i39"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_4:43 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %shr_i_i_i_i_i39, i32 53

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:58 %conv2_weights_load_6 = load i11 %conv2_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv2_weights_load_6"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:64 %conv2_weights_load_7 = load i11 %conv2_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv2_weights_load_7"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:66 %select_ln11_10 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_10"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:67 %or_ln11_7 = or i11 %select_ln11_10, i11 8

]]></Node>
<StgValue><ssdm name="or_ln11_7"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:68 %zext_ln33_25 = zext i11 %or_ln11_7

]]></Node>
<StgValue><ssdm name="zext_ln33_25"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:69 %conv2_weights_addr_8 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_25

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_8"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:70 %conv2_weights_load_8 = load i11 %conv2_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv2_weights_load_8"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:72 %select_ln11_11 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_11"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:73 %or_ln11_8 = or i11 %select_ln11_11, i11 9

]]></Node>
<StgValue><ssdm name="or_ln11_8"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:74 %zext_ln33_26 = zext i11 %or_ln11_8

]]></Node>
<StgValue><ssdm name="zext_ln33_26"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:75 %conv2_weights_addr_9 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_26

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_9"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:76 %conv2_weights_load_9 = load i11 %conv2_weights_addr_9

]]></Node>
<StgValue><ssdm name="conv2_weights_load_9"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:419 %x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:536 %x_assign = sitodp i32 %out_feat_x_cast11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="426" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
VITIS_LOOP_26_4:42 %shl_i_i_i_i_i40 = shl i137 %mantissa_4_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i_i40"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="1">
<![CDATA[
VITIS_LOOP_26_4:44 %tmp_83_cast = zext i1 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_26_4:45 %tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i137.i32.i32, i137 %shl_i_i_i_i_i40, i32 53, i32 66

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
VITIS_LOOP_26_4:46 %val_1 = select i1 %tmp_29, i14 %tmp_83_cast, i14 %tmp_s

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xs_sign_1" val="1"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_26_4:47 %result_6 = sub i14 0, i14 %val_1

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
VITIS_LOOP_26_4:48 %result_8 = select i1 %xs_sign_1, i14 %result_6, i14 %val_1

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_26_4:49 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:70 %conv2_weights_load_8 = load i11 %conv2_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv2_weights_load_8"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:76 %conv2_weights_load_9 = load i11 %conv2_weights_addr_9

]]></Node>
<StgValue><ssdm name="conv2_weights_load_9"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:78 %select_ln11_12 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_12"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:79 %or_ln11_9 = or i11 %select_ln11_12, i11 10

]]></Node>
<StgValue><ssdm name="or_ln11_9"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:80 %zext_ln33_27 = zext i11 %or_ln11_9

]]></Node>
<StgValue><ssdm name="zext_ln33_27"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:81 %conv2_weights_addr_10 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_27

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_10"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:82 %conv2_weights_load_10 = load i11 %conv2_weights_addr_10

]]></Node>
<StgValue><ssdm name="conv2_weights_load_10"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:84 %select_ln11_13 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_13"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:85 %or_ln11_10 = or i11 %select_ln11_13, i11 11

]]></Node>
<StgValue><ssdm name="or_ln11_10"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:86 %zext_ln33_28 = zext i11 %or_ln11_10

]]></Node>
<StgValue><ssdm name="zext_ln33_28"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:87 %conv2_weights_addr_11 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_28

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_11"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:88 %conv2_weights_load_11 = load i11 %conv2_weights_addr_11

]]></Node>
<StgValue><ssdm name="conv2_weights_load_11"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="32">
<![CDATA[
for.inc61:419 %x_assign_2_mid1 = sitodp i32 %out_feat_y_cast10_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="446" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:82 %conv2_weights_load_10 = load i11 %conv2_weights_addr_10

]]></Node>
<StgValue><ssdm name="conv2_weights_load_10"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:88 %conv2_weights_load_11 = load i11 %conv2_weights_addr_11

]]></Node>
<StgValue><ssdm name="conv2_weights_load_11"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:90 %select_ln11_14 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_14"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:91 %or_ln11_11 = or i11 %select_ln11_14, i11 12

]]></Node>
<StgValue><ssdm name="or_ln11_11"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:92 %zext_ln33_29 = zext i11 %or_ln11_11

]]></Node>
<StgValue><ssdm name="zext_ln33_29"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:93 %conv2_weights_addr_12 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_29

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_12"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:94 %conv2_weights_load_12 = load i11 %conv2_weights_addr_12

]]></Node>
<StgValue><ssdm name="conv2_weights_load_12"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:96 %select_ln11_15 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_15"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:97 %or_ln11_12 = or i11 %select_ln11_15, i11 13

]]></Node>
<StgValue><ssdm name="or_ln11_12"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:98 %zext_ln33_30 = zext i11 %or_ln11_12

]]></Node>
<StgValue><ssdm name="zext_ln33_30"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:99 %conv2_weights_addr_13 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_30

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_13"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:100 %conv2_weights_load_13 = load i11 %conv2_weights_addr_13

]]></Node>
<StgValue><ssdm name="conv2_weights_load_13"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:537 %data_21 = bitcast i64 %x_assign

]]></Node>
<StgValue><ssdm name="data_21"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:538 %x_fp_sign_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_21, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign_6"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:539 %x_fp_exp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_13"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:540 %x_fp_sig_13 = trunc i64 %data_21

]]></Node>
<StgValue><ssdm name="x_fp_sig_13"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:541 %icmp_ln25_4 = icmp_eq  i11 %x_fp_exp_13, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc61:542 %icmp_ln25_5 = icmp_eq  i52 %x_fp_sig_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_5"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:543 %and_ln25_1 = and i1 %icmp_ln25_4, i1 %icmp_ln25_5

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:544 %icmp_ln18_10 = icmp_eq  i11 %x_fp_exp_13, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_10"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:545 %xor_ln18_1 = xor i1 %icmp_ln25_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:546 %and_ln18_2 = and i1 %icmp_ln18_10, i1 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_2"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:547 %or_ln18_13 = or i1 %and_ln25_1, i1 %and_ln18_2

]]></Node>
<StgValue><ssdm name="or_ln18_13"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:548 %or_ln488_1 = or i1 %or_ln18_13, i1 %x_fp_sign_6

]]></Node>
<StgValue><ssdm name="or_ln488_1"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:549 %data_25 = select i1 %or_ln488_1, i64 0, i64 %data_21

]]></Node>
<StgValue><ssdm name="data_25"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:550 %x_fp_exp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_14"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:551 %x_fp_sig_14 = trunc i64 %data_25

]]></Node>
<StgValue><ssdm name="x_fp_sig_14"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:552 %icmp_ln18_11 = icmp_eq  i11 %x_fp_exp_14, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_11"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc61:553 %icmp_ln18_12 = icmp_ne  i52 %x_fp_sig_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_12"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:554 %and_ln18_3 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12

]]></Node>
<StgValue><ssdm name="and_ln18_3"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:555 %ymaggreater_14 = icmp_slt  i64 %data_25, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="ymaggreater_14"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:556 %empty_16 = select i1 %ymaggreater_14, i64 %data_25, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:557 %data = select i1 %and_ln18_3, i64 4643140847074803712, i64 %empty_16

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:558 %xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="xs_sign"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:559 %xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:560 %trunc_ln534_7 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln534_7"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:561 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_7, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:562 %mantissa_2_cast_cast_cast = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="mantissa_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:563 %xs_exp_cast = zext i11 %xs_exp

]]></Node>
<StgValue><ssdm name="xs_exp_cast"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:564 %sub_i_i_i_i_i_i = add i12 %xs_exp_cast, i12 3073

]]></Node>
<StgValue><ssdm name="sub_i_i_i_i_i_i"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:565 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i_i_i_i_i_i, i32 11

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:566 %sub_i43_i_i_i = sub i11 1023, i11 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_i43_i_i_i"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:567 %sub_i43_i_i_i_cast = sext i11 %sub_i43_i_i_i

]]></Node>
<StgValue><ssdm name="sub_i43_i_i_i_cast"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:568 %cond_i_i_i_i = select i1 %tmp_37, i12 %sub_i43_i_i_i_cast, i12 %sub_i_i_i_i_i_i

]]></Node>
<StgValue><ssdm name="cond_i_i_i_i"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:569 %sh_prom_i18_i_i_i_i_cast_cast_cast = sext i12 %cond_i_i_i_i

]]></Node>
<StgValue><ssdm name="sh_prom_i18_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:570 %sh_prom_i18_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i18_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i18_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:571 %shr_i_i_i_i_i = lshr i137 %mantissa_2_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shr_i_i_i_i_i"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:573 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %shr_i_i_i_i_i, i32 53

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="494" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:94 %conv2_weights_load_12 = load i11 %conv2_weights_addr_12

]]></Node>
<StgValue><ssdm name="conv2_weights_load_12"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:100 %conv2_weights_load_13 = load i11 %conv2_weights_addr_13

]]></Node>
<StgValue><ssdm name="conv2_weights_load_13"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:102 %select_ln11_16 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_16"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:103 %or_ln11_13 = or i11 %select_ln11_16, i11 14

]]></Node>
<StgValue><ssdm name="or_ln11_13"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:104 %zext_ln33_31 = zext i11 %or_ln11_13

]]></Node>
<StgValue><ssdm name="zext_ln33_31"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:105 %conv2_weights_addr_14 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_31

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_14"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:106 %conv2_weights_load_14 = load i11 %conv2_weights_addr_14

]]></Node>
<StgValue><ssdm name="conv2_weights_load_14"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:108 %select_ln11_17 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_17"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:109 %or_ln11_14 = or i11 %select_ln11_17, i11 15

]]></Node>
<StgValue><ssdm name="or_ln11_14"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:110 %zext_ln33_32 = zext i11 %or_ln11_14

]]></Node>
<StgValue><ssdm name="zext_ln33_32"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:111 %conv2_weights_addr_15 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_32

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_15"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:112 %conv2_weights_load_15 = load i11 %conv2_weights_addr_15

]]></Node>
<StgValue><ssdm name="conv2_weights_load_15"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:572 %shl_i_i_i_i_i = shl i137 %mantissa_2_cast_cast_cast, i137 %sh_prom_i18_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i_i"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="22" op_0_bw="1">
<![CDATA[
for.inc61:574 %tmp_154_cast = zext i1 %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="22" op_0_bw="22" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:575 %tmp_14 = partselect i22 @_ssdm_op_PartSelect.i22.i137.i32.i32, i137 %shl_i_i_i_i_i, i32 53, i32 74

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
for.inc61:576 %val = select i1 %tmp_37, i22 %tmp_154_cast, i22 %tmp_14

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="xs_sign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:577 %result_3 = sub i22 0, i22 %val

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
for.inc61:578 %result = select i1 %xs_sign, i22 %result_3, i22 %val

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="512" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:106 %conv2_weights_load_14 = load i11 %conv2_weights_addr_14

]]></Node>
<StgValue><ssdm name="conv2_weights_load_14"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:112 %conv2_weights_load_15 = load i11 %conv2_weights_addr_15

]]></Node>
<StgValue><ssdm name="conv2_weights_load_15"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:114 %select_ln11_18 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_18"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:115 %or_ln11_15 = or i11 %select_ln11_18, i11 16

]]></Node>
<StgValue><ssdm name="or_ln11_15"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:116 %zext_ln33_33 = zext i11 %or_ln11_15

]]></Node>
<StgValue><ssdm name="zext_ln33_33"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:117 %conv2_weights_addr_16 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_33

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_16"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:118 %conv2_weights_load_16 = load i11 %conv2_weights_addr_16

]]></Node>
<StgValue><ssdm name="conv2_weights_load_16"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:120 %select_ln11_19 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_19"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:121 %or_ln11_16 = or i11 %select_ln11_19, i11 17

]]></Node>
<StgValue><ssdm name="or_ln11_16"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:122 %zext_ln33_34 = zext i11 %or_ln11_16

]]></Node>
<StgValue><ssdm name="zext_ln33_34"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:123 %conv2_weights_addr_17 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_34

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_17"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:124 %conv2_weights_load_17 = load i11 %conv2_weights_addr_17

]]></Node>
<StgValue><ssdm name="conv2_weights_load_17"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64">
<![CDATA[
for.inc61:420 %bitcast_ln488 = bitcast i64 %x_assign_2_mid1

]]></Node>
<StgValue><ssdm name="bitcast_ln488"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:421 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488, i32 63

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:422 %x_fp_exp_mid = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_mid"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:423 %trunc_ln491 = trunc i64 %bitcast_ln488

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:424 %icmp_ln25_13 = icmp_eq  i11 %x_fp_exp_mid, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_13"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc61:425 %icmp_ln25_14 = icmp_eq  i52 %trunc_ln491, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_14"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:426 %and_ln25_6 = and i1 %icmp_ln25_13, i1 %icmp_ln25_14

]]></Node>
<StgValue><ssdm name="and_ln25_6"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:427 %icmp_ln18_19 = icmp_eq  i11 %x_fp_exp_mid, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_19"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:428 %xor_ln18_6 = xor i1 %icmp_ln25_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_6"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:429 %and_ln18_12 = and i1 %icmp_ln18_19, i1 %xor_ln18_6

]]></Node>
<StgValue><ssdm name="and_ln18_12"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:430 %or_ln18_14 = or i1 %and_ln25_6, i1 %and_ln18_12

]]></Node>
<StgValue><ssdm name="or_ln18_14"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:431 %or_ln488_2 = or i1 %or_ln18_14, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="or_ln488_2"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:432 %select_ln488 = select i1 %or_ln488_2, i64 0, i64 %bitcast_ln488

]]></Node>
<StgValue><ssdm name="select_ln488"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:433 %x_fp_exp_12_mid = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %select_ln488, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_12_mid"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:434 %trunc_ln491_1 = trunc i64 %select_ln488

]]></Node>
<StgValue><ssdm name="trunc_ln491_1"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:435 %icmp_ln18_20 = icmp_eq  i11 %x_fp_exp_12_mid, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_20"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc61:436 %icmp_ln18_21 = icmp_ne  i52 %trunc_ln491_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_21"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:437 %and_ln18_14 = and i1 %icmp_ln18_20, i1 %icmp_ln18_21

]]></Node>
<StgValue><ssdm name="and_ln18_14"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc61:438 %icmp_ln38 = icmp_slt  i64 %select_ln488, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:439 %p_mid1 = select i1 %icmp_ln38, i64 %select_ln488, i64 4643140847074803712

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:440 %data_1_mid1 = select i1 %and_ln18_14, i64 4643140847074803712, i64 %p_mid1

]]></Node>
<StgValue><ssdm name="data_1_mid1"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:442 %xs_exp_1_mid = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1_mid1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp_1_mid"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="52" op_0_bw="64">
<![CDATA[
for.inc61:443 %trunc_ln534_6 = trunc i64 %data_1_mid1

]]></Node>
<StgValue><ssdm name="trunc_ln534_6"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc61:444 %mantissa_4_cast_mid1_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_6, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_4_cast_mid1_cast"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="137" op_0_bw="54">
<![CDATA[
for.inc61:445 %mantissa_4_cast_mid1_cast_cast = zext i54 %mantissa_4_cast_mid1_cast

]]></Node>
<StgValue><ssdm name="mantissa_4_cast_mid1_cast_cast"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:446 %xs_exp_1_cast_mid1 = zext i11 %xs_exp_1_mid

]]></Node>
<StgValue><ssdm name="xs_exp_1_cast_mid1"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc61:447 %sub_i_i_i_i_i_i32_mid1 = add i12 %xs_exp_1_cast_mid1, i12 3073

]]></Node>
<StgValue><ssdm name="sub_i_i_i_i_i_i32_mid1"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc61:448 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i_i_i_i_i_i32_mid1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:449 %sub_i43_i_i_i36_mid1 = sub i11 1023, i11 %xs_exp_1_mid

]]></Node>
<StgValue><ssdm name="sub_i43_i_i_i36_mid1"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="11">
<![CDATA[
for.inc61:450 %sub_i43_i_i_i36_cast_mid1 = sext i11 %sub_i43_i_i_i36_mid1

]]></Node>
<StgValue><ssdm name="sub_i43_i_i_i36_cast_mid1"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc61:451 %cond_i_i_i_i37_mid1 = select i1 %tmp_33, i12 %sub_i43_i_i_i36_cast_mid1, i12 %sub_i_i_i_i_i_i32_mid1

]]></Node>
<StgValue><ssdm name="cond_i_i_i_i37_mid1"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:452 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast = sext i12 %cond_i_i_i_i37_mid1

]]></Node>
<StgValue><ssdm name="sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="137" op_0_bw="32">
<![CDATA[
for.inc61:453 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast = zext i32 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:454 %shr_i_i_i_i_i39_mid1 = lshr i137 %mantissa_4_cast_mid1_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast

]]></Node>
<StgValue><ssdm name="shr_i_i_i_i_i39_mid1"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
for.inc61:456 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %shr_i_i_i_i_i39_mid1, i32 53

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="559" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:118 %conv2_weights_load_16 = load i11 %conv2_weights_addr_16

]]></Node>
<StgValue><ssdm name="conv2_weights_load_16"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:124 %conv2_weights_load_17 = load i11 %conv2_weights_addr_17

]]></Node>
<StgValue><ssdm name="conv2_weights_load_17"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:126 %select_ln11_20 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_20"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:127 %or_ln11_17 = or i11 %select_ln11_20, i11 18

]]></Node>
<StgValue><ssdm name="or_ln11_17"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:128 %zext_ln33_35 = zext i11 %or_ln11_17

]]></Node>
<StgValue><ssdm name="zext_ln33_35"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:129 %conv2_weights_addr_18 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_35

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_18"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:130 %conv2_weights_load_18 = load i11 %conv2_weights_addr_18

]]></Node>
<StgValue><ssdm name="conv2_weights_load_18"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:132 %select_ln11_21 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_21"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:133 %or_ln11_18 = or i11 %select_ln11_21, i11 19

]]></Node>
<StgValue><ssdm name="or_ln11_18"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:134 %zext_ln33_36 = zext i11 %or_ln11_18

]]></Node>
<StgValue><ssdm name="zext_ln33_36"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:135 %conv2_weights_addr_19 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_36

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_19"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:136 %conv2_weights_load_19 = load i11 %conv2_weights_addr_19

]]></Node>
<StgValue><ssdm name="conv2_weights_load_19"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc61:402 %select_ln11_66 = select i1 %icmp_ln13, i14 0, i14 %result_8

]]></Node>
<StgValue><ssdm name="select_ln11_66"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc61:441 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1_mid1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="137" op_0_bw="137" op_1_bw="137">
<![CDATA[
for.inc61:455 %shl_i_i_i_i_i40_mid1 = shl i137 %mantissa_4_cast_mid1_cast_cast, i137 %sh_prom_i18_i_i_i_i38_cast_cast_mid1_cast_cast

]]></Node>
<StgValue><ssdm name="shl_i_i_i_i_i40_mid1"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="tmp_33" val="1"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="1">
<![CDATA[
for.inc61:457 %tmp_151_cast = zext i1 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="14" op_0_bw="14" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:458 %tmp_12 = partselect i14 @_ssdm_op_PartSelect.i14.i137.i32.i32, i137 %shl_i_i_i_i_i40_mid1, i32 53, i32 66

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc61:459 %empty_15 = select i1 %tmp_33, i14 %tmp_151_cast, i14 %tmp_12

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:460 %result_6_mid1 = sub i14 0, i14 %empty_15

]]></Node>
<StgValue><ssdm name="result_6_mid1"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc61:461 %result_8_mid1 = select i1 %tmp_32, i14 %result_6_mid1, i14 %empty_15

]]></Node>
<StgValue><ssdm name="result_8_mid1"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc61:462 %select_ln13_3 = select i1 %and_ln11, i14 %result_8_mid1, i14 %select_ln11_66

]]></Node>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="22" op_0_bw="14">
<![CDATA[
for.inc61:463 %zext_ln33_81 = zext i14 %select_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln33_81"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
for.inc61:464 %tmp_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %select_ln13_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:465 %sub_ln33 = sub i22 %tmp_13, i22 %zext_ln33_81

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:466 %add_ln33 = add i22 %sub_ln33, i22 65025

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:579 %add_ln33_81 = add i22 %sub_ln33, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_81"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:580 %zext_ln33_82 = zext i22 %add_ln33_81

]]></Node>
<StgValue><ssdm name="zext_ln33_82"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:581 %layer1_output_addr = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_82

]]></Node>
<StgValue><ssdm name="layer1_output_addr"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:582 %add_ln33_82 = add i22 %add_ln33, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_82"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:583 %zext_ln33_83 = zext i22 %add_ln33_82

]]></Node>
<StgValue><ssdm name="zext_ln33_83"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:584 %layer1_output_addr_1 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_83

]]></Node>
<StgValue><ssdm name="layer1_output_addr_1"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:771 %layer1_output_load = load i22 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:774 %layer1_output_load_1 = load i22 %layer1_output_addr_1

]]></Node>
<StgValue><ssdm name="layer1_output_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="592" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:130 %conv2_weights_load_18 = load i11 %conv2_weights_addr_18

]]></Node>
<StgValue><ssdm name="conv2_weights_load_18"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:136 %conv2_weights_load_19 = load i11 %conv2_weights_addr_19

]]></Node>
<StgValue><ssdm name="conv2_weights_load_19"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:138 %select_ln11_22 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_22"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:139 %or_ln11_19 = or i11 %select_ln11_22, i11 20

]]></Node>
<StgValue><ssdm name="or_ln11_19"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:140 %zext_ln33_37 = zext i11 %or_ln11_19

]]></Node>
<StgValue><ssdm name="zext_ln33_37"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:141 %conv2_weights_addr_20 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_37

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_20"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:142 %conv2_weights_load_20 = load i11 %conv2_weights_addr_20

]]></Node>
<StgValue><ssdm name="conv2_weights_load_20"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:144 %select_ln11_23 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_23"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:145 %or_ln11_20 = or i11 %select_ln11_23, i11 21

]]></Node>
<StgValue><ssdm name="or_ln11_20"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:146 %zext_ln33_38 = zext i11 %or_ln11_20

]]></Node>
<StgValue><ssdm name="zext_ln33_38"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:147 %conv2_weights_addr_21 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_38

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_21"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:148 %conv2_weights_load_21 = load i11 %conv2_weights_addr_21

]]></Node>
<StgValue><ssdm name="conv2_weights_load_21"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:467 %add_ln33_19 = add i22 %sub_ln33, i22 130050

]]></Node>
<StgValue><ssdm name="add_ln33_19"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:468 %add_ln33_20 = add i22 %sub_ln33, i22 195075

]]></Node>
<StgValue><ssdm name="add_ln33_20"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:585 %add_ln33_83 = add i22 %add_ln33_19, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_83"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:586 %zext_ln33_84 = zext i22 %add_ln33_83

]]></Node>
<StgValue><ssdm name="zext_ln33_84"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:587 %layer1_output_addr_2 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_84

]]></Node>
<StgValue><ssdm name="layer1_output_addr_2"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:588 %add_ln33_84 = add i22 %add_ln33_20, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_84"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:589 %zext_ln33_85 = zext i22 %add_ln33_84

]]></Node>
<StgValue><ssdm name="zext_ln33_85"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:590 %layer1_output_addr_3 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_85

]]></Node>
<StgValue><ssdm name="layer1_output_addr_3"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:771 %layer1_output_load = load i22 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:774 %layer1_output_load_1 = load i22 %layer1_output_addr_1

]]></Node>
<StgValue><ssdm name="layer1_output_load_1"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:777 %layer1_output_load_2 = load i22 %layer1_output_addr_2

]]></Node>
<StgValue><ssdm name="layer1_output_load_2"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:780 %layer1_output_load_3 = load i22 %layer1_output_addr_3

]]></Node>
<StgValue><ssdm name="layer1_output_load_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:23 %bitcast_ln11_1 = bitcast i32 %conv2_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_1"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:29 %bitcast_ln11_2 = bitcast i32 %conv2_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln11_2"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:142 %conv2_weights_load_20 = load i11 %conv2_weights_addr_20

]]></Node>
<StgValue><ssdm name="conv2_weights_load_20"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:148 %conv2_weights_load_21 = load i11 %conv2_weights_addr_21

]]></Node>
<StgValue><ssdm name="conv2_weights_load_21"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:150 %select_ln11_24 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_24"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:151 %or_ln11_21 = or i11 %select_ln11_24, i11 22

]]></Node>
<StgValue><ssdm name="or_ln11_21"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:152 %zext_ln33_39 = zext i11 %or_ln11_21

]]></Node>
<StgValue><ssdm name="zext_ln33_39"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:153 %conv2_weights_addr_22 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_39

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_22"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:154 %conv2_weights_load_22 = load i11 %conv2_weights_addr_22

]]></Node>
<StgValue><ssdm name="conv2_weights_load_22"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:156 %select_ln11_25 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_25"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:157 %or_ln11_22 = or i11 %select_ln11_25, i11 23

]]></Node>
<StgValue><ssdm name="or_ln11_22"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:158 %zext_ln33_40 = zext i11 %or_ln11_22

]]></Node>
<StgValue><ssdm name="zext_ln33_40"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:159 %conv2_weights_addr_23 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_40

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_23"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:160 %conv2_weights_load_23 = load i11 %conv2_weights_addr_23

]]></Node>
<StgValue><ssdm name="conv2_weights_load_23"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:469 %add_ln33_21 = add i22 %sub_ln33, i22 260100

]]></Node>
<StgValue><ssdm name="add_ln33_21"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:470 %add_ln33_22 = add i22 %sub_ln33, i22 325125

]]></Node>
<StgValue><ssdm name="add_ln33_22"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:591 %add_ln33_85 = add i22 %add_ln33_21, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_85"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:592 %zext_ln33_86 = zext i22 %add_ln33_85

]]></Node>
<StgValue><ssdm name="zext_ln33_86"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:593 %layer1_output_addr_4 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_86

]]></Node>
<StgValue><ssdm name="layer1_output_addr_4"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:594 %add_ln33_86 = add i22 %add_ln33_22, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_86"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:595 %zext_ln33_87 = zext i22 %add_ln33_86

]]></Node>
<StgValue><ssdm name="zext_ln33_87"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:596 %layer1_output_addr_5 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_87

]]></Node>
<StgValue><ssdm name="layer1_output_addr_5"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:772 %mul = fmul i32 %bitcast_ln11_1, i32 %layer1_output_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:775 %mul_1 = fmul i32 %bitcast_ln11_2, i32 %layer1_output_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:777 %layer1_output_load_2 = load i22 %layer1_output_addr_2

]]></Node>
<StgValue><ssdm name="layer1_output_load_2"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:780 %layer1_output_load_3 = load i22 %layer1_output_addr_3

]]></Node>
<StgValue><ssdm name="layer1_output_load_3"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:783 %layer1_output_load_4 = load i22 %layer1_output_addr_4

]]></Node>
<StgValue><ssdm name="layer1_output_load_4"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:786 %layer1_output_load_5 = load i22 %layer1_output_addr_5

]]></Node>
<StgValue><ssdm name="layer1_output_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="644" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:35 %bitcast_ln11_3 = bitcast i32 %conv2_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln11_3"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:41 %bitcast_ln11_4 = bitcast i32 %conv2_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln11_4"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:154 %conv2_weights_load_22 = load i11 %conv2_weights_addr_22

]]></Node>
<StgValue><ssdm name="conv2_weights_load_22"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:160 %conv2_weights_load_23 = load i11 %conv2_weights_addr_23

]]></Node>
<StgValue><ssdm name="conv2_weights_load_23"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:162 %select_ln11_26 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_26"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:163 %or_ln11_23 = or i11 %select_ln11_26, i11 24

]]></Node>
<StgValue><ssdm name="or_ln11_23"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:164 %zext_ln33_41 = zext i11 %or_ln11_23

]]></Node>
<StgValue><ssdm name="zext_ln33_41"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:165 %conv2_weights_addr_24 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_41

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_24"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:166 %conv2_weights_load_24 = load i11 %conv2_weights_addr_24

]]></Node>
<StgValue><ssdm name="conv2_weights_load_24"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:168 %select_ln11_27 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_27"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:169 %or_ln11_24 = or i11 %select_ln11_27, i11 25

]]></Node>
<StgValue><ssdm name="or_ln11_24"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:170 %zext_ln33_42 = zext i11 %or_ln11_24

]]></Node>
<StgValue><ssdm name="zext_ln33_42"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:171 %conv2_weights_addr_25 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_42

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_25"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:172 %conv2_weights_load_25 = load i11 %conv2_weights_addr_25

]]></Node>
<StgValue><ssdm name="conv2_weights_load_25"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:471 %add_ln33_23 = add i22 %sub_ln33, i22 390150

]]></Node>
<StgValue><ssdm name="add_ln33_23"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:472 %add_ln33_24 = add i22 %sub_ln33, i22 455175

]]></Node>
<StgValue><ssdm name="add_ln33_24"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:597 %add_ln33_87 = add i22 %add_ln33_23, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_87"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:598 %zext_ln33_88 = zext i22 %add_ln33_87

]]></Node>
<StgValue><ssdm name="zext_ln33_88"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:599 %layer1_output_addr_6 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_88

]]></Node>
<StgValue><ssdm name="layer1_output_addr_6"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:600 %add_ln33_88 = add i22 %add_ln33_24, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_88"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:601 %zext_ln33_89 = zext i22 %add_ln33_88

]]></Node>
<StgValue><ssdm name="zext_ln33_89"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:602 %layer1_output_addr_7 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_89

]]></Node>
<StgValue><ssdm name="layer1_output_addr_7"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:772 %mul = fmul i32 %bitcast_ln11_1, i32 %layer1_output_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:775 %mul_1 = fmul i32 %bitcast_ln11_2, i32 %layer1_output_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:778 %mul_2 = fmul i32 %bitcast_ln11_3, i32 %layer1_output_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:781 %mul_3 = fmul i32 %bitcast_ln11_4, i32 %layer1_output_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:783 %layer1_output_load_4 = load i22 %layer1_output_addr_4

]]></Node>
<StgValue><ssdm name="layer1_output_load_4"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:786 %layer1_output_load_5 = load i22 %layer1_output_addr_5

]]></Node>
<StgValue><ssdm name="layer1_output_load_5"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:789 %layer1_output_load_6 = load i22 %layer1_output_addr_6

]]></Node>
<StgValue><ssdm name="layer1_output_load_6"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:792 %layer1_output_load_7 = load i22 %layer1_output_addr_7

]]></Node>
<StgValue><ssdm name="layer1_output_load_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:47 %bitcast_ln11_5 = bitcast i32 %conv2_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln11_5"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:53 %bitcast_ln11_6 = bitcast i32 %conv2_weights_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln11_6"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:166 %conv2_weights_load_24 = load i11 %conv2_weights_addr_24

]]></Node>
<StgValue><ssdm name="conv2_weights_load_24"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:172 %conv2_weights_load_25 = load i11 %conv2_weights_addr_25

]]></Node>
<StgValue><ssdm name="conv2_weights_load_25"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:174 %select_ln11_28 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_28"/></StgValue>
</operation>

<operation id="679" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:175 %or_ln11_25 = or i11 %select_ln11_28, i11 26

]]></Node>
<StgValue><ssdm name="or_ln11_25"/></StgValue>
</operation>

<operation id="680" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:176 %zext_ln33_43 = zext i11 %or_ln11_25

]]></Node>
<StgValue><ssdm name="zext_ln33_43"/></StgValue>
</operation>

<operation id="681" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:177 %conv2_weights_addr_26 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_43

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_26"/></StgValue>
</operation>

<operation id="682" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:178 %conv2_weights_load_26 = load i11 %conv2_weights_addr_26

]]></Node>
<StgValue><ssdm name="conv2_weights_load_26"/></StgValue>
</operation>

<operation id="683" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:180 %select_ln11_29 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_29"/></StgValue>
</operation>

<operation id="684" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:181 %or_ln11_26 = or i11 %select_ln11_29, i11 27

]]></Node>
<StgValue><ssdm name="or_ln11_26"/></StgValue>
</operation>

<operation id="685" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:182 %zext_ln33_44 = zext i11 %or_ln11_26

]]></Node>
<StgValue><ssdm name="zext_ln33_44"/></StgValue>
</operation>

<operation id="686" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:183 %conv2_weights_addr_27 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_44

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_27"/></StgValue>
</operation>

<operation id="687" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:184 %conv2_weights_load_27 = load i11 %conv2_weights_addr_27

]]></Node>
<StgValue><ssdm name="conv2_weights_load_27"/></StgValue>
</operation>

<operation id="688" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:473 %add_ln33_25 = add i22 %sub_ln33, i22 520200

]]></Node>
<StgValue><ssdm name="add_ln33_25"/></StgValue>
</operation>

<operation id="689" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:474 %add_ln33_26 = add i22 %sub_ln33, i22 585225

]]></Node>
<StgValue><ssdm name="add_ln33_26"/></StgValue>
</operation>

<operation id="690" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:603 %add_ln33_89 = add i22 %add_ln33_25, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_89"/></StgValue>
</operation>

<operation id="691" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:604 %zext_ln33_90 = zext i22 %add_ln33_89

]]></Node>
<StgValue><ssdm name="zext_ln33_90"/></StgValue>
</operation>

<operation id="692" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:605 %layer1_output_addr_8 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_90

]]></Node>
<StgValue><ssdm name="layer1_output_addr_8"/></StgValue>
</operation>

<operation id="693" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:606 %add_ln33_90 = add i22 %add_ln33_26, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_90"/></StgValue>
</operation>

<operation id="694" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:607 %zext_ln33_91 = zext i22 %add_ln33_90

]]></Node>
<StgValue><ssdm name="zext_ln33_91"/></StgValue>
</operation>

<operation id="695" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:608 %layer1_output_addr_9 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_91

]]></Node>
<StgValue><ssdm name="layer1_output_addr_9"/></StgValue>
</operation>

<operation id="696" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:772 %mul = fmul i32 %bitcast_ln11_1, i32 %layer1_output_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="697" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:775 %mul_1 = fmul i32 %bitcast_ln11_2, i32 %layer1_output_load_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="698" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:778 %mul_2 = fmul i32 %bitcast_ln11_3, i32 %layer1_output_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="699" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:781 %mul_3 = fmul i32 %bitcast_ln11_4, i32 %layer1_output_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="700" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:784 %mul_4 = fmul i32 %bitcast_ln11_5, i32 %layer1_output_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="701" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:787 %mul_5 = fmul i32 %bitcast_ln11_6, i32 %layer1_output_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="702" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:789 %layer1_output_load_6 = load i22 %layer1_output_addr_6

]]></Node>
<StgValue><ssdm name="layer1_output_load_6"/></StgValue>
</operation>

<operation id="703" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:792 %layer1_output_load_7 = load i22 %layer1_output_addr_7

]]></Node>
<StgValue><ssdm name="layer1_output_load_7"/></StgValue>
</operation>

<operation id="704" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:795 %layer1_output_load_8 = load i22 %layer1_output_addr_8

]]></Node>
<StgValue><ssdm name="layer1_output_load_8"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:798 %layer1_output_load_9 = load i22 %layer1_output_addr_9

]]></Node>
<StgValue><ssdm name="layer1_output_load_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:59 %bitcast_ln11_7 = bitcast i32 %conv2_weights_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln11_7"/></StgValue>
</operation>

<operation id="707" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:65 %bitcast_ln11_8 = bitcast i32 %conv2_weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln11_8"/></StgValue>
</operation>

<operation id="708" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:178 %conv2_weights_load_26 = load i11 %conv2_weights_addr_26

]]></Node>
<StgValue><ssdm name="conv2_weights_load_26"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:184 %conv2_weights_load_27 = load i11 %conv2_weights_addr_27

]]></Node>
<StgValue><ssdm name="conv2_weights_load_27"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:186 %select_ln11_30 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_30"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:187 %or_ln11_27 = or i11 %select_ln11_30, i11 28

]]></Node>
<StgValue><ssdm name="or_ln11_27"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:188 %zext_ln33_45 = zext i11 %or_ln11_27

]]></Node>
<StgValue><ssdm name="zext_ln33_45"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:189 %conv2_weights_addr_28 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_45

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_28"/></StgValue>
</operation>

<operation id="714" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:190 %conv2_weights_load_28 = load i11 %conv2_weights_addr_28

]]></Node>
<StgValue><ssdm name="conv2_weights_load_28"/></StgValue>
</operation>

<operation id="715" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:192 %select_ln11_31 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_31"/></StgValue>
</operation>

<operation id="716" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:193 %or_ln11_28 = or i11 %select_ln11_31, i11 29

]]></Node>
<StgValue><ssdm name="or_ln11_28"/></StgValue>
</operation>

<operation id="717" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:194 %zext_ln33_46 = zext i11 %or_ln11_28

]]></Node>
<StgValue><ssdm name="zext_ln33_46"/></StgValue>
</operation>

<operation id="718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:195 %conv2_weights_addr_29 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_46

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_29"/></StgValue>
</operation>

<operation id="719" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:196 %conv2_weights_load_29 = load i11 %conv2_weights_addr_29

]]></Node>
<StgValue><ssdm name="conv2_weights_load_29"/></StgValue>
</operation>

<operation id="720" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:475 %add_ln33_27 = add i22 %sub_ln33, i22 650250

]]></Node>
<StgValue><ssdm name="add_ln33_27"/></StgValue>
</operation>

<operation id="721" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:476 %add_ln33_28 = add i22 %sub_ln33, i22 715275

]]></Node>
<StgValue><ssdm name="add_ln33_28"/></StgValue>
</operation>

<operation id="722" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:609 %add_ln33_91 = add i22 %add_ln33_27, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_91"/></StgValue>
</operation>

<operation id="723" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:610 %zext_ln33_92 = zext i22 %add_ln33_91

]]></Node>
<StgValue><ssdm name="zext_ln33_92"/></StgValue>
</operation>

<operation id="724" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:611 %layer1_output_addr_10 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_92

]]></Node>
<StgValue><ssdm name="layer1_output_addr_10"/></StgValue>
</operation>

<operation id="725" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:612 %add_ln33_92 = add i22 %add_ln33_28, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_92"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:613 %zext_ln33_93 = zext i22 %add_ln33_92

]]></Node>
<StgValue><ssdm name="zext_ln33_93"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:614 %layer1_output_addr_11 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_93

]]></Node>
<StgValue><ssdm name="layer1_output_addr_11"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:773 %convolution_4 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>

<operation id="729" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:778 %mul_2 = fmul i32 %bitcast_ln11_3, i32 %layer1_output_load_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="730" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:781 %mul_3 = fmul i32 %bitcast_ln11_4, i32 %layer1_output_load_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:784 %mul_4 = fmul i32 %bitcast_ln11_5, i32 %layer1_output_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:787 %mul_5 = fmul i32 %bitcast_ln11_6, i32 %layer1_output_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:790 %mul_6 = fmul i32 %bitcast_ln11_7, i32 %layer1_output_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:793 %mul_7 = fmul i32 %bitcast_ln11_8, i32 %layer1_output_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:795 %layer1_output_load_8 = load i22 %layer1_output_addr_8

]]></Node>
<StgValue><ssdm name="layer1_output_load_8"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:798 %layer1_output_load_9 = load i22 %layer1_output_addr_9

]]></Node>
<StgValue><ssdm name="layer1_output_load_9"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:801 %layer1_output_load_10 = load i22 %layer1_output_addr_10

]]></Node>
<StgValue><ssdm name="layer1_output_load_10"/></StgValue>
</operation>

<operation id="738" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:804 %layer1_output_load_11 = load i22 %layer1_output_addr_11

]]></Node>
<StgValue><ssdm name="layer1_output_load_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:71 %bitcast_ln11_9 = bitcast i32 %conv2_weights_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln11_9"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:77 %bitcast_ln11_10 = bitcast i32 %conv2_weights_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln11_10"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:190 %conv2_weights_load_28 = load i11 %conv2_weights_addr_28

]]></Node>
<StgValue><ssdm name="conv2_weights_load_28"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:196 %conv2_weights_load_29 = load i11 %conv2_weights_addr_29

]]></Node>
<StgValue><ssdm name="conv2_weights_load_29"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:198 %select_ln11_32 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_32"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:199 %or_ln11_29 = or i11 %select_ln11_32, i11 30

]]></Node>
<StgValue><ssdm name="or_ln11_29"/></StgValue>
</operation>

<operation id="745" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:200 %zext_ln33_47 = zext i11 %or_ln11_29

]]></Node>
<StgValue><ssdm name="zext_ln33_47"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:201 %conv2_weights_addr_30 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_47

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_30"/></StgValue>
</operation>

<operation id="747" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:202 %conv2_weights_load_30 = load i11 %conv2_weights_addr_30

]]></Node>
<StgValue><ssdm name="conv2_weights_load_30"/></StgValue>
</operation>

<operation id="748" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:204 %select_ln11_33 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_33"/></StgValue>
</operation>

<operation id="749" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:205 %or_ln11_30 = or i11 %select_ln11_33, i11 31

]]></Node>
<StgValue><ssdm name="or_ln11_30"/></StgValue>
</operation>

<operation id="750" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:206 %zext_ln33_48 = zext i11 %or_ln11_30

]]></Node>
<StgValue><ssdm name="zext_ln33_48"/></StgValue>
</operation>

<operation id="751" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:207 %conv2_weights_addr_31 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_48

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_31"/></StgValue>
</operation>

<operation id="752" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:208 %conv2_weights_load_31 = load i11 %conv2_weights_addr_31

]]></Node>
<StgValue><ssdm name="conv2_weights_load_31"/></StgValue>
</operation>

<operation id="753" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:477 %add_ln33_29 = add i22 %sub_ln33, i22 780300

]]></Node>
<StgValue><ssdm name="add_ln33_29"/></StgValue>
</operation>

<operation id="754" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:478 %add_ln33_30 = add i22 %sub_ln33, i22 845325

]]></Node>
<StgValue><ssdm name="add_ln33_30"/></StgValue>
</operation>

<operation id="755" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:615 %add_ln33_93 = add i22 %add_ln33_29, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_93"/></StgValue>
</operation>

<operation id="756" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:616 %zext_ln33_94 = zext i22 %add_ln33_93

]]></Node>
<StgValue><ssdm name="zext_ln33_94"/></StgValue>
</operation>

<operation id="757" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:617 %layer1_output_addr_12 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_94

]]></Node>
<StgValue><ssdm name="layer1_output_addr_12"/></StgValue>
</operation>

<operation id="758" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:618 %add_ln33_94 = add i22 %add_ln33_30, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_94"/></StgValue>
</operation>

<operation id="759" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:619 %zext_ln33_95 = zext i22 %add_ln33_94

]]></Node>
<StgValue><ssdm name="zext_ln33_95"/></StgValue>
</operation>

<operation id="760" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:620 %layer1_output_addr_13 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_95

]]></Node>
<StgValue><ssdm name="layer1_output_addr_13"/></StgValue>
</operation>

<operation id="761" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:773 %convolution_4 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>

<operation id="762" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:784 %mul_4 = fmul i32 %bitcast_ln11_5, i32 %layer1_output_load_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="763" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:787 %mul_5 = fmul i32 %bitcast_ln11_6, i32 %layer1_output_load_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="764" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:790 %mul_6 = fmul i32 %bitcast_ln11_7, i32 %layer1_output_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="765" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:793 %mul_7 = fmul i32 %bitcast_ln11_8, i32 %layer1_output_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="766" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:796 %mul_8 = fmul i32 %bitcast_ln11_9, i32 %layer1_output_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="767" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:799 %mul_9 = fmul i32 %bitcast_ln11_10, i32 %layer1_output_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="768" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:801 %layer1_output_load_10 = load i22 %layer1_output_addr_10

]]></Node>
<StgValue><ssdm name="layer1_output_load_10"/></StgValue>
</operation>

<operation id="769" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:804 %layer1_output_load_11 = load i22 %layer1_output_addr_11

]]></Node>
<StgValue><ssdm name="layer1_output_load_11"/></StgValue>
</operation>

<operation id="770" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:807 %layer1_output_load_12 = load i22 %layer1_output_addr_12

]]></Node>
<StgValue><ssdm name="layer1_output_load_12"/></StgValue>
</operation>

<operation id="771" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:810 %layer1_output_load_13 = load i22 %layer1_output_addr_13

]]></Node>
<StgValue><ssdm name="layer1_output_load_13"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="772" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:83 %bitcast_ln11_11 = bitcast i32 %conv2_weights_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln11_11"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:89 %bitcast_ln11_12 = bitcast i32 %conv2_weights_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln11_12"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:202 %conv2_weights_load_30 = load i11 %conv2_weights_addr_30

]]></Node>
<StgValue><ssdm name="conv2_weights_load_30"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:208 %conv2_weights_load_31 = load i11 %conv2_weights_addr_31

]]></Node>
<StgValue><ssdm name="conv2_weights_load_31"/></StgValue>
</operation>

<operation id="776" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:210 %select_ln11_34 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_34"/></StgValue>
</operation>

<operation id="777" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:211 %or_ln11_31 = or i11 %select_ln11_34, i11 32

]]></Node>
<StgValue><ssdm name="or_ln11_31"/></StgValue>
</operation>

<operation id="778" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:212 %zext_ln33_49 = zext i11 %or_ln11_31

]]></Node>
<StgValue><ssdm name="zext_ln33_49"/></StgValue>
</operation>

<operation id="779" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:213 %conv2_weights_addr_32 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_49

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_32"/></StgValue>
</operation>

<operation id="780" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:214 %conv2_weights_load_32 = load i11 %conv2_weights_addr_32

]]></Node>
<StgValue><ssdm name="conv2_weights_load_32"/></StgValue>
</operation>

<operation id="781" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:216 %select_ln11_35 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_35"/></StgValue>
</operation>

<operation id="782" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:217 %or_ln11_32 = or i11 %select_ln11_35, i11 33

]]></Node>
<StgValue><ssdm name="or_ln11_32"/></StgValue>
</operation>

<operation id="783" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:218 %zext_ln33_50 = zext i11 %or_ln11_32

]]></Node>
<StgValue><ssdm name="zext_ln33_50"/></StgValue>
</operation>

<operation id="784" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:219 %conv2_weights_addr_33 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_50

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_33"/></StgValue>
</operation>

<operation id="785" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:220 %conv2_weights_load_33 = load i11 %conv2_weights_addr_33

]]></Node>
<StgValue><ssdm name="conv2_weights_load_33"/></StgValue>
</operation>

<operation id="786" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:479 %add_ln33_31 = add i22 %sub_ln33, i22 910350

]]></Node>
<StgValue><ssdm name="add_ln33_31"/></StgValue>
</operation>

<operation id="787" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:480 %add_ln33_32 = add i22 %sub_ln33, i22 975375

]]></Node>
<StgValue><ssdm name="add_ln33_32"/></StgValue>
</operation>

<operation id="788" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:621 %add_ln33_95 = add i22 %add_ln33_31, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_95"/></StgValue>
</operation>

<operation id="789" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:622 %zext_ln33_96 = zext i22 %add_ln33_95

]]></Node>
<StgValue><ssdm name="zext_ln33_96"/></StgValue>
</operation>

<operation id="790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:623 %layer1_output_addr_14 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_96

]]></Node>
<StgValue><ssdm name="layer1_output_addr_14"/></StgValue>
</operation>

<operation id="791" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:624 %add_ln33_96 = add i22 %add_ln33_32, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_96"/></StgValue>
</operation>

<operation id="792" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:625 %zext_ln33_97 = zext i22 %add_ln33_96

]]></Node>
<StgValue><ssdm name="zext_ln33_97"/></StgValue>
</operation>

<operation id="793" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:626 %layer1_output_addr_15 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_97

]]></Node>
<StgValue><ssdm name="layer1_output_addr_15"/></StgValue>
</operation>

<operation id="794" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:773 %convolution_4 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>

<operation id="795" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:790 %mul_6 = fmul i32 %bitcast_ln11_7, i32 %layer1_output_load_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="796" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:793 %mul_7 = fmul i32 %bitcast_ln11_8, i32 %layer1_output_load_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="797" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:796 %mul_8 = fmul i32 %bitcast_ln11_9, i32 %layer1_output_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="798" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:799 %mul_9 = fmul i32 %bitcast_ln11_10, i32 %layer1_output_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="799" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:802 %mul_s = fmul i32 %bitcast_ln11_11, i32 %layer1_output_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="800" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:805 %mul_10 = fmul i32 %bitcast_ln11_12, i32 %layer1_output_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="801" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:807 %layer1_output_load_12 = load i22 %layer1_output_addr_12

]]></Node>
<StgValue><ssdm name="layer1_output_load_12"/></StgValue>
</operation>

<operation id="802" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:810 %layer1_output_load_13 = load i22 %layer1_output_addr_13

]]></Node>
<StgValue><ssdm name="layer1_output_load_13"/></StgValue>
</operation>

<operation id="803" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:813 %layer1_output_load_14 = load i22 %layer1_output_addr_14

]]></Node>
<StgValue><ssdm name="layer1_output_load_14"/></StgValue>
</operation>

<operation id="804" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:816 %layer1_output_load_15 = load i22 %layer1_output_addr_15

]]></Node>
<StgValue><ssdm name="layer1_output_load_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="805" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:95 %bitcast_ln11_13 = bitcast i32 %conv2_weights_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln11_13"/></StgValue>
</operation>

<operation id="806" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:101 %bitcast_ln11_14 = bitcast i32 %conv2_weights_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln11_14"/></StgValue>
</operation>

<operation id="807" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:214 %conv2_weights_load_32 = load i11 %conv2_weights_addr_32

]]></Node>
<StgValue><ssdm name="conv2_weights_load_32"/></StgValue>
</operation>

<operation id="808" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:220 %conv2_weights_load_33 = load i11 %conv2_weights_addr_33

]]></Node>
<StgValue><ssdm name="conv2_weights_load_33"/></StgValue>
</operation>

<operation id="809" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:222 %select_ln11_36 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_36"/></StgValue>
</operation>

<operation id="810" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:223 %or_ln11_33 = or i11 %select_ln11_36, i11 34

]]></Node>
<StgValue><ssdm name="or_ln11_33"/></StgValue>
</operation>

<operation id="811" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:224 %zext_ln33_51 = zext i11 %or_ln11_33

]]></Node>
<StgValue><ssdm name="zext_ln33_51"/></StgValue>
</operation>

<operation id="812" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:225 %conv2_weights_addr_34 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_51

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_34"/></StgValue>
</operation>

<operation id="813" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:226 %conv2_weights_load_34 = load i11 %conv2_weights_addr_34

]]></Node>
<StgValue><ssdm name="conv2_weights_load_34"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:228 %select_ln11_37 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_37"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:229 %or_ln11_34 = or i11 %select_ln11_37, i11 35

]]></Node>
<StgValue><ssdm name="or_ln11_34"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:230 %zext_ln33_52 = zext i11 %or_ln11_34

]]></Node>
<StgValue><ssdm name="zext_ln33_52"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:231 %conv2_weights_addr_35 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_52

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_35"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:232 %conv2_weights_load_35 = load i11 %conv2_weights_addr_35

]]></Node>
<StgValue><ssdm name="conv2_weights_load_35"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:481 %add_ln33_33 = add i22 %sub_ln33, i22 1040400

]]></Node>
<StgValue><ssdm name="add_ln33_33"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:482 %add_ln33_34 = add i22 %sub_ln33, i22 1105425

]]></Node>
<StgValue><ssdm name="add_ln33_34"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:627 %add_ln33_97 = add i22 %add_ln33_33, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_97"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:628 %zext_ln33_98 = zext i22 %add_ln33_97

]]></Node>
<StgValue><ssdm name="zext_ln33_98"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:629 %layer1_output_addr_16 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_98

]]></Node>
<StgValue><ssdm name="layer1_output_addr_16"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:630 %add_ln33_98 = add i22 %add_ln33_34, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_98"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:631 %zext_ln33_99 = zext i22 %add_ln33_98

]]></Node>
<StgValue><ssdm name="zext_ln33_99"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:632 %layer1_output_addr_17 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_99

]]></Node>
<StgValue><ssdm name="layer1_output_addr_17"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:773 %convolution_4 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="convolution_4"/></StgValue>
</operation>

<operation id="828" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:796 %mul_8 = fmul i32 %bitcast_ln11_9, i32 %layer1_output_load_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="829" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:799 %mul_9 = fmul i32 %bitcast_ln11_10, i32 %layer1_output_load_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="830" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:802 %mul_s = fmul i32 %bitcast_ln11_11, i32 %layer1_output_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="831" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:805 %mul_10 = fmul i32 %bitcast_ln11_12, i32 %layer1_output_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="832" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:808 %mul_11 = fmul i32 %bitcast_ln11_13, i32 %layer1_output_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="833" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:811 %mul_12 = fmul i32 %bitcast_ln11_14, i32 %layer1_output_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="834" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:813 %layer1_output_load_14 = load i22 %layer1_output_addr_14

]]></Node>
<StgValue><ssdm name="layer1_output_load_14"/></StgValue>
</operation>

<operation id="835" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:816 %layer1_output_load_15 = load i22 %layer1_output_addr_15

]]></Node>
<StgValue><ssdm name="layer1_output_load_15"/></StgValue>
</operation>

<operation id="836" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:819 %layer1_output_load_16 = load i22 %layer1_output_addr_16

]]></Node>
<StgValue><ssdm name="layer1_output_load_16"/></StgValue>
</operation>

<operation id="837" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:822 %layer1_output_load_17 = load i22 %layer1_output_addr_17

]]></Node>
<StgValue><ssdm name="layer1_output_load_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="838" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:107 %bitcast_ln11_15 = bitcast i32 %conv2_weights_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln11_15"/></StgValue>
</operation>

<operation id="839" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:113 %bitcast_ln11_16 = bitcast i32 %conv2_weights_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln11_16"/></StgValue>
</operation>

<operation id="840" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:226 %conv2_weights_load_34 = load i11 %conv2_weights_addr_34

]]></Node>
<StgValue><ssdm name="conv2_weights_load_34"/></StgValue>
</operation>

<operation id="841" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:232 %conv2_weights_load_35 = load i11 %conv2_weights_addr_35

]]></Node>
<StgValue><ssdm name="conv2_weights_load_35"/></StgValue>
</operation>

<operation id="842" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:234 %select_ln11_38 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_38"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:235 %or_ln11_35 = or i11 %select_ln11_38, i11 36

]]></Node>
<StgValue><ssdm name="or_ln11_35"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:236 %zext_ln33_53 = zext i11 %or_ln11_35

]]></Node>
<StgValue><ssdm name="zext_ln33_53"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:237 %conv2_weights_addr_36 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_53

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_36"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:238 %conv2_weights_load_36 = load i11 %conv2_weights_addr_36

]]></Node>
<StgValue><ssdm name="conv2_weights_load_36"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:240 %select_ln11_39 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_39"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:241 %or_ln11_36 = or i11 %select_ln11_39, i11 37

]]></Node>
<StgValue><ssdm name="or_ln11_36"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:242 %zext_ln33_54 = zext i11 %or_ln11_36

]]></Node>
<StgValue><ssdm name="zext_ln33_54"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:243 %conv2_weights_addr_37 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_54

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_37"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:244 %conv2_weights_load_37 = load i11 %conv2_weights_addr_37

]]></Node>
<StgValue><ssdm name="conv2_weights_load_37"/></StgValue>
</operation>

<operation id="852" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:483 %add_ln33_35 = add i22 %sub_ln33, i22 1170450

]]></Node>
<StgValue><ssdm name="add_ln33_35"/></StgValue>
</operation>

<operation id="853" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:484 %add_ln33_36 = add i22 %sub_ln33, i22 1235475

]]></Node>
<StgValue><ssdm name="add_ln33_36"/></StgValue>
</operation>

<operation id="854" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:633 %add_ln33_99 = add i22 %add_ln33_35, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_99"/></StgValue>
</operation>

<operation id="855" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:634 %zext_ln33_100 = zext i22 %add_ln33_99

]]></Node>
<StgValue><ssdm name="zext_ln33_100"/></StgValue>
</operation>

<operation id="856" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:635 %layer1_output_addr_18 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_100

]]></Node>
<StgValue><ssdm name="layer1_output_addr_18"/></StgValue>
</operation>

<operation id="857" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:636 %add_ln33_100 = add i22 %add_ln33_36, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_100"/></StgValue>
</operation>

<operation id="858" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:637 %zext_ln33_101 = zext i22 %add_ln33_100

]]></Node>
<StgValue><ssdm name="zext_ln33_101"/></StgValue>
</operation>

<operation id="859" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:638 %layer1_output_addr_19 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_101

]]></Node>
<StgValue><ssdm name="layer1_output_addr_19"/></StgValue>
</operation>

<operation id="860" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:776 %convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_4_1"/></StgValue>
</operation>

<operation id="861" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:802 %mul_s = fmul i32 %bitcast_ln11_11, i32 %layer1_output_load_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="862" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:805 %mul_10 = fmul i32 %bitcast_ln11_12, i32 %layer1_output_load_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="863" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:808 %mul_11 = fmul i32 %bitcast_ln11_13, i32 %layer1_output_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="864" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:811 %mul_12 = fmul i32 %bitcast_ln11_14, i32 %layer1_output_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="865" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:814 %mul_13 = fmul i32 %bitcast_ln11_15, i32 %layer1_output_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="866" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:817 %mul_14 = fmul i32 %bitcast_ln11_16, i32 %layer1_output_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="867" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:819 %layer1_output_load_16 = load i22 %layer1_output_addr_16

]]></Node>
<StgValue><ssdm name="layer1_output_load_16"/></StgValue>
</operation>

<operation id="868" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:822 %layer1_output_load_17 = load i22 %layer1_output_addr_17

]]></Node>
<StgValue><ssdm name="layer1_output_load_17"/></StgValue>
</operation>

<operation id="869" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:825 %layer1_output_load_18 = load i22 %layer1_output_addr_18

]]></Node>
<StgValue><ssdm name="layer1_output_load_18"/></StgValue>
</operation>

<operation id="870" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:828 %layer1_output_load_19 = load i22 %layer1_output_addr_19

]]></Node>
<StgValue><ssdm name="layer1_output_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="871" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:119 %bitcast_ln11_17 = bitcast i32 %conv2_weights_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln11_17"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:125 %bitcast_ln11_18 = bitcast i32 %conv2_weights_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln11_18"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:238 %conv2_weights_load_36 = load i11 %conv2_weights_addr_36

]]></Node>
<StgValue><ssdm name="conv2_weights_load_36"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:244 %conv2_weights_load_37 = load i11 %conv2_weights_addr_37

]]></Node>
<StgValue><ssdm name="conv2_weights_load_37"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:246 %select_ln11_40 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_40"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:247 %or_ln11_37 = or i11 %select_ln11_40, i11 38

]]></Node>
<StgValue><ssdm name="or_ln11_37"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:248 %zext_ln33_55 = zext i11 %or_ln11_37

]]></Node>
<StgValue><ssdm name="zext_ln33_55"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:249 %conv2_weights_addr_38 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_55

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_38"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:250 %conv2_weights_load_38 = load i11 %conv2_weights_addr_38

]]></Node>
<StgValue><ssdm name="conv2_weights_load_38"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:252 %select_ln11_41 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_41"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:253 %or_ln11_38 = or i11 %select_ln11_41, i11 39

]]></Node>
<StgValue><ssdm name="or_ln11_38"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:254 %zext_ln33_56 = zext i11 %or_ln11_38

]]></Node>
<StgValue><ssdm name="zext_ln33_56"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:255 %conv2_weights_addr_39 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_56

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_39"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:256 %conv2_weights_load_39 = load i11 %conv2_weights_addr_39

]]></Node>
<StgValue><ssdm name="conv2_weights_load_39"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:485 %add_ln33_37 = add i22 %sub_ln33, i22 1300500

]]></Node>
<StgValue><ssdm name="add_ln33_37"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:486 %add_ln33_38 = add i22 %sub_ln33, i22 1365525

]]></Node>
<StgValue><ssdm name="add_ln33_38"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:639 %add_ln33_101 = add i22 %add_ln33_37, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_101"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:640 %zext_ln33_102 = zext i22 %add_ln33_101

]]></Node>
<StgValue><ssdm name="zext_ln33_102"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:641 %layer1_output_addr_20 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_102

]]></Node>
<StgValue><ssdm name="layer1_output_addr_20"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:642 %add_ln33_102 = add i22 %add_ln33_38, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_102"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:643 %zext_ln33_103 = zext i22 %add_ln33_102

]]></Node>
<StgValue><ssdm name="zext_ln33_103"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:644 %layer1_output_addr_21 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_103

]]></Node>
<StgValue><ssdm name="layer1_output_addr_21"/></StgValue>
</operation>

<operation id="893" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:776 %convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_4_1"/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:808 %mul_11 = fmul i32 %bitcast_ln11_13, i32 %layer1_output_load_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:811 %mul_12 = fmul i32 %bitcast_ln11_14, i32 %layer1_output_load_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:814 %mul_13 = fmul i32 %bitcast_ln11_15, i32 %layer1_output_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:817 %mul_14 = fmul i32 %bitcast_ln11_16, i32 %layer1_output_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:820 %mul_15 = fmul i32 %bitcast_ln11_17, i32 %layer1_output_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="899" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:823 %mul_16 = fmul i32 %bitcast_ln11_18, i32 %layer1_output_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="900" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:825 %layer1_output_load_18 = load i22 %layer1_output_addr_18

]]></Node>
<StgValue><ssdm name="layer1_output_load_18"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:828 %layer1_output_load_19 = load i22 %layer1_output_addr_19

]]></Node>
<StgValue><ssdm name="layer1_output_load_19"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:831 %layer1_output_load_20 = load i22 %layer1_output_addr_20

]]></Node>
<StgValue><ssdm name="layer1_output_load_20"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:834 %layer1_output_load_21 = load i22 %layer1_output_addr_21

]]></Node>
<StgValue><ssdm name="layer1_output_load_21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="904" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:131 %bitcast_ln11_19 = bitcast i32 %conv2_weights_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln11_19"/></StgValue>
</operation>

<operation id="905" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:137 %bitcast_ln11_20 = bitcast i32 %conv2_weights_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln11_20"/></StgValue>
</operation>

<operation id="906" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:250 %conv2_weights_load_38 = load i11 %conv2_weights_addr_38

]]></Node>
<StgValue><ssdm name="conv2_weights_load_38"/></StgValue>
</operation>

<operation id="907" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:256 %conv2_weights_load_39 = load i11 %conv2_weights_addr_39

]]></Node>
<StgValue><ssdm name="conv2_weights_load_39"/></StgValue>
</operation>

<operation id="908" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:258 %select_ln11_42 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_42"/></StgValue>
</operation>

<operation id="909" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:259 %or_ln11_39 = or i11 %select_ln11_42, i11 40

]]></Node>
<StgValue><ssdm name="or_ln11_39"/></StgValue>
</operation>

<operation id="910" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:260 %zext_ln33_57 = zext i11 %or_ln11_39

]]></Node>
<StgValue><ssdm name="zext_ln33_57"/></StgValue>
</operation>

<operation id="911" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:261 %conv2_weights_addr_40 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_57

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_40"/></StgValue>
</operation>

<operation id="912" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:262 %conv2_weights_load_40 = load i11 %conv2_weights_addr_40

]]></Node>
<StgValue><ssdm name="conv2_weights_load_40"/></StgValue>
</operation>

<operation id="913" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:264 %select_ln11_43 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_43"/></StgValue>
</operation>

<operation id="914" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:265 %or_ln11_40 = or i11 %select_ln11_43, i11 41

]]></Node>
<StgValue><ssdm name="or_ln11_40"/></StgValue>
</operation>

<operation id="915" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:266 %zext_ln33_58 = zext i11 %or_ln11_40

]]></Node>
<StgValue><ssdm name="zext_ln33_58"/></StgValue>
</operation>

<operation id="916" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:267 %conv2_weights_addr_41 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_58

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_41"/></StgValue>
</operation>

<operation id="917" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:268 %conv2_weights_load_41 = load i11 %conv2_weights_addr_41

]]></Node>
<StgValue><ssdm name="conv2_weights_load_41"/></StgValue>
</operation>

<operation id="918" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:487 %add_ln33_39 = add i22 %sub_ln33, i22 1430550

]]></Node>
<StgValue><ssdm name="add_ln33_39"/></StgValue>
</operation>

<operation id="919" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:488 %add_ln33_40 = add i22 %sub_ln33, i22 1495575

]]></Node>
<StgValue><ssdm name="add_ln33_40"/></StgValue>
</operation>

<operation id="920" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:645 %add_ln33_103 = add i22 %add_ln33_39, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_103"/></StgValue>
</operation>

<operation id="921" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:646 %zext_ln33_104 = zext i22 %add_ln33_103

]]></Node>
<StgValue><ssdm name="zext_ln33_104"/></StgValue>
</operation>

<operation id="922" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:647 %layer1_output_addr_22 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_104

]]></Node>
<StgValue><ssdm name="layer1_output_addr_22"/></StgValue>
</operation>

<operation id="923" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:648 %add_ln33_104 = add i22 %add_ln33_40, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_104"/></StgValue>
</operation>

<operation id="924" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:649 %zext_ln33_105 = zext i22 %add_ln33_104

]]></Node>
<StgValue><ssdm name="zext_ln33_105"/></StgValue>
</operation>

<operation id="925" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:650 %layer1_output_addr_23 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_105

]]></Node>
<StgValue><ssdm name="layer1_output_addr_23"/></StgValue>
</operation>

<operation id="926" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:776 %convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_4_1"/></StgValue>
</operation>

<operation id="927" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:814 %mul_13 = fmul i32 %bitcast_ln11_15, i32 %layer1_output_load_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="928" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:817 %mul_14 = fmul i32 %bitcast_ln11_16, i32 %layer1_output_load_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="929" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:820 %mul_15 = fmul i32 %bitcast_ln11_17, i32 %layer1_output_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="930" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:823 %mul_16 = fmul i32 %bitcast_ln11_18, i32 %layer1_output_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="931" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:826 %mul_17 = fmul i32 %bitcast_ln11_19, i32 %layer1_output_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="932" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:829 %mul_18 = fmul i32 %bitcast_ln11_20, i32 %layer1_output_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="933" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:831 %layer1_output_load_20 = load i22 %layer1_output_addr_20

]]></Node>
<StgValue><ssdm name="layer1_output_load_20"/></StgValue>
</operation>

<operation id="934" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:834 %layer1_output_load_21 = load i22 %layer1_output_addr_21

]]></Node>
<StgValue><ssdm name="layer1_output_load_21"/></StgValue>
</operation>

<operation id="935" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:837 %layer1_output_load_22 = load i22 %layer1_output_addr_22

]]></Node>
<StgValue><ssdm name="layer1_output_load_22"/></StgValue>
</operation>

<operation id="936" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:840 %layer1_output_load_23 = load i22 %layer1_output_addr_23

]]></Node>
<StgValue><ssdm name="layer1_output_load_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="937" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:143 %bitcast_ln11_21 = bitcast i32 %conv2_weights_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln11_21"/></StgValue>
</operation>

<operation id="938" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:149 %bitcast_ln11_22 = bitcast i32 %conv2_weights_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln11_22"/></StgValue>
</operation>

<operation id="939" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:262 %conv2_weights_load_40 = load i11 %conv2_weights_addr_40

]]></Node>
<StgValue><ssdm name="conv2_weights_load_40"/></StgValue>
</operation>

<operation id="940" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:268 %conv2_weights_load_41 = load i11 %conv2_weights_addr_41

]]></Node>
<StgValue><ssdm name="conv2_weights_load_41"/></StgValue>
</operation>

<operation id="941" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:270 %select_ln11_44 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_44"/></StgValue>
</operation>

<operation id="942" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:271 %or_ln11_41 = or i11 %select_ln11_44, i11 42

]]></Node>
<StgValue><ssdm name="or_ln11_41"/></StgValue>
</operation>

<operation id="943" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:272 %zext_ln33_59 = zext i11 %or_ln11_41

]]></Node>
<StgValue><ssdm name="zext_ln33_59"/></StgValue>
</operation>

<operation id="944" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:273 %conv2_weights_addr_42 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_59

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_42"/></StgValue>
</operation>

<operation id="945" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:274 %conv2_weights_load_42 = load i11 %conv2_weights_addr_42

]]></Node>
<StgValue><ssdm name="conv2_weights_load_42"/></StgValue>
</operation>

<operation id="946" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:276 %select_ln11_45 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_45"/></StgValue>
</operation>

<operation id="947" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:277 %or_ln11_42 = or i11 %select_ln11_45, i11 43

]]></Node>
<StgValue><ssdm name="or_ln11_42"/></StgValue>
</operation>

<operation id="948" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:278 %zext_ln33_60 = zext i11 %or_ln11_42

]]></Node>
<StgValue><ssdm name="zext_ln33_60"/></StgValue>
</operation>

<operation id="949" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:279 %conv2_weights_addr_43 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_60

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_43"/></StgValue>
</operation>

<operation id="950" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:280 %conv2_weights_load_43 = load i11 %conv2_weights_addr_43

]]></Node>
<StgValue><ssdm name="conv2_weights_load_43"/></StgValue>
</operation>

<operation id="951" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:489 %add_ln33_41 = add i22 %sub_ln33, i22 1560600

]]></Node>
<StgValue><ssdm name="add_ln33_41"/></StgValue>
</operation>

<operation id="952" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:490 %add_ln33_42 = add i22 %sub_ln33, i22 1625625

]]></Node>
<StgValue><ssdm name="add_ln33_42"/></StgValue>
</operation>

<operation id="953" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:651 %add_ln33_105 = add i22 %add_ln33_41, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_105"/></StgValue>
</operation>

<operation id="954" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:652 %zext_ln33_106 = zext i22 %add_ln33_105

]]></Node>
<StgValue><ssdm name="zext_ln33_106"/></StgValue>
</operation>

<operation id="955" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:653 %layer1_output_addr_24 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_106

]]></Node>
<StgValue><ssdm name="layer1_output_addr_24"/></StgValue>
</operation>

<operation id="956" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:654 %add_ln33_106 = add i22 %add_ln33_42, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_106"/></StgValue>
</operation>

<operation id="957" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:655 %zext_ln33_107 = zext i22 %add_ln33_106

]]></Node>
<StgValue><ssdm name="zext_ln33_107"/></StgValue>
</operation>

<operation id="958" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:656 %layer1_output_addr_25 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_107

]]></Node>
<StgValue><ssdm name="layer1_output_addr_25"/></StgValue>
</operation>

<operation id="959" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:776 %convolution_4_1 = fadd i32 %convolution_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="convolution_4_1"/></StgValue>
</operation>

<operation id="960" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:820 %mul_15 = fmul i32 %bitcast_ln11_17, i32 %layer1_output_load_16

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="961" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:823 %mul_16 = fmul i32 %bitcast_ln11_18, i32 %layer1_output_load_17

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="962" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:826 %mul_17 = fmul i32 %bitcast_ln11_19, i32 %layer1_output_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="963" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:829 %mul_18 = fmul i32 %bitcast_ln11_20, i32 %layer1_output_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="964" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:832 %mul_19 = fmul i32 %bitcast_ln11_21, i32 %layer1_output_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="965" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:835 %mul_20 = fmul i32 %bitcast_ln11_22, i32 %layer1_output_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="966" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:837 %layer1_output_load_22 = load i22 %layer1_output_addr_22

]]></Node>
<StgValue><ssdm name="layer1_output_load_22"/></StgValue>
</operation>

<operation id="967" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:840 %layer1_output_load_23 = load i22 %layer1_output_addr_23

]]></Node>
<StgValue><ssdm name="layer1_output_load_23"/></StgValue>
</operation>

<operation id="968" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:843 %layer1_output_load_24 = load i22 %layer1_output_addr_24

]]></Node>
<StgValue><ssdm name="layer1_output_load_24"/></StgValue>
</operation>

<operation id="969" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:846 %layer1_output_load_25 = load i22 %layer1_output_addr_25

]]></Node>
<StgValue><ssdm name="layer1_output_load_25"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="970" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:155 %bitcast_ln11_23 = bitcast i32 %conv2_weights_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln11_23"/></StgValue>
</operation>

<operation id="971" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:161 %bitcast_ln11_24 = bitcast i32 %conv2_weights_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln11_24"/></StgValue>
</operation>

<operation id="972" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:274 %conv2_weights_load_42 = load i11 %conv2_weights_addr_42

]]></Node>
<StgValue><ssdm name="conv2_weights_load_42"/></StgValue>
</operation>

<operation id="973" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:280 %conv2_weights_load_43 = load i11 %conv2_weights_addr_43

]]></Node>
<StgValue><ssdm name="conv2_weights_load_43"/></StgValue>
</operation>

<operation id="974" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:282 %select_ln11_46 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_46"/></StgValue>
</operation>

<operation id="975" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:283 %or_ln11_43 = or i11 %select_ln11_46, i11 44

]]></Node>
<StgValue><ssdm name="or_ln11_43"/></StgValue>
</operation>

<operation id="976" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:284 %zext_ln33_61 = zext i11 %or_ln11_43

]]></Node>
<StgValue><ssdm name="zext_ln33_61"/></StgValue>
</operation>

<operation id="977" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:285 %conv2_weights_addr_44 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_61

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_44"/></StgValue>
</operation>

<operation id="978" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:286 %conv2_weights_load_44 = load i11 %conv2_weights_addr_44

]]></Node>
<StgValue><ssdm name="conv2_weights_load_44"/></StgValue>
</operation>

<operation id="979" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:288 %select_ln11_47 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_47"/></StgValue>
</operation>

<operation id="980" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:289 %or_ln11_44 = or i11 %select_ln11_47, i11 45

]]></Node>
<StgValue><ssdm name="or_ln11_44"/></StgValue>
</operation>

<operation id="981" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:290 %zext_ln33_62 = zext i11 %or_ln11_44

]]></Node>
<StgValue><ssdm name="zext_ln33_62"/></StgValue>
</operation>

<operation id="982" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:291 %conv2_weights_addr_45 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_62

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_45"/></StgValue>
</operation>

<operation id="983" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:292 %conv2_weights_load_45 = load i11 %conv2_weights_addr_45

]]></Node>
<StgValue><ssdm name="conv2_weights_load_45"/></StgValue>
</operation>

<operation id="984" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:491 %add_ln33_43 = add i22 %sub_ln33, i22 1690650

]]></Node>
<StgValue><ssdm name="add_ln33_43"/></StgValue>
</operation>

<operation id="985" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:492 %add_ln33_44 = add i22 %sub_ln33, i22 1755675

]]></Node>
<StgValue><ssdm name="add_ln33_44"/></StgValue>
</operation>

<operation id="986" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:657 %add_ln33_107 = add i22 %add_ln33_43, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_107"/></StgValue>
</operation>

<operation id="987" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:658 %zext_ln33_108 = zext i22 %add_ln33_107

]]></Node>
<StgValue><ssdm name="zext_ln33_108"/></StgValue>
</operation>

<operation id="988" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:659 %layer1_output_addr_26 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_108

]]></Node>
<StgValue><ssdm name="layer1_output_addr_26"/></StgValue>
</operation>

<operation id="989" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:660 %add_ln33_108 = add i22 %add_ln33_44, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_108"/></StgValue>
</operation>

<operation id="990" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:661 %zext_ln33_109 = zext i22 %add_ln33_108

]]></Node>
<StgValue><ssdm name="zext_ln33_109"/></StgValue>
</operation>

<operation id="991" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:662 %layer1_output_addr_27 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_109

]]></Node>
<StgValue><ssdm name="layer1_output_addr_27"/></StgValue>
</operation>

<operation id="992" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:779 %convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_4_2"/></StgValue>
</operation>

<operation id="993" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:826 %mul_17 = fmul i32 %bitcast_ln11_19, i32 %layer1_output_load_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="994" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:829 %mul_18 = fmul i32 %bitcast_ln11_20, i32 %layer1_output_load_19

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="995" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:832 %mul_19 = fmul i32 %bitcast_ln11_21, i32 %layer1_output_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="996" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:835 %mul_20 = fmul i32 %bitcast_ln11_22, i32 %layer1_output_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="997" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:838 %mul_21 = fmul i32 %bitcast_ln11_23, i32 %layer1_output_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="998" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:841 %mul_22 = fmul i32 %bitcast_ln11_24, i32 %layer1_output_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="999" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:843 %layer1_output_load_24 = load i22 %layer1_output_addr_24

]]></Node>
<StgValue><ssdm name="layer1_output_load_24"/></StgValue>
</operation>

<operation id="1000" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:846 %layer1_output_load_25 = load i22 %layer1_output_addr_25

]]></Node>
<StgValue><ssdm name="layer1_output_load_25"/></StgValue>
</operation>

<operation id="1001" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:849 %layer1_output_load_26 = load i22 %layer1_output_addr_26

]]></Node>
<StgValue><ssdm name="layer1_output_load_26"/></StgValue>
</operation>

<operation id="1002" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:852 %layer1_output_load_27 = load i22 %layer1_output_addr_27

]]></Node>
<StgValue><ssdm name="layer1_output_load_27"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1003" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:167 %bitcast_ln11_25 = bitcast i32 %conv2_weights_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln11_25"/></StgValue>
</operation>

<operation id="1004" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:173 %bitcast_ln11_26 = bitcast i32 %conv2_weights_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln11_26"/></StgValue>
</operation>

<operation id="1005" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:286 %conv2_weights_load_44 = load i11 %conv2_weights_addr_44

]]></Node>
<StgValue><ssdm name="conv2_weights_load_44"/></StgValue>
</operation>

<operation id="1006" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:292 %conv2_weights_load_45 = load i11 %conv2_weights_addr_45

]]></Node>
<StgValue><ssdm name="conv2_weights_load_45"/></StgValue>
</operation>

<operation id="1007" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:294 %select_ln11_48 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_48"/></StgValue>
</operation>

<operation id="1008" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:295 %or_ln11_45 = or i11 %select_ln11_48, i11 46

]]></Node>
<StgValue><ssdm name="or_ln11_45"/></StgValue>
</operation>

<operation id="1009" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:296 %zext_ln33_63 = zext i11 %or_ln11_45

]]></Node>
<StgValue><ssdm name="zext_ln33_63"/></StgValue>
</operation>

<operation id="1010" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:297 %conv2_weights_addr_46 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_63

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_46"/></StgValue>
</operation>

<operation id="1011" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:298 %conv2_weights_load_46 = load i11 %conv2_weights_addr_46

]]></Node>
<StgValue><ssdm name="conv2_weights_load_46"/></StgValue>
</operation>

<operation id="1012" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:300 %select_ln11_49 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_49"/></StgValue>
</operation>

<operation id="1013" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:301 %or_ln11_46 = or i11 %select_ln11_49, i11 47

]]></Node>
<StgValue><ssdm name="or_ln11_46"/></StgValue>
</operation>

<operation id="1014" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:302 %zext_ln33_64 = zext i11 %or_ln11_46

]]></Node>
<StgValue><ssdm name="zext_ln33_64"/></StgValue>
</operation>

<operation id="1015" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:303 %conv2_weights_addr_47 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_64

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_47"/></StgValue>
</operation>

<operation id="1016" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:304 %conv2_weights_load_47 = load i11 %conv2_weights_addr_47

]]></Node>
<StgValue><ssdm name="conv2_weights_load_47"/></StgValue>
</operation>

<operation id="1017" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:493 %add_ln33_45 = add i22 %sub_ln33, i22 1820700

]]></Node>
<StgValue><ssdm name="add_ln33_45"/></StgValue>
</operation>

<operation id="1018" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:494 %add_ln33_46 = add i22 %sub_ln33, i22 1885725

]]></Node>
<StgValue><ssdm name="add_ln33_46"/></StgValue>
</operation>

<operation id="1019" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:663 %add_ln33_109 = add i22 %add_ln33_45, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_109"/></StgValue>
</operation>

<operation id="1020" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:664 %zext_ln33_110 = zext i22 %add_ln33_109

]]></Node>
<StgValue><ssdm name="zext_ln33_110"/></StgValue>
</operation>

<operation id="1021" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:665 %layer1_output_addr_28 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_110

]]></Node>
<StgValue><ssdm name="layer1_output_addr_28"/></StgValue>
</operation>

<operation id="1022" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:666 %add_ln33_110 = add i22 %add_ln33_46, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_110"/></StgValue>
</operation>

<operation id="1023" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:667 %zext_ln33_111 = zext i22 %add_ln33_110

]]></Node>
<StgValue><ssdm name="zext_ln33_111"/></StgValue>
</operation>

<operation id="1024" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:668 %layer1_output_addr_29 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_111

]]></Node>
<StgValue><ssdm name="layer1_output_addr_29"/></StgValue>
</operation>

<operation id="1025" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:779 %convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_4_2"/></StgValue>
</operation>

<operation id="1026" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:832 %mul_19 = fmul i32 %bitcast_ln11_21, i32 %layer1_output_load_20

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="1027" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:835 %mul_20 = fmul i32 %bitcast_ln11_22, i32 %layer1_output_load_21

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="1028" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:838 %mul_21 = fmul i32 %bitcast_ln11_23, i32 %layer1_output_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="1029" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:841 %mul_22 = fmul i32 %bitcast_ln11_24, i32 %layer1_output_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="1030" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:844 %mul_23 = fmul i32 %bitcast_ln11_25, i32 %layer1_output_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="1031" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:847 %mul_24 = fmul i32 %bitcast_ln11_26, i32 %layer1_output_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="1032" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:849 %layer1_output_load_26 = load i22 %layer1_output_addr_26

]]></Node>
<StgValue><ssdm name="layer1_output_load_26"/></StgValue>
</operation>

<operation id="1033" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:852 %layer1_output_load_27 = load i22 %layer1_output_addr_27

]]></Node>
<StgValue><ssdm name="layer1_output_load_27"/></StgValue>
</operation>

<operation id="1034" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:855 %layer1_output_load_28 = load i22 %layer1_output_addr_28

]]></Node>
<StgValue><ssdm name="layer1_output_load_28"/></StgValue>
</operation>

<operation id="1035" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:858 %layer1_output_load_29 = load i22 %layer1_output_addr_29

]]></Node>
<StgValue><ssdm name="layer1_output_load_29"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1036" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:179 %bitcast_ln11_27 = bitcast i32 %conv2_weights_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln11_27"/></StgValue>
</operation>

<operation id="1037" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:185 %bitcast_ln11_28 = bitcast i32 %conv2_weights_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln11_28"/></StgValue>
</operation>

<operation id="1038" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:298 %conv2_weights_load_46 = load i11 %conv2_weights_addr_46

]]></Node>
<StgValue><ssdm name="conv2_weights_load_46"/></StgValue>
</operation>

<operation id="1039" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:304 %conv2_weights_load_47 = load i11 %conv2_weights_addr_47

]]></Node>
<StgValue><ssdm name="conv2_weights_load_47"/></StgValue>
</operation>

<operation id="1040" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:306 %select_ln11_50 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_50"/></StgValue>
</operation>

<operation id="1041" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:307 %or_ln11_47 = or i11 %select_ln11_50, i11 48

]]></Node>
<StgValue><ssdm name="or_ln11_47"/></StgValue>
</operation>

<operation id="1042" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:308 %zext_ln33_65 = zext i11 %or_ln11_47

]]></Node>
<StgValue><ssdm name="zext_ln33_65"/></StgValue>
</operation>

<operation id="1043" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:309 %conv2_weights_addr_48 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_65

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_48"/></StgValue>
</operation>

<operation id="1044" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:310 %conv2_weights_load_48 = load i11 %conv2_weights_addr_48

]]></Node>
<StgValue><ssdm name="conv2_weights_load_48"/></StgValue>
</operation>

<operation id="1045" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:312 %select_ln11_51 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_51"/></StgValue>
</operation>

<operation id="1046" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:313 %or_ln11_48 = or i11 %select_ln11_51, i11 49

]]></Node>
<StgValue><ssdm name="or_ln11_48"/></StgValue>
</operation>

<operation id="1047" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:314 %zext_ln33_66 = zext i11 %or_ln11_48

]]></Node>
<StgValue><ssdm name="zext_ln33_66"/></StgValue>
</operation>

<operation id="1048" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:315 %conv2_weights_addr_49 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_66

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_49"/></StgValue>
</operation>

<operation id="1049" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:316 %conv2_weights_load_49 = load i11 %conv2_weights_addr_49

]]></Node>
<StgValue><ssdm name="conv2_weights_load_49"/></StgValue>
</operation>

<operation id="1050" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:495 %add_ln33_47 = add i22 %sub_ln33, i22 1950750

]]></Node>
<StgValue><ssdm name="add_ln33_47"/></StgValue>
</operation>

<operation id="1051" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:496 %add_ln33_48 = add i22 %sub_ln33, i22 2015775

]]></Node>
<StgValue><ssdm name="add_ln33_48"/></StgValue>
</operation>

<operation id="1052" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:669 %add_ln33_111 = add i22 %add_ln33_47, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_111"/></StgValue>
</operation>

<operation id="1053" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:670 %zext_ln33_112 = zext i22 %add_ln33_111

]]></Node>
<StgValue><ssdm name="zext_ln33_112"/></StgValue>
</operation>

<operation id="1054" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:671 %layer1_output_addr_30 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_112

]]></Node>
<StgValue><ssdm name="layer1_output_addr_30"/></StgValue>
</operation>

<operation id="1055" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:672 %add_ln33_112 = add i22 %add_ln33_48, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_112"/></StgValue>
</operation>

<operation id="1056" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:673 %zext_ln33_113 = zext i22 %add_ln33_112

]]></Node>
<StgValue><ssdm name="zext_ln33_113"/></StgValue>
</operation>

<operation id="1057" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:674 %layer1_output_addr_31 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_113

]]></Node>
<StgValue><ssdm name="layer1_output_addr_31"/></StgValue>
</operation>

<operation id="1058" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:779 %convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_4_2"/></StgValue>
</operation>

<operation id="1059" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:838 %mul_21 = fmul i32 %bitcast_ln11_23, i32 %layer1_output_load_22

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="1060" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:841 %mul_22 = fmul i32 %bitcast_ln11_24, i32 %layer1_output_load_23

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="1061" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:844 %mul_23 = fmul i32 %bitcast_ln11_25, i32 %layer1_output_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="1062" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:847 %mul_24 = fmul i32 %bitcast_ln11_26, i32 %layer1_output_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="1063" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:850 %mul_25 = fmul i32 %bitcast_ln11_27, i32 %layer1_output_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="1064" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:853 %mul_26 = fmul i32 %bitcast_ln11_28, i32 %layer1_output_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="1065" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:855 %layer1_output_load_28 = load i22 %layer1_output_addr_28

]]></Node>
<StgValue><ssdm name="layer1_output_load_28"/></StgValue>
</operation>

<operation id="1066" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:858 %layer1_output_load_29 = load i22 %layer1_output_addr_29

]]></Node>
<StgValue><ssdm name="layer1_output_load_29"/></StgValue>
</operation>

<operation id="1067" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:861 %layer1_output_load_30 = load i22 %layer1_output_addr_30

]]></Node>
<StgValue><ssdm name="layer1_output_load_30"/></StgValue>
</operation>

<operation id="1068" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:864 %layer1_output_load_31 = load i22 %layer1_output_addr_31

]]></Node>
<StgValue><ssdm name="layer1_output_load_31"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1069" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:191 %bitcast_ln11_29 = bitcast i32 %conv2_weights_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln11_29"/></StgValue>
</operation>

<operation id="1070" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:197 %bitcast_ln11_30 = bitcast i32 %conv2_weights_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln11_30"/></StgValue>
</operation>

<operation id="1071" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:310 %conv2_weights_load_48 = load i11 %conv2_weights_addr_48

]]></Node>
<StgValue><ssdm name="conv2_weights_load_48"/></StgValue>
</operation>

<operation id="1072" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:316 %conv2_weights_load_49 = load i11 %conv2_weights_addr_49

]]></Node>
<StgValue><ssdm name="conv2_weights_load_49"/></StgValue>
</operation>

<operation id="1073" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:318 %select_ln11_52 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_52"/></StgValue>
</operation>

<operation id="1074" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:319 %or_ln11_49 = or i11 %select_ln11_52, i11 50

]]></Node>
<StgValue><ssdm name="or_ln11_49"/></StgValue>
</operation>

<operation id="1075" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:320 %zext_ln33_67 = zext i11 %or_ln11_49

]]></Node>
<StgValue><ssdm name="zext_ln33_67"/></StgValue>
</operation>

<operation id="1076" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:321 %conv2_weights_addr_50 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_67

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_50"/></StgValue>
</operation>

<operation id="1077" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:322 %conv2_weights_load_50 = load i11 %conv2_weights_addr_50

]]></Node>
<StgValue><ssdm name="conv2_weights_load_50"/></StgValue>
</operation>

<operation id="1078" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:324 %select_ln11_53 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_53"/></StgValue>
</operation>

<operation id="1079" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:325 %or_ln11_50 = or i11 %select_ln11_53, i11 51

]]></Node>
<StgValue><ssdm name="or_ln11_50"/></StgValue>
</operation>

<operation id="1080" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:326 %zext_ln33_68 = zext i11 %or_ln11_50

]]></Node>
<StgValue><ssdm name="zext_ln33_68"/></StgValue>
</operation>

<operation id="1081" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:327 %conv2_weights_addr_51 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_68

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_51"/></StgValue>
</operation>

<operation id="1082" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:328 %conv2_weights_load_51 = load i11 %conv2_weights_addr_51

]]></Node>
<StgValue><ssdm name="conv2_weights_load_51"/></StgValue>
</operation>

<operation id="1083" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:497 %add_ln33_49 = add i22 %sub_ln33, i22 2080800

]]></Node>
<StgValue><ssdm name="add_ln33_49"/></StgValue>
</operation>

<operation id="1084" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:498 %add_ln33_50 = add i22 %sub_ln33, i22 2145825

]]></Node>
<StgValue><ssdm name="add_ln33_50"/></StgValue>
</operation>

<operation id="1085" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:675 %add_ln33_113 = add i22 %add_ln33_49, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_113"/></StgValue>
</operation>

<operation id="1086" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:676 %zext_ln33_114 = zext i22 %add_ln33_113

]]></Node>
<StgValue><ssdm name="zext_ln33_114"/></StgValue>
</operation>

<operation id="1087" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:677 %layer1_output_addr_32 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_114

]]></Node>
<StgValue><ssdm name="layer1_output_addr_32"/></StgValue>
</operation>

<operation id="1088" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:678 %add_ln33_114 = add i22 %add_ln33_50, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_114"/></StgValue>
</operation>

<operation id="1089" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:679 %zext_ln33_115 = zext i22 %add_ln33_114

]]></Node>
<StgValue><ssdm name="zext_ln33_115"/></StgValue>
</operation>

<operation id="1090" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:680 %layer1_output_addr_33 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_115

]]></Node>
<StgValue><ssdm name="layer1_output_addr_33"/></StgValue>
</operation>

<operation id="1091" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:779 %convolution_4_2 = fadd i32 %convolution_4_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="convolution_4_2"/></StgValue>
</operation>

<operation id="1092" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:844 %mul_23 = fmul i32 %bitcast_ln11_25, i32 %layer1_output_load_24

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="1093" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:847 %mul_24 = fmul i32 %bitcast_ln11_26, i32 %layer1_output_load_25

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="1094" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:850 %mul_25 = fmul i32 %bitcast_ln11_27, i32 %layer1_output_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="1095" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:853 %mul_26 = fmul i32 %bitcast_ln11_28, i32 %layer1_output_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="1096" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:856 %mul_27 = fmul i32 %bitcast_ln11_29, i32 %layer1_output_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="1097" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:859 %mul_28 = fmul i32 %bitcast_ln11_30, i32 %layer1_output_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="1098" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:861 %layer1_output_load_30 = load i22 %layer1_output_addr_30

]]></Node>
<StgValue><ssdm name="layer1_output_load_30"/></StgValue>
</operation>

<operation id="1099" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:864 %layer1_output_load_31 = load i22 %layer1_output_addr_31

]]></Node>
<StgValue><ssdm name="layer1_output_load_31"/></StgValue>
</operation>

<operation id="1100" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:867 %layer1_output_load_32 = load i22 %layer1_output_addr_32

]]></Node>
<StgValue><ssdm name="layer1_output_load_32"/></StgValue>
</operation>

<operation id="1101" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:870 %layer1_output_load_33 = load i22 %layer1_output_addr_33

]]></Node>
<StgValue><ssdm name="layer1_output_load_33"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:203 %bitcast_ln11_31 = bitcast i32 %conv2_weights_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln11_31"/></StgValue>
</operation>

<operation id="1103" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:209 %bitcast_ln11_32 = bitcast i32 %conv2_weights_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln11_32"/></StgValue>
</operation>

<operation id="1104" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:322 %conv2_weights_load_50 = load i11 %conv2_weights_addr_50

]]></Node>
<StgValue><ssdm name="conv2_weights_load_50"/></StgValue>
</operation>

<operation id="1105" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:328 %conv2_weights_load_51 = load i11 %conv2_weights_addr_51

]]></Node>
<StgValue><ssdm name="conv2_weights_load_51"/></StgValue>
</operation>

<operation id="1106" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:330 %select_ln11_54 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_54"/></StgValue>
</operation>

<operation id="1107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:331 %or_ln11_51 = or i11 %select_ln11_54, i11 52

]]></Node>
<StgValue><ssdm name="or_ln11_51"/></StgValue>
</operation>

<operation id="1108" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:332 %zext_ln33_69 = zext i11 %or_ln11_51

]]></Node>
<StgValue><ssdm name="zext_ln33_69"/></StgValue>
</operation>

<operation id="1109" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:333 %conv2_weights_addr_52 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_69

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_52"/></StgValue>
</operation>

<operation id="1110" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:334 %conv2_weights_load_52 = load i11 %conv2_weights_addr_52

]]></Node>
<StgValue><ssdm name="conv2_weights_load_52"/></StgValue>
</operation>

<operation id="1111" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:336 %select_ln11_55 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_55"/></StgValue>
</operation>

<operation id="1112" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:337 %or_ln11_52 = or i11 %select_ln11_55, i11 53

]]></Node>
<StgValue><ssdm name="or_ln11_52"/></StgValue>
</operation>

<operation id="1113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:338 %zext_ln33_70 = zext i11 %or_ln11_52

]]></Node>
<StgValue><ssdm name="zext_ln33_70"/></StgValue>
</operation>

<operation id="1114" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:339 %conv2_weights_addr_53 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_70

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_53"/></StgValue>
</operation>

<operation id="1115" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:340 %conv2_weights_load_53 = load i11 %conv2_weights_addr_53

]]></Node>
<StgValue><ssdm name="conv2_weights_load_53"/></StgValue>
</operation>

<operation id="1116" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:499 %add_ln33_51 = add i22 %sub_ln33, i22 2210850

]]></Node>
<StgValue><ssdm name="add_ln33_51"/></StgValue>
</operation>

<operation id="1117" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:500 %add_ln33_52 = add i22 %sub_ln33, i22 2275875

]]></Node>
<StgValue><ssdm name="add_ln33_52"/></StgValue>
</operation>

<operation id="1118" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:681 %add_ln33_115 = add i22 %add_ln33_51, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_115"/></StgValue>
</operation>

<operation id="1119" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:682 %zext_ln33_116 = zext i22 %add_ln33_115

]]></Node>
<StgValue><ssdm name="zext_ln33_116"/></StgValue>
</operation>

<operation id="1120" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:683 %layer1_output_addr_34 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_116

]]></Node>
<StgValue><ssdm name="layer1_output_addr_34"/></StgValue>
</operation>

<operation id="1121" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:684 %add_ln33_116 = add i22 %add_ln33_52, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_116"/></StgValue>
</operation>

<operation id="1122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:685 %zext_ln33_117 = zext i22 %add_ln33_116

]]></Node>
<StgValue><ssdm name="zext_ln33_117"/></StgValue>
</operation>

<operation id="1123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:686 %layer1_output_addr_35 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_117

]]></Node>
<StgValue><ssdm name="layer1_output_addr_35"/></StgValue>
</operation>

<operation id="1124" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:782 %convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_4_3"/></StgValue>
</operation>

<operation id="1125" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:850 %mul_25 = fmul i32 %bitcast_ln11_27, i32 %layer1_output_load_26

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="1126" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:853 %mul_26 = fmul i32 %bitcast_ln11_28, i32 %layer1_output_load_27

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="1127" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:856 %mul_27 = fmul i32 %bitcast_ln11_29, i32 %layer1_output_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="1128" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:859 %mul_28 = fmul i32 %bitcast_ln11_30, i32 %layer1_output_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="1129" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:862 %mul_29 = fmul i32 %bitcast_ln11_31, i32 %layer1_output_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="1130" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:865 %mul_30 = fmul i32 %bitcast_ln11_32, i32 %layer1_output_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="1131" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:867 %layer1_output_load_32 = load i22 %layer1_output_addr_32

]]></Node>
<StgValue><ssdm name="layer1_output_load_32"/></StgValue>
</operation>

<operation id="1132" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:870 %layer1_output_load_33 = load i22 %layer1_output_addr_33

]]></Node>
<StgValue><ssdm name="layer1_output_load_33"/></StgValue>
</operation>

<operation id="1133" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:873 %layer1_output_load_34 = load i22 %layer1_output_addr_34

]]></Node>
<StgValue><ssdm name="layer1_output_load_34"/></StgValue>
</operation>

<operation id="1134" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:876 %layer1_output_load_35 = load i22 %layer1_output_addr_35

]]></Node>
<StgValue><ssdm name="layer1_output_load_35"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1135" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:215 %bitcast_ln11_33 = bitcast i32 %conv2_weights_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln11_33"/></StgValue>
</operation>

<operation id="1136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:221 %bitcast_ln11_34 = bitcast i32 %conv2_weights_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln11_34"/></StgValue>
</operation>

<operation id="1137" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:334 %conv2_weights_load_52 = load i11 %conv2_weights_addr_52

]]></Node>
<StgValue><ssdm name="conv2_weights_load_52"/></StgValue>
</operation>

<operation id="1138" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:340 %conv2_weights_load_53 = load i11 %conv2_weights_addr_53

]]></Node>
<StgValue><ssdm name="conv2_weights_load_53"/></StgValue>
</operation>

<operation id="1139" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:342 %select_ln11_56 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_56"/></StgValue>
</operation>

<operation id="1140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:343 %or_ln11_53 = or i11 %select_ln11_56, i11 54

]]></Node>
<StgValue><ssdm name="or_ln11_53"/></StgValue>
</operation>

<operation id="1141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:344 %zext_ln33_71 = zext i11 %or_ln11_53

]]></Node>
<StgValue><ssdm name="zext_ln33_71"/></StgValue>
</operation>

<operation id="1142" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:345 %conv2_weights_addr_54 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_71

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_54"/></StgValue>
</operation>

<operation id="1143" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:346 %conv2_weights_load_54 = load i11 %conv2_weights_addr_54

]]></Node>
<StgValue><ssdm name="conv2_weights_load_54"/></StgValue>
</operation>

<operation id="1144" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:348 %select_ln11_57 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_57"/></StgValue>
</operation>

<operation id="1145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:349 %or_ln11_54 = or i11 %select_ln11_57, i11 55

]]></Node>
<StgValue><ssdm name="or_ln11_54"/></StgValue>
</operation>

<operation id="1146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:350 %zext_ln33_72 = zext i11 %or_ln11_54

]]></Node>
<StgValue><ssdm name="zext_ln33_72"/></StgValue>
</operation>

<operation id="1147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:351 %conv2_weights_addr_55 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_72

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_55"/></StgValue>
</operation>

<operation id="1148" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:352 %conv2_weights_load_55 = load i11 %conv2_weights_addr_55

]]></Node>
<StgValue><ssdm name="conv2_weights_load_55"/></StgValue>
</operation>

<operation id="1149" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:501 %add_ln33_53 = add i22 %sub_ln33, i22 2340900

]]></Node>
<StgValue><ssdm name="add_ln33_53"/></StgValue>
</operation>

<operation id="1150" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:502 %add_ln33_54 = add i22 %sub_ln33, i22 2405925

]]></Node>
<StgValue><ssdm name="add_ln33_54"/></StgValue>
</operation>

<operation id="1151" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:687 %add_ln33_117 = add i22 %add_ln33_53, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_117"/></StgValue>
</operation>

<operation id="1152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:688 %zext_ln33_118 = zext i22 %add_ln33_117

]]></Node>
<StgValue><ssdm name="zext_ln33_118"/></StgValue>
</operation>

<operation id="1153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:689 %layer1_output_addr_36 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_118

]]></Node>
<StgValue><ssdm name="layer1_output_addr_36"/></StgValue>
</operation>

<operation id="1154" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:690 %add_ln33_118 = add i22 %add_ln33_54, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_118"/></StgValue>
</operation>

<operation id="1155" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:691 %zext_ln33_119 = zext i22 %add_ln33_118

]]></Node>
<StgValue><ssdm name="zext_ln33_119"/></StgValue>
</operation>

<operation id="1156" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:692 %layer1_output_addr_37 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_119

]]></Node>
<StgValue><ssdm name="layer1_output_addr_37"/></StgValue>
</operation>

<operation id="1157" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:782 %convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_4_3"/></StgValue>
</operation>

<operation id="1158" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:856 %mul_27 = fmul i32 %bitcast_ln11_29, i32 %layer1_output_load_28

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="1159" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:859 %mul_28 = fmul i32 %bitcast_ln11_30, i32 %layer1_output_load_29

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="1160" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:862 %mul_29 = fmul i32 %bitcast_ln11_31, i32 %layer1_output_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="1161" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:865 %mul_30 = fmul i32 %bitcast_ln11_32, i32 %layer1_output_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="1162" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:868 %mul_31 = fmul i32 %bitcast_ln11_33, i32 %layer1_output_load_32

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="1163" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:871 %mul_32 = fmul i32 %bitcast_ln11_34, i32 %layer1_output_load_33

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="1164" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:873 %layer1_output_load_34 = load i22 %layer1_output_addr_34

]]></Node>
<StgValue><ssdm name="layer1_output_load_34"/></StgValue>
</operation>

<operation id="1165" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:876 %layer1_output_load_35 = load i22 %layer1_output_addr_35

]]></Node>
<StgValue><ssdm name="layer1_output_load_35"/></StgValue>
</operation>

<operation id="1166" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:879 %layer1_output_load_36 = load i22 %layer1_output_addr_36

]]></Node>
<StgValue><ssdm name="layer1_output_load_36"/></StgValue>
</operation>

<operation id="1167" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:882 %layer1_output_load_37 = load i22 %layer1_output_addr_37

]]></Node>
<StgValue><ssdm name="layer1_output_load_37"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1168" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:227 %bitcast_ln11_35 = bitcast i32 %conv2_weights_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln11_35"/></StgValue>
</operation>

<operation id="1169" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:233 %bitcast_ln11_36 = bitcast i32 %conv2_weights_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln11_36"/></StgValue>
</operation>

<operation id="1170" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:346 %conv2_weights_load_54 = load i11 %conv2_weights_addr_54

]]></Node>
<StgValue><ssdm name="conv2_weights_load_54"/></StgValue>
</operation>

<operation id="1171" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:352 %conv2_weights_load_55 = load i11 %conv2_weights_addr_55

]]></Node>
<StgValue><ssdm name="conv2_weights_load_55"/></StgValue>
</operation>

<operation id="1172" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:354 %select_ln11_58 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_58"/></StgValue>
</operation>

<operation id="1173" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:355 %or_ln11_55 = or i11 %select_ln11_58, i11 56

]]></Node>
<StgValue><ssdm name="or_ln11_55"/></StgValue>
</operation>

<operation id="1174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:356 %zext_ln33_73 = zext i11 %or_ln11_55

]]></Node>
<StgValue><ssdm name="zext_ln33_73"/></StgValue>
</operation>

<operation id="1175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:357 %conv2_weights_addr_56 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_73

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_56"/></StgValue>
</operation>

<operation id="1176" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:358 %conv2_weights_load_56 = load i11 %conv2_weights_addr_56

]]></Node>
<StgValue><ssdm name="conv2_weights_load_56"/></StgValue>
</operation>

<operation id="1177" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:360 %select_ln11_59 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_59"/></StgValue>
</operation>

<operation id="1178" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:361 %or_ln11_56 = or i11 %select_ln11_59, i11 57

]]></Node>
<StgValue><ssdm name="or_ln11_56"/></StgValue>
</operation>

<operation id="1179" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:362 %zext_ln33_74 = zext i11 %or_ln11_56

]]></Node>
<StgValue><ssdm name="zext_ln33_74"/></StgValue>
</operation>

<operation id="1180" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:363 %conv2_weights_addr_57 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_74

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_57"/></StgValue>
</operation>

<operation id="1181" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:364 %conv2_weights_load_57 = load i11 %conv2_weights_addr_57

]]></Node>
<StgValue><ssdm name="conv2_weights_load_57"/></StgValue>
</operation>

<operation id="1182" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:503 %add_ln33_55 = add i22 %sub_ln33, i22 2470950

]]></Node>
<StgValue><ssdm name="add_ln33_55"/></StgValue>
</operation>

<operation id="1183" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:504 %add_ln33_56 = add i22 %sub_ln33, i22 2535975

]]></Node>
<StgValue><ssdm name="add_ln33_56"/></StgValue>
</operation>

<operation id="1184" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:693 %add_ln33_119 = add i22 %add_ln33_55, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_119"/></StgValue>
</operation>

<operation id="1185" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:694 %zext_ln33_120 = zext i22 %add_ln33_119

]]></Node>
<StgValue><ssdm name="zext_ln33_120"/></StgValue>
</operation>

<operation id="1186" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:695 %layer1_output_addr_38 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_120

]]></Node>
<StgValue><ssdm name="layer1_output_addr_38"/></StgValue>
</operation>

<operation id="1187" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:696 %add_ln33_120 = add i22 %add_ln33_56, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_120"/></StgValue>
</operation>

<operation id="1188" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:697 %zext_ln33_121 = zext i22 %add_ln33_120

]]></Node>
<StgValue><ssdm name="zext_ln33_121"/></StgValue>
</operation>

<operation id="1189" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:698 %layer1_output_addr_39 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_121

]]></Node>
<StgValue><ssdm name="layer1_output_addr_39"/></StgValue>
</operation>

<operation id="1190" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:782 %convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_4_3"/></StgValue>
</operation>

<operation id="1191" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:862 %mul_29 = fmul i32 %bitcast_ln11_31, i32 %layer1_output_load_30

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="1192" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:865 %mul_30 = fmul i32 %bitcast_ln11_32, i32 %layer1_output_load_31

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="1193" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:868 %mul_31 = fmul i32 %bitcast_ln11_33, i32 %layer1_output_load_32

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="1194" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:871 %mul_32 = fmul i32 %bitcast_ln11_34, i32 %layer1_output_load_33

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="1195" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:874 %mul_33 = fmul i32 %bitcast_ln11_35, i32 %layer1_output_load_34

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="1196" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:877 %mul_34 = fmul i32 %bitcast_ln11_36, i32 %layer1_output_load_35

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="1197" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:879 %layer1_output_load_36 = load i22 %layer1_output_addr_36

]]></Node>
<StgValue><ssdm name="layer1_output_load_36"/></StgValue>
</operation>

<operation id="1198" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:882 %layer1_output_load_37 = load i22 %layer1_output_addr_37

]]></Node>
<StgValue><ssdm name="layer1_output_load_37"/></StgValue>
</operation>

<operation id="1199" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:885 %layer1_output_load_38 = load i22 %layer1_output_addr_38

]]></Node>
<StgValue><ssdm name="layer1_output_load_38"/></StgValue>
</operation>

<operation id="1200" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:888 %layer1_output_load_39 = load i22 %layer1_output_addr_39

]]></Node>
<StgValue><ssdm name="layer1_output_load_39"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:239 %bitcast_ln11_37 = bitcast i32 %conv2_weights_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln11_37"/></StgValue>
</operation>

<operation id="1202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:245 %bitcast_ln11_38 = bitcast i32 %conv2_weights_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln11_38"/></StgValue>
</operation>

<operation id="1203" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:358 %conv2_weights_load_56 = load i11 %conv2_weights_addr_56

]]></Node>
<StgValue><ssdm name="conv2_weights_load_56"/></StgValue>
</operation>

<operation id="1204" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:364 %conv2_weights_load_57 = load i11 %conv2_weights_addr_57

]]></Node>
<StgValue><ssdm name="conv2_weights_load_57"/></StgValue>
</operation>

<operation id="1205" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:366 %select_ln11_60 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_60"/></StgValue>
</operation>

<operation id="1206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:367 %or_ln11_57 = or i11 %select_ln11_60, i11 58

]]></Node>
<StgValue><ssdm name="or_ln11_57"/></StgValue>
</operation>

<operation id="1207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:368 %zext_ln33_75 = zext i11 %or_ln11_57

]]></Node>
<StgValue><ssdm name="zext_ln33_75"/></StgValue>
</operation>

<operation id="1208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:369 %conv2_weights_addr_58 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_75

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_58"/></StgValue>
</operation>

<operation id="1209" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:370 %conv2_weights_load_58 = load i11 %conv2_weights_addr_58

]]></Node>
<StgValue><ssdm name="conv2_weights_load_58"/></StgValue>
</operation>

<operation id="1210" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:372 %select_ln11_61 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_61"/></StgValue>
</operation>

<operation id="1211" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:373 %or_ln11_58 = or i11 %select_ln11_61, i11 59

]]></Node>
<StgValue><ssdm name="or_ln11_58"/></StgValue>
</operation>

<operation id="1212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:374 %zext_ln33_76 = zext i11 %or_ln11_58

]]></Node>
<StgValue><ssdm name="zext_ln33_76"/></StgValue>
</operation>

<operation id="1213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:375 %conv2_weights_addr_59 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_76

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_59"/></StgValue>
</operation>

<operation id="1214" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:376 %conv2_weights_load_59 = load i11 %conv2_weights_addr_59

]]></Node>
<StgValue><ssdm name="conv2_weights_load_59"/></StgValue>
</operation>

<operation id="1215" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:505 %add_ln33_57 = add i22 %sub_ln33, i22 2601000

]]></Node>
<StgValue><ssdm name="add_ln33_57"/></StgValue>
</operation>

<operation id="1216" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:506 %add_ln33_58 = add i22 %sub_ln33, i22 2666025

]]></Node>
<StgValue><ssdm name="add_ln33_58"/></StgValue>
</operation>

<operation id="1217" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:699 %add_ln33_121 = add i22 %add_ln33_57, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_121"/></StgValue>
</operation>

<operation id="1218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:700 %zext_ln33_122 = zext i22 %add_ln33_121

]]></Node>
<StgValue><ssdm name="zext_ln33_122"/></StgValue>
</operation>

<operation id="1219" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:701 %layer1_output_addr_40 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_122

]]></Node>
<StgValue><ssdm name="layer1_output_addr_40"/></StgValue>
</operation>

<operation id="1220" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:702 %add_ln33_122 = add i22 %add_ln33_58, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_122"/></StgValue>
</operation>

<operation id="1221" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:703 %zext_ln33_123 = zext i22 %add_ln33_122

]]></Node>
<StgValue><ssdm name="zext_ln33_123"/></StgValue>
</operation>

<operation id="1222" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:704 %layer1_output_addr_41 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_123

]]></Node>
<StgValue><ssdm name="layer1_output_addr_41"/></StgValue>
</operation>

<operation id="1223" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:782 %convolution_4_3 = fadd i32 %convolution_4_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="convolution_4_3"/></StgValue>
</operation>

<operation id="1224" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:868 %mul_31 = fmul i32 %bitcast_ln11_33, i32 %layer1_output_load_32

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="1225" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:871 %mul_32 = fmul i32 %bitcast_ln11_34, i32 %layer1_output_load_33

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="1226" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:874 %mul_33 = fmul i32 %bitcast_ln11_35, i32 %layer1_output_load_34

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="1227" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:877 %mul_34 = fmul i32 %bitcast_ln11_36, i32 %layer1_output_load_35

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="1228" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:880 %mul_35 = fmul i32 %bitcast_ln11_37, i32 %layer1_output_load_36

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="1229" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:883 %mul_36 = fmul i32 %bitcast_ln11_38, i32 %layer1_output_load_37

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="1230" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:885 %layer1_output_load_38 = load i22 %layer1_output_addr_38

]]></Node>
<StgValue><ssdm name="layer1_output_load_38"/></StgValue>
</operation>

<operation id="1231" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:888 %layer1_output_load_39 = load i22 %layer1_output_addr_39

]]></Node>
<StgValue><ssdm name="layer1_output_load_39"/></StgValue>
</operation>

<operation id="1232" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:891 %layer1_output_load_40 = load i22 %layer1_output_addr_40

]]></Node>
<StgValue><ssdm name="layer1_output_load_40"/></StgValue>
</operation>

<operation id="1233" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:894 %layer1_output_load_41 = load i22 %layer1_output_addr_41

]]></Node>
<StgValue><ssdm name="layer1_output_load_41"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:251 %bitcast_ln11_39 = bitcast i32 %conv2_weights_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln11_39"/></StgValue>
</operation>

<operation id="1235" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:257 %bitcast_ln11_40 = bitcast i32 %conv2_weights_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln11_40"/></StgValue>
</operation>

<operation id="1236" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:370 %conv2_weights_load_58 = load i11 %conv2_weights_addr_58

]]></Node>
<StgValue><ssdm name="conv2_weights_load_58"/></StgValue>
</operation>

<operation id="1237" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:376 %conv2_weights_load_59 = load i11 %conv2_weights_addr_59

]]></Node>
<StgValue><ssdm name="conv2_weights_load_59"/></StgValue>
</operation>

<operation id="1238" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:378 %select_ln11_62 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_62"/></StgValue>
</operation>

<operation id="1239" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:379 %or_ln11_59 = or i11 %select_ln11_62, i11 60

]]></Node>
<StgValue><ssdm name="or_ln11_59"/></StgValue>
</operation>

<operation id="1240" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:380 %zext_ln33_77 = zext i11 %or_ln11_59

]]></Node>
<StgValue><ssdm name="zext_ln33_77"/></StgValue>
</operation>

<operation id="1241" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:381 %conv2_weights_addr_60 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_77

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_60"/></StgValue>
</operation>

<operation id="1242" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:382 %conv2_weights_load_60 = load i11 %conv2_weights_addr_60

]]></Node>
<StgValue><ssdm name="conv2_weights_load_60"/></StgValue>
</operation>

<operation id="1243" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:384 %select_ln11_63 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_63"/></StgValue>
</operation>

<operation id="1244" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:385 %or_ln11_60 = or i11 %select_ln11_63, i11 61

]]></Node>
<StgValue><ssdm name="or_ln11_60"/></StgValue>
</operation>

<operation id="1245" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:386 %zext_ln33_78 = zext i11 %or_ln11_60

]]></Node>
<StgValue><ssdm name="zext_ln33_78"/></StgValue>
</operation>

<operation id="1246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:387 %conv2_weights_addr_61 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_78

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_61"/></StgValue>
</operation>

<operation id="1247" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:388 %conv2_weights_load_61 = load i11 %conv2_weights_addr_61

]]></Node>
<StgValue><ssdm name="conv2_weights_load_61"/></StgValue>
</operation>

<operation id="1248" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:507 %add_ln33_59 = add i22 %sub_ln33, i22 2731050

]]></Node>
<StgValue><ssdm name="add_ln33_59"/></StgValue>
</operation>

<operation id="1249" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:508 %add_ln33_60 = add i22 %sub_ln33, i22 2796075

]]></Node>
<StgValue><ssdm name="add_ln33_60"/></StgValue>
</operation>

<operation id="1250" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:705 %add_ln33_123 = add i22 %add_ln33_59, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_123"/></StgValue>
</operation>

<operation id="1251" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:706 %zext_ln33_124 = zext i22 %add_ln33_123

]]></Node>
<StgValue><ssdm name="zext_ln33_124"/></StgValue>
</operation>

<operation id="1252" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:707 %layer1_output_addr_42 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_124

]]></Node>
<StgValue><ssdm name="layer1_output_addr_42"/></StgValue>
</operation>

<operation id="1253" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:708 %add_ln33_124 = add i22 %add_ln33_60, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_124"/></StgValue>
</operation>

<operation id="1254" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:709 %zext_ln33_125 = zext i22 %add_ln33_124

]]></Node>
<StgValue><ssdm name="zext_ln33_125"/></StgValue>
</operation>

<operation id="1255" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:710 %layer1_output_addr_43 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_125

]]></Node>
<StgValue><ssdm name="layer1_output_addr_43"/></StgValue>
</operation>

<operation id="1256" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:785 %convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4_4"/></StgValue>
</operation>

<operation id="1257" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:874 %mul_33 = fmul i32 %bitcast_ln11_35, i32 %layer1_output_load_34

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="1258" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:877 %mul_34 = fmul i32 %bitcast_ln11_36, i32 %layer1_output_load_35

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="1259" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:880 %mul_35 = fmul i32 %bitcast_ln11_37, i32 %layer1_output_load_36

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="1260" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:883 %mul_36 = fmul i32 %bitcast_ln11_38, i32 %layer1_output_load_37

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="1261" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:886 %mul_37 = fmul i32 %bitcast_ln11_39, i32 %layer1_output_load_38

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="1262" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:889 %mul_38 = fmul i32 %bitcast_ln11_40, i32 %layer1_output_load_39

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="1263" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:891 %layer1_output_load_40 = load i22 %layer1_output_addr_40

]]></Node>
<StgValue><ssdm name="layer1_output_load_40"/></StgValue>
</operation>

<operation id="1264" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:894 %layer1_output_load_41 = load i22 %layer1_output_addr_41

]]></Node>
<StgValue><ssdm name="layer1_output_load_41"/></StgValue>
</operation>

<operation id="1265" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:897 %layer1_output_load_42 = load i22 %layer1_output_addr_42

]]></Node>
<StgValue><ssdm name="layer1_output_load_42"/></StgValue>
</operation>

<operation id="1266" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:900 %layer1_output_load_43 = load i22 %layer1_output_addr_43

]]></Node>
<StgValue><ssdm name="layer1_output_load_43"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1267" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:263 %bitcast_ln11_41 = bitcast i32 %conv2_weights_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln11_41"/></StgValue>
</operation>

<operation id="1268" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:269 %bitcast_ln11_42 = bitcast i32 %conv2_weights_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln11_42"/></StgValue>
</operation>

<operation id="1269" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:382 %conv2_weights_load_60 = load i11 %conv2_weights_addr_60

]]></Node>
<StgValue><ssdm name="conv2_weights_load_60"/></StgValue>
</operation>

<operation id="1270" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:388 %conv2_weights_load_61 = load i11 %conv2_weights_addr_61

]]></Node>
<StgValue><ssdm name="conv2_weights_load_61"/></StgValue>
</operation>

<operation id="1271" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:390 %select_ln11_64 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_64"/></StgValue>
</operation>

<operation id="1272" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:391 %or_ln11_61 = or i11 %select_ln11_64, i11 62

]]></Node>
<StgValue><ssdm name="or_ln11_61"/></StgValue>
</operation>

<operation id="1273" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:392 %zext_ln33_79 = zext i11 %or_ln11_61

]]></Node>
<StgValue><ssdm name="zext_ln33_79"/></StgValue>
</operation>

<operation id="1274" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:393 %conv2_weights_addr_62 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_79

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_62"/></StgValue>
</operation>

<operation id="1275" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:394 %conv2_weights_load_62 = load i11 %conv2_weights_addr_62

]]></Node>
<StgValue><ssdm name="conv2_weights_load_62"/></StgValue>
</operation>

<operation id="1276" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc61:396 %select_ln11_65 = select i1 %icmp_ln13, i11 %tmp_85_cast, i11 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln11_65"/></StgValue>
</operation>

<operation id="1277" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc61:397 %or_ln11_62 = or i11 %select_ln11_65, i11 63

]]></Node>
<StgValue><ssdm name="or_ln11_62"/></StgValue>
</operation>

<operation id="1278" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="11">
<![CDATA[
for.inc61:398 %zext_ln33_80 = zext i11 %or_ln11_62

]]></Node>
<StgValue><ssdm name="zext_ln33_80"/></StgValue>
</operation>

<operation id="1279" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:399 %conv2_weights_addr_63 = getelementptr i32 %conv2_weights, i64 0, i64 %zext_ln33_80

]]></Node>
<StgValue><ssdm name="conv2_weights_addr_63"/></StgValue>
</operation>

<operation id="1280" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:400 %conv2_weights_load_63 = load i11 %conv2_weights_addr_63

]]></Node>
<StgValue><ssdm name="conv2_weights_load_63"/></StgValue>
</operation>

<operation id="1281" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:411 %select_ln13_2 = select i1 %and_ln11, i8 %add_ln13, i8 %select_ln11

]]></Node>
<StgValue><ssdm name="select_ln13_2"/></StgValue>
</operation>

<operation id="1282" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:509 %add_ln33_61 = add i22 %sub_ln33, i22 2861100

]]></Node>
<StgValue><ssdm name="add_ln33_61"/></StgValue>
</operation>

<operation id="1283" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:510 %add_ln33_62 = add i22 %sub_ln33, i22 2926125

]]></Node>
<StgValue><ssdm name="add_ln33_62"/></StgValue>
</operation>

<operation id="1284" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:711 %add_ln33_125 = add i22 %add_ln33_61, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_125"/></StgValue>
</operation>

<operation id="1285" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:712 %zext_ln33_126 = zext i22 %add_ln33_125

]]></Node>
<StgValue><ssdm name="zext_ln33_126"/></StgValue>
</operation>

<operation id="1286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:713 %layer1_output_addr_44 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_126

]]></Node>
<StgValue><ssdm name="layer1_output_addr_44"/></StgValue>
</operation>

<operation id="1287" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:714 %add_ln33_126 = add i22 %add_ln33_62, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_126"/></StgValue>
</operation>

<operation id="1288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:715 %zext_ln33_127 = zext i22 %add_ln33_126

]]></Node>
<StgValue><ssdm name="zext_ln33_127"/></StgValue>
</operation>

<operation id="1289" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:716 %layer1_output_addr_45 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_127

]]></Node>
<StgValue><ssdm name="layer1_output_addr_45"/></StgValue>
</operation>

<operation id="1290" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:785 %convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4_4"/></StgValue>
</operation>

<operation id="1291" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:880 %mul_35 = fmul i32 %bitcast_ln11_37, i32 %layer1_output_load_36

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="1292" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:883 %mul_36 = fmul i32 %bitcast_ln11_38, i32 %layer1_output_load_37

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="1293" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:886 %mul_37 = fmul i32 %bitcast_ln11_39, i32 %layer1_output_load_38

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="1294" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:889 %mul_38 = fmul i32 %bitcast_ln11_40, i32 %layer1_output_load_39

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="1295" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:892 %mul_39 = fmul i32 %bitcast_ln11_41, i32 %layer1_output_load_40

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="1296" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:895 %mul_40 = fmul i32 %bitcast_ln11_42, i32 %layer1_output_load_41

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1297" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:897 %layer1_output_load_42 = load i22 %layer1_output_addr_42

]]></Node>
<StgValue><ssdm name="layer1_output_load_42"/></StgValue>
</operation>

<operation id="1298" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:900 %layer1_output_load_43 = load i22 %layer1_output_addr_43

]]></Node>
<StgValue><ssdm name="layer1_output_load_43"/></StgValue>
</operation>

<operation id="1299" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:903 %layer1_output_load_44 = load i22 %layer1_output_addr_44

]]></Node>
<StgValue><ssdm name="layer1_output_load_44"/></StgValue>
</operation>

<operation id="1300" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:906 %layer1_output_load_45 = load i22 %layer1_output_addr_45

]]></Node>
<StgValue><ssdm name="layer1_output_load_45"/></StgValue>
</operation>

<operation id="1301" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:979 %add_ln13_2 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="1302" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc61:980 %select_ln13_4 = select i1 %icmp_ln13, i16 1, i16 %add_ln13_2

]]></Node>
<StgValue><ssdm name="select_ln13_4"/></StgValue>
</operation>

<operation id="1303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:983 %store_ln15 = store i16 %select_ln13_4, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="1304" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:984 %store_ln15 = store i8 %select_ln13_2, i8 %out_feat_y

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1305" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:275 %bitcast_ln11_43 = bitcast i32 %conv2_weights_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln11_43"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:281 %bitcast_ln11_44 = bitcast i32 %conv2_weights_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln11_44"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:394 %conv2_weights_load_62 = load i11 %conv2_weights_addr_62

]]></Node>
<StgValue><ssdm name="conv2_weights_load_62"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="11">
<![CDATA[
for.inc61:400 %conv2_weights_load_63 = load i11 %conv2_weights_addr_63

]]></Node>
<StgValue><ssdm name="conv2_weights_load_63"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:511 %add_ln33_63 = add i22 %sub_ln33, i22 2991150

]]></Node>
<StgValue><ssdm name="add_ln33_63"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:512 %add_ln33_64 = add i22 %sub_ln33, i22 3056175

]]></Node>
<StgValue><ssdm name="add_ln33_64"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:717 %add_ln33_127 = add i22 %add_ln33_63, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_127"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:718 %zext_ln33_128 = zext i22 %add_ln33_127

]]></Node>
<StgValue><ssdm name="zext_ln33_128"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:719 %layer1_output_addr_46 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_128

]]></Node>
<StgValue><ssdm name="layer1_output_addr_46"/></StgValue>
</operation>

<operation id="1314" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:720 %add_ln33_128 = add i22 %add_ln33_64, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_128"/></StgValue>
</operation>

<operation id="1315" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:721 %zext_ln33_129 = zext i22 %add_ln33_128

]]></Node>
<StgValue><ssdm name="zext_ln33_129"/></StgValue>
</operation>

<operation id="1316" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:722 %layer1_output_addr_47 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_129

]]></Node>
<StgValue><ssdm name="layer1_output_addr_47"/></StgValue>
</operation>

<operation id="1317" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:785 %convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4_4"/></StgValue>
</operation>

<operation id="1318" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:886 %mul_37 = fmul i32 %bitcast_ln11_39, i32 %layer1_output_load_38

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="1319" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:889 %mul_38 = fmul i32 %bitcast_ln11_40, i32 %layer1_output_load_39

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="1320" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:892 %mul_39 = fmul i32 %bitcast_ln11_41, i32 %layer1_output_load_40

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="1321" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:895 %mul_40 = fmul i32 %bitcast_ln11_42, i32 %layer1_output_load_41

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1322" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:898 %mul_41 = fmul i32 %bitcast_ln11_43, i32 %layer1_output_load_42

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1323" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:901 %mul_42 = fmul i32 %bitcast_ln11_44, i32 %layer1_output_load_43

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1324" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:903 %layer1_output_load_44 = load i22 %layer1_output_addr_44

]]></Node>
<StgValue><ssdm name="layer1_output_load_44"/></StgValue>
</operation>

<operation id="1325" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:906 %layer1_output_load_45 = load i22 %layer1_output_addr_45

]]></Node>
<StgValue><ssdm name="layer1_output_load_45"/></StgValue>
</operation>

<operation id="1326" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:909 %layer1_output_load_46 = load i22 %layer1_output_addr_46

]]></Node>
<StgValue><ssdm name="layer1_output_load_46"/></StgValue>
</operation>

<operation id="1327" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:912 %layer1_output_load_47 = load i22 %layer1_output_addr_47

]]></Node>
<StgValue><ssdm name="layer1_output_load_47"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:287 %bitcast_ln11_45 = bitcast i32 %conv2_weights_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln11_45"/></StgValue>
</operation>

<operation id="1329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:293 %bitcast_ln11_46 = bitcast i32 %conv2_weights_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln11_46"/></StgValue>
</operation>

<operation id="1330" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:513 %add_ln33_65 = add i22 %sub_ln33, i22 3121200

]]></Node>
<StgValue><ssdm name="add_ln33_65"/></StgValue>
</operation>

<operation id="1331" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:514 %add_ln33_66 = add i22 %sub_ln33, i22 3186225

]]></Node>
<StgValue><ssdm name="add_ln33_66"/></StgValue>
</operation>

<operation id="1332" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:723 %add_ln33_129 = add i22 %add_ln33_65, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_129"/></StgValue>
</operation>

<operation id="1333" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:724 %zext_ln33_130 = zext i22 %add_ln33_129

]]></Node>
<StgValue><ssdm name="zext_ln33_130"/></StgValue>
</operation>

<operation id="1334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:725 %layer1_output_addr_48 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_130

]]></Node>
<StgValue><ssdm name="layer1_output_addr_48"/></StgValue>
</operation>

<operation id="1335" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:726 %add_ln33_130 = add i22 %add_ln33_66, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_130"/></StgValue>
</operation>

<operation id="1336" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:727 %zext_ln33_131 = zext i22 %add_ln33_130

]]></Node>
<StgValue><ssdm name="zext_ln33_131"/></StgValue>
</operation>

<operation id="1337" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:728 %layer1_output_addr_49 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_131

]]></Node>
<StgValue><ssdm name="layer1_output_addr_49"/></StgValue>
</operation>

<operation id="1338" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:785 %convolution_4_4 = fadd i32 %convolution_4_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="convolution_4_4"/></StgValue>
</operation>

<operation id="1339" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:892 %mul_39 = fmul i32 %bitcast_ln11_41, i32 %layer1_output_load_40

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="1340" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:895 %mul_40 = fmul i32 %bitcast_ln11_42, i32 %layer1_output_load_41

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1341" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:898 %mul_41 = fmul i32 %bitcast_ln11_43, i32 %layer1_output_load_42

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1342" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:901 %mul_42 = fmul i32 %bitcast_ln11_44, i32 %layer1_output_load_43

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1343" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:904 %mul_43 = fmul i32 %bitcast_ln11_45, i32 %layer1_output_load_44

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1344" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:907 %mul_44 = fmul i32 %bitcast_ln11_46, i32 %layer1_output_load_45

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1345" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:909 %layer1_output_load_46 = load i22 %layer1_output_addr_46

]]></Node>
<StgValue><ssdm name="layer1_output_load_46"/></StgValue>
</operation>

<operation id="1346" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:912 %layer1_output_load_47 = load i22 %layer1_output_addr_47

]]></Node>
<StgValue><ssdm name="layer1_output_load_47"/></StgValue>
</operation>

<operation id="1347" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:915 %layer1_output_load_48 = load i22 %layer1_output_addr_48

]]></Node>
<StgValue><ssdm name="layer1_output_load_48"/></StgValue>
</operation>

<operation id="1348" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:918 %layer1_output_load_49 = load i22 %layer1_output_addr_49

]]></Node>
<StgValue><ssdm name="layer1_output_load_49"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1349" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:299 %bitcast_ln11_47 = bitcast i32 %conv2_weights_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln11_47"/></StgValue>
</operation>

<operation id="1350" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:305 %bitcast_ln11_48 = bitcast i32 %conv2_weights_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln11_48"/></StgValue>
</operation>

<operation id="1351" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:515 %add_ln33_67 = add i22 %sub_ln33, i22 3251250

]]></Node>
<StgValue><ssdm name="add_ln33_67"/></StgValue>
</operation>

<operation id="1352" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:516 %add_ln33_68 = add i22 %sub_ln33, i22 3316275

]]></Node>
<StgValue><ssdm name="add_ln33_68"/></StgValue>
</operation>

<operation id="1353" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:729 %add_ln33_131 = add i22 %add_ln33_67, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_131"/></StgValue>
</operation>

<operation id="1354" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:730 %zext_ln33_132 = zext i22 %add_ln33_131

]]></Node>
<StgValue><ssdm name="zext_ln33_132"/></StgValue>
</operation>

<operation id="1355" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:731 %layer1_output_addr_50 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_132

]]></Node>
<StgValue><ssdm name="layer1_output_addr_50"/></StgValue>
</operation>

<operation id="1356" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:732 %add_ln33_132 = add i22 %add_ln33_68, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_132"/></StgValue>
</operation>

<operation id="1357" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:733 %zext_ln33_133 = zext i22 %add_ln33_132

]]></Node>
<StgValue><ssdm name="zext_ln33_133"/></StgValue>
</operation>

<operation id="1358" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:734 %layer1_output_addr_51 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_133

]]></Node>
<StgValue><ssdm name="layer1_output_addr_51"/></StgValue>
</operation>

<operation id="1359" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:788 %convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_4_5"/></StgValue>
</operation>

<operation id="1360" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:898 %mul_41 = fmul i32 %bitcast_ln11_43, i32 %layer1_output_load_42

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1361" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:901 %mul_42 = fmul i32 %bitcast_ln11_44, i32 %layer1_output_load_43

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1362" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:904 %mul_43 = fmul i32 %bitcast_ln11_45, i32 %layer1_output_load_44

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1363" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:907 %mul_44 = fmul i32 %bitcast_ln11_46, i32 %layer1_output_load_45

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1364" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:910 %mul_45 = fmul i32 %bitcast_ln11_47, i32 %layer1_output_load_46

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1365" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:913 %mul_46 = fmul i32 %bitcast_ln11_48, i32 %layer1_output_load_47

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1366" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:915 %layer1_output_load_48 = load i22 %layer1_output_addr_48

]]></Node>
<StgValue><ssdm name="layer1_output_load_48"/></StgValue>
</operation>

<operation id="1367" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:918 %layer1_output_load_49 = load i22 %layer1_output_addr_49

]]></Node>
<StgValue><ssdm name="layer1_output_load_49"/></StgValue>
</operation>

<operation id="1368" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:921 %layer1_output_load_50 = load i22 %layer1_output_addr_50

]]></Node>
<StgValue><ssdm name="layer1_output_load_50"/></StgValue>
</operation>

<operation id="1369" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:924 %layer1_output_load_51 = load i22 %layer1_output_addr_51

]]></Node>
<StgValue><ssdm name="layer1_output_load_51"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1370" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:311 %bitcast_ln11_49 = bitcast i32 %conv2_weights_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln11_49"/></StgValue>
</operation>

<operation id="1371" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:317 %bitcast_ln11_50 = bitcast i32 %conv2_weights_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln11_50"/></StgValue>
</operation>

<operation id="1372" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:517 %add_ln33_69 = add i22 %sub_ln33, i22 3381300

]]></Node>
<StgValue><ssdm name="add_ln33_69"/></StgValue>
</operation>

<operation id="1373" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:518 %add_ln33_70 = add i22 %sub_ln33, i22 3446325

]]></Node>
<StgValue><ssdm name="add_ln33_70"/></StgValue>
</operation>

<operation id="1374" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:735 %add_ln33_133 = add i22 %add_ln33_69, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_133"/></StgValue>
</operation>

<operation id="1375" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:736 %zext_ln33_134 = zext i22 %add_ln33_133

]]></Node>
<StgValue><ssdm name="zext_ln33_134"/></StgValue>
</operation>

<operation id="1376" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:737 %layer1_output_addr_52 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_134

]]></Node>
<StgValue><ssdm name="layer1_output_addr_52"/></StgValue>
</operation>

<operation id="1377" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:738 %add_ln33_134 = add i22 %add_ln33_70, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_134"/></StgValue>
</operation>

<operation id="1378" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:739 %zext_ln33_135 = zext i22 %add_ln33_134

]]></Node>
<StgValue><ssdm name="zext_ln33_135"/></StgValue>
</operation>

<operation id="1379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:740 %layer1_output_addr_53 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_135

]]></Node>
<StgValue><ssdm name="layer1_output_addr_53"/></StgValue>
</operation>

<operation id="1380" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:788 %convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_4_5"/></StgValue>
</operation>

<operation id="1381" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:904 %mul_43 = fmul i32 %bitcast_ln11_45, i32 %layer1_output_load_44

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1382" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:907 %mul_44 = fmul i32 %bitcast_ln11_46, i32 %layer1_output_load_45

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1383" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:910 %mul_45 = fmul i32 %bitcast_ln11_47, i32 %layer1_output_load_46

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1384" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:913 %mul_46 = fmul i32 %bitcast_ln11_48, i32 %layer1_output_load_47

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1385" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:916 %mul_47 = fmul i32 %bitcast_ln11_49, i32 %layer1_output_load_48

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1386" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:919 %mul_48 = fmul i32 %bitcast_ln11_50, i32 %layer1_output_load_49

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1387" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:921 %layer1_output_load_50 = load i22 %layer1_output_addr_50

]]></Node>
<StgValue><ssdm name="layer1_output_load_50"/></StgValue>
</operation>

<operation id="1388" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:924 %layer1_output_load_51 = load i22 %layer1_output_addr_51

]]></Node>
<StgValue><ssdm name="layer1_output_load_51"/></StgValue>
</operation>

<operation id="1389" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:927 %layer1_output_load_52 = load i22 %layer1_output_addr_52

]]></Node>
<StgValue><ssdm name="layer1_output_load_52"/></StgValue>
</operation>

<operation id="1390" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:930 %layer1_output_load_53 = load i22 %layer1_output_addr_53

]]></Node>
<StgValue><ssdm name="layer1_output_load_53"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1391" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:323 %bitcast_ln11_51 = bitcast i32 %conv2_weights_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln11_51"/></StgValue>
</operation>

<operation id="1392" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:329 %bitcast_ln11_52 = bitcast i32 %conv2_weights_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln11_52"/></StgValue>
</operation>

<operation id="1393" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:519 %add_ln33_71 = add i22 %sub_ln33, i22 3511350

]]></Node>
<StgValue><ssdm name="add_ln33_71"/></StgValue>
</operation>

<operation id="1394" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:520 %add_ln33_72 = add i22 %sub_ln33, i22 3576375

]]></Node>
<StgValue><ssdm name="add_ln33_72"/></StgValue>
</operation>

<operation id="1395" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:741 %add_ln33_135 = add i22 %add_ln33_71, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_135"/></StgValue>
</operation>

<operation id="1396" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:742 %zext_ln33_136 = zext i22 %add_ln33_135

]]></Node>
<StgValue><ssdm name="zext_ln33_136"/></StgValue>
</operation>

<operation id="1397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:743 %layer1_output_addr_54 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_136

]]></Node>
<StgValue><ssdm name="layer1_output_addr_54"/></StgValue>
</operation>

<operation id="1398" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:744 %add_ln33_136 = add i22 %add_ln33_72, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_136"/></StgValue>
</operation>

<operation id="1399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:745 %zext_ln33_137 = zext i22 %add_ln33_136

]]></Node>
<StgValue><ssdm name="zext_ln33_137"/></StgValue>
</operation>

<operation id="1400" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:746 %layer1_output_addr_55 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_137

]]></Node>
<StgValue><ssdm name="layer1_output_addr_55"/></StgValue>
</operation>

<operation id="1401" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:788 %convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_4_5"/></StgValue>
</operation>

<operation id="1402" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:910 %mul_45 = fmul i32 %bitcast_ln11_47, i32 %layer1_output_load_46

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1403" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:913 %mul_46 = fmul i32 %bitcast_ln11_48, i32 %layer1_output_load_47

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1404" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:916 %mul_47 = fmul i32 %bitcast_ln11_49, i32 %layer1_output_load_48

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1405" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:919 %mul_48 = fmul i32 %bitcast_ln11_50, i32 %layer1_output_load_49

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1406" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:922 %mul_49 = fmul i32 %bitcast_ln11_51, i32 %layer1_output_load_50

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1407" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:925 %mul_50 = fmul i32 %bitcast_ln11_52, i32 %layer1_output_load_51

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1408" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:927 %layer1_output_load_52 = load i22 %layer1_output_addr_52

]]></Node>
<StgValue><ssdm name="layer1_output_load_52"/></StgValue>
</operation>

<operation id="1409" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:930 %layer1_output_load_53 = load i22 %layer1_output_addr_53

]]></Node>
<StgValue><ssdm name="layer1_output_load_53"/></StgValue>
</operation>

<operation id="1410" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:933 %layer1_output_load_54 = load i22 %layer1_output_addr_54

]]></Node>
<StgValue><ssdm name="layer1_output_load_54"/></StgValue>
</operation>

<operation id="1411" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:936 %layer1_output_load_55 = load i22 %layer1_output_addr_55

]]></Node>
<StgValue><ssdm name="layer1_output_load_55"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1412" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:335 %bitcast_ln11_53 = bitcast i32 %conv2_weights_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln11_53"/></StgValue>
</operation>

<operation id="1413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:341 %bitcast_ln11_54 = bitcast i32 %conv2_weights_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln11_54"/></StgValue>
</operation>

<operation id="1414" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:521 %add_ln33_73 = add i22 %sub_ln33, i22 3641400

]]></Node>
<StgValue><ssdm name="add_ln33_73"/></StgValue>
</operation>

<operation id="1415" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:522 %add_ln33_74 = add i22 %sub_ln33, i22 3706425

]]></Node>
<StgValue><ssdm name="add_ln33_74"/></StgValue>
</operation>

<operation id="1416" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:747 %add_ln33_137 = add i22 %add_ln33_73, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_137"/></StgValue>
</operation>

<operation id="1417" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:748 %zext_ln33_138 = zext i22 %add_ln33_137

]]></Node>
<StgValue><ssdm name="zext_ln33_138"/></StgValue>
</operation>

<operation id="1418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:749 %layer1_output_addr_56 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_138

]]></Node>
<StgValue><ssdm name="layer1_output_addr_56"/></StgValue>
</operation>

<operation id="1419" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:750 %add_ln33_138 = add i22 %add_ln33_74, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_138"/></StgValue>
</operation>

<operation id="1420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:751 %zext_ln33_139 = zext i22 %add_ln33_138

]]></Node>
<StgValue><ssdm name="zext_ln33_139"/></StgValue>
</operation>

<operation id="1421" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:752 %layer1_output_addr_57 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_139

]]></Node>
<StgValue><ssdm name="layer1_output_addr_57"/></StgValue>
</operation>

<operation id="1422" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:788 %convolution_4_5 = fadd i32 %convolution_4_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="convolution_4_5"/></StgValue>
</operation>

<operation id="1423" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:916 %mul_47 = fmul i32 %bitcast_ln11_49, i32 %layer1_output_load_48

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1424" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:919 %mul_48 = fmul i32 %bitcast_ln11_50, i32 %layer1_output_load_49

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1425" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:922 %mul_49 = fmul i32 %bitcast_ln11_51, i32 %layer1_output_load_50

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1426" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:925 %mul_50 = fmul i32 %bitcast_ln11_52, i32 %layer1_output_load_51

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1427" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:928 %mul_51 = fmul i32 %bitcast_ln11_53, i32 %layer1_output_load_52

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1428" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:931 %mul_52 = fmul i32 %bitcast_ln11_54, i32 %layer1_output_load_53

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1429" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:933 %layer1_output_load_54 = load i22 %layer1_output_addr_54

]]></Node>
<StgValue><ssdm name="layer1_output_load_54"/></StgValue>
</operation>

<operation id="1430" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:936 %layer1_output_load_55 = load i22 %layer1_output_addr_55

]]></Node>
<StgValue><ssdm name="layer1_output_load_55"/></StgValue>
</operation>

<operation id="1431" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:939 %layer1_output_load_56 = load i22 %layer1_output_addr_56

]]></Node>
<StgValue><ssdm name="layer1_output_load_56"/></StgValue>
</operation>

<operation id="1432" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:942 %layer1_output_load_57 = load i22 %layer1_output_addr_57

]]></Node>
<StgValue><ssdm name="layer1_output_load_57"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1433" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:347 %bitcast_ln11_55 = bitcast i32 %conv2_weights_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln11_55"/></StgValue>
</operation>

<operation id="1434" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:353 %bitcast_ln11_56 = bitcast i32 %conv2_weights_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln11_56"/></StgValue>
</operation>

<operation id="1435" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:523 %add_ln33_75 = add i22 %sub_ln33, i22 3771450

]]></Node>
<StgValue><ssdm name="add_ln33_75"/></StgValue>
</operation>

<operation id="1436" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:524 %add_ln33_76 = add i22 %sub_ln33, i22 3836475

]]></Node>
<StgValue><ssdm name="add_ln33_76"/></StgValue>
</operation>

<operation id="1437" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:753 %add_ln33_139 = add i22 %add_ln33_75, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_139"/></StgValue>
</operation>

<operation id="1438" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:754 %zext_ln33_140 = zext i22 %add_ln33_139

]]></Node>
<StgValue><ssdm name="zext_ln33_140"/></StgValue>
</operation>

<operation id="1439" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:755 %layer1_output_addr_58 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_140

]]></Node>
<StgValue><ssdm name="layer1_output_addr_58"/></StgValue>
</operation>

<operation id="1440" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:756 %add_ln33_140 = add i22 %add_ln33_76, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_140"/></StgValue>
</operation>

<operation id="1441" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:757 %zext_ln33_141 = zext i22 %add_ln33_140

]]></Node>
<StgValue><ssdm name="zext_ln33_141"/></StgValue>
</operation>

<operation id="1442" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:758 %layer1_output_addr_59 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_141

]]></Node>
<StgValue><ssdm name="layer1_output_addr_59"/></StgValue>
</operation>

<operation id="1443" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:791 %convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_4_6"/></StgValue>
</operation>

<operation id="1444" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:922 %mul_49 = fmul i32 %bitcast_ln11_51, i32 %layer1_output_load_50

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1445" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:925 %mul_50 = fmul i32 %bitcast_ln11_52, i32 %layer1_output_load_51

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1446" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:928 %mul_51 = fmul i32 %bitcast_ln11_53, i32 %layer1_output_load_52

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1447" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:931 %mul_52 = fmul i32 %bitcast_ln11_54, i32 %layer1_output_load_53

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1448" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:934 %mul_53 = fmul i32 %bitcast_ln11_55, i32 %layer1_output_load_54

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1449" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:937 %mul_54 = fmul i32 %bitcast_ln11_56, i32 %layer1_output_load_55

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1450" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:939 %layer1_output_load_56 = load i22 %layer1_output_addr_56

]]></Node>
<StgValue><ssdm name="layer1_output_load_56"/></StgValue>
</operation>

<operation id="1451" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:942 %layer1_output_load_57 = load i22 %layer1_output_addr_57

]]></Node>
<StgValue><ssdm name="layer1_output_load_57"/></StgValue>
</operation>

<operation id="1452" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:945 %layer1_output_load_58 = load i22 %layer1_output_addr_58

]]></Node>
<StgValue><ssdm name="layer1_output_load_58"/></StgValue>
</operation>

<operation id="1453" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:948 %layer1_output_load_59 = load i22 %layer1_output_addr_59

]]></Node>
<StgValue><ssdm name="layer1_output_load_59"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:359 %bitcast_ln11_57 = bitcast i32 %conv2_weights_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln11_57"/></StgValue>
</operation>

<operation id="1455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:365 %bitcast_ln11_58 = bitcast i32 %conv2_weights_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln11_58"/></StgValue>
</operation>

<operation id="1456" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:525 %add_ln33_77 = add i22 %sub_ln33, i22 3901500

]]></Node>
<StgValue><ssdm name="add_ln33_77"/></StgValue>
</operation>

<operation id="1457" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:526 %add_ln33_78 = add i22 %sub_ln33, i22 3966525

]]></Node>
<StgValue><ssdm name="add_ln33_78"/></StgValue>
</operation>

<operation id="1458" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:527 %add_ln33_79 = add i22 %sub_ln33, i22 4031550

]]></Node>
<StgValue><ssdm name="add_ln33_79"/></StgValue>
</operation>

<operation id="1459" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:528 %add_ln33_80 = add i22 %sub_ln33, i22 4096575

]]></Node>
<StgValue><ssdm name="add_ln33_80"/></StgValue>
</operation>

<operation id="1460" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:759 %add_ln33_141 = add i22 %add_ln33_77, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_141"/></StgValue>
</operation>

<operation id="1461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:760 %zext_ln33_142 = zext i22 %add_ln33_141

]]></Node>
<StgValue><ssdm name="zext_ln33_142"/></StgValue>
</operation>

<operation id="1462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:761 %layer1_output_addr_60 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_142

]]></Node>
<StgValue><ssdm name="layer1_output_addr_60"/></StgValue>
</operation>

<operation id="1463" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:762 %add_ln33_142 = add i22 %add_ln33_78, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_142"/></StgValue>
</operation>

<operation id="1464" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:763 %zext_ln33_143 = zext i22 %add_ln33_142

]]></Node>
<StgValue><ssdm name="zext_ln33_143"/></StgValue>
</operation>

<operation id="1465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:764 %layer1_output_addr_61 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_143

]]></Node>
<StgValue><ssdm name="layer1_output_addr_61"/></StgValue>
</operation>

<operation id="1466" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:765 %add_ln33_143 = add i22 %add_ln33_79, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_143"/></StgValue>
</operation>

<operation id="1467" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc61:768 %add_ln33_144 = add i22 %add_ln33_80, i22 %result

]]></Node>
<StgValue><ssdm name="add_ln33_144"/></StgValue>
</operation>

<operation id="1468" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:791 %convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_4_6"/></StgValue>
</operation>

<operation id="1469" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:928 %mul_51 = fmul i32 %bitcast_ln11_53, i32 %layer1_output_load_52

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1470" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:931 %mul_52 = fmul i32 %bitcast_ln11_54, i32 %layer1_output_load_53

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1471" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:934 %mul_53 = fmul i32 %bitcast_ln11_55, i32 %layer1_output_load_54

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1472" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:937 %mul_54 = fmul i32 %bitcast_ln11_56, i32 %layer1_output_load_55

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1473" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:940 %mul_55 = fmul i32 %bitcast_ln11_57, i32 %layer1_output_load_56

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1474" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:943 %mul_56 = fmul i32 %bitcast_ln11_58, i32 %layer1_output_load_57

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1475" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:945 %layer1_output_load_58 = load i22 %layer1_output_addr_58

]]></Node>
<StgValue><ssdm name="layer1_output_load_58"/></StgValue>
</operation>

<operation id="1476" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:948 %layer1_output_load_59 = load i22 %layer1_output_addr_59

]]></Node>
<StgValue><ssdm name="layer1_output_load_59"/></StgValue>
</operation>

<operation id="1477" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:951 %layer1_output_load_60 = load i22 %layer1_output_addr_60

]]></Node>
<StgValue><ssdm name="layer1_output_load_60"/></StgValue>
</operation>

<operation id="1478" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:954 %layer1_output_load_61 = load i22 %layer1_output_addr_61

]]></Node>
<StgValue><ssdm name="layer1_output_load_61"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1479" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:371 %bitcast_ln11_59 = bitcast i32 %conv2_weights_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln11_59"/></StgValue>
</operation>

<operation id="1480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:377 %bitcast_ln11_60 = bitcast i32 %conv2_weights_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln11_60"/></StgValue>
</operation>

<operation id="1481" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:766 %zext_ln33_144 = zext i22 %add_ln33_143

]]></Node>
<StgValue><ssdm name="zext_ln33_144"/></StgValue>
</operation>

<operation id="1482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:767 %layer1_output_addr_62 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_144

]]></Node>
<StgValue><ssdm name="layer1_output_addr_62"/></StgValue>
</operation>

<operation id="1483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="22">
<![CDATA[
for.inc61:769 %zext_ln33_145 = zext i22 %add_ln33_144

]]></Node>
<StgValue><ssdm name="zext_ln33_145"/></StgValue>
</operation>

<operation id="1484" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:770 %layer1_output_addr_63 = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln33_145

]]></Node>
<StgValue><ssdm name="layer1_output_addr_63"/></StgValue>
</operation>

<operation id="1485" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:791 %convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_4_6"/></StgValue>
</operation>

<operation id="1486" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:934 %mul_53 = fmul i32 %bitcast_ln11_55, i32 %layer1_output_load_54

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1487" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:937 %mul_54 = fmul i32 %bitcast_ln11_56, i32 %layer1_output_load_55

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1488" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:940 %mul_55 = fmul i32 %bitcast_ln11_57, i32 %layer1_output_load_56

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1489" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:943 %mul_56 = fmul i32 %bitcast_ln11_58, i32 %layer1_output_load_57

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1490" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:946 %mul_57 = fmul i32 %bitcast_ln11_59, i32 %layer1_output_load_58

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1491" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:949 %mul_58 = fmul i32 %bitcast_ln11_60, i32 %layer1_output_load_59

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1492" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:951 %layer1_output_load_60 = load i22 %layer1_output_addr_60

]]></Node>
<StgValue><ssdm name="layer1_output_load_60"/></StgValue>
</operation>

<operation id="1493" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:954 %layer1_output_load_61 = load i22 %layer1_output_addr_61

]]></Node>
<StgValue><ssdm name="layer1_output_load_61"/></StgValue>
</operation>

<operation id="1494" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:957 %layer1_output_load_62 = load i22 %layer1_output_addr_62

]]></Node>
<StgValue><ssdm name="layer1_output_load_62"/></StgValue>
</operation>

<operation id="1495" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:960 %layer1_output_load_63 = load i22 %layer1_output_addr_63

]]></Node>
<StgValue><ssdm name="layer1_output_load_63"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1496" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:383 %bitcast_ln11_61 = bitcast i32 %conv2_weights_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln11_61"/></StgValue>
</operation>

<operation id="1497" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:389 %bitcast_ln11_62 = bitcast i32 %conv2_weights_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln11_62"/></StgValue>
</operation>

<operation id="1498" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:791 %convolution_4_6 = fadd i32 %convolution_4_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="convolution_4_6"/></StgValue>
</operation>

<operation id="1499" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:940 %mul_55 = fmul i32 %bitcast_ln11_57, i32 %layer1_output_load_56

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1500" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:943 %mul_56 = fmul i32 %bitcast_ln11_58, i32 %layer1_output_load_57

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1501" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:946 %mul_57 = fmul i32 %bitcast_ln11_59, i32 %layer1_output_load_58

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1502" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:949 %mul_58 = fmul i32 %bitcast_ln11_60, i32 %layer1_output_load_59

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1503" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:952 %mul_59 = fmul i32 %bitcast_ln11_61, i32 %layer1_output_load_60

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1504" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:955 %mul_60 = fmul i32 %bitcast_ln11_62, i32 %layer1_output_load_61

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1505" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:957 %layer1_output_load_62 = load i22 %layer1_output_addr_62

]]></Node>
<StgValue><ssdm name="layer1_output_load_62"/></StgValue>
</operation>

<operation id="1506" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="22">
<![CDATA[
for.inc61:960 %layer1_output_load_63 = load i22 %layer1_output_addr_63

]]></Node>
<StgValue><ssdm name="layer1_output_load_63"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1507" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:395 %bitcast_ln11_63 = bitcast i32 %conv2_weights_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln11_63"/></StgValue>
</operation>

<operation id="1508" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:401 %bitcast_ln11_64 = bitcast i32 %conv2_weights_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln11_64"/></StgValue>
</operation>

<operation id="1509" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:794 %convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_4_7"/></StgValue>
</operation>

<operation id="1510" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:946 %mul_57 = fmul i32 %bitcast_ln11_59, i32 %layer1_output_load_58

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1511" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:949 %mul_58 = fmul i32 %bitcast_ln11_60, i32 %layer1_output_load_59

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1512" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:952 %mul_59 = fmul i32 %bitcast_ln11_61, i32 %layer1_output_load_60

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1513" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:955 %mul_60 = fmul i32 %bitcast_ln11_62, i32 %layer1_output_load_61

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1514" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:958 %mul_61 = fmul i32 %bitcast_ln11_63, i32 %layer1_output_load_62

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1515" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:961 %mul_62 = fmul i32 %bitcast_ln11_64, i32 %layer1_output_load_63

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1516" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:794 %convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_4_7"/></StgValue>
</operation>

<operation id="1517" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:952 %mul_59 = fmul i32 %bitcast_ln11_61, i32 %layer1_output_load_60

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1518" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:955 %mul_60 = fmul i32 %bitcast_ln11_62, i32 %layer1_output_load_61

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1519" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:958 %mul_61 = fmul i32 %bitcast_ln11_63, i32 %layer1_output_load_62

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1520" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:961 %mul_62 = fmul i32 %bitcast_ln11_64, i32 %layer1_output_load_63

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1521" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:794 %convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_4_7"/></StgValue>
</operation>

<operation id="1522" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:958 %mul_61 = fmul i32 %bitcast_ln11_63, i32 %layer1_output_load_62

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1523" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:961 %mul_62 = fmul i32 %bitcast_ln11_64, i32 %layer1_output_load_63

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1524" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:794 %convolution_4_7 = fadd i32 %convolution_4_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="convolution_4_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1525" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:797 %convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_4_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1526" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:797 %convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_4_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1527" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:797 %convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_4_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1528" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:797 %convolution_4_8 = fadd i32 %convolution_4_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="convolution_4_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1529" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:800 %convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="convolution_4_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1530" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:800 %convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="convolution_4_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1531" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:800 %convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="convolution_4_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1532" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:800 %convolution_4_9 = fadd i32 %convolution_4_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="convolution_4_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1533" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:803 %convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="convolution_4_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1534" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:803 %convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="convolution_4_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1535" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:803 %convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="convolution_4_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1536" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:803 %convolution_4_s = fadd i32 %convolution_4_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="convolution_4_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1537" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:806 %convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="convolution_4_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1538" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:806 %convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="convolution_4_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1539" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:806 %convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="convolution_4_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1540" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:806 %convolution_4_10 = fadd i32 %convolution_4_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="convolution_4_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1541" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:809 %convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="convolution_4_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1542" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:809 %convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="convolution_4_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1543" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:809 %convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="convolution_4_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1544" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:809 %convolution_4_11 = fadd i32 %convolution_4_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="convolution_4_11"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1545" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:812 %convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="convolution_4_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1546" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:812 %convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="convolution_4_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1547" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:812 %convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="convolution_4_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1548" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:812 %convolution_4_12 = fadd i32 %convolution_4_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="convolution_4_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1549" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:815 %convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="convolution_4_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1550" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:815 %convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="convolution_4_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1551" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:815 %convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="convolution_4_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1552" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:815 %convolution_4_13 = fadd i32 %convolution_4_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="convolution_4_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1553" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:818 %convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="convolution_4_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1554" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:818 %convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="convolution_4_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1555" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:818 %convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="convolution_4_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1556" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:818 %convolution_4_14 = fadd i32 %convolution_4_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="convolution_4_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1557" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:821 %convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="convolution_4_15"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1558" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:821 %convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="convolution_4_15"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1559" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:821 %convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="convolution_4_15"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1560" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:821 %convolution_4_15 = fadd i32 %convolution_4_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="convolution_4_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1561" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:824 %convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="convolution_4_16"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1562" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:824 %convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="convolution_4_16"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1563" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:824 %convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="convolution_4_16"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1564" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:824 %convolution_4_16 = fadd i32 %convolution_4_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="convolution_4_16"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1565" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:827 %convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="convolution_4_17"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1566" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:827 %convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="convolution_4_17"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1567" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:827 %convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="convolution_4_17"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1568" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:827 %convolution_4_17 = fadd i32 %convolution_4_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="convolution_4_17"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1569" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:830 %convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="convolution_4_18"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1570" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:830 %convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="convolution_4_18"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1571" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:830 %convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="convolution_4_18"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1572" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:830 %convolution_4_18 = fadd i32 %convolution_4_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="convolution_4_18"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1573" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:833 %convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="convolution_4_19"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1574" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:833 %convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="convolution_4_19"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1575" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:833 %convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="convolution_4_19"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1576" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:833 %convolution_4_19 = fadd i32 %convolution_4_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="convolution_4_19"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1577" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:836 %convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="convolution_4_20"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1578" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:836 %convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="convolution_4_20"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1579" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:836 %convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="convolution_4_20"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1580" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:836 %convolution_4_20 = fadd i32 %convolution_4_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="convolution_4_20"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1581" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:839 %convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="convolution_4_21"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1582" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:839 %convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="convolution_4_21"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1583" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:839 %convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="convolution_4_21"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1584" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:839 %convolution_4_21 = fadd i32 %convolution_4_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="convolution_4_21"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1585" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:842 %convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="convolution_4_22"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1586" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:842 %convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="convolution_4_22"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1587" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:842 %convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="convolution_4_22"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1588" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:842 %convolution_4_22 = fadd i32 %convolution_4_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="convolution_4_22"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">
</state>

<state id="113" st_id="113">

<operation id="1589" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:845 %convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="convolution_4_23"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1590" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:845 %convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="convolution_4_23"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1591" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:845 %convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="convolution_4_23"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1592" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:845 %convolution_4_23 = fadd i32 %convolution_4_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="convolution_4_23"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1593" st_id="117" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:848 %convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="convolution_4_24"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1594" st_id="118" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:848 %convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="convolution_4_24"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1595" st_id="119" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:848 %convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="convolution_4_24"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1596" st_id="120" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:848 %convolution_4_24 = fadd i32 %convolution_4_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="convolution_4_24"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1597" st_id="121" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:851 %convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="convolution_4_25"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1598" st_id="122" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:851 %convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="convolution_4_25"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1599" st_id="123" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:851 %convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="convolution_4_25"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1600" st_id="124" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:851 %convolution_4_25 = fadd i32 %convolution_4_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="convolution_4_25"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1601" st_id="125" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:854 %convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="convolution_4_26"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1602" st_id="126" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:854 %convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="convolution_4_26"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1603" st_id="127" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:854 %convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="convolution_4_26"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1604" st_id="128" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:854 %convolution_4_26 = fadd i32 %convolution_4_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="convolution_4_26"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1605" st_id="129" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:857 %convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="convolution_4_27"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1606" st_id="130" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:857 %convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="convolution_4_27"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1607" st_id="131" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:857 %convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="convolution_4_27"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1608" st_id="132" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:857 %convolution_4_27 = fadd i32 %convolution_4_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="convolution_4_27"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1609" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:860 %convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="convolution_4_28"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1610" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:860 %convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="convolution_4_28"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1611" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:860 %convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="convolution_4_28"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1612" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:860 %convolution_4_28 = fadd i32 %convolution_4_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="convolution_4_28"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1613" st_id="137" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:863 %convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="convolution_4_29"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1614" st_id="138" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:863 %convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="convolution_4_29"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1615" st_id="139" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:863 %convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="convolution_4_29"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1616" st_id="140" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:863 %convolution_4_29 = fadd i32 %convolution_4_28, i32 %mul_29

]]></Node>
<StgValue><ssdm name="convolution_4_29"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1617" st_id="141" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:866 %convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="convolution_4_30"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1618" st_id="142" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:866 %convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="convolution_4_30"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1619" st_id="143" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:866 %convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="convolution_4_30"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1620" st_id="144" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:866 %convolution_4_30 = fadd i32 %convolution_4_29, i32 %mul_30

]]></Node>
<StgValue><ssdm name="convolution_4_30"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1621" st_id="145" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:869 %convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31

]]></Node>
<StgValue><ssdm name="convolution_4_31"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1622" st_id="146" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:869 %convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31

]]></Node>
<StgValue><ssdm name="convolution_4_31"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1623" st_id="147" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:869 %convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31

]]></Node>
<StgValue><ssdm name="convolution_4_31"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1624" st_id="148" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:869 %convolution_4_31 = fadd i32 %convolution_4_30, i32 %mul_31

]]></Node>
<StgValue><ssdm name="convolution_4_31"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1625" st_id="149" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:872 %convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="convolution_4_32"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1626" st_id="150" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:872 %convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="convolution_4_32"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1627" st_id="151" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:872 %convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="convolution_4_32"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1628" st_id="152" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:872 %convolution_4_32 = fadd i32 %convolution_4_31, i32 %mul_32

]]></Node>
<StgValue><ssdm name="convolution_4_32"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1629" st_id="153" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:875 %convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33

]]></Node>
<StgValue><ssdm name="convolution_4_33"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1630" st_id="154" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:875 %convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33

]]></Node>
<StgValue><ssdm name="convolution_4_33"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1631" st_id="155" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:875 %convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33

]]></Node>
<StgValue><ssdm name="convolution_4_33"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1632" st_id="156" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:875 %convolution_4_33 = fadd i32 %convolution_4_32, i32 %mul_33

]]></Node>
<StgValue><ssdm name="convolution_4_33"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1633" st_id="157" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:878 %convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="convolution_4_34"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1634" st_id="158" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:878 %convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="convolution_4_34"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1635" st_id="159" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:878 %convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="convolution_4_34"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1636" st_id="160" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:878 %convolution_4_34 = fadd i32 %convolution_4_33, i32 %mul_34

]]></Node>
<StgValue><ssdm name="convolution_4_34"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1637" st_id="161" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:881 %convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35

]]></Node>
<StgValue><ssdm name="convolution_4_35"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1638" st_id="162" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:881 %convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35

]]></Node>
<StgValue><ssdm name="convolution_4_35"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1639" st_id="163" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:881 %convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35

]]></Node>
<StgValue><ssdm name="convolution_4_35"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1640" st_id="164" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:881 %convolution_4_35 = fadd i32 %convolution_4_34, i32 %mul_35

]]></Node>
<StgValue><ssdm name="convolution_4_35"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1641" st_id="165" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:884 %convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="convolution_4_36"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1642" st_id="166" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:884 %convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="convolution_4_36"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1643" st_id="167" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:884 %convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="convolution_4_36"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1644" st_id="168" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:884 %convolution_4_36 = fadd i32 %convolution_4_35, i32 %mul_36

]]></Node>
<StgValue><ssdm name="convolution_4_36"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1645" st_id="169" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:887 %convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37

]]></Node>
<StgValue><ssdm name="convolution_4_37"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1646" st_id="170" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:887 %convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37

]]></Node>
<StgValue><ssdm name="convolution_4_37"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1647" st_id="171" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:887 %convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37

]]></Node>
<StgValue><ssdm name="convolution_4_37"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1648" st_id="172" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:887 %convolution_4_37 = fadd i32 %convolution_4_36, i32 %mul_37

]]></Node>
<StgValue><ssdm name="convolution_4_37"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1649" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:890 %convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="convolution_4_38"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1650" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:890 %convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="convolution_4_38"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1651" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:890 %convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="convolution_4_38"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1652" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:890 %convolution_4_38 = fadd i32 %convolution_4_37, i32 %mul_38

]]></Node>
<StgValue><ssdm name="convolution_4_38"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1653" st_id="177" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:893 %convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39

]]></Node>
<StgValue><ssdm name="convolution_4_39"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1654" st_id="178" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:893 %convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39

]]></Node>
<StgValue><ssdm name="convolution_4_39"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1655" st_id="179" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:893 %convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39

]]></Node>
<StgValue><ssdm name="convolution_4_39"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1656" st_id="180" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:893 %convolution_4_39 = fadd i32 %convolution_4_38, i32 %mul_39

]]></Node>
<StgValue><ssdm name="convolution_4_39"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1657" st_id="181" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:896 %convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="convolution_4_40"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1658" st_id="182" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:896 %convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="convolution_4_40"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1659" st_id="183" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:896 %convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="convolution_4_40"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1660" st_id="184" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:896 %convolution_4_40 = fadd i32 %convolution_4_39, i32 %mul_40

]]></Node>
<StgValue><ssdm name="convolution_4_40"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1661" st_id="185" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:899 %convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41

]]></Node>
<StgValue><ssdm name="convolution_4_41"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1662" st_id="186" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:899 %convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41

]]></Node>
<StgValue><ssdm name="convolution_4_41"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1663" st_id="187" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:899 %convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41

]]></Node>
<StgValue><ssdm name="convolution_4_41"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1664" st_id="188" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:899 %convolution_4_41 = fadd i32 %convolution_4_40, i32 %mul_41

]]></Node>
<StgValue><ssdm name="convolution_4_41"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1665" st_id="189" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:902 %convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="convolution_4_42"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1666" st_id="190" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:902 %convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="convolution_4_42"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1667" st_id="191" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:902 %convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="convolution_4_42"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1668" st_id="192" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:902 %convolution_4_42 = fadd i32 %convolution_4_41, i32 %mul_42

]]></Node>
<StgValue><ssdm name="convolution_4_42"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1669" st_id="193" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:905 %convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43

]]></Node>
<StgValue><ssdm name="convolution_4_43"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1670" st_id="194" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:905 %convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43

]]></Node>
<StgValue><ssdm name="convolution_4_43"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1671" st_id="195" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:905 %convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43

]]></Node>
<StgValue><ssdm name="convolution_4_43"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1672" st_id="196" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:905 %convolution_4_43 = fadd i32 %convolution_4_42, i32 %mul_43

]]></Node>
<StgValue><ssdm name="convolution_4_43"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1673" st_id="197" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:908 %convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="convolution_4_44"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1674" st_id="198" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:908 %convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="convolution_4_44"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1675" st_id="199" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:908 %convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="convolution_4_44"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1676" st_id="200" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:908 %convolution_4_44 = fadd i32 %convolution_4_43, i32 %mul_44

]]></Node>
<StgValue><ssdm name="convolution_4_44"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1677" st_id="201" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:911 %convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45

]]></Node>
<StgValue><ssdm name="convolution_4_45"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1678" st_id="202" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:911 %convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45

]]></Node>
<StgValue><ssdm name="convolution_4_45"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1679" st_id="203" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:911 %convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45

]]></Node>
<StgValue><ssdm name="convolution_4_45"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1680" st_id="204" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:911 %convolution_4_45 = fadd i32 %convolution_4_44, i32 %mul_45

]]></Node>
<StgValue><ssdm name="convolution_4_45"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1681" st_id="205" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:914 %convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="convolution_4_46"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1682" st_id="206" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:914 %convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="convolution_4_46"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1683" st_id="207" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:914 %convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="convolution_4_46"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1684" st_id="208" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:914 %convolution_4_46 = fadd i32 %convolution_4_45, i32 %mul_46

]]></Node>
<StgValue><ssdm name="convolution_4_46"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">
</state>

<state id="210" st_id="210">

<operation id="1685" st_id="210" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:917 %convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47

]]></Node>
<StgValue><ssdm name="convolution_4_47"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1686" st_id="211" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:917 %convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47

]]></Node>
<StgValue><ssdm name="convolution_4_47"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1687" st_id="212" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:917 %convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47

]]></Node>
<StgValue><ssdm name="convolution_4_47"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1688" st_id="213" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:917 %convolution_4_47 = fadd i32 %convolution_4_46, i32 %mul_47

]]></Node>
<StgValue><ssdm name="convolution_4_47"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1689" st_id="214" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:920 %convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="convolution_4_48"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1690" st_id="215" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:920 %convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="convolution_4_48"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1691" st_id="216" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:920 %convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="convolution_4_48"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1692" st_id="217" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:920 %convolution_4_48 = fadd i32 %convolution_4_47, i32 %mul_48

]]></Node>
<StgValue><ssdm name="convolution_4_48"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1693" st_id="218" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:923 %convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49

]]></Node>
<StgValue><ssdm name="convolution_4_49"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1694" st_id="219" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:923 %convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49

]]></Node>
<StgValue><ssdm name="convolution_4_49"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1695" st_id="220" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:923 %convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49

]]></Node>
<StgValue><ssdm name="convolution_4_49"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1696" st_id="221" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:923 %convolution_4_49 = fadd i32 %convolution_4_48, i32 %mul_49

]]></Node>
<StgValue><ssdm name="convolution_4_49"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1697" st_id="222" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:926 %convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="convolution_4_50"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1698" st_id="223" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:926 %convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="convolution_4_50"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1699" st_id="224" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:926 %convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="convolution_4_50"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1700" st_id="225" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:926 %convolution_4_50 = fadd i32 %convolution_4_49, i32 %mul_50

]]></Node>
<StgValue><ssdm name="convolution_4_50"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1701" st_id="226" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:929 %convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51

]]></Node>
<StgValue><ssdm name="convolution_4_51"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1702" st_id="227" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:929 %convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51

]]></Node>
<StgValue><ssdm name="convolution_4_51"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1703" st_id="228" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:929 %convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51

]]></Node>
<StgValue><ssdm name="convolution_4_51"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1704" st_id="229" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:929 %convolution_4_51 = fadd i32 %convolution_4_50, i32 %mul_51

]]></Node>
<StgValue><ssdm name="convolution_4_51"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1705" st_id="230" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:932 %convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="convolution_4_52"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1706" st_id="231" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:932 %convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="convolution_4_52"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1707" st_id="232" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:932 %convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="convolution_4_52"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1708" st_id="233" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:932 %convolution_4_52 = fadd i32 %convolution_4_51, i32 %mul_52

]]></Node>
<StgValue><ssdm name="convolution_4_52"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1709" st_id="234" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:935 %convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53

]]></Node>
<StgValue><ssdm name="convolution_4_53"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1710" st_id="235" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:935 %convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53

]]></Node>
<StgValue><ssdm name="convolution_4_53"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1711" st_id="236" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:935 %convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53

]]></Node>
<StgValue><ssdm name="convolution_4_53"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1712" st_id="237" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:935 %convolution_4_53 = fadd i32 %convolution_4_52, i32 %mul_53

]]></Node>
<StgValue><ssdm name="convolution_4_53"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1713" st_id="238" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:938 %convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="convolution_4_54"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1714" st_id="239" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:938 %convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="convolution_4_54"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1715" st_id="240" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:938 %convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="convolution_4_54"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1716" st_id="241" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:938 %convolution_4_54 = fadd i32 %convolution_4_53, i32 %mul_54

]]></Node>
<StgValue><ssdm name="convolution_4_54"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1717" st_id="242" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:941 %convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55

]]></Node>
<StgValue><ssdm name="convolution_4_55"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1718" st_id="243" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:941 %convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55

]]></Node>
<StgValue><ssdm name="convolution_4_55"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1719" st_id="244" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:941 %convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55

]]></Node>
<StgValue><ssdm name="convolution_4_55"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1720" st_id="245" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:941 %convolution_4_55 = fadd i32 %convolution_4_54, i32 %mul_55

]]></Node>
<StgValue><ssdm name="convolution_4_55"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1721" st_id="246" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:944 %convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="convolution_4_56"/></StgValue>
</operation>

<operation id="1794" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0">
<![CDATA[
for.end63:0 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1722" st_id="247" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:944 %convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="convolution_4_56"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1723" st_id="248" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:944 %convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="convolution_4_56"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1724" st_id="249" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:944 %convolution_4_56 = fadd i32 %convolution_4_55, i32 %mul_56

]]></Node>
<StgValue><ssdm name="convolution_4_56"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1725" st_id="250" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:947 %convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57

]]></Node>
<StgValue><ssdm name="convolution_4_57"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1726" st_id="251" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:947 %convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57

]]></Node>
<StgValue><ssdm name="convolution_4_57"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1727" st_id="252" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:947 %convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57

]]></Node>
<StgValue><ssdm name="convolution_4_57"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1728" st_id="253" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:947 %convolution_4_57 = fadd i32 %convolution_4_56, i32 %mul_57

]]></Node>
<StgValue><ssdm name="convolution_4_57"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1729" st_id="254" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:950 %convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="convolution_4_58"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1730" st_id="255" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:950 %convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="convolution_4_58"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1731" st_id="256" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:950 %convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="convolution_4_58"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1732" st_id="257" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:950 %convolution_4_58 = fadd i32 %convolution_4_57, i32 %mul_58

]]></Node>
<StgValue><ssdm name="convolution_4_58"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1733" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
for.inc61:10 %zext_ln11 = zext i6 %select_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="1734" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="6">
<![CDATA[
for.inc61:11 %zext_ln38 = zext i6 %select_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="1735" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
for.inc61:12 %tmp_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln11_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1736" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="14">
<![CDATA[
for.inc61:13 %zext_ln38_1 = zext i14 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="1737" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc61:14 %sub_ln38 = sub i15 %zext_ln38_1, i15 %zext_ln38

]]></Node>
<StgValue><ssdm name="sub_ln38"/></StgValue>
</operation>

<operation id="1738" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="15">
<![CDATA[
for.inc61:15 %sub_ln38_cast = sext i15 %sub_ln38

]]></Node>
<StgValue><ssdm name="sub_ln38_cast"/></StgValue>
</operation>

<operation id="1739" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:16 %conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="conv2_biases_addr"/></StgValue>
</operation>

<operation id="1740" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
for.inc61:17 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="1741" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="8">
<![CDATA[
for.inc61:412 %zext_ln38_2 = zext i8 %select_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="1742" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:413 %add_ln38 = add i16 %sub_ln38_cast, i16 %zext_ln38_2

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="1743" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="21" op_0_bw="16">
<![CDATA[
for.inc61:414 %sext_ln38 = sext i16 %add_ln38

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="1744" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="13" op_0_bw="16">
<![CDATA[
for.inc61:415 %trunc_ln38 = trunc i16 %add_ln38

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="1745" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
for.inc61:416 %p_shl1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln38, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="1746" st_id="258" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc61:417 %sub_ln38_1 = sub i21 %p_shl1, i21 %sext_ln38

]]></Node>
<StgValue><ssdm name="sub_ln38_1"/></StgValue>
</operation>

<operation id="1747" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="21" op_0_bw="8">
<![CDATA[
for.inc61:530 %zext_ln38_3 = zext i8 %select_ln13

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="1748" st_id="258" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc61:531 %add_ln38_1 = add i21 %sub_ln38_1, i21 %zext_ln38_3

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="1749" st_id="258" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:953 %convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59

]]></Node>
<StgValue><ssdm name="convolution_4_59"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1750" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
for.inc61:17 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="1751" st_id="259" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:953 %convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59

]]></Node>
<StgValue><ssdm name="convolution_4_59"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1752" st_id="260" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:953 %convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59

]]></Node>
<StgValue><ssdm name="convolution_4_59"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1753" st_id="261" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:953 %convolution_4_59 = fadd i32 %convolution_4_58, i32 %mul_59

]]></Node>
<StgValue><ssdm name="convolution_4_59"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1754" st_id="262" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:956 %convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="convolution_4_60"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1755" st_id="263" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:956 %convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="convolution_4_60"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1756" st_id="264" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:956 %convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="convolution_4_60"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1757" st_id="265" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:956 %convolution_4_60 = fadd i32 %convolution_4_59, i32 %mul_60

]]></Node>
<StgValue><ssdm name="convolution_4_60"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1758" st_id="266" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:959 %convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61

]]></Node>
<StgValue><ssdm name="convolution_4_61"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1759" st_id="267" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:959 %convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61

]]></Node>
<StgValue><ssdm name="convolution_4_61"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1760" st_id="268" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:959 %convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61

]]></Node>
<StgValue><ssdm name="convolution_4_61"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1761" st_id="269" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:959 %convolution_4_61 = fadd i32 %convolution_4_60, i32 %mul_61

]]></Node>
<StgValue><ssdm name="convolution_4_61"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1762" st_id="270" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:962 %convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="convolution_4_62"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1763" st_id="271" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:962 %convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="convolution_4_62"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1764" st_id="272" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:962 %convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="convolution_4_62"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1765" st_id="273" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:962 %convolution_4_62 = fadd i32 %convolution_4_61, i32 %mul_62

]]></Node>
<StgValue><ssdm name="convolution_4_62"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1766" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:18 %bitcast_ln11 = bitcast i32 %conv2_biases_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</operation>

<operation id="1767" st_id="274" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:963 %y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1768" st_id="275" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:963 %y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1769" st_id="276" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:963 %y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1770" st_id="277" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:963 %y_assign = fadd i32 %convolution_4_62, i32 %bitcast_ln11

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1771" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_11_1_VITIS_LOOP_13_2_VITIS_LOOP_15_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1772" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2080800, i64 2080800, i64 2080800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1773" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:403 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1774" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:408 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_2_VITIS_LOOP_15_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1775" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:529 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1776" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="21">
<![CDATA[
for.inc61:532 %zext_ln38_4 = zext i21 %add_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="1777" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:533 %layer2_output_addr = getelementptr i32 %layer2_output, i64 0, i64 %zext_ln38_4

]]></Node>
<StgValue><ssdm name="layer2_output_addr"/></StgValue>
</operation>

<operation id="1778" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:534 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1779" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32">
<![CDATA[
for.inc61:964 %data_26 = bitcast i32 %y_assign

]]></Node>
<StgValue><ssdm name="data_26"/></StgValue>
</operation>

<operation id="1780" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:965 %y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_26, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="y_fp_exp"/></StgValue>
</operation>

<operation id="1781" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="23" op_0_bw="32">
<![CDATA[
for.inc61:966 %y_fp_sig = trunc i32 %data_26

]]></Node>
<StgValue><ssdm name="y_fp_sig"/></StgValue>
</operation>

<operation id="1782" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:967 %icmp_ln25_6 = icmp_eq  i8 %y_fp_exp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_6"/></StgValue>
</operation>

<operation id="1783" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc61:968 %icmp_ln25_7 = icmp_eq  i23 %y_fp_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_7"/></StgValue>
</operation>

<operation id="1784" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:969 %and_ln25_2 = and i1 %icmp_ln25_6, i1 %icmp_ln25_7

]]></Node>
<StgValue><ssdm name="and_ln25_2"/></StgValue>
</operation>

<operation id="1785" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:970 %icmp_ln18_13 = icmp_eq  i8 %y_fp_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_13"/></StgValue>
</operation>

<operation id="1786" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:971 %xor_ln18_2 = xor i1 %icmp_ln25_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_2"/></StgValue>
</operation>

<operation id="1787" st_id="278" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:972 %ymaggreater_15 = icmp_sgt  i32 %data_26, i32 0

]]></Node>
<StgValue><ssdm name="ymaggreater_15"/></StgValue>
</operation>

<operation id="1788" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61:973 %res = select i1 %ymaggreater_15, i32 %y_assign, i32 0

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="1789" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61:974 %select_ln25 = select i1 %and_ln25_2, i32 %y_assign, i32 %res

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="1790" st_id="278" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:975 %and_ln18_13 = and i1 %icmp_ln18_13, i1 %xor_ln18_2

]]></Node>
<StgValue><ssdm name="and_ln18_13"/></StgValue>
</operation>

<operation id="1791" st_id="278" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc61:976 %res_2 = select i1 %and_ln18_13, i32 0, i32 %select_ln25

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="1792" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
for.inc61:977 %store_ln38 = store i32 %res_2, i21 %layer2_output_addr

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="1793" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:986 %br_ln15 = br void %VITIS_LOOP_26_4

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
