DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
itemName "ALL"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
instances [
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 947,0
)
(Instance
name "Uclkdiv"
duLibraryName "moduleware"
duName "clkdiv"
elements [
]
mwi 1
uid 1269,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 1741,0
)
(Instance
name "Utxpktfmt"
duLibraryName "hsio"
duName "net_tx_pktfmt16"
elements [
]
mwi 0
uid 3360,0
)
(Instance
name "Udut"
duLibraryName "locallink"
duName "ll_syncmux64"
elements [
]
mwi 0
uid 3496,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "10"
rb "60"
insts [
(Instance
name "Utst_s"
duLibraryName "locallink"
duName "ll_tx_pktgen_tester"
elements [
(GiElement
name "CHAN_ID"
type "integer"
value "i"
)
(GiElement
name "CHAN_ID_OFFSET"
type "integer"
value "0"
)
]
mwi 0
uid 3691,0
)
]
)
]
libraryRefs [
"ieee"
"hsio"
"utils"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux_tb"
)
(vvPair
variable "date"
value "05/07/14"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "ll_syncmux_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "05/07/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:32:41"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "locallink"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../locallink/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../locallink/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "ll_syncmux_tb"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../locallink/hds/ll_syncmux_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:34:01"
)
(vvPair
variable "unit"
value "ll_syncmux_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 380,0
optionalChildren [
*1 (Net
uid 124,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 7,0
)
declText (MLText
uid 125,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,3800,34900,5000"
st "signal clk        : std_logic"
)
)
*2 (Net
uid 172,0
decl (Decl
n "rst"
t "std_logic"
o 16
suid 13,0
)
declText (MLText
uid 173,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,9800,34700,11000"
st "signal rst        : std_logic"
)
)
*3 (Grouping
uid 309,0
optionalChildren [
*4 (CommentText
uid 311,0
shape (Rectangle
uid 312,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,66000,61000,67000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 313,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,66000,54600,67000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 314,0
shape (Rectangle
uid 315,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,62000,65000,63000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 316,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,62000,64100,63000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 317,0
shape (Rectangle
uid 318,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,64000,61000,65000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 319,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,64000,54100,65000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 320,0
shape (Rectangle
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,64000,44000,65000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 322,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,64000,41900,65000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 323,0
shape (Rectangle
uid 324,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,63000,81000,67000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 325,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,63200,70300,64200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 326,0
shape (Rectangle
uid 327,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,62000,81000,63000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 328,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,62000,66800,63000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 329,0
shape (Rectangle
uid 330,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,62000,61000,64000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 331,0
va (VaSet
fg "32768,0,0"
)
xt "47050,62500,53950,63500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 332,0
shape (Rectangle
uid 333,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,65000,44000,66000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 334,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,65000,42200,66000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 335,0
shape (Rectangle
uid 336,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,66000,44000,67000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 337,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,66000,42900,67000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 338,0
shape (Rectangle
uid 339,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,65000,61000,66000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 340,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,65000,55600,66000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 310,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "40000,62000,81000,67000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 653,0
decl (Decl
n "s_data"
t "slv16_array"
b "(63 DOWNTO 0)"
o 17
suid 15,0
)
declText (MLText
uid 654,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,11000,43500,12200"
st "signal s_data     : slv16_array(15 downto 0)"
)
)
*15 (Net
uid 655,0
decl (Decl
n "s_data_len"
t "slv16_array"
b "(63 DOWNTO 0)"
o 18
suid 16,0
)
declText (MLText
uid 656,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,13400,44200,14600"
st "signal s_data_len : slv16_array(15 downto 0)"
)
)
*16 (Net
uid 657,0
decl (Decl
n "s_sof"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 21
suid 17,0
)
declText (MLText
uid 658,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,20600,45300,21800"
st "signal s_sof      : std_logic_vector(15 downto 0)"
)
)
*17 (Net
uid 659,0
decl (Decl
n "s_src_rdy"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 22
suid 18,0
)
declText (MLText
uid 660,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,23000,46200,24200"
st "signal s_src_rdy  : std_logic_vector(15 downto 0)"
)
)
*18 (Net
uid 661,0
decl (Decl
n "s_eof"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 20
suid 19,0
)
declText (MLText
uid 662,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,18200,45400,19400"
st "signal s_eof      : std_logic_vector(15 downto 0)"
)
)
*19 (Net
uid 663,0
decl (Decl
n "s_dst_rdy"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 19
suid 20,0
)
declText (MLText
uid 664,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,15800,46300,17000"
st "signal s_dst_rdy  : std_logic_vector(15 downto 0)"
)
)
*20 (Frame
uid 881,0
shape (RectFrame
uid 882,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-33000,19000,-7000,35000"
)
title (TextAssociate
uid 883,0
ps "TopLeftStrategy"
text (MLText
uid 884,0
va (VaSet
font "charter,10,0"
)
xt "-33000,17400,-16400,18600"
st "g0: FOR i IN 10 TO 60 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 885,0
ps "TopLeftStrategy"
shape (Rectangle
uid 886,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-32500,19200,-31500,20800"
)
num (Text
uid 887,0
va (VaSet
font "charter,10,0"
)
xt "-32300,19400,-31700,20600"
st "1"
blo "-32300,20400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 888,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 889,0
va (VaSet
font "charter,10,1"
)
xt "-16000,35000,-4800,36300"
st "Frame Declarations"
blo "-16000,36000"
)
*22 (MLText
uid 890,0
va (VaSet
font "charter,10,0"
)
xt "-16000,36300,-16000,36300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "10"
rb "60"
)
*23 (SaComponent
uid 947,0
optionalChildren [
*24 (CptPort
uid 939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,64625,24750,65375"
)
tg (CPTG
uid 941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 942,0
va (VaSet
font "courier,8,0"
)
xt "22000,64550,23000,65450"
st "hi"
ju 2
blo "23000,65250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*25 (CptPort
uid 943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,65625,24750,66375"
)
tg (CPTG
uid 945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 946,0
va (VaSet
font "courier,8,0"
)
xt "22000,65550,23000,66450"
st "lo"
ju 2
blo "23000,66250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
]
shape (Rectangle
uid 948,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,64000,24000,67000"
)
oxt "17000,9000,20000,12000"
ttg (MlTextGroup
uid 949,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 950,0
va (VaSet
font "courier,8,1"
)
xt "19600,66000,21100,66900"
st "utils"
blo "19600,66700"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 951,0
va (VaSet
font "courier,8,1"
)
xt "19600,66900,23100,67800"
st "m_power"
blo "19600,67600"
tm "CptNameMgr"
)
*28 (Text
uid 952,0
va (VaSet
font "courier,8,1"
)
xt "19600,67800,23100,68700"
st "Umpower"
blo "19600,68500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 953,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 954,0
text (MLText
uid 955,0
va (VaSet
font "courier,8,0"
)
xt "20500,56000,20500,56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*29 (Net
uid 956,0
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 21,0
)
declText (MLText
uid 957,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*30 (Net
uid 964,0
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 22,0
)
declText (MLText
uid 965,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*31 (MWC
uid 1269,0
optionalChildren [
*32 (CptPort
uid 1240,0
optionalChildren [
*33 (Line
uid 1244,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "78000,12000,79000,12000"
pts [
"79000,12000"
"78000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "79000,11625,79750,12375"
)
tg (CPTG
uid 1242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1243,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "73982,11424,77482,12324"
st "clk_out"
ju 2
blo "77482,12124"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_out"
t "std_logic"
o 0
suid 1,0
)
)
)
*34 (CptPort
uid 1245,0
optionalChildren [
*35 (Line
uid 1249,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "75000,8000,75000,9000"
pts [
"75000,8000"
"75000,9000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1246,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "74625,7250,75375,8000"
)
tg (CPTG
uid 1247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1248,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "74536,8988,76036,9888"
st "rst"
blo "74536,9688"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 2,0
)
)
)
*36 (CptPort
uid 1250,0
optionalChildren [
*37 (Line
uid 1254,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "71000,11000,72000,11000"
pts [
"71000,11000"
"72000,11000"
]
)
*38 (FFT
pts [
"72750,11000"
"72000,11375"
"72000,10625"
]
uid 1255,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "72000,10625,72750,11375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1251,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "70250,10625,71000,11375"
)
tg (CPTG
uid 1252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1253,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "73005,10475,74505,11375"
st "clk"
blo "73005,11175"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 3,0
)
)
)
*39 (CommentText
uid 1261,0
shape (Rectangle
uid 1262,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "71952,9712,79000,10712"
)
oxt "6952,7712,14000,8712"
text (MLText
uid 1263,0
sl 0
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "72152,9912,77652,10812"
st "
div_by=$divide_by(100)
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 7048
)
)
*40 (CommentText
uid 1264,0
shape (Rectangle
uid 1265,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "71984,12464,79000,13464"
)
oxt "6984,10464,14000,11464"
text (MLText
uid 1266,0
sl 0
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "72184,12664,76184,13564"
st "
cycle=$duty_cycle(50)
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 7016
)
)
*41 (CommentGraphic
uid 1267,0
shape (CustomPolygon
pts [
"72000,9000"
"78000,9000"
"78000,15000"
"72000,15000"
"72000,9000"
]
uid 1268,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "72000,9000,78000,15000"
)
oxt "7000,7000,13000,13000"
)
]
shape (Rectangle
uid 1270,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "71000,8000,79000,15000"
fos 1
)
showPorts 0
oxt "6000,6000,14000,13000"
ttg (MlTextGroup
uid 1271,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 1272,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "73350,14200,78850,15100"
st "moduleware"
blo "73350,14900"
)
*43 (Text
uid 1273,0
va (VaSet
font "courier,8,0"
)
xt "73350,15100,76350,16000"
st "clkdiv"
blo "73350,15800"
)
*44 (Text
uid 1274,0
va (VaSet
font "courier,8,0"
)
xt "73350,16000,76850,16900"
st "Uclkdiv"
blo "73350,16700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1275,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1276,0
text (MLText
uid 1277,0
va (VaSet
font "courier,8,0"
)
xt "68000,-7700,68000,-7700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
dp [
*45 (CptPort
uid 1256,0
optionalChildren [
*46 (Line
uid 1260,0
layer 5
sl 0
va (VaSet
vasetType 3
transparent 1
)
xt "71000,14000,72000,14000"
pts [
"71000,14000"
"72000,14000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,65535"
)
xt "70250,13625,71000,14375"
)
tg (CPTG
uid 1258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1259,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "72455,13400,75455,14300"
st "clk_en"
blo "72455,14100"
)
)
thePort (LogicalPort
decl (Decl
n "clk_en"
t "std_logic"
o 0
suid 4,0
)
)
)
]
prms (Property
optionalChildren [
*47 (Property
pclass "param"
pname "clk_en_type"
pvalue "2"
ptn "String"
)
*48 (Property
pclass "param"
pname "divide_by"
pvalue "100"
ptn "String"
)
*49 (Property
pclass "param"
pname "duty_cycle"
pvalue "50"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*50 (Net
uid 1475,0
decl (Decl
n "mux_data"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 29,0
)
declText (MLText
uid 1476,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*51 (Net
uid 1477,0
decl (Decl
n "mux_sof"
t "std_logic"
o 14
suid 30,0
)
declText (MLText
uid 1478,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*52 (Net
uid 1479,0
decl (Decl
n "mux_eof"
t "std_logic"
o 13
suid 31,0
)
declText (MLText
uid 1480,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*53 (Net
uid 1481,0
decl (Decl
n "mux_src_rdy"
t "std_logic"
o 15
suid 32,0
)
declText (MLText
uid 1482,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*54 (Net
uid 1483,0
lang 2
decl (Decl
n "mux_dst_rdy"
t "std_logic"
o 12
suid 33,0
)
declText (MLText
uid 1484,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*55 (Net
uid 1487,0
decl (Decl
n "ll_data"
t "std_logic_vector"
b "(15 downto 0)"
o 3
suid 35,0
)
declText (MLText
uid 1488,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*56 (Net
uid 1489,0
decl (Decl
n "ll_sof"
t "std_logic"
o 6
suid 36,0
)
declText (MLText
uid 1490,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*57 (Net
uid 1491,0
decl (Decl
n "ll_eof"
t "std_logic"
o 5
suid 37,0
)
declText (MLText
uid 1492,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*58 (Net
uid 1493,0
decl (Decl
n "ll_src_rdy"
t "std_logic"
o 7
suid 38,0
)
declText (MLText
uid 1494,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*59 (Net
uid 1495,0
decl (Decl
n "mac_src"
t "std_logic_vector"
b "(47 downto 0)"
o 10
suid 39,0
)
declText (MLText
uid 1496,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*60 (Net
uid 1497,0
decl (Decl
n "mac_dst"
t "std_logic_vector"
b "(47 downto 0)"
o 9
suid 40,0
)
declText (MLText
uid 1498,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*61 (Net
uid 1527,0
decl (Decl
n "ll_dst_rdy"
t "std_logic"
o 4
suid 42,0
)
declText (MLText
uid 1528,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*62 (HdlText
uid 1541,0
optionalChildren [
*63 (EmbeddedText
uid 1546,0
commentText (CommentText
uid 1547,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1548,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "40000,39000,58000,44000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1549,0
va (VaSet
font "clean,8,0"
)
xt "40200,39200,57700,43200"
st "
-- eb1 1  
mac_src <= x\"a5a4a3a2a1a0\";
mac_dst <= x\"b5b4b3b2b1b0\";
                                      
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1542,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "42000,34000,50000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1543,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 1544,0
va (VaSet
font "charter,8,0"
)
xt "45300,36000,46700,37000"
st "eb1"
blo "45300,36800"
tm "HdlTextNameMgr"
)
*65 (Text
uid 1545,0
va (VaSet
font "charter,8,0"
)
xt "45300,37000,45800,38000"
st "1"
blo "45300,37800"
tm "HdlTextNumberMgr"
)
]
)
)
*66 (MWC
uid 1741,0
optionalChildren [
*67 (CptPort
uid 1724,0
optionalChildren [
*68 (Line
uid 1728,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "80000,18000,81000,18000"
pts [
"80000,18000"
"81000,18000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1725,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "79250,17625,80000,18375"
)
tg (CPTG
uid 1726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1727,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,17500,78500,18400"
st "din"
blo "77000,18200"
)
s (Text
uid 1750,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "77000,18400,77000,18400"
blo "77000,18400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 1,0
)
)
)
*69 (CptPort
uid 1729,0
optionalChildren [
*70 (Line
uid 1733,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "84000,18000,85000,18000"
pts [
"85000,18000"
"84000,18000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1730,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "85000,17625,85750,18375"
)
tg (CPTG
uid 1731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1732,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "86000,17500,88000,18400"
st "dout"
ju 2
blo "88000,18200"
)
s (Text
uid 1751,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "88000,18400,88000,18400"
ju 2
blo "88000,18400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 4
suid 2,0
)
)
)
*71 (Grouping
uid 1734,0
optionalChildren [
*72 (CommentGraphic
uid 1736,0
shape (CustomPolygon
pts [
"81000,16000"
"84000,18000"
"81000,20000"
"81000,16000"
]
uid 1737,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "81000,16000,84000,20000"
)
oxt "7000,6000,10000,10000"
)
*73 (CommentText
uid 1738,0
shape (Rectangle
uid 1739,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "81000,17000,83250,19000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 1740,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "81125,17550,83125,18450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 1735,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "81000,16000,84000,20000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 1742,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "80000,16000,85000,20000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 1743,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 1744,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82350,18200,87850,19100"
st "moduleware"
blo "82350,18900"
)
*75 (Text
uid 1745,0
va (VaSet
font "courier,8,0"
)
xt "82350,19100,84350,20000"
st "buff"
blo "82350,19800"
)
*76 (Text
uid 1746,0
va (VaSet
font "courier,8,0"
)
xt "82350,20000,83850,20900"
st "U_0"
blo "82350,20700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1747,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1748,0
text (MLText
uid 1749,0
va (VaSet
font "courier,8,0"
)
xt "77000,-2700,77000,-2700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*77 (SaComponent
uid 3360,0
optionalChildren [
*78 (CptPort
uid 3304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,23625,62000,24375"
)
tg (CPTG
uid 3306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3307,0
va (VaSet
)
xt "63000,23500,64000,24500"
st "clk"
blo "63000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
suid 1,0
)
)
)
*79 (CptPort
uid 3308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,31625,62000,32375"
)
tg (CPTG
uid 3310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3311,0
va (VaSet
)
xt "63000,31500,68700,32500"
st "data_i : (15:0)"
blo "63000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- input interface"
preAdd 0
o 1
suid 2,0
)
)
)
*80 (CptPort
uid 3312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3313,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,30625,62000,31375"
)
tg (CPTG
uid 3314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3315,0
va (VaSet
)
xt "63000,30500,66900,31500"
st "dst_rdy_o"
blo "63000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
suid 4,0
)
)
)
*81 (CptPort
uid 3316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,29625,62000,30375"
)
tg (CPTG
uid 3318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3319,0
va (VaSet
)
xt "63000,29500,64900,30500"
st "eof_i"
blo "63000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
suid 5,0
)
)
)
*82 (CptPort
uid 3320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,29625,82750,30375"
)
tg (CPTG
uid 3322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3323,0
va (VaSet
)
xt "74100,29500,81000,30500"
st "ll_data_o : (15:0)"
ju 2
blo "81000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- net client side (output) interface"
eolc "--(7 downto 0); -- Erdem"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
)
*83 (CptPort
uid 3324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3325,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,28625,82750,29375"
)
tg (CPTG
uid 3326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3327,0
va (VaSet
)
xt "76000,28500,81000,29500"
st "ll_dst_rdy_i"
ju 2
blo "81000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 11
suid 7,0
)
)
)
*84 (CptPort
uid 3328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,27625,82750,28375"
)
tg (CPTG
uid 3330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3331,0
va (VaSet
)
xt "77900,27500,81000,28500"
st "ll_eof_o"
ju 2
blo "81000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
suid 8,0
)
)
)
*85 (CptPort
uid 3332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,26625,82750,27375"
)
tg (CPTG
uid 3334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3335,0
va (VaSet
)
xt "77900,26500,81000,27500"
st "ll_sof_o"
ju 2
blo "81000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
preAdd 0
o 9
suid 9,0
)
)
)
*86 (CptPort
uid 3336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,25625,82750,26375"
)
tg (CPTG
uid 3338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3339,0
va (VaSet
)
xt "75800,25500,81000,26500"
st "ll_src_rdy_o"
ju 2
blo "81000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 12
suid 10,0
)
)
)
*87 (CptPort
uid 3340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,36625,62000,37375"
)
tg (CPTG
uid 3342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3343,0
va (VaSet
)
xt "63000,36500,70600,37500"
st "mac_dest_i : (47:0)"
blo "63000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_dest_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "--data_length_i : in  std_logic_vector (15 downto 0);  -- HSIO length field"
preAdd 0
o 6
suid 11,0
)
)
)
*88 (CptPort
uid 3344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,35625,62000,36375"
)
tg (CPTG
uid 3346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3347,0
va (VaSet
)
xt "63000,35500,71400,36500"
st "mac_source_i : (47:0)"
blo "63000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_source_i"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 7
suid 12,0
)
)
)
*89 (CptPort
uid 3348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,22625,62000,23375"
)
tg (CPTG
uid 3350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3351,0
va (VaSet
)
xt "63000,22500,64000,23500"
st "rst"
blo "63000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
suid 13,0
)
)
)
*90 (CptPort
uid 3352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,28625,62000,29375"
)
tg (CPTG
uid 3354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3355,0
va (VaSet
)
xt "63000,28500,64900,29500"
st "sof_i"
blo "63000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
suid 14,0
)
)
)
*91 (CptPort
uid 3356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,27625,62000,28375"
)
tg (CPTG
uid 3358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3359,0
va (VaSet
)
xt "63000,27500,66500,28500"
st "src_rdy_i"
blo "63000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
posAdd 0
o 5
suid 15,0
)
)
)
]
shape (Rectangle
uid 3361,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,22000,82000,39000"
)
oxt "15000,13000,35000,26000"
ttg (MlTextGroup
uid 3362,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 3363,0
va (VaSet
font "helvetica,8,1"
)
xt "67450,22000,69150,23000"
st "hsio"
blo "67450,22800"
tm "BdLibraryNameMgr"
)
*93 (Text
uid 3364,0
va (VaSet
font "helvetica,8,1"
)
xt "67450,23000,74750,24000"
st "net_tx_pktfmt16"
blo "67450,23800"
tm "CptNameMgr"
)
*94 (Text
uid 3365,0
va (VaSet
font "helvetica,8,1"
)
xt "67450,24000,71550,25000"
st "Utxpktfmt"
blo "67450,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3366,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3367,0
text (MLText
uid 3368,0
va (VaSet
)
xt "67000,18000,67000,18000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*95 (SaComponent
uid 3496,0
optionalChildren [
*96 (CptPort
uid 3444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 3446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3447,0
va (VaSet
)
xt "16000,23500,17000,24500"
st "clk"
blo "16000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*97 (CptPort
uid 3448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,31625,33750,32375"
)
tg (CPTG
uid 3450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3451,0
va (VaSet
)
xt "29400,31500,32000,32500"
st "data_o"
ju 2
blo "32000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "slv16"
o 8
suid 3,0
)
)
)
*98 (CptPort
uid 3452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3453,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,30625,33750,31375"
)
tg (CPTG
uid 3454,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3455,0
va (VaSet
)
xt "28400,30500,32000,31500"
st "dst_rdy_i"
ju 2
blo "32000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 2
suid 4,0
)
)
)
*99 (CptPort
uid 3456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,29625,33750,30375"
)
tg (CPTG
uid 3458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3459,0
va (VaSet
)
xt "29800,29500,32000,30500"
st "eof_o"
ju 2
blo "32000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 9
suid 5,0
)
)
)
*100 (CptPort
uid 3460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 3462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3463,0
va (VaSet
)
xt "16000,24500,17000,25500"
st "rst"
blo "16000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 6,0
)
)
)
*101 (CptPort
uid 3464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 3466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3467,0
va (VaSet
)
xt "16000,31500,22600,32500"
st "s_data_i : (63:0)"
blo "16000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "s_data_i"
t "slv16_array"
b "(63 DOWNTO 0)"
o 4
suid 7,0
)
)
)
*102 (CptPort
uid 3468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3469,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 3470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3471,0
va (VaSet
)
xt "16000,30500,24200,31500"
st "s_dst_rdy_o : (63:0)"
blo "16000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "s_dst_rdy_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 10
suid 9,0
)
)
)
*103 (CptPort
uid 3472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 3474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3475,0
va (VaSet
)
xt "16000,28500,22200,29500"
st "s_eof_i : (63:0)"
blo "16000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "s_eof_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 5
suid 10,0
)
)
)
*104 (CptPort
uid 3476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 3478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3479,0
va (VaSet
)
xt "16000,29500,22200,30500"
st "s_sof_i : (63:0)"
blo "16000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "s_sof_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 6
suid 11,0
)
)
)
*105 (CptPort
uid 3480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 3482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3483,0
va (VaSet
)
xt "16000,27500,23800,28500"
st "s_src_rdy_i : (63:0)"
blo "16000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "s_src_rdy_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 7
suid 12,0
)
)
)
*106 (CptPort
uid 3484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,35625,33750,36375"
)
tg (CPTG
uid 3486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3487,0
va (VaSet
)
xt "23600,35500,32000,36500"
st "selected_str_o : (5:0)"
ju 2
blo "32000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "selected_str_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*107 (CptPort
uid 3488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,28625,33750,29375"
)
tg (CPTG
uid 3490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3491,0
va (VaSet
)
xt "29800,28500,32000,29500"
st "sof_o"
ju 2
blo "32000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 12
suid 14,0
)
)
)
*108 (CptPort
uid 3492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,27625,33750,28375"
)
tg (CPTG
uid 3494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3495,0
va (VaSet
)
xt "28200,27500,32000,28500"
st "src_rdy_o"
ju 2
blo "32000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 13
suid 15,0
)
)
)
]
shape (Rectangle
uid 3497,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,23000,33000,37000"
)
oxt "1000,14000,19000,28000"
ttg (MlTextGroup
uid 3498,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 3499,0
va (VaSet
font "helvetica,8,1"
)
xt "23950,23000,27150,24000"
st "locallink"
blo "23950,23800"
tm "BdLibraryNameMgr"
)
*110 (Text
uid 3500,0
va (VaSet
font "helvetica,8,1"
)
xt "23950,24000,30050,25000"
st "ll_syncmux64"
blo "23950,24800"
tm "CptNameMgr"
)
*111 (Text
uid 3501,0
va (VaSet
font "helvetica,8,1"
)
xt "23950,25000,25850,26000"
st "Udut"
blo "23950,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3502,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3503,0
text (MLText
uid 3504,0
va (VaSet
)
xt "-105000,60000,-105000,60000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archType 1
archFileType "UNKNOWN"
)
*112 (SaComponent
uid 3691,0
optionalChildren [
*113 (CptPort
uid 3655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,23625,-16250,24375"
)
tg (CPTG
uid 3657,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3658,0
va (VaSet
)
xt "-20000,23500,-18000,24500"
st "clk_o"
ju 2
blo "-18000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_o"
t "std_logic"
o 8
suid 1,0
)
)
)
*114 (CptPort
uid 3659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,24625,-16250,25375"
)
tg (CPTG
uid 3661,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3662,0
va (VaSet
)
xt "-20000,24500,-18000,25500"
st "rst_o"
ju 2
blo "-18000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 9
suid 2,0
)
)
)
*115 (CptPort
uid 3663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3664,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,30625,-16250,31375"
)
tg (CPTG
uid 3665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3666,0
va (VaSet
)
xt "-20900,30500,-18000,31500"
st "dst_rdy"
ju 2
blo "-18000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy"
t "std_logic"
o 3
suid 11,0
)
)
)
*116 (CptPort
uid 3667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3668,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,29625,-16250,30375"
)
tg (CPTG
uid 3669,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3670,0
va (VaSet
)
xt "-19200,29500,-18000,30500"
st "eof"
ju 2
blo "-18000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof"
t "std_logic"
prec "-- data_len : out slv16;"
preAdd 0
o 5
suid 12,0
)
)
)
*117 (CptPort
uid 3671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,28625,-16250,29375"
)
tg (CPTG
uid 3673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3674,0
va (VaSet
)
xt "-19200,28500,-18000,29500"
st "sof"
ju 2
blo "-18000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof"
t "std_logic"
o 6
suid 13,0
)
)
)
*118 (CptPort
uid 3675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,27625,-16250,28375"
)
tg (CPTG
uid 3677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3678,0
va (VaSet
)
xt "-20800,27500,-18000,28500"
st "src_rdy"
ju 2
blo "-18000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy"
t "std_logic"
o 7
suid 14,0
)
)
)
*119 (CptPort
uid 3679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,31625,-16250,32375"
)
tg (CPTG
uid 3681,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3682,0
va (VaSet
)
xt "-20600,31500,-18000,32500"
st "data_o"
ju 2
blo "-18000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "slv16"
o 4
suid 15,0
)
)
)
*120 (CptPort
uid 3683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,32625,-16250,33375"
)
tg (CPTG
uid 3685,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3686,0
va (VaSet
)
xt "-22100,32500,-18000,33500"
st "mac_dst_o"
ju 2
blo "-18000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mac_dst_o"
t "slv48"
o 2
suid 16,0
)
)
)
*121 (CptPort
uid 3687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,33625,-16250,34375"
)
tg (CPTG
uid 3689,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3690,0
va (VaSet
)
xt "-22000,33500,-18000,34500"
st "mac_src_o"
ju 2
blo "-18000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mac_src_o"
t "slv48"
o 1
suid 17,0
)
)
)
]
shape (Rectangle
uid 3692,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-30000,23000,-17000,35000"
)
oxt "15000,18000,28000,30000"
ttg (MlTextGroup
uid 3693,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 3694,0
va (VaSet
font "helvetica,8,1"
)
xt "-28400,24000,-25200,25000"
st "locallink"
blo "-28400,24800"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 3695,0
va (VaSet
font "helvetica,8,1"
)
xt "-28400,25000,-19900,26000"
st "ll_tx_pktgen_tester"
blo "-28400,25800"
tm "CptNameMgr"
)
*124 (Text
uid 3696,0
va (VaSet
font "helvetica,8,1"
)
xt "-28400,26000,-25700,27000"
st "Utst_s"
blo "-28400,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3697,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3698,0
text (MLText
uid 3699,0
va (VaSet
)
xt "-30000,11000,-16000,13000"
st "CHAN_ID        = i    ( integer )  
CHAN_ID_OFFSET = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "CHAN_ID"
type "integer"
value "i"
)
(GiElement
name "CHAN_ID_OFFSET"
type "integer"
value "0"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*125 (Wire
uid 557,0
shape (OrthoPolyLine
uid 558,0
va (VaSet
vasetType 3
)
xt "-16250,24000,14250,24000"
pts [
"-16250,24000"
"14250,24000"
]
)
start &113
end &96
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 562,0
va (VaSet
)
xt "3000,23000,4000,24000"
st "clk"
blo "3000,23800"
tm "WireNameMgr"
)
)
on &1
)
*126 (Wire
uid 593,0
shape (OrthoPolyLine
uid 594,0
va (VaSet
vasetType 3
)
xt "-16250,25000,14250,25000"
pts [
"-16250,25000"
"14250,25000"
]
)
start &114
end &100
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 598,0
va (VaSet
)
xt "3000,24000,4000,25000"
st "rst"
blo "3000,24800"
tm "WireNameMgr"
)
)
on &2
)
*127 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,32000,14250,32000"
pts [
"2000,32000"
"14250,32000"
]
)
end &101
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 612,0
va (VaSet
)
xt "3000,31000,8900,32000"
st "s_data : (63:0)"
blo "3000,31800"
tm "WireNameMgr"
)
)
on &14
)
*128 (Wire
uid 613,0
shape (OrthoPolyLine
uid 614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,33000,13000,33000"
pts [
"2000,33000"
"13000,33000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
)
xt "3000,32000,10500,33000"
st "s_data_len : (63:0)"
blo "3000,32800"
tm "WireNameMgr"
)
)
on &15
)
*129 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,30000,14250,30000"
pts [
"2000,30000"
"14250,30000"
]
)
end &104
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 628,0
va (VaSet
)
xt "3000,29000,8500,30000"
st "s_sof : (63:0)"
blo "3000,29800"
tm "WireNameMgr"
)
)
on &16
)
*130 (Wire
uid 629,0
shape (OrthoPolyLine
uid 630,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,29000,14250,29000"
pts [
"2000,29000"
"14250,29000"
]
)
end &103
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
)
xt "3000,28000,8500,29000"
st "s_eof : (63:0)"
blo "3000,28800"
tm "WireNameMgr"
)
)
on &18
)
*131 (Wire
uid 637,0
shape (OrthoPolyLine
uid 638,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,28000,14250,28000"
pts [
"2000,28000"
"14250,28000"
]
)
end &105
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 644,0
va (VaSet
)
xt "3000,27000,10100,28000"
st "s_src_rdy : (63:0)"
blo "3000,27800"
tm "WireNameMgr"
)
)
on &17
)
*132 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,31000,14250,31000"
pts [
"14250,31000"
"2000,31000"
]
)
start &102
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "3000,30000,10200,31000"
st "s_dst_rdy : (63:0)"
blo "3000,30800"
tm "WireNameMgr"
)
)
on &19
)
*133 (Wire
uid 891,0
shape (OrthoPolyLine
uid 892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-16250,31000,-6000,31000"
pts [
"-6000,31000"
"-16250,31000"
]
)
end &115
sat 16
eat 32
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 898,0
va (VaSet
)
xt "-15000,30000,-7000,31000"
st "s_dst_rdy(i) : (63:0)"
blo "-15000,30800"
tm "WireNameMgr"
)
)
on &19
)
*134 (Wire
uid 899,0
shape (OrthoPolyLine
uid 900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-15000,33000,-6000,33000"
pts [
"-15000,33000"
"-6000,33000"
]
)
sat 16
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 906,0
va (VaSet
)
xt "-15000,32000,-6700,33000"
st "s_data_len(i) : (63:0)"
blo "-15000,32800"
tm "WireNameMgr"
)
)
on &15
)
*135 (Wire
uid 907,0
shape (OrthoPolyLine
uid 908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-16250,30000,-6000,30000"
pts [
"-16250,30000"
"-6000,30000"
]
)
start &116
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 914,0
va (VaSet
)
xt "-15000,29000,-8700,30000"
st "s_eof(i) : (63:0)"
blo "-15000,29800"
tm "WireNameMgr"
)
)
on &18
)
*136 (Wire
uid 915,0
shape (OrthoPolyLine
uid 916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-16250,28000,-6000,28000"
pts [
"-16250,28000"
"-6000,28000"
]
)
start &118
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
)
xt "-15000,27000,-7100,28000"
st "s_src_rdy(i) : (63:0)"
blo "-15000,27800"
tm "WireNameMgr"
)
)
on &17
)
*137 (Wire
uid 923,0
shape (OrthoPolyLine
uid 924,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-16250,29000,-6000,29000"
pts [
"-16250,29000"
"-6000,29000"
]
)
start &117
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 930,0
va (VaSet
)
xt "-15000,28000,-8700,29000"
st "s_sof(i) : (63:0)"
blo "-15000,28800"
tm "WireNameMgr"
)
)
on &16
)
*138 (Wire
uid 931,0
shape (OrthoPolyLine
uid 932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-15000,32000,-6000,32000"
pts [
"-15000,32000"
"-6000,32000"
]
)
sat 16
eat 16
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 938,0
va (VaSet
)
xt "-14000,31000,-7300,32000"
st "s_data(i) : (63:0)"
blo "-14000,31800"
tm "WireNameMgr"
)
)
on &14
)
*139 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
)
xt "24750,65000,28000,65000"
pts [
"24750,65000"
"28000,65000"
]
)
start &24
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 963,0
va (VaSet
)
xt "26000,64000,26700,65000"
st "hi"
blo "26000,64800"
tm "WireNameMgr"
)
)
on &29
)
*140 (Wire
uid 966,0
shape (OrthoPolyLine
uid 967,0
va (VaSet
vasetType 3
)
xt "24750,66000,28000,66000"
pts [
"24750,66000"
"28000,66000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 971,0
va (VaSet
)
xt "26000,65000,26700,66000"
st "lo"
blo "26000,65800"
tm "WireNameMgr"
)
)
on &30
)
*141 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
)
xt "67000,11000,71000,11000"
pts [
"67000,11000"
"71000,11000"
]
)
end &36
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
)
xt "68000,10000,69000,11000"
st "clk"
blo "68000,10800"
tm "WireNameMgr"
)
)
on &1
)
*142 (Wire
uid 1300,0
shape (OrthoPolyLine
uid 1301,0
va (VaSet
vasetType 3
)
xt "75000,4000,75000,8000"
pts [
"75000,4000"
"75000,8000"
]
)
end &34
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1305,0
ro 270
va (VaSet
)
xt "74000,6000,75000,7000"
st "rst"
blo "74800,7000"
tm "WireNameMgr"
)
)
on &2
)
*143 (Wire
uid 1391,0
shape (OrthoPolyLine
uid 1392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33750,32000,61250,32000"
pts [
"33750,32000"
"61250,32000"
]
)
start &97
end &79
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1396,0
va (VaSet
)
xt "35000,31000,42000,32000"
st "mux_data : (15:0)"
blo "35000,31800"
tm "WireNameMgr"
)
)
on &50
)
*144 (Wire
uid 1397,0
shape (OrthoPolyLine
uid 1398,0
va (VaSet
vasetType 3
)
xt "33750,29000,61250,29000"
pts [
"33750,29000"
"61250,29000"
]
)
start &107
end &90
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1402,0
va (VaSet
)
xt "35000,28000,38200,29000"
st "mux_sof"
blo "35000,28800"
tm "WireNameMgr"
)
)
on &51
)
*145 (Wire
uid 1403,0
shape (OrthoPolyLine
uid 1404,0
va (VaSet
vasetType 3
)
xt "33750,30000,61250,30000"
pts [
"33750,30000"
"61250,30000"
]
)
start &99
end &81
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1408,0
va (VaSet
)
xt "35000,29000,38200,30000"
st "mux_eof"
blo "35000,29800"
tm "WireNameMgr"
)
)
on &52
)
*146 (Wire
uid 1409,0
shape (OrthoPolyLine
uid 1410,0
va (VaSet
vasetType 3
)
xt "33750,28000,61250,28000"
pts [
"33750,28000"
"61250,28000"
]
)
start &108
end &91
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1414,0
va (VaSet
)
xt "35000,27000,40300,28000"
st "mux_src_rdy"
blo "35000,27800"
tm "WireNameMgr"
)
)
on &53
)
*147 (Wire
uid 1415,0
shape (OrthoPolyLine
uid 1416,0
va (VaSet
vasetType 3
)
xt "33750,31000,61250,31000"
pts [
"61250,31000"
"33750,31000"
]
)
start &80
end &98
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1420,0
va (VaSet
)
xt "35000,30000,40400,31000"
st "mux_dst_rdy"
blo "35000,30800"
tm "WireNameMgr"
)
)
on &54
)
*148 (Wire
uid 1427,0
shape (OrthoPolyLine
uid 1428,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82750,30000,92000,30000"
pts [
"82750,30000"
"92000,30000"
]
)
start &82
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1432,0
va (VaSet
)
xt "84000,29000,89900,30000"
st "ll_data : (15:0)"
blo "84000,29800"
tm "WireNameMgr"
)
)
on &55
)
*149 (Wire
uid 1433,0
shape (OrthoPolyLine
uid 1434,0
va (VaSet
vasetType 3
)
xt "82750,27000,92000,27000"
pts [
"82750,27000"
"92000,27000"
]
)
start &85
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1438,0
va (VaSet
)
xt "84000,26000,86100,27000"
st "ll_sof"
blo "84000,26800"
tm "WireNameMgr"
)
)
on &56
)
*150 (Wire
uid 1439,0
shape (OrthoPolyLine
uid 1440,0
va (VaSet
vasetType 3
)
xt "82750,28000,92000,28000"
pts [
"82750,28000"
"92000,28000"
]
)
start &84
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1444,0
va (VaSet
)
xt "84000,27000,86100,28000"
st "ll_eof"
blo "84000,27800"
tm "WireNameMgr"
)
)
on &57
)
*151 (Wire
uid 1445,0
shape (OrthoPolyLine
uid 1446,0
va (VaSet
vasetType 3
)
xt "82750,26000,92000,26000"
pts [
"82750,26000"
"92000,26000"
]
)
start &86
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1450,0
va (VaSet
)
xt "84000,25000,88200,26000"
st "ll_src_rdy"
blo "84000,25800"
tm "WireNameMgr"
)
)
on &58
)
*152 (Wire
uid 1451,0
shape (OrthoPolyLine
uid 1452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,36000,61250,36000"
pts [
"50000,36000"
"61250,36000"
]
)
start &62
end &88
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1456,0
va (VaSet
)
xt "51000,35000,57400,36000"
st "mac_src : (47:0)"
blo "51000,35800"
tm "WireNameMgr"
)
)
on &59
)
*153 (Wire
uid 1457,0
shape (OrthoPolyLine
uid 1458,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,37000,61250,37000"
pts [
"50000,37000"
"61250,37000"
]
)
start &62
end &87
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1462,0
va (VaSet
)
xt "51000,36000,54100,37000"
st "mac_dst"
blo "51000,36800"
tm "WireNameMgr"
)
)
on &60
)
*154 (Wire
uid 1463,0
shape (OrthoPolyLine
uid 1464,0
va (VaSet
vasetType 3
)
xt "58000,24000,61250,24000"
pts [
"58000,24000"
"61250,24000"
]
)
end &78
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1468,0
va (VaSet
)
xt "59000,23000,60000,24000"
st "clk"
blo "59000,23800"
tm "WireNameMgr"
)
)
on &1
)
*155 (Wire
uid 1469,0
shape (OrthoPolyLine
uid 1470,0
va (VaSet
vasetType 3
)
xt "58000,23000,61250,23000"
pts [
"58000,23000"
"61250,23000"
]
)
end &89
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1474,0
va (VaSet
)
xt "59000,22000,60000,23000"
st "rst"
blo "59000,22800"
tm "WireNameMgr"
)
)
on &2
)
*156 (Wire
uid 1529,0
shape (OrthoPolyLine
uid 1530,0
va (VaSet
vasetType 3
)
xt "82750,12000,97000,29000"
pts [
"85000,18000"
"97000,12000"
"97000,29000"
"82750,29000"
]
)
start &69
end &83
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
va (VaSet
)
xt "84000,28000,88300,29000"
st "ll_dst_rdy"
blo "84000,28800"
tm "WireNameMgr"
)
)
on &61
)
*157 (Wire
uid 1718,0
shape (OrthoPolyLine
uid 1719,0
va (VaSet
vasetType 3
)
xt "77000,18000,80000,18000"
pts [
"80000,18000"
"77000,18000"
]
)
start &67
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1723,0
va (VaSet
)
xt "78000,17000,78700,18000"
st "hi"
blo "78000,17800"
tm "WireNameMgr"
)
)
on &29
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *158 (PackageList
uid 369,0
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 370,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*160 (MLText
uid 371,0
va (VaSet
isHidden 1
)
xt "0,900,12900,8900"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;
library hsio;
use hsio.pkg_hsio_globals.ALL;
library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 372,0
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 373,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*162 (Text
uid 374,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*163 (MLText
uid 375,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*164 (Text
uid 376,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*165 (MLText
uid 377,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*166 (Text
uid 378,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*167 (MLText
uid 379,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,4,1436,887"
viewArea "-35100,1500,68345,59895"
cachedDiagramExtent "-33000,0,97000,68700"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-2000,0"
lastUid 3778,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*169 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*170 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*172 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*173 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*175 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*176 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*178 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*179 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*181 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*182 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*184 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*186 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*188 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,1800,26500,2800"
st "Declarations"
blo "21000,2600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,2800,23400,3800"
st "Ports:"
blo "21000,3600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,2800,24700,3800"
st "Pre User:"
blo "21000,3600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "23000,3800,38600,5000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,2800,28200,3800"
st "Diagram Signals:"
blo "21000,3600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,1800,25700,2800"
st "Post User:"
blo "21000,2600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "21000,1800,21000,1800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 53,0
usingSuid 1
emptyRow *189 (LEmptyRow
)
uid 382,0
optionalChildren [
*190 (RefLabelRowHdr
)
*191 (TitleRowHdr
)
*192 (FilterRowHdr
)
*193 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*194 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*195 (GroupColHdr
tm "GroupColHdrMgr"
)
*196 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*197 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*198 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*199 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*200 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*201 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 1
suid 7,0
)
)
uid 353,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 16
suid 13,0
)
)
uid 365,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_data"
t "slv16_array"
b "(63 DOWNTO 0)"
o 17
suid 15,0
)
)
uid 719,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_data_len"
t "slv16_array"
b "(63 DOWNTO 0)"
o 18
suid 16,0
)
)
uid 721,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_sof"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 21
suid 17,0
)
)
uid 723,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_src_rdy"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 22
suid 18,0
)
)
uid 725,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_eof"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 20
suid 19,0
)
)
uid 727,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s_dst_rdy"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 19
suid 20,0
)
)
uid 729,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 21,0
)
)
uid 980,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 22,0
)
)
uid 982,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mux_data"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 29,0
)
)
uid 1550,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mux_sof"
t "std_logic"
o 14
suid 30,0
)
)
uid 1552,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mux_eof"
t "std_logic"
o 13
suid 31,0
)
)
uid 1554,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mux_src_rdy"
t "std_logic"
o 15
suid 32,0
)
)
uid 1556,0
)
*216 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "mux_dst_rdy"
t "std_logic"
o 12
suid 33,0
)
)
uid 1558,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_data"
t "std_logic_vector"
b "(15 downto 0)"
o 3
suid 35,0
)
)
uid 1562,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_sof"
t "std_logic"
o 6
suid 36,0
)
)
uid 1564,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_eof"
t "std_logic"
o 5
suid 37,0
)
)
uid 1566,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_src_rdy"
t "std_logic"
o 7
suid 38,0
)
)
uid 1568,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mac_src"
t "std_logic_vector"
b "(47 downto 0)"
o 10
suid 39,0
)
)
uid 1570,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mac_dst"
t "std_logic_vector"
b "(47 downto 0)"
o 9
suid 40,0
)
)
uid 1572,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_dst_rdy"
t "std_logic"
o 4
suid 42,0
)
)
uid 1574,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 395,0
optionalChildren [
*224 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *225 (MRCItem
litem &189
pos 22
dimension 20
)
uid 397,0
optionalChildren [
*226 (MRCItem
litem &190
pos 0
dimension 20
uid 398,0
)
*227 (MRCItem
litem &191
pos 1
dimension 23
uid 399,0
)
*228 (MRCItem
litem &192
pos 2
hidden 1
dimension 20
uid 400,0
)
*229 (MRCItem
litem &202
pos 0
dimension 20
uid 354,0
)
*230 (MRCItem
litem &203
pos 1
dimension 20
uid 366,0
)
*231 (MRCItem
litem &204
pos 2
dimension 20
uid 720,0
)
*232 (MRCItem
litem &205
pos 3
dimension 20
uid 722,0
)
*233 (MRCItem
litem &206
pos 4
dimension 20
uid 724,0
)
*234 (MRCItem
litem &207
pos 5
dimension 20
uid 726,0
)
*235 (MRCItem
litem &208
pos 6
dimension 20
uid 728,0
)
*236 (MRCItem
litem &209
pos 7
dimension 20
uid 730,0
)
*237 (MRCItem
litem &210
pos 8
dimension 20
uid 981,0
)
*238 (MRCItem
litem &211
pos 9
dimension 20
uid 983,0
)
*239 (MRCItem
litem &212
pos 10
dimension 20
uid 1551,0
)
*240 (MRCItem
litem &213
pos 11
dimension 20
uid 1553,0
)
*241 (MRCItem
litem &214
pos 12
dimension 20
uid 1555,0
)
*242 (MRCItem
litem &215
pos 13
dimension 20
uid 1557,0
)
*243 (MRCItem
litem &216
pos 14
dimension 20
uid 1559,0
)
*244 (MRCItem
litem &217
pos 15
dimension 20
uid 1563,0
)
*245 (MRCItem
litem &218
pos 16
dimension 20
uid 1565,0
)
*246 (MRCItem
litem &219
pos 17
dimension 20
uid 1567,0
)
*247 (MRCItem
litem &220
pos 18
dimension 20
uid 1569,0
)
*248 (MRCItem
litem &221
pos 19
dimension 20
uid 1571,0
)
*249 (MRCItem
litem &222
pos 20
dimension 20
uid 1573,0
)
*250 (MRCItem
litem &223
pos 21
dimension 20
uid 1575,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 401,0
optionalChildren [
*251 (MRCItem
litem &193
pos 0
dimension 20
uid 402,0
)
*252 (MRCItem
litem &195
pos 1
dimension 50
uid 403,0
)
*253 (MRCItem
litem &196
pos 2
dimension 100
uid 404,0
)
*254 (MRCItem
litem &197
pos 3
dimension 50
uid 405,0
)
*255 (MRCItem
litem &198
pos 4
dimension 100
uid 406,0
)
*256 (MRCItem
litem &199
pos 5
dimension 100
uid 407,0
)
*257 (MRCItem
litem &200
pos 6
dimension 50
uid 408,0
)
*258 (MRCItem
litem &201
pos 7
dimension 80
uid 409,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 396,0
vaOverrides [
]
)
]
)
uid 381,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *259 (LEmptyRow
)
uid 411,0
optionalChildren [
*260 (RefLabelRowHdr
)
*261 (TitleRowHdr
)
*262 (FilterRowHdr
)
*263 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*264 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*265 (GroupColHdr
tm "GroupColHdrMgr"
)
*266 (NameColHdr
tm "GenericNameColHdrMgr"
)
*267 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*268 (InitColHdr
tm "GenericValueColHdrMgr"
)
*269 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*270 (EolColHdr
tm "GenericEolColHdrMgr"
)
*271 (LogGeneric
generic (GiElement
name "NLEVELS"
type "integer"
value "4"
e "-- doesn't all work, must be 4"
)
uid 9,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 423,0
optionalChildren [
*272 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *273 (MRCItem
litem &259
pos 1
dimension 20
)
uid 425,0
optionalChildren [
*274 (MRCItem
litem &260
pos 0
dimension 20
uid 426,0
)
*275 (MRCItem
litem &261
pos 1
dimension 23
uid 427,0
)
*276 (MRCItem
litem &262
pos 2
hidden 1
dimension 20
uid 428,0
)
*277 (MRCItem
litem &271
pos 0
dimension 20
uid 10,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 429,0
optionalChildren [
*278 (MRCItem
litem &263
pos 0
dimension 20
uid 430,0
)
*279 (MRCItem
litem &265
pos 1
dimension 50
uid 431,0
)
*280 (MRCItem
litem &266
pos 2
dimension 100
uid 432,0
)
*281 (MRCItem
litem &267
pos 3
dimension 100
uid 433,0
)
*282 (MRCItem
litem &268
pos 4
dimension 50
uid 434,0
)
*283 (MRCItem
litem &269
pos 5
dimension 50
uid 435,0
)
*284 (MRCItem
litem &270
pos 6
dimension 80
uid 436,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 424,0
vaOverrides [
]
)
]
)
uid 410,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
