Synopsys Altera Technology Mapper, Version maprc, Build 1512R, Built Mar 13 2013 22:04:50
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

@W: FA279 |Inconsistent Quartus device library version: Verilog/VHDL compiled using quartus_II101 device library, but clearbox version is quartus_II121.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)

@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.13.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.3.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.6.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.9.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.12.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.10.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.0.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.5.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.8.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.11.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.1.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.4.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.7.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.2.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.14.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.15.b.c.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.13.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.3.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.6.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.9.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.12.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.10.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.0.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.5.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.8.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.11.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.1.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.4.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.7.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.2.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.14.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance allumage_hybride.a.15.b.c.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_CONFIG.a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.22.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":814:2:814:31|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ir_5_bits.vhd":54:6:54:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.scan_out

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_ETAT_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.ff1
@W: BN132 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.scan_out
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sc_tck
            clockIR
            clockDR
            temperature
            switchover
            tempclk4M
            clock40mhz_fpga
            clock40mhz_xtal
            ladder_fpga_clock80MHz
            updateIR
            updateDR

@N: FA239 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1820:4:1820:7|ROM proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1 mapped in logic.
@N: FA239 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1820:4:1820:7|ROM proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1 mapped in logic.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)

@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1453:3:1453:4|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst cnt_rclk[3:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2029:2:2029:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_rclk_echelle[13:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1453:3:1453:4|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst cnt_readout[9:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2149:2:2149:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst level_shifter_dac_load_indice[3:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2114:2:2114:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst tokenin_pulse_duration[3:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1946:2:1946:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_test[11:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1937:2:1937:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_hold[11:0]
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1888:2:1888:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_mux_status_count_integer[2:0]
Encoding state machine state_readout[0:5] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0000100 -> 000100
   0001000 -> 001000
   0010000 -> 010000
   1000000 -> 100000
Encoding state machine ladder_fpga_level_shifter_dac_state[0:6] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO195 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2149:2:2149:3|Building reset logic for illegal states.  
Encoding state machine ladder_fpga_event_controller_state[0:5] (view:work.ladder_fpga(ladder_fpga_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO195 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1389:2:1389:3|Building reset logic for illegal states.  
Encoding state machine etat_present[0:15] (view:work.tap_control(a))
original code -> new code
   0000000000000001 -> 0000000000000001
   0000000000000010 -> 0000000000000010
   0000000000000100 -> 0000000000000100
   0000000000001000 -> 0000000000001000
   0000000000010000 -> 0000000000010000
   0000000000100000 -> 0000000000100000
   0000000001000000 -> 0000000001000000
   0000000010000000 -> 0000000010000000
   0000000100000000 -> 0000000100000000
   0000001000000000 -> 0000001000000000
   0000010000000000 -> 0000010000000000
   0000100000000000 -> 0000100000000000
   0001000000000000 -> 0001000000000000
   0010000000000000 -> 0010000000000000
   0100000000000000 -> 0100000000000000
   1000000000000000 -> 1000000000000000
@N:"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mesure_temperature.vhd":53:6:53:7|Found counter in view:work.mesure_temperature(structurel) inst cnt[21:0]
Encoding state machine state[0:12] (view:work.mesure_temperature(structurel))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 125MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 125MB)

@N: MO106 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":1820:4:1820:7|Found ROM, 'proc_ladder_fpga_rclk_echelle\.ladder_fpga_rclk_echelle_1', 12 words by 1 bits 
Auto Dissolve of COMP_ladder_fpga_SC_MUX_TDO (inst of view:work.mux_tdo(behavioral))

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 125MB peak: 130MB)

@N: MF578 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":2140:4:2140:37|Incompatible asynchronous control logic preventing generated clock conversion of proc_ladder_fpga_level_shifter_dac_val\.level_shifter_dac_b[2] (view:work.ladder_fpga(ladder_fpga_arch)).
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.0\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_0 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.1\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_1 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.2\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_2 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.3\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_3 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.4\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_4 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.5\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_5 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.6\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_6 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.7\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_7 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.8\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_8 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.9\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_9 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.10\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_10 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.11\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_11 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.12\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_12 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.13\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_13 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.14\.d\.e.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_14 of view:ALTERA_APEX.S_DFF_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\dr_cell_avec_pulse.vhd":57:4:57:5|Removing sequential instance allumage_hybride.a\.15\.b\.c.ff2 of view:ALTERA_APEX.S_DFFE_N(PRIM) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 125MB peak: 130MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 126MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 126MB peak: 130MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 125MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 126MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 126MB peak: 130MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 126MB peak: 130MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 144MB peak: 150MB)

@N: MF321 |19 registers to be packed into RAMs/DSPs blocks 
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[3]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[4]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[10]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[11]
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_0
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_1
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_2
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_3
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_4
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_5
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_6
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_7
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_8
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_9
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_10
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_11
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_12
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_13
		COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_14

New registers created by packing :
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret_0
		allumage_hybride.a\.0\.d\.e.sc_updateDR_0x09_ret
		allumage_hybride.a\.1\.d\.e.sc_updateDR_0x09_0_ret
		allumage_hybride.a\.2\.d\.e.sc_updateDR_0x09_1_ret
		allumage_hybride.a\.3\.d\.e.sc_updateDR_0x09_2_ret
		allumage_hybride.a\.4\.d\.e.sc_updateDR_0x09_3_ret
		allumage_hybride.a\.5\.d\.e.sc_updateDR_0x09_4_ret
		allumage_hybride.a\.6\.d\.e.sc_updateDR_0x09_5_ret
		allumage_hybride.a\.7\.d\.e.sc_updateDR_0x09_6_ret
		allumage_hybride.a\.8\.d\.e.sc_updateDR_0x09_7_ret
		allumage_hybride.a\.9\.d\.e.sc_updateDR_0x09_8_ret
		allumage_hybride.a\.10\.d\.e.sc_updateDR_0x09_9_ret
		allumage_hybride.a\.11\.d\.e.sc_updateDR_0x09_10_ret
		allumage_hybride.a\.12\.d\.e.sc_updateDR_0x09_11_ret
		allumage_hybride.a\.13\.d\.e.sc_updateDR_0x09_12_ret
		allumage_hybride.a\.14\.d\.e.sc_updateDR_0x09_13_ret
		allumage_hybride.a\.15\.b\.c.sc_updateDR_0x09_14_ret

@N: MF322 |Retiming summary: 19 registers retimed to 18 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 19 registers retimed to 18

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 145MB peak: 150MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 148MB peak: 151MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

6 non-gated/non-generated clock tree(s) driving 961 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
606 @K:conv_instances converted, 20 sequential instances remain driven by gated/generated clocks

========================================================================= Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                                     Drive Element Type                             Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0002       ladder_fpga_sc_tck_in                                               cycloneiii_io_ibuf                             666        COMP_ladder_fpga_SC_BYPASS_REG.ff1
@K:CKID0003       holdin_echelle_in                                                   cycloneiii_io_ibuf                             12         ladder_fpga_nbr_hold[10]          
@K:CKID0004       testin_echelle_in                                                   cycloneiii_io_ibuf                             12         ladder_fpga_nbr_test[10]          
@K:CKID0005       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     121        ladder_fpga_nbr_rclk_echelle[10]  
@K:CKID0006       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     102        level_shifter_dac_sck_en          
@K:CKID0007       comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     48         ladder_fpga_fifo21_empty_pipe     
==================================================================================================================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                                   Explanation                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out     dffeas                 20         proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[2]     Asynchronous set/reset mismatch prevents generated clock conversion
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Writing Analyst data base C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 148MB peak: 151MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 149MB peak: 151MB)

@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 151MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 148MB peak: 151MB)

@W: MT246 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.vhd":699:2:699:25|Blackbox cycloneiii_crcblock_1s_cycloneiii_crcblock is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_fifo21x32_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT534 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":17:0:17:0|command define_clock cannot be applied to instance comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component with more than one output 
@W: MT403 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output
Found clock clock40mhz_fpga with period 25.00ns 
Found clock clock40mhz_xtal with period 25.00ns 
@W: MT420 |Found inferred clock ladder_fpga|testin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:testin_echelle"

@W: MT420 |Found inferred clock ladder_fpga|holdin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:holdin_echelle"

Found clock sc_tck with period 100.00ns 
Found clock temperature with period 100.00ns 
Found clock ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock with period 100.00ns 
Found clock updateIR with period 100.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad0_derived_clock with period 25.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock with period 250.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock with period 25.00ns 
Port adc_cs_n[7:0] - has output constraint of 0.00ns w.r.t. clock ladder_fpga_clock80MHz:f 
Port data_serial[15:0] - has input  constraint of 0.00ns w.r.t. clock ladder_fpga_clock80MHz:f 
@N: MT535 |Writing timing correlation to file C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_ctd.txt 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 29 07:11:24 2014
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\pin_assign.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: 3.209

                                                                                        Requested     Estimated      Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency      Period        Period        Slack       Type                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA             25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_4 
clockDR                                                                                 10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
clockIR                                                                                 10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
ladder_fpga_clock80MHz                                                                  80.0 MHz      NA             12.500        NA            NA          declared                           default_clkgroup_2 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      441.3 MHz      100.000       2.266         NA          derived (from sc_tck)              default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      161.9 MHz      25.000        6.176         11.427      derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      164.4 MHz      12.500        6.082         3.209       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       34.7 MHz       250.000       28.796        11.060      derived (from clock40mhz_fpga)     default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      148.0 MHz      100.000       6.756         46.622      declared                           default_clkgroup_0 
switchover                                                                              40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_2 
tempclk4M                                                                               4.0 MHz       NA             250.000       NA            NA          declared                           default_clkgroup_1 
temperature                                                                             10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_1 
updateDR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
updateIR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       3968.3 MHz     1000.000      0.252         999.748     system                             system_clkgroup    
===================================================================================================================================================================================================================
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":14:0:14:0|Source for clock clockIR not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":15:0:15:0|Source for clock clockDR not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":17:0:17:0|Source for clock switchover not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":18:0:18:0|Source for clock tempclk4M not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":21:0:21:0|Source for clock ladder_fpga_clock80MHz not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":23:0:23:0|Source for clock updateDR not found in netlist





Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise     |    fall  to  fall    |    rise  to  fall     |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack    |  constraint  slack   |  constraint  slack    |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               System                                                                               |  1000.000    999.748  |  No paths    -       |  No paths    -        |  No paths    -     
System                                                                               sc_tck                                                                               |  100.000     100.297  |  No paths    -       |  No paths    -        |  No paths    -     
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  25.000      25.206   |  No paths    -       |  25.000      24.293   |  No paths    -     
sc_tck                                                                               System                                                                               |  No paths    -        |  No paths    -       |  No paths    -        |  100.000     99.009
sc_tck                                                                               sc_tck                                                                               |  100.000     95.944   |  100.000     95.601  |  50.000      46.622   |  50.000      48.303
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  Diff grp    -       |  No paths    -        |  No paths    -     
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -       |  No paths    -        |  Diff grp    -     
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -        |  No paths    -       |  No paths    -        |  50.000      48.867
ladder_fpga_clock80MHz                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  No paths    -       |  No paths    -        |  Diff grp    -     
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  25.000      22.602  |  12.500      11.427   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -        |  No paths    -       |  No paths    -        |  12.500      11.509
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           ladder_fpga_clock80MHz                                                               |  No paths    -        |  Diff grp    -       |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  6.250       4.706   |  12.500      11.956   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  12.500      8.683    |  12.500      8.739   |  6.250       3.694    |  6.250       3.209 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           sc_tck                                                                               |  Diff grp    -        |  No paths    -       |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -       |  12.500      11.060   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     245.299  |  No paths    -       |  125.000     122.059  |  No paths    -     
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -       |  Diff grp    -        |  No paths    -     
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  1000.000    998.457  |  No paths    -       |  No paths    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -       |  Diff grp    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  1000.000    998.457  |  No paths    -       |  No paths    -        |  No paths    -     
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -       |  Diff grp    -        |  No paths    -     
======================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                Starting                             User           Arrival     Required          
Name                Reference                            Constraint     Time        Time         Slack
                    Clock                                                                             
------------------------------------------------------------------------------------------------------
data_serial[0]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[1]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[2]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[3]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[4]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[5]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[6]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[7]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[8]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[9]      ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[10]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[11]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[12]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[13]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[14]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
data_serial[15]     ladder_fpga_clock80MHz (falling)     0.000          NA          NA           NA   
======================================================================================================


Output Ports: 

Port            Starting                                                                 User                                      Arrival     Required          
Name            Reference                                                                Constraint                                Time        Time         Slack
                Clock                                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
adc_cs_n[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
adc_cs_n[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     0.000(ladder_fpga_clock80MHz falling)     3.817       NA           NA   
=================================================================================================================================================================



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.733       998.457
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.733       998.515
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.733       998.573
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.733       998.631
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.733       998.689
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.733       998.747
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.733       998.805
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.733       998.863
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.733       998.921
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[11]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c11_combout     1000.458     998.457
ladder_fpga_nbr_hold[10]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c10_combout     1000.458     998.515
ladder_fpga_nbr_hold[9]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout      1000.458     998.573
ladder_fpga_nbr_hold[8]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout      1000.458     998.631
ladder_fpga_nbr_hold[7]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout      1000.458     998.689
ladder_fpga_nbr_hold[6]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout      1000.458     998.747
ladder_fpga_nbr_hold[5]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout      1000.458     998.805
ladder_fpga_nbr_hold[4]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout      1000.458     998.863
ladder_fpga_nbr_hold[3]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout      1000.458     998.921
ladder_fpga_nbr_hold[2]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.733       998.457
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.733       998.515
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.733       998.573
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.733       998.631
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.733       998.689
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.733       998.747
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.733       998.805
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.733       998.863
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.733       998.921
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[11]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c11_combout     1000.458     998.457
ladder_fpga_nbr_test[10]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c10_combout     1000.458     998.515
ladder_fpga_nbr_test[9]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout      1000.458     998.573
ladder_fpga_nbr_test[8]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout      1000.458     998.631
ladder_fpga_nbr_test[7]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout      1000.458     998.689
ladder_fpga_nbr_test[6]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout      1000.458     998.747
ladder_fpga_nbr_test[5]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout      1000.458     998.805
ladder_fpga_nbr_test[4]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout      1000.458     998.863
ladder_fpga_nbr_test[3]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout      1000.458     998.921
ladder_fpga_nbr_test[2]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                      Arrival           
Instance                                    Reference                                                      Type       Pin     Net                                         Time        Slack 
                                            Clock                                                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_fifo21_empty_pipe               0.733       11.427
ladder_fpga_mux_status_count_integer[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[0]     0.733       22.602
ladder_fpga_mux_status_count_integer[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[1]     0.733       22.898
ladder_fpga_mux_status_count_integer[2]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[2]     0.733       23.927
ladder_fpga_mux_statusout[0]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[0]                0.733       24.570
ladder_fpga_mux_statusout[1]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[1]                0.733       24.570
ladder_fpga_mux_statusout[2]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[2]                0.733       24.570
ladder_fpga_mux_statusout[3]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[3]                0.733       24.570
ladder_fpga_mux_statusout[4]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[4]                0.733       24.570
ladder_fpga_mux_statusout[5]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[5]                0.733       24.570
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                                                              Required           
Instance                       Reference                                                      Type       Pin       Net                               Time         Slack 
                               Clock                                                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_dataout[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[2]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[3]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[4]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[5]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[6]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[7]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[8]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
ladder_fpga_mux_dataout[9]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_fifo21_empty_pipe     12.440       11.427
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[0] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[0]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[1] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[1]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[2] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[2]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[3] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[3]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[4] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[4]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[5] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[5]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[6] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[6]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[7] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[7]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[8] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[8]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            0.594
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.440

    - Propagation time:                      0.479
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.427

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_empty_pipe / q
    Ending point:                            ladder_fpga_mux_dataout[9] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                              Type       Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ladder_fpga_fifo21_empty_pipe     dffeas     q         Out     0.199     0.733       -         
ladder_fpga_fifo21_empty_pipe     Net        -         -       0.280     -           22(6)     
ladder_fpga_mux_dataout[9]        dffeas     sload     In      -         1.013       -         
===============================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.073 is 0.793(73.9%) logic and 0.280(26.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                                    Arrival          
Instance                                  Reference                                                      Type       Pin     Net                                       Time        Slack
                                          Clock                                                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[0]     0.733       3.209
data_serial_m[0]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[0]                          0.733       3.694
data_serial_m[1]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[1]                          0.733       3.694
data_serial_m[2]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[2]                          0.733       3.694
data_serial_m[3]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[3]                          0.733       3.694
data_serial_m[4]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[4]                          0.733       3.700
data_serial_m[5]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[5]                          0.733       3.700
data_serial_m[6]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[6]                          0.733       3.700
data_serial_m[7]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[7]                          0.733       3.700
data_serial_m[8]                          mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       data_serial_m[8]                          0.733       3.722
=======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                                                              Required          
Instance                            Reference                                                      Type       Pin     Net                                 Time         Slack
                                    Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_rclk_echelle[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[8]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
ladder_fpga_nbr_rclk_echelle[9]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde     6.189        3.209
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[0]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[13] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[13]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[12] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[12]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[11] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[11]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[10] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[10]                                                      dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[9] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[9]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[8] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[8]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[7] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[7]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[6] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[6]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.446
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.209

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[0] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[5] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[0]                                                 dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[0]                                                 Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     datac       In      -         0.996       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_ladder_fpga_nbr_rclk_echelle\.un19_ladder_fpga_nbr_rclk_echelle                  Net                       -           -       0.356     -           12        
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     datac       In      -         1.721       -         
un1_ladder_fpga_event_controller_state_2                                              cycloneiii_lcell_comb     combout     Out     0.369     2.090       -         
un1_ladder_fpga_event_controller_state_2                                              Net                       -           -       0.263     -           15(4)     
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     datac       In      -         2.354       -         
proc_ladder_fpga_nbr_rclk_echelle\.un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61     cycloneiii_lcell_comb     combout     Out     0.369     2.723       -         
ladder_fpga_nbr_rclk_echellelde                                                       Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[5]                                                       dffeas                    ena         In      -         2.980       -         
====================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.041 is 1.901(62.5%) logic and 1.140(37.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                             Arrival           
Instance                                    Reference                                                      Type       Pin     Net                Time        Slack 
                                            Clock                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_0     0.733       11.060
comp_mesure_temperature.temperature3[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_1     0.733       11.060
comp_mesure_temperature.temperature3[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_2     0.733       11.060
comp_mesure_temperature.temperature3[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_3     0.733       11.060
comp_mesure_temperature.temperature3[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_4     0.733       11.060
comp_mesure_temperature.temperature3[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_5     0.733       11.060
comp_mesure_temperature.temperature3[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_6     0.733       11.060
comp_mesure_temperature.temperature3[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_7     0.733       11.060
comp_mesure_temperature.temperature3[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_8     0.733       11.060
comp_mesure_temperature.temperature3[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_9     0.733       11.060
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                                                 Required           
Instance                         Reference                                                      Type       Pin        Net                                 Time         Slack 
                                 Clock                                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[0]     13.049       11.060
ladder_fpga_mux_statusout[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[1]     13.049       11.060
ladder_fpga_mux_statusout[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[2]     13.049       11.060
ladder_fpga_mux_statusout[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[3]     13.049       11.060
ladder_fpga_mux_statusout[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[4]     13.049       11.060
ladder_fpga_mux_statusout[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[5]     13.049       11.060
ladder_fpga_mux_statusout[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[6]     13.049       11.060
ladder_fpga_mux_statusout[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[7]     13.049       11.060
ladder_fpga_mux_statusout[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[8]     13.049       11.060
ladder_fpga_mux_statusout[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[9]     13.049       11.060
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[0] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     dffeas                    q           Out     0.199     0.733       -         
temperature3_0                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[0]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[0]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[0]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[0]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[0]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[0]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[0]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[1] / q
    Ending point:                            ladder_fpga_mux_statusout[1] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[1]     dffeas                    q           Out     0.199     0.733       -         
temperature3_1                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[1]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[1]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[1]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[1]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[1]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[1]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[1]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[2] / q
    Ending point:                            ladder_fpga_mux_statusout[2] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[2]     dffeas                    q           Out     0.199     0.733       -         
temperature3_2                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[2]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[2]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[2]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[2]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[2]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[2]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[2]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[3] / q
    Ending point:                            ladder_fpga_mux_statusout[3] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[3]     dffeas                    q           Out     0.199     0.733       -         
temperature3_3                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[3]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[3]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[3]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[3]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[3]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[3]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[3]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[4] / q
    Ending point:                            ladder_fpga_mux_statusout[4] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[4]     dffeas                    q           Out     0.199     0.733       -         
temperature3_4                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[4]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[4]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[4]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[4]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[4]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[4]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[4]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[5] / q
    Ending point:                            ladder_fpga_mux_statusout[5] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[5]     dffeas                    q           Out     0.199     0.733       -         
temperature3_5                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[5]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[5]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[5]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[5]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[5]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[5]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[5]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[6] / q
    Ending point:                            ladder_fpga_mux_statusout[6] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[6]     dffeas                    q           Out     0.199     0.733       -         
temperature3_6                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[6]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[6]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[6]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[6]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[6]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[6]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[6]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[7] / q
    Ending point:                            ladder_fpga_mux_statusout[7] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[7]     dffeas                    q           Out     0.199     0.733       -         
temperature3_7                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[7]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[7]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[7]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[7]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[7]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[7]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[7]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[8] / q
    Ending point:                            ladder_fpga_mux_statusout[8] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[8]     dffeas                    q           Out     0.199     0.733       -         
temperature3_8                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[8]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[8]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[8]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[8]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[8]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[8]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[8]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.049

    - Propagation time:                      1.455
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.060

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[9] / q
    Ending point:                            ladder_fpga_mux_statusout[9] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[9]     dffeas                    q           Out     0.199     0.733       -         
temperature3_9                              Net                       -           -       0.252     -           2         
ladder_fpga_mux_statusin_3_3_a[9]           cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_mux_statusin_3_3_a[9]           cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_mux_statusin_3_3_a[9]           Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_3[9]             cycloneiii_lcell_comb     datad       In      -         1.612       -         
ladder_fpga_mux_statusin_3_3[9]             cycloneiii_lcell_comb     combout     Out     0.130     1.742       -         
ladder_fpga_mux_statusin_3_3[9]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusout[9]                dffeas                    asdata      In      -         1.989       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.440 is 0.695(48.3%) logic and 0.745(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                             Arrival           
Instance                                            Reference     Type       Pin     Net                 Time        Slack 
                                                    Clock                                                                  
---------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]     sc_tck        dffeas     q       etat_present[8]     0.733       46.622
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[4]     sc_tck        dffeas     q       etat_present[4]     0.733       47.612
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[3]     sc_tck        dffeas     q       etat_present[3]     0.733       47.619
allumage_hybride.a\.4\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.15\.b\.c.ff1                    sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.7\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.3\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.13\.d\.e.ff1                    sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.2\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
allumage_hybride.a\.1\.d\.e.ff1                     sc_tck        dffeas     q       ff1                 0.733       47.700
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                   Required           
Instance                                                              Reference     Type       Pin     Net       Time         Slack 
                                                                      Clock                                                         
------------------------------------------------------------------------------------------------------------------------------------
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_709     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_705     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_701     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_697     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_693     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_689     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_685     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n      sc_tck        dffeas     ena     G_681     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_730     49.939       46.622
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n     sc_tck        dffeas     ena     G_725     49.939       46.622
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.13\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.13\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_721                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.3\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.3\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_681                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.6\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.6\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_693                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.9\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.9\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_705                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.12\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.12\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_717                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.10\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.10\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_709                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.0\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.0\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_669                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.5\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.5\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_689                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin               Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                          dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                          Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                  cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                  Net                       -           -       0.904     -           49        
allumage_hybride.a\.8\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.8\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                    Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_701                                                                    Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
=======================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      2.783
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.622

    Number of logic level(s):                3
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8] / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                      Pin         Pin               Arrival     No. of    
Name                                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]                           dffeas                    q           Out     0.199     0.733       -         
etat_present[8]                                                           Net                       -           -       0.314     -           9         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     datac       In      -         1.047       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_RNIVK8T[8]                   cycloneiii_lcell_comb     combout     Out     0.369     1.416       -         
sc_updateDR_0x09_0_0_g0                                                   Net                       -           -       0.904     -           49        
allumage_hybride.a\.11\.d\.e.ff2en                                        cycloneiii_lcell_comb     datad       In      -         2.320       -         
allumage_hybride.a\.11\.d\.e.ff2en                                        cycloneiii_lcell_comb     combout     Out     0.130     2.450       -         
ff2en                                                                     Net                       -           -       0.252     -           2         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     datac       In      -         2.702       -         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.369     3.071       -         
G_713                                                                     Net                       -           -       0.246     -           1         
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n         dffeas                    ena         In      -         3.317       -         
========================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.378 is 1.662(49.2%) logic and 1.716(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                                      Arrival           
Instance                                                            Reference     Type                                           Pin             Net                              Time        Slack 
                                                                    Clock                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     ladder_fpga_activeclock          0.000       24.293
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdempty         ladder_fpga_fifo21_empty         0.000       25.206
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]            ladder_fpga_packer_dataout_0     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]            ladder_fpga_packer_dataout_1     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]            ladder_fpga_packer_dataout_2     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]            ladder_fpga_packer_dataout_3     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[4]            ladder_fpga_packer_dataout_4     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[5]            ladder_fpga_packer_dataout_5     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[6]            ladder_fpga_packer_dataout_6     0.000       25.212
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[7]            ladder_fpga_packer_dataout_7     0.000       25.212
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                 Required           
Instance                          Reference     Type       Pin        Net                                                                  Time         Slack 
                                  Clock                                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[12]     System        dffeas     asdata     COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[12]     25.549       24.293
ladder_fpga_fifo21_empty_pipe     System        dffeas     d          dcfifo_component_RNI8V0A                                             25.458       25.206
ladder_fpga_mux_dataout[0]        System        dffeas     d          ladder_fpga_packer_dataout[0]                                        25.458       25.212
ladder_fpga_mux_dataout[1]        System        dffeas     d          ladder_fpga_packer_dataout[1]                                        25.458       25.212
ladder_fpga_mux_dataout[2]        System        dffeas     d          ladder_fpga_packer_dataout[2]                                        25.458       25.212
ladder_fpga_mux_dataout[3]        System        dffeas     d          ladder_fpga_packer_dataout[3]                                        25.458       25.212
ladder_fpga_mux_dataout[4]        System        dffeas     d          ladder_fpga_packer_dataout[4]                                        25.458       25.212
ladder_fpga_mux_dataout[5]        System        dffeas     d          ladder_fpga_packer_dataout[5]                                        25.458       25.212
ladder_fpga_mux_dataout[6]        System        dffeas     d          ladder_fpga_packer_dataout[6]                                        25.458       25.212
ladder_fpga_mux_dataout[7]        System        dffeas     d          ladder_fpga_packer_dataout[7]                                        25.458       25.212
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            -0.015
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.549

    - Propagation time:                      1.256
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 24.293

    Number of logic level(s):                2
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / activeclock
    Ending point:                            ladder_fpga_mux_statusout[12] / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                        Pin             Pin               Arrival     No. of    
Name                                                                   Type                                           Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component        altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     Out     0.000     0.000       -         
ladder_fpga_activeclock                                                Net                                            -               -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3_a[12]     cycloneiii_lcell_comb                          datab           In      -         0.252       -         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3_a[12]     cycloneiii_lcell_comb                          combout         Out     0.381     0.633       -         
ladder_fpga_mux_statusin_3_3_a[12]                                     Net                                            -               -       0.246     -           1         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[12]       cycloneiii_lcell_comb                          datad           In      -         0.879       -         
COMP_ladder_fpga_SC_TAP_CONTROL.ladder_fpga_mux_statusin_3_3[12]       cycloneiii_lcell_comb                          combout         Out     0.130     1.009       -         
ladder_fpga_mux_statusin_3_3_0                                         Net                                            -               -       0.246     -           1         
ladder_fpga_mux_statusout[12]                                          dffeas                                         asdata          In      -         1.256       -         
==============================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 0.707 is -0.038(-5.4%) logic and 0.745(105.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.252
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.206

    Number of logic level(s):                1
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            ladder_fpga_fifo21_empty_pipe / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                             Type                                           Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component             dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdempty     Out     0.000     0.000       -         
ladder_fpga_fifo21_empty                                         Net                                            -           -       0.000     -           2         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            I[0]        In      -         0.000       -         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            OUT[0]      Out     0.000     0.000       -         
dcfifo_component_RNI8V0A                                         Net                                            -           -       0.252     -           2         
ladder_fpga_fifo21_empty_pipe                                    dffeas                                         d           In      -         0.252       -         
====================================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[0]
    Ending point:                            ladder_fpga_mux_dataout[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_0                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[0]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[1]
    Ending point:                            ladder_fpga_mux_dataout[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_1                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[1]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[2]
    Ending point:                            ladder_fpga_mux_dataout[2] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_2                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[2]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[3]
    Ending point:                            ladder_fpga_mux_dataout[3] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_3                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[3]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[4]
    Ending point:                            ladder_fpga_mux_dataout[4] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[4]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_4                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[4]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[5]
    Ending point:                            ladder_fpga_mux_dataout[5] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[5]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_5                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[5]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[6]
    Ending point:                            ladder_fpga_mux_dataout[6] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[6]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_6                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[6]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      0.246
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 25.212

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[7]
    Ending point:                            ladder_fpga_mux_dataout[7] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[7]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_7                             Net                                            -        -       0.246     -           1         
ladder_fpga_mux_dataout[7]                               dffeas                                         d        In      -         0.246       -         
=========================================================================================================================================================
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

@W: MT447 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":29:0:29:0|Timing constraint (from p:reset_n to all_registers) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
##### START OF AREA REPORT #####[
Design view:work.ladder_fpga(ladder_fpga_arch)
Selecting part EP3C16F484C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 791 of 15408 ( 5%)
Logic element usage by number of inputs
		  4 input functions 	 347
		  3 input functions 	 221
		  <=2 input functions 	 223
Logic elements by mode
		  normal mode            708
		  arithmetic mode        83
Total registers 979 of 16490 ( 5%)
I/O pins 293 of 161 (182%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :2

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 56 blocks (112 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             702
Sload:           253
Sclr:            96
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 55MB peak: 151MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Thu May 29 07:11:25 2014

###########################################################]
