Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Stop_Watch/Stopw/atch/wefwef/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to D:/Stop_Watch/Stopw/atch/wefwef/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: StopWatch_02.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "StopWatch_02.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "StopWatch_02"
Output Format                      : NGC
Target Device                      : xc2s100-5-pq208

---- Source Options
Top Module Name                    : StopWatch_02
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : StopWatch_02.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Stop_Watch/Stopw/atch/wefwef/INT2SEG1.VHD" in Library work.
Architecture behavior of Entity int2seg1 is up to date.
Compiling vhdl file "D:/Stop_Watch/Stopw/atch/wefwef/TIMEBASE2.VHD" in Library work.
Architecture beh_timebase of Entity timebase_gen2 is up to date.
Compiling vhdl file "D:/Stop_Watch/Stopw/atch/wefwef/DEBOUNCE.VHD" in Library work.
Architecture design of Entity debounce is up to date.
Compiling vhdl file "D:/Stop_Watch/Stopw/atch/wefwef/COUNTER.VHD" in Library work.
Architecture design of Entity counter is up to date.
Compiling vhdl file "D:/Stop_Watch/Stopw/atch/wefwef/INT2SEG2.VHD" in Library work.
Entity <int2seg2> compiled.
Entity <int2seg2> (Architecture <design>) compiled.
Compiling vhdl file "D:/Stop_Watch/Stopw/atch/wefwef/CNT_1TO6.VHD" in Library work.
Architecture beh of Entity cnt_onetosix is up to date.
Compiling vhdl file "D:/Stop_Watch/Stopw/atch/wefwef/STPWATCH.VHD" in Library work.
Architecture structural of Entity stopwatch_02 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <StopWatch_02> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <TimeBase_Gen2> in library <work> (architecture <beh_timebase>) with generics.
	main_clk = 100000000
	output_freq = 1000

Analyzing hierarchy for entity <TimeBase_Gen2> in library <work> (architecture <beh_timebase>) with generics.
	main_clk = 100000000
	output_freq = 100

Analyzing hierarchy for entity <debounce> in library <work> (architecture <design>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <design>) with generics.
	cnt_value = 100

Analyzing hierarchy for entity <int2seg2> in library <work> (architecture <design>) with generics.
	int_max_limit = 100

Analyzing hierarchy for entity <counter> in library <work> (architecture <design>) with generics.
	cnt_value = 60

Analyzing hierarchy for entity <int2seg2> in library <work> (architecture <design>) with generics.
	int_max_limit = 60

Analyzing hierarchy for entity <Cnt_OneToSix> in library <work> (architecture <beh>).

Analyzing hierarchy for entity <int2seg1> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <StopWatch_02> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "D:/Stop_Watch/Stopw/atch/wefwef/STPWATCH.VHD" line 142: Unconnected output port 'clk_out' of component 'counter'.
Entity <StopWatch_02> analyzed. Unit <StopWatch_02> generated.

Analyzing generic Entity <TimeBase_Gen2.1> in library <work> (Architecture <beh_timebase>).
	main_clk = 100000000
	output_freq = 1000
Entity <TimeBase_Gen2.1> analyzed. Unit <TimeBase_Gen2.1> generated.

Analyzing generic Entity <TimeBase_Gen2.2> in library <work> (Architecture <beh_timebase>).
	main_clk = 100000000
	output_freq = 100
Entity <TimeBase_Gen2.2> analyzed. Unit <TimeBase_Gen2.2> generated.

Analyzing Entity <debounce> in library <work> (Architecture <design>).
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <design>).
	cnt_value = 100
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing generic Entity <int2seg2.1> in library <work> (Architecture <design>).
	int_max_limit = 100
Entity <int2seg2.1> analyzed. Unit <int2seg2.1> generated.

Analyzing Entity <int2seg1> in library <work> (Architecture <behavior>).
Entity <int2seg1> analyzed. Unit <int2seg1> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <design>).
	cnt_value = 60
Entity <counter.2> analyzed. Unit <counter.2> generated.

Analyzing generic Entity <int2seg2.2> in library <work> (Architecture <design>).
	int_max_limit = 60
Entity <int2seg2.2> analyzed. Unit <int2seg2.2> generated.

Analyzing Entity <Cnt_OneToSix> in library <work> (Architecture <beh>).
Entity <Cnt_OneToSix> analyzed. Unit <Cnt_OneToSix> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TimeBase_Gen2_1>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/TIMEBASE2.VHD".
    Found 16-bit up counter for signal <clk_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <TimeBase_Gen2_1> synthesized.


Synthesizing Unit <TimeBase_Gen2_2>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/TIMEBASE2.VHD".
    Found 19-bit up counter for signal <clk_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <TimeBase_Gen2_2> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/DEBOUNCE.VHD".
    Found 1-bit register for signal <sw1_out>.
    Found 1-bit register for signal <tmp_sw1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/COUNTER.VHD".
    Found 1-bit register for signal <tclk>.
    Found 7-bit down counter for signal <tq>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_1> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/COUNTER.VHD".
    Found 1-bit register for signal <tclk>.
    Found 6-bit down counter for signal <tq>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_2> synthesized.


Synthesizing Unit <Cnt_OneToSix>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/CNT_1TO6.VHD".
    Found 3-bit up counter for signal <tmp_value>.
    Summary:
	inferred   1 Counter(s).
Unit <Cnt_OneToSix> synthesized.


Synthesizing Unit <int2seg1>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/INT2SEG1.VHD".
    Found 16x7-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <int2seg1> synthesized.


Synthesizing Unit <int2seg2_1>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/INT2SEG2.VHD".
    Found 7-bit comparator greatequal for signal <dec_01$cmp_ge0000> created at line 34.
    Found 7-bit comparator greatequal for signal <dec_01$cmp_ge0001> created at line 44.
    Found 7-bit comparator greatequal for signal <dec_01$cmp_ge0002> created at line 46.
    Found 7-bit comparator greatequal for signal <dec_01$cmp_ge0003> created at line 48.
    Found 7-bit comparator greatequal for signal <dec_01$cmp_ge0004> created at line 50.
    Found 4-bit subtractor for signal <dec_01$share0000> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <int2seg2_1> synthesized.


Synthesizing Unit <int2seg2_2>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/INT2SEG2.VHD".
    Found 6-bit comparator greatequal for signal <dec_01$cmp_ge0000> created at line 34.
    Found 6-bit comparator greatequal for signal <dec_01$cmp_ge0001> created at line 44.
    Found 6-bit comparator greatequal for signal <dec_01$cmp_ge0002> created at line 46.
    Found 6-bit comparator greatequal for signal <dec_01$cmp_ge0003> created at line 48.
    Found 6-bit comparator greatequal for signal <dec_01$cmp_ge0004> created at line 50.
    Found 4-bit subtractor for signal <dec_01$share0000> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <int2seg2_2> synthesized.


Synthesizing Unit <StopWatch_02>.
    Related source file is "D:/Stop_Watch/Stopw/atch/wefwef/STPWATCH.VHD".
WARNING:Xst:646 - Signal <seg4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <seg3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <seg2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <seg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 7-bit latch for signal <seg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 6-bit latch for signal <digit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <start_enable>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <StopWatch_02> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x7-bit ROM                                          : 6
# Adders/Subtractors                                   : 3
 4-bit subtractor                                      : 3
# Counters                                             : 6
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit down counter                                    : 2
 7-bit down counter                                    : 1
# Registers                                            : 10
 1-bit register                                        : 10
# Latches                                              : 2
 6-bit latch                                           : 1
 7-bit latch                                           : 1
# Comparators                                          : 15
 6-bit comparator greatequal                           : 10
 7-bit comparator greatequal                           : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file 'v100.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tclk> of sequential type is unconnected in block <minute>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x7-bit ROM                                          : 6
# Adders/Subtractors                                   : 3
 4-bit subtractor                                      : 3
# Counters                                             : 6
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit down counter                                    : 2
 7-bit down counter                                    : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Latches                                              : 2
 6-bit latch                                           : 1
 7-bit latch                                           : 1
# Comparators                                          : 15
 6-bit comparator greatequal                           : 10
 7-bit comparator greatequal                           : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <digit_0> in Unit <StopWatch_02> is equivalent to the following 3 FFs/Latches, which will be removed : <digit_1> <digit_4> <digit_5> 
WARNING:Xst:1710 - FF/Latch <digit_0> (without init value) has a constant value of 0 in block <StopWatch_02>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <minute/tclk> of sequential type is unconnected in block <StopWatch_02>.

Optimizing unit <StopWatch_02> ...

Optimizing unit <int2seg2_1> ...

Optimizing unit <int2seg2_2> ...
WARNING:Xst:2677 - Node <cent_sec/tclk> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <second/tclk> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <minute/tq_0> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <minute/tq_1> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <minute/tq_2> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <minute/tq_3> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <minute/tq_4> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <second/tq_1> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <minute/tq_5> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <second/tq_0> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <second/tq_2> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <second/tq_3> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <second/tq_4> of sequential type is unconnected in block <StopWatch_02>.
WARNING:Xst:2677 - Node <second/tq_5> of sequential type is unconnected in block <StopWatch_02>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block StopWatch_02, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : StopWatch_02.ngr
Top Level Output File Name         : StopWatch_02
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 248
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 33
#      LUT2                        : 39
#      LUT3                        : 12
#      LUT4                        : 60
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 44
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 61
#      FDC                         : 41
#      FDCE                        : 2
#      FDP                         : 5
#      FDP_1                       : 4
#      LD                          : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 3
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s100pq208-5 

 Number of Slices:                       84  out of   1200     7%  
 Number of Slice Flip Flops:             52  out of   2400     2%  
 Number of 4 input LUTs:                154  out of   2400     6%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    140    17%  
    IOB Flip Flops:                       9
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
u3/sw1_out                           | NONE(start_enable)     | 1     |
seg_not0001(seg_not00011:O)          | NONE(*)(digit_2)       | 9     |
clk                                  | BUFGP                  | 37    |
u1_1kHz/tmp_clk                      | NONE(u3/sw1_out)       | 7     |
tmp_clk_100Hz_in(tmp_clk_100Hz_in1:O)| NONE(*)(cent_sec/tq_0) | 7     |
-------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+-------------------------+-------+
Control Signal                           | Buffer(FF name)         | Load  |
-----------------------------------------+-------------------------+-------+
reset_inv(reset_inv1_INV_0:O)            | NONE(u1_1kHz/clk_cnt_15)| 44    |
cent_sec/reset_inv(cent_sec/reset_inv1:O)| NONE(start_enable)      | 8     |
-----------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.394ns (Maximum Frequency: 106.451MHz)
   Minimum input arrival time before clock: 9.911ns
   Maximum output required time after clock: 8.128ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u3/sw1_out'
  Clock period: 5.188ns (frequency: 192.753MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.188ns (Levels of Logic = 1)
  Source:            start_enable (FF)
  Destination:       start_enable (FF)
  Source Clock:      u3/sw1_out rising
  Destination Clock: u3/sw1_out rising

  Data Path: start_enable to start_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   1.292   1.340  start_enable (start_enable)
     INV:I->O              1   0.653   1.150  start_enable_not00011_INV_0 (start_enable_not0001)
     FDC:D                     0.753          start_enable
    ----------------------------------------
    Total                      5.188ns (2.698ns logic, 2.490ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.394ns (frequency: 106.451MHz)
  Total number of paths / destination ports: 980 / 39
-------------------------------------------------------------------------
Delay:               9.394ns (Levels of Logic = 3)
  Source:            u1_1kHz/clk_cnt_7 (FF)
  Destination:       u1_1kHz/clk_cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u1_1kHz/clk_cnt_7 to u1_1kHz/clk_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   1.292   1.340  u1_1kHz/clk_cnt_7 (u1_1kHz/clk_cnt_7)
     LUT4:I0->O            1   0.653   1.150  u1_1kHz/tmp_clk_cmp_eq000016 (u1_1kHz/tmp_clk_cmp_eq000016)
     LUT4:I1->O           17   0.653   2.900  u1_1kHz/tmp_clk_cmp_eq000055 (u1_1kHz/tmp_clk_cmp_eq0000)
     LUT2:I0->O            1   0.653   0.000  u1_1kHz/Mcount_clk_cnt_eqn_01 (u1_1kHz/Mcount_clk_cnt_eqn_0)
     FDC:D                     0.753          u1_1kHz/clk_cnt_0
    ----------------------------------------
    Total                      9.394ns (4.004ns logic, 5.390ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1_1kHz/tmp_clk'
  Clock period: 5.798ns (frequency: 172.473MHz)
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Delay:               5.798ns (Levels of Logic = 1)
  Source:            u5/tmp_value_0 (FF)
  Destination:       u5/tmp_value_0 (FF)
  Source Clock:      u1_1kHz/tmp_clk rising
  Destination Clock: u1_1kHz/tmp_clk rising

  Data Path: u5/tmp_value_0 to u5/tmp_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   1.292   1.950  u5/tmp_value_0 (u5/tmp_value_0)
     INV:I->O              1   0.653   1.150  u5/Mcount_tmp_value_xor<0>11_INV_0 (u5/Mcount_tmp_value)
     FDP:D                     0.753          u5/tmp_value_0
    ----------------------------------------
    Total                      5.798ns (2.698ns logic, 3.100ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tmp_clk_100Hz_in'
  Clock period: 9.385ns (frequency: 106.553MHz)
  Total number of paths / destination ports: 233 / 7
-------------------------------------------------------------------------
Delay:               9.385ns (Levels of Logic = 9)
  Source:            cent_sec/tq_1 (FF)
  Destination:       cent_sec/tq_6 (FF)
  Source Clock:      tmp_clk_100Hz_in rising
  Destination Clock: tmp_clk_100Hz_in rising

  Data Path: cent_sec/tq_1 to cent_sec/tq_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   1.292   3.350  cent_sec/tq_1 (cent_sec/tq_1)
     LUT4:I1->O            1   0.653   1.150  cent_sec/Mcount_tq_lut<0>_SW0 (N16)
     LUT4:I0->O            1   0.653   0.000  cent_sec/Mcount_tq_lut<0> (cent_sec/Mcount_tq_lut<0>)
     MUXCY:S->O            1   0.784   0.000  cent_sec/Mcount_tq_cy<0> (cent_sec/Mcount_tq_cy<0>)
     MUXCY:CI->O           1   0.050   0.000  cent_sec/Mcount_tq_cy<1> (cent_sec/Mcount_tq_cy<1>)
     MUXCY:CI->O           1   0.050   0.000  cent_sec/Mcount_tq_cy<2> (cent_sec/Mcount_tq_cy<2>)
     MUXCY:CI->O           1   0.050   0.000  cent_sec/Mcount_tq_cy<3> (cent_sec/Mcount_tq_cy<3>)
     MUXCY:CI->O           1   0.050   0.000  cent_sec/Mcount_tq_cy<4> (cent_sec/Mcount_tq_cy<4>)
     MUXCY:CI->O           0   0.050   0.000  cent_sec/Mcount_tq_cy<5> (cent_sec/Mcount_tq_cy<5>)
     XORCY:CI->O           1   0.500   0.000  cent_sec/Mcount_tq_xor<6> (cent_sec/Mcount_tq6)
     FDC:D                     0.753          cent_sec/tq_6
    ----------------------------------------
    Total                      9.385ns (4.885ns logic, 4.500ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seg_not0001'
  Total number of paths / destination ports: 43 / 7
-------------------------------------------------------------------------
Offset:              9.911ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       seg_0 (LATCH)
  Destination Clock: seg_not0001 falling

  Data Path: reset to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.924   2.800  reset_IBUF (reset_IBUF)
     LUT4:I1->O            1   0.653   0.000  cent_sec_output/dec_01<3>160_F (N51)
     MUXF5:I0->O           7   0.375   1.950  cent_sec_output/dec_01<3>160 (cent_sec_output/dec_01<3>)
     LUT4:I3->O            1   0.653   1.150  seg_mux0001<6>26 (seg_mux0001<6>26)
     LUT4:I1->O            1   0.653   0.000  seg_mux0001<6>59 (seg_mux0001<6>)
     LD:D                      0.753          seg_6
    ----------------------------------------
    Total                      9.911ns (4.011ns logic, 5.900ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1_1kHz/tmp_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.827ns (Levels of Logic = 1)
  Source:            push2 (PAD)
  Destination:       u3/tmp_sw1 (FF)
  Destination Clock: u1_1kHz/tmp_clk falling

  Data Path: push2 to u3/tmp_sw1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.924   1.150  push2_IBUF (push2_IBUF)
     FDP_1:D                   0.753          u3/tmp_sw1
    ----------------------------------------
    Total                      2.827ns (1.677ns logic, 1.150ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seg_not0001'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              8.128ns (Levels of Logic = 1)
  Source:            digit_3 (LATCH)
  Destination:       digit<3> (PAD)
  Source Clock:      seg_not0001 falling

  Data Path: digit_3 to digit<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   1.421   1.150  digit_3 (digit_3)
     OBUF:I->O                 5.557          digit_3_OBUF (digit<3>)
    ----------------------------------------
    Total                      8.128ns (6.978ns logic, 1.150ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.55 secs
 
--> 

Total memory usage is 143372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    5 (   0 filtered)

