Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/Xilinx_Embedded_Design/ip/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0/sim/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/00a3/hdl"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/ec67/hdl"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/00a3/hdl"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ip/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ip/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0"
Xilinx_Embedded_Design.v,verilog,xil_defaultlib,../../../bd/Xilinx_Embedded_Design/sim/Xilinx_Embedded_Design.v,incdir="$ref_dir/../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/00a3/hdl"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/ec67/hdl"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ipshared/00a3/hdl"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ip/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../Embedded_Design_Tutorial.srcs/sources_1/bd/Xilinx_Embedded_Design/ip/Xilinx_Embedded_Design_zynq_ultra_ps_e_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
