// Seed: 622960143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0
    , id_2
);
  if (1) begin : LABEL_0
    parameter id_3 = 1;
  end else begin : LABEL_1
    assign id_2 = - -1'b0;
  end
  assign id_2 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  output wire _id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  logic [id_5 : -1] id_9;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_1
  );
endmodule
