#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 16 10:22:08 2022
# Process ID: 1532
# Current directory: M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.runs/synth_1/top.vds
# Journal file: M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5252 
WARNING: [Synth 8-2611] redeclaration of ansi port ostatok is not allowed [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:49]
WARNING: [Synth 8-6901] identifier 'score_gfx' is used before its declaration [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/vga.v:25]
WARNING: [Synth 8-992] set_buttonR is already implicitly declared earlier [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:98]
WARNING: [Synth 8-992] reset_buttonR is already implicitly declared earlier [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:98]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 816.000 ; gain = 183.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/counter.v:3]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'bounce' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/bounce.v:3]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/bounce.v:13]
INFO: [Synth 8-6157] synthesizing module 'sync' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_trig' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/D_trig.v:3]
WARNING: [Synth 8-6014] Unused sequential element w3_reg was removed.  [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/D_trig.v:22]
INFO: [Synth 8-6155] done synthesizing module 'D_trig' (3#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/D_trig.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sync' (4#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/counter.v:3]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (4#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/counter.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'qout' does not match port width (3) of module 'counter__parameterized0' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/bounce.v:22]
WARNING: [Synth 8-567] referenced signal 'clock_en' should be on the sensitivity list [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/bounce.v:31]
INFO: [Synth 8-6155] done synthesizing module 'bounce' (5#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/bounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm1' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:2]
WARNING: [Synth 8-6090] variable 'divident_copy1' is written by both blocking and non-blocking assignments, entire logic could be removed [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:150]
WARNING: [Synth 8-6014] Unused sequential element error_divider_reg was removed.  [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:153]
WARNING: [Synth 8-6014] Unused sequential element error_divider_ziro_reg was removed.  [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:201]
WARNING: [Synth 8-6014] Unused sequential element warning_NaN_reg was removed.  [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:202]
WARNING: [Synth 8-6014] Unused sequential element warning_infinity_reg was removed.  [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:203]
WARNING: [Synth 8-3848] Net ostatok in module/entity fsm1 does not have driver. [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fsm1' (6#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:2]
WARNING: [Synth 8-7023] instance 'fsm' of module 'fsm1' has 10 connections declared, but only 8 given [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:84]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/keyboard.v:3]
	Parameter p_0 bound to: 7'b1000101 
	Parameter p_1 bound to: 7'b0010110 
	Parameter p_2 bound to: 7'b0011110 
	Parameter p_3 bound to: 7'b0100110 
	Parameter p_4 bound to: 7'b0100101 
	Parameter p_5 bound to: 7'b0101110 
	Parameter p_6 bound to: 7'b0110110 
	Parameter p_7 bound to: 7'b0111101 
	Parameter p_8 bound to: 7'b0111110 
	Parameter p_9 bound to: 7'b1000110 
	Parameter p_a bound to: 7'b0011100 
	Parameter p_b bound to: 7'b0110010 
	Parameter p_c bound to: 7'b0100001 
	Parameter p_d bound to: 7'b0100011 
	Parameter p_e bound to: 7'b0100100 
	Parameter p_f bound to: 7'b0101011 
	Parameter p_next bound to: 7'b0011011 
	Parameter p_reset bound to: 7'b0101101 
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (7#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/keyboard.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'hvsync_generator' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/hvsync_generator.v:3]
	Parameter H_DISPLAY bound to: 800 - type: integer 
	Parameter H_BACK bound to: 64 - type: integer 
	Parameter H_FRONT bound to: 56 - type: integer 
	Parameter H_SYNC bound to: 120 - type: integer 
	Parameter V_DISPLAY bound to: 600 - type: integer 
	Parameter V_TOP bound to: 23 - type: integer 
	Parameter V_BOTTOM bound to: 37 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter H_SYNC_START bound to: 856 - type: integer 
	Parameter H_SYNC_END bound to: 975 - type: integer 
	Parameter H_MAX bound to: 1039 - type: integer 
	Parameter V_SYNC_START bound to: 637 - type: integer 
	Parameter V_SYNC_END bound to: 642 - type: integer 
	Parameter V_MAX bound to: 665 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hvsync_generator' (8#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/hvsync_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'scoreboard_generator' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/scoreboard_generator.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/scoreboard_generator.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/scoreboard_generator.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/scoreboard_generator.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/scoreboard_generator.v:134]
INFO: [Synth 8-6157] synthesizing module 'digits10' [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/digits10.v:3]
INFO: [Synth 8-6155] done synthesizing module 'digits10' (9#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/digits10.v:3]
INFO: [Synth 8-6155] done synthesizing module 'scoreboard_generator' (10#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/scoreboard_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga' (11#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/vga.v:3]
WARNING: [Synth 8-6014] Unused sequential element iR_reg was removed.  [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:130]
WARNING: [Synth 8-6014] Unused sequential element pathR_reg was removed.  [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:132]
WARNING: [Synth 8-3848] Net j in module/entity top does not have driver. [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[10]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[9]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[8]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[7]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[6]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[5]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[4]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port vpos[0]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port hpos[10]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port hpos[0]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port j[3]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port j[2]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port j[1]
WARNING: [Synth 8-3331] design scoreboard_generator has unconnected port j[0]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[15]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[14]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[13]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[12]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[11]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[10]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[9]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[8]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[7]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[6]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[5]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[4]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[3]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[2]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[1]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 859.777 ; gain = 227.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 859.777 ; gain = 227.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 859.777 ; gain = 227.543
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/constrs_1/new/Register_constraints.xdc]
Finished Parsing XDC File [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/constrs_1/new/Register_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/constrs_1/new/Register_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1002.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1002.113 ; gain = 369.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1002.113 ; gain = 369.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1002.113 ; gain = 369.879
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.srcs/sources_1/new/fsm1.v:64]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm1'
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'fsm1'
INFO: [Synth 8-5544] ROM "quotient_ieee754" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "divident_copy1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "divident_ieee754" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exponenta" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'keyboard'
INFO: [Synth 8-5544] ROM "score_digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "colors" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                             0000
                 iSTATE1 |                             0010 |                             0001
                 iSTATE2 |                             0100 |                             0010
                  iSTATE |                             1000 |                             0011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'one-hot' in module 'fsm1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                iSTATE12 |                             0011 |                             1111
                 iSTATE0 |                             0100 |                             0011
                  iSTATE |                             0101 |                             0100
                iSTATE14 |                             0110 |                             0101
                iSTATE10 |                             0111 |                             0110
                 iSTATE9 |                             1000 |                             0111
                iSTATE11 |                             1001 |                             1000
                 iSTATE8 |                             1010 |                             1001
                 iSTATE5 |                             1011 |                             1010
                 iSTATE4 |                             1100 |                             1011
                 iSTATE3 |                             1101 |                             1100
                 iSTATE1 |                             1110 |                             1101
                iSTATE13 |                             1111 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'one-hot' in module 'keyboard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1002.113 ; gain = 369.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 29    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  16 Input     34 Bit        Muxes := 2     
	  16 Input     22 Bit        Muxes := 1     
	  15 Input     22 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 3     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 5     
	  10 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
	  16 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module D_trig 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module bounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module fsm1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input     34 Bit        Muxes := 2     
	  16 Input     22 Bit        Muxes := 1     
	  15 Input     22 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 3     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  16 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 3     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module hvsync_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module digits10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module scoreboard_generator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 5     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	  10 Input      1 Bit        Muxes := 6     
Module vga 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design vga has unconnected port j[3]
WARNING: [Synth 8-3331] design vga has unconnected port j[2]
WARNING: [Synth 8-3331] design vga has unconnected port j[1]
WARNING: [Synth 8-3331] design vga has unconnected port j[0]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[15]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[14]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[13]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[12]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[11]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[10]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[9]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[8]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[7]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[6]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[5]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[4]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[3]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[2]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[1]
WARNING: [Synth 8-3331] design fsm1 has unconnected port ostatok[0]
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[0]' (FDE) to 'fsm/divider_divider_reg[0]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[1]' (FDE) to 'fsm/divider_divider_reg[1]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[2]' (FDE) to 'fsm/divider_divider_reg[2]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[3]' (FDE) to 'fsm/divider_divider_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[4]' (FDE) to 'fsm/divider_divider_reg[4]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[5]' (FDE) to 'fsm/divider_divider_reg[5]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[6]' (FDE) to 'fsm/divider_divider_reg[6]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[7]' (FDE) to 'fsm/divider_divider_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[8]' (FDE) to 'fsm/divider_divider_reg[8]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_ieee754_reg[9]' (FDE) to 'fsm/divider_divider_reg[9]'
INFO: [Synth 8-3886] merging instance 'fsm/divider_divider_reg[10]' (FDE) to 'fsm/divident_divider_reg[10]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[0]' (FDE) to 'fsm/divident_divider_reg[0]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[1]' (FDE) to 'fsm/divident_divider_reg[1]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[2]' (FDE) to 'fsm/divident_divider_reg[2]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[3]' (FDE) to 'fsm/divident_divider_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[4]' (FDE) to 'fsm/divident_divider_reg[4]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[5]' (FDE) to 'fsm/divident_divider_reg[5]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[6]' (FDE) to 'fsm/divident_divider_reg[6]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[7]' (FDE) to 'fsm/divident_divider_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[8]' (FDE) to 'fsm/divident_divider_reg[8]'
INFO: [Synth 8-3886] merging instance 'fsm/divident_ieee754_reg[9]' (FDE) to 'fsm/divident_divider_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fsm/divident_divider_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/score_gen/colors_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vga/score_gen/colors_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1002.113 ; gain = 369.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------------+---------------+----------------+
|Module Name | RTL Object                | Depth x Width | Implemented As | 
+------------+---------------------------+---------------+----------------+
|vga         | score_gen/digits/bits_reg | 512x8         | Block RAM      | 
+------------+---------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_24/vga/score_gen/digits/bits_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.113 ; gain = 369.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1027.508 ; gain = 395.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance vga/score_gen/digits/bits_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |    27|
|3     |LUT1     |     8|
|4     |LUT2     |    63|
|5     |LUT3     |    43|
|6     |LUT4     |   118|
|7     |LUT5     |   113|
|8     |LUT6     |   140|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   345|
|11    |FDSE     |     2|
|12    |IBUF     |     3|
|13    |OBUF     |     5|
+------+---------+------+

Report Instance Areas: 
+------+---------------+--------------------------+------+
|      |Instance       |Module                    |Cells |
+------+---------------+--------------------------+------+
|1     |top            |                          |   872|
|2     |  div          |clk_div                   |    21|
|3     |  fsm          |fsm1                      |   625|
|4     |  keyboard     |keyboard                  |    52|
|5     |  reset        |bounce                    |    13|
|6     |    counter    |counter__parameterized0_2 |     6|
|7     |    d_trig1    |D_trig_3                  |     3|
|8     |    d_trig2    |D_trig_4                  |     1|
|9     |  set          |bounce_0                  |    13|
|10    |    counter    |counter__parameterized0   |     6|
|11    |    d_trig1    |D_trig                    |     3|
|12    |    d_trig2    |D_trig_1                  |     1|
|13    |  vga          |vga                       |   134|
|14    |    hvsync_gen |hvsync_generator          |   104|
|15    |    score_gen  |scoreboard_generator      |    27|
|16    |      digits   |digits10                  |     4|
+------+---------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1028.559 ; gain = 396.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1028.559 ; gain = 253.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1028.559 ; gain = 396.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1044.430 ; gain = 690.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'M:/2010/IVBO-01-20/Dvurechensky/VGA_LASTVERS2/VGA_LASTVERS2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 10:22:58 2022...
