verilog work ../example_design/gig_eth_pcs_pma_v11_5_sync_block.v
verilog work ../example_design/gig_eth_pcs_pma_v11_5_reset_sync.v
verilog work ../example_design/transceiver/gig_eth_pcs_pma_v11_5_gtwizard_gtrxreset_seq.v
verilog work ../example_design/transceiver/gig_eth_pcs_pma_v11_5_gtwizard_gt.v
verilog work ../example_design/transceiver/gig_eth_pcs_pma_v11_5_gtwizard.v
verilog work ../example_design/transceiver/gig_eth_pcs_pma_v11_5_tx_startup_fsm.v
verilog work ../example_design/transceiver/gig_eth_pcs_pma_v11_5_rx_startup_fsm.v
verilog work ../example_design/transceiver/gig_eth_pcs_pma_v11_5_gtwizard_init.v
verilog work ../example_design/transceiver/gig_eth_pcs_pma_v11_5_transceiver.v
verilog work ../example_design/gig_eth_pcs_pma_v11_5_tx_elastic_buffer.v
verilog work ../example_design/gig_eth_pcs_pma_v11_5_mod.v
verilog work ../example_design/gig_eth_pcs_pma_v11_5_block.v
verilog work ../example_design/gig_eth_pcs_pma_v11_5_example_design.v

