// Seed: 1511899092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 ();
  wire id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    output wor id_4,
    output tri id_5,
    output supply0 id_6
);
endmodule
module module_3 #(
    parameter id_4 = 32'd51,
    parameter id_8 = 32'd44
) (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    output wire id_3,
    input wire _id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input wire _id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11,
    input tri0 id_12,
    input tri1 id_13
);
  assign id_3 = id_9 & id_2 ? -1 : -1;
  module_2 modCall_1 (
      id_10,
      id_2,
      id_3,
      id_7,
      id_11,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic [-1 'b0 : id_4  ==  id_8] id_15;
  ;
endmodule
