/*
 * File: model_for_FPGA_w_C_testing_target_types.h
 *
 * Code generated for Simulink model 'model_for_FPGA_w_C_testing_target'.
 *
 * Model version                  : 1.165
 * Simulink Coder version         : 9.2 (R2019b) 18-Jul-2019
 * C/C++ source code generated on : Fri Jan  3 11:13:29 2020
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: ASIC/FPGA->ASIC/FPGA
 * Emulation hardware selection:
 *    Differs from embedded hardware (Custom Processor->MATLAB Host Computer)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#ifndef RTW_HEADER_model_for_FPGA_w_C_testing_target_types_h_
#define RTW_HEADER_model_for_FPGA_w_C_testing_target_types_h_

/* Forward declaration for rtModel */
typedef struct tag_RTM RT_MODEL;

#endif               /* RTW_HEADER_model_for_FPGA_w_C_testing_target_types_h_ */

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
