# Novexum™

**Novexum™** is an open hardware R&D initiative focused on developing advanced FPGA platforms, ultra-low latency wireless communication systems, AI acceleration cores, and signal integrity tools.

We believe in open-source innovation, transparency, and collaboration across hardware, firmware, and simulation layers.

---

## 🌐 Website and Community Links

- 🧠 [GitHub Organization](https://github.com/Novexum)
- 👔 [LinkedIn Page](https://www.linkedin.com/company/novexum)
- 💬 [X (formerly Twitter)](https://x.com/tyutinkonstantin)
- 👔 [LinkedIn Page](https://www.linkedin.com/company/novexum)
- 💖 [Support via OpenCollective](https://opencollective.com/novexum)

---

## 🚀 Projects

### 🔷 FPGA Hardware Platforms

- [`nvx.orc-a6x`](https://github.com/Novexum/nvx.orc-a6x) — Artix-7 SDR board with PCIe, DDR3, MEMS, GPS
- `nvx.orc-a7x` — [coming soon] extended version with higher bandwidth and extended RF
- [`nvx.facc-k7`](https://github.com/Novexum/nvx.facc-k7) — Kintex-7 M.2 AI/DSP accelerator with dual DDR3


---

## 📦 Open Licensing

All projects in this organization are released under permissive open-source licenses (e.g. Apache 2.0). Schematics, HDL (Verilog), drivers, and tools are freely available.

> You are free to use, remix, and improve — with attribution and open spirit.

---

## 🛠️ Technologies

- FPGA: Artix-7, Kintex-7 (Xilinx)
- Interfaces: PCIe Gen2, DDR3, MGT, AXI4, SPI, I2C
- Wireless: SDR, mmWave, GPS sync, low-latency links
- AI Acceleration: quantized CNN cores, DSP blocks, pipelined LSTM [in progress]
- Simulation: OpenEMS, Python tools, signal integrity visualization

---

## 💡 Contribute

We welcome contributors and collaborators!

- 🧪 Try the boards and cores
- 🛠 Submit improvements or new HDL modules
- 🧾 Write tutorials, guides or documentation
- 🌍 Translate and localize content
- 💸 Back the project via OpenCollective or Patreon

---

## 🧾 License

Unless otherwise specified, all repositories are under:
