read_verilog -sv testbench/quad_tb.v
prep -top testbench
show quad_enc
sim -n 400 -clock clk -vcd testbench/vcd/quadenc.vcd
