
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000098                       # Number of seconds simulated
sim_ticks                                    98289000                       # Number of ticks simulated
final_tick                                   98289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186668                       # Simulator instruction rate (inst/s)
host_op_rate                                   200107                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62720087                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685288                       # Number of bytes of host memory used
host_seconds                                     1.57                       # Real time elapsed on the host
sim_insts                                      292524                       # Number of instructions simulated
sim_ops                                        313587                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            16896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             6976                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             4544                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             7744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             4544                       # Number of bytes read from this memory
system.physmem.bytes_read::total                61056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         6976                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         7744                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35072                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               318                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               264                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               109                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data                71                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               121                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data                71                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   954                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst           207062845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data           171901230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst            70974371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            46231013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst            78788064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            46231013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               621188536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      207062845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst       70974371                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst       78788064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          356825281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          207062845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data          171901230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst           70974371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           46231013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst           78788064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           46231013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              621188536                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                  38825                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            37798                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              692                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               36726                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  36346                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.965311                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    389                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  56                       # Number of system calls
system.cpu0.numCycles                           98290                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        195694                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      38825                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             36735                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        82279                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1430                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          156                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2092                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  242                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             90919                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.206008                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.966631                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11442     12.58%     12.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     714      0.79%     13.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   36435     40.07%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   42328     46.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               90919                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.395005                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.990986                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7211                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4637                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    78005                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  528                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   538                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 385                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  192                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                197917                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  431                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   538                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7834                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    470                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1728                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    77825                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2524                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                197052                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2413                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             198874                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               911605                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          203021                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               191679                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7168                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1045                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               74013                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              39546                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            35753                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           35709                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    195357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   193622                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              136                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        11631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        90919                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.129610                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.985088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12074     13.28%     13.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2763      3.04%     16.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              37387     41.12%     57.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              38695     42.56%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          90919                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                80555     41.60%     41.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               73755     38.09%     79.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              39303     20.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                193622                       # Type of FU issued
system.cpu0.iq.rate                          1.969905                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            478264                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           200141                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       192577                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                193606                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           35758                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1158                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          452                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   538                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    364                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  109                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             195438                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              374                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                74013                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               39546                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            72                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          465                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 537                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               193003                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                73568                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              616                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           18                       # number of nop insts executed
system.cpu0.iew.exec_refs                      112809                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   37607                       # Number of branches executed
system.cpu0.iew.exec_stores                     39241                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.963608                       # Inst execution rate
system.cpu0.iew.wb_sent                        192693                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       192593                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   113404                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   123619                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.959436                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.917367                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4743                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              515                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        90036                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.117764                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.631854                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        12994     14.43%     14.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        38083     42.30%     56.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1107      1.23%     57.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1685      1.87%     59.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        35890     39.86%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5           95      0.11%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           72      0.08%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           24      0.03%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           86      0.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        90036                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              187433                       # Number of instructions committed
system.cpu0.commit.committedOps                190675                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        111937                       # Number of memory references committed
system.cpu0.commit.loads                        72847                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                     37279                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   153745                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 134                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           78729     41.29%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     41.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          72847     38.20%     79.50% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         39090     20.50%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           190675                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   86                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      285211                       # The number of ROB reads
system.cpu0.rob.rob_writes                     391744                       # The number of ROB writes
system.cpu0.timesIdled                            219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     187433                       # Number of Instructions Simulated
system.cpu0.committedOps                       190675                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.524401                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.524401                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.906939                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.906939                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  195636                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  79371                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                   798391                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  114364                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 113660                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          213.719618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              74028                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              244                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           303.393443                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   213.719618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.417421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.417421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           153656                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          153656                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        37453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          37453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        36670                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         36670                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        74123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           74123                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        74123                       # number of overall hits
system.cpu0.dcache.overall_hits::total          74123                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          161                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2353                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2514                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2514                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      7898490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7898490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    114995500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    114995500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    122893990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    122893990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    122893990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    122893990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        37614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        37614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        39023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        39023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        76637                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        76637                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        76637                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        76637                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004280                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004280                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.060298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060298                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.032804                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032804                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.032804                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032804                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49058.944099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49058.944099                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48871.865703                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48871.865703                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48883.846460                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48883.846460                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48883.846460                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48883.846460                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.dcache.writebacks::total               10                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           51                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2173                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2224                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2224                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          180                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          180                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5289006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5289006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9945000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9945000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15234006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15234006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15234006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15234006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002924                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.004613                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004613                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.003784                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003784                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.003784                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003784                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48081.872727                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48081.872727                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data        55250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        55250                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52531.055172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52531.055172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52531.055172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52531.055172                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               51                       # number of replacements
system.cpu0.icache.tags.tagsinuse          254.942354                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1694                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.982353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   254.942354                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.497934                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.497934                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4524                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4524                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1694                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1694                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1694                       # number of overall hits
system.cpu0.icache.overall_hits::total           1694                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          398                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          398                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          398                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           398                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          398                       # number of overall misses
system.cpu0.icache.overall_misses::total          398                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     20893998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20893998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     20893998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20893998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     20893998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20893998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2092                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2092                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2092                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2092                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2092                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2092                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.190249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.190249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.190249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.190249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.190249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.190249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52497.482412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52497.482412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52497.482412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52497.482412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52497.482412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52497.482412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           58                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           58                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           58                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          340                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          340                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          340                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     17993502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     17993502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     17993502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     17993502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     17993502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     17993502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.162524                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.162524                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.162524                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.162524                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.162524                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.162524                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52922.064706                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52922.064706                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52922.064706                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52922.064706                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52922.064706                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52922.064706                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  20153                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            12487                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2084                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                7362                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   6124                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.183917                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2617                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               727                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           72093                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             21695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         90649                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      20153                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              8741                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        45114                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4252                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          432                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    15042                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  739                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             69376                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.553722                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.400117                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   28600     41.22%     41.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    4588      6.61%     47.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    5361      7.73%     55.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   30827     44.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               69376                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.279542                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.257390                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   19166                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                15261                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    31830                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1204                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1915                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                2642                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  255                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 88103                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  432                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1915                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   21219                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1486                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         13098                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    30977                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  681                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 84048                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                     7                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   142                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands              89818                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               379428                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           92083                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                67447                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   22351                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2440                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13765                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              10837                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1312                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1146                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     75943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               1139                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    72845                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              427                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          14729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        28721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            78                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        69376                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.050003                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.179889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              33335     48.05%     48.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              12544     18.08%     66.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              10190     14.69%     80.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              13307     19.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          69376                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                49278     67.65%     67.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.07%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               13054     17.92%     85.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              10460     14.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 72845                       # Type of FU issued
system.cpu1.iq.rate                          1.010431                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            215492                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            91832                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        69483                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 72845                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             550                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2870                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         1959                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1915                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    990                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  497                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              77101                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1150                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13765                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               10837                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               604                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     6                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            21                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           790                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         1152                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1942                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                70442                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                12739                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2402                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           19                       # number of nop insts executed
system.cpu1.iew.exec_refs                       22558                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   12987                       # Number of branches executed
system.cpu1.iew.exec_stores                      9819                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.977099                       # Inst execution rate
system.cpu1.iew.wb_sent                         69689                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        69483                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    32989                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    53008                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.963797                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.622340                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          14748                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           1061                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1873                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        66503                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.937507                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.493172                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        37951     57.07%     57.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        12884     19.37%     76.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         6983     10.50%     86.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         4827      7.26%     94.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1347      2.03%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          927      1.39%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          772      1.16%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          135      0.20%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          677      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        66503                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               53162                       # Number of instructions committed
system.cpu1.commit.committedOps                 62347                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         19772                       # Number of memory references committed
system.cpu1.commit.loads                        10894                       # Number of loads committed
system.cpu1.commit.membars                        511                       # Number of memory barriers committed
system.cpu1.commit.branches                     11536                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    53688                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1113                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           42528     68.21%     68.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             47      0.08%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          10894     17.47%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          8878     14.24%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            62347                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  677                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      142596                       # The number of ROB reads
system.cpu1.rob.rob_writes                     157071                       # The number of ROB writes
system.cpu1.timesIdled                            108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      53162                       # Number of Instructions Simulated
system.cpu1.committedOps                        62347                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.356100                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.356100                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.737409                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.737409                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   72345                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  42182                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   248450                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   30963                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  28391                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  1092                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements               12                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           66.823145                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              18972                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              130                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           145.938462                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    66.823145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.130514                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.130514                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.230469                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            41425                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           41425                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        11072                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          11072                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         7743                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          7743                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          512                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          512                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          411                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          411                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        18815                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           18815                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        18815                       # number of overall hits
system.cpu1.dcache.overall_hits::total          18815                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          300                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          424                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          424                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           68                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          724                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           724                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          724                       # number of overall misses
system.cpu1.dcache.overall_misses::total          724                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      6395500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      6395500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     15944000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15944000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       958500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       958500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       728500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       728500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     22339500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     22339500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     22339500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     22339500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        11372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        11372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         8167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         8167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          479                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        19539                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        19539                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        19539                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        19539                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026381                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026381                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.051916                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051916                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.074141                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074141                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.141962                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.141962                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.037054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.037054                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037054                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 21318.333333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21318.333333                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 37603.773585                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37603.773585                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 23378.048780                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23378.048780                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10713.235294                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10713.235294                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 30855.662983                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30855.662983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 30855.662983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30855.662983                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu1.dcache.writebacks::total                5                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          102                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          307                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          307                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            7                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          409                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          409                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          198                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          117                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           68                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          315                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      2646000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2646000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      3507500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3507500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       491000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       491000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       530000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6153500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6153500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      6153500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6153500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.017411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.061483                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.061483                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.141962                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.141962                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016122                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13363.636364                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13363.636364                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 29978.632479                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29978.632479                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14441.176471                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14441.176471                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  7794.117647                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7794.117647                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19534.920635                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19534.920635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19534.920635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19534.920635                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              184                       # number of replacements
system.cpu1.icache.tags.tagsinuse          175.623824                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              14539                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              454                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            32.024229                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   175.623824                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.343015                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.343015                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            30538                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           30538                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        14539                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          14539                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        14539                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           14539                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        14539                       # number of overall hits
system.cpu1.icache.overall_hits::total          14539                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          503                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          503                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           503                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          503                       # number of overall misses
system.cpu1.icache.overall_misses::total          503                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     13966953                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13966953                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     13966953                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13966953                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     13966953                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13966953                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        15042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        15042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        15042                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        15042                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        15042                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        15042                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.033440                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033440                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.033440                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033440                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.033440                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033440                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 27767.302187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27767.302187                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 27767.302187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27767.302187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 27767.302187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27767.302187                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           49                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           49                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           49                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          454                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          454                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     11626535                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     11626535                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     11626535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     11626535                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     11626535                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     11626535                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.030182                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030182                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.030182                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030182                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.030182                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030182                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 25609.107930                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25609.107930                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 25609.107930                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25609.107930                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 25609.107930                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25609.107930                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  19833                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            12532                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2057                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                6994                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   5975                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.430369                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   2548                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               681                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           71900                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             21237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         89421                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      19833                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              8523                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        45259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4182                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          437                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    14633                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  724                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             69036                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.534446                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.403815                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   29048     42.08%     42.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    4431      6.42%     48.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    5170      7.49%     55.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   30387     44.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               69036                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.275841                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.243686                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   18659                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                15598                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    31701                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1209                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1869                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                2621                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  247                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 87962                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  439                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1869                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   20663                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1692                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         13289                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    30886                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  637                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 83957                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                     6                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   140                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands              90000                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               378521                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           92036                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                65585                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   24379                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               544                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           543                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2254                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               13628                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              10632                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1236                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1278                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     76217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               1031                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    70139                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1700                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          16652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        39551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            50                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        69036                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.015977                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.041567                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              30020     43.48%     43.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              14777     21.40%     64.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              17355     25.14%     90.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               6884      9.97%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          69036                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   5168     28.32%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     28.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  7701     42.20%     70.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 5379     29.48%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                48110     68.59%     68.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  30      0.04%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               12469     17.78%     86.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               9530     13.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 70139                       # Type of FU issued
system.cpu2.iq.rate                          0.975508                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      18248                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.260169                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            229261                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            93918                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        67304                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 88387                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads             303                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         3100                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         2149                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1869                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   1231                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                  460                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              77266                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              785                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                13628                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               10632                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               533                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           757                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         1181                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1938                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                68076                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                12118                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             2062                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           18                       # number of nop insts executed
system.cpu2.iew.exec_refs                       21366                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   12544                       # Number of branches executed
system.cpu2.iew.exec_stores                      9248                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.946815                       # Inst execution rate
system.cpu2.iew.wb_sent                         67460                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        67304                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    33352                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    55010                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.936078                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.606290                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          16670                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            980                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1835                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        65942                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.918459                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.420508                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        36583     55.48%     55.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        14077     21.35%     76.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         7415     11.24%     88.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         4465      6.77%     94.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1369      2.08%     96.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          616      0.93%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          603      0.91%     98.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          423      0.64%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          391      0.59%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        65942                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               51929                       # Number of instructions committed
system.cpu2.commit.committedOps                 60565                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         19002                       # Number of memory references committed
system.cpu2.commit.loads                        10523                       # Number of loads committed
system.cpu2.commit.membars                        492                       # Number of memory barriers committed
system.cpu2.commit.branches                     11172                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    52111                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                1052                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           41534     68.58%     68.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             29      0.05%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          10523     17.37%     86.00% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          8479     14.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            60565                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  391                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      142539                       # The number of ROB reads
system.cpu2.rob.rob_writes                     157596                       # The number of ROB writes
system.cpu2.timesIdled                            113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      51929                       # Number of Instructions Simulated
system.cpu2.committedOps                        60565                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.384583                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.384583                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.722239                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.722239                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   69657                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  40709                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   239873                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   30331                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  27337                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                   997                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                8                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           70.096151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              19288                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              138                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           139.768116                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    70.096151                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.136907                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.136907                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          130                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            40109                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           40109                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        10836                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          10836                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         7374                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          7374                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          473                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          473                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          383                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          383                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data        18210                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           18210                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        18210                       # number of overall hits
system.cpu2.dcache.overall_hits::total          18210                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          300                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          476                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          476                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           76                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          776                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           776                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          776                       # number of overall misses
system.cpu2.dcache.overall_misses::total          776                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      6418990                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6418990                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     18495000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     18495000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       309000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       309000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1065999                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1065999                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     24913990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     24913990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     24913990                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     24913990                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        11136                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        11136                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         7850                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         7850                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        18986                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        18986                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        18986                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        18986                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.026940                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026940                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.060637                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060637                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.020704                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.020704                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.165577                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.165577                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.040872                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040872                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.040872                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040872                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 21396.633333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21396.633333                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 38855.042017                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38855.042017                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        30900                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        30900                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 14026.302632                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 14026.302632                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 32105.657216                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32105.657216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 32105.657216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32105.657216                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu2.dcache.writebacks::total                2                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          108                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          322                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          322                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          430                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          192                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          154                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      2532008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2532008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      5334500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5334500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       844501                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       844501                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      7866508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      7866508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      7866508                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      7866508                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.017241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.019618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.012422                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.012422                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.165577                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.165577                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.018224                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018224                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.018224                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.018224                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13187.541667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13187.541667                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34639.610390                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 34639.610390                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 18833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11111.855263                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11111.855263                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22735.572254                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22735.572254                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22735.572254                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22735.572254                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              159                       # number of replacements
system.cpu2.icache.tags.tagsinuse          173.658380                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              14148                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              425                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.289412                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   173.658380                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.339177                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.339177                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            29691                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           29691                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        14148                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          14148                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        14148                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           14148                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        14148                       # number of overall hits
system.cpu2.icache.overall_hits::total          14148                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          485                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          485                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          485                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           485                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          485                       # number of overall misses
system.cpu2.icache.overall_misses::total          485                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     15407935                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     15407935                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     15407935                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     15407935                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     15407935                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     15407935                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        14633                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        14633                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        14633                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        14633                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        14633                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        14633                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.033144                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033144                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.033144                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033144                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.033144                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033144                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 31768.938144                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31768.938144                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 31768.938144                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31768.938144                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 31768.938144                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31768.938144                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           60                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           60                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           60                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          425                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          425                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          425                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     12613554                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12613554                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     12613554                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12613554                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     12613554                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12613554                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.029044                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.029044                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.029044                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.029044                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.029044                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.029044                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 29678.950588                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 29678.950588                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 29678.950588                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 29678.950588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 29678.950588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 29678.950588                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   523.988805                       # Cycle average of tags in use
system.l2.tags.total_refs                         651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.961595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.185341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       277.676510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        73.035263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        72.447248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        10.127568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        75.711423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         8.805451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.007995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.010330                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2753                       # Number of tag accesses
system.l2.tags.data_accesses                     2753                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 310                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 249                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  21                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     647                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               17                       # number of Writeback hits
system.l2.Writeback_hits::total                    17                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.demand_hits::cpu0.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  310                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  249                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   21                       # number of demand (read+write) hits
system.l2.demand_hits::total                      647                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  20                       # number of overall hits
system.l2.overall_hits::cpu0.data                  20                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 310                       # number of overall hits
system.l2.overall_hits::cpu1.data                  27                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 249                       # number of overall hits
system.l2.overall_hits::cpu2.data                  21                       # number of overall hits
system.l2.overall_hits::total                     647                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               320                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                90                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               144                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               176                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                25                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   775                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 284                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                320                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                270                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                144                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                176                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                 78                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1059                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               320                       # number of overall misses
system.l2.overall_misses::cpu0.data               270                       # number of overall misses
system.l2.overall_misses::cpu1.inst               144                       # number of overall misses
system.l2.overall_misses::cpu1.data                71                       # number of overall misses
system.l2.overall_misses::cpu2.inst               176                       # number of overall misses
system.l2.overall_misses::cpu2.data                78                       # number of overall misses
system.l2.overall_misses::total                  1059                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17096500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4858000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      7457000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      1083500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      9136500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      1326500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        40958000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      2744500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      2843000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15172000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      3828000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      9136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      4169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         56130000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17096500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14442500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7457000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      3828000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      9136500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      4169500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        56130000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             425                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1422                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           17                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                17                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               47                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               284                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              340                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              454                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               98                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               99                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1706                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             340                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             454                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              98                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              99                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1706                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.818182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.317181                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.425532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.414118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.543478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.545007                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.974359                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.957447                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.317181                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.724490                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.414118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.787879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620750                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.317181                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.724490                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.414118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.787879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620750                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53426.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 51784.722222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        54175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51911.931818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        53060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52849.032258                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53247.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53813.725490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53641.509434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53422.535211                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53426.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53490.740741                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 51784.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53915.492958                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51911.931818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53455.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53002.832861                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53426.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53490.740741                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 51784.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53915.492958                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51911.931818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53455.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53002.832861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                105                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 105                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                105                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              670                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            284                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data            71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              954                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13046000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3544500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      4443000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       838000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4938500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       756000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     27566000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       285000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data      1539000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1824000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data       163500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       407498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       570998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7341500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      2111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      2185500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11638500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13046000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     10886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      4443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      2949500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4938500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      2941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     39204500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13046000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     10886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      4443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      2949500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4938500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      2941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     39204500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.935294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.763636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.240088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.425532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.284706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.391304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.471167                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.974359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.957447                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.935294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.910345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.240088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.724490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.284706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.717172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.559203                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.935294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.910345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.240088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.724490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.284706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.717172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.559203                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41025.157233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42196.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40761.467890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        41900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40814.049587                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        42000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41143.283582                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data        40500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40533.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        40875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40749.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40785.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40786.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 41401.960784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41235.849057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40980.633803                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41025.157233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41234.848485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40761.467890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 41542.253521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40814.049587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 41429.577465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41094.863732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41025.157233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41234.848485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40761.467890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 41542.253521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40814.049587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 41429.577465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41094.863732                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 670                       # Transaction distribution
system.membus.trans_dist::ReadResp                670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              164                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            139                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              59                       # Transaction distribution
system.membus.trans_dist::ReadExReq               284                       # Transaction distribution
system.membus.trans_dist::ReadExResp              284                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         2270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        61056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              244                       # Total snoops (count)
system.membus.snoop_fanout::samples              1396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1396                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1697717                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5253501                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1758                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1758                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             166                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            308                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         6592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        27200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         6464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 110272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             583                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2370    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2370                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1202499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            510998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            437994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            698465                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            491000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            664446                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            471491                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
