#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 28 02:12:13 2020
# Process ID: 8788
# Current directory: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/Gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9324 C:\Users\danie\Documents\Implementaciones_FPGA\Repaso_Vivado\Gpio\Gpio.xpr
# Log file: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/Gpio/vivado.log
# Journal file: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/Gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/Gpio/Gpio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/danie/Documents/Repaso_VIVADO/Gpio' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 765.340 ; gain = 129.066
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/led_control_desing.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - board_leds_4b
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - board_sw_2b
Successfully read diagram <led_control_desing> from BD file <C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/Gpio/Gpio.srcs/sources_1/bd/led_control_desing/led_control_desing.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.133 ; gain = 12.496
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 28 02:14:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/Gpio/Gpio.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 28 02:21:06 2020...
