{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741785505571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741785505571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 12 07:18:25 2025 " "Processing started: Wed Mar 12 07:18:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741785505571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785505571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RippleCarryAdder4b -c RippleCarryAdder4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off RippleCarryAdder4b -c RippleCarryAdder4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785505572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741785505865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741785505865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripplecarryadder4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder4b-Structural " "Found design unit 1: RippleCarryAdder4b-Structural" {  } { { "RippleCarryAdder4b.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder4b.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514115 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder4b " "Found entity 1: RippleCarryAdder4b" {  } { { "RippleCarryAdder4b.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder4b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785514115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripplecarryadder1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder1b-gate_level " "Found design unit 1: RippleCarryAdder1b-gate_level" {  } { { "RippleCarryAdder1b.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder1b.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514116 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder1b " "Found entity 1: RippleCarryAdder1b" {  } { { "RippleCarryAdder1b.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder1b.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785514116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryadder4b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripplecarryadder4b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder4b_tb-behavior " "Found design unit 1: RippleCarryAdder4b_tb-behavior" {  } { { "RippleCarryAdder4b_tb.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder4b_tb.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514118 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder4b_tb " "Found entity 1: RippleCarryAdder4b_tb" {  } { { "RippleCarryAdder4b_tb.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder4b_tb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785514118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDecoder-Behavioral " "Found design unit 1: SevenSegmentDecoder-Behavioral" {  } { { "SevenSegmentDecoder.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/SevenSegmentDecoder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514119 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDecoder " "Found entity 1: SevenSegmentDecoder" {  } { { "SevenSegmentDecoder.vhd" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/SevenSegmentDecoder.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785514119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785514119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RippleCarryAdder4b " "Elaborating entity \"RippleCarryAdder4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741785514141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder1b RippleCarryAdder1b:RCA1 " "Elaborating entity \"RippleCarryAdder1b\" for hierarchy \"RippleCarryAdder1b:RCA1\"" {  } { { "RippleCarryAdder4b.vhd" "RCA1" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder4b.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785514142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDecoder SevenSegmentDecoder:DECODER " "Elaborating entity \"SevenSegmentDecoder\" for hierarchy \"SevenSegmentDecoder:DECODER\"" {  } { { "RippleCarryAdder4b.vhd" "DECODER" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #2/RippleCarryAdder4b.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785514151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741785514571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741785514790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785514790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741785514817 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741785514817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741785514817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741785514817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741785514841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 12 07:18:34 2025 " "Processing ended: Wed Mar 12 07:18:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741785514841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741785514841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741785514841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785514841 ""}
