
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Mon Aug 20 15:48:47 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyte'
INFO: [HLS 200-10] Creating and opening project '/home/iavendano/pynq-copter/pynqcopter/ip/multibyte/multibyte'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'multibyte.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'multibyte.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/multibyte/multibyte/multibyte'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[1]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyte/multibyte/multibyte/csim/build'
   Compiling ../../../../multibyte.cpp in debug mode
   Compiling ../../../../main.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyte/multibyte/multibyte/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'multibyte.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 111471 ; free virtual = 501897
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 111480 ; free virtual = 501908
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:173).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:157).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:151).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:145).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:138).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<1750ull, 100000000ull>' into 'multibyte' (multibyte.cpp:167).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte' (multibyte.cpp:228).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte' (multibyte.cpp:217).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte' (multibyte.cpp:208).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 360.219 ; gain = 13.656 ; free physical = 111451 ; free virtual = 501881
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 360.219 ; gain = 13.656 ; free physical = 111464 ; free virtual = 501894
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 111436 ; free virtual = 501870
WARNING: [XFORM 203-803] Cannot bundle argument 'iic' to m_axi port 'CTRL' since its offset mode is off.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 111431 ; free virtual = 501865
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multibyte' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multibyte'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.04 seconds; current allocated memory: 84.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 85.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multibyte'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/CTRL' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/pressure_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/pressure_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/pressure_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/temperature_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/temperature_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/temperature_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/stateSetUp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/state' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/stateDataReads' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/dig_T1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/dig_P9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/pressureRaw' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/temperatureRaw' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/trimVal24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multibyte' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'firstSample' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'pressure_lsb', 'pressure_xlsb', 'temperature_msb', 'temperature_lsb', 'temperature_xlsb', 'stateSetUp', 'state', 'stateDataReads', 'dig_T1', 'dig_P9', 'pressureRaw', 'temperatureRaw', 'trimVal1', 'trimVal2', 'trimVal3', 'trimVal4', 'trimVal5', 'trimVal6', 'trimVal23' and 'trimVal24' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'multibyte_sensorData' to 'multibyte_sensorDbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'multibyte'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 88.400 MB.
INFO: [RTMG 210-278] Implementing memory 'multibyte_sensorDbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 111394 ; free virtual = 501836
INFO: [SYSC 207-301] Generating SystemC RTL for multibyte.
INFO: [VHDL 208-304] Generating VHDL RTL for multibyte.
INFO: [VLOG 209-307] Generating Verilog RTL for multibyte.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 20 15:49:34 2018...
INFO: [HLS 200-112] Total elapsed time: 71.34 seconds; peak allocated memory: 88.400 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Aug 20 15:49:58 2018...
