

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp5'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp5     |       69|       69|         7|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     187|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     187|      99|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_93_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln37_fu_87_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  31|          15|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_32                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1_reg_146                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_14_reg_141                  |  32|   0|   32|          0|
    |empty_reg_136                     |  32|   0|   32|          0|
    |i_fu_32                           |   7|   0|    7|          0|
    |zext_ln37_reg_121                 |   7|   0|   64|         57|
    |zext_ln37_reg_121                 |  64|  32|   64|         57|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 187|  32|  244|        114|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|grp_fu_375_p_din0    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|grp_fu_375_p_din1    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|grp_fu_375_p_opcode  |  out|    2|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|grp_fu_375_p_dout0   |   in|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|grp_fu_375_p_ce      |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp5|  return value|
|tmp1_address0        |  out|    6|   ap_memory|                  tmp1|         array|
|tmp1_ce0             |  out|    1|   ap_memory|                  tmp1|         array|
|tmp1_q0              |   in|   32|   ap_memory|                  tmp1|         array|
|tmp2_address0        |  out|    6|   ap_memory|                  tmp2|         array|
|tmp2_ce0             |  out|    1|   ap_memory|                  tmp2|         array|
|tmp2_q0              |   in|   32|   ap_memory|                  tmp2|         array|
|buff_y_out_address0  |  out|    6|   ap_memory|            buff_y_out|         array|
|buff_y_out_ce0       |  out|    1|   ap_memory|            buff_y_out|         array|
|buff_y_out_we0       |  out|    1|   ap_memory|            buff_y_out|         array|
|buff_y_out_d0        |  out|   32|   ap_memory|            buff_y_out|         array|
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/gesummv.c:6]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/gesummv.c:6]   --->   Operation 11 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/gesummv.c:37]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%icmp_ln37 = icmp_eq  i7 %i_2, i7 64" [src/gesummv.c:37]   --->   Operation 14 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln37 = add i7 %i_2, i7 1" [src/gesummv.c:37]   --->   Operation 15 'add' 'add_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc85.split, void %for.inc95.preheader.exitStub" [src/gesummv.c:37]   --->   Operation 16 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %i_2" [src/gesummv.c:37]   --->   Operation 17 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln37" [src/gesummv.c:38]   --->   Operation 18 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/gesummv.c:38]   --->   Operation 19 'load' 'empty' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln37" [src/gesummv.c:38]   --->   Operation 20 'getelementptr' 'tmp2_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%empty_14 = load i6 %tmp2_addr" [src/gesummv.c:38]   --->   Operation 21 'load' 'empty_14' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln37, i7 %i" [src/gesummv.c:6]   --->   Operation 22 'store' 'store_ln6' <Predicate = (!icmp_ln37)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/gesummv.c:38]   --->   Operation 23 'load' 'empty' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%empty_14 = load i6 %tmp2_addr" [src/gesummv.c:38]   --->   Operation 24 'load' 'empty_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 25 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %empty, i32 %empty_14" [src/gesummv.c:38]   --->   Operation 25 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 26 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %empty, i32 %empty_14" [src/gesummv.c:38]   --->   Operation 26 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 27 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %empty, i32 %empty_14" [src/gesummv.c:38]   --->   Operation 27 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 28 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %empty, i32 %empty_14" [src/gesummv.c:38]   --->   Operation 28 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/gesummv.c:6]   --->   Operation 29 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/gesummv.c:6]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/gesummv.c:37]   --->   Operation 31 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln37" [src/gesummv.c:38]   --->   Operation 32 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %add1, i6 %buff_y_out_addr" [src/gesummv.c:38]   --->   Operation 33 'store' 'store_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc85" [src/gesummv.c:37]   --->   Operation 34 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000000]
store_ln6             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
i_2                   (load             ) [ 00000000]
icmp_ln37             (icmp             ) [ 01111110]
add_ln37              (add              ) [ 00000000]
br_ln37               (br               ) [ 00000000]
zext_ln37             (zext             ) [ 01111111]
tmp1_addr             (getelementptr    ) [ 01100000]
tmp2_addr             (getelementptr    ) [ 01100000]
store_ln6             (store            ) [ 00000000]
empty                 (load             ) [ 01011110]
empty_14              (load             ) [ 01011110]
add1                  (fadd             ) [ 01000001]
specpipeline_ln6      (specpipeline     ) [ 00000000]
speclooptripcount_ln6 (speclooptripcount) [ 00000000]
specloopname_ln37     (specloopname     ) [ 00000000]
buff_y_out_addr       (getelementptr    ) [ 00000000]
store_ln38            (store            ) [ 00000000]
br_ln37               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_y_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp1_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="7" slack="0"/>
<pin id="40" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="6" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="tmp2_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="7" slack="0"/>
<pin id="53" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp2_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buff_y_out_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="6"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/7 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln38_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="1"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln6_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_2_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln37_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln37_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln37_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln6_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="7" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln37_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="5"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="121" class="1005" name="zext_ln37_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="6"/>
<pin id="123" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp1_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="1"/>
<pin id="128" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp2_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_addr "/>
</bind>
</comp>

<comp id="136" class="1005" name="empty_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="141" class="1005" name="empty_14_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="146" class="1005" name="add1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="109"><net_src comp="93" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="32" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="87" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="99" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="129"><net_src comp="36" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="134"><net_src comp="49" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="139"><net_src comp="43" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="144"><net_src comp="56" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="149"><net_src comp="75" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_y_out | {7 }
 - Input state : 
	Port: gesummv_Pipeline_lp5 : tmp1 | {1 2 }
	Port: gesummv_Pipeline_lp5 : tmp2 | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		i_2 : 1
		icmp_ln37 : 2
		add_ln37 : 2
		br_ln37 : 3
		zext_ln37 : 2
		tmp1_addr : 3
		empty : 4
		tmp2_addr : 3
		empty_14 : 4
		store_ln6 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln38 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fadd   |    grp_fu_75    |    2    |   227   |   214   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln37_fu_87 |    0    |    0    |    14   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln37_fu_93 |    0    |    0    |    14   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln37_fu_99 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    2    |   227   |   242   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   add1_reg_146  |   32   |
| empty_14_reg_141|   32   |
|  empty_reg_136  |   32   |
|    i_reg_110    |    7   |
|icmp_ln37_reg_117|    1   |
|tmp1_addr_reg_126|    6   |
|tmp2_addr_reg_131|    6   |
|zext_ln37_reg_121|   64   |
+-----------------+--------+
|      Total      |   180  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_56 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   242  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   407  |   260  |
+-----------+--------+--------+--------+--------+
