vhdtdtfi -lib work clk1hz.vhd -prj Clock_24 -o clk1hz.spl -module clk1hz -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w clk1hz.spl /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/clk1hz.sym 
