// Seed: 232500922
module module_0 ();
  id_1(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4
    , id_12,
    input wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wor id_8,
    output tri0 id_9,
    output wire id_10
);
  wand id_13;
  assign id_10 = 1 - 1;
  always begin
    id_12[1] <= 1;
  end
  assign id_7 = id_5;
  tri0 id_14 = 1'd0;
  assign id_13 = 1'd0;
  module_0();
  wire id_15;
endmodule
