<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="Source to the Rust file `/home/travis/.cargo/registry/src/github.com-1ecc6299db9ec823/raw-cpuid-2.0.0/src/lib.rs`.">
    <meta name="keywords" content="rust, rustlang, rust-lang">

    <title>lib.rs.html -- source</title>

    <link rel="stylesheet" type="text/css" href="../../rustdoc.css">
    <link rel="stylesheet" type="text/css" href="../../main.css">
    

    
    
</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <nav class="sidebar">
        
        
    </nav>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press ‘S’ to search, ‘?’ for more options…"
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content source"><pre class="line-numbers"><span id="1">   1</span>
<span id="2">   2</span>
<span id="3">   3</span>
<span id="4">   4</span>
<span id="5">   5</span>
<span id="6">   6</span>
<span id="7">   7</span>
<span id="8">   8</span>
<span id="9">   9</span>
<span id="10">  10</span>
<span id="11">  11</span>
<span id="12">  12</span>
<span id="13">  13</span>
<span id="14">  14</span>
<span id="15">  15</span>
<span id="16">  16</span>
<span id="17">  17</span>
<span id="18">  18</span>
<span id="19">  19</span>
<span id="20">  20</span>
<span id="21">  21</span>
<span id="22">  22</span>
<span id="23">  23</span>
<span id="24">  24</span>
<span id="25">  25</span>
<span id="26">  26</span>
<span id="27">  27</span>
<span id="28">  28</span>
<span id="29">  29</span>
<span id="30">  30</span>
<span id="31">  31</span>
<span id="32">  32</span>
<span id="33">  33</span>
<span id="34">  34</span>
<span id="35">  35</span>
<span id="36">  36</span>
<span id="37">  37</span>
<span id="38">  38</span>
<span id="39">  39</span>
<span id="40">  40</span>
<span id="41">  41</span>
<span id="42">  42</span>
<span id="43">  43</span>
<span id="44">  44</span>
<span id="45">  45</span>
<span id="46">  46</span>
<span id="47">  47</span>
<span id="48">  48</span>
<span id="49">  49</span>
<span id="50">  50</span>
<span id="51">  51</span>
<span id="52">  52</span>
<span id="53">  53</span>
<span id="54">  54</span>
<span id="55">  55</span>
<span id="56">  56</span>
<span id="57">  57</span>
<span id="58">  58</span>
<span id="59">  59</span>
<span id="60">  60</span>
<span id="61">  61</span>
<span id="62">  62</span>
<span id="63">  63</span>
<span id="64">  64</span>
<span id="65">  65</span>
<span id="66">  66</span>
<span id="67">  67</span>
<span id="68">  68</span>
<span id="69">  69</span>
<span id="70">  70</span>
<span id="71">  71</span>
<span id="72">  72</span>
<span id="73">  73</span>
<span id="74">  74</span>
<span id="75">  75</span>
<span id="76">  76</span>
<span id="77">  77</span>
<span id="78">  78</span>
<span id="79">  79</span>
<span id="80">  80</span>
<span id="81">  81</span>
<span id="82">  82</span>
<span id="83">  83</span>
<span id="84">  84</span>
<span id="85">  85</span>
<span id="86">  86</span>
<span id="87">  87</span>
<span id="88">  88</span>
<span id="89">  89</span>
<span id="90">  90</span>
<span id="91">  91</span>
<span id="92">  92</span>
<span id="93">  93</span>
<span id="94">  94</span>
<span id="95">  95</span>
<span id="96">  96</span>
<span id="97">  97</span>
<span id="98">  98</span>
<span id="99">  99</span>
<span id="100"> 100</span>
<span id="101"> 101</span>
<span id="102"> 102</span>
<span id="103"> 103</span>
<span id="104"> 104</span>
<span id="105"> 105</span>
<span id="106"> 106</span>
<span id="107"> 107</span>
<span id="108"> 108</span>
<span id="109"> 109</span>
<span id="110"> 110</span>
<span id="111"> 111</span>
<span id="112"> 112</span>
<span id="113"> 113</span>
<span id="114"> 114</span>
<span id="115"> 115</span>
<span id="116"> 116</span>
<span id="117"> 117</span>
<span id="118"> 118</span>
<span id="119"> 119</span>
<span id="120"> 120</span>
<span id="121"> 121</span>
<span id="122"> 122</span>
<span id="123"> 123</span>
<span id="124"> 124</span>
<span id="125"> 125</span>
<span id="126"> 126</span>
<span id="127"> 127</span>
<span id="128"> 128</span>
<span id="129"> 129</span>
<span id="130"> 130</span>
<span id="131"> 131</span>
<span id="132"> 132</span>
<span id="133"> 133</span>
<span id="134"> 134</span>
<span id="135"> 135</span>
<span id="136"> 136</span>
<span id="137"> 137</span>
<span id="138"> 138</span>
<span id="139"> 139</span>
<span id="140"> 140</span>
<span id="141"> 141</span>
<span id="142"> 142</span>
<span id="143"> 143</span>
<span id="144"> 144</span>
<span id="145"> 145</span>
<span id="146"> 146</span>
<span id="147"> 147</span>
<span id="148"> 148</span>
<span id="149"> 149</span>
<span id="150"> 150</span>
<span id="151"> 151</span>
<span id="152"> 152</span>
<span id="153"> 153</span>
<span id="154"> 154</span>
<span id="155"> 155</span>
<span id="156"> 156</span>
<span id="157"> 157</span>
<span id="158"> 158</span>
<span id="159"> 159</span>
<span id="160"> 160</span>
<span id="161"> 161</span>
<span id="162"> 162</span>
<span id="163"> 163</span>
<span id="164"> 164</span>
<span id="165"> 165</span>
<span id="166"> 166</span>
<span id="167"> 167</span>
<span id="168"> 168</span>
<span id="169"> 169</span>
<span id="170"> 170</span>
<span id="171"> 171</span>
<span id="172"> 172</span>
<span id="173"> 173</span>
<span id="174"> 174</span>
<span id="175"> 175</span>
<span id="176"> 176</span>
<span id="177"> 177</span>
<span id="178"> 178</span>
<span id="179"> 179</span>
<span id="180"> 180</span>
<span id="181"> 181</span>
<span id="182"> 182</span>
<span id="183"> 183</span>
<span id="184"> 184</span>
<span id="185"> 185</span>
<span id="186"> 186</span>
<span id="187"> 187</span>
<span id="188"> 188</span>
<span id="189"> 189</span>
<span id="190"> 190</span>
<span id="191"> 191</span>
<span id="192"> 192</span>
<span id="193"> 193</span>
<span id="194"> 194</span>
<span id="195"> 195</span>
<span id="196"> 196</span>
<span id="197"> 197</span>
<span id="198"> 198</span>
<span id="199"> 199</span>
<span id="200"> 200</span>
<span id="201"> 201</span>
<span id="202"> 202</span>
<span id="203"> 203</span>
<span id="204"> 204</span>
<span id="205"> 205</span>
<span id="206"> 206</span>
<span id="207"> 207</span>
<span id="208"> 208</span>
<span id="209"> 209</span>
<span id="210"> 210</span>
<span id="211"> 211</span>
<span id="212"> 212</span>
<span id="213"> 213</span>
<span id="214"> 214</span>
<span id="215"> 215</span>
<span id="216"> 216</span>
<span id="217"> 217</span>
<span id="218"> 218</span>
<span id="219"> 219</span>
<span id="220"> 220</span>
<span id="221"> 221</span>
<span id="222"> 222</span>
<span id="223"> 223</span>
<span id="224"> 224</span>
<span id="225"> 225</span>
<span id="226"> 226</span>
<span id="227"> 227</span>
<span id="228"> 228</span>
<span id="229"> 229</span>
<span id="230"> 230</span>
<span id="231"> 231</span>
<span id="232"> 232</span>
<span id="233"> 233</span>
<span id="234"> 234</span>
<span id="235"> 235</span>
<span id="236"> 236</span>
<span id="237"> 237</span>
<span id="238"> 238</span>
<span id="239"> 239</span>
<span id="240"> 240</span>
<span id="241"> 241</span>
<span id="242"> 242</span>
<span id="243"> 243</span>
<span id="244"> 244</span>
<span id="245"> 245</span>
<span id="246"> 246</span>
<span id="247"> 247</span>
<span id="248"> 248</span>
<span id="249"> 249</span>
<span id="250"> 250</span>
<span id="251"> 251</span>
<span id="252"> 252</span>
<span id="253"> 253</span>
<span id="254"> 254</span>
<span id="255"> 255</span>
<span id="256"> 256</span>
<span id="257"> 257</span>
<span id="258"> 258</span>
<span id="259"> 259</span>
<span id="260"> 260</span>
<span id="261"> 261</span>
<span id="262"> 262</span>
<span id="263"> 263</span>
<span id="264"> 264</span>
<span id="265"> 265</span>
<span id="266"> 266</span>
<span id="267"> 267</span>
<span id="268"> 268</span>
<span id="269"> 269</span>
<span id="270"> 270</span>
<span id="271"> 271</span>
<span id="272"> 272</span>
<span id="273"> 273</span>
<span id="274"> 274</span>
<span id="275"> 275</span>
<span id="276"> 276</span>
<span id="277"> 277</span>
<span id="278"> 278</span>
<span id="279"> 279</span>
<span id="280"> 280</span>
<span id="281"> 281</span>
<span id="282"> 282</span>
<span id="283"> 283</span>
<span id="284"> 284</span>
<span id="285"> 285</span>
<span id="286"> 286</span>
<span id="287"> 287</span>
<span id="288"> 288</span>
<span id="289"> 289</span>
<span id="290"> 290</span>
<span id="291"> 291</span>
<span id="292"> 292</span>
<span id="293"> 293</span>
<span id="294"> 294</span>
<span id="295"> 295</span>
<span id="296"> 296</span>
<span id="297"> 297</span>
<span id="298"> 298</span>
<span id="299"> 299</span>
<span id="300"> 300</span>
<span id="301"> 301</span>
<span id="302"> 302</span>
<span id="303"> 303</span>
<span id="304"> 304</span>
<span id="305"> 305</span>
<span id="306"> 306</span>
<span id="307"> 307</span>
<span id="308"> 308</span>
<span id="309"> 309</span>
<span id="310"> 310</span>
<span id="311"> 311</span>
<span id="312"> 312</span>
<span id="313"> 313</span>
<span id="314"> 314</span>
<span id="315"> 315</span>
<span id="316"> 316</span>
<span id="317"> 317</span>
<span id="318"> 318</span>
<span id="319"> 319</span>
<span id="320"> 320</span>
<span id="321"> 321</span>
<span id="322"> 322</span>
<span id="323"> 323</span>
<span id="324"> 324</span>
<span id="325"> 325</span>
<span id="326"> 326</span>
<span id="327"> 327</span>
<span id="328"> 328</span>
<span id="329"> 329</span>
<span id="330"> 330</span>
<span id="331"> 331</span>
<span id="332"> 332</span>
<span id="333"> 333</span>
<span id="334"> 334</span>
<span id="335"> 335</span>
<span id="336"> 336</span>
<span id="337"> 337</span>
<span id="338"> 338</span>
<span id="339"> 339</span>
<span id="340"> 340</span>
<span id="341"> 341</span>
<span id="342"> 342</span>
<span id="343"> 343</span>
<span id="344"> 344</span>
<span id="345"> 345</span>
<span id="346"> 346</span>
<span id="347"> 347</span>
<span id="348"> 348</span>
<span id="349"> 349</span>
<span id="350"> 350</span>
<span id="351"> 351</span>
<span id="352"> 352</span>
<span id="353"> 353</span>
<span id="354"> 354</span>
<span id="355"> 355</span>
<span id="356"> 356</span>
<span id="357"> 357</span>
<span id="358"> 358</span>
<span id="359"> 359</span>
<span id="360"> 360</span>
<span id="361"> 361</span>
<span id="362"> 362</span>
<span id="363"> 363</span>
<span id="364"> 364</span>
<span id="365"> 365</span>
<span id="366"> 366</span>
<span id="367"> 367</span>
<span id="368"> 368</span>
<span id="369"> 369</span>
<span id="370"> 370</span>
<span id="371"> 371</span>
<span id="372"> 372</span>
<span id="373"> 373</span>
<span id="374"> 374</span>
<span id="375"> 375</span>
<span id="376"> 376</span>
<span id="377"> 377</span>
<span id="378"> 378</span>
<span id="379"> 379</span>
<span id="380"> 380</span>
<span id="381"> 381</span>
<span id="382"> 382</span>
<span id="383"> 383</span>
<span id="384"> 384</span>
<span id="385"> 385</span>
<span id="386"> 386</span>
<span id="387"> 387</span>
<span id="388"> 388</span>
<span id="389"> 389</span>
<span id="390"> 390</span>
<span id="391"> 391</span>
<span id="392"> 392</span>
<span id="393"> 393</span>
<span id="394"> 394</span>
<span id="395"> 395</span>
<span id="396"> 396</span>
<span id="397"> 397</span>
<span id="398"> 398</span>
<span id="399"> 399</span>
<span id="400"> 400</span>
<span id="401"> 401</span>
<span id="402"> 402</span>
<span id="403"> 403</span>
<span id="404"> 404</span>
<span id="405"> 405</span>
<span id="406"> 406</span>
<span id="407"> 407</span>
<span id="408"> 408</span>
<span id="409"> 409</span>
<span id="410"> 410</span>
<span id="411"> 411</span>
<span id="412"> 412</span>
<span id="413"> 413</span>
<span id="414"> 414</span>
<span id="415"> 415</span>
<span id="416"> 416</span>
<span id="417"> 417</span>
<span id="418"> 418</span>
<span id="419"> 419</span>
<span id="420"> 420</span>
<span id="421"> 421</span>
<span id="422"> 422</span>
<span id="423"> 423</span>
<span id="424"> 424</span>
<span id="425"> 425</span>
<span id="426"> 426</span>
<span id="427"> 427</span>
<span id="428"> 428</span>
<span id="429"> 429</span>
<span id="430"> 430</span>
<span id="431"> 431</span>
<span id="432"> 432</span>
<span id="433"> 433</span>
<span id="434"> 434</span>
<span id="435"> 435</span>
<span id="436"> 436</span>
<span id="437"> 437</span>
<span id="438"> 438</span>
<span id="439"> 439</span>
<span id="440"> 440</span>
<span id="441"> 441</span>
<span id="442"> 442</span>
<span id="443"> 443</span>
<span id="444"> 444</span>
<span id="445"> 445</span>
<span id="446"> 446</span>
<span id="447"> 447</span>
<span id="448"> 448</span>
<span id="449"> 449</span>
<span id="450"> 450</span>
<span id="451"> 451</span>
<span id="452"> 452</span>
<span id="453"> 453</span>
<span id="454"> 454</span>
<span id="455"> 455</span>
<span id="456"> 456</span>
<span id="457"> 457</span>
<span id="458"> 458</span>
<span id="459"> 459</span>
<span id="460"> 460</span>
<span id="461"> 461</span>
<span id="462"> 462</span>
<span id="463"> 463</span>
<span id="464"> 464</span>
<span id="465"> 465</span>
<span id="466"> 466</span>
<span id="467"> 467</span>
<span id="468"> 468</span>
<span id="469"> 469</span>
<span id="470"> 470</span>
<span id="471"> 471</span>
<span id="472"> 472</span>
<span id="473"> 473</span>
<span id="474"> 474</span>
<span id="475"> 475</span>
<span id="476"> 476</span>
<span id="477"> 477</span>
<span id="478"> 478</span>
<span id="479"> 479</span>
<span id="480"> 480</span>
<span id="481"> 481</span>
<span id="482"> 482</span>
<span id="483"> 483</span>
<span id="484"> 484</span>
<span id="485"> 485</span>
<span id="486"> 486</span>
<span id="487"> 487</span>
<span id="488"> 488</span>
<span id="489"> 489</span>
<span id="490"> 490</span>
<span id="491"> 491</span>
<span id="492"> 492</span>
<span id="493"> 493</span>
<span id="494"> 494</span>
<span id="495"> 495</span>
<span id="496"> 496</span>
<span id="497"> 497</span>
<span id="498"> 498</span>
<span id="499"> 499</span>
<span id="500"> 500</span>
<span id="501"> 501</span>
<span id="502"> 502</span>
<span id="503"> 503</span>
<span id="504"> 504</span>
<span id="505"> 505</span>
<span id="506"> 506</span>
<span id="507"> 507</span>
<span id="508"> 508</span>
<span id="509"> 509</span>
<span id="510"> 510</span>
<span id="511"> 511</span>
<span id="512"> 512</span>
<span id="513"> 513</span>
<span id="514"> 514</span>
<span id="515"> 515</span>
<span id="516"> 516</span>
<span id="517"> 517</span>
<span id="518"> 518</span>
<span id="519"> 519</span>
<span id="520"> 520</span>
<span id="521"> 521</span>
<span id="522"> 522</span>
<span id="523"> 523</span>
<span id="524"> 524</span>
<span id="525"> 525</span>
<span id="526"> 526</span>
<span id="527"> 527</span>
<span id="528"> 528</span>
<span id="529"> 529</span>
<span id="530"> 530</span>
<span id="531"> 531</span>
<span id="532"> 532</span>
<span id="533"> 533</span>
<span id="534"> 534</span>
<span id="535"> 535</span>
<span id="536"> 536</span>
<span id="537"> 537</span>
<span id="538"> 538</span>
<span id="539"> 539</span>
<span id="540"> 540</span>
<span id="541"> 541</span>
<span id="542"> 542</span>
<span id="543"> 543</span>
<span id="544"> 544</span>
<span id="545"> 545</span>
<span id="546"> 546</span>
<span id="547"> 547</span>
<span id="548"> 548</span>
<span id="549"> 549</span>
<span id="550"> 550</span>
<span id="551"> 551</span>
<span id="552"> 552</span>
<span id="553"> 553</span>
<span id="554"> 554</span>
<span id="555"> 555</span>
<span id="556"> 556</span>
<span id="557"> 557</span>
<span id="558"> 558</span>
<span id="559"> 559</span>
<span id="560"> 560</span>
<span id="561"> 561</span>
<span id="562"> 562</span>
<span id="563"> 563</span>
<span id="564"> 564</span>
<span id="565"> 565</span>
<span id="566"> 566</span>
<span id="567"> 567</span>
<span id="568"> 568</span>
<span id="569"> 569</span>
<span id="570"> 570</span>
<span id="571"> 571</span>
<span id="572"> 572</span>
<span id="573"> 573</span>
<span id="574"> 574</span>
<span id="575"> 575</span>
<span id="576"> 576</span>
<span id="577"> 577</span>
<span id="578"> 578</span>
<span id="579"> 579</span>
<span id="580"> 580</span>
<span id="581"> 581</span>
<span id="582"> 582</span>
<span id="583"> 583</span>
<span id="584"> 584</span>
<span id="585"> 585</span>
<span id="586"> 586</span>
<span id="587"> 587</span>
<span id="588"> 588</span>
<span id="589"> 589</span>
<span id="590"> 590</span>
<span id="591"> 591</span>
<span id="592"> 592</span>
<span id="593"> 593</span>
<span id="594"> 594</span>
<span id="595"> 595</span>
<span id="596"> 596</span>
<span id="597"> 597</span>
<span id="598"> 598</span>
<span id="599"> 599</span>
<span id="600"> 600</span>
<span id="601"> 601</span>
<span id="602"> 602</span>
<span id="603"> 603</span>
<span id="604"> 604</span>
<span id="605"> 605</span>
<span id="606"> 606</span>
<span id="607"> 607</span>
<span id="608"> 608</span>
<span id="609"> 609</span>
<span id="610"> 610</span>
<span id="611"> 611</span>
<span id="612"> 612</span>
<span id="613"> 613</span>
<span id="614"> 614</span>
<span id="615"> 615</span>
<span id="616"> 616</span>
<span id="617"> 617</span>
<span id="618"> 618</span>
<span id="619"> 619</span>
<span id="620"> 620</span>
<span id="621"> 621</span>
<span id="622"> 622</span>
<span id="623"> 623</span>
<span id="624"> 624</span>
<span id="625"> 625</span>
<span id="626"> 626</span>
<span id="627"> 627</span>
<span id="628"> 628</span>
<span id="629"> 629</span>
<span id="630"> 630</span>
<span id="631"> 631</span>
<span id="632"> 632</span>
<span id="633"> 633</span>
<span id="634"> 634</span>
<span id="635"> 635</span>
<span id="636"> 636</span>
<span id="637"> 637</span>
<span id="638"> 638</span>
<span id="639"> 639</span>
<span id="640"> 640</span>
<span id="641"> 641</span>
<span id="642"> 642</span>
<span id="643"> 643</span>
<span id="644"> 644</span>
<span id="645"> 645</span>
<span id="646"> 646</span>
<span id="647"> 647</span>
<span id="648"> 648</span>
<span id="649"> 649</span>
<span id="650"> 650</span>
<span id="651"> 651</span>
<span id="652"> 652</span>
<span id="653"> 653</span>
<span id="654"> 654</span>
<span id="655"> 655</span>
<span id="656"> 656</span>
<span id="657"> 657</span>
<span id="658"> 658</span>
<span id="659"> 659</span>
<span id="660"> 660</span>
<span id="661"> 661</span>
<span id="662"> 662</span>
<span id="663"> 663</span>
<span id="664"> 664</span>
<span id="665"> 665</span>
<span id="666"> 666</span>
<span id="667"> 667</span>
<span id="668"> 668</span>
<span id="669"> 669</span>
<span id="670"> 670</span>
<span id="671"> 671</span>
<span id="672"> 672</span>
<span id="673"> 673</span>
<span id="674"> 674</span>
<span id="675"> 675</span>
<span id="676"> 676</span>
<span id="677"> 677</span>
<span id="678"> 678</span>
<span id="679"> 679</span>
<span id="680"> 680</span>
<span id="681"> 681</span>
<span id="682"> 682</span>
<span id="683"> 683</span>
<span id="684"> 684</span>
<span id="685"> 685</span>
<span id="686"> 686</span>
<span id="687"> 687</span>
<span id="688"> 688</span>
<span id="689"> 689</span>
<span id="690"> 690</span>
<span id="691"> 691</span>
<span id="692"> 692</span>
<span id="693"> 693</span>
<span id="694"> 694</span>
<span id="695"> 695</span>
<span id="696"> 696</span>
<span id="697"> 697</span>
<span id="698"> 698</span>
<span id="699"> 699</span>
<span id="700"> 700</span>
<span id="701"> 701</span>
<span id="702"> 702</span>
<span id="703"> 703</span>
<span id="704"> 704</span>
<span id="705"> 705</span>
<span id="706"> 706</span>
<span id="707"> 707</span>
<span id="708"> 708</span>
<span id="709"> 709</span>
<span id="710"> 710</span>
<span id="711"> 711</span>
<span id="712"> 712</span>
<span id="713"> 713</span>
<span id="714"> 714</span>
<span id="715"> 715</span>
<span id="716"> 716</span>
<span id="717"> 717</span>
<span id="718"> 718</span>
<span id="719"> 719</span>
<span id="720"> 720</span>
<span id="721"> 721</span>
<span id="722"> 722</span>
<span id="723"> 723</span>
<span id="724"> 724</span>
<span id="725"> 725</span>
<span id="726"> 726</span>
<span id="727"> 727</span>
<span id="728"> 728</span>
<span id="729"> 729</span>
<span id="730"> 730</span>
<span id="731"> 731</span>
<span id="732"> 732</span>
<span id="733"> 733</span>
<span id="734"> 734</span>
<span id="735"> 735</span>
<span id="736"> 736</span>
<span id="737"> 737</span>
<span id="738"> 738</span>
<span id="739"> 739</span>
<span id="740"> 740</span>
<span id="741"> 741</span>
<span id="742"> 742</span>
<span id="743"> 743</span>
<span id="744"> 744</span>
<span id="745"> 745</span>
<span id="746"> 746</span>
<span id="747"> 747</span>
<span id="748"> 748</span>
<span id="749"> 749</span>
<span id="750"> 750</span>
<span id="751"> 751</span>
<span id="752"> 752</span>
<span id="753"> 753</span>
<span id="754"> 754</span>
<span id="755"> 755</span>
<span id="756"> 756</span>
<span id="757"> 757</span>
<span id="758"> 758</span>
<span id="759"> 759</span>
<span id="760"> 760</span>
<span id="761"> 761</span>
<span id="762"> 762</span>
<span id="763"> 763</span>
<span id="764"> 764</span>
<span id="765"> 765</span>
<span id="766"> 766</span>
<span id="767"> 767</span>
<span id="768"> 768</span>
<span id="769"> 769</span>
<span id="770"> 770</span>
<span id="771"> 771</span>
<span id="772"> 772</span>
<span id="773"> 773</span>
<span id="774"> 774</span>
<span id="775"> 775</span>
<span id="776"> 776</span>
<span id="777"> 777</span>
<span id="778"> 778</span>
<span id="779"> 779</span>
<span id="780"> 780</span>
<span id="781"> 781</span>
<span id="782"> 782</span>
<span id="783"> 783</span>
<span id="784"> 784</span>
<span id="785"> 785</span>
<span id="786"> 786</span>
<span id="787"> 787</span>
<span id="788"> 788</span>
<span id="789"> 789</span>
<span id="790"> 790</span>
<span id="791"> 791</span>
<span id="792"> 792</span>
<span id="793"> 793</span>
<span id="794"> 794</span>
<span id="795"> 795</span>
<span id="796"> 796</span>
<span id="797"> 797</span>
<span id="798"> 798</span>
<span id="799"> 799</span>
<span id="800"> 800</span>
<span id="801"> 801</span>
<span id="802"> 802</span>
<span id="803"> 803</span>
<span id="804"> 804</span>
<span id="805"> 805</span>
<span id="806"> 806</span>
<span id="807"> 807</span>
<span id="808"> 808</span>
<span id="809"> 809</span>
<span id="810"> 810</span>
<span id="811"> 811</span>
<span id="812"> 812</span>
<span id="813"> 813</span>
<span id="814"> 814</span>
<span id="815"> 815</span>
<span id="816"> 816</span>
<span id="817"> 817</span>
<span id="818"> 818</span>
<span id="819"> 819</span>
<span id="820"> 820</span>
<span id="821"> 821</span>
<span id="822"> 822</span>
<span id="823"> 823</span>
<span id="824"> 824</span>
<span id="825"> 825</span>
<span id="826"> 826</span>
<span id="827"> 827</span>
<span id="828"> 828</span>
<span id="829"> 829</span>
<span id="830"> 830</span>
<span id="831"> 831</span>
<span id="832"> 832</span>
<span id="833"> 833</span>
<span id="834"> 834</span>
<span id="835"> 835</span>
<span id="836"> 836</span>
<span id="837"> 837</span>
<span id="838"> 838</span>
<span id="839"> 839</span>
<span id="840"> 840</span>
<span id="841"> 841</span>
<span id="842"> 842</span>
<span id="843"> 843</span>
<span id="844"> 844</span>
<span id="845"> 845</span>
<span id="846"> 846</span>
<span id="847"> 847</span>
<span id="848"> 848</span>
<span id="849"> 849</span>
<span id="850"> 850</span>
<span id="851"> 851</span>
<span id="852"> 852</span>
<span id="853"> 853</span>
<span id="854"> 854</span>
<span id="855"> 855</span>
<span id="856"> 856</span>
<span id="857"> 857</span>
<span id="858"> 858</span>
<span id="859"> 859</span>
<span id="860"> 860</span>
<span id="861"> 861</span>
<span id="862"> 862</span>
<span id="863"> 863</span>
<span id="864"> 864</span>
<span id="865"> 865</span>
<span id="866"> 866</span>
<span id="867"> 867</span>
<span id="868"> 868</span>
<span id="869"> 869</span>
<span id="870"> 870</span>
<span id="871"> 871</span>
<span id="872"> 872</span>
<span id="873"> 873</span>
<span id="874"> 874</span>
<span id="875"> 875</span>
<span id="876"> 876</span>
<span id="877"> 877</span>
<span id="878"> 878</span>
<span id="879"> 879</span>
<span id="880"> 880</span>
<span id="881"> 881</span>
<span id="882"> 882</span>
<span id="883"> 883</span>
<span id="884"> 884</span>
<span id="885"> 885</span>
<span id="886"> 886</span>
<span id="887"> 887</span>
<span id="888"> 888</span>
<span id="889"> 889</span>
<span id="890"> 890</span>
<span id="891"> 891</span>
<span id="892"> 892</span>
<span id="893"> 893</span>
<span id="894"> 894</span>
<span id="895"> 895</span>
<span id="896"> 896</span>
<span id="897"> 897</span>
<span id="898"> 898</span>
<span id="899"> 899</span>
<span id="900"> 900</span>
<span id="901"> 901</span>
<span id="902"> 902</span>
<span id="903"> 903</span>
<span id="904"> 904</span>
<span id="905"> 905</span>
<span id="906"> 906</span>
<span id="907"> 907</span>
<span id="908"> 908</span>
<span id="909"> 909</span>
<span id="910"> 910</span>
<span id="911"> 911</span>
<span id="912"> 912</span>
<span id="913"> 913</span>
<span id="914"> 914</span>
<span id="915"> 915</span>
<span id="916"> 916</span>
<span id="917"> 917</span>
<span id="918"> 918</span>
<span id="919"> 919</span>
<span id="920"> 920</span>
<span id="921"> 921</span>
<span id="922"> 922</span>
<span id="923"> 923</span>
<span id="924"> 924</span>
<span id="925"> 925</span>
<span id="926"> 926</span>
<span id="927"> 927</span>
<span id="928"> 928</span>
<span id="929"> 929</span>
<span id="930"> 930</span>
<span id="931"> 931</span>
<span id="932"> 932</span>
<span id="933"> 933</span>
<span id="934"> 934</span>
<span id="935"> 935</span>
<span id="936"> 936</span>
<span id="937"> 937</span>
<span id="938"> 938</span>
<span id="939"> 939</span>
<span id="940"> 940</span>
<span id="941"> 941</span>
<span id="942"> 942</span>
<span id="943"> 943</span>
<span id="944"> 944</span>
<span id="945"> 945</span>
<span id="946"> 946</span>
<span id="947"> 947</span>
<span id="948"> 948</span>
<span id="949"> 949</span>
<span id="950"> 950</span>
<span id="951"> 951</span>
<span id="952"> 952</span>
<span id="953"> 953</span>
<span id="954"> 954</span>
<span id="955"> 955</span>
<span id="956"> 956</span>
<span id="957"> 957</span>
<span id="958"> 958</span>
<span id="959"> 959</span>
<span id="960"> 960</span>
<span id="961"> 961</span>
<span id="962"> 962</span>
<span id="963"> 963</span>
<span id="964"> 964</span>
<span id="965"> 965</span>
<span id="966"> 966</span>
<span id="967"> 967</span>
<span id="968"> 968</span>
<span id="969"> 969</span>
<span id="970"> 970</span>
<span id="971"> 971</span>
<span id="972"> 972</span>
<span id="973"> 973</span>
<span id="974"> 974</span>
<span id="975"> 975</span>
<span id="976"> 976</span>
<span id="977"> 977</span>
<span id="978"> 978</span>
<span id="979"> 979</span>
<span id="980"> 980</span>
<span id="981"> 981</span>
<span id="982"> 982</span>
<span id="983"> 983</span>
<span id="984"> 984</span>
<span id="985"> 985</span>
<span id="986"> 986</span>
<span id="987"> 987</span>
<span id="988"> 988</span>
<span id="989"> 989</span>
<span id="990"> 990</span>
<span id="991"> 991</span>
<span id="992"> 992</span>
<span id="993"> 993</span>
<span id="994"> 994</span>
<span id="995"> 995</span>
<span id="996"> 996</span>
<span id="997"> 997</span>
<span id="998"> 998</span>
<span id="999"> 999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
<span id="1776">1776</span>
<span id="1777">1777</span>
<span id="1778">1778</span>
<span id="1779">1779</span>
<span id="1780">1780</span>
<span id="1781">1781</span>
<span id="1782">1782</span>
<span id="1783">1783</span>
<span id="1784">1784</span>
<span id="1785">1785</span>
<span id="1786">1786</span>
<span id="1787">1787</span>
<span id="1788">1788</span>
<span id="1789">1789</span>
<span id="1790">1790</span>
<span id="1791">1791</span>
<span id="1792">1792</span>
<span id="1793">1793</span>
<span id="1794">1794</span>
<span id="1795">1795</span>
<span id="1796">1796</span>
<span id="1797">1797</span>
<span id="1798">1798</span>
<span id="1799">1799</span>
<span id="1800">1800</span>
<span id="1801">1801</span>
<span id="1802">1802</span>
<span id="1803">1803</span>
<span id="1804">1804</span>
<span id="1805">1805</span>
<span id="1806">1806</span>
<span id="1807">1807</span>
<span id="1808">1808</span>
<span id="1809">1809</span>
<span id="1810">1810</span>
<span id="1811">1811</span>
<span id="1812">1812</span>
<span id="1813">1813</span>
<span id="1814">1814</span>
<span id="1815">1815</span>
<span id="1816">1816</span>
<span id="1817">1817</span>
<span id="1818">1818</span>
<span id="1819">1819</span>
<span id="1820">1820</span>
<span id="1821">1821</span>
<span id="1822">1822</span>
<span id="1823">1823</span>
<span id="1824">1824</span>
<span id="1825">1825</span>
<span id="1826">1826</span>
<span id="1827">1827</span>
<span id="1828">1828</span>
<span id="1829">1829</span>
<span id="1830">1830</span>
<span id="1831">1831</span>
<span id="1832">1832</span>
<span id="1833">1833</span>
<span id="1834">1834</span>
<span id="1835">1835</span>
<span id="1836">1836</span>
<span id="1837">1837</span>
<span id="1838">1838</span>
<span id="1839">1839</span>
<span id="1840">1840</span>
<span id="1841">1841</span>
<span id="1842">1842</span>
<span id="1843">1843</span>
<span id="1844">1844</span>
<span id="1845">1845</span>
<span id="1846">1846</span>
<span id="1847">1847</span>
<span id="1848">1848</span>
<span id="1849">1849</span>
<span id="1850">1850</span>
<span id="1851">1851</span>
<span id="1852">1852</span>
<span id="1853">1853</span>
<span id="1854">1854</span>
<span id="1855">1855</span>
<span id="1856">1856</span>
<span id="1857">1857</span>
<span id="1858">1858</span>
<span id="1859">1859</span>
<span id="1860">1860</span>
<span id="1861">1861</span>
<span id="1862">1862</span>
<span id="1863">1863</span>
<span id="1864">1864</span>
<span id="1865">1865</span>
<span id="1866">1866</span>
<span id="1867">1867</span>
<span id="1868">1868</span>
<span id="1869">1869</span>
<span id="1870">1870</span>
<span id="1871">1871</span>
<span id="1872">1872</span>
<span id="1873">1873</span>
<span id="1874">1874</span>
<span id="1875">1875</span>
<span id="1876">1876</span>
<span id="1877">1877</span>
<span id="1878">1878</span>
<span id="1879">1879</span>
<span id="1880">1880</span>
<span id="1881">1881</span>
<span id="1882">1882</span>
<span id="1883">1883</span>
<span id="1884">1884</span>
<span id="1885">1885</span>
<span id="1886">1886</span>
<span id="1887">1887</span>
<span id="1888">1888</span>
<span id="1889">1889</span>
<span id="1890">1890</span>
<span id="1891">1891</span>
<span id="1892">1892</span>
<span id="1893">1893</span>
<span id="1894">1894</span>
<span id="1895">1895</span>
<span id="1896">1896</span>
<span id="1897">1897</span>
<span id="1898">1898</span>
<span id="1899">1899</span>
<span id="1900">1900</span>
<span id="1901">1901</span>
<span id="1902">1902</span>
<span id="1903">1903</span>
<span id="1904">1904</span>
<span id="1905">1905</span>
<span id="1906">1906</span>
<span id="1907">1907</span>
<span id="1908">1908</span>
<span id="1909">1909</span>
<span id="1910">1910</span>
<span id="1911">1911</span>
<span id="1912">1912</span>
<span id="1913">1913</span>
<span id="1914">1914</span>
<span id="1915">1915</span>
<span id="1916">1916</span>
<span id="1917">1917</span>
<span id="1918">1918</span>
<span id="1919">1919</span>
<span id="1920">1920</span>
<span id="1921">1921</span>
<span id="1922">1922</span>
<span id="1923">1923</span>
<span id="1924">1924</span>
<span id="1925">1925</span>
<span id="1926">1926</span>
<span id="1927">1927</span>
<span id="1928">1928</span>
<span id="1929">1929</span>
<span id="1930">1930</span>
<span id="1931">1931</span>
<span id="1932">1932</span>
<span id="1933">1933</span>
<span id="1934">1934</span>
<span id="1935">1935</span>
<span id="1936">1936</span>
<span id="1937">1937</span>
<span id="1938">1938</span>
<span id="1939">1939</span>
<span id="1940">1940</span>
<span id="1941">1941</span>
<span id="1942">1942</span>
<span id="1943">1943</span>
<span id="1944">1944</span>
<span id="1945">1945</span>
<span id="1946">1946</span>
<span id="1947">1947</span>
<span id="1948">1948</span>
<span id="1949">1949</span>
<span id="1950">1950</span>
<span id="1951">1951</span>
<span id="1952">1952</span>
<span id="1953">1953</span>
<span id="1954">1954</span>
<span id="1955">1955</span>
<span id="1956">1956</span>
<span id="1957">1957</span>
<span id="1958">1958</span>
<span id="1959">1959</span>
<span id="1960">1960</span>
<span id="1961">1961</span>
<span id="1962">1962</span>
<span id="1963">1963</span>
<span id="1964">1964</span>
<span id="1965">1965</span>
<span id="1966">1966</span>
<span id="1967">1967</span>
<span id="1968">1968</span>
<span id="1969">1969</span>
<span id="1970">1970</span>
<span id="1971">1971</span>
<span id="1972">1972</span>
<span id="1973">1973</span>
<span id="1974">1974</span>
<span id="1975">1975</span>
<span id="1976">1976</span>
<span id="1977">1977</span>
<span id="1978">1978</span>
<span id="1979">1979</span>
<span id="1980">1980</span>
<span id="1981">1981</span>
<span id="1982">1982</span>
<span id="1983">1983</span>
<span id="1984">1984</span>
<span id="1985">1985</span>
<span id="1986">1986</span>
<span id="1987">1987</span>
<span id="1988">1988</span>
<span id="1989">1989</span>
<span id="1990">1990</span>
<span id="1991">1991</span>
<span id="1992">1992</span>
<span id="1993">1993</span>
<span id="1994">1994</span>
<span id="1995">1995</span>
<span id="1996">1996</span>
<span id="1997">1997</span>
<span id="1998">1998</span>
<span id="1999">1999</span>
<span id="2000">2000</span>
<span id="2001">2001</span>
<span id="2002">2002</span>
<span id="2003">2003</span>
<span id="2004">2004</span>
<span id="2005">2005</span>
<span id="2006">2006</span>
<span id="2007">2007</span>
<span id="2008">2008</span>
<span id="2009">2009</span>
<span id="2010">2010</span>
<span id="2011">2011</span>
<span id="2012">2012</span>
<span id="2013">2013</span>
<span id="2014">2014</span>
<span id="2015">2015</span>
<span id="2016">2016</span>
<span id="2017">2017</span>
<span id="2018">2018</span>
<span id="2019">2019</span>
<span id="2020">2020</span>
<span id="2021">2021</span>
<span id="2022">2022</span>
<span id="2023">2023</span>
<span id="2024">2024</span>
<span id="2025">2025</span>
<span id="2026">2026</span>
<span id="2027">2027</span>
<span id="2028">2028</span>
<span id="2029">2029</span>
<span id="2030">2030</span>
<span id="2031">2031</span>
<span id="2032">2032</span>
<span id="2033">2033</span>
<span id="2034">2034</span>
<span id="2035">2035</span>
<span id="2036">2036</span>
<span id="2037">2037</span>
<span id="2038">2038</span>
<span id="2039">2039</span>
<span id="2040">2040</span>
<span id="2041">2041</span>
<span id="2042">2042</span>
<span id="2043">2043</span>
<span id="2044">2044</span>
<span id="2045">2045</span>
<span id="2046">2046</span>
<span id="2047">2047</span>
<span id="2048">2048</span>
<span id="2049">2049</span>
<span id="2050">2050</span>
<span id="2051">2051</span>
<span id="2052">2052</span>
<span id="2053">2053</span>
<span id="2054">2054</span>
<span id="2055">2055</span>
<span id="2056">2056</span>
<span id="2057">2057</span>
<span id="2058">2058</span>
<span id="2059">2059</span>
<span id="2060">2060</span>
<span id="2061">2061</span>
<span id="2062">2062</span>
<span id="2063">2063</span>
<span id="2064">2064</span>
<span id="2065">2065</span>
<span id="2066">2066</span>
<span id="2067">2067</span>
<span id="2068">2068</span>
<span id="2069">2069</span>
<span id="2070">2070</span>
<span id="2071">2071</span>
<span id="2072">2072</span>
<span id="2073">2073</span>
<span id="2074">2074</span>
<span id="2075">2075</span>
<span id="2076">2076</span>
<span id="2077">2077</span>
<span id="2078">2078</span>
<span id="2079">2079</span>
<span id="2080">2080</span>
<span id="2081">2081</span>
<span id="2082">2082</span>
<span id="2083">2083</span>
<span id="2084">2084</span>
<span id="2085">2085</span>
<span id="2086">2086</span>
<span id="2087">2087</span>
<span id="2088">2088</span>
<span id="2089">2089</span>
<span id="2090">2090</span>
<span id="2091">2091</span>
<span id="2092">2092</span>
<span id="2093">2093</span>
<span id="2094">2094</span>
<span id="2095">2095</span>
<span id="2096">2096</span>
<span id="2097">2097</span>
<span id="2098">2098</span>
<span id="2099">2099</span>
<span id="2100">2100</span>
<span id="2101">2101</span>
<span id="2102">2102</span>
<span id="2103">2103</span>
<span id="2104">2104</span>
<span id="2105">2105</span>
<span id="2106">2106</span>
<span id="2107">2107</span>
<span id="2108">2108</span>
<span id="2109">2109</span>
<span id="2110">2110</span>
<span id="2111">2111</span>
<span id="2112">2112</span>
<span id="2113">2113</span>
<span id="2114">2114</span>
<span id="2115">2115</span>
<span id="2116">2116</span>
<span id="2117">2117</span>
<span id="2118">2118</span>
<span id="2119">2119</span>
<span id="2120">2120</span>
<span id="2121">2121</span>
<span id="2122">2122</span>
<span id="2123">2123</span>
<span id="2124">2124</span>
<span id="2125">2125</span>
<span id="2126">2126</span>
<span id="2127">2127</span>
<span id="2128">2128</span>
<span id="2129">2129</span>
<span id="2130">2130</span>
<span id="2131">2131</span>
<span id="2132">2132</span>
<span id="2133">2133</span>
<span id="2134">2134</span>
<span id="2135">2135</span>
<span id="2136">2136</span>
<span id="2137">2137</span>
<span id="2138">2138</span>
<span id="2139">2139</span>
<span id="2140">2140</span>
<span id="2141">2141</span>
<span id="2142">2142</span>
<span id="2143">2143</span>
<span id="2144">2144</span>
<span id="2145">2145</span>
<span id="2146">2146</span>
<span id="2147">2147</span>
<span id="2148">2148</span>
<span id="2149">2149</span>
<span id="2150">2150</span>
<span id="2151">2151</span>
<span id="2152">2152</span>
<span id="2153">2153</span>
<span id="2154">2154</span>
<span id="2155">2155</span>
<span id="2156">2156</span>
<span id="2157">2157</span>
<span id="2158">2158</span>
<span id="2159">2159</span>
<span id="2160">2160</span>
<span id="2161">2161</span>
<span id="2162">2162</span>
<span id="2163">2163</span>
<span id="2164">2164</span>
<span id="2165">2165</span>
<span id="2166">2166</span>
<span id="2167">2167</span>
<span id="2168">2168</span>
<span id="2169">2169</span>
<span id="2170">2170</span>
<span id="2171">2171</span>
<span id="2172">2172</span>
<span id="2173">2173</span>
<span id="2174">2174</span>
<span id="2175">2175</span>
<span id="2176">2176</span>
<span id="2177">2177</span>
<span id="2178">2178</span>
<span id="2179">2179</span>
<span id="2180">2180</span>
<span id="2181">2181</span>
<span id="2182">2182</span>
<span id="2183">2183</span>
<span id="2184">2184</span>
<span id="2185">2185</span>
<span id="2186">2186</span>
<span id="2187">2187</span>
<span id="2188">2188</span>
<span id="2189">2189</span>
<span id="2190">2190</span>
<span id="2191">2191</span>
<span id="2192">2192</span>
<span id="2193">2193</span>
<span id="2194">2194</span>
<span id="2195">2195</span>
<span id="2196">2196</span>
<span id="2197">2197</span>
<span id="2198">2198</span>
<span id="2199">2199</span>
<span id="2200">2200</span>
<span id="2201">2201</span>
<span id="2202">2202</span>
<span id="2203">2203</span>
<span id="2204">2204</span>
<span id="2205">2205</span>
<span id="2206">2206</span>
<span id="2207">2207</span>
<span id="2208">2208</span>
<span id="2209">2209</span>
<span id="2210">2210</span>
<span id="2211">2211</span>
<span id="2212">2212</span>
<span id="2213">2213</span>
<span id="2214">2214</span>
<span id="2215">2215</span>
<span id="2216">2216</span>
<span id="2217">2217</span>
<span id="2218">2218</span>
<span id="2219">2219</span>
<span id="2220">2220</span>
<span id="2221">2221</span>
<span id="2222">2222</span>
<span id="2223">2223</span>
<span id="2224">2224</span>
<span id="2225">2225</span>
<span id="2226">2226</span>
<span id="2227">2227</span>
<span id="2228">2228</span>
<span id="2229">2229</span>
<span id="2230">2230</span>
<span id="2231">2231</span>
<span id="2232">2232</span>
<span id="2233">2233</span>
<span id="2234">2234</span>
<span id="2235">2235</span>
<span id="2236">2236</span>
<span id="2237">2237</span>
<span id="2238">2238</span>
<span id="2239">2239</span>
<span id="2240">2240</span>
<span id="2241">2241</span>
<span id="2242">2242</span>
<span id="2243">2243</span>
<span id="2244">2244</span>
<span id="2245">2245</span>
<span id="2246">2246</span>
<span id="2247">2247</span>
<span id="2248">2248</span>
<span id="2249">2249</span>
<span id="2250">2250</span>
<span id="2251">2251</span>
<span id="2252">2252</span>
<span id="2253">2253</span>
<span id="2254">2254</span>
<span id="2255">2255</span>
<span id="2256">2256</span>
<span id="2257">2257</span>
<span id="2258">2258</span>
<span id="2259">2259</span>
<span id="2260">2260</span>
<span id="2261">2261</span>
<span id="2262">2262</span>
<span id="2263">2263</span>
<span id="2264">2264</span>
<span id="2265">2265</span>
<span id="2266">2266</span>
<span id="2267">2267</span>
<span id="2268">2268</span>
<span id="2269">2269</span>
<span id="2270">2270</span>
<span id="2271">2271</span>
<span id="2272">2272</span>
<span id="2273">2273</span>
<span id="2274">2274</span>
<span id="2275">2275</span>
<span id="2276">2276</span>
<span id="2277">2277</span>
<span id="2278">2278</span>
<span id="2279">2279</span>
<span id="2280">2280</span>
<span id="2281">2281</span>
<span id="2282">2282</span>
<span id="2283">2283</span>
<span id="2284">2284</span>
<span id="2285">2285</span>
<span id="2286">2286</span>
<span id="2287">2287</span>
<span id="2288">2288</span>
<span id="2289">2289</span>
<span id="2290">2290</span>
<span id="2291">2291</span>
<span id="2292">2292</span>
<span id="2293">2293</span>
<span id="2294">2294</span>
<span id="2295">2295</span>
<span id="2296">2296</span>
<span id="2297">2297</span>
<span id="2298">2298</span>
<span id="2299">2299</span>
<span id="2300">2300</span>
<span id="2301">2301</span>
<span id="2302">2302</span>
<span id="2303">2303</span>
<span id="2304">2304</span>
<span id="2305">2305</span>
<span id="2306">2306</span>
<span id="2307">2307</span>
<span id="2308">2308</span>
<span id="2309">2309</span>
<span id="2310">2310</span>
<span id="2311">2311</span>
<span id="2312">2312</span>
<span id="2313">2313</span>
<span id="2314">2314</span>
<span id="2315">2315</span>
<span id="2316">2316</span>
<span id="2317">2317</span>
<span id="2318">2318</span>
<span id="2319">2319</span>
<span id="2320">2320</span>
<span id="2321">2321</span>
<span id="2322">2322</span>
<span id="2323">2323</span>
<span id="2324">2324</span>
<span id="2325">2325</span>
<span id="2326">2326</span>
<span id="2327">2327</span>
<span id="2328">2328</span>
<span id="2329">2329</span>
<span id="2330">2330</span>
<span id="2331">2331</span>
<span id="2332">2332</span>
<span id="2333">2333</span>
<span id="2334">2334</span>
<span id="2335">2335</span>
<span id="2336">2336</span>
<span id="2337">2337</span>
<span id="2338">2338</span>
<span id="2339">2339</span>
<span id="2340">2340</span>
<span id="2341">2341</span>
<span id="2342">2342</span>
<span id="2343">2343</span>
<span id="2344">2344</span>
<span id="2345">2345</span>
<span id="2346">2346</span>
<span id="2347">2347</span>
<span id="2348">2348</span>
<span id="2349">2349</span>
<span id="2350">2350</span>
<span id="2351">2351</span>
<span id="2352">2352</span>
<span id="2353">2353</span>
<span id="2354">2354</span>
<span id="2355">2355</span>
<span id="2356">2356</span>
<span id="2357">2357</span>
<span id="2358">2358</span>
<span id="2359">2359</span>
<span id="2360">2360</span>
<span id="2361">2361</span>
<span id="2362">2362</span>
<span id="2363">2363</span>
<span id="2364">2364</span>
<span id="2365">2365</span>
<span id="2366">2366</span>
<span id="2367">2367</span>
<span id="2368">2368</span>
<span id="2369">2369</span>
<span id="2370">2370</span>
<span id="2371">2371</span>
<span id="2372">2372</span>
<span id="2373">2373</span>
<span id="2374">2374</span>
<span id="2375">2375</span>
<span id="2376">2376</span>
<span id="2377">2377</span>
<span id="2378">2378</span>
<span id="2379">2379</span>
<span id="2380">2380</span>
<span id="2381">2381</span>
<span id="2382">2382</span>
<span id="2383">2383</span>
<span id="2384">2384</span>
<span id="2385">2385</span>
<span id="2386">2386</span>
<span id="2387">2387</span>
<span id="2388">2388</span>
<span id="2389">2389</span>
<span id="2390">2390</span>
<span id="2391">2391</span>
<span id="2392">2392</span>
<span id="2393">2393</span>
<span id="2394">2394</span>
<span id="2395">2395</span>
<span id="2396">2396</span>
<span id="2397">2397</span>
<span id="2398">2398</span>
<span id="2399">2399</span>
<span id="2400">2400</span>
<span id="2401">2401</span>
<span id="2402">2402</span>
<span id="2403">2403</span>
<span id="2404">2404</span>
<span id="2405">2405</span>
<span id="2406">2406</span>
<span id="2407">2407</span>
<span id="2408">2408</span>
<span id="2409">2409</span>
<span id="2410">2410</span>
<span id="2411">2411</span>
<span id="2412">2412</span>
<span id="2413">2413</span>
<span id="2414">2414</span>
<span id="2415">2415</span>
<span id="2416">2416</span>
<span id="2417">2417</span>
<span id="2418">2418</span>
<span id="2419">2419</span>
<span id="2420">2420</span>
<span id="2421">2421</span>
<span id="2422">2422</span>
<span id="2423">2423</span>
<span id="2424">2424</span>
<span id="2425">2425</span>
<span id="2426">2426</span>
<span id="2427">2427</span>
<span id="2428">2428</span>
<span id="2429">2429</span>
<span id="2430">2430</span>
<span id="2431">2431</span>
<span id="2432">2432</span>
<span id="2433">2433</span>
<span id="2434">2434</span>
<span id="2435">2435</span>
<span id="2436">2436</span>
<span id="2437">2437</span>
<span id="2438">2438</span>
<span id="2439">2439</span>
<span id="2440">2440</span>
<span id="2441">2441</span>
<span id="2442">2442</span>
<span id="2443">2443</span>
<span id="2444">2444</span>
<span id="2445">2445</span>
<span id="2446">2446</span>
<span id="2447">2447</span>
<span id="2448">2448</span>
<span id="2449">2449</span>
<span id="2450">2450</span>
<span id="2451">2451</span>
<span id="2452">2452</span>
<span id="2453">2453</span>
<span id="2454">2454</span>
<span id="2455">2455</span>
<span id="2456">2456</span>
<span id="2457">2457</span>
<span id="2458">2458</span>
<span id="2459">2459</span>
<span id="2460">2460</span>
<span id="2461">2461</span>
<span id="2462">2462</span>
<span id="2463">2463</span>
<span id="2464">2464</span>
<span id="2465">2465</span>
<span id="2466">2466</span>
<span id="2467">2467</span>
<span id="2468">2468</span>
<span id="2469">2469</span>
<span id="2470">2470</span>
<span id="2471">2471</span>
<span id="2472">2472</span>
<span id="2473">2473</span>
<span id="2474">2474</span>
<span id="2475">2475</span>
<span id="2476">2476</span>
<span id="2477">2477</span>
<span id="2478">2478</span>
<span id="2479">2479</span>
<span id="2480">2480</span>
<span id="2481">2481</span>
<span id="2482">2482</span>
<span id="2483">2483</span>
<span id="2484">2484</span>
<span id="2485">2485</span>
<span id="2486">2486</span>
<span id="2487">2487</span>
<span id="2488">2488</span>
<span id="2489">2489</span>
<span id="2490">2490</span>
<span id="2491">2491</span>
<span id="2492">2492</span>
<span id="2493">2493</span>
<span id="2494">2494</span>
<span id="2495">2495</span>
<span id="2496">2496</span>
<span id="2497">2497</span>
<span id="2498">2498</span>
<span id="2499">2499</span>
<span id="2500">2500</span>
<span id="2501">2501</span>
<span id="2502">2502</span>
<span id="2503">2503</span>
<span id="2504">2504</span>
<span id="2505">2505</span>
<span id="2506">2506</span>
<span id="2507">2507</span>
<span id="2508">2508</span>
<span id="2509">2509</span>
<span id="2510">2510</span>
<span id="2511">2511</span>
<span id="2512">2512</span>
<span id="2513">2513</span>
<span id="2514">2514</span>
<span id="2515">2515</span>
<span id="2516">2516</span>
<span id="2517">2517</span>
<span id="2518">2518</span>
<span id="2519">2519</span>
<span id="2520">2520</span>
<span id="2521">2521</span>
<span id="2522">2522</span>
<span id="2523">2523</span>
<span id="2524">2524</span>
<span id="2525">2525</span>
<span id="2526">2526</span>
<span id="2527">2527</span>
<span id="2528">2528</span>
<span id="2529">2529</span>
<span id="2530">2530</span>
<span id="2531">2531</span>
<span id="2532">2532</span>
<span id="2533">2533</span>
<span id="2534">2534</span>
<span id="2535">2535</span>
<span id="2536">2536</span>
<span id="2537">2537</span>
<span id="2538">2538</span>
<span id="2539">2539</span>
<span id="2540">2540</span>
<span id="2541">2541</span>
<span id="2542">2542</span>
<span id="2543">2543</span>
<span id="2544">2544</span>
<span id="2545">2545</span>
<span id="2546">2546</span>
<span id="2547">2547</span>
<span id="2548">2548</span>
<span id="2549">2549</span>
<span id="2550">2550</span>
<span id="2551">2551</span>
<span id="2552">2552</span>
<span id="2553">2553</span>
<span id="2554">2554</span>
<span id="2555">2555</span>
<span id="2556">2556</span>
<span id="2557">2557</span>
<span id="2558">2558</span>
<span id="2559">2559</span>
<span id="2560">2560</span>
<span id="2561">2561</span>
<span id="2562">2562</span>
<span id="2563">2563</span>
<span id="2564">2564</span>
<span id="2565">2565</span>
<span id="2566">2566</span>
<span id="2567">2567</span>
<span id="2568">2568</span>
<span id="2569">2569</span>
<span id="2570">2570</span>
<span id="2571">2571</span>
<span id="2572">2572</span>
<span id="2573">2573</span>
<span id="2574">2574</span>
<span id="2575">2575</span>
<span id="2576">2576</span>
<span id="2577">2577</span>
<span id="2578">2578</span>
<span id="2579">2579</span>
<span id="2580">2580</span>
<span id="2581">2581</span>
<span id="2582">2582</span>
<span id="2583">2583</span>
<span id="2584">2584</span>
<span id="2585">2585</span>
<span id="2586">2586</span>
<span id="2587">2587</span>
<span id="2588">2588</span>
<span id="2589">2589</span>
<span id="2590">2590</span>
<span id="2591">2591</span>
<span id="2592">2592</span>
<span id="2593">2593</span>
<span id="2594">2594</span>
<span id="2595">2595</span>
<span id="2596">2596</span>
<span id="2597">2597</span>
<span id="2598">2598</span>
<span id="2599">2599</span>
<span id="2600">2600</span>
<span id="2601">2601</span>
</pre><pre class='rust '>
<span class='attribute'>#<span class='op'>!</span>[<span class='ident'>feature</span>(<span class='ident'>no_std</span>, <span class='ident'>prelude_import</span>, <span class='ident'>asm</span>, <span class='ident'>raw</span>)]</span>
<span class='attribute'>#<span class='op'>!</span>[<span class='ident'>no_std</span>]</span>

<span class='attribute'>#<span class='op'>!</span>[<span class='ident'>crate_name</span> <span class='op'>=</span> <span class='string'>&quot;raw_cpuid&quot;</span>]</span>
<span class='attribute'>#<span class='op'>!</span>[<span class='ident'>crate_type</span> <span class='op'>=</span> <span class='string'>&quot;lib&quot;</span>]</span>

<span class='attribute'>#[<span class='ident'>macro_use</span>]</span>
<span class='kw'>mod</span> <span class='ident'>bitflags</span>;

<span class='attribute'>#[<span class='ident'>cfg</span>(<span class='ident'>test</span>)]</span>
<span class='attribute'>#[<span class='ident'>macro_use</span>]</span>
<span class='kw'>extern</span> <span class='kw'>crate</span> <span class='ident'>std</span>;

<span class='kw'>use</span> <span class='ident'>core</span>::<span class='ident'>raw</span>;
<span class='kw'>use</span> <span class='ident'>core</span>::<span class='ident'>str</span>;
<span class='kw'>use</span> <span class='ident'>core</span>::<span class='ident'>mem</span>::<span class='ident'>transmute</span>;
<span class='kw'>use</span> <span class='ident'>core</span>::<span class='ident'>fmt</span>;
<span class='kw'>use</span> <span class='ident'>core</span>::<span class='ident'>slice</span>;

<span class='attribute'>#[<span class='ident'>cfg</span>(<span class='ident'>not</span>(<span class='ident'>test</span>))]</span>
<span class='kw'>mod</span> <span class='ident'>std</span> {
    <span class='kw'>pub</span> <span class='kw'>use</span> <span class='ident'>core</span>::<span class='ident'>ops</span>;
    <span class='kw'>pub</span> <span class='kw'>use</span> <span class='ident'>core</span>::<span class='ident'>option</span>;
}


<span class='doccomment'>/// Macro to choose between `cpuid1` and `cpuid2`.</span>
<span class='doccomment'>/// Note: This is a low-level macro to query cpuid directly.</span>
<span class='doccomment'>/// If in doubt use `CpuId` instead.</span>
<span class='attribute'>#[<span class='ident'>macro_export</span>]</span>
<span class='macro'>macro_rules</span><span class='macro'>!</span> <span class='ident'>cpuid</span> {
    (<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>eax</span>:<span class='ident'>expr</span>)
        <span class='op'>=&gt;</span> ( <span class='macro-nonterminal'>$</span><span class='kw'>crate</span>::<span class='macro-nonterminal'>cpuid1</span>(<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>eax</span> <span class='kw'>as</span> <span class='ident'>u32</span>) );

    (<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>eax</span>:<span class='ident'>expr</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>ecx</span>:<span class='ident'>expr</span>)
        <span class='op'>=&gt;</span> ( <span class='macro-nonterminal'>$</span><span class='kw'>crate</span>::<span class='macro-nonterminal'>cpuid2</span>(<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>eax</span> <span class='kw'>as</span> <span class='ident'>u32</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>ecx</span> <span class='kw'>as</span> <span class='ident'>u32</span>) );

}

<span class='doccomment'>/// Execute CPUID instruction with eax and ecx register set.</span>
<span class='doccomment'>/// Note: This is a low-level function to query cpuid directly.</span>
<span class='doccomment'>/// If in doubt use `CpuId` instead.</span>
<span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>cpuid2</span>(<span class='ident'>eax</span>: <span class='ident'>u32</span>, <span class='ident'>ecx</span>: <span class='ident'>u32</span>) <span class='op'>-&gt;</span> <span class='ident'>CpuIdResult</span> {
    <span class='kw'>let</span> <span class='kw-2'>mut</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span> };

    <span class='kw'>unsafe</span> {
        <span class='macro'>asm</span><span class='macro'>!</span>(<span class='string'>&quot;movl $0, %eax&quot;</span> : : <span class='string'>&quot;{eax}&quot;</span> (<span class='ident'>eax</span>) : <span class='string'>&quot;eax&quot;</span>);
        <span class='macro'>asm</span><span class='macro'>!</span>(<span class='string'>&quot;movl $0, %ecx&quot;</span> : : <span class='string'>&quot;{ecx}&quot;</span> (<span class='ident'>ecx</span>) : <span class='string'>&quot;ecx&quot;</span>);
        <span class='macro'>asm</span><span class='macro'>!</span>(<span class='string'>&quot;cpuid&quot;</span> : <span class='string'>&quot;={eax}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>eax</span>) <span class='string'>&quot;={ebx}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>ebx</span>)
                       <span class='string'>&quot;={ecx}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>ecx</span>) <span class='string'>&quot;={edx}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>edx</span>)
                     :: <span class='string'>&quot;eax&quot;</span>, <span class='string'>&quot;ebx&quot;</span>, <span class='string'>&quot;ecx&quot;</span>, <span class='string'>&quot;edx&quot;</span>);
    }

    <span class='ident'>res</span>
}

<span class='doccomment'>/// Execute CPUID instruction with eax register set.</span>
<span class='doccomment'>/// Note: This is a low-level function to query cpuid directly.</span>
<span class='doccomment'>/// If in doubt use `CpuId` instead.</span>
<span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>cpuid1</span>(<span class='ident'>eax</span>: <span class='ident'>u32</span>) <span class='op'>-&gt;</span> <span class='ident'>CpuIdResult</span> {
    <span class='kw'>let</span> <span class='kw-2'>mut</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span> };

    <span class='kw'>unsafe</span> {
        <span class='macro'>asm</span><span class='macro'>!</span>(<span class='string'>&quot;movl $0, %eax&quot;</span> : : <span class='string'>&quot;{eax}&quot;</span> (<span class='ident'>eax</span>) : <span class='string'>&quot;eax&quot;</span>);
        <span class='macro'>asm</span><span class='macro'>!</span>(<span class='string'>&quot;cpuid&quot;</span> : <span class='string'>&quot;={eax}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>eax</span>) <span class='string'>&quot;={ebx}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>ebx</span>)
                       <span class='string'>&quot;={ecx}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>ecx</span>) <span class='string'>&quot;={edx}&quot;</span>(<span class='ident'>res</span>.<span class='ident'>edx</span>)
                     :: <span class='string'>&quot;eax&quot;</span>, <span class='string'>&quot;ebx&quot;</span>, <span class='string'>&quot;ecx&quot;</span>, <span class='string'>&quot;edx&quot;</span>);
    }

    <span class='ident'>res</span>
}

<span class='kw'>fn</span> <span class='ident'>as_bytes</span>(<span class='ident'>v</span>: <span class='kw-2'>&amp;</span><span class='ident'>u32</span>) <span class='op'>-&gt;</span> <span class='kw-2'>&amp;</span>[<span class='ident'>u8</span>] {
    <span class='kw'>let</span> <span class='ident'>start</span> <span class='op'>=</span> <span class='ident'>v</span> <span class='kw'>as</span> <span class='op'>*</span><span class='kw'>const</span> <span class='ident'>u32</span> <span class='kw'>as</span> <span class='op'>*</span><span class='kw'>const</span> <span class='ident'>u8</span>;
    <span class='kw'>unsafe</span> { <span class='ident'>slice</span>::<span class='ident'>from_raw_parts</span>(<span class='ident'>start</span>, <span class='number'>4</span>) }
}

<span class='kw'>fn</span> <span class='ident'>get_bits</span>(<span class='ident'>r</span>: <span class='ident'>u32</span>, <span class='ident'>from</span>: <span class='ident'>u32</span>, <span class='ident'>to</span>: <span class='ident'>u32</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>from</span> <span class='op'>&lt;=</span> <span class='number'>31</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>to</span> <span class='op'>&lt;=</span> <span class='number'>31</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>from</span> <span class='op'>&lt;=</span> <span class='ident'>to</span>);

    <span class='kw'>let</span> <span class='ident'>mask</span> <span class='op'>=</span> <span class='kw'>match</span> <span class='ident'>to</span> {
        <span class='number'>31</span> <span class='op'>=&gt;</span> <span class='number'>0xffffffff</span>,
        _ <span class='op'>=&gt;</span> (<span class='number'>1</span> <span class='op'>&lt;&lt;</span> (<span class='ident'>to</span><span class='op'>+</span><span class='number'>1</span>)) <span class='op'>-</span> <span class='number'>1</span>,
    };

    (<span class='ident'>r</span> <span class='kw-2'>&amp;</span> <span class='ident'>mask</span>) <span class='op'>&gt;&gt;</span> <span class='ident'>from</span>
}

<span class='macro'>macro_rules</span><span class='macro'>!</span> <span class='ident'>check_flag</span> {
    (<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>doc</span>:<span class='ident'>meta</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>fun</span>:<span class='ident'>ident</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>flags</span>:<span class='ident'>ident</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>flag</span>:<span class='ident'>ident</span>) <span class='op'>=&gt;</span> (
        <span class='attribute'>#[<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>doc</span>]</span>
        <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>fun</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
            <span class='self'>self</span>.<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>flags</span>.<span class='ident'>contains</span>(<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>flag</span>)
        }
    )
}

<span class='macro'>macro_rules</span><span class='macro'>!</span> <span class='ident'>is_bit_set</span> {
    (<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>field</span>:<span class='ident'>expr</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>bit</span>:<span class='ident'>expr</span>) <span class='op'>=&gt;</span> (
        <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>field</span> <span class='kw-2'>&amp;</span> (<span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>bit</span>) <span class='op'>&gt;</span> <span class='number'>0</span>
    )
}

<span class='macro'>macro_rules</span><span class='macro'>!</span> <span class='ident'>check_bit_fn</span> {
    (<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>doc</span>:<span class='ident'>meta</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>fun</span>:<span class='ident'>ident</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>field</span>:<span class='ident'>ident</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>bit</span>:<span class='ident'>expr</span>) <span class='op'>=&gt;</span> (
        <span class='attribute'>#[<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>doc</span>]</span>
        <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>fun</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
            <span class='macro'>is_bit_set</span><span class='macro'>!</span>(<span class='self'>self</span>.<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>field</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>bit</span>)
        }
    )
}

<span class='doccomment'>/// Main type used to query for information about the CPU we&#39;re running on.</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>CpuId</span> {
    <span class='ident'>max_eax_value</span>: <span class='ident'>u32</span>,
}

<span class='doccomment'>/// Low-level data-structure to store result of cpuid instruction.</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>, <span class='ident'>Copy</span>, <span class='ident'>Clone</span>, <span class='ident'>Default</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>CpuIdResult</span> {
    <span class='doccomment'>/// Return value EAX register</span>
    <span class='kw'>pub</span> <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='doccomment'>/// Return value EBX register</span>
    <span class='kw'>pub</span> <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='doccomment'>/// Return value ECX register</span>
    <span class='kw'>pub</span> <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='doccomment'>/// Return value EDX register</span>
    <span class='kw'>pub</span> <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>const</span> <span class='ident'>EAX_VENDOR_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x0</span>;
<span class='kw'>const</span> <span class='ident'>EAX_FEATURE_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1</span>;
<span class='kw'>const</span> <span class='ident'>EAX_CACHE_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x2</span>;
<span class='kw'>const</span> <span class='ident'>EAX_PROCESSOR_SERIAL</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x3</span>;
<span class='kw'>const</span> <span class='ident'>EAX_CACHE_PARAMETERS</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4</span>;
<span class='kw'>const</span> <span class='ident'>EAX_MONITOR_MWAIT_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x5</span>;
<span class='kw'>const</span> <span class='ident'>EAX_THERMAL_POWER_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6</span>;
<span class='kw'>const</span> <span class='ident'>EAX_STRUCTURED_EXTENDED_FEATURE_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x7</span>;
<span class='kw'>const</span> <span class='ident'>EAX_DIRECT_CACHE_ACCESS_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x9</span>;
<span class='kw'>const</span> <span class='ident'>EAX_PERFORMANCE_MONITOR_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xA</span>;
<span class='kw'>const</span> <span class='ident'>EAX_EXTENDED_TOPOLOGY_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xB</span>;
<span class='kw'>const</span> <span class='ident'>EAX_EXTENDED_STATE_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xD</span>;
<span class='kw'>const</span> <span class='ident'>EAX_QOS_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0xF</span>;
<span class='kw'>const</span> <span class='ident'>EAX_QOS_ENFORCEMENT_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x10</span>;
<span class='kw'>const</span> <span class='ident'>EAX_TRACE_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x14</span>;
<span class='kw'>const</span> <span class='ident'>EAX_TIME_STAMP_COUNTER_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x15</span>;
<span class='kw'>const</span> <span class='ident'>EAX_FREQUENCY_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x16</span>;
<span class='kw'>const</span> <span class='ident'>EAX_EXTENDED_FUNCTION_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x80000000</span>;

<span class='kw'>impl</span> <span class='ident'>CpuId</span> {

    <span class='doccomment'>/// Return new CPUID struct.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>new</span>() <span class='op'>-&gt;</span> <span class='ident'>CpuId</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_VENDOR_INFO</span>);
        <span class='ident'>CpuId</span> { <span class='ident'>max_eax_value</span>: <span class='ident'>res</span>.<span class='ident'>eax</span> }
    }

    <span class='kw'>fn</span> <span class='ident'>leaf_is_supported</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>, <span class='ident'>val</span>: <span class='ident'>u32</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>val</span> <span class='op'>&lt;=</span> <span class='self'>self</span>.<span class='ident'>max_eax_value</span>
    }

    <span class='doccomment'>/// Return information about vendor.</span>
    <span class='doccomment'>/// This is typically a ASCII readable string such as</span>
    <span class='doccomment'>/// GenuineIntel for Intel CPUs or AuthenticAMD for AMD CPUs.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_vendor_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>VendorInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_VENDOR_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_VENDOR_INFO</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>VendorInfo</span> { <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Query a set of features that are available on this CPU.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_feature_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>FeatureInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_FEATURE_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_FEATURE_INFO</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>FeatureInfo</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>,
                               <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>,
                               <span class='ident'>ecx</span>: <span class='ident'>FeatureInfoEcx</span> { <span class='ident'>bits</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span> },
                               <span class='ident'>edx</span>: <span class='ident'>FeatureInfoEdx</span> { <span class='ident'>bits</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> },
            })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Query basic information about caches. This will just return an index</span>
    <span class='doccomment'>/// into a static table of cache descriptions (see `CACHE_INFO_TABLE`).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_cache_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>CacheInfoIter</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_CACHE_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_CACHE_INFO</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>CacheInfoIter</span> { <span class='ident'>current</span>: <span class='number'>1</span>,
                            <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>,
                            <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>,
                            <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>,
                            <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Retrieve serial number of processor.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_processor_serial</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ProcessorSerial</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_PROCESSOR_SERIAL</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_PROCESSOR_SERIAL</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>ProcessorSerial</span> { <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }

    }

    <span class='doccomment'>/// Retrieve more elaborate information about caches (as opposed</span>
    <span class='doccomment'>/// to `get_cache_info`). This will tell us about associativity,</span>
    <span class='doccomment'>/// set size, line size etc. for each level of the cache hierarchy.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_cache_parameters</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>CacheParametersIter</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_CACHE_PARAMETERS</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>CacheParametersIter</span> { <span class='ident'>current</span>: <span class='number'>0</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Information about how monitor/mwait works on this CPU.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_monitor_mwait_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>MonitorMwaitInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_MONITOR_MWAIT_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_MONITOR_MWAIT_INFO</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>MonitorMwaitInfo</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Query information about thermal and power management features of the CPU.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_thermal_power_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ThermalPowerInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_THERMAL_POWER_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_THERMAL_POWER_INFO</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>ThermalPowerInfo</span> { <span class='ident'>eax</span>: <span class='ident'>ThermalPowerFeaturesEax</span> { <span class='ident'>bits</span>: <span class='ident'>res</span>.<span class='ident'>eax</span> },
                            <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>,
                            <span class='ident'>ecx</span>: <span class='ident'>ThermalPowerFeaturesEcx</span> { <span class='ident'>bits</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span> },
                            <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Find out about more features supported by this CPU.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_extended_feature_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ExtendedFeatures</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_STRUCTURED_EXTENDED_FEATURE_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_STRUCTURED_EXTENDED_FEATURE_INFO</span>);
            <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>res</span>.<span class='ident'>eax</span> <span class='op'>==</span> <span class='number'>0</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>ExtendedFeatures</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>,
                               <span class='ident'>ebx</span>: <span class='ident'>ExtendedFeaturesEbx</span> { <span class='ident'>bits</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span> },
                               <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>,
                               <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }

    }

    <span class='doccomment'>/// Direct cache access info.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_direct_cache_access_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>DirectCacheAccessInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_DIRECT_CACHE_ACCESS_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_DIRECT_CACHE_ACCESS_INFO</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>DirectCacheAccessInfo</span>{ <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Info about performance monitoring (how many counters etc.).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_performance_monitoring_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>PerformanceMonitoringInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_PERFORMANCE_MONITOR_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_PERFORMANCE_MONITOR_INFO</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>PerformanceMonitoringInfo</span>{ <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>,
                                            <span class='ident'>ebx</span>: <span class='ident'>PerformanceMonitoringFeaturesEbx</span>{ <span class='ident'>bits</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span> },
                                            <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>,
                                            <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Information about topology (how many cores and what kind of cores).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_extended_topology_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ExtendedTopologyIter</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_EXTENDED_TOPOLOGY_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>ExtendedTopologyIter</span> { <span class='ident'>level</span>: <span class='number'>0</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Information for saving/restoring extended register state.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_extended_state_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ExtendedStateInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_EXTENDED_STATE_INFO</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_EXTENDED_STATE_INFO</span>, <span class='number'>0</span>);
            <span class='kw'>let</span> <span class='ident'>res1</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_EXTENDED_STATE_INFO</span>, <span class='number'>1</span>);
            <span class='prelude-val'>Some</span>(<span class='ident'>ExtendedStateInfo</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>,
                                     <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span>,
                                     <span class='ident'>eax1</span>: <span class='ident'>res1</span>.<span class='ident'>eax</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Quality of service informations.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_qos_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>QoSInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_QOS_INFO</span>, <span class='number'>0</span>);
        <span class='kw'>let</span> <span class='ident'>res1</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_QOS_INFO</span>, <span class='number'>1</span>);

        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_QOS_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>QoSInfo</span> { <span class='ident'>ebx0</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>edx0</span>: <span class='ident'>res</span>.<span class='ident'>edx</span>,
                           <span class='ident'>ebx1</span>: <span class='ident'>res1</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx1</span>: <span class='ident'>res1</span>.<span class='ident'>ecx</span>,
                           <span class='ident'>edx1</span>: <span class='ident'>res1</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Quality of service enforcement information.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_qos_enforcement_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>QoSEnforcementInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_QOS_ENFORCEMENT_INFO</span>, <span class='number'>0</span>);
        <span class='kw'>let</span> <span class='ident'>res1</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_QOS_ENFORCEMENT_INFO</span>, <span class='number'>1</span>);

        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_QOS_ENFORCEMENT_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>QoSEnforcementInfo</span> { <span class='ident'>ebx0</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>eax1</span>: <span class='ident'>res1</span>.<span class='ident'>eax</span>,
                                      <span class='ident'>ebx1</span>: <span class='ident'>res1</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx1</span>: <span class='ident'>res1</span>.<span class='ident'>ecx</span>,
                                      <span class='ident'>edx1</span>: <span class='ident'>res1</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Intel Processor Trace Enumeration Information.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_processor_trace_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ProcessorTraceInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_TRACE_INFO</span>, <span class='number'>0</span>);
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_TRACE_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>ProcessorTraceInfo</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>,
                                      <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>,
                                      <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>,
                                      <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Time Stamp Counter/Core Crystal Clock Information.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_tsc_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>TscInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_TIME_STAMP_COUNTER_INFO</span>, <span class='number'>0</span>);
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_TIME_STAMP_COUNTER_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>TscInfo</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>,
                           <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Processor Frequency Information.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_processor_frequency_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ProcessorFrequencyInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_FREQUENCY_INFO</span>, <span class='number'>0</span>);
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_FREQUENCY_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>ProcessorFrequencyInfo</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>,
                                          <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>,
                                          <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span> })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Extended functionality of CPU described here (including more supported features).</span>
    <span class='doccomment'>/// This also contains a more detailed CPU model identifier.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_extended_function_info</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ExtendedFunctionInfo</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_EXTENDED_FUNCTION_INFO</span>);

        <span class='kw'>if</span> <span class='ident'>res</span>.<span class='ident'>eax</span> <span class='op'>==</span> <span class='number'>0</span> {
            <span class='kw'>return</span> <span class='prelude-val'>None</span>;
        }

        <span class='kw'>let</span> <span class='kw-2'>mut</span> <span class='ident'>ef</span> <span class='op'>=</span> <span class='ident'>ExtendedFunctionInfo</span> { <span class='ident'>max_eax_value</span>: <span class='ident'>res</span>.<span class='ident'>eax</span> <span class='op'>-</span> <span class='ident'>EAX_EXTENDED_FUNCTION_INFO</span>,
                                            <span class='ident'>data</span>: [
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>},
                <span class='ident'>CpuIdResult</span>{<span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span>}
            ], };

        <span class='kw'>for</span> <span class='ident'>i</span> <span class='kw'>in</span> <span class='number'>1</span>..<span class='ident'>ef</span>.<span class='ident'>max_eax_value</span><span class='op'>+</span><span class='number'>1</span> {
            <span class='ident'>ef</span>.<span class='ident'>data</span>[<span class='ident'>i</span> <span class='kw'>as</span> <span class='ident'>usize</span>] <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_EXTENDED_FUNCTION_INFO</span> <span class='op'>+</span> <span class='ident'>i</span>);
        }

        <span class='prelude-val'>Some</span>(<span class='ident'>ef</span>)
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>VendorInfo</span> {
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>VendorInfo</span> {

    <span class='doccomment'>/// Return vendor identification as human readable string.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>as_string</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='kw-2'>&amp;</span><span class='ident'>str</span> {
        <span class='kw'>unsafe</span> {
            <span class='kw'>let</span> <span class='ident'>brand_string_start</span> <span class='op'>=</span> <span class='ident'>transmute</span>::<span class='op'>&lt;</span><span class='kw-2'>&amp;</span><span class='ident'>VendorInfo</span>, <span class='op'>*</span><span class='kw'>const</span> <span class='ident'>u8</span><span class='op'>&gt;</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>);
            <span class='kw'>let</span> <span class='ident'>slice</span> <span class='op'>=</span> <span class='ident'>raw</span>::<span class='ident'>Slice</span> { <span class='ident'>data</span>: <span class='ident'>brand_string_start</span>, <span class='ident'>len</span>: <span class='number'>3</span><span class='op'>*</span><span class='number'>4</span> };
            <span class='kw'>let</span> <span class='ident'>byte_array</span>: <span class='kw-2'>&amp;</span><span class='lifetime'>&#39;static</span> [<span class='ident'>u8</span>] <span class='op'>=</span> <span class='ident'>transmute</span>(<span class='ident'>slice</span>);
            <span class='ident'>str</span>::<span class='ident'>from_utf8_unchecked</span>(<span class='ident'>byte_array</span>)
        }
    }
}

<span class='doccomment'>/// Used to iterate over cache information contained in cpuid instruction.</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>CacheInfoIter</span> {
    <span class='ident'>current</span>: <span class='ident'>u32</span>,
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>Iterator</span> <span class='kw'>for</span> <span class='ident'>CacheInfoIter</span> {
    <span class='kw'>type</span> <span class='ident'>Item</span> <span class='op'>=</span> <span class='ident'>CacheInfo</span>;

    <span class='doccomment'>/// Iterate over all cache information.</span>
    <span class='kw'>fn</span> <span class='ident'>next</span>(<span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>CacheInfo</span><span class='op'>&gt;</span> {
        <span class='comment'>// Every byte of the 4 register values returned by cpuid</span>
        <span class='comment'>// can contain information about a cache (except the</span>
        <span class='comment'>// very first one).</span>
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>&gt;=</span> <span class='number'>4</span><span class='op'>*</span><span class='number'>4</span> {
            <span class='kw'>return</span> <span class='prelude-val'>None</span>;
        }
        <span class='kw'>let</span> <span class='ident'>reg_index</span> <span class='op'>=</span> <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>%</span> <span class='number'>4</span>;
        <span class='kw'>let</span> <span class='ident'>byte_index</span> <span class='op'>=</span> <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>/</span> <span class='number'>4</span>;

        <span class='kw'>let</span> <span class='ident'>reg</span> <span class='op'>=</span> <span class='kw'>match</span> <span class='ident'>reg_index</span> {
            <span class='number'>0</span> <span class='op'>=&gt;</span> <span class='self'>self</span>.<span class='ident'>eax</span>,
            <span class='number'>1</span> <span class='op'>=&gt;</span> <span class='self'>self</span>.<span class='ident'>ebx</span>,
            <span class='number'>2</span> <span class='op'>=&gt;</span> <span class='self'>self</span>.<span class='ident'>ecx</span>,
            <span class='number'>3</span> <span class='op'>=&gt;</span> <span class='self'>self</span>.<span class='ident'>edx</span>,
            _ <span class='op'>=&gt;</span> <span class='macro'>unreachable</span><span class='macro'>!</span>()
        };

        <span class='kw'>let</span> <span class='ident'>byte</span> <span class='op'>=</span> <span class='ident'>as_bytes</span>(<span class='kw-2'>&amp;</span><span class='ident'>reg</span>)[<span class='ident'>byte_index</span> <span class='kw'>as</span> <span class='ident'>usize</span>];
        <span class='kw'>if</span> <span class='ident'>byte</span> <span class='op'>==</span> <span class='number'>0</span> {
            <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>+=</span> <span class='number'>1</span>;
            <span class='kw'>return</span> <span class='self'>self</span>.<span class='ident'>next</span>();
        }

        <span class='kw'>for</span> <span class='ident'>cache_info</span> <span class='kw'>in</span> <span class='ident'>CACHE_INFO_TABLE</span>.<span class='ident'>into_iter</span>() {
            <span class='kw'>if</span> <span class='ident'>cache_info</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='ident'>byte</span> {
                <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>+=</span> <span class='number'>1</span>;
                <span class='kw'>return</span> <span class='prelude-val'>Some</span>(<span class='op'>*</span><span class='ident'>cache_info</span>);
            }
        }

        <span class='prelude-val'>None</span>
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Copy</span>, <span class='ident'>Clone</span>, <span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>enum</span> <span class='ident'>CacheInfoType</span> {
    <span class='ident'>GENERAL</span>,
    <span class='ident'>CACHE</span>,
    <span class='ident'>TLB</span>,
    <span class='ident'>STLB</span>,
    <span class='ident'>DTLB</span>,
    <span class='ident'>PREFETCH</span>,
}

<span class='doccomment'>/// Describes any kind of cache (TLB, Data and Instruction caches plus prefetchers).</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Copy</span>, <span class='ident'>Clone</span>, <span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>CacheInfo</span> {
    <span class='doccomment'>/// Number as retrieved from cpuid</span>
    <span class='kw'>pub</span> <span class='ident'>num</span>: <span class='ident'>u8</span>,
    <span class='doccomment'>/// Cache type</span>
    <span class='kw'>pub</span> <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>,
    <span class='doccomment'>/// Description of the cache (from Intel Manual)</span>
    <span class='kw'>pub</span> <span class='ident'>desc</span>: <span class='kw-2'>&amp;</span><span class='lifetime'>&#39;static</span> <span class='ident'>str</span>,
}

<span class='kw'>impl</span> <span class='ident'>fmt</span>::<span class='ident'>Display</span> <span class='kw'>for</span> <span class='ident'>CacheInfo</span> {
    <span class='kw'>fn</span> <span class='ident'>fmt</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>, <span class='ident'>f</span>: <span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='ident'>fmt</span>::<span class='ident'>Formatter</span>) <span class='op'>-&gt;</span> <span class='ident'>fmt</span>::<span class='prelude-ty'>Result</span> {
        <span class='kw'>let</span> <span class='ident'>typ</span> <span class='op'>=</span> <span class='kw'>match</span> <span class='self'>self</span>.<span class='ident'>typ</span> {
            <span class='ident'>CacheInfoType</span>::<span class='ident'>GENERAL</span> <span class='op'>=&gt;</span> <span class='string'>&quot;N/A&quot;</span>,
            <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span> <span class='op'>=&gt;</span> <span class='string'>&quot;Cache&quot;</span>,
            <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span> <span class='op'>=&gt;</span> <span class='string'>&quot;TLB&quot;</span>,
            <span class='ident'>CacheInfoType</span>::<span class='ident'>STLB</span> <span class='op'>=&gt;</span> <span class='string'>&quot;STLB&quot;</span>,
            <span class='ident'>CacheInfoType</span>::<span class='ident'>DTLB</span> <span class='op'>=&gt;</span> <span class='string'>&quot;DTLB&quot;</span>,
            <span class='ident'>CacheInfoType</span>::<span class='ident'>PREFETCH</span> <span class='op'>=&gt;</span> <span class='string'>&quot;Prefetcher&quot;</span>
        };

        <span class='macro'>write</span><span class='macro'>!</span>(<span class='ident'>f</span>, <span class='string'>&quot;{:x}:\t {}: {}&quot;</span>, <span class='self'>self</span>.<span class='ident'>num</span>, <span class='ident'>typ</span>, <span class='self'>self</span>.<span class='ident'>desc</span>)
    }
}

<span class='doccomment'>/// This table is taken from Intel manual (Section CPUID instruction).</span>
<span class='kw'>pub</span> <span class='kw'>const</span> <span class='ident'>CACHE_INFO_TABLE</span>: [<span class='ident'>CacheInfo</span>; <span class='number'>103</span>] <span class='op'>=</span> [
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x00</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>GENERAL</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Null descriptor, this byte contains no information&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x01</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 KByte pages, 4-way set associative, 32 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x02</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 MByte pages, fully associative, 2 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x03</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 4 KByte pages, 4-way set associative, 64 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x04</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 4 MByte pages, 4-way set associative, 8 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x05</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB1: 4 MByte pages, 4-way set associative, 32 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x06</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level instruction cache: 8 KBytes, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x08</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level instruction cache: 16 KBytes, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x09</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level instruction cache: 32KBytes, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x0A</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 8 KBytes, 2-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x0B</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 MByte pages, 4-way set associative, 4 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x0C</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 16 KBytes, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x0D</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 16 KBytes, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x0E</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 24 KBytes, 6-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x21</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 256 KBytes, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x22</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 512 KBytes, 4-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x23</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 1 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x24</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 1 MBytes, 16-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x25</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 2 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x29</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 4 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x2C</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 32 KBytes, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x30</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level instruction cache: 32 KBytes, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x40</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x41</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 128 KBytes, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x42</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 256 KBytes, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x43</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 512 KBytes, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x44</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 1 MByte, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x45</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 2 MByte, 4-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x46</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 4 MByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x47</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 8 MByte, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x48</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 3MByte, 12-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x49</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 4MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0FH, Model 06H); 2nd-level cache: 4 MByte, 16-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x4A</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 6MByte, 12-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x4B</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 8MByte, 16-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x4C</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 12MByte, 12-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x4D</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 16MByte, 16-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x4E</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 6MByte, 24-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x4F</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 KByte pages, 32 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x50</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 64 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x51</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x52</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 256 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x55</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 2-MByte or 4-MByte pages, fully associative, 7 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x56</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB0: 4 MByte pages, 4-way set associative, 16 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x57</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB0: 4 KByte pages, 4-way associative, 16 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x59</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB0: 4 KByte pages, fully associative, 16 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x5A</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB0: 2-MByte or 4 MByte pages, 4-way set associative, 32 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x5B</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 4 KByte and 4 MByte pages, 64 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x5C</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 4 KByte and 4 MByte pages,128 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x5D</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 4 KByte and 4 MByte pages,256 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x60</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x61</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 KByte pages, fully associative, 48 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x63</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 1 GByte pages, 4-way set associative, 4 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x66</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x67</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x68</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x70</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Trace cache: 12 K-μop, 8-way set associative&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x71</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Trace cache: 16 K-μop, 8-way set associative&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x72</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Trace cache: 32 K-μop, 8-way set associative&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x76</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 2M/4M pages, fully associative, 8 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x78</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 1 MByte, 4-way set associative, 64byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x79</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x7A</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x7B</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x7C</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x7D</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 2 MByte, 8-way set associative, 64byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x7F</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x80</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x82</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x83</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x84</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x85</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x86</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 512 KByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0x87</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xB0</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4 KByte pages, 4-way set associative, 128 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xB1</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 2M pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xB2</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4KByte pages, 4-way set associative, 64 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xB3</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 4 KByte pages, 4-way set associative, 128 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xB4</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB1: 4 KByte pages, 4-way associative, 256 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xB5</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4KByte pages, 8-way set associative, 64 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xB6</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Instruction TLB: 4KByte pages, 8-way set associative, 128 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xBA</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB1: 4 KByte pages, 4-way associative, 64 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xC0</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>TLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Data TLB: 4 KByte and 4 MByte pages, 4-way associative, 8 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xC1</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>STLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Shared 2nd-Level TLB: 4 KByte/2MByte pages, 8-way associative, 1024 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xC2</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>DTLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;DTLB: 2 MByte/$MByte pages, 4-way associative, 16 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xCA</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>STLB</span>, <span class='ident'>desc</span>: <span class='string'>&quot;Shared 2nd-Level TLB: 4 KByte pages, 4-way associative, 512 entries&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xD0</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 512 KByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xD1</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 1 MByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xD2</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 2 MByte, 4-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xD6</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 1 MByte, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xD7</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 2 MByte, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xD8</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 4 MByte, 8-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xDC</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 1.5 MByte, 12-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xDD</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 3 MByte, 12-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xDE</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 6 MByte, 12-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xE2</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 2 MByte, 16-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xE3</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 4 MByte, 16-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xE4</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 8 MByte, 16-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xEA</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 12MByte, 24-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xEB</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 18MByte, 24-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xEC</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>CACHE</span>, <span class='ident'>desc</span>: <span class='string'>&quot;3rd-level cache: 24MByte, 24-way set associative, 64 byte line size&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xF0</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>PREFETCH</span>, <span class='ident'>desc</span>: <span class='string'>&quot;64-Byte prefetching&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xF1</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>PREFETCH</span>, <span class='ident'>desc</span>: <span class='string'>&quot;128-Byte prefetching&quot;</span>},
    <span class='ident'>CacheInfo</span>{<span class='ident'>num</span>: <span class='number'>0xFF</span>, <span class='ident'>typ</span>: <span class='ident'>CacheInfoType</span>::<span class='ident'>GENERAL</span>, <span class='ident'>desc</span>: <span class='string'>&quot;CPUID leaf 2 does not report cache descriptor information, use CPUID leaf 4 to query cache parameters&quot;</span>},
];

<span class='kw'>impl</span> <span class='ident'>fmt</span>::<span class='ident'>Display</span> <span class='kw'>for</span> <span class='ident'>VendorInfo</span> {
    <span class='kw'>fn</span> <span class='ident'>fmt</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>, <span class='ident'>f</span>: <span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='ident'>fmt</span>::<span class='ident'>Formatter</span>) <span class='op'>-&gt;</span> <span class='ident'>fmt</span>::<span class='prelude-ty'>Result</span> {
        <span class='macro'>write</span><span class='macro'>!</span>(<span class='ident'>f</span>, <span class='string'>&quot;{}&quot;</span>, <span class='self'>self</span>.<span class='ident'>as_string</span>())
    }
}

<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ProcessorSerial</span> {
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>ProcessorSerial</span> {
    <span class='doccomment'>/// Bits 00-31 of 96 bit processor serial number.</span>
    <span class='doccomment'>/// (Available in Pentium III processor only; otherwise, the value in this register is reserved.)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>serial_lower</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ecx</span>
    }

    <span class='doccomment'>/// Bits 32-63 of 96 bit processor serial number.</span>
    <span class='doccomment'>/// (Available in Pentium III processor only; otherwise, the value in this register is reserved.)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>serial_middle</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>edx</span>
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>FeatureInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>FeatureInfoEcx</span>,
    <span class='ident'>edx</span>: <span class='ident'>FeatureInfoEdx</span>,
}

<span class='kw'>impl</span> <span class='ident'>FeatureInfo</span> {

    <span class='doccomment'>/// Version Information: Extended Family</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>extended_family_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>20</span>, <span class='number'>27</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Version Information: Extended Model</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>extended_model_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>16</span>, <span class='number'>19</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Version Information: Family</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>family_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>8</span>, <span class='number'>11</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Version Information: Model</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>model_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>4</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Version Information: Stepping ID</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>stepping_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>3</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Brand Index</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>brand_index</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>0</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// CLFLUSH line size (Value ∗ 8 = cache line size in bytes)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>cflush_cache_line_size</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>8</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Initial APIC ID</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>initial_local_apic_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>24</span>, <span class='number'>31</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Maximum number of addressable IDs for logical processors in this physical package.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>max_logical_processor_ids</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>16</span>, <span class='number'>23</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.&quot;</span>,
                <span class='ident'>has_sse3</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_SSE3</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction&quot;</span>,
                <span class='ident'>has_pclmulqdq</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_PCLMULQDQ</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout&quot;</span>,
                <span class='ident'>has_ds_area</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_DTES64</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.&quot;</span>,
                <span class='ident'>has_monitor_mwait</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_MONITOR</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the  Debug Store feature to allow for branch message storage qualified by CPL.&quot;</span>,
                <span class='ident'>has_cpl</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_DSCPL</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.&quot;</span>,
                <span class='ident'>has_vmx</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_VMX</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, Safer Mode Extensions Reference.&quot;</span>,
                <span class='ident'>has_smx</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_SMX</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.&quot;</span>,
                <span class='ident'>has_eist</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_EIST</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.&quot;</span>,
                <span class='ident'>has_tm2</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_TM2</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor&quot;</span>,
                <span class='ident'>has_ssse3</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_SSSE3</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.&quot;</span>,
                <span class='ident'>has_cnxtid</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_CNXTID</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates the processor supports FMA extensions using YMM state.&quot;</span>,
                <span class='ident'>has_fma</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_FMA</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the CMPXCHG8B/CMPXCHG16B Compare and Exchange Bytes section. 14&quot;</span>,
                <span class='ident'>has_cmpxchg16b</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_CMPXCHG16B</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance   and debug feature indication MSR IA32_PERF_CAPABILITIES.&quot;</span>,
                <span class='ident'>has_pdcm</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_PDCM</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and the software may set CR4.PCIDE to 1.&quot;</span>,
                <span class='ident'>has_pcid</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_PCID</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.&quot;</span>,
                <span class='ident'>has_dca</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_DCA</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processor supports SSE4.1.&quot;</span>,
                <span class='ident'>has_sse41</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_SSE41</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processor supports SSE4.2.&quot;</span>,
                <span class='ident'>has_sse42</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_SSE42</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processor supports x2APIC feature.&quot;</span>,
                <span class='ident'>has_x2apic</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_X2APIC</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processor supports MOVBE instruction.&quot;</span>,
                <span class='ident'>has_movbe</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_MOVBE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processor supports the POPCNT instruction.&quot;</span>,
                <span class='ident'>has_popcnt</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_POPCNT</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processors local APIC timer supports one-shot operation using a TSC deadline value.&quot;</span>,
                <span class='ident'>has_tsc_deadline</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_TSC_DEADLINE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processor supports the AESNI instruction extensions.&quot;</span>,
                <span class='ident'>has_aesni</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_AESNI</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0.&quot;</span>,
                <span class='ident'>has_xsave</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_XSAVE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access XCR0, and support for processor extended state management using XSAVE/XRSTOR.&quot;</span>,
                <span class='ident'>has_oxsave</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_OSXSAVE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates the processor supports the AVX instruction extensions.&quot;</span>,
                <span class='ident'>has_avx</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_AVX</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.&quot;</span>,
                <span class='ident'>has_f16c</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_F16C</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;A value of 1 indicates that processor supports RDRAND instruction.&quot;</span>,
                <span class='ident'>has_rdrand</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_RDRAND</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Floating Point Unit On-Chip. The processor contains an x87 FPU.&quot;</span>,
                <span class='ident'>has_fpu</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_FPU</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.&quot;</span>,
                <span class='ident'>has_vme</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_VME</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.&quot;</span>,
                <span class='ident'>has_de</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_DE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.&quot;</span>,
                <span class='ident'>has_pse</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_PSE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.&quot;</span>,
                <span class='ident'>has_tsc</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_TSC</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.&quot;</span>,
                <span class='ident'>has_msr</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_MSR</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1.&quot;</span>,
                <span class='ident'>has_pae</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_PAE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.&quot;</span>,
                <span class='ident'>has_mce</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_MCE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).&quot;</span>,
                <span class='ident'>has_cmpxchg8b</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_CX8</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).&quot;</span>,
                <span class='ident'>has_apic</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_APIC</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.&quot;</span>,
                <span class='ident'>has_sysenter_sysexit</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_SEP</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.&quot;</span>,
                <span class='ident'>has_mtrr</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_MTRR</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.&quot;</span>,
                <span class='ident'>has_pge</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_PGE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Machine Check Architecture. The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.&quot;</span>,
                <span class='ident'>has_mca</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_MCA</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported&quot;</span>,
                <span class='ident'>has_cmov</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_CMOV</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.&quot;</span>,
                <span class='ident'>has_pat</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_PAT</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.&quot;</span>,
                <span class='ident'>has_pse36</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_PSE36</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled.&quot;</span>,
                <span class='ident'>has_psn</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_PSN</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;CLFLUSH Instruction. CLFLUSH Instruction is supported.&quot;</span>,
                <span class='ident'>has_clflush</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_CLFSH</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, Introduction to Virtual-Machine Extensions, in the Intel® 64 and IA-32 Architectures Software Developers Manual, Volume 3C).&quot;</span>,
                <span class='ident'>has_ds</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_DS</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.&quot;</span>,
                <span class='ident'>has_acpi</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_ACPI</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Intel MMX Technology. The processor supports the Intel MMX technology.&quot;</span>,
                <span class='ident'>has_mmx</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_MMX</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.&quot;</span>,
                <span class='ident'>has_fxsave_fxstor</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_FXSR</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;SSE. The processor supports the SSE extensions.&quot;</span>,
                <span class='ident'>has_sse</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_SSE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;SSE2. The processor supports the SSE2 extensions.&quot;</span>,
                <span class='ident'>has_sse2</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_SSE2</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.&quot;</span>,
                <span class='ident'>has_ss</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_SS</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved.  A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package.&quot;</span>,
                <span class='ident'>has_htt</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_HTT</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).&quot;</span>,
                <span class='ident'>has_tm</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_TM</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.&quot;</span>,
                <span class='ident'>has_pbe</span>, <span class='ident'>edx</span>, <span class='ident'>CPU_FEATURE_PBE</span>);


}

<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>FeatureInfoEcx</span>: <span class='ident'>u32</span> {
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SSE3</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PCLMULQDQ</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>1</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// 64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_DTES64</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>2</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MONITOR</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>3</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the  Debug Store feature to allow for branch message storage qualified by CPL.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_DSCPL</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>4</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_VMX</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>5</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, Safer Mode Extensions Reference.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SMX</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>6</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_EIST</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>7</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_TM2</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>8</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SSSE3</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>9</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_CNXTID</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>10</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates the processor supports FMA extensions using YMM state.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_FMA</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>12</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the CMPXCHG8B/CMPXCHG16B Compare and Exchange Bytes section. 14</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_CMPXCHG16B</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>13</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance   and debug feature indication MSR IA32_PERF_CAPABILITIES.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PDCM</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>15</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and the software may set CR4.PCIDE to 1.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PCID</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>17</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_DCA</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>18</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processor supports SSE4.1.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SSE41</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>19</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processor supports SSE4.2.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SSE42</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>20</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processor supports x2APIC feature.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_X2APIC</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>21</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processor supports MOVBE instruction.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MOVBE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>22</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processor supports the POPCNT instruction.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_POPCNT</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>23</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processors local APIC timer supports one-shot operation using a TSC deadline value.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_TSC_DEADLINE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>24</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processor supports the AESNI instruction extensions.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_AESNI</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>25</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_XSAVE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>26</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access XCR0, and support for processor extended state management using XSAVE/XRSTOR.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_OSXSAVE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>27</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates the processor supports the AVX instruction extensions.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_AVX</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>28</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_F16C</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>29</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// A value of 1 indicates that processor supports RDRAND instruction.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_RDRAND</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>30</span>,
    }
}


<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>FeatureInfoEdx</span>: <span class='ident'>u32</span> {
        <span class='doccomment'>/// Floating Point Unit On-Chip. The processor contains an x87 FPU.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_FPU</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,
        <span class='doccomment'>/// Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_VME</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>1</span>,
        <span class='doccomment'>/// Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_DE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>2</span>,
        <span class='doccomment'>/// Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PSE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>3</span>,
        <span class='doccomment'>/// Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_TSC</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>4</span>,
        <span class='doccomment'>/// Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MSR</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>5</span>,
        <span class='doccomment'>/// Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PAE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>6</span>,
        <span class='doccomment'>/// Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MCE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>7</span>,
        <span class='doccomment'>/// CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_CX8</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>8</span>,
        <span class='doccomment'>/// APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_APIC</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>9</span>,
        <span class='doccomment'>/// SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SEP</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>11</span>,
        <span class='doccomment'>/// Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MTRR</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>12</span>,
        <span class='doccomment'>/// Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PGE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>13</span>,
        <span class='doccomment'>/// Machine Check Architecture. The Machine Check exArchitecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MCA</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>14</span>,
        <span class='doccomment'>/// Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_CMOV</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>15</span>,
        <span class='doccomment'>/// Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PAT</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>16</span>,
        <span class='doccomment'>/// 36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PSE36</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>17</span>,
        <span class='doccomment'>/// Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PSN</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>18</span>,
        <span class='doccomment'>/// CLFLUSH Instruction. CLFLUSH Instruction is supported.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_CLFSH</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>19</span>,
        <span class='doccomment'>/// Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, Introduction to Virtual-Machine Extensions, in the Intel® 64 and IA-32 Architectures Software Developers Manual, Volume 3C).</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_DS</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>21</span>,
        <span class='doccomment'>/// Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_ACPI</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>22</span>,
        <span class='doccomment'>/// Intel MMX Technology. The processor supports the Intel MMX technology.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MMX</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>23</span>,
        <span class='doccomment'>/// FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_FXSR</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>24</span>,
        <span class='doccomment'>/// SSE. The processor supports the SSE extensions.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SSE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>25</span>,
        <span class='doccomment'>/// SSE2. The processor supports the SSE2 extensions.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SSE2</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>26</span>,
        <span class='doccomment'>/// Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SS</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>27</span>,
        <span class='doccomment'>/// Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved.  A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_HTT</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>28</span>,
        <span class='doccomment'>/// Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_TM</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>29</span>,
        <span class='doccomment'>/// Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.</span>
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PBE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>31</span>,
    }
}

<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>CacheParametersIter</span> {
    <span class='ident'>current</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>Iterator</span> <span class='kw'>for</span> <span class='ident'>CacheParametersIter</span> {
    <span class='kw'>type</span> <span class='ident'>Item</span> <span class='op'>=</span> <span class='ident'>CacheParameter</span>;

    <span class='doccomment'>/// Iterate over all caches for this CPU.</span>
    <span class='doccomment'>/// Note: cpuid is called every-time we this function to get information</span>
    <span class='doccomment'>/// about next cache.</span>
    <span class='kw'>fn</span> <span class='ident'>next</span>(<span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>CacheParameter</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_CACHE_PARAMETERS</span>, <span class='self'>self</span>.<span class='ident'>current</span>);
        <span class='kw'>let</span> <span class='ident'>cp</span> <span class='op'>=</span> <span class='ident'>CacheParameter</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> };

        <span class='kw'>match</span> <span class='ident'>cp</span>.<span class='ident'>cache_type</span>() {
            <span class='ident'>CacheType</span>::<span class='ident'>NULL</span> <span class='op'>=&gt;</span> <span class='prelude-val'>None</span>,
            <span class='ident'>CacheType</span>::<span class='ident'>RESERVED</span> <span class='op'>=&gt;</span> <span class='prelude-val'>None</span>,
            _ <span class='op'>=&gt;</span> {
                <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>+=</span> <span class='number'>1</span>;
                <span class='prelude-val'>Some</span>(<span class='ident'>cp</span>)
            }
        }
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Copy</span>, <span class='ident'>Clone</span>, <span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>CacheParameter</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>PartialEq</span>, <span class='ident'>Eq</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>enum</span> <span class='ident'>CacheType</span> {
    <span class='doccomment'>/// Null - No more caches</span>
    <span class='ident'>NULL</span> <span class='op'>=</span> <span class='number'>0</span>,
    <span class='ident'>DATA</span>,
    <span class='ident'>INSTRUCTION</span>,
    <span class='ident'>UNIFIED</span>,
    <span class='doccomment'>/// 4-31 = Reserved</span>
    <span class='ident'>RESERVED</span>,
}

<span class='kw'>impl</span> <span class='ident'>CacheParameter</span> {

    <span class='doccomment'>/// Cache Type</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>cache_type</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>CacheType</span> {
        <span class='kw'>let</span> <span class='ident'>typ</span> <span class='op'>=</span> <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>4</span>) <span class='kw'>as</span> <span class='ident'>u8</span>;
        <span class='kw'>match</span> <span class='ident'>typ</span> {
            <span class='number'>0</span> <span class='op'>=&gt;</span> <span class='ident'>CacheType</span>::<span class='ident'>NULL</span>,
            <span class='number'>1</span> <span class='op'>=&gt;</span> <span class='ident'>CacheType</span>::<span class='ident'>DATA</span>,
            <span class='number'>2</span> <span class='op'>=&gt;</span> <span class='ident'>CacheType</span>::<span class='ident'>INSTRUCTION</span>,
            <span class='number'>3</span> <span class='op'>=&gt;</span> <span class='ident'>CacheType</span>::<span class='ident'>UNIFIED</span>,
            _ <span class='op'>=&gt;</span> <span class='ident'>CacheType</span>::<span class='ident'>RESERVED</span>
        }
    }

    <span class='doccomment'>/// Cache Level (starts at 1)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>level</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>5</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Self Initializing cache level (does not need SW initialization).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>is_self_initializing</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>8</span>, <span class='number'>8</span>) <span class='op'>==</span> <span class='number'>1</span>
    }

    <span class='doccomment'>/// Fully Associative cache</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>is_fully_associative</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>9</span>, <span class='number'>9</span>) <span class='op'>==</span> <span class='number'>1</span>
    }

    <span class='doccomment'>/// Maximum number of addressable IDs for logical processors sharing this cache</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>max_cores_for_cache</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>usize</span> {
        (<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>14</span>, <span class='number'>25</span>) <span class='op'>+</span> <span class='number'>1</span>) <span class='kw'>as</span> <span class='ident'>usize</span>
    }

    <span class='doccomment'>/// Maximum number of addressable IDs for processor cores in the physical package</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>max_cores_for_package</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>usize</span> {
        (<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>26</span>, <span class='number'>31</span>) <span class='op'>+</span> <span class='number'>1</span>) <span class='kw'>as</span> <span class='ident'>usize</span>
    }

    <span class='doccomment'>/// System Coherency Line Size (Bits 11-00)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>coherency_line_size</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>usize</span> {
        (<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>0</span>, <span class='number'>11</span>) <span class='op'>+</span> <span class='number'>1</span>) <span class='kw'>as</span> <span class='ident'>usize</span>
    }

    <span class='doccomment'>/// Physical Line partitions (Bits 21-12)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>physical_line_partitions</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>usize</span> {
        (<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>12</span>, <span class='number'>21</span>) <span class='op'>+</span> <span class='number'>1</span>) <span class='kw'>as</span> <span class='ident'>usize</span>
    }

    <span class='doccomment'>/// Ways of associativity (Bits 31-22)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>associativity</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>usize</span> {
        (<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>22</span>, <span class='number'>31</span>) <span class='op'>+</span> <span class='number'>1</span>) <span class='kw'>as</span> <span class='ident'>usize</span>
    }

    <span class='doccomment'>/// Number of Sets (Bits 31-00)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>sets</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>usize</span> {
        (<span class='self'>self</span>.<span class='ident'>ecx</span> <span class='op'>+</span> <span class='number'>1</span>) <span class='kw'>as</span> <span class='ident'>usize</span>
    }

    <span class='doccomment'>/// Write-Back Invalidate/Invalidate (Bit 0)</span>
    <span class='doccomment'>/// False: WBINVD/INVD from threads sharing this cache acts upon lower level caches for threads sharing this cache.</span>
    <span class='doccomment'>/// True: WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>is_write_back_invalidate</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>0</span>, <span class='number'>0</span>) <span class='op'>==</span> <span class='number'>1</span>
    }

    <span class='doccomment'>/// Cache Inclusiveness (Bit 1)</span>
    <span class='doccomment'>/// False: Cache is not inclusive of lower cache levels.</span>
    <span class='doccomment'>/// True: Cache is inclusive of lower cache levels.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>is_inclusive</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>1</span>, <span class='number'>1</span>) <span class='op'>==</span> <span class='number'>1</span>
    }

    <span class='doccomment'>/// Complex Cache Indexing (Bit 2)</span>
    <span class='doccomment'>/// False: Direct mapped cache.</span>
    <span class='doccomment'>/// True: A complex function is used to index the cache, potentially using all address bits.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_complex_indexing</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>2</span>, <span class='number'>2</span>) <span class='op'>==</span> <span class='number'>1</span>
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>MonitorMwaitInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>MonitorMwaitInfo</span> {

    <span class='doccomment'>/// Smallest monitor-line size in bytes (default is processor&#39;s monitor granularity)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>smallest_monitor_line</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Largest monitor-line size in bytes (default is processor&#39;s monitor granularity</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>largest_monitor_line</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>///  Enumeration of Monitor-Mwait extensions (beyond EAX and EBX registers) supported</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>extensions_supported</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ecx</span>, <span class='number'>0</span>, <span class='number'>0</span>) <span class='op'>==</span> <span class='number'>1</span>
    }

    <span class='doccomment'>///  Supports treating interrupts as break-event for MWAIT, even when interrupts disabled</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>interrupts_as_break_event</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ecx</span>, <span class='number'>1</span>, <span class='number'>1</span>) <span class='op'>==</span> <span class='number'>1</span>
    }

    <span class='doccomment'>/// Number of C0 sub C-states supported using MWAIT (Bits 03 - 00)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c0_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>0</span>, <span class='number'>3</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Number of C1 sub C-states supported using MWAIT (Bits 07 - 04)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c1_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>4</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Number of C2 sub C-states supported using MWAIT (Bits 11 - 08)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c2_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>8</span>, <span class='number'>11</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Number of C3 sub C-states supported using MWAIT (Bits 15 - 12)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c3_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>12</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Number of C4 sub C-states supported using MWAIT (Bits 19 - 16)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c4_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>16</span>, <span class='number'>19</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Number of C5 sub C-states supported using MWAIT (Bits 23 - 20)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c5_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>20</span>, <span class='number'>23</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Number of C6 sub C-states supported using MWAIT (Bits 27 - 24)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c6_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>24</span>, <span class='number'>27</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Number of C7 sub C-states supported using MWAIT (Bits 31 - 28)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_c7_states</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>28</span>, <span class='number'>31</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ThermalPowerInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>ThermalPowerFeaturesEax</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>ThermalPowerFeaturesEcx</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>ThermalPowerInfo</span> {

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Digital temperature sensor is supported if set.&quot;</span>,
                <span class='ident'>has_dts</span>, <span class='ident'>eax</span>, <span class='ident'>CPU_FEATURE_DTS</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]).&quot;</span>,
                <span class='ident'>has_turbo_boost</span>, <span class='ident'>eax</span>, <span class='ident'>CPU_FEATURE_TURBO_BOOST</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;ARAT. APIC-Timer-always-running feature is supported if set.&quot;</span>,
                <span class='ident'>has_arat</span>, <span class='ident'>eax</span>, <span class='ident'>CPU_FEATURE_ARAT</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;PLN. Power limit notification controls are supported if set.&quot;</span>,
                <span class='ident'>has_pln</span>, <span class='ident'>eax</span>, <span class='ident'>CPU_FEATURE_PLN</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;ECMD. Clock modulation duty cycle extension is supported if set.&quot;</span>,
                <span class='ident'>has_ecmd</span>, <span class='ident'>eax</span>, <span class='ident'>CPU_FEATURE_ECMD</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;PTM. Package thermal management is supported if set.&quot;</span>,
                <span class='ident'>has_ptm</span>, <span class='ident'>eax</span>, <span class='ident'>CPU_FEATURE_PTM</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of expected processor performance at frequency specified in CPUID Brand String Bits 02 - 01&quot;</span>,
                <span class='ident'>has_hw_coord_feedback</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_HW_COORD_FEEDBACK</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H)&quot;</span>,
                <span class='ident'>has_energy_bias_pref</span>, <span class='ident'>ecx</span>, <span class='ident'>CPU_FEATURE_ENERGY_BIAS_PREF</span>);
}

<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>ThermalPowerFeaturesEax</span>: <span class='ident'>u32</span> {
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Digital temperature sensor is supported if set. (Bit 00)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_DTS</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]). (Bit 01)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_TURBO_BOOST</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>1</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// ARAT. APIC-Timer-always-running feature is supported if set. (Bit 02)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_ARAT</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>2</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// PLN. Power limit notification controls are supported if set. (Bit 04)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PLN</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>4</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// ECMD. Clock modulation duty cycle extension is supported if set. (Bit 05)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_ECMD</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>5</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// PTM. Package thermal management is supported if set. (Bit 06)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PTM</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>6</span>,
    }
}

<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>ThermalPowerFeaturesEcx</span>: <span class='ident'>u32</span> {
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of expected processor performance at frequency specified in CPUID Brand String Bits 02 - 01</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_HW_COORD_FEEDBACK</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,

        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_ENERGY_BIAS_PREF</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>3</span>,
    }
}

<span class='kw'>impl</span> <span class='ident'>ThermalPowerInfo</span> {

    <span class='doccomment'>/// Number of Interrupt Thresholds in Digital Thermal Sensor</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>dts_irq_threshold</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>0</span>, <span class='number'>3</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ExtendedFeatures</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>ExtendedFeaturesEbx</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>ExtendedFeatures</span> {

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1.&quot;</span>,
                <span class='ident'>has_fsgsbase</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_FSGSBASE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;IA32_TSC_ADJUST MSR is supported if 1.&quot;</span>,
                <span class='ident'>has_tsc_adjust_msr</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_ADJUST_MSR</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;BMI1&quot;</span>,
                <span class='ident'>has_bmi1</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_BMI1</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;HLE&quot;</span>,
                <span class='ident'>has_hle</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_HLE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;AVX2&quot;</span>,
                <span class='ident'>has_avx2</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_AVX2</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;SMEP. Supports Supervisor-Mode Execution Prevention if 1.&quot;</span>,
                <span class='ident'>has_smep</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_SMEP</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;BMI2&quot;</span>,
                <span class='ident'>has_bmi2</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_BMI2</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Supports Enhanced REP MOVSB/STOSB if 1.&quot;</span>,
                <span class='ident'>has_rep_movsb_stosb</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_REP_MOVSB_STOSB</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;INVPCID. If 1, supports INVPCID instruction for system software that manages process-context identifiers.&quot;</span>,
                <span class='ident'>has_invpcid</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_INVPCID</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;RTM&quot;</span>,
                <span class='ident'>has_rtm</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_RTM</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Supports Quality of Service Monitoring (QM) capability if 1.&quot;</span>,
                <span class='ident'>has_qm</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_QM</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Deprecates FPU CS and FPU DS values if 1.&quot;</span>,
                <span class='ident'>has_fpu_cs_ds_deprecated</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_DEPRECATE_FPU_CS_DS</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;MPX. Supports Intel Memory Protection Extensions if 1.&quot;</span>,
                <span class='ident'>has_mpx</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_MPX</span>);
}


<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>ExtendedFeaturesEbx</span>: <span class='ident'>u32</span> {
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1. (Bit 00)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_FSGSBASE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// IA32_TSC_ADJUST MSR is supported if 1. (Bit 01)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_ADJUST_MSR</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>1</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// BMI1 (Bit 03)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_BMI1</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>3</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// HLE (Bit 04)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_HLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>4</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// AVX2 (Bit 05)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_AVX2</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>5</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// SMEP. Supports Supervisor-Mode Execution Prevention if 1. (Bit 07)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SMEP</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>7</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// BMI2 (Bit 08)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_BMI2</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>8</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Supports Enhanced REP MOVSB/STOSB if 1. (Bit 09)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_REP_MOVSB_STOSB</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>9</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// INVPCID. If 1, supports INVPCID instruction for system software that manages process-context identifiers. (Bit 10)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_INVPCID</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>10</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// RTM (Bit 11)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_RTM</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>11</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Supports Quality of Service Monitoring (QM) capability if 1. (Bit 12)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_QM</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>12</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Deprecates FPU CS and FPU DS values if 1. (Bit 13)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_DEPRECATE_FPU_CS_DS</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>13</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Deprecates FPU CS and FPU DS values if 1. (Bit 14)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_MPX</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>14</span>,

    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>DirectCacheAccessInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>DirectCacheAccessInfo</span> {

    <span class='doccomment'>/// Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_dca_cap_value</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>eax</span>
    }
}


<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>PerformanceMonitoringInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>PerformanceMonitoringFeaturesEbx</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>PerformanceMonitoringInfo</span> {

    <span class='doccomment'>/// Version ID of architectural performance monitoring. (Bits 07 - 00)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>version_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Number of general-purpose performance monitoring counter per logical processor. (Bits 15- 08)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>number_of_counters</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>8</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Bit width of general-purpose, performance monitoring counter. (Bits 23 - 16)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>counter_bit_width</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>16</span>, <span class='number'>23</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Length of EBX bit vector to enumerate architectural performance monitoring events. (Bits 31 - 24)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>ebx_length</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>24</span>, <span class='number'>31</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Number of fixed-function performance counters (if Version ID &gt; 1). (Bits 04 - 00)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>fixed_function_counters</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>0</span>, <span class='number'>4</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Bit width of fixed-function performance counters (if Version ID &gt; 1). (Bits 12- 05)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>fixed_function_counters_bit_width</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>5</span>, <span class='number'>12</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }


    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Core cycle event not available if 1.&quot;</span>,
                <span class='ident'>is_core_cyc_ev_unavailable</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_CORE_CYC_EV_UNAVAILABLE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Instruction retired event not available if 1.&quot;</span>,
                <span class='ident'>is_inst_ret_ev_unavailable</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_INST_RET_EV_UNAVAILABLE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Reference cycles event not available if 1.&quot;</span>,
                <span class='ident'>is_ref_cycle_ev_unavailable</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_REF_CYC_EV_UNAVAILABLE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Last-level cache reference event not available if 1.&quot;</span>,
                <span class='ident'>is_cache_ref_ev_unavailable</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_CACHE_REF_EV_UNAVAILABLE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Last-level cache misses event not available if 1.&quot;</span>,
                <span class='ident'>is_ll_cache_miss_ev_unavailable</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_LL_CACHE_MISS_EV_UNAVAILABLE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Branch instruction retired event not available if 1.&quot;</span>,
                <span class='ident'>is_branch_inst_ret_ev_unavailable</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_BRANCH_INST_RET_EV_UNAVAILABLE</span>);

    <span class='macro'>check_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Branch mispredict retired event not available if 1.&quot;</span>,
                <span class='ident'>is_branch_midpred_ev_unavailable</span>, <span class='ident'>ebx</span>, <span class='ident'>CPU_FEATURE_BRANCH_MISPRED_EV_UNAVAILABLE</span>);
}

<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>PerformanceMonitoringFeaturesEbx</span>: <span class='ident'>u32</span> {
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Core cycle event not available if 1. (Bit 0)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_CORE_CYC_EV_UNAVAILABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Instruction retired event not available if 1. (Bit 01)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_INST_RET_EV_UNAVAILABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>1</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Reference cycles event not available if 1. (Bit 02)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_REF_CYC_EV_UNAVAILABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>2</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Last-level cache reference event not available if 1. (Bit 03)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_CACHE_REF_EV_UNAVAILABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>3</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Last-level cache misses event not available if 1. (Bit 04)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_LL_CACHE_MISS_EV_UNAVAILABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>4</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Branch instruction retired event not available if 1. (Bit 05)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_BRANCH_INST_RET_EV_UNAVAILABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>5</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Branch mispredict retired event not available if 1. (Bit 06)</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_BRANCH_MISPRED_EV_UNAVAILABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>6</span>,
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ExtendedTopologyIter</span> {
    <span class='ident'>level</span>: <span class='ident'>u32</span>,
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ExtendedTopologyLevel</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>ExtendedTopologyLevel</span> {

    <span class='doccomment'>/// Number of logical processors at this level type.</span>
    <span class='doccomment'>/// The number reflects configuration as shipped.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>processors</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Level number.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>level_number</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ecx</span>, <span class='number'>0</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='comment'>// Level type.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>level_type</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>TopologyType</span> {
        <span class='kw'>match</span> <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ecx</span>, <span class='number'>8</span>, <span class='number'>15</span>) {
            <span class='number'>0</span> <span class='op'>=&gt;</span> <span class='ident'>TopologyType</span>::<span class='ident'>INVALID</span>,
            <span class='number'>1</span> <span class='op'>=&gt;</span> <span class='ident'>TopologyType</span>::<span class='ident'>SMT</span>,
            <span class='number'>2</span> <span class='op'>=&gt;</span> <span class='ident'>TopologyType</span>::<span class='ident'>CORE</span>,
            _ <span class='op'>=&gt;</span> <span class='macro'>unreachable</span><span class='macro'>!</span>()
        }
    }

    <span class='doccomment'>/// x2APIC ID the current logical processor. (Bits 31-00)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>x2apic_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>edx</span>
    }

    <span class='doccomment'>/// Number of bits to shift right on x2APIC ID to get a unique topology ID of the next level type. (Bits 04-00)</span>
    <span class='doccomment'>/// All logical processors with the same next level ID share current level.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>shift_right_for_next_apic_id</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>4</span>)
    }

}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>PartialEq</span>, <span class='ident'>Eq</span>, <span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>enum</span> <span class='ident'>TopologyType</span> {
    <span class='ident'>INVALID</span> <span class='op'>=</span> <span class='number'>0</span>,
    <span class='doccomment'>/// Hyper-thread (Simultaneous multithreading)</span>
    <span class='ident'>SMT</span> <span class='op'>=</span> <span class='number'>1</span>,
    <span class='ident'>CORE</span> <span class='op'>=</span> <span class='number'>2</span>,
}

<span class='kw'>impl</span> <span class='ident'>Iterator</span> <span class='kw'>for</span> <span class='ident'>ExtendedTopologyIter</span> {
    <span class='kw'>type</span> <span class='ident'>Item</span> <span class='op'>=</span> <span class='ident'>ExtendedTopologyLevel</span>;

    <span class='kw'>fn</span> <span class='ident'>next</span>(<span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ExtendedTopologyLevel</span><span class='op'>&gt;</span> {
        <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_EXTENDED_TOPOLOGY_INFO</span>, <span class='self'>self</span>.<span class='ident'>level</span>);
        <span class='self'>self</span>.<span class='ident'>level</span> <span class='op'>+=</span> <span class='number'>1</span>;

        <span class='kw'>let</span> <span class='ident'>et</span> <span class='op'>=</span> <span class='ident'>ExtendedTopologyLevel</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> };

        <span class='kw'>match</span> <span class='ident'>et</span>.<span class='ident'>level_type</span>() {
            <span class='ident'>TopologyType</span>::<span class='ident'>INVALID</span> <span class='op'>=&gt;</span> <span class='prelude-val'>None</span>,
            _ <span class='op'>=&gt;</span> <span class='prelude-val'>Some</span>(<span class='ident'>et</span>)
        }
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>PartialEq</span>, <span class='ident'>Eq</span>, <span class='ident'>Debug</span>)]</span>
<span class='attribute'>#[<span class='ident'>allow</span>(<span class='ident'>non_camel_case_types</span>)]</span>
<span class='kw'>enum</span> <span class='ident'>ExtendedStateIdent</span> {
    <span class='doccomment'>/// legacy x87 (Bit 00).</span>
    <span class='ident'>Legacy87</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,

    <span class='doccomment'>/// 128-bit SSE (Bit 01).</span>
    <span class='ident'>SSE128</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>1</span>,

    <span class='doccomment'>/// 256-bit AVX (Bit 02).</span>
    <span class='ident'>AVX256</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>2</span>,

    <span class='doccomment'>/// MPX (Bits 04 - 03).</span>
    <span class='ident'>MPX</span> <span class='op'>=</span> <span class='number'>0b11</span> <span class='op'>&lt;&lt;</span> <span class='number'>3</span>,

    <span class='doccomment'>/// AVX512 (Bit 07 - 05).</span>
    <span class='ident'>AVX512</span> <span class='op'>=</span> <span class='number'>0b111</span> <span class='op'>&lt;&lt;</span> <span class='number'>5</span>,

    <span class='doccomment'>/// IA32_XSS (Bit 08).</span>
    <span class='ident'>IA32_XSS</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>8</span>,

    <span class='doccomment'>/// PKRU state (Bit 09).</span>
    <span class='ident'>PKRU</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>9</span>,
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ExtendedStateInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>,
    <span class='ident'>eax1</span>: <span class='ident'>u32</span>,
}

<span class='macro'>macro_rules</span><span class='macro'>!</span> <span class='ident'>check_xcr_flag</span> {
    (<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>doc</span>:<span class='ident'>meta</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>fun</span>:<span class='ident'>ident</span>, <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>flag</span>:<span class='ident'>ident</span>) <span class='op'>=&gt;</span> (
        <span class='attribute'>#[<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>doc</span>]</span>
        <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>fun</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
            <span class='self'>self</span>.<span class='ident'>xcr0_supported</span>() <span class='kw-2'>&amp;</span> (<span class='ident'>ExtendedStateIdent</span>::<span class='macro-nonterminal'>$</span><span class='macro-nonterminal'>flag</span> <span class='kw'>as</span> <span class='ident'>u64</span>) <span class='op'>&gt;</span> <span class='number'>0</span>
        }
    )
}

<span class='kw'>impl</span> <span class='ident'>ExtendedStateInfo</span> {

    <span class='doccomment'>/// Reports the valid bit fields of XCR0. If a bit is 0,</span>
    <span class='doccomment'>/// the corresponding bit field in XCR0 is reserved.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>xcr0_supported</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u64</span> {
        (<span class='self'>self</span>.<span class='ident'>edx</span> <span class='kw'>as</span> <span class='ident'>u64</span>) <span class='op'>&lt;&lt;</span> <span class='number'>32</span> <span class='op'>|</span> <span class='self'>self</span>.<span class='ident'>eax</span> <span class='kw'>as</span> <span class='ident'>u64</span>
    }

    <span class='macro'>check_xcr_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Legacy x87.&quot;</span>,
                <span class='ident'>has_legacy_x87</span>, <span class='ident'>Legacy87</span>);

    <span class='macro'>check_xcr_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;SSE 128-bit.&quot;</span>,
                <span class='ident'>has_sse_128</span>, <span class='ident'>SSE128</span>);

    <span class='macro'>check_xcr_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;AVX 256-bit.&quot;</span>,
                <span class='ident'>has_avx_256</span>, <span class='ident'>AVX256</span>);

    <span class='macro'>check_xcr_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;MPX.&quot;</span>,
                <span class='ident'>has_mpx</span>, <span class='ident'>MPX</span>);

    <span class='macro'>check_xcr_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;AVX 512-bit.&quot;</span>,
                <span class='ident'>has_avx_512</span>, <span class='ident'>AVX512</span>);

    <span class='macro'>check_xcr_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;IA32_XSS.&quot;</span>,
                <span class='ident'>has_ia32_xss</span>, <span class='ident'>IA32_XSS</span>);

    <span class='macro'>check_xcr_flag</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;PKRU.&quot;</span>,
                <span class='ident'>has_pkru</span>, <span class='ident'>PKRU</span>);

    <span class='doccomment'>/// Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) required by</span>
    <span class='doccomment'>/// enabled features in XCR0. May be different than ECX if some features at the end of the XSAVE save area</span>
    <span class='doccomment'>/// are not enabled.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>maximum_size_enabled_features</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ebx</span>
    }

    <span class='doccomment'>/// Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) of the</span>
    <span class='doccomment'>/// XSAVE/XRSTOR save area required by all supported features in the processor,</span>
    <span class='doccomment'>/// i.e all the valid bit fields in XCR0.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>maximum_size_supported_features</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ecx</span>
    }

    <span class='doccomment'>/// CPU has xsaveopt feature.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_xsaveopt</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>eax1</span> <span class='kw-2'>&amp;</span> <span class='number'>0x1</span> <span class='op'>&gt;</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// Supports XSAVEC and the compacted form of XRSTOR if set.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_xsavec</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>eax1</span> <span class='kw-2'>&amp;</span> <span class='number'>0x0b10</span> <span class='op'>&gt;</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// Supports XGETBV with ECX = 1 if set.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_xgetbv</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>eax1</span> <span class='kw-2'>&amp;</span> <span class='number'>0x0b100</span> <span class='op'>&gt;</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// Supports XSAVES/XRSTORS and IA32_XSS if set.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_xsaves_xrstors</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>eax1</span> <span class='kw-2'>&amp;</span> <span class='number'>0x0b1000</span> <span class='op'>&gt;</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// Iterator over extended state enumeration levels &gt;= 2.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>iter</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>ExtendedStateIter</span> {
        <span class='ident'>ExtendedStateIter</span> { <span class='ident'>level</span>: <span class='number'>1</span>, <span class='ident'>xcr0_supported</span>: <span class='self'>self</span>.<span class='ident'>xcr0_supported</span>() }
    }

}

<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ExtendedStateIter</span> {
    <span class='ident'>level</span>: <span class='ident'>u32</span>,
    <span class='ident'>xcr0_supported</span>: <span class='ident'>u64</span>,
}

<span class='doccomment'>/// When CPUID executes with EAX set to 0DH and ECX = n (n &gt; 1,</span>
<span class='doccomment'>/// and is a valid sub-leaf index), the processor returns information</span>
<span class='doccomment'>/// about the size and offset of each processor extended state save area</span>
<span class='doccomment'>/// within the XSAVE/XRSTOR area. Software can use the forward-extendable</span>
<span class='doccomment'>/// technique depicted below to query the valid sub-leaves and obtain size</span>
<span class='doccomment'>/// and offset information for each processor extended state save area:///</span>
<span class='doccomment'>///</span>
<span class='doccomment'>/// For i = 2 to 62 // sub-leaf 1 is reserved</span>
<span class='doccomment'>///   IF (CPUID.(EAX=0DH, ECX=0):VECTOR[i] = 1 ) // VECTOR is the 64-bit value of EDX:EAX</span>
<span class='doccomment'>///     Execute CPUID.(EAX=0DH, ECX = i) to examine size and offset for sub-leaf i;</span>
<span class='doccomment'>/// FI;</span>
<span class='kw'>impl</span> <span class='ident'>Iterator</span> <span class='kw'>for</span> <span class='ident'>ExtendedStateIter</span> {
    <span class='kw'>type</span> <span class='ident'>Item</span> <span class='op'>=</span> <span class='ident'>ExtendedState</span>;

    <span class='kw'>fn</span> <span class='ident'>next</span>(<span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ExtendedState</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>level</span> <span class='op'>&gt;</span> <span class='number'>62</span> {
            <span class='kw'>return</span> <span class='prelude-val'>None</span>;
        }
        <span class='self'>self</span>.<span class='ident'>level</span> <span class='op'>+=</span> <span class='number'>1</span>;

        <span class='kw'>let</span> <span class='ident'>bit</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='self'>self</span>.<span class='ident'>level</span>;
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>xcr0_supported</span> <span class='kw-2'>&amp;</span> <span class='ident'>bit</span> <span class='op'>&gt;</span> <span class='number'>0</span> {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_EXTENDED_STATE_INFO</span>, <span class='self'>self</span>.<span class='ident'>level</span>);
            <span class='kw'>return</span> <span class='prelude-val'>Some</span>(<span class='ident'>ExtendedState</span> { <span class='ident'>subleaf</span>: <span class='self'>self</span>.<span class='ident'>level</span>, <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span> });
        }

        <span class='self'>self</span>.<span class='ident'>next</span>()
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ExtendedState</span> {
    <span class='kw'>pub</span> <span class='ident'>subleaf</span>: <span class='ident'>u32</span>,
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>ExtendedState</span> {

    <span class='doccomment'>/// The size in bytes (from the offset specified in EBX) of the save area</span>
    <span class='doccomment'>/// for an extended state feature associated with a valid sub-leaf index, n.</span>
    <span class='doccomment'>/// This field reports 0 if the sub-leaf index, n, is invalid.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>size</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>eax</span>
    }

    <span class='doccomment'>/// The offset in bytes of this extended state components save area</span>
    <span class='doccomment'>/// from the beginning of the XSAVE/XRSTOR area.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>offset</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ebx</span>
    }

    <span class='doccomment'>/// True if the bit n (corresponding to the sub-leaf index)</span>
    <span class='doccomment'>/// is supported in the IA32_XSS MSR;</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>is_in_ia32_xss</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>ecx</span> <span class='kw-2'>&amp;</span> <span class='number'>0b1</span> <span class='op'>&gt;</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// True if bit n is supported in XCR0.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>is_in_xcr0</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>ecx</span> <span class='kw-2'>&amp;</span> <span class='number'>0b1</span> <span class='op'>==</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// Returns true when the compacted format of an XSAVE area is used,</span>
    <span class='doccomment'>/// this extended state component located on the next 64-byte</span>
    <span class='doccomment'>/// boundary following the preceding state component</span>
    <span class='doccomment'>/// (otherwise, it is located immediately following the preceding state component).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>is_compacted_format</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>ecx</span> <span class='kw-2'>&amp;</span> <span class='number'>0b10</span> <span class='op'>&gt;</span> <span class='number'>0</span>
    }

}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>QoSInfo</span> {
    <span class='ident'>ebx0</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx0</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx1</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx1</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx1</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>QoSInfo</span> {

    <span class='doccomment'>/// Maximum range (zero-based) of RMID within this physical processor of all types.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>maximum_rmid_range</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ebx0</span>
    }

    <span class='doccomment'>/// Supports L3 Cache QoS if true.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_l3_qos</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>edx0</span> <span class='kw-2'>&amp;</span> (<span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>1</span>) <span class='op'>&gt;</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// Conversion factor from reported IA32_QM_CTR value to occupancy metric (bytes).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>conversion_factor</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ebx1</span>
    }

    <span class='doccomment'>/// Maximum range (zero-based) of RMID of L3.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>maximum_range_l3_rmid</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ecx1</span>
    }

    <span class='doccomment'>/// Supports L3 occupancy monitoring if true.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_l3_occupancy_monitoring</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>edx1</span> <span class='kw-2'>&amp;</span> <span class='number'>0x1</span> <span class='op'>&gt;</span> <span class='number'>0</span>
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>QoSEnforcementInfo</span> {
    <span class='ident'>ebx0</span>: <span class='ident'>u32</span>,
    <span class='ident'>eax1</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx1</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx1</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx1</span>: <span class='ident'>u32</span>
}

<span class='kw'>impl</span> <span class='ident'>QoSEnforcementInfo</span> {
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Supports L3 Cache QoS enforcement if true.&quot;</span>, <span class='ident'>has_l3_qos_enforcement</span>, <span class='ident'>ebx0</span>, <span class='number'>0</span>);

    <span class='doccomment'>/// Iterator over QoS enforcements.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>iter</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>QoSEnforcementIter</span> {
        <span class='ident'>QoSEnforcementIter</span> { <span class='ident'>current</span>: <span class='number'>0</span>, <span class='ident'>ebx0</span>: <span class='self'>self</span>.<span class='ident'>ebx0</span> }
    }
}

<span class='doccomment'>/// Iterator over the QoSEnforcement sub-leafs.</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>QoSEnforcementIter</span> {
    <span class='ident'>current</span>: <span class='ident'>u8</span>,
    <span class='ident'>ebx0</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>Iterator</span> <span class='kw'>for</span> <span class='ident'>QoSEnforcementIter</span> {
    <span class='kw'>type</span> <span class='ident'>Item</span> <span class='op'>=</span> <span class='ident'>QoSEnforcement</span>;

    <span class='kw'>fn</span> <span class='ident'>next</span>(<span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>QoSEnforcement</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>&gt;</span> <span class='number'>31</span> {
            <span class='kw'>return</span> <span class='prelude-val'>None</span>;
        }

        <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>+=</span> <span class='number'>1</span>;
        <span class='kw'>if</span> <span class='macro'>is_bit_set</span><span class='macro'>!</span>(<span class='self'>self</span>.<span class='ident'>ebx0</span>, <span class='self'>self</span>.<span class='ident'>current</span>) {
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_QOS_ENFORCEMENT_INFO</span>, <span class='self'>self</span>.<span class='ident'>current</span>);
            <span class='kw'>return</span> <span class='prelude-val'>Some</span>(<span class='ident'>QoSEnforcement</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span>, <span class='ident'>ecx</span>: <span class='ident'>res</span>.<span class='ident'>ecx</span>, <span class='ident'>edx</span>: <span class='ident'>res</span>.<span class='ident'>edx</span> });
        }

        <span class='self'>self</span>.<span class='ident'>next</span>()
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>QoSEnforcement</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>
}

<span class='kw'>impl</span> <span class='ident'>QoSEnforcement</span> {

    <span class='doccomment'>/// Length of the capacity bit mask.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>capacity_mask_length</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>4</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Bit-granular map of isolation/contention of allocation units.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>allocation_unit_isolation</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ebx</span>
    }

    <span class='doccomment'>/// Highest COS number supported for this Leaf.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>highest_cos_number</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>edx</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Updates of COS should be infrequent if true.&quot;</span>,
                  <span class='ident'>has_infrequent_cos_updates</span>, <span class='ident'>ecx</span>, <span class='number'>1</span>);

    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;Is Code and Data Prioritization Technology supported?&quot;</span>,
                  <span class='ident'>has_code_data_prioritization</span>, <span class='ident'>ecx</span>, <span class='number'>2</span>);
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ProcessorTraceInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>,
    <span class='ident'>edx</span>: <span class='ident'>u32</span>
}

<span class='kw'>impl</span> <span class='ident'>ProcessorTraceInfo</span> {

    <span class='comment'>// EBX features</span>
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH MSR can be accessed.&quot;</span>,
                  <span class='ident'>has_rtit_cr3_match</span>, <span class='ident'>ebx</span>, <span class='number'>0</span>);
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Indicates support of Configurable PSB and Cycle-Accurate Mode.&quot;</span>,
                  <span class='ident'>has_configurable_psb_and_cycle_accurate_mode</span>, <span class='ident'>ebx</span>, <span class='number'>1</span>);
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Indicates support of IP Filtering, TraceStop filtering, and preservation of Intel PT MSRs across warm reset.&quot;</span>,
                  <span class='ident'>has_ip_tracestop_filtering</span>, <span class='ident'>ebx</span>, <span class='number'>2</span>);
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Indicates support of MTC timing packet and suppression of COFI-based packets.&quot;</span>,
                  <span class='ident'>has_mtc_timing_packet_coefi_suppression</span>, <span class='ident'>ebx</span>, <span class='number'>3</span>);

    <span class='comment'>// ECX features</span>
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed.&quot;</span>,
                  <span class='ident'>has_topa</span>, <span class='ident'>ecx</span>, <span class='number'>0</span>);
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, ToPA tables can hold any number of output entries, up to the maximum allowed by the MaskOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS.&quot;</span>,
                  <span class='ident'>has_topa_maximum_entries</span>, <span class='ident'>ecx</span>, <span class='number'>1</span>);
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Indicates support of Single-Range Output scheme.&quot;</span>,
                  <span class='ident'>has_single_range_output_scheme</span>, <span class='ident'>ecx</span>, <span class='number'>2</span>);
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Indicates support of output to Trace Transport subsystem.&quot;</span>,
                  <span class='ident'>has_trace_transport_subsystem</span>, <span class='ident'>ecx</span>, <span class='number'>3</span>);
    <span class='macro'>check_bit_fn</span><span class='macro'>!</span>(<span class='ident'>doc</span> <span class='op'>=</span> <span class='string'>&quot;If true, Generated packets which contain IP payloads have LIP values, which include the CS base component.&quot;</span>,
                  <span class='ident'>has_lip_with_cs_base</span>, <span class='ident'>ecx</span>, <span class='number'>31</span>);

    <span class='doccomment'>/// Iterator over processor trace info sub-leafs.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>iter</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>ProcessorTraceIter</span> {
        <span class='ident'>ProcessorTraceIter</span> { <span class='ident'>current</span>: <span class='number'>0</span>, <span class='ident'>count</span>: <span class='self'>self</span>.<span class='ident'>eax</span> }
    }
}

<span class='doccomment'>/// Iterator over the Processor Trace sub-leafs.</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ProcessorTraceIter</span> {
    <span class='ident'>current</span>: <span class='ident'>u32</span>,
    <span class='ident'>count</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>Iterator</span> <span class='kw'>for</span> <span class='ident'>ProcessorTraceIter</span> {
    <span class='kw'>type</span> <span class='ident'>Item</span> <span class='op'>=</span> <span class='ident'>ProcessorTrace</span>;

    <span class='kw'>fn</span> <span class='ident'>next</span>(<span class='kw-2'>&amp;</span><span class='kw-2'>mut</span> <span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>ProcessorTrace</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>&lt;=</span> <span class='self'>self</span>.<span class='ident'>count</span> {
            <span class='self'>self</span>.<span class='ident'>current</span> <span class='op'>+=</span> <span class='number'>1</span>;
            <span class='kw'>let</span> <span class='ident'>res</span> <span class='op'>=</span> <span class='macro'>cpuid</span><span class='macro'>!</span>(<span class='ident'>EAX_TRACE_INFO</span>, <span class='self'>self</span>.<span class='ident'>current</span>);
            <span class='kw'>return</span> <span class='prelude-val'>Some</span>(<span class='ident'>ProcessorTrace</span> { <span class='ident'>eax</span>: <span class='ident'>res</span>.<span class='ident'>eax</span>, <span class='ident'>ebx</span>: <span class='ident'>res</span>.<span class='ident'>ebx</span> });
        }

        <span class='prelude-val'>None</span>
    }
}

<span class='doccomment'>/// Processor Trace information sub-leaf.</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ProcessorTrace</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
}

<span class='kw'>impl</span> <span class='ident'>ProcessorTrace</span> {
    <span class='doccomment'>/// Number of configurable Address Ranges for filtering (Bits 2:0).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>configurable_address_ranges</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u8</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>2</span>) <span class='kw'>as</span> <span class='ident'>u8</span>
    }

    <span class='doccomment'>/// Bitmap of supported MTC period encodings (Bit 31:16).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_mtc_period_encodings</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>16</span>, <span class='number'>31</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Bitmap of supported Cycle Threshold value encodings (Bits 15-0).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_cycle_threshold_value_encodings</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Bitmap of supported Configurable PSB frequency encodings (Bit 31:16)</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>supported_psb_frequency_encodings</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>16</span>, <span class='number'>31</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }
}

<span class='doccomment'>/// Contains time stamp counter information.</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>TscInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>
}

<span class='kw'>impl</span> <span class='ident'>TscInfo</span> {
    <span class='doccomment'>/// An unsigned integer which is the denominator of the TSC/”core crystal clock” ratio (Bits 31:0).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_tsc_ratio_denominator</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>eax</span>
    }

    <span class='doccomment'>/// An unsigned integer which is the numerator of the TSC/”core crystal clock” ratio (Bits 31-0).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>get_tsc_ratio_numerator</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u32</span> {
        <span class='self'>self</span>.<span class='ident'>ebx</span>
    }
}

<span class='doccomment'>/// Processor Frequency Information</span>
<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ProcessorFrequencyInfo</span> {
    <span class='ident'>eax</span>: <span class='ident'>u32</span>,
    <span class='ident'>ebx</span>: <span class='ident'>u32</span>,
    <span class='ident'>ecx</span>: <span class='ident'>u32</span>
}

<span class='kw'>impl</span> <span class='ident'>ProcessorFrequencyInfo</span> {
    <span class='doccomment'>/// Processor Base Frequency (in MHz).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>processor_base_frequency</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Maximum Frequency (in MHz).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>processor_max_frequency</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ebx</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }

    <span class='doccomment'>/// Bus (Reference) Frequency (in MHz).</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>bus_frequency</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>u16</span> {
        <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>ecx</span>, <span class='number'>0</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u16</span>
    }
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>struct</span> <span class='ident'>ExtendedFunctionInfo</span> {
    <span class='ident'>max_eax_value</span>: <span class='ident'>u32</span>,
    <span class='ident'>data</span>: [<span class='ident'>CpuIdResult</span>; <span class='number'>9</span>],
}

<span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>PartialEq</span>, <span class='ident'>Eq</span>, <span class='ident'>Debug</span>)]</span>
<span class='kw'>pub</span> <span class='kw'>enum</span> <span class='ident'>L2Associativity</span> {
    <span class='ident'>Disabled</span> <span class='op'>=</span> <span class='number'>0x0</span>,
    <span class='ident'>DirectMapped</span> <span class='op'>=</span> <span class='number'>0x1</span>,
    <span class='ident'>TwoWay</span> <span class='op'>=</span> <span class='number'>0x2</span>,
    <span class='ident'>FourWay</span> <span class='op'>=</span> <span class='number'>0x4</span>,
    <span class='ident'>EightWay</span> <span class='op'>=</span> <span class='number'>0x6</span>,
    <span class='ident'>SixteenWay</span> <span class='op'>=</span> <span class='number'>0x8</span>,
    <span class='ident'>FullyAssiciative</span> <span class='op'>=</span> <span class='number'>0xF</span>,
    <span class='ident'>Unknown</span>,
}

<span class='kw'>const</span> <span class='ident'>EAX_EXTENDED_PROC_SIGNATURE</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x1</span>;
<span class='kw'>const</span> <span class='ident'>EAX_EXTENDED_BRAND_STRING</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x4</span>;
<span class='kw'>const</span> <span class='ident'>EAX_EXTENDED_CACHE_INFO</span>: <span class='ident'>u32</span> <span class='op'>=</span> <span class='number'>0x6</span>;

<span class='kw'>impl</span> <span class='ident'>ExtendedFunctionInfo</span> {

    <span class='kw'>fn</span> <span class='ident'>leaf_is_supported</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>, <span class='ident'>val</span>: <span class='ident'>u32</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='ident'>val</span> <span class='op'>&lt;=</span> <span class='self'>self</span>.<span class='ident'>max_eax_value</span>
    }

    <span class='doccomment'>/// Retrieve processor brand string.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>processor_brand_string</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='kw-2'>&amp;</span><span class='ident'>str</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_EXTENDED_BRAND_STRING</span>) {
            <span class='prelude-val'>Some</span>(<span class='kw'>unsafe</span> {
                <span class='kw'>let</span> <span class='ident'>brand_string_start</span> <span class='op'>=</span> <span class='ident'>transmute</span>::<span class='op'>&lt;</span><span class='kw-2'>&amp;</span><span class='ident'>CpuIdResult</span>, <span class='op'>*</span><span class='kw'>const</span> <span class='ident'>u8</span><span class='op'>&gt;</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>2</span>]);
                <span class='kw'>let</span> <span class='ident'>slice</span> <span class='op'>=</span> <span class='ident'>raw</span>::<span class='ident'>Slice</span> { <span class='ident'>data</span>: <span class='ident'>brand_string_start</span>, <span class='ident'>len</span>: <span class='number'>3</span><span class='op'>*</span><span class='number'>4</span><span class='op'>*</span><span class='number'>4</span> };
                <span class='kw'>let</span> <span class='ident'>byte_array</span>: <span class='kw-2'>&amp;</span><span class='lifetime'>&#39;static</span> [<span class='ident'>u8</span>] <span class='op'>=</span> <span class='ident'>transmute</span>(<span class='ident'>slice</span>);
                <span class='ident'>str</span>::<span class='ident'>from_utf8_unchecked</span>(<span class='ident'>byte_array</span>)
            })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Extended Processor Signature and Feature Bits.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>extended_signature</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>u32</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_EXTENDED_PROC_SIGNATURE</span>) {
            <span class='prelude-val'>Some</span>(<span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>eax</span>)
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Cache Line size in bytes</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>cache_line_size</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>u8</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_EXTENDED_CACHE_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>6</span>].<span class='ident'>ecx</span>, <span class='number'>0</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u8</span>)
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// L2 Associativity field</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>l2_associativity</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>L2Associativity</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_EXTENDED_CACHE_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='kw'>match</span> <span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>6</span>].<span class='ident'>ecx</span>, <span class='number'>12</span>, <span class='number'>15</span>) {
                <span class='number'>0x0</span> <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>Disabled</span>,
                <span class='number'>0x1</span> <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>DirectMapped</span>,
                <span class='number'>0x2</span> <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>TwoWay</span>,
                <span class='number'>0x4</span> <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>FourWay</span>,
                <span class='number'>0x6</span> <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>EightWay</span>,
                <span class='number'>0x8</span> <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>SixteenWay</span>,
                <span class='number'>0xF</span> <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>FullyAssiciative</span>,
                _ <span class='op'>=&gt;</span> <span class='ident'>L2Associativity</span>::<span class='ident'>Unknown</span>,
            })
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Cache size in 1K units</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>cache_size</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>u16</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='ident'>EAX_EXTENDED_CACHE_INFO</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>6</span>].<span class='ident'>ecx</span>, <span class='number'>16</span>, <span class='number'>31</span>) <span class='kw'>as</span> <span class='ident'>u16</span>)
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// #Physical Address Bits</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>physical_address_bits</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>u8</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>8</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>8</span>].<span class='ident'>eax</span>, <span class='number'>0</span>, <span class='number'>7</span>) <span class='kw'>as</span> <span class='ident'>u8</span>)
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// #Linear Address Bits</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>linear_address_bits</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='prelude-ty'>Option</span><span class='op'>&lt;</span><span class='ident'>u8</span><span class='op'>&gt;</span> {
        <span class='kw'>if</span> <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>8</span>) {
            <span class='prelude-val'>Some</span>(<span class='ident'>get_bits</span>(<span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>8</span>].<span class='ident'>eax</span>, <span class='number'>8</span>, <span class='number'>15</span>) <span class='kw'>as</span> <span class='ident'>u8</span>)
        }
        <span class='kw'>else</span> {
            <span class='prelude-val'>None</span>
        }
    }

    <span class='doccomment'>/// Is Invariant TSC available?</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_invariant_tsc</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>7</span>) <span class='op'>&amp;&amp;</span> <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>7</span>].<span class='ident'>edx</span> <span class='kw-2'>&amp;</span> (<span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>8</span>) <span class='op'>&gt;</span> <span class='number'>0</span>
    }

    <span class='doccomment'>/// Is LAHF/SAHF available in 64-bit mode?</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_lahf_sahf</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEcx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>ecx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_LAHF_SAHF</span>)
    }

    <span class='doccomment'>/// Is LZCNT available?</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_lzcnt</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEcx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>ecx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_LZCNT</span>)
    }

    <span class='doccomment'>/// Is PREFETCHW available?</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_prefetchw</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEcx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>ecx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_PREFETCHW</span>)
    }

    <span class='doccomment'>/// Are fast system calls available.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_syscall_sysret</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEdx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>edx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_SYSCALL_SYSRET</span>)
    }

    <span class='doccomment'>/// Is there support for execute disable bit.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_execute_disable</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEdx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>edx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_EXECUTE_DISABLE</span>)
    }

    <span class='doccomment'>/// Is there support for 1GiB pages.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_1gib_pages</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEdx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>edx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_1GIB_PAGES</span>)
    }

    <span class='doccomment'>/// Check support for rdtscp instruction.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_rdtscp</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEdx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>edx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_RDTSCP</span>)
    }

    <span class='doccomment'>/// Check support for 64-bit mode.</span>
    <span class='kw'>pub</span> <span class='kw'>fn</span> <span class='ident'>has_64bit_mode</span>(<span class='kw-2'>&amp;</span><span class='self'>self</span>) <span class='op'>-&gt;</span> <span class='ident'>bool</span> {
        <span class='self'>self</span>.<span class='ident'>leaf_is_supported</span>(<span class='number'>1</span>) <span class='op'>&amp;&amp;</span>
        <span class='ident'>ExtendedFunctionInfoEdx</span>{ <span class='ident'>bits</span>: <span class='self'>self</span>.<span class='ident'>data</span>[<span class='number'>1</span>].<span class='ident'>edx</span> }.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_64BIT_MODE</span>)
    }


}

<span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>ExtendedFunctionInfoEcx</span>: <span class='ident'>u32</span> {
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// LAHF/SAHF available in 64-bit mode.</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_LAHF_SAHF</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>0</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Bit 05: LZCNT</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_LZCNT</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>5</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Bit 08: PREFETCHW</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_PREFETCHW</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>8</span>,
    }
}

<span class='macro'>bitflags</span><span class='macro'>!</span> {
    <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
    <span class='attribute'>#[<span class='ident'>derive</span>(<span class='ident'>Debug</span>)]</span>
    <span class='ident'>flags</span> <span class='ident'>ExtendedFunctionInfoEdx</span>: <span class='ident'>u32</span> {
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// SYSCALL/SYSRET available in 64-bit mode (Bit 11).</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_SYSCALL_SYSRET</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>11</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Execute Disable Bit available (Bit 20).</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_EXECUTE_DISABLE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>20</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// 1-GByte pages are available if 1 (Bit 26).</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_1GIB_PAGES</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>26</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// RDTSCP and IA32_TSC_AUX are available if 1 (Bit 27).</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_RDTSCP</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>27</span>,
        <span class='attribute'>#[<span class='ident'>doc</span>(<span class='ident'>hidden</span>)]</span>
        <span class='doccomment'>/// Intel ® 64 Architecture available if 1 (Bit 29).</span>
        <span class='kw'>const</span> <span class='ident'>CPU_FEATURE_64BIT_MODE</span> <span class='op'>=</span> <span class='number'>1</span> <span class='op'>&lt;&lt;</span> <span class='number'>29</span>,
    }
}

<span class='attribute'>#[<span class='ident'>cfg</span>(<span class='ident'>test</span>)]</span>
<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>genuine_intel</span>() {
    <span class='kw'>let</span> <span class='ident'>vf</span> <span class='op'>=</span> <span class='ident'>VendorInfo</span> { <span class='ident'>ebx</span>: <span class='number'>1970169159</span>, <span class='ident'>edx</span>: <span class='number'>1231384169</span>, <span class='ident'>ecx</span>: <span class='number'>1818588270</span> };
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>vf</span>.<span class='ident'>as_string</span>() <span class='op'>==</span> <span class='string'>&quot;GenuineIntel&quot;</span>);
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>feature_info</span>() {
    <span class='kw'>let</span> <span class='ident'>finfo</span> <span class='op'>=</span> <span class='ident'>FeatureInfo</span> { <span class='ident'>eax</span>: <span class='number'>198313</span>,
                              <span class='ident'>ebx</span>: <span class='number'>34605056</span>,
                              <span class='ident'>ecx</span>: <span class='ident'>FeatureInfoEcx</span> { <span class='ident'>bits</span>: <span class='number'>2109399999</span> },
                              <span class='ident'>edx</span>: <span class='ident'>FeatureInfoEdx</span> { <span class='ident'>bits</span>: <span class='number'>3219913727</span> }, };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>model_id</span>() <span class='op'>==</span> <span class='number'>10</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>extended_model_id</span>() <span class='op'>==</span> <span class='number'>3</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>stepping_id</span>() <span class='op'>==</span> <span class='number'>9</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>extended_family_id</span>() <span class='op'>==</span> <span class='number'>0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>family_id</span>() <span class='op'>==</span> <span class='number'>6</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>stepping_id</span>() <span class='op'>==</span> <span class='number'>9</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>brand_index</span>() <span class='op'>==</span> <span class='number'>0</span>);

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>edx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_SSE2</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>finfo</span>.<span class='ident'>ecx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_SSE41</span>));
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>cache_info</span>() {
    <span class='kw'>let</span> <span class='ident'>cinfos</span> <span class='op'>=</span> <span class='ident'>CacheInfoIter</span> { <span class='ident'>current</span>: <span class='number'>1</span>,
                                 <span class='ident'>eax</span>: <span class='number'>1979931137</span>,
                                 <span class='ident'>ebx</span>: <span class='number'>15774463</span>,
                                 <span class='ident'>ecx</span>: <span class='number'>0</span>,
                                 <span class='ident'>edx</span>: <span class='number'>13238272</span>, };
    <span class='kw'>for</span> (<span class='ident'>idx</span>, <span class='ident'>cache</span>) <span class='kw'>in</span> <span class='ident'>cinfos</span>.<span class='ident'>enumerate</span>() {
        <span class='kw'>match</span> <span class='ident'>idx</span> {
            <span class='number'>0</span> <span class='op'>=&gt;</span> <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='number'>0xff</span>),
            <span class='number'>1</span> <span class='op'>=&gt;</span> <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='number'>0x5a</span>),
            <span class='number'>2</span> <span class='op'>=&gt;</span> <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='number'>0xb2</span>),
            <span class='number'>3</span> <span class='op'>=&gt;</span> <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='number'>0x03</span>),
            <span class='number'>4</span> <span class='op'>=&gt;</span> <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='number'>0xf0</span>),
            <span class='number'>5</span> <span class='op'>=&gt;</span> <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='number'>0xca</span>),
            <span class='number'>6</span> <span class='op'>=&gt;</span> <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>num</span> <span class='op'>==</span> <span class='number'>0x76</span>),
            _ <span class='op'>=&gt;</span> <span class='macro'>unreachable</span><span class='macro'>!</span>(),
        }
    }
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>cache_parameters</span>() {
    <span class='kw'>let</span> <span class='ident'>caches</span>: [<span class='ident'>CacheParameter</span>; <span class='number'>4</span>] <span class='op'>=</span> [
            <span class='ident'>CacheParameter</span> { <span class='ident'>eax</span>: <span class='number'>469778721</span>, <span class='ident'>ebx</span>: <span class='number'>29360191</span>, <span class='ident'>ecx</span>: <span class='number'>63</span>, <span class='ident'>edx</span>: <span class='number'>0</span> },
            <span class='ident'>CacheParameter</span> { <span class='ident'>eax</span>: <span class='number'>469778722</span>, <span class='ident'>ebx</span>: <span class='number'>29360191</span>, <span class='ident'>ecx</span>: <span class='number'>63</span>, <span class='ident'>edx</span>: <span class='number'>0</span> },
            <span class='ident'>CacheParameter</span> { <span class='ident'>eax</span>: <span class='number'>469778755</span>, <span class='ident'>ebx</span>: <span class='number'>29360191</span>, <span class='ident'>ecx</span>: <span class='number'>511</span>, <span class='ident'>edx</span>: <span class='number'>0</span> },
            <span class='ident'>CacheParameter</span> { <span class='ident'>eax</span>: <span class='number'>470008163</span>, <span class='ident'>ebx</span>: <span class='number'>46137407</span>, <span class='ident'>ecx</span>: <span class='number'>4095</span>, <span class='ident'>edx</span>: <span class='number'>6</span> },
    ];


    <span class='kw'>for</span> (<span class='ident'>idx</span>, <span class='ident'>cache</span>) <span class='kw'>in</span> <span class='ident'>caches</span>.<span class='ident'>into_iter</span>().<span class='ident'>enumerate</span>() {
        <span class='kw'>match</span> <span class='ident'>idx</span> {
            <span class='number'>0</span> <span class='op'>=&gt;</span> {
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>cache_type</span>() <span class='op'>==</span> <span class='ident'>CacheType</span>::<span class='ident'>DATA</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>level</span>() <span class='op'>==</span> <span class='number'>1</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>is_self_initializing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_fully_associative</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_cache</span>() <span class='op'>==</span> <span class='number'>2</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_package</span>() <span class='op'>==</span> <span class='number'>8</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>coherency_line_size</span>() <span class='op'>==</span> <span class='number'>64</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>physical_line_partitions</span>() <span class='op'>==</span> <span class='number'>1</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>associativity</span>() <span class='op'>==</span> <span class='number'>8</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_write_back_invalidate</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_inclusive</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>has_complex_indexing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>sets</span>() <span class='op'>==</span> <span class='number'>64</span>);
            },
            <span class='number'>1</span> <span class='op'>=&gt;</span> {
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>cache_type</span>() <span class='op'>==</span> <span class='ident'>CacheType</span>::<span class='ident'>INSTRUCTION</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>level</span>() <span class='op'>==</span> <span class='number'>1</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>is_self_initializing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_fully_associative</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_cache</span>() <span class='op'>==</span> <span class='number'>2</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_package</span>() <span class='op'>==</span> <span class='number'>8</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>coherency_line_size</span>() <span class='op'>==</span> <span class='number'>64</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>physical_line_partitions</span>() <span class='op'>==</span> <span class='number'>1</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>associativity</span>() <span class='op'>==</span> <span class='number'>8</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_write_back_invalidate</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_inclusive</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>has_complex_indexing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>sets</span>() <span class='op'>==</span> <span class='number'>64</span>);
            },
            <span class='number'>2</span> <span class='op'>=&gt;</span> {
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>cache_type</span>() <span class='op'>==</span> <span class='ident'>CacheType</span>::<span class='ident'>UNIFIED</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>level</span>() <span class='op'>==</span> <span class='number'>2</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>is_self_initializing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_fully_associative</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_cache</span>() <span class='op'>==</span> <span class='number'>2</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_package</span>() <span class='op'>==</span> <span class='number'>8</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>coherency_line_size</span>() <span class='op'>==</span> <span class='number'>64</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>physical_line_partitions</span>() <span class='op'>==</span> <span class='number'>1</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>associativity</span>() <span class='op'>==</span> <span class='number'>8</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_write_back_invalidate</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_inclusive</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>has_complex_indexing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>sets</span>() <span class='op'>==</span> <span class='number'>512</span>);
            },
            <span class='number'>3</span> <span class='op'>=&gt;</span> {
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>cache_type</span>() <span class='op'>==</span> <span class='ident'>CacheType</span>::<span class='ident'>UNIFIED</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>level</span>() <span class='op'>==</span> <span class='number'>3</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>is_self_initializing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_fully_associative</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_cache</span>() <span class='op'>==</span> <span class='number'>16</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>max_cores_for_package</span>() <span class='op'>==</span> <span class='number'>8</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>coherency_line_size</span>() <span class='op'>==</span> <span class='number'>64</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>physical_line_partitions</span>() <span class='op'>==</span> <span class='number'>1</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>associativity</span>() <span class='op'>==</span> <span class='number'>12</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>cache</span>.<span class='ident'>is_write_back_invalidate</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>is_inclusive</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>has_complex_indexing</span>());
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>cache</span>.<span class='ident'>sets</span>() <span class='op'>==</span> <span class='number'>4096</span>);
            },
            _ <span class='op'>=&gt;</span> <span class='macro'>unreachable</span><span class='macro'>!</span>()
        }
    }
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>monitor_mwait_features</span>() {
    <span class='kw'>let</span> <span class='ident'>mmfeatures</span> <span class='op'>=</span> <span class='ident'>MonitorMwaitInfo</span> { <span class='ident'>eax</span>: <span class='number'>64</span>, <span class='ident'>ebx</span>: <span class='number'>64</span>, <span class='ident'>ecx</span>: <span class='number'>3</span>, <span class='ident'>edx</span>: <span class='number'>135456</span> };
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>smallest_monitor_line</span>() <span class='op'>==</span> <span class='number'>64</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>largest_monitor_line</span>() <span class='op'>==</span> <span class='number'>64</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>extensions_supported</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>interrupts_as_break_event</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c0_states</span>() <span class='op'>==</span> <span class='number'>0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c1_states</span>() <span class='op'>==</span> <span class='number'>2</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c2_states</span>() <span class='op'>==</span> <span class='number'>1</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c3_states</span>() <span class='op'>==</span> <span class='number'>1</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c4_states</span>() <span class='op'>==</span> <span class='number'>2</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c5_states</span>() <span class='op'>==</span> <span class='number'>0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c6_states</span>() <span class='op'>==</span> <span class='number'>0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>mmfeatures</span>.<span class='ident'>supported_c7_states</span>() <span class='op'>==</span> <span class='number'>0</span>);
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>thermal_power_features</span>() {
    <span class='kw'>let</span> <span class='ident'>tpfeatures</span> <span class='op'>=</span> <span class='ident'>ThermalPowerInfo</span> { <span class='ident'>eax</span>: <span class='ident'>ThermalPowerFeaturesEax</span> { <span class='ident'>bits</span>: <span class='number'>119</span> },
                                        <span class='ident'>ebx</span>: <span class='number'>2</span>,
                                        <span class='ident'>ecx</span>: <span class='ident'>ThermalPowerFeaturesEcx</span> { <span class='ident'>bits</span>: <span class='number'>9</span> },
                                        <span class='ident'>edx</span>: <span class='number'>0</span>, };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>eax</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_DTS</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>eax</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_TURBO_BOOST</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>eax</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_ARAT</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>eax</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_PLN</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>eax</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_ECMD</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>eax</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_PTM</span>));

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>ecx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_HW_COORD_FEEDBACK</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>ecx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_ENERGY_BIAS_PREF</span>));

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>dts_irq_threshold</span>() <span class='op'>==</span> <span class='number'>0x2</span>);
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>extended_features</span>() {
    <span class='kw'>let</span> <span class='ident'>tpfeatures</span> <span class='op'>=</span> <span class='ident'>ExtendedFeatures</span> { <span class='ident'>eax</span>: <span class='number'>0</span>,
                                        <span class='ident'>ebx</span>: <span class='ident'>ExtendedFeaturesEbx</span> { <span class='ident'>bits</span>: <span class='number'>641</span> },
                                        <span class='ident'>ecx</span>: <span class='number'>0</span>,
                                        <span class='ident'>edx</span>: <span class='number'>0</span>, };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>eax</span> <span class='op'>==</span> <span class='number'>0</span>);

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_FSGSBASE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_ADJUST_MSR</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_BMI1</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_HLE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_AVX2</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_SMEP</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_BMI2</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_REP_MOVSB_STOSB</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_INVPCID</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_RTM</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_QM</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>tpfeatures</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_DEPRECATE_FPU_CS_DS</span>));

}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>direct_cache_access_info</span>() {
    <span class='kw'>let</span> <span class='ident'>dca</span> <span class='op'>=</span> <span class='ident'>DirectCacheAccessInfo</span> { <span class='ident'>eax</span>: <span class='number'>0x1</span> };
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>dca</span>.<span class='ident'>get_dca_cap_value</span>() <span class='op'>==</span> <span class='number'>0x1</span>);
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>performance_monitoring_info</span>() {
    <span class='kw'>let</span> <span class='ident'>pm</span> <span class='op'>=</span> <span class='ident'>PerformanceMonitoringInfo</span> { <span class='ident'>eax</span>: <span class='number'>120587267</span>,
                                         <span class='ident'>ebx</span>: <span class='ident'>PerformanceMonitoringFeaturesEbx</span> { <span class='ident'>bits</span>: <span class='number'>0</span> },
                                         <span class='ident'>ecx</span>: <span class='number'>0</span>,
                                         <span class='ident'>edx</span>: <span class='number'>1539</span>, };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>pm</span>.<span class='ident'>version_id</span>() <span class='op'>==</span> <span class='number'>3</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>pm</span>.<span class='ident'>number_of_counters</span>() <span class='op'>==</span> <span class='number'>4</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>pm</span>.<span class='ident'>counter_bit_width</span>() <span class='op'>==</span> <span class='number'>48</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>pm</span>.<span class='ident'>ebx_length</span>() <span class='op'>==</span> <span class='number'>7</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>pm</span>.<span class='ident'>fixed_function_counters</span>() <span class='op'>==</span> <span class='number'>3</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>pm</span>.<span class='ident'>fixed_function_counters_bit_width</span>() <span class='op'>==</span> <span class='number'>48</span>);

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>pm</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_CORE_CYC_EV_UNAVAILABLE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>pm</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_INST_RET_EV_UNAVAILABLE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>pm</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_REF_CYC_EV_UNAVAILABLE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>pm</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_CACHE_REF_EV_UNAVAILABLE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>pm</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_LL_CACHE_MISS_EV_UNAVAILABLE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>pm</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_BRANCH_INST_RET_EV_UNAVAILABLE</span>));
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>pm</span>.<span class='ident'>ebx</span>.<span class='ident'>contains</span>(<span class='ident'>CPU_FEATURE_BRANCH_MISPRED_EV_UNAVAILABLE</span>));
}


<span class='attribute'>#[<span class='ident'>cfg</span>(<span class='ident'>test</span>)]</span>
<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>extended_topology_info</span>() {
    <span class='kw'>let</span> <span class='ident'>l1</span> <span class='op'>=</span> <span class='ident'>ExtendedTopologyLevel</span> { <span class='ident'>eax</span>: <span class='number'>1</span>, <span class='ident'>ebx</span>: <span class='number'>2</span>, <span class='ident'>ecx</span>: <span class='number'>256</span>, <span class='ident'>edx</span>: <span class='number'>3</span> };
    <span class='kw'>let</span> <span class='ident'>l2</span> <span class='op'>=</span> <span class='ident'>ExtendedTopologyLevel</span> { <span class='ident'>eax</span>: <span class='number'>4</span>, <span class='ident'>ebx</span>: <span class='number'>4</span>, <span class='ident'>ecx</span>: <span class='number'>513</span>, <span class='ident'>edx</span>: <span class='number'>3</span> };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l1</span>.<span class='ident'>processors</span>() <span class='op'>==</span> <span class='number'>2</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l1</span>.<span class='ident'>level_number</span>() <span class='op'>==</span> <span class='number'>0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l1</span>.<span class='ident'>level_type</span>() <span class='op'>==</span> <span class='ident'>TopologyType</span>::<span class='ident'>SMT</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l1</span>.<span class='ident'>x2apic_id</span>() <span class='op'>==</span> <span class='number'>3</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l1</span>.<span class='ident'>shift_right_for_next_apic_id</span>() <span class='op'>==</span> <span class='number'>1</span>);

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l2</span>.<span class='ident'>processors</span>() <span class='op'>==</span> <span class='number'>4</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l2</span>.<span class='ident'>level_number</span>() <span class='op'>==</span> <span class='number'>1</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l2</span>.<span class='ident'>level_type</span>() <span class='op'>==</span> <span class='ident'>TopologyType</span>::<span class='ident'>CORE</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l2</span>.<span class='ident'>x2apic_id</span>() <span class='op'>==</span> <span class='number'>3</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>l2</span>.<span class='ident'>shift_right_for_next_apic_id</span>() <span class='op'>==</span> <span class='number'>4</span>);
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>extended_state_info</span>() {
    <span class='kw'>let</span> <span class='ident'>es</span> <span class='op'>=</span> <span class='ident'>ExtendedStateInfo</span> { <span class='ident'>eax</span>: <span class='number'>7</span>, <span class='ident'>ebx</span>: <span class='number'>832</span>, <span class='ident'>ecx</span>: <span class='number'>832</span>, <span class='ident'>edx</span>: <span class='number'>0</span>, <span class='ident'>eax1</span>: <span class='number'>1</span> };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>es</span>.<span class='ident'>xcr0_supported</span>() <span class='op'>==</span> <span class='number'>7</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>es</span>.<span class='ident'>maximum_size_enabled_features</span>() <span class='op'>==</span> <span class='number'>832</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>es</span>.<span class='ident'>maximum_size_supported_features</span>() <span class='op'>==</span> <span class='number'>832</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>es</span>.<span class='ident'>has_xsaveopt</span>());

    <span class='kw'>for</span> (<span class='ident'>idx</span>, <span class='ident'>e</span>) <span class='kw'>in</span> <span class='ident'>es</span>.<span class='ident'>iter</span>().<span class='ident'>enumerate</span>() {
        <span class='kw'>match</span> <span class='ident'>idx</span> {
            <span class='number'>0</span> <span class='op'>=&gt;</span> {
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>e</span>.<span class='ident'>subleaf</span> <span class='op'>==</span> <span class='number'>2</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>e</span>.<span class='ident'>size</span>() <span class='op'>==</span> <span class='number'>256</span>);
                <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>e</span>.<span class='ident'>offset</span>() <span class='op'>==</span> <span class='number'>576</span>);
            }
            _ <span class='op'>=&gt;</span> <span class='macro'>unreachable</span><span class='macro'>!</span>()
        }
    }
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>quality_of_service_info</span>() {
    <span class='kw'>let</span> <span class='ident'>qos</span> <span class='op'>=</span> <span class='ident'>QoSInfo</span> { <span class='ident'>ebx0</span>: <span class='number'>832</span>, <span class='ident'>edx0</span>: <span class='number'>0</span>, <span class='ident'>ebx1</span>: <span class='number'>0</span>, <span class='ident'>ecx1</span>: <span class='number'>0</span>, <span class='ident'>edx1</span>: <span class='number'>0</span> };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>qos</span>.<span class='ident'>maximum_rmid_range</span>() <span class='op'>==</span> <span class='number'>832</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>qos</span>.<span class='ident'>has_l3_qos</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>qos</span>.<span class='ident'>conversion_factor</span>() <span class='op'>==</span> <span class='number'>0x0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>qos</span>.<span class='ident'>maximum_range_l3_rmid</span>() <span class='op'>==</span> <span class='number'>0x0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>qos</span>.<span class='ident'>has_l3_occupancy_monitoring</span>());
}

<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>extended_functions</span>() {
    <span class='kw'>let</span> <span class='ident'>ef</span> <span class='op'>=</span> <span class='ident'>ExtendedFunctionInfo</span> { <span class='ident'>max_eax_value</span>: <span class='number'>8</span>,
                                    <span class='ident'>data</span>: [
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>2147483656</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>1</span>, <span class='ident'>edx</span>: <span class='number'>672139264</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>538976288</span>, <span class='ident'>ebx</span>: <span class='number'>1226842144</span>, <span class='ident'>ecx</span>: <span class='number'>1818588270</span>, <span class='ident'>edx</span>: <span class='number'>539578920</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>1701998403</span>, <span class='ident'>ebx</span>: <span class='number'>692933672</span>, <span class='ident'>ecx</span>: <span class='number'>758475040</span>, <span class='ident'>edx</span>: <span class='number'>926102323</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>1346576469</span>, <span class='ident'>ebx</span>: <span class='number'>541073493</span>, <span class='ident'>ecx</span>: <span class='number'>808988209</span>, <span class='ident'>edx</span>: <span class='number'>8013895</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>16801856</span>, <span class='ident'>edx</span>: <span class='number'>0</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>0</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>256</span> },
            <span class='ident'>CpuIdResult</span> { <span class='ident'>eax</span>: <span class='number'>12324</span>, <span class='ident'>ebx</span>: <span class='number'>0</span>, <span class='ident'>ecx</span>: <span class='number'>0</span>, <span class='ident'>edx</span>: <span class='number'>0</span> }
        ], };

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>processor_brand_string</span>().<span class='ident'>unwrap</span>() <span class='op'>==</span> <span class='string'>&quot;       Intel(R) Core(TM) i5-3337U CPU @ 1.80GHz\0&quot;</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>has_lahf_sahf</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>ef</span>.<span class='ident'>has_lzcnt</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>ef</span>.<span class='ident'>has_prefetchw</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>has_syscall_sysret</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>has_execute_disable</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='op'>!</span><span class='ident'>ef</span>.<span class='ident'>has_1gib_pages</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>has_rdtscp</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>has_64bit_mode</span>());
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>has_invariant_tsc</span>());

    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>extended_signature</span>().<span class='ident'>unwrap</span>() <span class='op'>==</span> <span class='number'>0x0</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>cache_line_size</span>().<span class='ident'>unwrap</span>() <span class='op'>==</span> <span class='number'>64</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>l2_associativity</span>().<span class='ident'>unwrap</span>() <span class='op'>==</span> <span class='ident'>L2Associativity</span>::<span class='ident'>EightWay</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>cache_size</span>().<span class='ident'>unwrap</span>() <span class='op'>==</span> <span class='number'>256</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>physical_address_bits</span>().<span class='ident'>unwrap</span>() <span class='op'>==</span> <span class='number'>36</span>);
    <span class='macro'>assert</span><span class='macro'>!</span>(<span class='ident'>ef</span>.<span class='ident'>linear_address_bits</span>().<span class='ident'>unwrap</span>() <span class='op'>==</span> <span class='number'>48</span>);
}

<span class='attribute'>#[<span class='ident'>cfg</span>(<span class='ident'>test</span>)]</span>
<span class='attribute'>#[<span class='ident'>test</span>]</span>
<span class='kw'>fn</span> <span class='ident'>readme_test</span>() {
    <span class='comment'>/*
    let cpuid = CpuId::new();

    match cpuid.get_vendor_info() {
        Some(vf) =&gt; assert!(vf.as_string() == &quot;GenuineIntel&quot;),
        None =&gt; ()
    }

    let has_sse = match cpuid.get_feature_info() {
        Some(finfo) =&gt; finfo.has_sse(),
        None =&gt; false
    };

    if has_sse {
        println!(&quot;CPU supports SSE!&quot;);
    }

    match cpuid.get_cache_parameters() {
        Some(cparams) =&gt; {
            for cache in cparams {
                let size = cache.associativity() * cache.physical_line_partitions() * cache.coherency_line_size() * cache.sets();
                println!(&quot;L{}-Cache size is {}&quot;, cache.level(), size);
            }
        },
        None =&gt; println!(&quot;No cache parameter information available&quot;),
    }
    */</span>
}</pre>
</section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <aside id="help" class="hidden">
        <div>
            <h1 class="hidden">Help</h1>

            <div class="shortcuts">
                <h2>Keyboard Shortcuts</h2>

                <dl>
                    <dt>?</dt>
                    <dd>Show this help dialog</dd>
                    <dt>S</dt>
                    <dd>Focus the search field</dd>
                    <dt>&larrb;</dt>
                    <dd>Move up in search results</dd>
                    <dt>&rarrb;</dt>
                    <dd>Move down in search results</dd>
                    <dt>&#9166;</dt>
                    <dd>Go to active search result</dd>
                </dl>
            </div>

            <div class="infos">
                <h2>Search Tricks</h2>

                <p>
                    Prefix searches with a type followed by a colon (e.g.
                    <code>fn:</code>) to restrict the search to a given type.
                </p>

                <p>
                    Accepted types are: <code>fn</code>, <code>mod</code>,
                    <code>struct</code>, <code>enum</code>,
                    <code>trait</code>, <code>type</code>, <code>macro</code>,
                    and <code>const</code>.
                </p>

                <p>
                    Search functions by type signature (e.g.
                    <code>vec -> usize</code> or <code>* -> vec</code>)
                </p>
            </div>
        </div>
    </aside>

    

    <script>
        window.rootPath = "../../";
        window.currentCrate = "raw_cpuid";
        window.playgroundUrl = "";
    </script>
    <script src="../../jquery.js"></script>
    <script src="../../main.js"></script>
    
    <script defer src="../../search-index.js"></script>
</body>
</html>