@W: MT530 :"g:\eda\w_74hc74\hdl\w_74hc74.v":6:0:6:5|Found inferred clock W_74HC74|CLK which controls 2 sequential elements including Qn. This clock has no specified timing constraint which may adversely impact design performance. 
