INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1_tb
