
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.04

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.79 source latency fifo_count[4]$_DFF_PN0_/CLK ^
  -0.82 target latency rd_data_regs[1][31]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_regs[1][31]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.34    0.52    0.39    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    1.63 ^ rd_data_regs[1][31]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    14    0.99    0.63    0.46    0.59 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.63    0.00    0.59 ^ clkbuf_leaf_8_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.23    0.82 ^ clkbuf_leaf_8_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk (net)
                  0.11    0.00    0.82 ^ rd_data_regs[1][31]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.82   clock reconvergence pessimism
                          0.32    1.14   library removal time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: rd_en[0] (input port clocked by core_clock)
Endpoint: rd_data_regs[1][6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rd_en[0] (in)
                                         rd_en[0] (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.13    0.27    0.21    0.41 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2 (net)
                  0.27    0.00    0.41 ^ _3191_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.25    0.35    0.26    0.67 v _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.35    0.00    0.67 v _3220_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.19    0.27    0.94 v _3220_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2729_ (net)
                  0.19    0.00    0.94 v _3036_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.10    0.10    1.04 ^ _3036_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _2568_ (net)
                  0.10    0.00    1.04 ^ _3037_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.20    1.24 ^ _3037_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _2569_ (net)
                  0.09    0.00    1.24 ^ _3059_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.06    0.06    1.30 v _3059_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0579_ (net)
                  0.06    0.00    1.30 v rd_data_regs[1][6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.30   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    14    0.99    0.63    0.46    0.59 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.63    0.00    0.59 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.21    0.11    0.23    0.82 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.82 ^ rd_data_regs[1][6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.82   clock reconvergence pessimism
                          0.06    0.88   library hold time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.34    0.52    0.39    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    1.63 ^ fifo_count[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.92    0.59    0.44   10.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.59    0.00   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.20    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.79   clock reconvergence pessimism
                         -0.02   10.77   library recovery time
                                 10.77   data required time
-----------------------------------------------------------------------------
                                 10.77   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.92    0.59    0.44    0.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.59    0.00    0.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.20    0.11    0.22    0.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00    0.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.46    1.25 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.16    0.00    1.25 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.29    0.22    1.47 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.29    0.00    1.47 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.30    0.34    1.81 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.30    0.00    1.81 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.20    0.15    1.96 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.20    0.00    1.96 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.25    0.87    0.54    2.50 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.87    0.00    2.50 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.33    0.17    2.67 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.33    0.00    2.67 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.25    0.16    0.28    2.95 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    2.95 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.24    0.15    0.22    3.17 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.15    0.00    3.17 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.26    0.16    0.23    3.40 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.16    0.00    3.40 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.34    3.74 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    3.74 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.27    4.00 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.14    0.00    4.00 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.24    0.17    4.17 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.24    0.00    4.17 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    4.41 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.00    4.41 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.20    0.19    0.24    4.65 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.19    0.00    4.65 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    4.73 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    4.73 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.31    5.04 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.10    0.00    5.04 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.35    5.39 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.13    0.00    5.39 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    5.45 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.07    0.00    5.45 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.17    0.27    5.72 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.17    0.00    5.72 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    6.07 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    6.07 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.16    6.23 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.21    0.00    6.23 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    6.32 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    6.32 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.05    0.32    6.64 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    6.64 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.92    0.59    0.44   10.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.59    0.00   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.20    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.79   clock reconvergence pessimism
                         -0.12   10.68   library setup time
                                 10.68   data required time
-----------------------------------------------------------------------------
                                 10.68   data required time
                                 -6.64   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.34    0.52    0.39    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    1.63 ^ fifo_count[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.92    0.59    0.44   10.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.59    0.00   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.20    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.79   clock reconvergence pessimism
                         -0.02   10.77   library recovery time
                                 10.77   data required time
-----------------------------------------------------------------------------
                                 10.77   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  9.15   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.92    0.59    0.44    0.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.59    0.00    0.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.20    0.11    0.22    0.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00    0.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.46    1.25 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.16    0.00    1.25 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.29    0.22    1.47 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.29    0.00    1.47 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.30    0.34    1.81 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.30    0.00    1.81 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.20    0.15    1.96 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.20    0.00    1.96 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.25    0.87    0.54    2.50 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.87    0.00    2.50 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.33    0.17    2.67 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.33    0.00    2.67 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.25    0.16    0.28    2.95 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    2.95 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.24    0.15    0.22    3.17 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.15    0.00    3.17 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.26    0.16    0.23    3.40 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.16    0.00    3.40 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.34    3.74 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    3.74 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.27    4.00 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.14    0.00    4.00 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.24    0.17    4.17 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.24    0.00    4.17 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    4.41 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.00    4.41 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.20    0.19    0.24    4.65 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.19    0.00    4.65 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    4.73 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    4.73 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.31    5.04 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.10    0.00    5.04 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.35    5.39 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.13    0.00    5.39 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    5.45 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.07    0.00    5.45 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.17    0.27    5.72 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.17    0.00    5.72 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    6.07 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    6.07 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.16    6.23 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.21    0.00    6.23 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    6.32 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    6.32 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.05    0.32    6.64 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    6.64 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.92    0.59    0.44   10.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.59    0.00   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.20    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.79   clock reconvergence pessimism
                         -0.12   10.68   library setup time
                                 10.68   data required time
-----------------------------------------------------------------------------
                                 10.68   data required time
                                 -6.64   data arrival time
-----------------------------------------------------------------------------
                                  4.04   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.9254019260406494

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6876

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2449580878019333

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8389

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.44    0.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    1.25 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.22    1.47 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.34    1.81 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.15    1.96 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.54    2.50 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.17    2.67 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
   0.28    2.95 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.22    3.17 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    3.40 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.34    3.74 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.27    4.00 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.17    4.17 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.24    4.41 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    4.65 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.09    4.73 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.31    5.04 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.35    5.39 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.06    5.45 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    5.72 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.35    6.07 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.16    6.23 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.09    6.32 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.32    6.64 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    6.64 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           6.64   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.44   10.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.79   clock reconvergence pessimism
  -0.12   10.68   library setup time
          10.68   data required time
---------------------------------------------------------
          10.68   data required time
          -6.64   data arrival time
---------------------------------------------------------
           4.04   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_data_regs[0][14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_regs[0][14]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.44    0.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23    0.79 ^ clkbuf_leaf_18_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.79 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    1.18 v rd_data_regs[0][14]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.38 v _4571_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.38 v rd_data_regs[0][14]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.38   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.44    0.57 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23    0.79 ^ clkbuf_leaf_18_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.79 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.79   clock reconvergence pessimism
   0.06    0.85   library hold time
           0.85   data required time
---------------------------------------------------------
           0.85   data required time
          -1.38   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.7927

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.8239

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
6.6353

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.0411

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
60.903049

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-01   2.57e-02   3.49e-07   1.32e-01  22.3%
Combinational          2.81e-01   1.21e-01   8.45e-07   4.02e-01  67.9%
Clock                  3.66e-02   2.16e-02   7.11e-08   5.82e-02   9.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.24e-01   1.68e-01   1.27e-06   5.92e-01 100.0%
                          71.6%      28.4%       0.0%
