// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/21/2021 14:56:11"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module banc_reg (
	clock,
	we,
	r1_address,
	r2_address,
	w_address,
	datain,
	r1,
	r2);
input 	clock;
input 	we;
input 	[4:0] r1_address;
input 	[4:0] r2_address;
input 	[4:0] w_address;
input 	[31:0] datain;
output 	[31:0] r1;
output 	[31:0] r2;

// Design Ports Information
// r1[0]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[4]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[5]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[7]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[8]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[9]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[10]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[11]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[13]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[15]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[16]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[17]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[18]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[19]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[20]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[21]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[22]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[23]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[24]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[25]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[26]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[27]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[28]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[29]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[30]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[31]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[1]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[5]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[7]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[9]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[10]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[11]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[13]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[15]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[16]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[17]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[18]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[19]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[20]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[21]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[22]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[23]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[24]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[25]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[26]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[27]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[28]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[29]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[30]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[31]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1_address[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1_address[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1_address[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1_address[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1_address[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2_address[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2_address[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2_address[0]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2_address[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2_address[2]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_address[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_address[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_address[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_address[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_address[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[1]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[4]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[5]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[6]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[7]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[9]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[11]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[12]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[14]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[16]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[18]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[19]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[21]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[22]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[23]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[24]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[26]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[27]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[29]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[30]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datain[31]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \datain[0]~input_o ;
wire \s_XREG~1030feeder_combout ;
wire \w_address[0]~input_o ;
wire \w_address[4]~input_o ;
wire \we~input_o ;
wire \w_address[3]~input_o ;
wire \w_address[2]~input_o ;
wire \w_address[1]~input_o ;
wire \s_XREG~2934_combout ;
wire \s_XREG~1030_q ;
wire \s_XREG~966feeder_combout ;
wire \s_XREG~2933_combout ;
wire \s_XREG~966_q ;
wire \s_XREG~2936_combout ;
wire \s_XREG~998_q ;
wire \r1_address[2]~input_o ;
wire \r1_address[1]~input_o ;
wire \r1_address[0]~input_o ;
wire \s_XREG~2948_combout ;
wire \s_XREG~870_q ;
wire \s_XREG~2946_combout ;
wire \s_XREG~902_q ;
wire \s_XREG~838feeder_combout ;
wire \s_XREG~2945_combout ;
wire \s_XREG~838_q ;
wire \s_XREG~2947_combout ;
wire \s_XREG~806_q ;
wire \s_XREG~2095_combout ;
wire \s_XREG~2935_combout ;
wire \s_XREG~934_q ;
wire \s_XREG~1074_combout ;
wire \r1_address[4]~input_o ;
wire \r1_address[3]~input_o ;
wire \Equal0~0_combout ;
wire \s_XREG~710feeder_combout ;
wire \s_XREG~2929_combout ;
wire \s_XREG~710_q ;
wire \s_XREG~2932_combout ;
wire \s_XREG~742_q ;
wire \s_XREG~2930_combout ;
wire \s_XREG~774_q ;
wire \s_XREG~582feeder_combout ;
wire \s_XREG~2941_combout ;
wire \s_XREG~582_q ;
wire \s_XREG~2944_combout ;
wire \s_XREG~614_q ;
wire \s_XREG~646feeder_combout ;
wire \s_XREG~2942_combout ;
wire \s_XREG~646_q ;
wire \s_XREG~2943_combout ;
wire \s_XREG~550_q ;
wire \s_XREG~2091_combout ;
wire \s_XREG~2931_combout ;
wire \s_XREG~678_q ;
wire \s_XREG~1070_combout ;
wire \s_XREG~518feeder_combout ;
wire \s_XREG~2926_combout ;
wire \s_XREG~518_q ;
wire \s_XREG~2928_combout ;
wire \s_XREG~486_q ;
wire \s_XREG~2938_combout ;
wire \s_XREG~390_q ;
wire \s_XREG~2940_combout ;
wire \s_XREG~358_q ;
wire \s_XREG~326feeder_combout ;
wire \s_XREG~2937_combout ;
wire \s_XREG~326_q ;
wire \s_XREG~2939_combout ;
wire \s_XREG~294_q ;
wire \s_XREG~2087_combout ;
wire \s_XREG~454feeder_combout ;
wire \s_XREG~2925_combout ;
wire \s_XREG~454_q ;
wire \s_XREG~2927_combout ;
wire \s_XREG~422_q ;
wire \s_XREG~1066_combout ;
wire \s_XREG~2918_combout ;
wire \s_XREG~198_q ;
wire \s_XREG~262feeder_combout ;
wire \s_XREG~2919_combout ;
wire \s_XREG~262_q ;
wire \s_XREG~2924_combout ;
wire \s_XREG~230_q ;
wire \s_XREG~2923_combout ;
wire \s_XREG~102_q ;
wire \s_XREG~2922_combout ;
wire \s_XREG~134_q ;
wire \s_XREG~70feeder_combout ;
wire \s_XREG~2921_combout ;
wire \s_XREG~70_q ;
wire \s_XREG~2086_combout ;
wire \s_XREG~2920_combout ;
wire \s_XREG~166_q ;
wire \s_XREG~1062_combout ;
wire \r1~124_combout ;
wire \datain[1]~input_o ;
wire \s_XREG~775_q ;
wire \s_XREG~711feeder_combout ;
wire \s_XREG~711_q ;
wire \s_XREG~743_q ;
wire \s_XREG~647_q ;
wire \s_XREG~615_q ;
wire \s_XREG~583_q ;
wire \s_XREG~551_q ;
wire \s_XREG~2104_combout ;
wire \s_XREG~679_q ;
wire \s_XREG~1086_combout ;
wire \s_XREG~1031_q ;
wire \s_XREG~871_q ;
wire \s_XREG~903feeder_combout ;
wire \s_XREG~903_q ;
wire \s_XREG~839feeder_combout ;
wire \s_XREG~839_q ;
wire \s_XREG~807_q ;
wire \s_XREG~2108_combout ;
wire \s_XREG~999_q ;
wire \s_XREG~967_q ;
wire \s_XREG~935_q ;
wire \s_XREG~1090_combout ;
wire \s_XREG~327_q ;
wire \s_XREG~359_q ;
wire \s_XREG~391_q ;
wire \s_XREG~295_q ;
wire \s_XREG~2100_combout ;
wire \s_XREG~487_q ;
wire \s_XREG~455feeder_combout ;
wire \s_XREG~455_q ;
wire \s_XREG~519_q ;
wire \s_XREG~423_q ;
wire \s_XREG~1082_combout ;
wire \s_XREG~263_q ;
wire \s_XREG~231_q ;
wire \s_XREG~199_q ;
wire \s_XREG~103_q ;
wire \s_XREG~71feeder_combout ;
wire \s_XREG~71_q ;
wire \s_XREG~135_q ;
wire \s_XREG~2099_combout ;
wire \s_XREG~167_q ;
wire \s_XREG~1078_combout ;
wire \r1~120_combout ;
wire \datain[2]~input_o ;
wire \s_XREG~776feeder_combout ;
wire \s_XREG~776_q ;
wire \s_XREG~744_q ;
wire \s_XREG~712_q ;
wire \s_XREG~648feeder_combout ;
wire \s_XREG~648_q ;
wire \s_XREG~616_q ;
wire \s_XREG~584_q ;
wire \s_XREG~552_q ;
wire \s_XREG~2117_combout ;
wire \s_XREG~680_q ;
wire \s_XREG~1102_combout ;
wire \s_XREG~968feeder_combout ;
wire \s_XREG~968_q ;
wire \s_XREG~840feeder_combout ;
wire \s_XREG~840_q ;
wire \s_XREG~872_q ;
wire \s_XREG~904feeder_combout ;
wire \s_XREG~904_q ;
wire \s_XREG~808_q ;
wire \s_XREG~2121_combout ;
wire \s_XREG~1000_q ;
wire \s_XREG~1032feeder_combout ;
wire \s_XREG~1032_q ;
wire \s_XREG~936_q ;
wire \s_XREG~1106_combout ;
wire \s_XREG~360_q ;
wire \s_XREG~328_q ;
wire \s_XREG~392feeder_combout ;
wire \s_XREG~392_q ;
wire \s_XREG~296_q ;
wire \s_XREG~2113_combout ;
wire \s_XREG~488_q ;
wire \s_XREG~456_q ;
wire \s_XREG~520feeder_combout ;
wire \s_XREG~520_q ;
wire \s_XREG~424_q ;
wire \s_XREG~1098_combout ;
wire \s_XREG~104_q ;
wire \s_XREG~136_q ;
wire \s_XREG~72feeder_combout ;
wire \s_XREG~72_q ;
wire \s_XREG~2112_combout ;
wire \s_XREG~232_q ;
wire \s_XREG~264feeder_combout ;
wire \s_XREG~264_q ;
wire \s_XREG~200_q ;
wire \s_XREG~168_q ;
wire \s_XREG~1094_combout ;
wire \r1~116_combout ;
wire \datain[3]~input_o ;
wire \s_XREG~1033feeder_combout ;
wire \s_XREG~1033_q ;
wire \s_XREG~1001_q ;
wire \s_XREG~873_q ;
wire \s_XREG~905feeder_combout ;
wire \s_XREG~905_q ;
wire \s_XREG~841_q ;
wire \s_XREG~809_q ;
wire \s_XREG~2134_combout ;
wire \s_XREG~969feeder_combout ;
wire \s_XREG~969_q ;
wire \s_XREG~937_q ;
wire \s_XREG~1122_combout ;
wire \s_XREG~777feeder_combout ;
wire \s_XREG~777_q ;
wire \s_XREG~745_q ;
wire \s_XREG~617_q ;
wire \s_XREG~585_q ;
wire \s_XREG~649feeder_combout ;
wire \s_XREG~649_q ;
wire \s_XREG~553_q ;
wire \s_XREG~2130_combout ;
wire \s_XREG~713_q ;
wire \s_XREG~681_q ;
wire \s_XREG~1118_combout ;
wire \s_XREG~361_q ;
wire \s_XREG~329feeder_combout ;
wire \s_XREG~329_q ;
wire \s_XREG~393_q ;
wire \s_XREG~297_q ;
wire \s_XREG~2126_combout ;
wire \s_XREG~489_q ;
wire \s_XREG~521feeder_combout ;
wire \s_XREG~521_q ;
wire \s_XREG~457feeder_combout ;
wire \s_XREG~457_q ;
wire \s_XREG~425_q ;
wire \s_XREG~1114_combout ;
wire \s_XREG~201_q ;
wire \s_XREG~233_q ;
wire \s_XREG~265_q ;
wire \s_XREG~73_q ;
wire \s_XREG~105_q ;
wire \s_XREG~137_q ;
wire \s_XREG~2125_combout ;
wire \s_XREG~169_q ;
wire \s_XREG~1110_combout ;
wire \r1~112_combout ;
wire \datain[4]~input_o ;
wire \s_XREG~586feeder_combout ;
wire \s_XREG~586_q ;
wire \s_XREG~618_q ;
wire \s_XREG~650_q ;
wire \s_XREG~554_q ;
wire \s_XREG~2143_combout ;
wire \s_XREG~778_q ;
wire \s_XREG~746_q ;
wire \s_XREG~714_q ;
wire \s_XREG~682_q ;
wire \s_XREG~1134_combout ;
wire \s_XREG~970_q ;
wire \s_XREG~874_q ;
wire \s_XREG~906_q ;
wire \s_XREG~842_q ;
wire \s_XREG~810_q ;
wire \s_XREG~2147_combout ;
wire \s_XREG~1002_q ;
wire \s_XREG~1034feeder_combout ;
wire \s_XREG~1034_q ;
wire \s_XREG~938_q ;
wire \s_XREG~1138_combout ;
wire \s_XREG~522feeder_combout ;
wire \s_XREG~522_q ;
wire \s_XREG~458_q ;
wire \s_XREG~490_q ;
wire \s_XREG~394feeder_combout ;
wire \s_XREG~394_q ;
wire \s_XREG~362_q ;
wire \s_XREG~330_q ;
wire \s_XREG~298_q ;
wire \s_XREG~2139_combout ;
wire \s_XREG~426_q ;
wire \s_XREG~1130_combout ;
wire \s_XREG~266_q ;
wire \s_XREG~202_q ;
wire \s_XREG~234_q ;
wire \s_XREG~106_q ;
wire \s_XREG~74_q ;
wire \s_XREG~138_q ;
wire \s_XREG~2138_combout ;
wire \s_XREG~170_q ;
wire \s_XREG~1126_combout ;
wire \r1~108_combout ;
wire \datain[5]~input_o ;
wire \s_XREG~651_q ;
wire \s_XREG~619_q ;
wire \s_XREG~587_q ;
wire \s_XREG~555_q ;
wire \s_XREG~2156_combout ;
wire \s_XREG~779feeder_combout ;
wire \s_XREG~779_q ;
wire \s_XREG~747_q ;
wire \s_XREG~715_q ;
wire \s_XREG~683_q ;
wire \s_XREG~1150_combout ;
wire \s_XREG~971feeder_combout ;
wire \s_XREG~971_q ;
wire \s_XREG~875_q ;
wire \s_XREG~907feeder_combout ;
wire \s_XREG~907_q ;
wire \s_XREG~843_q ;
wire \s_XREG~811_q ;
wire \s_XREG~2160_combout ;
wire \s_XREG~1003_q ;
wire \s_XREG~1035feeder_combout ;
wire \s_XREG~1035_q ;
wire \s_XREG~939_q ;
wire \s_XREG~1154_combout ;
wire \s_XREG~459feeder_combout ;
wire \s_XREG~459_q ;
wire \s_XREG~523feeder_combout ;
wire \s_XREG~523_q ;
wire \s_XREG~491_q ;
wire \s_XREG~363_q ;
wire \s_XREG~331_q ;
wire \s_XREG~395feeder_combout ;
wire \s_XREG~395_q ;
wire \s_XREG~299_q ;
wire \s_XREG~2152_combout ;
wire \s_XREG~427_q ;
wire \s_XREG~1146_combout ;
wire \s_XREG~75feeder_combout ;
wire \s_XREG~75_q ;
wire \s_XREG~139_q ;
wire \s_XREG~107_q ;
wire \s_XREG~2151_combout ;
wire \s_XREG~235_q ;
wire \s_XREG~267_q ;
wire \s_XREG~203feeder_combout ;
wire \s_XREG~203_q ;
wire \s_XREG~171_q ;
wire \s_XREG~1142_combout ;
wire \r1~104_combout ;
wire \datain[6]~input_o ;
wire \s_XREG~1036_q ;
wire \s_XREG~1004_q ;
wire \s_XREG~908feeder_combout ;
wire \s_XREG~908_q ;
wire \s_XREG~876_q ;
wire \s_XREG~844feeder_combout ;
wire \s_XREG~844_q ;
wire \s_XREG~812_q ;
wire \s_XREG~2173_combout ;
wire \s_XREG~972feeder_combout ;
wire \s_XREG~972_q ;
wire \s_XREG~940_q ;
wire \s_XREG~1170_combout ;
wire \s_XREG~780_q ;
wire \s_XREG~716_q ;
wire \s_XREG~748_q ;
wire \s_XREG~652_q ;
wire \s_XREG~620_q ;
wire \s_XREG~588_q ;
wire \s_XREG~556_q ;
wire \s_XREG~2169_combout ;
wire \s_XREG~684_q ;
wire \s_XREG~1166_combout ;
wire \s_XREG~460feeder_combout ;
wire \s_XREG~460_q ;
wire \s_XREG~492_q ;
wire \s_XREG~524feeder_combout ;
wire \s_XREG~524_q ;
wire \s_XREG~332_q ;
wire \s_XREG~364_q ;
wire \s_XREG~396feeder_combout ;
wire \s_XREG~396_q ;
wire \s_XREG~300_q ;
wire \s_XREG~2165_combout ;
wire \s_XREG~428_q ;
wire \s_XREG~1162_combout ;
wire \s_XREG~268feeder_combout ;
wire \s_XREG~268_q ;
wire \s_XREG~204feeder_combout ;
wire \s_XREG~204_q ;
wire \s_XREG~236_q ;
wire \s_XREG~108_q ;
wire \s_XREG~140_q ;
wire \s_XREG~76_q ;
wire \s_XREG~2164_combout ;
wire \s_XREG~172_q ;
wire \s_XREG~1158_combout ;
wire \r1~100_combout ;
wire \datain[7]~input_o ;
wire \s_XREG~621_q ;
wire \s_XREG~653_q ;
wire \s_XREG~589feeder_combout ;
wire \s_XREG~589_q ;
wire \s_XREG~557_q ;
wire \s_XREG~2182_combout ;
wire \s_XREG~749_q ;
wire \s_XREG~781feeder_combout ;
wire \s_XREG~781_q ;
wire \s_XREG~717feeder_combout ;
wire \s_XREG~717_q ;
wire \s_XREG~685_q ;
wire \s_XREG~1182_combout ;
wire \s_XREG~1037feeder_combout ;
wire \s_XREG~1037_q ;
wire \s_XREG~1005_q ;
wire \s_XREG~845feeder_combout ;
wire \s_XREG~845_q ;
wire \s_XREG~877_q ;
wire \s_XREG~909feeder_combout ;
wire \s_XREG~909_q ;
wire \s_XREG~813_q ;
wire \s_XREG~2186_combout ;
wire \s_XREG~973_q ;
wire \s_XREG~941_q ;
wire \s_XREG~1186_combout ;
wire \s_XREG~525feeder_combout ;
wire \s_XREG~525_q ;
wire \s_XREG~493_q ;
wire \s_XREG~365_q ;
wire \s_XREG~333feeder_combout ;
wire \s_XREG~333_q ;
wire \s_XREG~397feeder_combout ;
wire \s_XREG~397_q ;
wire \s_XREG~301_q ;
wire \s_XREG~2178_combout ;
wire \s_XREG~461feeder_combout ;
wire \s_XREG~461_q ;
wire \s_XREG~429_q ;
wire \s_XREG~1178_combout ;
wire \s_XREG~109_q ;
wire \s_XREG~141_q ;
wire \s_XREG~77feeder_combout ;
wire \s_XREG~77_q ;
wire \s_XREG~2177_combout ;
wire \s_XREG~237_q ;
wire \s_XREG~269_q ;
wire \s_XREG~205_q ;
wire \s_XREG~173_q ;
wire \s_XREG~1174_combout ;
wire \r1~96_combout ;
wire \datain[8]~input_o ;
wire \s_XREG~526feeder_combout ;
wire \s_XREG~526_q ;
wire \s_XREG~334feeder_combout ;
wire \s_XREG~334_q ;
wire \s_XREG~366_q ;
wire \s_XREG~398_q ;
wire \s_XREG~302_q ;
wire \s_XREG~2191_combout ;
wire \s_XREG~494_q ;
wire \s_XREG~462_q ;
wire \s_XREG~430_q ;
wire \s_XREG~1194_combout ;
wire \s_XREG~782feeder_combout ;
wire \s_XREG~782_q ;
wire \s_XREG~750_q ;
wire \s_XREG~622_q ;
wire \s_XREG~654_q ;
wire \s_XREG~590feeder_combout ;
wire \s_XREG~590_q ;
wire \s_XREG~558_q ;
wire \s_XREG~2195_combout ;
wire \s_XREG~718feeder_combout ;
wire \s_XREG~718_q ;
wire \s_XREG~686_q ;
wire \s_XREG~1198_combout ;
wire \s_XREG~974feeder_combout ;
wire \s_XREG~974_q ;
wire \s_XREG~1038_q ;
wire \s_XREG~1006_q ;
wire \s_XREG~878_q ;
wire \s_XREG~846_q ;
wire \s_XREG~910_q ;
wire \s_XREG~814_q ;
wire \s_XREG~2199_combout ;
wire \s_XREG~942_q ;
wire \s_XREG~1202_combout ;
wire \s_XREG~206feeder_combout ;
wire \s_XREG~206_q ;
wire \s_XREG~238_q ;
wire \s_XREG~270_q ;
wire \s_XREG~78feeder_combout ;
wire \s_XREG~78_q ;
wire \s_XREG~142_q ;
wire \s_XREG~110_q ;
wire \s_XREG~2190_combout ;
wire \s_XREG~174_q ;
wire \s_XREG~1190_combout ;
wire \r1~92_combout ;
wire \datain[9]~input_o ;
wire \s_XREG~783feeder_combout ;
wire \s_XREG~783_q ;
wire \s_XREG~751_q ;
wire \s_XREG~719feeder_combout ;
wire \s_XREG~719_q ;
wire \s_XREG~655_q ;
wire \s_XREG~623_q ;
wire \s_XREG~591_q ;
wire \s_XREG~559_q ;
wire \s_XREG~2208_combout ;
wire \s_XREG~687_q ;
wire \s_XREG~1214_combout ;
wire \s_XREG~527_q ;
wire \s_XREG~495_q ;
wire \s_XREG~463feeder_combout ;
wire \s_XREG~463_q ;
wire \s_XREG~399_q ;
wire \s_XREG~367_q ;
wire \s_XREG~335_q ;
wire \s_XREG~303_q ;
wire \s_XREG~2204_combout ;
wire \s_XREG~431_q ;
wire \s_XREG~1210_combout ;
wire \s_XREG~1039feeder_combout ;
wire \s_XREG~1039_q ;
wire \s_XREG~1007_q ;
wire \s_XREG~975feeder_combout ;
wire \s_XREG~975_q ;
wire \s_XREG~847feeder_combout ;
wire \s_XREG~847_q ;
wire \s_XREG~911_q ;
wire \s_XREG~879_q ;
wire \s_XREG~815_q ;
wire \s_XREG~2212_combout ;
wire \s_XREG~943_q ;
wire \s_XREG~1218_combout ;
wire \s_XREG~271feeder_combout ;
wire \s_XREG~271_q ;
wire \s_XREG~239_q ;
wire \s_XREG~79_q ;
wire \s_XREG~143_q ;
wire \s_XREG~111_q ;
wire \s_XREG~2203_combout ;
wire \s_XREG~207feeder_combout ;
wire \s_XREG~207_q ;
wire \s_XREG~175_q ;
wire \s_XREG~1206_combout ;
wire \r1~88_combout ;
wire \datain[10]~input_o ;
wire \s_XREG~848_q ;
wire \s_XREG~880_q ;
wire \s_XREG~912_q ;
wire \s_XREG~816_q ;
wire \s_XREG~2225_combout ;
wire \s_XREG~1008_q ;
wire \s_XREG~1040_q ;
wire \s_XREG~976feeder_combout ;
wire \s_XREG~976_q ;
wire \s_XREG~944_q ;
wire \s_XREG~1234_combout ;
wire \s_XREG~592feeder_combout ;
wire \s_XREG~592_q ;
wire \s_XREG~656_q ;
wire \s_XREG~624_q ;
wire \s_XREG~560_q ;
wire \s_XREG~2221_combout ;
wire \s_XREG~752_q ;
wire \s_XREG~784feeder_combout ;
wire \s_XREG~784_q ;
wire \s_XREG~720feeder_combout ;
wire \s_XREG~720_q ;
wire \s_XREG~688_q ;
wire \s_XREG~1230_combout ;
wire \s_XREG~528feeder_combout ;
wire \s_XREG~528_q ;
wire \s_XREG~496_q ;
wire \s_XREG~336_q ;
wire \s_XREG~400feeder_combout ;
wire \s_XREG~400_q ;
wire \s_XREG~368_q ;
wire \s_XREG~304_q ;
wire \s_XREG~2217_combout ;
wire \s_XREG~464_q ;
wire \s_XREG~432_q ;
wire \s_XREG~1226_combout ;
wire \s_XREG~80feeder_combout ;
wire \s_XREG~80_q ;
wire \s_XREG~144_q ;
wire \s_XREG~112_q ;
wire \s_XREG~2216_combout ;
wire \s_XREG~240_q ;
wire \s_XREG~272_q ;
wire \s_XREG~208_q ;
wire \s_XREG~176_q ;
wire \s_XREG~1222_combout ;
wire \r1~84_combout ;
wire \datain[11]~input_o ;
wire \s_XREG~465_q ;
wire \s_XREG~529_q ;
wire \s_XREG~497_q ;
wire \s_XREG~337feeder_combout ;
wire \s_XREG~337_q ;
wire \s_XREG~369_q ;
wire \s_XREG~401_q ;
wire \s_XREG~305_q ;
wire \s_XREG~2230_combout ;
wire \s_XREG~433_q ;
wire \s_XREG~1242_combout ;
wire \s_XREG~785feeder_combout ;
wire \s_XREG~785_q ;
wire \s_XREG~753_q ;
wire \s_XREG~721feeder_combout ;
wire \s_XREG~721_q ;
wire \s_XREG~625_q ;
wire \s_XREG~593feeder_combout ;
wire \s_XREG~593_q ;
wire \s_XREG~657_q ;
wire \s_XREG~561_q ;
wire \s_XREG~2234_combout ;
wire \s_XREG~689_q ;
wire \s_XREG~1246_combout ;
wire \s_XREG~913_q ;
wire \s_XREG~881_q ;
wire \s_XREG~849feeder_combout ;
wire \s_XREG~849_q ;
wire \s_XREG~817_q ;
wire \s_XREG~2238_combout ;
wire \s_XREG~977feeder_combout ;
wire \s_XREG~977_q ;
wire \s_XREG~1009_q ;
wire \s_XREG~1041feeder_combout ;
wire \s_XREG~1041_q ;
wire \s_XREG~945_q ;
wire \s_XREG~1250_combout ;
wire \s_XREG~273feeder_combout ;
wire \s_XREG~273_q ;
wire \s_XREG~241_q ;
wire \s_XREG~209feeder_combout ;
wire \s_XREG~209_q ;
wire \s_XREG~81feeder_combout ;
wire \s_XREG~81_q ;
wire \s_XREG~145_q ;
wire \s_XREG~113_q ;
wire \s_XREG~2229_combout ;
wire \s_XREG~177_q ;
wire \s_XREG~1238_combout ;
wire \r1~80_combout ;
wire \datain[12]~input_o ;
wire \s_XREG~466_q ;
wire \s_XREG~498_q ;
wire \s_XREG~530_q ;
wire \s_XREG~370_q ;
wire \s_XREG~338feeder_combout ;
wire \s_XREG~338_q ;
wire \s_XREG~402_q ;
wire \s_XREG~306_q ;
wire \s_XREG~2243_combout ;
wire \s_XREG~434_q ;
wire \s_XREG~1258_combout ;
wire \s_XREG~658_q ;
wire \s_XREG~626_q ;
wire \s_XREG~594feeder_combout ;
wire \s_XREG~594_q ;
wire \s_XREG~562_q ;
wire \s_XREG~2247_combout ;
wire \s_XREG~754_q ;
wire \s_XREG~786_q ;
wire \s_XREG~722_q ;
wire \s_XREG~690_q ;
wire \s_XREG~1262_combout ;
wire \s_XREG~914_q ;
wire \s_XREG~882_q ;
wire \s_XREG~850_q ;
wire \s_XREG~818_q ;
wire \s_XREG~2251_combout ;
wire \s_XREG~1010_q ;
wire \s_XREG~978feeder_combout ;
wire \s_XREG~978_q ;
wire \s_XREG~1042_q ;
wire \s_XREG~946_q ;
wire \s_XREG~1266_combout ;
wire \s_XREG~210feeder_combout ;
wire \s_XREG~210_q ;
wire \s_XREG~242_q ;
wire \s_XREG~82_q ;
wire \s_XREG~114_q ;
wire \s_XREG~146_q ;
wire \s_XREG~2242_combout ;
wire \s_XREG~274_q ;
wire \s_XREG~178_q ;
wire \s_XREG~1254_combout ;
wire \r1~76_combout ;
wire \datain[13]~input_o ;
wire \s_XREG~467feeder_combout ;
wire \s_XREG~467_q ;
wire \s_XREG~531feeder_combout ;
wire \s_XREG~531_q ;
wire \s_XREG~499_q ;
wire \s_XREG~371_q ;
wire \s_XREG~339feeder_combout ;
wire \s_XREG~339_q ;
wire \s_XREG~403feeder_combout ;
wire \s_XREG~403_q ;
wire \s_XREG~307_q ;
wire \s_XREG~2256_combout ;
wire \s_XREG~435_q ;
wire \s_XREG~1274_combout ;
wire \s_XREG~723feeder_combout ;
wire \s_XREG~723_q ;
wire \s_XREG~755_q ;
wire \s_XREG~787feeder_combout ;
wire \s_XREG~787_q ;
wire \s_XREG~595_q ;
wire \s_XREG~627_q ;
wire \s_XREG~659feeder_combout ;
wire \s_XREG~659_q ;
wire \s_XREG~563_q ;
wire \s_XREG~2260_combout ;
wire \s_XREG~691_q ;
wire \s_XREG~1278_combout ;
wire \s_XREG~1043_q ;
wire \s_XREG~979feeder_combout ;
wire \s_XREG~979_q ;
wire \s_XREG~1011_q ;
wire \s_XREG~883_q ;
wire \s_XREG~915_q ;
wire \s_XREG~851feeder_combout ;
wire \s_XREG~851_q ;
wire \s_XREG~819_q ;
wire \s_XREG~2264_combout ;
wire \s_XREG~947_q ;
wire \s_XREG~1282_combout ;
wire \s_XREG~211_q ;
wire \s_XREG~243_q ;
wire \s_XREG~115_q ;
wire \s_XREG~147_q ;
wire \s_XREG~83feeder_combout ;
wire \s_XREG~83_q ;
wire \s_XREG~2255_combout ;
wire \s_XREG~275_q ;
wire \s_XREG~179_q ;
wire \s_XREG~1270_combout ;
wire \r1~72_combout ;
wire \datain[14]~input_o ;
wire \s_XREG~1044feeder_combout ;
wire \s_XREG~1044_q ;
wire \s_XREG~1012_q ;
wire \s_XREG~980feeder_combout ;
wire \s_XREG~980_q ;
wire \s_XREG~884_q ;
wire \s_XREG~916_q ;
wire \s_XREG~852_q ;
wire \s_XREG~820_q ;
wire \s_XREG~2277_combout ;
wire \s_XREG~948_q ;
wire \s_XREG~1298_combout ;
wire \s_XREG~788_q ;
wire \s_XREG~724_q ;
wire \s_XREG~756_q ;
wire \s_XREG~628_q ;
wire \s_XREG~660feeder_combout ;
wire \s_XREG~660_q ;
wire \s_XREG~596feeder_combout ;
wire \s_XREG~596_q ;
wire \s_XREG~564_q ;
wire \s_XREG~2273_combout ;
wire \s_XREG~692_q ;
wire \s_XREG~1294_combout ;
wire \s_XREG~468_q ;
wire \s_XREG~500_q ;
wire \s_XREG~532_q ;
wire \s_XREG~404_q ;
wire \s_XREG~372_q ;
wire \s_XREG~340_q ;
wire \s_XREG~308_q ;
wire \s_XREG~2269_combout ;
wire \s_XREG~436_q ;
wire \s_XREG~1290_combout ;
wire \s_XREG~212feeder_combout ;
wire \s_XREG~212_q ;
wire \s_XREG~244_q ;
wire \s_XREG~276feeder_combout ;
wire \s_XREG~276_q ;
wire \s_XREG~116_q ;
wire \s_XREG~148_q ;
wire \s_XREG~84feeder_combout ;
wire \s_XREG~84_q ;
wire \s_XREG~2268_combout ;
wire \s_XREG~180_q ;
wire \s_XREG~1286_combout ;
wire \r1~68_combout ;
wire \datain[15]~input_o ;
wire \s_XREG~405feeder_combout ;
wire \s_XREG~405_q ;
wire \s_XREG~373_q ;
wire \s_XREG~341_q ;
wire \s_XREG~309_q ;
wire \s_XREG~2282_combout ;
wire \s_XREG~501_q ;
wire \s_XREG~469feeder_combout ;
wire \s_XREG~469_q ;
wire \s_XREG~533feeder_combout ;
wire \s_XREG~533_q ;
wire \s_XREG~437_q ;
wire \s_XREG~1306_combout ;
wire \s_XREG~725_q ;
wire \s_XREG~757_q ;
wire \s_XREG~789_q ;
wire \s_XREG~661feeder_combout ;
wire \s_XREG~661_q ;
wire \s_XREG~597feeder_combout ;
wire \s_XREG~597_q ;
wire \s_XREG~629_q ;
wire \s_XREG~565_q ;
wire \s_XREG~2286_combout ;
wire \s_XREG~693_q ;
wire \s_XREG~1310_combout ;
wire \s_XREG~885_q ;
wire \s_XREG~853_q ;
wire \s_XREG~917_q ;
wire \s_XREG~821_q ;
wire \s_XREG~2290_combout ;
wire \s_XREG~1013_q ;
wire \s_XREG~1045feeder_combout ;
wire \s_XREG~1045_q ;
wire \s_XREG~981feeder_combout ;
wire \s_XREG~981_q ;
wire \s_XREG~949_q ;
wire \s_XREG~1314_combout ;
wire \s_XREG~277feeder_combout ;
wire \s_XREG~277_q ;
wire \s_XREG~213feeder_combout ;
wire \s_XREG~213_q ;
wire \s_XREG~245_q ;
wire \s_XREG~85feeder_combout ;
wire \s_XREG~85_q ;
wire \s_XREG~149_q ;
wire \s_XREG~117_q ;
wire \s_XREG~2281_combout ;
wire \s_XREG~181_q ;
wire \s_XREG~1302_combout ;
wire \r1~64_combout ;
wire \datain[16]~input_o ;
wire \s_XREG~790_q ;
wire \s_XREG~758_q ;
wire \s_XREG~630_q ;
wire \s_XREG~662feeder_combout ;
wire \s_XREG~662_q ;
wire \s_XREG~598feeder_combout ;
wire \s_XREG~598_q ;
wire \s_XREG~566_q ;
wire \s_XREG~2299_combout ;
wire \s_XREG~726feeder_combout ;
wire \s_XREG~726_q ;
wire \s_XREG~694_q ;
wire \s_XREG~1326_combout ;
wire \s_XREG~1046_q ;
wire \s_XREG~982_q ;
wire \s_XREG~1014_q ;
wire \s_XREG~886_q ;
wire \s_XREG~918feeder_combout ;
wire \s_XREG~918_q ;
wire \s_XREG~854feeder_combout ;
wire \s_XREG~854_q ;
wire \s_XREG~822_q ;
wire \s_XREG~2303_combout ;
wire \s_XREG~950_q ;
wire \s_XREG~1330_combout ;
wire \s_XREG~342_q ;
wire \s_XREG~374_q ;
wire \s_XREG~406feeder_combout ;
wire \s_XREG~406_q ;
wire \s_XREG~310_q ;
wire \s_XREG~2295_combout ;
wire \s_XREG~502_q ;
wire \s_XREG~470_q ;
wire \s_XREG~534feeder_combout ;
wire \s_XREG~534_q ;
wire \s_XREG~438_q ;
wire \s_XREG~1322_combout ;
wire \s_XREG~86feeder_combout ;
wire \s_XREG~86_q ;
wire \s_XREG~150_q ;
wire \s_XREG~118_q ;
wire \s_XREG~2294_combout ;
wire \s_XREG~214_q ;
wire \s_XREG~246_q ;
wire \s_XREG~278feeder_combout ;
wire \s_XREG~278_q ;
wire \s_XREG~182_q ;
wire \s_XREG~1318_combout ;
wire \r1~60_combout ;
wire \datain[17]~input_o ;
wire \s_XREG~727feeder_combout ;
wire \s_XREG~727_q ;
wire \s_XREG~759_q ;
wire \s_XREG~791feeder_combout ;
wire \s_XREG~791_q ;
wire \s_XREG~599_q ;
wire \s_XREG~631_q ;
wire \s_XREG~663feeder_combout ;
wire \s_XREG~663_q ;
wire \s_XREG~567_q ;
wire \s_XREG~2312_combout ;
wire \s_XREG~695_q ;
wire \s_XREG~1342_combout ;
wire \s_XREG~407_q ;
wire \s_XREG~375_q ;
wire \s_XREG~343_q ;
wire \s_XREG~311_q ;
wire \s_XREG~2308_combout ;
wire \s_XREG~503_q ;
wire \s_XREG~535_q ;
wire \s_XREG~471_q ;
wire \s_XREG~439_q ;
wire \s_XREG~1338_combout ;
wire \s_XREG~983feeder_combout ;
wire \s_XREG~983_q ;
wire \s_XREG~887_q ;
wire \s_XREG~855_q ;
wire \s_XREG~919feeder_combout ;
wire \s_XREG~919_q ;
wire \s_XREG~823_q ;
wire \s_XREG~2316_combout ;
wire \s_XREG~1015_q ;
wire \s_XREG~1047feeder_combout ;
wire \s_XREG~1047_q ;
wire \s_XREG~951_q ;
wire \s_XREG~1346_combout ;
wire \s_XREG~279feeder_combout ;
wire \s_XREG~279_q ;
wire \s_XREG~247_q ;
wire \s_XREG~119_q ;
wire \s_XREG~151_q ;
wire \s_XREG~87feeder_combout ;
wire \s_XREG~87_q ;
wire \s_XREG~2307_combout ;
wire \s_XREG~215feeder_combout ;
wire \s_XREG~215_q ;
wire \s_XREG~183_q ;
wire \s_XREG~1334_combout ;
wire \r1~56_combout ;
wire \datain[18]~input_o ;
wire \s_XREG~920feeder_combout ;
wire \s_XREG~920_q ;
wire \s_XREG~888_q ;
wire \s_XREG~856_q ;
wire \s_XREG~824_q ;
wire \s_XREG~2329_combout ;
wire \s_XREG~1016_q ;
wire \s_XREG~1048feeder_combout ;
wire \s_XREG~1048_q ;
wire \s_XREG~984feeder_combout ;
wire \s_XREG~984_q ;
wire \s_XREG~952_q ;
wire \s_XREG~1362_combout ;
wire \s_XREG~728_q ;
wire \s_XREG~760_q ;
wire \s_XREG~632_q ;
wire \s_XREG~664feeder_combout ;
wire \s_XREG~664_q ;
wire \s_XREG~600feeder_combout ;
wire \s_XREG~600_q ;
wire \s_XREG~568_q ;
wire \s_XREG~2325_combout ;
wire \s_XREG~792feeder_combout ;
wire \s_XREG~792_q ;
wire \s_XREG~696_q ;
wire \s_XREG~1358_combout ;
wire \s_XREG~472_q ;
wire \s_XREG~504_q ;
wire \s_XREG~536_q ;
wire \s_XREG~376_q ;
wire \s_XREG~408feeder_combout ;
wire \s_XREG~408_q ;
wire \s_XREG~344feeder_combout ;
wire \s_XREG~344_q ;
wire \s_XREG~312_q ;
wire \s_XREG~2321_combout ;
wire \s_XREG~440_q ;
wire \s_XREG~1354_combout ;
wire \s_XREG~216_q ;
wire \s_XREG~248_q ;
wire \s_XREG~280_q ;
wire \s_XREG~120_q ;
wire \s_XREG~152_q ;
wire \s_XREG~88feeder_combout ;
wire \s_XREG~88_q ;
wire \s_XREG~2320_combout ;
wire \s_XREG~184_q ;
wire \s_XREG~1350_combout ;
wire \r1~52_combout ;
wire \datain[19]~input_o ;
wire \s_XREG~793feeder_combout ;
wire \s_XREG~793_q ;
wire \s_XREG~761_q ;
wire \s_XREG~601feeder_combout ;
wire \s_XREG~601_q ;
wire \s_XREG~665_q ;
wire \s_XREG~633_q ;
wire \s_XREG~569_q ;
wire \s_XREG~2338_combout ;
wire \s_XREG~729feeder_combout ;
wire \s_XREG~729_q ;
wire \s_XREG~697_q ;
wire \s_XREG~1374_combout ;
wire \s_XREG~1049feeder_combout ;
wire \s_XREG~1049_q ;
wire \s_XREG~921feeder_combout ;
wire \s_XREG~921_q ;
wire \s_XREG~889_q ;
wire \s_XREG~857_q ;
wire \s_XREG~825_q ;
wire \s_XREG~2342_combout ;
wire \s_XREG~1017_q ;
wire \s_XREG~985_q ;
wire \s_XREG~953_q ;
wire \s_XREG~1378_combout ;
wire \s_XREG~537feeder_combout ;
wire \s_XREG~537_q ;
wire \s_XREG~473feeder_combout ;
wire \s_XREG~473_q ;
wire \s_XREG~505_q ;
wire \s_XREG~377_q ;
wire \s_XREG~345feeder_combout ;
wire \s_XREG~345_q ;
wire \s_XREG~409feeder_combout ;
wire \s_XREG~409_q ;
wire \s_XREG~313_q ;
wire \s_XREG~2334_combout ;
wire \s_XREG~441_q ;
wire \s_XREG~1370_combout ;
wire \s_XREG~281feeder_combout ;
wire \s_XREG~281_q ;
wire \s_XREG~249_q ;
wire \s_XREG~121_q ;
wire \s_XREG~153_q ;
wire \s_XREG~89feeder_combout ;
wire \s_XREG~89_q ;
wire \s_XREG~2333_combout ;
wire \s_XREG~217feeder_combout ;
wire \s_XREG~217_q ;
wire \s_XREG~185_q ;
wire \s_XREG~1366_combout ;
wire \r1~48_combout ;
wire \datain[20]~input_o ;
wire \s_XREG~1050feeder_combout ;
wire \s_XREG~1050_q ;
wire \s_XREG~890_q ;
wire \s_XREG~858_q ;
wire \s_XREG~922feeder_combout ;
wire \s_XREG~922_q ;
wire \s_XREG~826_q ;
wire \s_XREG~2355_combout ;
wire \s_XREG~1018_q ;
wire \s_XREG~986feeder_combout ;
wire \s_XREG~986_q ;
wire \s_XREG~954_q ;
wire \s_XREG~1394_combout ;
wire \s_XREG~346_q ;
wire \s_XREG~378_q ;
wire \s_XREG~410feeder_combout ;
wire \s_XREG~410_q ;
wire \s_XREG~314_q ;
wire \s_XREG~2347_combout ;
wire \s_XREG~538feeder_combout ;
wire \s_XREG~538_q ;
wire \s_XREG~506_q ;
wire \s_XREG~474feeder_combout ;
wire \s_XREG~474_q ;
wire \s_XREG~442_q ;
wire \s_XREG~1386_combout ;
wire \s_XREG~634_q ;
wire \s_XREG~666feeder_combout ;
wire \s_XREG~666_q ;
wire \s_XREG~602feeder_combout ;
wire \s_XREG~602_q ;
wire \s_XREG~570_q ;
wire \s_XREG~2351_combout ;
wire \s_XREG~762_q ;
wire \s_XREG~730_q ;
wire \s_XREG~794_q ;
wire \s_XREG~698_q ;
wire \s_XREG~1390_combout ;
wire \s_XREG~282_q ;
wire \s_XREG~90feeder_combout ;
wire \s_XREG~90_q ;
wire \s_XREG~154_q ;
wire \s_XREG~122_q ;
wire \s_XREG~2346_combout ;
wire \s_XREG~250_q ;
wire \s_XREG~218feeder_combout ;
wire \s_XREG~218_q ;
wire \s_XREG~186_q ;
wire \s_XREG~1382_combout ;
wire \r1~44_combout ;
wire \datain[21]~input_o ;
wire \s_XREG~987feeder_combout ;
wire \s_XREG~987_q ;
wire \s_XREG~1019_q ;
wire \s_XREG~1051_q ;
wire \s_XREG~891_q ;
wire \s_XREG~923_q ;
wire \s_XREG~859_q ;
wire \s_XREG~827_q ;
wire \s_XREG~2368_combout ;
wire \s_XREG~955_q ;
wire \s_XREG~1410_combout ;
wire \s_XREG~795_q ;
wire \s_XREG~763_q ;
wire \s_XREG~667feeder_combout ;
wire \s_XREG~667_q ;
wire \s_XREG~603_q ;
wire \s_XREG~635_q ;
wire \s_XREG~571_q ;
wire \s_XREG~2364_combout ;
wire \s_XREG~731feeder_combout ;
wire \s_XREG~731_q ;
wire \s_XREG~699_q ;
wire \s_XREG~1406_combout ;
wire \s_XREG~475_q ;
wire \s_XREG~507_q ;
wire \s_XREG~347_q ;
wire \s_XREG~379_q ;
wire \s_XREG~411_q ;
wire \s_XREG~315_q ;
wire \s_XREG~2360_combout ;
wire \s_XREG~539_q ;
wire \s_XREG~443_q ;
wire \s_XREG~1402_combout ;
wire \s_XREG~123_q ;
wire \s_XREG~155_q ;
wire \s_XREG~91_q ;
wire \s_XREG~2359_combout ;
wire \s_XREG~219feeder_combout ;
wire \s_XREG~219_q ;
wire \s_XREG~251_q ;
wire \s_XREG~283feeder_combout ;
wire \s_XREG~283_q ;
wire \s_XREG~187_q ;
wire \s_XREG~1398_combout ;
wire \r1~40_combout ;
wire \datain[22]~input_o ;
wire \s_XREG~796_q ;
wire \s_XREG~764_q ;
wire \s_XREG~604feeder_combout ;
wire \s_XREG~604_q ;
wire \s_XREG~636_q ;
wire \s_XREG~668_q ;
wire \s_XREG~572_q ;
wire \s_XREG~2377_combout ;
wire \s_XREG~732_q ;
wire \s_XREG~700_q ;
wire \s_XREG~1422_combout ;
wire \s_XREG~380_q ;
wire \s_XREG~348_q ;
wire \s_XREG~412_q ;
wire \s_XREG~316_q ;
wire \s_XREG~2373_combout ;
wire \s_XREG~508_q ;
wire \s_XREG~476_q ;
wire \s_XREG~540_q ;
wire \s_XREG~444_q ;
wire \s_XREG~1418_combout ;
wire \s_XREG~988feeder_combout ;
wire \s_XREG~988_q ;
wire \s_XREG~1052_q ;
wire \s_XREG~1020_q ;
wire \s_XREG~892_q ;
wire \s_XREG~924_q ;
wire \s_XREG~860_q ;
wire \s_XREG~828_q ;
wire \s_XREG~2381_combout ;
wire \s_XREG~956_q ;
wire \s_XREG~1426_combout ;
wire \s_XREG~124_q ;
wire \s_XREG~156_q ;
wire \s_XREG~92_q ;
wire \s_XREG~2372_combout ;
wire \s_XREG~252_q ;
wire \s_XREG~284feeder_combout ;
wire \s_XREG~284_q ;
wire \s_XREG~220_q ;
wire \s_XREG~188_q ;
wire \s_XREG~1414_combout ;
wire \r1~36_combout ;
wire \datain[23]~input_o ;
wire \s_XREG~989feeder_combout ;
wire \s_XREG~989_q ;
wire \s_XREG~1021_q ;
wire \s_XREG~1053feeder_combout ;
wire \s_XREG~1053_q ;
wire \s_XREG~925_q ;
wire \s_XREG~893_q ;
wire \s_XREG~861feeder_combout ;
wire \s_XREG~861_q ;
wire \s_XREG~829_q ;
wire \s_XREG~2394_combout ;
wire \s_XREG~957_q ;
wire \s_XREG~1442_combout ;
wire \s_XREG~669_q ;
wire \s_XREG~637_q ;
wire \s_XREG~605feeder_combout ;
wire \s_XREG~605_q ;
wire \s_XREG~573_q ;
wire \s_XREG~2390_combout ;
wire \s_XREG~765_q ;
wire \s_XREG~797_q ;
wire \s_XREG~733feeder_combout ;
wire \s_XREG~733_q ;
wire \s_XREG~701_q ;
wire \s_XREG~1438_combout ;
wire \s_XREG~541_q ;
wire \s_XREG~477_q ;
wire \s_XREG~509_q ;
wire \s_XREG~349feeder_combout ;
wire \s_XREG~349_q ;
wire \s_XREG~381_q ;
wire \s_XREG~413feeder_combout ;
wire \s_XREG~413_q ;
wire \s_XREG~317_q ;
wire \s_XREG~2386_combout ;
wire \s_XREG~445_q ;
wire \s_XREG~1434_combout ;
wire \s_XREG~93feeder_combout ;
wire \s_XREG~93_q ;
wire \s_XREG~125_q ;
wire \s_XREG~157_q ;
wire \s_XREG~2385_combout ;
wire \s_XREG~253_q ;
wire \s_XREG~285_q ;
wire \s_XREG~221feeder_combout ;
wire \s_XREG~221_q ;
wire \s_XREG~189_q ;
wire \s_XREG~1430_combout ;
wire \r1~32_combout ;
wire \datain[24]~input_o ;
wire \s_XREG~862_q ;
wire \s_XREG~894_q ;
wire \s_XREG~926_q ;
wire \s_XREG~830_q ;
wire \s_XREG~2407_combout ;
wire \s_XREG~1022_q ;
wire \s_XREG~990feeder_combout ;
wire \s_XREG~990_q ;
wire \s_XREG~1054_q ;
wire \s_XREG~958_q ;
wire \s_XREG~1458_combout ;
wire \s_XREG~798feeder_combout ;
wire \s_XREG~798_q ;
wire \s_XREG~766_q ;
wire \s_XREG~734_q ;
wire \s_XREG~638_q ;
wire \s_XREG~670feeder_combout ;
wire \s_XREG~670_q ;
wire \s_XREG~606feeder_combout ;
wire \s_XREG~606_q ;
wire \s_XREG~574_q ;
wire \s_XREG~2403_combout ;
wire \s_XREG~702_q ;
wire \s_XREG~1454_combout ;
wire \s_XREG~542_q ;
wire \s_XREG~510_q ;
wire \s_XREG~478_q ;
wire \s_XREG~414_q ;
wire \s_XREG~382_q ;
wire \s_XREG~350feeder_combout ;
wire \s_XREG~350_q ;
wire \s_XREG~318_q ;
wire \s_XREG~2399_combout ;
wire \s_XREG~446_q ;
wire \s_XREG~1450_combout ;
wire \s_XREG~286_q ;
wire \s_XREG~254_q ;
wire \s_XREG~222_q ;
wire \s_XREG~94feeder_combout ;
wire \s_XREG~94_q ;
wire \s_XREG~158_q ;
wire \s_XREG~126_q ;
wire \s_XREG~2398_combout ;
wire \s_XREG~190_q ;
wire \s_XREG~1446_combout ;
wire \r1~28_combout ;
wire \datain[25]~input_o ;
wire \s_XREG~479_q ;
wire \s_XREG~511_q ;
wire \s_XREG~383_q ;
wire \s_XREG~351feeder_combout ;
wire \s_XREG~351_q ;
wire \s_XREG~415feeder_combout ;
wire \s_XREG~415_q ;
wire \s_XREG~319_q ;
wire \s_XREG~2412_combout ;
wire \s_XREG~543_q ;
wire \s_XREG~447_q ;
wire \s_XREG~1466_combout ;
wire \s_XREG~735feeder_combout ;
wire \s_XREG~735_q ;
wire \s_XREG~799_q ;
wire \s_XREG~767_q ;
wire \s_XREG~671_q ;
wire \s_XREG~639_q ;
wire \s_XREG~607feeder_combout ;
wire \s_XREG~607_q ;
wire \s_XREG~575_q ;
wire \s_XREG~2416_combout ;
wire \s_XREG~703_q ;
wire \s_XREG~1470_combout ;
wire \s_XREG~895_q ;
wire \s_XREG~863feeder_combout ;
wire \s_XREG~863_q ;
wire \s_XREG~927_q ;
wire \s_XREG~831_q ;
wire \s_XREG~2420_combout ;
wire \s_XREG~1023_q ;
wire \s_XREG~1055feeder_combout ;
wire \s_XREG~1055_q ;
wire \s_XREG~991_q ;
wire \s_XREG~959_q ;
wire \s_XREG~1474_combout ;
wire \s_XREG~223feeder_combout ;
wire \s_XREG~223_q ;
wire \s_XREG~287feeder_combout ;
wire \s_XREG~287_q ;
wire \s_XREG~255_q ;
wire \s_XREG~127_q ;
wire \s_XREG~159_q ;
wire \s_XREG~95feeder_combout ;
wire \s_XREG~95_q ;
wire \s_XREG~2411_combout ;
wire \s_XREG~191_q ;
wire \s_XREG~1462_combout ;
wire \r1~24_combout ;
wire \datain[26]~input_o ;
wire \s_XREG~1056feeder_combout ;
wire \s_XREG~1056_q ;
wire \s_XREG~1024_q ;
wire \s_XREG~992_q ;
wire \s_XREG~896_q ;
wire \s_XREG~928feeder_combout ;
wire \s_XREG~928_q ;
wire \s_XREG~864feeder_combout ;
wire \s_XREG~864_q ;
wire \s_XREG~832_q ;
wire \s_XREG~2433_combout ;
wire \s_XREG~960_q ;
wire \s_XREG~1490_combout ;
wire \s_XREG~736feeder_combout ;
wire \s_XREG~736_q ;
wire \s_XREG~768_q ;
wire \s_XREG~672_q ;
wire \s_XREG~640_q ;
wire \s_XREG~608_q ;
wire \s_XREG~576_q ;
wire \s_XREG~2429_combout ;
wire \s_XREG~800feeder_combout ;
wire \s_XREG~800_q ;
wire \s_XREG~704_q ;
wire \s_XREG~1486_combout ;
wire \s_XREG~544feeder_combout ;
wire \s_XREG~544_q ;
wire \s_XREG~512_q ;
wire \s_XREG~384_q ;
wire \s_XREG~416_q ;
wire \s_XREG~352_q ;
wire \s_XREG~320_q ;
wire \s_XREG~2425_combout ;
wire \s_XREG~480feeder_combout ;
wire \s_XREG~480_q ;
wire \s_XREG~448_q ;
wire \s_XREG~1482_combout ;
wire \s_XREG~288_q ;
wire \s_XREG~224_q ;
wire \s_XREG~256_q ;
wire \s_XREG~128_q ;
wire \s_XREG~160_q ;
wire \s_XREG~96_q ;
wire \s_XREG~2424_combout ;
wire \s_XREG~192_q ;
wire \s_XREG~1478_combout ;
wire \r1~20_combout ;
wire \datain[27]~input_o ;
wire \s_XREG~801_q ;
wire \s_XREG~737feeder_combout ;
wire \s_XREG~737_q ;
wire \s_XREG~769_q ;
wire \s_XREG~641_q ;
wire \s_XREG~609feeder_combout ;
wire \s_XREG~609_q ;
wire \s_XREG~673_q ;
wire \s_XREG~577_q ;
wire \s_XREG~2442_combout ;
wire \s_XREG~705_q ;
wire \s_XREG~1502_combout ;
wire \s_XREG~545feeder_combout ;
wire \s_XREG~545_q ;
wire \s_XREG~481feeder_combout ;
wire \s_XREG~481_q ;
wire \s_XREG~513_q ;
wire \s_XREG~385_q ;
wire \s_XREG~353feeder_combout ;
wire \s_XREG~353_q ;
wire \s_XREG~417feeder_combout ;
wire \s_XREG~417_q ;
wire \s_XREG~321_q ;
wire \s_XREG~2438_combout ;
wire \s_XREG~449_q ;
wire \s_XREG~1498_combout ;
wire \s_XREG~993_q ;
wire \s_XREG~929feeder_combout ;
wire \s_XREG~929_q ;
wire \s_XREG~897_q ;
wire \s_XREG~865feeder_combout ;
wire \s_XREG~865_q ;
wire \s_XREG~833_q ;
wire \s_XREG~2446_combout ;
wire \s_XREG~1025_q ;
wire \s_XREG~1057feeder_combout ;
wire \s_XREG~1057_q ;
wire \s_XREG~961_q ;
wire \s_XREG~1506_combout ;
wire \s_XREG~289_q ;
wire \s_XREG~257_q ;
wire \s_XREG~225_q ;
wire \s_XREG~97feeder_combout ;
wire \s_XREG~97_q ;
wire \s_XREG~161_q ;
wire \s_XREG~129_q ;
wire \s_XREG~2437_combout ;
wire \s_XREG~193_q ;
wire \s_XREG~1494_combout ;
wire \r1~16_combout ;
wire \datain[28]~input_o ;
wire \s_XREG~1058_q ;
wire \s_XREG~1026_q ;
wire \s_XREG~930feeder_combout ;
wire \s_XREG~930_q ;
wire \s_XREG~898_q ;
wire \s_XREG~866feeder_combout ;
wire \s_XREG~866_q ;
wire \s_XREG~834_q ;
wire \s_XREG~2459_combout ;
wire \s_XREG~994feeder_combout ;
wire \s_XREG~994_q ;
wire \s_XREG~962_q ;
wire \s_XREG~1522_combout ;
wire \s_XREG~610feeder_combout ;
wire \s_XREG~610_q ;
wire \s_XREG~642_q ;
wire \s_XREG~674feeder_combout ;
wire \s_XREG~674_q ;
wire \s_XREG~578_q ;
wire \s_XREG~2455_combout ;
wire \s_XREG~738_q ;
wire \s_XREG~770_q ;
wire \s_XREG~802feeder_combout ;
wire \s_XREG~802_q ;
wire \s_XREG~706_q ;
wire \s_XREG~1518_combout ;
wire \s_XREG~482feeder_combout ;
wire \s_XREG~482_q ;
wire \s_XREG~514_q ;
wire \s_XREG~546feeder_combout ;
wire \s_XREG~546_q ;
wire \s_XREG~386_q ;
wire \s_XREG~354_q ;
wire \s_XREG~418_q ;
wire \s_XREG~322_q ;
wire \s_XREG~2451_combout ;
wire \s_XREG~450_q ;
wire \s_XREG~1514_combout ;
wire \s_XREG~290_q ;
wire \s_XREG~258_q ;
wire \s_XREG~130_q ;
wire \s_XREG~162_q ;
wire \s_XREG~98feeder_combout ;
wire \s_XREG~98_q ;
wire \s_XREG~2450_combout ;
wire \s_XREG~226_q ;
wire \s_XREG~194_q ;
wire \s_XREG~1510_combout ;
wire \r1~12_combout ;
wire \datain[29]~input_o ;
wire \s_XREG~739feeder_combout ;
wire \s_XREG~739_q ;
wire \s_XREG~803feeder_combout ;
wire \s_XREG~803_q ;
wire \s_XREG~771_q ;
wire \s_XREG~675feeder_combout ;
wire \s_XREG~675_q ;
wire \s_XREG~643_q ;
wire \s_XREG~611feeder_combout ;
wire \s_XREG~611_q ;
wire \s_XREG~579_q ;
wire \s_XREG~2468_combout ;
wire \s_XREG~707_q ;
wire \s_XREG~1534_combout ;
wire \s_XREG~995feeder_combout ;
wire \s_XREG~995_q ;
wire \s_XREG~1027_q ;
wire \s_XREG~899_q ;
wire \s_XREG~931_q ;
wire \s_XREG~867feeder_combout ;
wire \s_XREG~867_q ;
wire \s_XREG~835_q ;
wire \s_XREG~2472_combout ;
wire \s_XREG~1059feeder_combout ;
wire \s_XREG~1059_q ;
wire \s_XREG~963_q ;
wire \s_XREG~1538_combout ;
wire \s_XREG~483_q ;
wire \s_XREG~515_q ;
wire \s_XREG~547_q ;
wire \s_XREG~387_q ;
wire \s_XREG~355feeder_combout ;
wire \s_XREG~355_q ;
wire \s_XREG~419feeder_combout ;
wire \s_XREG~419_q ;
wire \s_XREG~323_q ;
wire \s_XREG~2464_combout ;
wire \s_XREG~451_q ;
wire \s_XREG~1530_combout ;
wire \s_XREG~227feeder_combout ;
wire \s_XREG~227_q ;
wire \s_XREG~259_q ;
wire \s_XREG~291feeder_combout ;
wire \s_XREG~291_q ;
wire \s_XREG~99_q ;
wire \s_XREG~163_q ;
wire \s_XREG~131_q ;
wire \s_XREG~2463_combout ;
wire \s_XREG~195_q ;
wire \s_XREG~1526_combout ;
wire \r1~8_combout ;
wire \datain[30]~input_o ;
wire \s_XREG~804_q ;
wire \s_XREG~740_q ;
wire \s_XREG~772_q ;
wire \s_XREG~676feeder_combout ;
wire \s_XREG~676_q ;
wire \s_XREG~644_q ;
wire \s_XREG~612feeder_combout ;
wire \s_XREG~612_q ;
wire \s_XREG~580_q ;
wire \s_XREG~2481_combout ;
wire \s_XREG~708_q ;
wire \s_XREG~1550_combout ;
wire \s_XREG~388_q ;
wire \s_XREG~420feeder_combout ;
wire \s_XREG~420_q ;
wire \s_XREG~356_q ;
wire \s_XREG~324_q ;
wire \s_XREG~2477_combout ;
wire \s_XREG~516_q ;
wire \s_XREG~548_q ;
wire \s_XREG~484_q ;
wire \s_XREG~452_q ;
wire \s_XREG~1546_combout ;
wire \s_XREG~996feeder_combout ;
wire \s_XREG~996_q ;
wire \s_XREG~932feeder_combout ;
wire \s_XREG~932_q ;
wire \s_XREG~900_q ;
wire \s_XREG~868feeder_combout ;
wire \s_XREG~868_q ;
wire \s_XREG~836_q ;
wire \s_XREG~2485_combout ;
wire \s_XREG~1028_q ;
wire \s_XREG~1060_q ;
wire \s_XREG~964_q ;
wire \s_XREG~1554_combout ;
wire \s_XREG~292feeder_combout ;
wire \s_XREG~292_q ;
wire \s_XREG~260_q ;
wire \s_XREG~228feeder_combout ;
wire \s_XREG~228_q ;
wire \s_XREG~100feeder_combout ;
wire \s_XREG~100_q ;
wire \s_XREG~164_q ;
wire \s_XREG~132_q ;
wire \s_XREG~2476_combout ;
wire \s_XREG~196_q ;
wire \s_XREG~1542_combout ;
wire \r1~4_combout ;
wire \datain[31]~input_o ;
wire \s_XREG~741feeder_combout ;
wire \s_XREG~741_q ;
wire \s_XREG~773_q ;
wire \s_XREG~645_q ;
wire \s_XREG~677feeder_combout ;
wire \s_XREG~677_q ;
wire \s_XREG~613feeder_combout ;
wire \s_XREG~613_q ;
wire \s_XREG~581_q ;
wire \s_XREG~2494_combout ;
wire \s_XREG~805feeder_combout ;
wire \s_XREG~805_q ;
wire \s_XREG~709_q ;
wire \s_XREG~1566_combout ;
wire \s_XREG~549_q ;
wire \s_XREG~389_q ;
wire \s_XREG~357feeder_combout ;
wire \s_XREG~357_q ;
wire \s_XREG~421feeder_combout ;
wire \s_XREG~421_q ;
wire \s_XREG~325_q ;
wire \s_XREG~2490_combout ;
wire \s_XREG~517_q ;
wire \s_XREG~485_q ;
wire \s_XREG~453_q ;
wire \s_XREG~1562_combout ;
wire \s_XREG~1061feeder_combout ;
wire \s_XREG~1061_q ;
wire \s_XREG~1029_q ;
wire \s_XREG~869feeder_combout ;
wire \s_XREG~869_q ;
wire \s_XREG~901_q ;
wire \s_XREG~933feeder_combout ;
wire \s_XREG~933_q ;
wire \s_XREG~837_q ;
wire \s_XREG~2498_combout ;
wire \s_XREG~997feeder_combout ;
wire \s_XREG~997_q ;
wire \s_XREG~965_q ;
wire \s_XREG~1570_combout ;
wire \s_XREG~229_q ;
wire \s_XREG~261_q ;
wire \s_XREG~133_q ;
wire \s_XREG~165_q ;
wire \s_XREG~101_q ;
wire \s_XREG~2489_combout ;
wire \s_XREG~293feeder_combout ;
wire \s_XREG~293_q ;
wire \s_XREG~197_q ;
wire \s_XREG~1558_combout ;
wire \r1~0_combout ;
wire \r2_address[0]~input_o ;
wire \r2_address[2]~input_o ;
wire \r2_address[1]~input_o ;
wire \s_XREG~2503_combout ;
wire \s_XREG~1578_combout ;
wire \r2_address[3]~input_o ;
wire \s_XREG~2507_combout ;
wire \s_XREG~1582_combout ;
wire \s_XREG~2511_combout ;
wire \s_XREG~1586_combout ;
wire \r2_address[4]~input_o ;
wire \Equal1~0_combout ;
wire \s_XREG~2502_combout ;
wire \s_XREG~1574_combout ;
wire \r2~124_combout ;
wire \s_XREG~2516_combout ;
wire \s_XREG~1594_combout ;
wire \s_XREG~2520_combout ;
wire \s_XREG~1598_combout ;
wire \s_XREG~2524_combout ;
wire \s_XREG~1602_combout ;
wire \s_XREG~2515_combout ;
wire \s_XREG~1590_combout ;
wire \r2~120_combout ;
wire \s_XREG~2533_combout ;
wire \s_XREG~1614_combout ;
wire \s_XREG~2537_combout ;
wire \s_XREG~1618_combout ;
wire \s_XREG~2529_combout ;
wire \s_XREG~1610_combout ;
wire \s_XREG~2528_combout ;
wire \s_XREG~1606_combout ;
wire \r2~116_combout ;
wire \s_XREG~2550_combout ;
wire \s_XREG~1634_combout ;
wire \s_XREG~2542_combout ;
wire \s_XREG~1626_combout ;
wire \s_XREG~2546_combout ;
wire \s_XREG~1630_combout ;
wire \s_XREG~2541_combout ;
wire \s_XREG~1622_combout ;
wire \r2~112_combout ;
wire \s_XREG~2555_combout ;
wire \s_XREG~1642_combout ;
wire \s_XREG~2559_combout ;
wire \s_XREG~1646_combout ;
wire \s_XREG~2563_combout ;
wire \s_XREG~1650_combout ;
wire \s_XREG~2554_combout ;
wire \s_XREG~1638_combout ;
wire \r2~108_combout ;
wire \s_XREG~2568_combout ;
wire \s_XREG~1658_combout ;
wire \s_XREG~2572_combout ;
wire \s_XREG~1662_combout ;
wire \s_XREG~2576_combout ;
wire \s_XREG~1666_combout ;
wire \s_XREG~2567_combout ;
wire \s_XREG~1654_combout ;
wire \r2~104_combout ;
wire \s_XREG~2581_combout ;
wire \s_XREG~1674_combout ;
wire \s_XREG~2589_combout ;
wire \s_XREG~1682_combout ;
wire \s_XREG~2585_combout ;
wire \s_XREG~1678_combout ;
wire \s_XREG~2580_combout ;
wire \s_XREG~1670_combout ;
wire \r2~100_combout ;
wire \s_XREG~2602_combout ;
wire \s_XREG~1698_combout ;
wire \s_XREG~2598_combout ;
wire \s_XREG~1694_combout ;
wire \s_XREG~2594_combout ;
wire \s_XREG~1690_combout ;
wire \s_XREG~2593_combout ;
wire \s_XREG~1686_combout ;
wire \r2~96_combout ;
wire \s_XREG~2611_combout ;
wire \s_XREG~1710_combout ;
wire \s_XREG~2615_combout ;
wire \s_XREG~1714_combout ;
wire \s_XREG~2607_combout ;
wire \s_XREG~1706_combout ;
wire \s_XREG~2606_combout ;
wire \s_XREG~1702_combout ;
wire \r2~92_combout ;
wire \s_XREG~2624_combout ;
wire \s_XREG~1726_combout ;
wire \s_XREG~2628_combout ;
wire \s_XREG~1730_combout ;
wire \s_XREG~2620_combout ;
wire \s_XREG~1722_combout ;
wire \s_XREG~2619_combout ;
wire \s_XREG~1718_combout ;
wire \r2~88_combout ;
wire \s_XREG~2637_combout ;
wire \s_XREG~1742_combout ;
wire \s_XREG~2641_combout ;
wire \s_XREG~1746_combout ;
wire \s_XREG~2633_combout ;
wire \s_XREG~1738_combout ;
wire \s_XREG~2632_combout ;
wire \s_XREG~1734_combout ;
wire \r2~84_combout ;
wire \s_XREG~2646_combout ;
wire \s_XREG~1754_combout ;
wire \s_XREG~2650_combout ;
wire \s_XREG~1758_combout ;
wire \s_XREG~2654_combout ;
wire \s_XREG~1762_combout ;
wire \s_XREG~2645_combout ;
wire \s_XREG~1750_combout ;
wire \r2~80_combout ;
wire \s_XREG~2667_combout ;
wire \s_XREG~1778_combout ;
wire \s_XREG~2663_combout ;
wire \s_XREG~1774_combout ;
wire \s_XREG~2659_combout ;
wire \s_XREG~1770_combout ;
wire \s_XREG~2658_combout ;
wire \s_XREG~1766_combout ;
wire \r2~76_combout ;
wire \s_XREG~2676_combout ;
wire \s_XREG~1790_combout ;
wire \s_XREG~2680_combout ;
wire \s_XREG~1794_combout ;
wire \s_XREG~2672_combout ;
wire \s_XREG~1786_combout ;
wire \s_XREG~2671_combout ;
wire \s_XREG~1782_combout ;
wire \r2~72_combout ;
wire \s_XREG~2689_combout ;
wire \s_XREG~1806_combout ;
wire \s_XREG~2693_combout ;
wire \s_XREG~1810_combout ;
wire \s_XREG~2685_combout ;
wire \s_XREG~1802_combout ;
wire \s_XREG~2684_combout ;
wire \s_XREG~1798_combout ;
wire \r2~68_combout ;
wire \s_XREG~2702_combout ;
wire \s_XREG~1822_combout ;
wire \s_XREG~2706_combout ;
wire \s_XREG~1826_combout ;
wire \s_XREG~2698_combout ;
wire \s_XREG~1818_combout ;
wire \s_XREG~2697_combout ;
wire \s_XREG~1814_combout ;
wire \r2~64_combout ;
wire \s_XREG~2715_combout ;
wire \s_XREG~1838_combout ;
wire \s_XREG~2719_combout ;
wire \s_XREG~1842_combout ;
wire \s_XREG~2711_combout ;
wire \s_XREG~1834_combout ;
wire \s_XREG~2710_combout ;
wire \s_XREG~1830_combout ;
wire \r2~60_combout ;
wire \s_XREG~2724_combout ;
wire \s_XREG~1850_combout ;
wire \s_XREG~2728_combout ;
wire \s_XREG~1854_combout ;
wire \s_XREG~2732_combout ;
wire \s_XREG~1858_combout ;
wire \s_XREG~2723_combout ;
wire \s_XREG~1846_combout ;
wire \r2~56_combout ;
wire \s_XREG~2737_combout ;
wire \s_XREG~1866_combout ;
wire \s_XREG~2741_combout ;
wire \s_XREG~1870_combout ;
wire \s_XREG~2745_combout ;
wire \s_XREG~1874_combout ;
wire \s_XREG~2736_combout ;
wire \s_XREG~1862_combout ;
wire \r2~52_combout ;
wire \s_XREG~2758_combout ;
wire \s_XREG~1890_combout ;
wire \s_XREG~2754_combout ;
wire \s_XREG~1886_combout ;
wire \s_XREG~2750_combout ;
wire \s_XREG~1882_combout ;
wire \s_XREG~2749_combout ;
wire \s_XREG~1878_combout ;
wire \r2~48_combout ;
wire \s_XREG~2763_combout ;
wire \s_XREG~1898_combout ;
wire \s_XREG~2767_combout ;
wire \s_XREG~1902_combout ;
wire \s_XREG~2771_combout ;
wire \s_XREG~1906_combout ;
wire \s_XREG~2762_combout ;
wire \s_XREG~1894_combout ;
wire \r2~44_combout ;
wire \s_XREG~2780_combout ;
wire \s_XREG~1918_combout ;
wire \s_XREG~2776_combout ;
wire \s_XREG~1914_combout ;
wire \s_XREG~2784_combout ;
wire \s_XREG~1922_combout ;
wire \s_XREG~2775_combout ;
wire \s_XREG~1910_combout ;
wire \r2~40_combout ;
wire \s_XREG~2793_combout ;
wire \s_XREG~1934_combout ;
wire \s_XREG~2797_combout ;
wire \s_XREG~1938_combout ;
wire \s_XREG~2789_combout ;
wire \s_XREG~1930_combout ;
wire \s_XREG~2788_combout ;
wire \s_XREG~1926_combout ;
wire \r2~36_combout ;
wire \s_XREG~2802_combout ;
wire \s_XREG~1946_combout ;
wire \s_XREG~2806_combout ;
wire \s_XREG~1950_combout ;
wire \s_XREG~2810_combout ;
wire \s_XREG~1954_combout ;
wire \s_XREG~2801_combout ;
wire \s_XREG~1942_combout ;
wire \r2~32_combout ;
wire \s_XREG~2823_combout ;
wire \s_XREG~1970_combout ;
wire \s_XREG~2819_combout ;
wire \s_XREG~1966_combout ;
wire \s_XREG~2815_combout ;
wire \s_XREG~1962_combout ;
wire \s_XREG~2814_combout ;
wire \s_XREG~1958_combout ;
wire \r2~28_combout ;
wire \s_XREG~2836_combout ;
wire \s_XREG~1986_combout ;
wire \s_XREG~2832_combout ;
wire \s_XREG~1982_combout ;
wire \s_XREG~2828_combout ;
wire \s_XREG~1978_combout ;
wire \s_XREG~2827_combout ;
wire \s_XREG~1974_combout ;
wire \r2~24_combout ;
wire \s_XREG~2841_combout ;
wire \s_XREG~1994_combout ;
wire \s_XREG~2845_combout ;
wire \s_XREG~1998_combout ;
wire \s_XREG~2849_combout ;
wire \s_XREG~2002_combout ;
wire \s_XREG~2840_combout ;
wire \s_XREG~1990_combout ;
wire \r2~20_combout ;
wire \s_XREG~2862_combout ;
wire \s_XREG~2018_combout ;
wire \s_XREG~2858_combout ;
wire \s_XREG~2014_combout ;
wire \s_XREG~2854_combout ;
wire \s_XREG~2010_combout ;
wire \s_XREG~2853_combout ;
wire \s_XREG~2006_combout ;
wire \r2~16_combout ;
wire \s_XREG~2871_combout ;
wire \s_XREG~2030_combout ;
wire \s_XREG~2875_combout ;
wire \s_XREG~2034_combout ;
wire \s_XREG~2867_combout ;
wire \s_XREG~2026_combout ;
wire \s_XREG~2866_combout ;
wire \s_XREG~2022_combout ;
wire \r2~12_combout ;
wire \s_XREG~2884_combout ;
wire \s_XREG~2046_combout ;
wire \s_XREG~2888_combout ;
wire \s_XREG~2050_combout ;
wire \s_XREG~2880_combout ;
wire \s_XREG~2042_combout ;
wire \s_XREG~2879_combout ;
wire \s_XREG~2038_combout ;
wire \r2~8_combout ;
wire \s_XREG~2897_combout ;
wire \s_XREG~2062_combout ;
wire \s_XREG~2901_combout ;
wire \s_XREG~2066_combout ;
wire \s_XREG~2893_combout ;
wire \s_XREG~2058_combout ;
wire \s_XREG~2892_combout ;
wire \s_XREG~2054_combout ;
wire \r2~4_combout ;
wire \s_XREG~2906_combout ;
wire \s_XREG~2074_combout ;
wire \s_XREG~2910_combout ;
wire \s_XREG~2078_combout ;
wire \s_XREG~2914_combout ;
wire \s_XREG~2082_combout ;
wire \s_XREG~2905_combout ;
wire \s_XREG~2070_combout ;
wire \r2~0_combout ;


// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \r1[0]~output (
	.i(\r1~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[0]),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
defparam \r1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \r1[1]~output (
	.i(\r1~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[1]),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
defparam \r1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \r1[2]~output (
	.i(\r1~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[2]),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
defparam \r1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \r1[3]~output (
	.i(\r1~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[3]),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
defparam \r1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \r1[4]~output (
	.i(\r1~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[4]),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
defparam \r1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \r1[5]~output (
	.i(\r1~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[5]),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
defparam \r1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \r1[6]~output (
	.i(\r1~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[6]),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
defparam \r1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \r1[7]~output (
	.i(\r1~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[7]),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
defparam \r1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N56
cyclonev_io_obuf \r1[8]~output (
	.i(\r1~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[8]),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
defparam \r1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \r1[9]~output (
	.i(\r1~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[9]),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
defparam \r1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \r1[10]~output (
	.i(\r1~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[10]),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
defparam \r1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \r1[11]~output (
	.i(\r1~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[11]),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
defparam \r1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \r1[12]~output (
	.i(\r1~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[12]),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
defparam \r1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \r1[13]~output (
	.i(\r1~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[13]),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
defparam \r1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \r1[14]~output (
	.i(\r1~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[14]),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
defparam \r1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \r1[15]~output (
	.i(\r1~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[15]),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
defparam \r1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \r1[16]~output (
	.i(\r1~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[16]),
	.obar());
// synopsys translate_off
defparam \r1[16]~output .bus_hold = "false";
defparam \r1[16]~output .open_drain_output = "false";
defparam \r1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \r1[17]~output (
	.i(\r1~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[17]),
	.obar());
// synopsys translate_off
defparam \r1[17]~output .bus_hold = "false";
defparam \r1[17]~output .open_drain_output = "false";
defparam \r1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \r1[18]~output (
	.i(\r1~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[18]),
	.obar());
// synopsys translate_off
defparam \r1[18]~output .bus_hold = "false";
defparam \r1[18]~output .open_drain_output = "false";
defparam \r1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \r1[19]~output (
	.i(\r1~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[19]),
	.obar());
// synopsys translate_off
defparam \r1[19]~output .bus_hold = "false";
defparam \r1[19]~output .open_drain_output = "false";
defparam \r1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \r1[20]~output (
	.i(\r1~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[20]),
	.obar());
// synopsys translate_off
defparam \r1[20]~output .bus_hold = "false";
defparam \r1[20]~output .open_drain_output = "false";
defparam \r1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \r1[21]~output (
	.i(\r1~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[21]),
	.obar());
// synopsys translate_off
defparam \r1[21]~output .bus_hold = "false";
defparam \r1[21]~output .open_drain_output = "false";
defparam \r1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \r1[22]~output (
	.i(\r1~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[22]),
	.obar());
// synopsys translate_off
defparam \r1[22]~output .bus_hold = "false";
defparam \r1[22]~output .open_drain_output = "false";
defparam \r1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \r1[23]~output (
	.i(\r1~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[23]),
	.obar());
// synopsys translate_off
defparam \r1[23]~output .bus_hold = "false";
defparam \r1[23]~output .open_drain_output = "false";
defparam \r1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \r1[24]~output (
	.i(\r1~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[24]),
	.obar());
// synopsys translate_off
defparam \r1[24]~output .bus_hold = "false";
defparam \r1[24]~output .open_drain_output = "false";
defparam \r1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \r1[25]~output (
	.i(\r1~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[25]),
	.obar());
// synopsys translate_off
defparam \r1[25]~output .bus_hold = "false";
defparam \r1[25]~output .open_drain_output = "false";
defparam \r1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \r1[26]~output (
	.i(\r1~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[26]),
	.obar());
// synopsys translate_off
defparam \r1[26]~output .bus_hold = "false";
defparam \r1[26]~output .open_drain_output = "false";
defparam \r1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \r1[27]~output (
	.i(\r1~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[27]),
	.obar());
// synopsys translate_off
defparam \r1[27]~output .bus_hold = "false";
defparam \r1[27]~output .open_drain_output = "false";
defparam \r1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \r1[28]~output (
	.i(\r1~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[28]),
	.obar());
// synopsys translate_off
defparam \r1[28]~output .bus_hold = "false";
defparam \r1[28]~output .open_drain_output = "false";
defparam \r1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \r1[29]~output (
	.i(\r1~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[29]),
	.obar());
// synopsys translate_off
defparam \r1[29]~output .bus_hold = "false";
defparam \r1[29]~output .open_drain_output = "false";
defparam \r1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \r1[30]~output (
	.i(\r1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[30]),
	.obar());
// synopsys translate_off
defparam \r1[30]~output .bus_hold = "false";
defparam \r1[30]~output .open_drain_output = "false";
defparam \r1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \r1[31]~output (
	.i(\r1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[31]),
	.obar());
// synopsys translate_off
defparam \r1[31]~output .bus_hold = "false";
defparam \r1[31]~output .open_drain_output = "false";
defparam \r1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \r2[0]~output (
	.i(\r2~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[0]),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
defparam \r2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \r2[1]~output (
	.i(\r2~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[1]),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
defparam \r2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \r2[2]~output (
	.i(\r2~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[2]),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
defparam \r2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \r2[3]~output (
	.i(\r2~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[3]),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
defparam \r2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \r2[4]~output (
	.i(\r2~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[4]),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
defparam \r2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \r2[5]~output (
	.i(\r2~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[5]),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
defparam \r2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \r2[6]~output (
	.i(\r2~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[6]),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
defparam \r2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \r2[7]~output (
	.i(\r2~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[7]),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
defparam \r2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \r2[8]~output (
	.i(\r2~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[8]),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
defparam \r2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \r2[9]~output (
	.i(\r2~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[9]),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
defparam \r2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \r2[10]~output (
	.i(\r2~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[10]),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
defparam \r2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \r2[11]~output (
	.i(\r2~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[11]),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
defparam \r2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \r2[12]~output (
	.i(\r2~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[12]),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
defparam \r2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \r2[13]~output (
	.i(\r2~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[13]),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
defparam \r2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \r2[14]~output (
	.i(\r2~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[14]),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
defparam \r2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \r2[15]~output (
	.i(\r2~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[15]),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
defparam \r2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \r2[16]~output (
	.i(\r2~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[16]),
	.obar());
// synopsys translate_off
defparam \r2[16]~output .bus_hold = "false";
defparam \r2[16]~output .open_drain_output = "false";
defparam \r2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \r2[17]~output (
	.i(\r2~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[17]),
	.obar());
// synopsys translate_off
defparam \r2[17]~output .bus_hold = "false";
defparam \r2[17]~output .open_drain_output = "false";
defparam \r2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \r2[18]~output (
	.i(\r2~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[18]),
	.obar());
// synopsys translate_off
defparam \r2[18]~output .bus_hold = "false";
defparam \r2[18]~output .open_drain_output = "false";
defparam \r2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \r2[19]~output (
	.i(\r2~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[19]),
	.obar());
// synopsys translate_off
defparam \r2[19]~output .bus_hold = "false";
defparam \r2[19]~output .open_drain_output = "false";
defparam \r2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \r2[20]~output (
	.i(\r2~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[20]),
	.obar());
// synopsys translate_off
defparam \r2[20]~output .bus_hold = "false";
defparam \r2[20]~output .open_drain_output = "false";
defparam \r2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \r2[21]~output (
	.i(\r2~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[21]),
	.obar());
// synopsys translate_off
defparam \r2[21]~output .bus_hold = "false";
defparam \r2[21]~output .open_drain_output = "false";
defparam \r2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \r2[22]~output (
	.i(\r2~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[22]),
	.obar());
// synopsys translate_off
defparam \r2[22]~output .bus_hold = "false";
defparam \r2[22]~output .open_drain_output = "false";
defparam \r2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \r2[23]~output (
	.i(\r2~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[23]),
	.obar());
// synopsys translate_off
defparam \r2[23]~output .bus_hold = "false";
defparam \r2[23]~output .open_drain_output = "false";
defparam \r2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \r2[24]~output (
	.i(\r2~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[24]),
	.obar());
// synopsys translate_off
defparam \r2[24]~output .bus_hold = "false";
defparam \r2[24]~output .open_drain_output = "false";
defparam \r2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \r2[25]~output (
	.i(\r2~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[25]),
	.obar());
// synopsys translate_off
defparam \r2[25]~output .bus_hold = "false";
defparam \r2[25]~output .open_drain_output = "false";
defparam \r2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \r2[26]~output (
	.i(\r2~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[26]),
	.obar());
// synopsys translate_off
defparam \r2[26]~output .bus_hold = "false";
defparam \r2[26]~output .open_drain_output = "false";
defparam \r2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \r2[27]~output (
	.i(\r2~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[27]),
	.obar());
// synopsys translate_off
defparam \r2[27]~output .bus_hold = "false";
defparam \r2[27]~output .open_drain_output = "false";
defparam \r2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \r2[28]~output (
	.i(\r2~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[28]),
	.obar());
// synopsys translate_off
defparam \r2[28]~output .bus_hold = "false";
defparam \r2[28]~output .open_drain_output = "false";
defparam \r2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \r2[29]~output (
	.i(\r2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[29]),
	.obar());
// synopsys translate_off
defparam \r2[29]~output .bus_hold = "false";
defparam \r2[29]~output .open_drain_output = "false";
defparam \r2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \r2[30]~output (
	.i(\r2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[30]),
	.obar());
// synopsys translate_off
defparam \r2[30]~output .bus_hold = "false";
defparam \r2[30]~output .open_drain_output = "false";
defparam \r2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \r2[31]~output (
	.i(\r2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[31]),
	.obar());
// synopsys translate_off
defparam \r2[31]~output .bus_hold = "false";
defparam \r2[31]~output .open_drain_output = "false";
defparam \r2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \datain[0]~input (
	.i(datain[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[0]~input_o ));
// synopsys translate_off
defparam \datain[0]~input .bus_hold = "false";
defparam \datain[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \s_XREG~1030feeder (
// Equation(s):
// \s_XREG~1030feeder_combout  = ( \datain[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1030feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1030feeder .extended_lut = "off";
defparam \s_XREG~1030feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1030feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \w_address[0]~input (
	.i(w_address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_address[0]~input_o ));
// synopsys translate_off
defparam \w_address[0]~input .bus_hold = "false";
defparam \w_address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \w_address[4]~input (
	.i(w_address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_address[4]~input_o ));
// synopsys translate_off
defparam \w_address[4]~input .bus_hold = "false";
defparam \w_address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \w_address[3]~input (
	.i(w_address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_address[3]~input_o ));
// synopsys translate_off
defparam \w_address[3]~input .bus_hold = "false";
defparam \w_address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \w_address[2]~input (
	.i(w_address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_address[2]~input_o ));
// synopsys translate_off
defparam \w_address[2]~input .bus_hold = "false";
defparam \w_address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \w_address[1]~input (
	.i(w_address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_address[1]~input_o ));
// synopsys translate_off
defparam \w_address[1]~input .bus_hold = "false";
defparam \w_address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N57
cyclonev_lcell_comb \s_XREG~2934 (
// Equation(s):
// \s_XREG~2934_combout  = ( \w_address[2]~input_o  & ( \w_address[1]~input_o  & ( (\w_address[0]~input_o  & (\w_address[4]~input_o  & (\we~input_o  & \w_address[3]~input_o ))) ) ) )

	.dataa(!\w_address[0]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\we~input_o ),
	.datad(!\w_address[3]~input_o ),
	.datae(!\w_address[2]~input_o ),
	.dataf(!\w_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2934_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2934 .extended_lut = "off";
defparam \s_XREG~2934 .lut_mask = 64'h0000000000000001;
defparam \s_XREG~2934 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \s_XREG~1030 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1030feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1030 .is_wysiwyg = "true";
defparam \s_XREG~1030 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N21
cyclonev_lcell_comb \s_XREG~966feeder (
// Equation(s):
// \s_XREG~966feeder_combout  = ( \datain[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~966feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~966feeder .extended_lut = "off";
defparam \s_XREG~966feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~966feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N21
cyclonev_lcell_comb \s_XREG~2933 (
// Equation(s):
// \s_XREG~2933_combout  = ( \w_address[2]~input_o  & ( !\w_address[1]~input_o  & ( (\w_address[0]~input_o  & (\w_address[4]~input_o  & (\we~input_o  & \w_address[3]~input_o ))) ) ) )

	.dataa(!\w_address[0]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\we~input_o ),
	.datad(!\w_address[3]~input_o ),
	.datae(!\w_address[2]~input_o ),
	.dataf(!\w_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2933_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2933 .extended_lut = "off";
defparam \s_XREG~2933 .lut_mask = 64'h0000000100000000;
defparam \s_XREG~2933 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N22
dffeas \s_XREG~966 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~966 .is_wysiwyg = "true";
defparam \s_XREG~966 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \s_XREG~2936 (
// Equation(s):
// \s_XREG~2936_combout  = ( \w_address[4]~input_o  & ( !\w_address[0]~input_o  & ( (\w_address[3]~input_o  & (\we~input_o  & (\w_address[1]~input_o  & \w_address[2]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\w_address[2]~input_o ),
	.datae(!\w_address[4]~input_o ),
	.dataf(!\w_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2936 .extended_lut = "off";
defparam \s_XREG~2936 .lut_mask = 64'h0000000100000000;
defparam \s_XREG~2936 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N20
dffeas \s_XREG~998 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~998 .is_wysiwyg = "true";
defparam \s_XREG~998 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \r1_address[2]~input (
	.i(r1_address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r1_address[2]~input_o ));
// synopsys translate_off
defparam \r1_address[2]~input .bus_hold = "false";
defparam \r1_address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \r1_address[1]~input (
	.i(r1_address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r1_address[1]~input_o ));
// synopsys translate_off
defparam \r1_address[1]~input .bus_hold = "false";
defparam \r1_address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \r1_address[0]~input (
	.i(r1_address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r1_address[0]~input_o ));
// synopsys translate_off
defparam \r1_address[0]~input .bus_hold = "false";
defparam \r1_address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \s_XREG~2948 (
// Equation(s):
// \s_XREG~2948_combout  = ( !\w_address[2]~input_o  & ( \w_address[4]~input_o  & ( (\we~input_o  & (!\w_address[0]~input_o  & (\w_address[1]~input_o  & \w_address[3]~input_o ))) ) ) )

	.dataa(!\we~input_o ),
	.datab(!\w_address[0]~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\w_address[3]~input_o ),
	.datae(!\w_address[2]~input_o ),
	.dataf(!\w_address[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2948 .extended_lut = "off";
defparam \s_XREG~2948 .lut_mask = 64'h0000000000040000;
defparam \s_XREG~2948 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N50
dffeas \s_XREG~870 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~870 .is_wysiwyg = "true";
defparam \s_XREG~870 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \s_XREG~2946 (
// Equation(s):
// \s_XREG~2946_combout  = ( \w_address[3]~input_o  & ( !\w_address[2]~input_o  & ( (\we~input_o  & (\w_address[4]~input_o  & (\w_address[0]~input_o  & \w_address[1]~input_o ))) ) ) )

	.dataa(!\we~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[0]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[3]~input_o ),
	.dataf(!\w_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2946_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2946 .extended_lut = "off";
defparam \s_XREG~2946 .lut_mask = 64'h0000000100000000;
defparam \s_XREG~2946 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N44
dffeas \s_XREG~902 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~902 .is_wysiwyg = "true";
defparam \s_XREG~902 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \s_XREG~838feeder (
// Equation(s):
// \s_XREG~838feeder_combout  = ( \datain[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~838feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~838feeder .extended_lut = "off";
defparam \s_XREG~838feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~838feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N51
cyclonev_lcell_comb \s_XREG~2945 (
// Equation(s):
// \s_XREG~2945_combout  = ( \w_address[0]~input_o  & ( !\w_address[2]~input_o  & ( (\w_address[3]~input_o  & (\w_address[4]~input_o  & (\we~input_o  & !\w_address[1]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\we~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[0]~input_o ),
	.dataf(!\w_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2945_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2945 .extended_lut = "off";
defparam \s_XREG~2945 .lut_mask = 64'h0000010000000000;
defparam \s_XREG~2945 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \s_XREG~838 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~838 .is_wysiwyg = "true";
defparam \s_XREG~838 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N18
cyclonev_lcell_comb \s_XREG~2947 (
// Equation(s):
// \s_XREG~2947_combout  = ( \w_address[4]~input_o  & ( !\w_address[0]~input_o  & ( (\we~input_o  & (!\w_address[2]~input_o  & (!\w_address[1]~input_o  & \w_address[3]~input_o ))) ) ) )

	.dataa(!\we~input_o ),
	.datab(!\w_address[2]~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\w_address[3]~input_o ),
	.datae(!\w_address[4]~input_o ),
	.dataf(!\w_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2947_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2947 .extended_lut = "off";
defparam \s_XREG~2947 .lut_mask = 64'h0000004000000000;
defparam \s_XREG~2947 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N8
dffeas \s_XREG~806 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~806 .is_wysiwyg = "true";
defparam \s_XREG~806 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \s_XREG~2095 (
// Equation(s):
// \s_XREG~2095_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~806_q )) # (\r1_address[0]~input_o  & (((\s_XREG~838_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~870_q )) # (\r1_address[0]~input_o  & (((\s_XREG~902_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~870_q ),
	.datad(!\s_XREG~902_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~838_q ),
	.datag(!\s_XREG~806_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2095 .extended_lut = "on";
defparam \s_XREG~2095 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2095 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \s_XREG~2935 (
// Equation(s):
// \s_XREG~2935_combout  = ( \w_address[2]~input_o  & ( !\w_address[0]~input_o  & ( (\w_address[3]~input_o  & (\w_address[4]~input_o  & (!\w_address[1]~input_o  & \we~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\we~input_o ),
	.datae(!\w_address[2]~input_o ),
	.dataf(!\w_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2935_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2935 .extended_lut = "off";
defparam \s_XREG~2935 .lut_mask = 64'h0000001000000000;
defparam \s_XREG~2935 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N32
dffeas \s_XREG~934 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~934 .is_wysiwyg = "true";
defparam \s_XREG~934 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N30
cyclonev_lcell_comb \s_XREG~1074 (
// Equation(s):
// \s_XREG~1074_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2095_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2095_combout  & ((\s_XREG~934_q ))) # (\s_XREG~2095_combout  & (\s_XREG~966_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2095_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2095_combout  & ((\s_XREG~998_q ))) # (\s_XREG~2095_combout  & (\s_XREG~1030_q ))))) ) )

	.dataa(!\s_XREG~1030_q ),
	.datab(!\s_XREG~966_q ),
	.datac(!\s_XREG~998_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2095_combout ),
	.datag(!\s_XREG~934_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1074 .extended_lut = "on";
defparam \s_XREG~1074 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1074 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \r1_address[4]~input (
	.i(r1_address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r1_address[4]~input_o ));
// synopsys translate_off
defparam \r1_address[4]~input .bus_hold = "false";
defparam \r1_address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \r1_address[3]~input (
	.i(r1_address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r1_address[3]~input_o ));
// synopsys translate_off
defparam \r1_address[3]~input .bus_hold = "false";
defparam \r1_address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\r1_address[4]~input_o  & ( !\r1_address[3]~input_o  & ( (!\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & !\r1_address[0]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\r1_address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \s_XREG~710feeder (
// Equation(s):
// \s_XREG~710feeder_combout  = ( \datain[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~710feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~710feeder .extended_lut = "off";
defparam \s_XREG~710feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~710feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \s_XREG~2929 (
// Equation(s):
// \s_XREG~2929_combout  = ( !\w_address[1]~input_o  & ( \w_address[0]~input_o  & ( (!\w_address[3]~input_o  & (\we~input_o  & (\w_address[4]~input_o  & \w_address[2]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[4]~input_o ),
	.datad(!\w_address[2]~input_o ),
	.datae(!\w_address[1]~input_o ),
	.dataf(!\w_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2929_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2929 .extended_lut = "off";
defparam \s_XREG~2929 .lut_mask = 64'h0000000000020000;
defparam \s_XREG~2929 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N44
dffeas \s_XREG~710 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~710 .is_wysiwyg = "true";
defparam \s_XREG~710 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N45
cyclonev_lcell_comb \s_XREG~2932 (
// Equation(s):
// \s_XREG~2932_combout  = ( !\w_address[0]~input_o  & ( \w_address[1]~input_o  & ( (!\w_address[3]~input_o  & (\we~input_o  & (\w_address[2]~input_o  & \w_address[4]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[2]~input_o ),
	.datad(!\w_address[4]~input_o ),
	.datae(!\w_address[0]~input_o ),
	.dataf(!\w_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2932 .extended_lut = "off";
defparam \s_XREG~2932 .lut_mask = 64'h0000000000020000;
defparam \s_XREG~2932 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N26
dffeas \s_XREG~742 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~742 .is_wysiwyg = "true";
defparam \s_XREG~742 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N30
cyclonev_lcell_comb \s_XREG~2930 (
// Equation(s):
// \s_XREG~2930_combout  = ( \w_address[2]~input_o  & ( !\w_address[3]~input_o  & ( (\we~input_o  & (\w_address[4]~input_o  & (\w_address[1]~input_o  & \w_address[0]~input_o ))) ) ) )

	.dataa(!\we~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\w_address[0]~input_o ),
	.datae(!\w_address[2]~input_o ),
	.dataf(!\w_address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2930_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2930 .extended_lut = "off";
defparam \s_XREG~2930 .lut_mask = 64'h0000000100000000;
defparam \s_XREG~2930 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N19
dffeas \s_XREG~774 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~774 .is_wysiwyg = "true";
defparam \s_XREG~774 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \s_XREG~582feeder (
// Equation(s):
// \s_XREG~582feeder_combout  = \datain[0]~input_o 

	.dataa(gnd),
	.datab(!\datain[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~582feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~582feeder .extended_lut = "off";
defparam \s_XREG~582feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~582feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \s_XREG~2941 (
// Equation(s):
// \s_XREG~2941_combout  = ( !\w_address[1]~input_o  & ( \w_address[0]~input_o  & ( (!\w_address[2]~input_o  & (\w_address[4]~input_o  & (\we~input_o  & !\w_address[3]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\we~input_o ),
	.datad(!\w_address[3]~input_o ),
	.datae(!\w_address[1]~input_o ),
	.dataf(!\w_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2941_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2941 .extended_lut = "off";
defparam \s_XREG~2941 .lut_mask = 64'h0000000002000000;
defparam \s_XREG~2941 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N19
dffeas \s_XREG~582 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~582feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~582 .is_wysiwyg = "true";
defparam \s_XREG~582 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N27
cyclonev_lcell_comb \s_XREG~2944 (
// Equation(s):
// \s_XREG~2944_combout  = ( !\w_address[0]~input_o  & ( \w_address[1]~input_o  & ( (!\w_address[2]~input_o  & (\w_address[4]~input_o  & (!\w_address[3]~input_o  & \we~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[3]~input_o ),
	.datad(!\we~input_o ),
	.datae(!\w_address[0]~input_o ),
	.dataf(!\w_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2944 .extended_lut = "off";
defparam \s_XREG~2944 .lut_mask = 64'h0000000000200000;
defparam \s_XREG~2944 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N56
dffeas \s_XREG~614 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~614 .is_wysiwyg = "true";
defparam \s_XREG~614 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \s_XREG~646feeder (
// Equation(s):
// \s_XREG~646feeder_combout  = \datain[0]~input_o 

	.dataa(gnd),
	.datab(!\datain[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~646feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~646feeder .extended_lut = "off";
defparam \s_XREG~646feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~646feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N57
cyclonev_lcell_comb \s_XREG~2942 (
// Equation(s):
// \s_XREG~2942_combout  = ( \w_address[4]~input_o  & ( !\w_address[3]~input_o  & ( (!\w_address[2]~input_o  & (\we~input_o  & (\w_address[1]~input_o  & \w_address[0]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\w_address[0]~input_o ),
	.datae(!\w_address[4]~input_o ),
	.dataf(!\w_address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2942_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2942 .extended_lut = "off";
defparam \s_XREG~2942 .lut_mask = 64'h0000000200000000;
defparam \s_XREG~2942 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N20
dffeas \s_XREG~646 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~646 .is_wysiwyg = "true";
defparam \s_XREG~646 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \s_XREG~2943 (
// Equation(s):
// \s_XREG~2943_combout  = ( \we~input_o  & ( !\w_address[2]~input_o  & ( (!\w_address[1]~input_o  & (\w_address[4]~input_o  & (!\w_address[0]~input_o  & !\w_address[3]~input_o ))) ) ) )

	.dataa(!\w_address[1]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[0]~input_o ),
	.datad(!\w_address[3]~input_o ),
	.datae(!\we~input_o ),
	.dataf(!\w_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2943_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2943 .extended_lut = "off";
defparam \s_XREG~2943 .lut_mask = 64'h0000200000000000;
defparam \s_XREG~2943 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N32
dffeas \s_XREG~550 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~550 .is_wysiwyg = "true";
defparam \s_XREG~550 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N30
cyclonev_lcell_comb \s_XREG~2091 (
// Equation(s):
// \s_XREG~2091_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~550_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~582_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~614_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\s_XREG~646_q ) # (\r1_address[2]~input_o ))))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~582_q ),
	.datac(!\s_XREG~614_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~646_q ),
	.datag(!\s_XREG~550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2091 .extended_lut = "on";
defparam \s_XREG~2091 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2091 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \s_XREG~2931 (
// Equation(s):
// \s_XREG~2931_combout  = ( \w_address[4]~input_o  & ( !\w_address[3]~input_o  & ( (\w_address[2]~input_o  & (\we~input_o  & (!\w_address[1]~input_o  & !\w_address[0]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\w_address[0]~input_o ),
	.datae(!\w_address[4]~input_o ),
	.dataf(!\w_address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2931_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2931 .extended_lut = "off";
defparam \s_XREG~2931 .lut_mask = 64'h0000100000000000;
defparam \s_XREG~2931 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N2
dffeas \s_XREG~678 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~678 .is_wysiwyg = "true";
defparam \s_XREG~678 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \s_XREG~1070 (
// Equation(s):
// \s_XREG~1070_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2091_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2091_combout  & ((\s_XREG~678_q ))) # (\s_XREG~2091_combout  & (\s_XREG~710_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2091_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2091_combout  & (\s_XREG~742_q )) # (\s_XREG~2091_combout  & ((\s_XREG~774_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~710_q ),
	.datac(!\s_XREG~742_q ),
	.datad(!\s_XREG~774_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2091_combout ),
	.datag(!\s_XREG~678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1070 .extended_lut = "on";
defparam \s_XREG~1070 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \s_XREG~518feeder (
// Equation(s):
// \s_XREG~518feeder_combout  = ( \datain[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~518feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~518feeder .extended_lut = "off";
defparam \s_XREG~518feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~518feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N33
cyclonev_lcell_comb \s_XREG~2926 (
// Equation(s):
// \s_XREG~2926_combout  = ( \w_address[0]~input_o  & ( !\w_address[4]~input_o  & ( (\w_address[3]~input_o  & (\we~input_o  & (\w_address[2]~input_o  & \w_address[1]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[2]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[0]~input_o ),
	.dataf(!\w_address[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2926_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2926 .extended_lut = "off";
defparam \s_XREG~2926 .lut_mask = 64'h0000000100000000;
defparam \s_XREG~2926 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N38
dffeas \s_XREG~518 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~518 .is_wysiwyg = "true";
defparam \s_XREG~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N57
cyclonev_lcell_comb \s_XREG~2928 (
// Equation(s):
// \s_XREG~2928_combout  = ( !\w_address[4]~input_o  & ( \w_address[2]~input_o  & ( (\we~input_o  & (!\w_address[0]~input_o  & (\w_address[3]~input_o  & \w_address[1]~input_o ))) ) ) )

	.dataa(!\we~input_o ),
	.datab(!\w_address[0]~input_o ),
	.datac(!\w_address[3]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[4]~input_o ),
	.dataf(!\w_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2928 .extended_lut = "off";
defparam \s_XREG~2928 .lut_mask = 64'h0000000000040000;
defparam \s_XREG~2928 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N56
dffeas \s_XREG~486 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~486 .is_wysiwyg = "true";
defparam \s_XREG~486 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \s_XREG~2938 (
// Equation(s):
// \s_XREG~2938_combout  = ( \w_address[3]~input_o  & ( !\w_address[4]~input_o  & ( (!\w_address[2]~input_o  & (\we~input_o  & (\w_address[0]~input_o  & \w_address[1]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[0]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[3]~input_o ),
	.dataf(!\w_address[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2938_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2938 .extended_lut = "off";
defparam \s_XREG~2938 .lut_mask = 64'h0000000200000000;
defparam \s_XREG~2938 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N52
dffeas \s_XREG~390 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~390 .is_wysiwyg = "true";
defparam \s_XREG~390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \s_XREG~2940 (
// Equation(s):
// \s_XREG~2940_combout  = ( \we~input_o  & ( \w_address[1]~input_o  & ( (!\w_address[0]~input_o  & (!\w_address[4]~input_o  & (!\w_address[2]~input_o  & \w_address[3]~input_o ))) ) ) )

	.dataa(!\w_address[0]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[2]~input_o ),
	.datad(!\w_address[3]~input_o ),
	.datae(!\we~input_o ),
	.dataf(!\w_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2940 .extended_lut = "off";
defparam \s_XREG~2940 .lut_mask = 64'h0000000000000080;
defparam \s_XREG~2940 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N56
dffeas \s_XREG~358 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~358 .is_wysiwyg = "true";
defparam \s_XREG~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \s_XREG~326feeder (
// Equation(s):
// \s_XREG~326feeder_combout  = \datain[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~326feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~326feeder .extended_lut = "off";
defparam \s_XREG~326feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~326feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N21
cyclonev_lcell_comb \s_XREG~2937 (
// Equation(s):
// \s_XREG~2937_combout  = ( \w_address[0]~input_o  & ( !\w_address[4]~input_o  & ( (\we~input_o  & (!\w_address[2]~input_o  & (\w_address[3]~input_o  & !\w_address[1]~input_o ))) ) ) )

	.dataa(!\we~input_o ),
	.datab(!\w_address[2]~input_o ),
	.datac(!\w_address[3]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[0]~input_o ),
	.dataf(!\w_address[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2937_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2937 .extended_lut = "off";
defparam \s_XREG~2937 .lut_mask = 64'h0000040000000000;
defparam \s_XREG~2937 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N20
dffeas \s_XREG~326 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~326 .is_wysiwyg = "true";
defparam \s_XREG~326 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N27
cyclonev_lcell_comb \s_XREG~2939 (
// Equation(s):
// \s_XREG~2939_combout  = ( !\w_address[1]~input_o  & ( \w_address[3]~input_o  & ( (!\w_address[2]~input_o  & (\we~input_o  & (!\w_address[4]~input_o  & !\w_address[0]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[4]~input_o ),
	.datad(!\w_address[0]~input_o ),
	.datae(!\w_address[1]~input_o ),
	.dataf(!\w_address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2939_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2939 .extended_lut = "off";
defparam \s_XREG~2939 .lut_mask = 64'h0000000020000000;
defparam \s_XREG~2939 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N2
dffeas \s_XREG~294 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~294 .is_wysiwyg = "true";
defparam \s_XREG~294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \s_XREG~2087 (
// Equation(s):
// \s_XREG~2087_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~294_q  & (!\r1_address[2]~input_o ))) # (\r1_address[0]~input_o  & (((\s_XREG~326_q ) # (\r1_address[2]~input_o ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~358_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~390_q ))) ) )

	.dataa(!\s_XREG~390_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~358_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~326_q ),
	.datag(!\s_XREG~294_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2087 .extended_lut = "on";
defparam \s_XREG~2087 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2087 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \s_XREG~454feeder (
// Equation(s):
// \s_XREG~454feeder_combout  = \datain[0]~input_o 

	.dataa(gnd),
	.datab(!\datain[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~454feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~454feeder .extended_lut = "off";
defparam \s_XREG~454feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~454feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N39
cyclonev_lcell_comb \s_XREG~2925 (
// Equation(s):
// \s_XREG~2925_combout  = ( !\w_address[1]~input_o  & ( \w_address[3]~input_o  & ( (\w_address[2]~input_o  & (\we~input_o  & (!\w_address[4]~input_o  & \w_address[0]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[4]~input_o ),
	.datad(!\w_address[0]~input_o ),
	.datae(!\w_address[1]~input_o ),
	.dataf(!\w_address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2925_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2925 .extended_lut = "off";
defparam \s_XREG~2925 .lut_mask = 64'h0000000000100000;
defparam \s_XREG~2925 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N37
dffeas \s_XREG~454 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~454feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~454 .is_wysiwyg = "true";
defparam \s_XREG~454 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \s_XREG~2927 (
// Equation(s):
// \s_XREG~2927_combout  = ( \w_address[3]~input_o  & ( !\w_address[4]~input_o  & ( (\w_address[2]~input_o  & (\we~input_o  & (!\w_address[0]~input_o  & !\w_address[1]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[0]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[3]~input_o ),
	.dataf(!\w_address[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2927_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2927 .extended_lut = "off";
defparam \s_XREG~2927 .lut_mask = 64'h0000100000000000;
defparam \s_XREG~2927 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N32
dffeas \s_XREG~422 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~422 .is_wysiwyg = "true";
defparam \s_XREG~422 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \s_XREG~1066 (
// Equation(s):
// \s_XREG~1066_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2087_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2087_combout  & (\s_XREG~422_q )) # (\s_XREG~2087_combout  & ((\s_XREG~454_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2087_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2087_combout  & (((\s_XREG~486_q )))) # (\s_XREG~2087_combout  & (\s_XREG~518_q )))) ) )

	.dataa(!\s_XREG~518_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~486_q ),
	.datad(!\s_XREG~2087_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~454_q ),
	.datag(!\s_XREG~422_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1066 .extended_lut = "on";
defparam \s_XREG~1066 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \s_XREG~2918 (
// Equation(s):
// \s_XREG~2918_combout  = ( \we~input_o  & ( !\w_address[3]~input_o  & ( (\w_address[0]~input_o  & (!\w_address[4]~input_o  & (\w_address[2]~input_o  & !\w_address[1]~input_o ))) ) ) )

	.dataa(!\w_address[0]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[2]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\we~input_o ),
	.dataf(!\w_address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2918_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2918 .extended_lut = "off";
defparam \s_XREG~2918 .lut_mask = 64'h0000040000000000;
defparam \s_XREG~2918 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N56
dffeas \s_XREG~198 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~198 .is_wysiwyg = "true";
defparam \s_XREG~198 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \s_XREG~262feeder (
// Equation(s):
// \s_XREG~262feeder_combout  = \datain[0]~input_o 

	.dataa(gnd),
	.datab(!\datain[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~262feeder .extended_lut = "off";
defparam \s_XREG~262feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \s_XREG~2919 (
// Equation(s):
// \s_XREG~2919_combout  = ( !\w_address[3]~input_o  & ( \w_address[1]~input_o  & ( (\w_address[2]~input_o  & (\we~input_o  & (\w_address[0]~input_o  & !\w_address[4]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[0]~input_o ),
	.datad(!\w_address[4]~input_o ),
	.datae(!\w_address[3]~input_o ),
	.dataf(!\w_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2919 .extended_lut = "off";
defparam \s_XREG~2919 .lut_mask = 64'h0000000001000000;
defparam \s_XREG~2919 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N31
dffeas \s_XREG~262 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~262 .is_wysiwyg = "true";
defparam \s_XREG~262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N21
cyclonev_lcell_comb \s_XREG~2924 (
// Equation(s):
// \s_XREG~2924_combout  = ( !\w_address[0]~input_o  & ( \w_address[2]~input_o  & ( (!\w_address[3]~input_o  & (!\w_address[4]~input_o  & (\we~input_o  & \w_address[1]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\we~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[0]~input_o ),
	.dataf(!\w_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2924 .extended_lut = "off";
defparam \s_XREG~2924 .lut_mask = 64'h0000000000080000;
defparam \s_XREG~2924 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N2
dffeas \s_XREG~230 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~230 .is_wysiwyg = "true";
defparam \s_XREG~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N24
cyclonev_lcell_comb \s_XREG~2923 (
// Equation(s):
// \s_XREG~2923_combout  = ( !\w_address[3]~input_o  & ( \w_address[1]~input_o  & ( (!\w_address[2]~input_o  & (\we~input_o  & (!\w_address[0]~input_o  & !\w_address[4]~input_o ))) ) ) )

	.dataa(!\w_address[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[0]~input_o ),
	.datad(!\w_address[4]~input_o ),
	.datae(!\w_address[3]~input_o ),
	.dataf(!\w_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2923_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2923 .extended_lut = "off";
defparam \s_XREG~2923 .lut_mask = 64'h0000000020000000;
defparam \s_XREG~2923 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N26
dffeas \s_XREG~102 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~102 .is_wysiwyg = "true";
defparam \s_XREG~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \s_XREG~2922 (
// Equation(s):
// \s_XREG~2922_combout  = ( !\w_address[2]~input_o  & ( \w_address[0]~input_o  & ( (!\w_address[3]~input_o  & (!\w_address[4]~input_o  & (\w_address[1]~input_o  & \we~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\w_address[4]~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\we~input_o ),
	.datae(!\w_address[2]~input_o ),
	.dataf(!\w_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2922_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2922 .extended_lut = "off";
defparam \s_XREG~2922 .lut_mask = 64'h0000000000080000;
defparam \s_XREG~2922 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N19
dffeas \s_XREG~134 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~134 .is_wysiwyg = "true";
defparam \s_XREG~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \s_XREG~70feeder (
// Equation(s):
// \s_XREG~70feeder_combout  = ( \datain[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~70feeder .extended_lut = "off";
defparam \s_XREG~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N15
cyclonev_lcell_comb \s_XREG~2921 (
// Equation(s):
// \s_XREG~2921_combout  = ( \w_address[0]~input_o  & ( !\w_address[2]~input_o  & ( (!\w_address[3]~input_o  & (\we~input_o  & (!\w_address[4]~input_o  & !\w_address[1]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[4]~input_o ),
	.datad(!\w_address[1]~input_o ),
	.datae(!\w_address[0]~input_o ),
	.dataf(!\w_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2921_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2921 .extended_lut = "off";
defparam \s_XREG~2921 .lut_mask = 64'h0000200000000000;
defparam \s_XREG~2921 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N32
dffeas \s_XREG~70 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~70 .is_wysiwyg = "true";
defparam \s_XREG~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \s_XREG~2086 (
// Equation(s):
// \s_XREG~2086_combout  = ( \s_XREG~134_q  & ( \s_XREG~70_q  & ( ((!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & \s_XREG~102_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~134_q  & ( \s_XREG~70_q  & ( (!\r1_address[2]~input_o  & 
// ((!\r1_address[1]~input_o  & ((\r1_address[0]~input_o ))) # (\r1_address[1]~input_o  & (\s_XREG~102_q  & !\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~134_q  & ( !\s_XREG~70_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\r1_address[0]~input_o ) # (\s_XREG~102_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~134_q  & ( !\s_XREG~70_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & (\s_XREG~102_q  & !\r1_address[0]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~102_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~134_q ),
	.dataf(!\s_XREG~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2086 .extended_lut = "off";
defparam \s_XREG~2086 .lut_mask = 64'h0255027702DD02FF;
defparam \s_XREG~2086 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \s_XREG~2920 (
// Equation(s):
// \s_XREG~2920_combout  = ( \w_address[2]~input_o  & ( !\w_address[0]~input_o  & ( (!\w_address[3]~input_o  & (\we~input_o  & (!\w_address[1]~input_o  & !\w_address[4]~input_o ))) ) ) )

	.dataa(!\w_address[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\w_address[1]~input_o ),
	.datad(!\w_address[4]~input_o ),
	.datae(!\w_address[2]~input_o ),
	.dataf(!\w_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2920 .extended_lut = "off";
defparam \s_XREG~2920 .lut_mask = 64'h0000200000000000;
defparam \s_XREG~2920 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N2
dffeas \s_XREG~166 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~166 .is_wysiwyg = "true";
defparam \s_XREG~166 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \s_XREG~1062 (
// Equation(s):
// \s_XREG~1062_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2086_combout  & (((\s_XREG~166_q  & \r1_address[2]~input_o )))) # (\s_XREG~2086_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~198_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2086_combout  & (((\s_XREG~230_q  & \r1_address[2]~input_o )))) # (\s_XREG~2086_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~262_q )))) ) )

	.dataa(!\s_XREG~198_q ),
	.datab(!\s_XREG~262_q ),
	.datac(!\s_XREG~230_q ),
	.datad(!\s_XREG~2086_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1062 .extended_lut = "on";
defparam \s_XREG~1062 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1062 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \r1~124 (
// Equation(s):
// \r1~124_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1062_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1066_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// (((!\r1_address[3]~input_o  & ((\s_XREG~1070_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1074_combout ))))) ) )

	.dataa(!\s_XREG~1074_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1070_combout ),
	.datad(!\s_XREG~1066_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\r1_address[3]~input_o ),
	.datag(!\s_XREG~1062_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~124 .extended_lut = "on";
defparam \r1~124 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \r1~124 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \datain[1]~input (
	.i(datain[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[1]~input_o ));
// synopsys translate_off
defparam \datain[1]~input .bus_hold = "false";
defparam \datain[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y7_N23
dffeas \s_XREG~775 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~775 .is_wysiwyg = "true";
defparam \s_XREG~775 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \s_XREG~711feeder (
// Equation(s):
// \s_XREG~711feeder_combout  = ( \datain[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~711feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~711feeder .extended_lut = "off";
defparam \s_XREG~711feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~711feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N47
dffeas \s_XREG~711 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~711 .is_wysiwyg = "true";
defparam \s_XREG~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N32
dffeas \s_XREG~743 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~743 .is_wysiwyg = "true";
defparam \s_XREG~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N23
dffeas \s_XREG~647 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~647 .is_wysiwyg = "true";
defparam \s_XREG~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N2
dffeas \s_XREG~615 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~615 .is_wysiwyg = "true";
defparam \s_XREG~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N25
dffeas \s_XREG~583 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~583 .is_wysiwyg = "true";
defparam \s_XREG~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N38
dffeas \s_XREG~551 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~551 .is_wysiwyg = "true";
defparam \s_XREG~551 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N36
cyclonev_lcell_comb \s_XREG~2104 (
// Equation(s):
// \s_XREG~2104_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~551_q )) # (\r1_address[0]~input_o  & ((\s_XREG~583_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~615_q ))) # (\r1_address[0]~input_o  & (\s_XREG~647_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~647_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~615_q ),
	.datad(!\s_XREG~583_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2104 .extended_lut = "on";
defparam \s_XREG~2104 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N8
dffeas \s_XREG~679 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~679 .is_wysiwyg = "true";
defparam \s_XREG~679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \s_XREG~1086 (
// Equation(s):
// \s_XREG~1086_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2104_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2104_combout  & ((\s_XREG~679_q ))) # (\s_XREG~2104_combout  & (\s_XREG~711_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2104_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2104_combout  & ((\s_XREG~743_q ))) # (\s_XREG~2104_combout  & (\s_XREG~775_q ))))) ) )

	.dataa(!\s_XREG~775_q ),
	.datab(!\s_XREG~711_q ),
	.datac(!\s_XREG~743_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2104_combout ),
	.datag(!\s_XREG~679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1086 .extended_lut = "on";
defparam \s_XREG~1086 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1086 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N41
dffeas \s_XREG~1031 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1031 .is_wysiwyg = "true";
defparam \s_XREG~1031 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N56
dffeas \s_XREG~871 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~871 .is_wysiwyg = "true";
defparam \s_XREG~871 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \s_XREG~903feeder (
// Equation(s):
// \s_XREG~903feeder_combout  = ( \datain[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~903feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~903feeder .extended_lut = "off";
defparam \s_XREG~903feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~903feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \s_XREG~903 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~903 .is_wysiwyg = "true";
defparam \s_XREG~903 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \s_XREG~839feeder (
// Equation(s):
// \s_XREG~839feeder_combout  = \datain[1]~input_o 

	.dataa(gnd),
	.datab(!\datain[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~839feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~839feeder .extended_lut = "off";
defparam \s_XREG~839feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~839feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N50
dffeas \s_XREG~839 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~839 .is_wysiwyg = "true";
defparam \s_XREG~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \s_XREG~807 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~807 .is_wysiwyg = "true";
defparam \s_XREG~807 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \s_XREG~2108 (
// Equation(s):
// \s_XREG~2108_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~807_q )) # (\r1_address[0]~input_o  & (((\s_XREG~839_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~871_q )) # (\r1_address[0]~input_o  & (((\s_XREG~903_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~871_q ),
	.datad(!\s_XREG~903_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~839_q ),
	.datag(!\s_XREG~807_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2108 .extended_lut = "on";
defparam \s_XREG~2108 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N50
dffeas \s_XREG~999 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~999 .is_wysiwyg = "true";
defparam \s_XREG~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N26
dffeas \s_XREG~967 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~967 .is_wysiwyg = "true";
defparam \s_XREG~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N32
dffeas \s_XREG~935 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~935 .is_wysiwyg = "true";
defparam \s_XREG~935 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \s_XREG~1090 (
// Equation(s):
// \s_XREG~1090_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2108_combout  & (\s_XREG~935_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2108_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~967_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2108_combout  & (((\s_XREG~999_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2108_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~1031_q ))) ) )

	.dataa(!\s_XREG~1031_q ),
	.datab(!\s_XREG~2108_combout ),
	.datac(!\s_XREG~999_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~967_q ),
	.datag(!\s_XREG~935_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1090 .extended_lut = "on";
defparam \s_XREG~1090 .lut_mask = 64'h330C331D333F331D;
defparam \s_XREG~1090 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N26
dffeas \s_XREG~327 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~327 .is_wysiwyg = "true";
defparam \s_XREG~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N32
dffeas \s_XREG~359 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~359 .is_wysiwyg = "true";
defparam \s_XREG~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N25
dffeas \s_XREG~391 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~391 .is_wysiwyg = "true";
defparam \s_XREG~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N8
dffeas \s_XREG~295 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~295 .is_wysiwyg = "true";
defparam \s_XREG~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \s_XREG~2100 (
// Equation(s):
// \s_XREG~2100_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~295_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~327_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (\s_XREG~359_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~391_q ))))) ) )

	.dataa(!\s_XREG~327_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~359_q ),
	.datad(!\s_XREG~391_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~295_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2100 .extended_lut = "on";
defparam \s_XREG~2100 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N2
dffeas \s_XREG~487 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~487 .is_wysiwyg = "true";
defparam \s_XREG~487 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \s_XREG~455feeder (
// Equation(s):
// \s_XREG~455feeder_combout  = \datain[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~455feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~455feeder .extended_lut = "off";
defparam \s_XREG~455feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~455feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N41
dffeas \s_XREG~455 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~455 .is_wysiwyg = "true";
defparam \s_XREG~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N25
dffeas \s_XREG~519 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~519 .is_wysiwyg = "true";
defparam \s_XREG~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N8
dffeas \s_XREG~423 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~423 .is_wysiwyg = "true";
defparam \s_XREG~423 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \s_XREG~1082 (
// Equation(s):
// \s_XREG~1082_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2100_combout  & (\r1_address[2]~input_o  & (\s_XREG~423_q ))) # (\s_XREG~2100_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~455_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2100_combout  & (\r1_address[2]~input_o  & (\s_XREG~487_q ))) # (\s_XREG~2100_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~519_q ))))) ) )

	.dataa(!\s_XREG~2100_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~487_q ),
	.datad(!\s_XREG~455_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~519_q ),
	.datag(!\s_XREG~423_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1082 .extended_lut = "on";
defparam \s_XREG~1082 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1082 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \s_XREG~263 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~263 .is_wysiwyg = "true";
defparam \s_XREG~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N8
dffeas \s_XREG~231 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~231 .is_wysiwyg = "true";
defparam \s_XREG~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \s_XREG~199 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~199 .is_wysiwyg = "true";
defparam \s_XREG~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N38
dffeas \s_XREG~103 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~103 .is_wysiwyg = "true";
defparam \s_XREG~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \s_XREG~71feeder (
// Equation(s):
// \s_XREG~71feeder_combout  = ( \datain[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~71feeder .extended_lut = "off";
defparam \s_XREG~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \s_XREG~71 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~71 .is_wysiwyg = "true";
defparam \s_XREG~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N32
dffeas \s_XREG~135 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~135 .is_wysiwyg = "true";
defparam \s_XREG~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \s_XREG~2099 (
// Equation(s):
// \s_XREG~2099_combout  = ( \s_XREG~135_q  & ( \r1_address[2]~input_o  & ( \r1_address[0]~input_o  ) ) ) # ( !\s_XREG~135_q  & ( \r1_address[2]~input_o  & ( \r1_address[0]~input_o  ) ) ) # ( \s_XREG~135_q  & ( !\r1_address[2]~input_o  & ( 
// (!\r1_address[1]~input_o  & (((\s_XREG~71_q  & \r1_address[0]~input_o )))) # (\r1_address[1]~input_o  & (((\r1_address[0]~input_o )) # (\s_XREG~103_q ))) ) ) ) # ( !\s_XREG~135_q  & ( !\r1_address[2]~input_o  & ( (!\r1_address[1]~input_o  & 
// (((\s_XREG~71_q  & \r1_address[0]~input_o )))) # (\r1_address[1]~input_o  & (\s_XREG~103_q  & ((!\r1_address[0]~input_o )))) ) ) )

	.dataa(!\s_XREG~103_q ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~71_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~135_q ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2099 .extended_lut = "off";
defparam \s_XREG~2099 .lut_mask = 64'h110C113F00FF00FF;
defparam \s_XREG~2099 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N38
dffeas \s_XREG~167 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~167 .is_wysiwyg = "true";
defparam \s_XREG~167 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \s_XREG~1078 (
// Equation(s):
// \s_XREG~1078_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2099_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2099_combout  & (\s_XREG~167_q )) # (\s_XREG~2099_combout  & ((\s_XREG~199_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2099_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2099_combout  & ((\s_XREG~231_q ))) # (\s_XREG~2099_combout  & (\s_XREG~263_q ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~263_q ),
	.datac(!\s_XREG~231_q ),
	.datad(!\s_XREG~199_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2099_combout ),
	.datag(!\s_XREG~167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1078 .extended_lut = "on";
defparam \s_XREG~1078 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1078 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \r1~120 (
// Equation(s):
// \r1~120_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1078_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1082_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1086_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1090_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\r1_address[3]~input_o ),
	.datac(!\s_XREG~1086_combout ),
	.datad(!\s_XREG~1090_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1082_combout ),
	.datag(!\s_XREG~1078_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~120 .extended_lut = "on";
defparam \r1~120 .lut_mask = 64'h0808082A2A2A082A;
defparam \r1~120 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \datain[2]~input (
	.i(datain[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[2]~input_o ));
// synopsys translate_off
defparam \datain[2]~input .bus_hold = "false";
defparam \datain[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N21
cyclonev_lcell_comb \s_XREG~776feeder (
// Equation(s):
// \s_XREG~776feeder_combout  = \datain[2]~input_o 

	.dataa(!\datain[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~776feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~776feeder .extended_lut = "off";
defparam \s_XREG~776feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~776feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N22
dffeas \s_XREG~776 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~776 .is_wysiwyg = "true";
defparam \s_XREG~776 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N56
dffeas \s_XREG~744 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~744 .is_wysiwyg = "true";
defparam \s_XREG~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N31
dffeas \s_XREG~712 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~712 .is_wysiwyg = "true";
defparam \s_XREG~712 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N21
cyclonev_lcell_comb \s_XREG~648feeder (
// Equation(s):
// \s_XREG~648feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~648feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~648feeder .extended_lut = "off";
defparam \s_XREG~648feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~648feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N22
dffeas \s_XREG~648 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~648 .is_wysiwyg = "true";
defparam \s_XREG~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N56
dffeas \s_XREG~616 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~616 .is_wysiwyg = "true";
defparam \s_XREG~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N28
dffeas \s_XREG~584 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~584 .is_wysiwyg = "true";
defparam \s_XREG~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N2
dffeas \s_XREG~552 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~552 .is_wysiwyg = "true";
defparam \s_XREG~552 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \s_XREG~2117 (
// Equation(s):
// \s_XREG~2117_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & (\s_XREG~552_q )) # (\r1_address[0]~input_o  & ((\s_XREG~584_q )))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~616_q ))) # (\r1_address[0]~input_o  & (\s_XREG~648_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~648_q ),
	.datac(!\s_XREG~616_q ),
	.datad(!\s_XREG~584_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2117 .extended_lut = "on";
defparam \s_XREG~2117 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \s_XREG~2117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N32
dffeas \s_XREG~680 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~680 .is_wysiwyg = "true";
defparam \s_XREG~680 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \s_XREG~1102 (
// Equation(s):
// \s_XREG~1102_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2117_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2117_combout  & (\s_XREG~680_q )) # (\s_XREG~2117_combout  & ((\s_XREG~712_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2117_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2117_combout  & ((\s_XREG~744_q ))) # (\s_XREG~2117_combout  & (\s_XREG~776_q ))))) ) )

	.dataa(!\s_XREG~776_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~744_q ),
	.datad(!\s_XREG~712_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2117_combout ),
	.datag(!\s_XREG~680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1102 .extended_lut = "on";
defparam \s_XREG~1102 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N27
cyclonev_lcell_comb \s_XREG~968feeder (
// Equation(s):
// \s_XREG~968feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~968feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~968feeder .extended_lut = "off";
defparam \s_XREG~968feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~968feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N29
dffeas \s_XREG~968 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~968 .is_wysiwyg = "true";
defparam \s_XREG~968 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N27
cyclonev_lcell_comb \s_XREG~840feeder (
// Equation(s):
// \s_XREG~840feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~840feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~840feeder .extended_lut = "off";
defparam \s_XREG~840feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~840feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N29
dffeas \s_XREG~840 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~840 .is_wysiwyg = "true";
defparam \s_XREG~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N32
dffeas \s_XREG~872 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~872 .is_wysiwyg = "true";
defparam \s_XREG~872 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \s_XREG~904feeder (
// Equation(s):
// \s_XREG~904feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~904feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~904feeder .extended_lut = "off";
defparam \s_XREG~904feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~904feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N29
dffeas \s_XREG~904 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~904 .is_wysiwyg = "true";
defparam \s_XREG~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N38
dffeas \s_XREG~808 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~808 .is_wysiwyg = "true";
defparam \s_XREG~808 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \s_XREG~2121 (
// Equation(s):
// \s_XREG~2121_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~808_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~840_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (\s_XREG~872_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~904_q ))))) ) )

	.dataa(!\s_XREG~840_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~872_q ),
	.datad(!\s_XREG~904_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~808_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2121 .extended_lut = "on";
defparam \s_XREG~2121 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N20
dffeas \s_XREG~1000 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1000 .is_wysiwyg = "true";
defparam \s_XREG~1000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \s_XREG~1032feeder (
// Equation(s):
// \s_XREG~1032feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1032feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1032feeder .extended_lut = "off";
defparam \s_XREG~1032feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1032feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N37
dffeas \s_XREG~1032 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1032 .is_wysiwyg = "true";
defparam \s_XREG~1032 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N32
dffeas \s_XREG~936 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~936 .is_wysiwyg = "true";
defparam \s_XREG~936 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \s_XREG~1106 (
// Equation(s):
// \s_XREG~1106_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2121_combout  & (((\s_XREG~936_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2121_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~968_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2121_combout  & (\s_XREG~1000_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2121_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~1032_q ))))) ) )

	.dataa(!\s_XREG~968_q ),
	.datab(!\s_XREG~2121_combout ),
	.datac(!\s_XREG~1000_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1032_q ),
	.datag(!\s_XREG~936_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1106 .extended_lut = "on";
defparam \s_XREG~1106 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N56
dffeas \s_XREG~360 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~360 .is_wysiwyg = "true";
defparam \s_XREG~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N22
dffeas \s_XREG~328 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~328 .is_wysiwyg = "true";
defparam \s_XREG~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \s_XREG~392feeder (
// Equation(s):
// \s_XREG~392feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~392feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~392feeder .extended_lut = "off";
defparam \s_XREG~392feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~392feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N19
dffeas \s_XREG~392 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~392 .is_wysiwyg = "true";
defparam \s_XREG~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas \s_XREG~296 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~296 .is_wysiwyg = "true";
defparam \s_XREG~296 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \s_XREG~2113 (
// Equation(s):
// \s_XREG~2113_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~296_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~328_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~360_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~392_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~360_q ),
	.datad(!\s_XREG~328_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~392_q ),
	.datag(!\s_XREG~296_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2113 .extended_lut = "on";
defparam \s_XREG~2113 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N50
dffeas \s_XREG~488 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~488 .is_wysiwyg = "true";
defparam \s_XREG~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N4
dffeas \s_XREG~456 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~456 .is_wysiwyg = "true";
defparam \s_XREG~456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N45
cyclonev_lcell_comb \s_XREG~520feeder (
// Equation(s):
// \s_XREG~520feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~520feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~520feeder .extended_lut = "off";
defparam \s_XREG~520feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~520feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N47
dffeas \s_XREG~520 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~520 .is_wysiwyg = "true";
defparam \s_XREG~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N32
dffeas \s_XREG~424 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~424 .is_wysiwyg = "true";
defparam \s_XREG~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \s_XREG~1098 (
// Equation(s):
// \s_XREG~1098_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2113_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2113_combout  & (\s_XREG~424_q )) # (\s_XREG~2113_combout  & (((\s_XREG~456_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2113_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2113_combout  & (\s_XREG~488_q )) # (\s_XREG~2113_combout  & (((\s_XREG~520_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2113_combout ),
	.datac(!\s_XREG~488_q ),
	.datad(!\s_XREG~456_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~520_q ),
	.datag(!\s_XREG~424_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1098 .extended_lut = "on";
defparam \s_XREG~1098 .lut_mask = 64'h2637262626373737;
defparam \s_XREG~1098 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \s_XREG~104 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~104 .is_wysiwyg = "true";
defparam \s_XREG~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N2
dffeas \s_XREG~136 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~136 .is_wysiwyg = "true";
defparam \s_XREG~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \s_XREG~72feeder (
// Equation(s):
// \s_XREG~72feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~72feeder .extended_lut = "off";
defparam \s_XREG~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N59
dffeas \s_XREG~72 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~72 .is_wysiwyg = "true";
defparam \s_XREG~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \s_XREG~2112 (
// Equation(s):
// \s_XREG~2112_combout  = ( \s_XREG~136_q  & ( \s_XREG~72_q  & ( ((\s_XREG~104_q  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~136_q  & ( \s_XREG~72_q  & ( (!\r1_address[0]~input_o  & (\s_XREG~104_q 
//  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o ) # (\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~136_q  & ( !\s_XREG~72_q  & ( (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & 
// ((\r1_address[0]~input_o ) # (\s_XREG~104_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~136_q  & ( !\s_XREG~72_q  & ( (!\r1_address[0]~input_o  & (\s_XREG~104_q  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o 
// ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\s_XREG~104_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~136_q ),
	.dataf(!\s_XREG~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2112 .extended_lut = "off";
defparam \s_XREG~2112 .lut_mask = 64'h0343037333433373;
defparam \s_XREG~2112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N11
dffeas \s_XREG~232 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~232 .is_wysiwyg = "true";
defparam \s_XREG~232 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \s_XREG~264feeder (
// Equation(s):
// \s_XREG~264feeder_combout  = ( \datain[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~264feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~264feeder .extended_lut = "off";
defparam \s_XREG~264feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~264feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N16
dffeas \s_XREG~264 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~264 .is_wysiwyg = "true";
defparam \s_XREG~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N16
dffeas \s_XREG~200 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~200 .is_wysiwyg = "true";
defparam \s_XREG~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N2
dffeas \s_XREG~168 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~168 .is_wysiwyg = "true";
defparam \s_XREG~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \s_XREG~1094 (
// Equation(s):
// \s_XREG~1094_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2112_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2112_combout  & (\s_XREG~168_q )) # (\s_XREG~2112_combout  & (((\s_XREG~200_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2112_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2112_combout  & (\s_XREG~232_q )) # (\s_XREG~2112_combout  & (((\s_XREG~264_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2112_combout ),
	.datac(!\s_XREG~232_q ),
	.datad(!\s_XREG~264_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~200_q ),
	.datag(!\s_XREG~168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1094 .extended_lut = "on";
defparam \s_XREG~1094 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1094 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \r1~116 (
// Equation(s):
// \r1~116_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1094_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1098_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1102_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1106_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1102_combout ),
	.datad(!\s_XREG~1106_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1098_combout ),
	.datag(!\s_XREG~1094_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~116 .extended_lut = "on";
defparam \r1~116 .lut_mask = 64'h0808084C4C4C084C;
defparam \r1~116 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \datain[3]~input (
	.i(datain[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[3]~input_o ));
// synopsys translate_off
defparam \datain[3]~input .bus_hold = "false";
defparam \datain[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N45
cyclonev_lcell_comb \s_XREG~1033feeder (
// Equation(s):
// \s_XREG~1033feeder_combout  = ( \datain[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1033feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1033feeder .extended_lut = "off";
defparam \s_XREG~1033feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1033feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N47
dffeas \s_XREG~1033 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1033feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1033 .is_wysiwyg = "true";
defparam \s_XREG~1033 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N50
dffeas \s_XREG~1001 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1001 .is_wysiwyg = "true";
defparam \s_XREG~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \s_XREG~873 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~873 .is_wysiwyg = "true";
defparam \s_XREG~873 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N3
cyclonev_lcell_comb \s_XREG~905feeder (
// Equation(s):
// \s_XREG~905feeder_combout  = ( \datain[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~905feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~905feeder .extended_lut = "off";
defparam \s_XREG~905feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~905feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N4
dffeas \s_XREG~905 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~905 .is_wysiwyg = "true";
defparam \s_XREG~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N23
dffeas \s_XREG~841 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~841 .is_wysiwyg = "true";
defparam \s_XREG~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N38
dffeas \s_XREG~809 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~809 .is_wysiwyg = "true";
defparam \s_XREG~809 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \s_XREG~2134 (
// Equation(s):
// \s_XREG~2134_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~809_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~841_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~873_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~905_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~873_q ),
	.datad(!\s_XREG~905_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~841_q ),
	.datag(!\s_XREG~809_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2134 .extended_lut = "on";
defparam \s_XREG~2134 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N9
cyclonev_lcell_comb \s_XREG~969feeder (
// Equation(s):
// \s_XREG~969feeder_combout  = ( \datain[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~969feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~969feeder .extended_lut = "off";
defparam \s_XREG~969feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~969feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N11
dffeas \s_XREG~969 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~969 .is_wysiwyg = "true";
defparam \s_XREG~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \s_XREG~937 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~937 .is_wysiwyg = "true";
defparam \s_XREG~937 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \s_XREG~1122 (
// Equation(s):
// \s_XREG~1122_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2134_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2134_combout  & (\s_XREG~937_q )) # (\s_XREG~2134_combout  & ((\s_XREG~969_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2134_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2134_combout  & (((\s_XREG~1001_q )))) # (\s_XREG~2134_combout  & (\s_XREG~1033_q )))) ) )

	.dataa(!\s_XREG~1033_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1001_q ),
	.datad(!\s_XREG~2134_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~969_q ),
	.datag(!\s_XREG~937_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1122 .extended_lut = "on";
defparam \s_XREG~1122 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \s_XREG~777feeder (
// Equation(s):
// \s_XREG~777feeder_combout  = ( \datain[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~777feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~777feeder .extended_lut = "off";
defparam \s_XREG~777feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~777feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N28
dffeas \s_XREG~777 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~777feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~777 .is_wysiwyg = "true";
defparam \s_XREG~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \s_XREG~745 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~745 .is_wysiwyg = "true";
defparam \s_XREG~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N56
dffeas \s_XREG~617 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~617 .is_wysiwyg = "true";
defparam \s_XREG~617 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N49
dffeas \s_XREG~585 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~585 .is_wysiwyg = "true";
defparam \s_XREG~585 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N27
cyclonev_lcell_comb \s_XREG~649feeder (
// Equation(s):
// \s_XREG~649feeder_combout  = \datain[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~649feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~649feeder .extended_lut = "off";
defparam \s_XREG~649feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~649feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N28
dffeas \s_XREG~649 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~649 .is_wysiwyg = "true";
defparam \s_XREG~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N32
dffeas \s_XREG~553 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~553 .is_wysiwyg = "true";
defparam \s_XREG~553 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \s_XREG~2130 (
// Equation(s):
// \s_XREG~2130_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~553_q )) # (\r1_address[0]~input_o  & (((\s_XREG~585_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~617_q )) # (\r1_address[0]~input_o  & (((\s_XREG~649_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~617_q ),
	.datad(!\s_XREG~585_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~649_q ),
	.datag(!\s_XREG~553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2130 .extended_lut = "on";
defparam \s_XREG~2130 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N37
dffeas \s_XREG~713 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~713 .is_wysiwyg = "true";
defparam \s_XREG~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \s_XREG~681 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~681 .is_wysiwyg = "true";
defparam \s_XREG~681 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \s_XREG~1118 (
// Equation(s):
// \s_XREG~1118_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2130_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2130_combout  & (\s_XREG~681_q )) # (\s_XREG~2130_combout  & ((\s_XREG~713_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2130_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2130_combout  & (((\s_XREG~745_q )))) # (\s_XREG~2130_combout  & (\s_XREG~777_q )))) ) )

	.dataa(!\s_XREG~777_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~745_q ),
	.datad(!\s_XREG~2130_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~713_q ),
	.datag(!\s_XREG~681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1118 .extended_lut = "on";
defparam \s_XREG~1118 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \s_XREG~361 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~361 .is_wysiwyg = "true";
defparam \s_XREG~361 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \s_XREG~329feeder (
// Equation(s):
// \s_XREG~329feeder_combout  = \datain[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~329feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~329feeder .extended_lut = "off";
defparam \s_XREG~329feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~329feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N52
dffeas \s_XREG~329 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~329 .is_wysiwyg = "true";
defparam \s_XREG~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N59
dffeas \s_XREG~393 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~393 .is_wysiwyg = "true";
defparam \s_XREG~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N8
dffeas \s_XREG~297 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~297 .is_wysiwyg = "true";
defparam \s_XREG~297 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \s_XREG~2126 (
// Equation(s):
// \s_XREG~2126_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~297_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~329_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~361_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~393_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~361_q ),
	.datad(!\s_XREG~329_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~393_q ),
	.datag(!\s_XREG~297_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2126 .extended_lut = "on";
defparam \s_XREG~2126 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N50
dffeas \s_XREG~489 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~489 .is_wysiwyg = "true";
defparam \s_XREG~489 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N9
cyclonev_lcell_comb \s_XREG~521feeder (
// Equation(s):
// \s_XREG~521feeder_combout  = ( \datain[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~521feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~521feeder .extended_lut = "off";
defparam \s_XREG~521feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~521feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N11
dffeas \s_XREG~521 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~521 .is_wysiwyg = "true";
defparam \s_XREG~521 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N3
cyclonev_lcell_comb \s_XREG~457feeder (
// Equation(s):
// \s_XREG~457feeder_combout  = ( \datain[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~457feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~457feeder .extended_lut = "off";
defparam \s_XREG~457feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~457feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N5
dffeas \s_XREG~457 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~457 .is_wysiwyg = "true";
defparam \s_XREG~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N2
dffeas \s_XREG~425 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~425 .is_wysiwyg = "true";
defparam \s_XREG~425 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \s_XREG~1114 (
// Equation(s):
// \s_XREG~1114_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2126_combout  & (\r1_address[2]~input_o  & (\s_XREG~425_q ))) # (\s_XREG~2126_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~457_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2126_combout  & (\r1_address[2]~input_o  & (\s_XREG~489_q ))) # (\s_XREG~2126_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~521_q ))))) ) )

	.dataa(!\s_XREG~2126_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~489_q ),
	.datad(!\s_XREG~521_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~457_q ),
	.datag(!\s_XREG~425_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1114 .extended_lut = "on";
defparam \s_XREG~1114 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N10
dffeas \s_XREG~201 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~201 .is_wysiwyg = "true";
defparam \s_XREG~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N32
dffeas \s_XREG~233 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~233 .is_wysiwyg = "true";
defparam \s_XREG~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N32
dffeas \s_XREG~265 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~265 .is_wysiwyg = "true";
defparam \s_XREG~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N5
dffeas \s_XREG~73 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~73 .is_wysiwyg = "true";
defparam \s_XREG~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N44
dffeas \s_XREG~105 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~105 .is_wysiwyg = "true";
defparam \s_XREG~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N38
dffeas \s_XREG~137 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~137 .is_wysiwyg = "true";
defparam \s_XREG~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \s_XREG~2125 (
// Equation(s):
// \s_XREG~2125_combout  = ( \s_XREG~137_q  & ( \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & \s_XREG~105_q )) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~137_q  & ( \r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & 
// (!\r1_address[2]~input_o  & \s_XREG~105_q )) # (\r1_address[0]~input_o  & (\r1_address[2]~input_o )) ) ) ) # ( \s_XREG~137_q  & ( !\r1_address[1]~input_o  & ( (\r1_address[0]~input_o  & ((\r1_address[2]~input_o ) # (\s_XREG~73_q ))) ) ) ) # ( 
// !\s_XREG~137_q  & ( !\r1_address[1]~input_o  & ( (\r1_address[0]~input_o  & ((\r1_address[2]~input_o ) # (\s_XREG~73_q ))) ) ) )

	.dataa(!\s_XREG~73_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\s_XREG~105_q ),
	.datae(!\s_XREG~137_q ),
	.dataf(!\r1_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2125 .extended_lut = "off";
defparam \s_XREG~2125 .lut_mask = 64'h1313131303C333F3;
defparam \s_XREG~2125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N2
dffeas \s_XREG~169 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~169 .is_wysiwyg = "true";
defparam \s_XREG~169 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \s_XREG~1110 (
// Equation(s):
// \s_XREG~1110_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2125_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2125_combout  & ((\s_XREG~169_q ))) # (\s_XREG~2125_combout  & (\s_XREG~201_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2125_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2125_combout  & (\s_XREG~233_q )) # (\s_XREG~2125_combout  & ((\s_XREG~265_q )))))) ) )

	.dataa(!\s_XREG~201_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~233_q ),
	.datad(!\s_XREG~265_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2125_combout ),
	.datag(!\s_XREG~169_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1110 .extended_lut = "on";
defparam \s_XREG~1110 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \r1~112 (
// Equation(s):
// \r1~112_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & (((!\r1_address[3]~input_o  & (\s_XREG~1110_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1114_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (((\s_XREG~1118_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1122_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\s_XREG~1122_combout ),
	.datac(!\s_XREG~1118_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1114_combout ),
	.datag(!\s_XREG~1110_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~112 .extended_lut = "on";
defparam \r1~112 .lut_mask = 64'h0A000A220AAA0A22;
defparam \r1~112 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \datain[4]~input (
	.i(datain[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[4]~input_o ));
// synopsys translate_off
defparam \datain[4]~input .bus_hold = "false";
defparam \datain[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N27
cyclonev_lcell_comb \s_XREG~586feeder (
// Equation(s):
// \s_XREG~586feeder_combout  = ( \datain[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~586feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~586feeder .extended_lut = "off";
defparam \s_XREG~586feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~586feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N29
dffeas \s_XREG~586 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~586 .is_wysiwyg = "true";
defparam \s_XREG~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N56
dffeas \s_XREG~618 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~618 .is_wysiwyg = "true";
defparam \s_XREG~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N32
dffeas \s_XREG~650 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~650 .is_wysiwyg = "true";
defparam \s_XREG~650 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N32
dffeas \s_XREG~554 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~554 .is_wysiwyg = "true";
defparam \s_XREG~554 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N30
cyclonev_lcell_comb \s_XREG~2143 (
// Equation(s):
// \s_XREG~2143_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~554_q ))) # (\r1_address[0]~input_o  & (\s_XREG~586_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~618_q )) # (\r1_address[0]~input_o  & ((\s_XREG~650_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~586_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~618_q ),
	.datad(!\s_XREG~650_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2143 .extended_lut = "on";
defparam \s_XREG~2143 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \s_XREG~2143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N46
dffeas \s_XREG~778 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~778 .is_wysiwyg = "true";
defparam \s_XREG~778 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \s_XREG~746 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~746 .is_wysiwyg = "true";
defparam \s_XREG~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N41
dffeas \s_XREG~714 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~714 .is_wysiwyg = "true";
defparam \s_XREG~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N32
dffeas \s_XREG~682 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~682 .is_wysiwyg = "true";
defparam \s_XREG~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \s_XREG~1134 (
// Equation(s):
// \s_XREG~1134_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2143_combout  & (((\s_XREG~682_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2143_combout  & ((((!\r1_address[2]~input_o ) # (\s_XREG~714_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2143_combout  & (((\s_XREG~746_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2143_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~778_q ))) ) )

	.dataa(!\s_XREG~2143_combout ),
	.datab(!\s_XREG~778_q ),
	.datac(!\s_XREG~746_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~714_q ),
	.datag(!\s_XREG~682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1134 .extended_lut = "on";
defparam \s_XREG~1134 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N46
dffeas \s_XREG~970 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~970 .is_wysiwyg = "true";
defparam \s_XREG~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \s_XREG~874 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~874 .is_wysiwyg = "true";
defparam \s_XREG~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N41
dffeas \s_XREG~906 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~906 .is_wysiwyg = "true";
defparam \s_XREG~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N58
dffeas \s_XREG~842 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~842 .is_wysiwyg = "true";
defparam \s_XREG~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N2
dffeas \s_XREG~810 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~810 .is_wysiwyg = "true";
defparam \s_XREG~810 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \s_XREG~2147 (
// Equation(s):
// \s_XREG~2147_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~810_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~842_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~874_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~906_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~874_q ),
	.datad(!\s_XREG~906_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~842_q ),
	.datag(!\s_XREG~810_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2147 .extended_lut = "on";
defparam \s_XREG~2147 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N20
dffeas \s_XREG~1002 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1002 .is_wysiwyg = "true";
defparam \s_XREG~1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \s_XREG~1034feeder (
// Equation(s):
// \s_XREG~1034feeder_combout  = ( \datain[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1034feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1034feeder .extended_lut = "off";
defparam \s_XREG~1034feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1034feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N44
dffeas \s_XREG~1034 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1034 .is_wysiwyg = "true";
defparam \s_XREG~1034 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N32
dffeas \s_XREG~938 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~938 .is_wysiwyg = "true";
defparam \s_XREG~938 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \s_XREG~1138 (
// Equation(s):
// \s_XREG~1138_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2147_combout  & (((\s_XREG~938_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2147_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~970_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2147_combout  & (\s_XREG~1002_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2147_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~1034_q ))))) ) )

	.dataa(!\s_XREG~970_q ),
	.datab(!\s_XREG~2147_combout ),
	.datac(!\s_XREG~1002_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1034_q ),
	.datag(!\s_XREG~938_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1138 .extended_lut = "on";
defparam \s_XREG~1138 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \s_XREG~522feeder (
// Equation(s):
// \s_XREG~522feeder_combout  = \datain[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~522feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~522feeder .extended_lut = "off";
defparam \s_XREG~522feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~522feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N37
dffeas \s_XREG~522 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~522 .is_wysiwyg = "true";
defparam \s_XREG~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \s_XREG~458 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~458 .is_wysiwyg = "true";
defparam \s_XREG~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \s_XREG~490 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~490 .is_wysiwyg = "true";
defparam \s_XREG~490 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \s_XREG~394feeder (
// Equation(s):
// \s_XREG~394feeder_combout  = ( \datain[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~394feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~394feeder .extended_lut = "off";
defparam \s_XREG~394feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~394feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N7
dffeas \s_XREG~394 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~394 .is_wysiwyg = "true";
defparam \s_XREG~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N50
dffeas \s_XREG~362 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~362 .is_wysiwyg = "true";
defparam \s_XREG~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N1
dffeas \s_XREG~330 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~330 .is_wysiwyg = "true";
defparam \s_XREG~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N2
dffeas \s_XREG~298 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~298 .is_wysiwyg = "true";
defparam \s_XREG~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N0
cyclonev_lcell_comb \s_XREG~2139 (
// Equation(s):
// \s_XREG~2139_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~298_q )) # (\r1_address[0]~input_o  & ((\s_XREG~330_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~362_q ))) # (\r1_address[0]~input_o  & (\s_XREG~394_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~394_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~362_q ),
	.datad(!\s_XREG~330_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~298_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2139 .extended_lut = "on";
defparam \s_XREG~2139 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \s_XREG~426 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~426 .is_wysiwyg = "true";
defparam \s_XREG~426 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \s_XREG~1130 (
// Equation(s):
// \s_XREG~1130_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2139_combout  & (((\s_XREG~426_q  & \r1_address[2]~input_o )))) # (\s_XREG~2139_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~458_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2139_combout  & (((\s_XREG~490_q  & \r1_address[2]~input_o )))) # (\s_XREG~2139_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~522_q )))) ) )

	.dataa(!\s_XREG~522_q ),
	.datab(!\s_XREG~458_q ),
	.datac(!\s_XREG~490_q ),
	.datad(!\s_XREG~2139_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~426_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1130 .extended_lut = "on";
defparam \s_XREG~1130 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N29
dffeas \s_XREG~266 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~266 .is_wysiwyg = "true";
defparam \s_XREG~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N53
dffeas \s_XREG~202 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~202 .is_wysiwyg = "true";
defparam \s_XREG~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \s_XREG~234 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~234 .is_wysiwyg = "true";
defparam \s_XREG~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N50
dffeas \s_XREG~106 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~106 .is_wysiwyg = "true";
defparam \s_XREG~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N1
dffeas \s_XREG~74 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~74 .is_wysiwyg = "true";
defparam \s_XREG~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \s_XREG~138 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~138 .is_wysiwyg = "true";
defparam \s_XREG~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \s_XREG~2138 (
// Equation(s):
// \s_XREG~2138_combout  = ( \s_XREG~138_q  & ( \r1_address[0]~input_o  & ( ((\s_XREG~74_q ) # (\r1_address[1]~input_o )) # (\r1_address[2]~input_o ) ) ) ) # ( !\s_XREG~138_q  & ( \r1_address[0]~input_o  & ( ((!\r1_address[1]~input_o  & \s_XREG~74_q )) # 
// (\r1_address[2]~input_o ) ) ) ) # ( \s_XREG~138_q  & ( !\r1_address[0]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~106_q  & \r1_address[1]~input_o )) ) ) ) # ( !\s_XREG~138_q  & ( !\r1_address[0]~input_o  & ( (!\r1_address[2]~input_o  & 
// (\s_XREG~106_q  & \r1_address[1]~input_o )) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~106_q ),
	.datac(!\r1_address[1]~input_o ),
	.datad(!\s_XREG~74_q ),
	.datae(!\s_XREG~138_q ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2138 .extended_lut = "off";
defparam \s_XREG~2138 .lut_mask = 64'h0202020255F55FFF;
defparam \s_XREG~2138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \s_XREG~170 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~170 .is_wysiwyg = "true";
defparam \s_XREG~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \s_XREG~1126 (
// Equation(s):
// \s_XREG~1126_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2138_combout  & (((\s_XREG~170_q  & \r1_address[2]~input_o )))) # (\s_XREG~2138_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~202_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2138_combout  & (((\s_XREG~234_q  & \r1_address[2]~input_o )))) # (\s_XREG~2138_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~266_q )))) ) )

	.dataa(!\s_XREG~266_q ),
	.datab(!\s_XREG~202_q ),
	.datac(!\s_XREG~234_q ),
	.datad(!\s_XREG~2138_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1126 .extended_lut = "on";
defparam \s_XREG~1126 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \r1~108 (
// Equation(s):
// \r1~108_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1126_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1130_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1134_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1138_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\r1_address[3]~input_o ),
	.datac(!\s_XREG~1134_combout ),
	.datad(!\s_XREG~1138_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1130_combout ),
	.datag(!\s_XREG~1126_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~108 .extended_lut = "on";
defparam \r1~108 .lut_mask = 64'h0808082A2A2A082A;
defparam \r1~108 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \datain[5]~input (
	.i(datain[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[5]~input_o ));
// synopsys translate_off
defparam \datain[5]~input .bus_hold = "false";
defparam \datain[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y7_N19
dffeas \s_XREG~651 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~651 .is_wysiwyg = "true";
defparam \s_XREG~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N32
dffeas \s_XREG~619 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~619 .is_wysiwyg = "true";
defparam \s_XREG~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N20
dffeas \s_XREG~587 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~587 .is_wysiwyg = "true";
defparam \s_XREG~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N8
dffeas \s_XREG~555 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~555 .is_wysiwyg = "true";
defparam \s_XREG~555 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \s_XREG~2156 (
// Equation(s):
// \s_XREG~2156_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~555_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\s_XREG~587_q ) # (\r1_address[2]~input_o ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~619_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~651_q ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~651_q ),
	.datac(!\s_XREG~619_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~587_q ),
	.datag(!\s_XREG~555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2156 .extended_lut = "on";
defparam \s_XREG~2156 .lut_mask = 64'h0A551B555F551B55;
defparam \s_XREG~2156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N54
cyclonev_lcell_comb \s_XREG~779feeder (
// Equation(s):
// \s_XREG~779feeder_combout  = \datain[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~779feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~779feeder .extended_lut = "off";
defparam \s_XREG~779feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~779feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N55
dffeas \s_XREG~779 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~779 .is_wysiwyg = "true";
defparam \s_XREG~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N38
dffeas \s_XREG~747 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~747 .is_wysiwyg = "true";
defparam \s_XREG~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N8
dffeas \s_XREG~715 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~715 .is_wysiwyg = "true";
defparam \s_XREG~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N14
dffeas \s_XREG~683 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~683 .is_wysiwyg = "true";
defparam \s_XREG~683 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \s_XREG~1150 (
// Equation(s):
// \s_XREG~1150_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2156_combout  & (((\s_XREG~683_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2156_combout  & ((((!\r1_address[2]~input_o ) # (\s_XREG~715_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2156_combout  & (((\s_XREG~747_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2156_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~779_q ))) ) )

	.dataa(!\s_XREG~2156_combout ),
	.datab(!\s_XREG~779_q ),
	.datac(!\s_XREG~747_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~715_q ),
	.datag(!\s_XREG~683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1150 .extended_lut = "on";
defparam \s_XREG~1150 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N27
cyclonev_lcell_comb \s_XREG~971feeder (
// Equation(s):
// \s_XREG~971feeder_combout  = ( \datain[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~971feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~971feeder .extended_lut = "off";
defparam \s_XREG~971feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~971feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N29
dffeas \s_XREG~971 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~971feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~971 .is_wysiwyg = "true";
defparam \s_XREG~971 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N8
dffeas \s_XREG~875 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~875 .is_wysiwyg = "true";
defparam \s_XREG~875 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \s_XREG~907feeder (
// Equation(s):
// \s_XREG~907feeder_combout  = ( \datain[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~907feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~907feeder .extended_lut = "off";
defparam \s_XREG~907feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~907feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \s_XREG~907 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~907 .is_wysiwyg = "true";
defparam \s_XREG~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N53
dffeas \s_XREG~843 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~843 .is_wysiwyg = "true";
defparam \s_XREG~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N14
dffeas \s_XREG~811 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~811 .is_wysiwyg = "true";
defparam \s_XREG~811 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \s_XREG~2160 (
// Equation(s):
// \s_XREG~2160_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~811_q )) # (\r1_address[0]~input_o  & (((\s_XREG~843_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~875_q )) # (\r1_address[0]~input_o  & (((\s_XREG~907_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~875_q ),
	.datad(!\s_XREG~907_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~843_q ),
	.datag(!\s_XREG~811_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2160 .extended_lut = "on";
defparam \s_XREG~2160 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \s_XREG~1003 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1003 .is_wysiwyg = "true";
defparam \s_XREG~1003 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \s_XREG~1035feeder (
// Equation(s):
// \s_XREG~1035feeder_combout  = ( \datain[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1035feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1035feeder .extended_lut = "off";
defparam \s_XREG~1035feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1035feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \s_XREG~1035 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1035 .is_wysiwyg = "true";
defparam \s_XREG~1035 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \s_XREG~939 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~939 .is_wysiwyg = "true";
defparam \s_XREG~939 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \s_XREG~1154 (
// Equation(s):
// \s_XREG~1154_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2160_combout  & (((\s_XREG~939_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2160_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~971_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2160_combout  & (\s_XREG~1003_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2160_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~1035_q ))))) ) )

	.dataa(!\s_XREG~971_q ),
	.datab(!\s_XREG~2160_combout ),
	.datac(!\s_XREG~1003_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1035_q ),
	.datag(!\s_XREG~939_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1154 .extended_lut = "on";
defparam \s_XREG~1154 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \s_XREG~459feeder (
// Equation(s):
// \s_XREG~459feeder_combout  = \datain[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~459feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~459feeder .extended_lut = "off";
defparam \s_XREG~459feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~459feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N1
dffeas \s_XREG~459 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~459 .is_wysiwyg = "true";
defparam \s_XREG~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N6
cyclonev_lcell_comb \s_XREG~523feeder (
// Equation(s):
// \s_XREG~523feeder_combout  = ( \datain[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~523feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~523feeder .extended_lut = "off";
defparam \s_XREG~523feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~523feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N8
dffeas \s_XREG~523 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~523feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~523 .is_wysiwyg = "true";
defparam \s_XREG~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \s_XREG~491 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~491 .is_wysiwyg = "true";
defparam \s_XREG~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N56
dffeas \s_XREG~363 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~363 .is_wysiwyg = "true";
defparam \s_XREG~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N19
dffeas \s_XREG~331 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~331 .is_wysiwyg = "true";
defparam \s_XREG~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \s_XREG~395feeder (
// Equation(s):
// \s_XREG~395feeder_combout  = ( \datain[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~395feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~395feeder .extended_lut = "off";
defparam \s_XREG~395feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~395feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N53
dffeas \s_XREG~395 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~395 .is_wysiwyg = "true";
defparam \s_XREG~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N32
dffeas \s_XREG~299 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~299 .is_wysiwyg = "true";
defparam \s_XREG~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \s_XREG~2152 (
// Equation(s):
// \s_XREG~2152_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~299_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~331_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~363_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~395_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~363_q ),
	.datad(!\s_XREG~331_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~395_q ),
	.datag(!\s_XREG~299_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2152 .extended_lut = "on";
defparam \s_XREG~2152 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N32
dffeas \s_XREG~427 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~427 .is_wysiwyg = "true";
defparam \s_XREG~427 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \s_XREG~1146 (
// Equation(s):
// \s_XREG~1146_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2152_combout  & (((\s_XREG~427_q  & \r1_address[2]~input_o )))) # (\s_XREG~2152_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~459_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2152_combout  & (((\s_XREG~491_q  & \r1_address[2]~input_o )))) # (\s_XREG~2152_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~523_q )))) ) )

	.dataa(!\s_XREG~459_q ),
	.datab(!\s_XREG~523_q ),
	.datac(!\s_XREG~491_q ),
	.datad(!\s_XREG~2152_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~427_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1146 .extended_lut = "on";
defparam \s_XREG~1146 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \s_XREG~75feeder (
// Equation(s):
// \s_XREG~75feeder_combout  = \datain[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~75feeder .extended_lut = "off";
defparam \s_XREG~75feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N49
dffeas \s_XREG~75 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~75 .is_wysiwyg = "true";
defparam \s_XREG~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \s_XREG~139 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~139 .is_wysiwyg = "true";
defparam \s_XREG~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N31
dffeas \s_XREG~107 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~107 .is_wysiwyg = "true";
defparam \s_XREG~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \s_XREG~2151 (
// Equation(s):
// \s_XREG~2151_combout  = ( \s_XREG~139_q  & ( \s_XREG~107_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~75_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~139_q  & 
// ( \s_XREG~107_q  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & ((\r1_address[1]~input_o ))) # (\r1_address[0]~input_o  & (\s_XREG~75_q  & !\r1_address[1]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( 
// \s_XREG~139_q  & ( !\s_XREG~107_q  & ( (\r1_address[0]~input_o  & (((\r1_address[1]~input_o ) # (\s_XREG~75_q )) # (\r1_address[2]~input_o ))) ) ) ) # ( !\s_XREG~139_q  & ( !\s_XREG~107_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~75_q  & 
// !\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~75_q ),
	.datac(!\r1_address[0]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~139_q ),
	.dataf(!\s_XREG~107_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2151 .extended_lut = "off";
defparam \s_XREG~2151 .lut_mask = 64'h0705070F07A507AF;
defparam \s_XREG~2151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N2
dffeas \s_XREG~235 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~235 .is_wysiwyg = "true";
defparam \s_XREG~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \s_XREG~267 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~267 .is_wysiwyg = "true";
defparam \s_XREG~267 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \s_XREG~203feeder (
// Equation(s):
// \s_XREG~203feeder_combout  = \datain[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~203feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~203feeder .extended_lut = "off";
defparam \s_XREG~203feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~203feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N11
dffeas \s_XREG~203 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~203 .is_wysiwyg = "true";
defparam \s_XREG~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N44
dffeas \s_XREG~171 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~171 .is_wysiwyg = "true";
defparam \s_XREG~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \s_XREG~1142 (
// Equation(s):
// \s_XREG~1142_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2151_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2151_combout  & (\s_XREG~171_q )) # (\s_XREG~2151_combout  & (((\s_XREG~203_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2151_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2151_combout  & (\s_XREG~235_q )) # (\s_XREG~2151_combout  & (((\s_XREG~267_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2151_combout ),
	.datac(!\s_XREG~235_q ),
	.datad(!\s_XREG~267_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~203_q ),
	.datag(!\s_XREG~171_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1142 .extended_lut = "on";
defparam \s_XREG~1142 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \r1~104 (
// Equation(s):
// \r1~104_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1142_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1146_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1150_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1154_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\r1_address[3]~input_o ),
	.datac(!\s_XREG~1150_combout ),
	.datad(!\s_XREG~1154_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1146_combout ),
	.datag(!\s_XREG~1142_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~104 .extended_lut = "on";
defparam \r1~104 .lut_mask = 64'h0808082A2A2A082A;
defparam \r1~104 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \datain[6]~input (
	.i(datain[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[6]~input_o ));
// synopsys translate_off
defparam \datain[6]~input .bus_hold = "false";
defparam \datain[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y3_N53
dffeas \s_XREG~1036 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1036 .is_wysiwyg = "true";
defparam \s_XREG~1036 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N56
dffeas \s_XREG~1004 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1004 .is_wysiwyg = "true";
defparam \s_XREG~1004 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \s_XREG~908feeder (
// Equation(s):
// \s_XREG~908feeder_combout  = ( \datain[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~908feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~908feeder .extended_lut = "off";
defparam \s_XREG~908feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~908feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N4
dffeas \s_XREG~908 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~908 .is_wysiwyg = "true";
defparam \s_XREG~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N56
dffeas \s_XREG~876 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~876 .is_wysiwyg = "true";
defparam \s_XREG~876 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \s_XREG~844feeder (
// Equation(s):
// \s_XREG~844feeder_combout  = ( \datain[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~844feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~844feeder .extended_lut = "off";
defparam \s_XREG~844feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~844feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N53
dffeas \s_XREG~844 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~844feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~844 .is_wysiwyg = "true";
defparam \s_XREG~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \s_XREG~812 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~812 .is_wysiwyg = "true";
defparam \s_XREG~812 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \s_XREG~2173 (
// Equation(s):
// \s_XREG~2173_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~812_q  & (!\r1_address[2]~input_o ))) # (\r1_address[0]~input_o  & (((\s_XREG~844_q ) # (\r1_address[2]~input_o ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~876_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~908_q ))) ) )

	.dataa(!\s_XREG~908_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~876_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~844_q ),
	.datag(!\s_XREG~812_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2173 .extended_lut = "on";
defparam \s_XREG~2173 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \s_XREG~972feeder (
// Equation(s):
// \s_XREG~972feeder_combout  = ( \datain[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~972feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~972feeder .extended_lut = "off";
defparam \s_XREG~972feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~972feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N50
dffeas \s_XREG~972 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~972 .is_wysiwyg = "true";
defparam \s_XREG~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \s_XREG~940 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~940 .is_wysiwyg = "true";
defparam \s_XREG~940 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \s_XREG~1170 (
// Equation(s):
// \s_XREG~1170_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2173_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2173_combout  & (\s_XREG~940_q )) # (\s_XREG~2173_combout  & ((\s_XREG~972_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2173_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2173_combout  & (((\s_XREG~1004_q )))) # (\s_XREG~2173_combout  & (\s_XREG~1036_q )))) ) )

	.dataa(!\s_XREG~1036_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1004_q ),
	.datad(!\s_XREG~2173_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~972_q ),
	.datag(!\s_XREG~940_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1170 .extended_lut = "on";
defparam \s_XREG~1170 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N31
dffeas \s_XREG~780 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~780 .is_wysiwyg = "true";
defparam \s_XREG~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N28
dffeas \s_XREG~716 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~716 .is_wysiwyg = "true";
defparam \s_XREG~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N32
dffeas \s_XREG~748 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~748 .is_wysiwyg = "true";
defparam \s_XREG~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N2
dffeas \s_XREG~652 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~652 .is_wysiwyg = "true";
defparam \s_XREG~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N38
dffeas \s_XREG~620 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~620 .is_wysiwyg = "true";
defparam \s_XREG~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N53
dffeas \s_XREG~588 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~588 .is_wysiwyg = "true";
defparam \s_XREG~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N20
dffeas \s_XREG~556 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~556 .is_wysiwyg = "true";
defparam \s_XREG~556 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N18
cyclonev_lcell_comb \s_XREG~2169 (
// Equation(s):
// \s_XREG~2169_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~556_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ) # (\s_XREG~588_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~620_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~652_q ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~652_q ),
	.datac(!\s_XREG~620_q ),
	.datad(!\s_XREG~588_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2169 .extended_lut = "on";
defparam \s_XREG~2169 .lut_mask = 64'h0A5F1B1B55555555;
defparam \s_XREG~2169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N8
dffeas \s_XREG~684 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~684 .is_wysiwyg = "true";
defparam \s_XREG~684 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \s_XREG~1166 (
// Equation(s):
// \s_XREG~1166_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2169_combout  & (((\s_XREG~684_q  & \r1_address[2]~input_o )))) # (\s_XREG~2169_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~716_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2169_combout  & (((\s_XREG~748_q  & \r1_address[2]~input_o )))) # (\s_XREG~2169_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~780_q )))) ) )

	.dataa(!\s_XREG~780_q ),
	.datab(!\s_XREG~716_q ),
	.datac(!\s_XREG~748_q ),
	.datad(!\s_XREG~2169_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1166 .extended_lut = "on";
defparam \s_XREG~1166 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \s_XREG~460feeder (
// Equation(s):
// \s_XREG~460feeder_combout  = ( \datain[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~460feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~460feeder .extended_lut = "off";
defparam \s_XREG~460feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~460feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N7
dffeas \s_XREG~460 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~460 .is_wysiwyg = "true";
defparam \s_XREG~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N32
dffeas \s_XREG~492 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~492 .is_wysiwyg = "true";
defparam \s_XREG~492 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \s_XREG~524feeder (
// Equation(s):
// \s_XREG~524feeder_combout  = \datain[6]~input_o 

	.dataa(gnd),
	.datab(!\datain[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~524feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~524feeder .extended_lut = "off";
defparam \s_XREG~524feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~524feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N13
dffeas \s_XREG~524 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~524 .is_wysiwyg = "true";
defparam \s_XREG~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N8
dffeas \s_XREG~332 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~332 .is_wysiwyg = "true";
defparam \s_XREG~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N26
dffeas \s_XREG~364 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~364 .is_wysiwyg = "true";
defparam \s_XREG~364 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \s_XREG~396feeder (
// Equation(s):
// \s_XREG~396feeder_combout  = ( \datain[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~396feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~396feeder .extended_lut = "off";
defparam \s_XREG~396feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~396feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N44
dffeas \s_XREG~396 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~396 .is_wysiwyg = "true";
defparam \s_XREG~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N38
dffeas \s_XREG~300 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~300 .is_wysiwyg = "true";
defparam \s_XREG~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \s_XREG~2165 (
// Equation(s):
// \s_XREG~2165_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~300_q )))) # (\r1_address[0]~input_o  & (\s_XREG~332_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~364_q )) # (\r1_address[0]~input_o  & ((\s_XREG~396_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~332_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~364_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~396_q ),
	.datag(!\s_XREG~300_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2165 .extended_lut = "on";
defparam \s_XREG~2165 .lut_mask = 64'h0C770C330C770CFF;
defparam \s_XREG~2165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N2
dffeas \s_XREG~428 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~428 .is_wysiwyg = "true";
defparam \s_XREG~428 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \s_XREG~1162 (
// Equation(s):
// \s_XREG~1162_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2165_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2165_combout  & ((\s_XREG~428_q ))) # (\s_XREG~2165_combout  & (\s_XREG~460_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2165_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2165_combout  & (\s_XREG~492_q )) # (\s_XREG~2165_combout  & ((\s_XREG~524_q )))))) ) )

	.dataa(!\s_XREG~460_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~492_q ),
	.datad(!\s_XREG~524_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2165_combout ),
	.datag(!\s_XREG~428_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1162 .extended_lut = "on";
defparam \s_XREG~1162 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N33
cyclonev_lcell_comb \s_XREG~268feeder (
// Equation(s):
// \s_XREG~268feeder_combout  = ( \datain[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~268feeder .extended_lut = "off";
defparam \s_XREG~268feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~268feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N35
dffeas \s_XREG~268 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~268 .is_wysiwyg = "true";
defparam \s_XREG~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N57
cyclonev_lcell_comb \s_XREG~204feeder (
// Equation(s):
// \s_XREG~204feeder_combout  = ( \datain[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~204feeder .extended_lut = "off";
defparam \s_XREG~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N59
dffeas \s_XREG~204 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~204 .is_wysiwyg = "true";
defparam \s_XREG~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N32
dffeas \s_XREG~236 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~236 .is_wysiwyg = "true";
defparam \s_XREG~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N38
dffeas \s_XREG~108 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~108 .is_wysiwyg = "true";
defparam \s_XREG~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N2
dffeas \s_XREG~140 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~140 .is_wysiwyg = "true";
defparam \s_XREG~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N32
dffeas \s_XREG~76 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~76 .is_wysiwyg = "true";
defparam \s_XREG~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \s_XREG~2164 (
// Equation(s):
// \s_XREG~2164_combout  = ( \s_XREG~140_q  & ( \s_XREG~76_q  & ( ((!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & \s_XREG~108_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~140_q  & ( \s_XREG~76_q  & ( (!\r1_address[2]~input_o  & 
// ((!\r1_address[1]~input_o  & ((\r1_address[0]~input_o ))) # (\r1_address[1]~input_o  & (\s_XREG~108_q  & !\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~140_q  & ( !\s_XREG~76_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\r1_address[0]~input_o ) # (\s_XREG~108_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~140_q  & ( !\s_XREG~76_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & (\s_XREG~108_q  & !\r1_address[0]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~108_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~140_q ),
	.dataf(!\s_XREG~76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2164 .extended_lut = "off";
defparam \s_XREG~2164 .lut_mask = 64'h0255027702DD02FF;
defparam \s_XREG~2164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N2
dffeas \s_XREG~172 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~172 .is_wysiwyg = "true";
defparam \s_XREG~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N0
cyclonev_lcell_comb \s_XREG~1158 (
// Equation(s):
// \s_XREG~1158_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2164_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2164_combout  & ((\s_XREG~172_q ))) # (\s_XREG~2164_combout  & (\s_XREG~204_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2164_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2164_combout  & ((\s_XREG~236_q ))) # (\s_XREG~2164_combout  & (\s_XREG~268_q ))))) ) )

	.dataa(!\s_XREG~268_q ),
	.datab(!\s_XREG~204_q ),
	.datac(!\s_XREG~236_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2164_combout ),
	.datag(!\s_XREG~172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1158 .extended_lut = "on";
defparam \s_XREG~1158 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \r1~100 (
// Equation(s):
// \r1~100_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1158_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1162_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & ((\s_XREG~1166_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1170_combout ))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\s_XREG~1170_combout ),
	.datac(!\s_XREG~1166_combout ),
	.datad(!\s_XREG~1162_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\s_XREG~1158_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~100 .extended_lut = "on";
defparam \r1~100 .lut_mask = 64'h0A5F1B1B00000000;
defparam \r1~100 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \datain[7]~input (
	.i(datain[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[7]~input_o ));
// synopsys translate_off
defparam \datain[7]~input .bus_hold = "false";
defparam \datain[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y5_N2
dffeas \s_XREG~621 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~621 .is_wysiwyg = "true";
defparam \s_XREG~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N37
dffeas \s_XREG~653 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~653 .is_wysiwyg = "true";
defparam \s_XREG~653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N48
cyclonev_lcell_comb \s_XREG~589feeder (
// Equation(s):
// \s_XREG~589feeder_combout  = \datain[7]~input_o 

	.dataa(gnd),
	.datab(!\datain[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~589feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~589feeder .extended_lut = "off";
defparam \s_XREG~589feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~589feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N50
dffeas \s_XREG~589 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~589feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~589 .is_wysiwyg = "true";
defparam \s_XREG~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N8
dffeas \s_XREG~557 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~557 .is_wysiwyg = "true";
defparam \s_XREG~557 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N6
cyclonev_lcell_comb \s_XREG~2182 (
// Equation(s):
// \s_XREG~2182_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~557_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~589_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~621_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~653_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~621_q ),
	.datad(!\s_XREG~653_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~589_q ),
	.datag(!\s_XREG~557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2182 .extended_lut = "on";
defparam \s_XREG~2182 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N2
dffeas \s_XREG~749 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~749 .is_wysiwyg = "true";
defparam \s_XREG~749 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \s_XREG~781feeder (
// Equation(s):
// \s_XREG~781feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~781feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~781feeder .extended_lut = "off";
defparam \s_XREG~781feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~781feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N25
dffeas \s_XREG~781 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~781 .is_wysiwyg = "true";
defparam \s_XREG~781 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \s_XREG~717feeder (
// Equation(s):
// \s_XREG~717feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~717feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~717feeder .extended_lut = "off";
defparam \s_XREG~717feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~717feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N20
dffeas \s_XREG~717 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~717 .is_wysiwyg = "true";
defparam \s_XREG~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N2
dffeas \s_XREG~685 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~685 .is_wysiwyg = "true";
defparam \s_XREG~685 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \s_XREG~1182 (
// Equation(s):
// \s_XREG~1182_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2182_combout  & (\r1_address[2]~input_o  & (\s_XREG~685_q ))) # (\s_XREG~2182_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~717_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2182_combout  & (\r1_address[2]~input_o  & (\s_XREG~749_q ))) # (\s_XREG~2182_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~781_q ))))) ) )

	.dataa(!\s_XREG~2182_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~749_q ),
	.datad(!\s_XREG~781_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~717_q ),
	.datag(!\s_XREG~685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1182 .extended_lut = "on";
defparam \s_XREG~1182 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \s_XREG~1037feeder (
// Equation(s):
// \s_XREG~1037feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1037feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1037feeder .extended_lut = "off";
defparam \s_XREG~1037feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1037feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N50
dffeas \s_XREG~1037 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1037feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1037 .is_wysiwyg = "true";
defparam \s_XREG~1037 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \s_XREG~1005 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1005 .is_wysiwyg = "true";
defparam \s_XREG~1005 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \s_XREG~845feeder (
// Equation(s):
// \s_XREG~845feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~845feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~845feeder .extended_lut = "off";
defparam \s_XREG~845feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~845feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N22
dffeas \s_XREG~845 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~845 .is_wysiwyg = "true";
defparam \s_XREG~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \s_XREG~877 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~877 .is_wysiwyg = "true";
defparam \s_XREG~877 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \s_XREG~909feeder (
// Equation(s):
// \s_XREG~909feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~909feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~909feeder .extended_lut = "off";
defparam \s_XREG~909feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~909feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N40
dffeas \s_XREG~909 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~909 .is_wysiwyg = "true";
defparam \s_XREG~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N38
dffeas \s_XREG~813 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~813 .is_wysiwyg = "true";
defparam \s_XREG~813 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \s_XREG~2186 (
// Equation(s):
// \s_XREG~2186_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~813_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~845_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~877_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\s_XREG~909_q ) # (\r1_address[2]~input_o ))))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~845_q ),
	.datac(!\s_XREG~877_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~909_q ),
	.datag(!\s_XREG~813_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2186 .extended_lut = "on";
defparam \s_XREG~2186 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N32
dffeas \s_XREG~973 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~973 .is_wysiwyg = "true";
defparam \s_XREG~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \s_XREG~941 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~941 .is_wysiwyg = "true";
defparam \s_XREG~941 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \s_XREG~1186 (
// Equation(s):
// \s_XREG~1186_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2186_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2186_combout  & (\s_XREG~941_q )) # (\s_XREG~2186_combout  & ((\s_XREG~973_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2186_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2186_combout  & (((\s_XREG~1005_q )))) # (\s_XREG~2186_combout  & (\s_XREG~1037_q )))) ) )

	.dataa(!\s_XREG~1037_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1005_q ),
	.datad(!\s_XREG~2186_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~973_q ),
	.datag(!\s_XREG~941_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1186 .extended_lut = "on";
defparam \s_XREG~1186 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1186 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \s_XREG~525feeder (
// Equation(s):
// \s_XREG~525feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~525feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~525feeder .extended_lut = "off";
defparam \s_XREG~525feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~525feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N23
dffeas \s_XREG~525 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~525feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~525 .is_wysiwyg = "true";
defparam \s_XREG~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \s_XREG~493 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~493 .is_wysiwyg = "true";
defparam \s_XREG~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N8
dffeas \s_XREG~365 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~365 .is_wysiwyg = "true";
defparam \s_XREG~365 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \s_XREG~333feeder (
// Equation(s):
// \s_XREG~333feeder_combout  = \datain[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~333feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~333feeder .extended_lut = "off";
defparam \s_XREG~333feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~333feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N25
dffeas \s_XREG~333 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~333 .is_wysiwyg = "true";
defparam \s_XREG~333 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N51
cyclonev_lcell_comb \s_XREG~397feeder (
// Equation(s):
// \s_XREG~397feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~397feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~397feeder .extended_lut = "off";
defparam \s_XREG~397feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~397feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N53
dffeas \s_XREG~397 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~397feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~397 .is_wysiwyg = "true";
defparam \s_XREG~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N50
dffeas \s_XREG~301 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~301 .is_wysiwyg = "true";
defparam \s_XREG~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \s_XREG~2178 (
// Equation(s):
// \s_XREG~2178_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~301_q )) # (\r1_address[0]~input_o  & (((\s_XREG~333_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~365_q )) # (\r1_address[0]~input_o  & (((\s_XREG~397_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~365_q ),
	.datad(!\s_XREG~333_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~397_q ),
	.datag(!\s_XREG~301_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2178 .extended_lut = "on";
defparam \s_XREG~2178 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N45
cyclonev_lcell_comb \s_XREG~461feeder (
// Equation(s):
// \s_XREG~461feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~461feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~461feeder .extended_lut = "off";
defparam \s_XREG~461feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~461feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N47
dffeas \s_XREG~461 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~461 .is_wysiwyg = "true";
defparam \s_XREG~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N38
dffeas \s_XREG~429 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~429 .is_wysiwyg = "true";
defparam \s_XREG~429 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \s_XREG~1178 (
// Equation(s):
// \s_XREG~1178_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2178_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2178_combout  & (\s_XREG~429_q )) # (\s_XREG~2178_combout  & ((\s_XREG~461_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2178_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2178_combout  & (((\s_XREG~493_q )))) # (\s_XREG~2178_combout  & (\s_XREG~525_q )))) ) )

	.dataa(!\s_XREG~525_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~493_q ),
	.datad(!\s_XREG~2178_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~461_q ),
	.datag(!\s_XREG~429_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1178 .extended_lut = "on";
defparam \s_XREG~1178 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \s_XREG~109 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~109 .is_wysiwyg = "true";
defparam \s_XREG~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \s_XREG~141 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~141 .is_wysiwyg = "true";
defparam \s_XREG~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \s_XREG~77feeder (
// Equation(s):
// \s_XREG~77feeder_combout  = ( \datain[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~77feeder .extended_lut = "off";
defparam \s_XREG~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N49
dffeas \s_XREG~77 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~77 .is_wysiwyg = "true";
defparam \s_XREG~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \s_XREG~2177 (
// Equation(s):
// \s_XREG~2177_combout  = ( \s_XREG~141_q  & ( \s_XREG~77_q  & ( ((\s_XREG~109_q  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~141_q  & ( \s_XREG~77_q  & ( (!\r1_address[0]~input_o  & (\s_XREG~109_q 
//  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o ) # (\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~141_q  & ( !\s_XREG~77_q  & ( (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & 
// ((\r1_address[0]~input_o ) # (\s_XREG~109_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~141_q  & ( !\s_XREG~77_q  & ( (!\r1_address[0]~input_o  & (\s_XREG~109_q  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o 
// ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\s_XREG~109_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~141_q ),
	.dataf(!\s_XREG~77_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2177 .extended_lut = "off";
defparam \s_XREG~2177 .lut_mask = 64'h0343037333433373;
defparam \s_XREG~2177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N2
dffeas \s_XREG~237 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~237 .is_wysiwyg = "true";
defparam \s_XREG~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \s_XREG~269 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~269 .is_wysiwyg = "true";
defparam \s_XREG~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N31
dffeas \s_XREG~205 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~205 .is_wysiwyg = "true";
defparam \s_XREG~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N32
dffeas \s_XREG~173 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~173 .is_wysiwyg = "true";
defparam \s_XREG~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \s_XREG~1174 (
// Equation(s):
// \s_XREG~1174_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2177_combout  & (\r1_address[2]~input_o  & (\s_XREG~173_q ))) # (\s_XREG~2177_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~205_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2177_combout  & (\r1_address[2]~input_o  & (\s_XREG~237_q ))) # (\s_XREG~2177_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~269_q ))))) ) )

	.dataa(!\s_XREG~2177_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~237_q ),
	.datad(!\s_XREG~269_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~205_q ),
	.datag(!\s_XREG~173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1174 .extended_lut = "on";
defparam \s_XREG~1174 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \r1~96 (
// Equation(s):
// \r1~96_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1174_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1178_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1182_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1186_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\r1_address[3]~input_o ),
	.datac(!\s_XREG~1182_combout ),
	.datad(!\s_XREG~1186_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1178_combout ),
	.datag(!\s_XREG~1174_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~96 .extended_lut = "on";
defparam \r1~96 .lut_mask = 64'h0808082A2A2A082A;
defparam \r1~96 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \datain[8]~input (
	.i(datain[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[8]~input_o ));
// synopsys translate_off
defparam \datain[8]~input .bus_hold = "false";
defparam \datain[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N27
cyclonev_lcell_comb \s_XREG~526feeder (
// Equation(s):
// \s_XREG~526feeder_combout  = \datain[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~526feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~526feeder .extended_lut = "off";
defparam \s_XREG~526feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~526feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N29
dffeas \s_XREG~526 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~526feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~526 .is_wysiwyg = "true";
defparam \s_XREG~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \s_XREG~334feeder (
// Equation(s):
// \s_XREG~334feeder_combout  = \datain[8]~input_o 

	.dataa(!\datain[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~334feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~334feeder .extended_lut = "off";
defparam \s_XREG~334feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~334feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N23
dffeas \s_XREG~334 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~334 .is_wysiwyg = "true";
defparam \s_XREG~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N38
dffeas \s_XREG~366 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~366 .is_wysiwyg = "true";
defparam \s_XREG~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N49
dffeas \s_XREG~398 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~398 .is_wysiwyg = "true";
defparam \s_XREG~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N14
dffeas \s_XREG~302 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~302 .is_wysiwyg = "true";
defparam \s_XREG~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \s_XREG~2191 (
// Equation(s):
// \s_XREG~2191_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~302_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~334_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (\s_XREG~366_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~398_q ))))) ) )

	.dataa(!\s_XREG~334_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~366_q ),
	.datad(!\s_XREG~398_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~302_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2191 .extended_lut = "on";
defparam \s_XREG~2191 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N38
dffeas \s_XREG~494 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~494 .is_wysiwyg = "true";
defparam \s_XREG~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \s_XREG~462 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~462 .is_wysiwyg = "true";
defparam \s_XREG~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N14
dffeas \s_XREG~430 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~430 .is_wysiwyg = "true";
defparam \s_XREG~430 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \s_XREG~1194 (
// Equation(s):
// \s_XREG~1194_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2191_combout  & (\s_XREG~430_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2191_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~462_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2191_combout  & (((\s_XREG~494_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2191_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~526_q ))) ) )

	.dataa(!\s_XREG~526_q ),
	.datab(!\s_XREG~2191_combout ),
	.datac(!\s_XREG~494_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~462_q ),
	.datag(!\s_XREG~430_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1194 .extended_lut = "on";
defparam \s_XREG~1194 .lut_mask = 64'h330C331D333F331D;
defparam \s_XREG~1194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \s_XREG~782feeder (
// Equation(s):
// \s_XREG~782feeder_combout  = \datain[8]~input_o 

	.dataa(gnd),
	.datab(!\datain[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~782feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~782feeder .extended_lut = "off";
defparam \s_XREG~782feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~782feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N20
dffeas \s_XREG~782 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~782 .is_wysiwyg = "true";
defparam \s_XREG~782 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N17
dffeas \s_XREG~750 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~750 .is_wysiwyg = "true";
defparam \s_XREG~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N8
dffeas \s_XREG~622 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~622 .is_wysiwyg = "true";
defparam \s_XREG~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N25
dffeas \s_XREG~654 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~654 .is_wysiwyg = "true";
defparam \s_XREG~654 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N45
cyclonev_lcell_comb \s_XREG~590feeder (
// Equation(s):
// \s_XREG~590feeder_combout  = ( \datain[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~590feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~590feeder .extended_lut = "off";
defparam \s_XREG~590feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~590feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N47
dffeas \s_XREG~590 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~590 .is_wysiwyg = "true";
defparam \s_XREG~590 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N44
dffeas \s_XREG~558 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~558 .is_wysiwyg = "true";
defparam \s_XREG~558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N42
cyclonev_lcell_comb \s_XREG~2195 (
// Equation(s):
// \s_XREG~2195_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~558_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~590_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~622_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~654_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~622_q ),
	.datad(!\s_XREG~654_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~590_q ),
	.datag(!\s_XREG~558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2195 .extended_lut = "on";
defparam \s_XREG~2195 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2195 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N51
cyclonev_lcell_comb \s_XREG~718feeder (
// Equation(s):
// \s_XREG~718feeder_combout  = ( \datain[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~718feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~718feeder .extended_lut = "off";
defparam \s_XREG~718feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~718feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N53
dffeas \s_XREG~718 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~718 .is_wysiwyg = "true";
defparam \s_XREG~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N2
dffeas \s_XREG~686 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~686 .is_wysiwyg = "true";
defparam \s_XREG~686 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \s_XREG~1198 (
// Equation(s):
// \s_XREG~1198_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2195_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2195_combout  & (\s_XREG~686_q )) # (\s_XREG~2195_combout  & ((\s_XREG~718_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2195_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2195_combout  & (((\s_XREG~750_q )))) # (\s_XREG~2195_combout  & (\s_XREG~782_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~782_q ),
	.datac(!\s_XREG~750_q ),
	.datad(!\s_XREG~2195_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~718_q ),
	.datag(!\s_XREG~686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1198 .extended_lut = "on";
defparam \s_XREG~1198 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \s_XREG~974feeder (
// Equation(s):
// \s_XREG~974feeder_combout  = ( \datain[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~974feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~974feeder .extended_lut = "off";
defparam \s_XREG~974feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~974feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N32
dffeas \s_XREG~974 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~974feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~974 .is_wysiwyg = "true";
defparam \s_XREG~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \s_XREG~1038 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1038 .is_wysiwyg = "true";
defparam \s_XREG~1038 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N56
dffeas \s_XREG~1006 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1006 .is_wysiwyg = "true";
defparam \s_XREG~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N56
dffeas \s_XREG~878 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~878 .is_wysiwyg = "true";
defparam \s_XREG~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N25
dffeas \s_XREG~846 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~846 .is_wysiwyg = "true";
defparam \s_XREG~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N17
dffeas \s_XREG~910 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~910 .is_wysiwyg = "true";
defparam \s_XREG~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N35
dffeas \s_XREG~814 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~814 .is_wysiwyg = "true";
defparam \s_XREG~814 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N33
cyclonev_lcell_comb \s_XREG~2199 (
// Equation(s):
// \s_XREG~2199_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~814_q )) # (\r1_address[0]~input_o  & (((\s_XREG~846_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~878_q )) # (\r1_address[0]~input_o  & (((\s_XREG~910_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~878_q ),
	.datad(!\s_XREG~846_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~910_q ),
	.datag(!\s_XREG~814_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2199 .extended_lut = "on";
defparam \s_XREG~2199 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N38
dffeas \s_XREG~942 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~942 .is_wysiwyg = "true";
defparam \s_XREG~942 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \s_XREG~1202 (
// Equation(s):
// \s_XREG~1202_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2199_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2199_combout  & ((\s_XREG~942_q ))) # (\s_XREG~2199_combout  & (\s_XREG~974_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2199_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2199_combout  & ((\s_XREG~1006_q ))) # (\s_XREG~2199_combout  & (\s_XREG~1038_q ))))) ) )

	.dataa(!\s_XREG~974_q ),
	.datab(!\s_XREG~1038_q ),
	.datac(!\s_XREG~1006_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2199_combout ),
	.datag(!\s_XREG~942_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1202 .extended_lut = "on";
defparam \s_XREG~1202 .lut_mask = 64'h000F000FFF55FF33;
defparam \s_XREG~1202 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \s_XREG~206feeder (
// Equation(s):
// \s_XREG~206feeder_combout  = \datain[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~206feeder .extended_lut = "off";
defparam \s_XREG~206feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N50
dffeas \s_XREG~206 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~206 .is_wysiwyg = "true";
defparam \s_XREG~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N44
dffeas \s_XREG~238 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~238 .is_wysiwyg = "true";
defparam \s_XREG~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N32
dffeas \s_XREG~270 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~270 .is_wysiwyg = "true";
defparam \s_XREG~270 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \s_XREG~78feeder (
// Equation(s):
// \s_XREG~78feeder_combout  = ( \datain[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~78feeder .extended_lut = "off";
defparam \s_XREG~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N52
dffeas \s_XREG~78 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~78 .is_wysiwyg = "true";
defparam \s_XREG~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N14
dffeas \s_XREG~142 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~142 .is_wysiwyg = "true";
defparam \s_XREG~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N50
dffeas \s_XREG~110 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~110 .is_wysiwyg = "true";
defparam \s_XREG~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \s_XREG~2190 (
// Equation(s):
// \s_XREG~2190_combout  = ( \s_XREG~142_q  & ( \s_XREG~110_q  & ( (!\r1_address[2]~input_o  & (((\r1_address[0]~input_o  & \s_XREG~78_q )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~142_q  & ( 
// \s_XREG~110_q  & ( (!\r1_address[0]~input_o  & (((!\r1_address[2]~input_o  & \r1_address[1]~input_o )))) # (\r1_address[0]~input_o  & (((\s_XREG~78_q  & !\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) ) # ( \s_XREG~142_q  & ( !\s_XREG~110_q  
// & ( (\r1_address[0]~input_o  & (((\r1_address[1]~input_o ) # (\r1_address[2]~input_o )) # (\s_XREG~78_q ))) ) ) ) # ( !\s_XREG~142_q  & ( !\s_XREG~110_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~78_q  & !\r1_address[1]~input_o )) # 
// (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~78_q ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~142_q ),
	.dataf(!\s_XREG~110_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2190 .extended_lut = "off";
defparam \s_XREG~2190 .lut_mask = 64'h1505155515A515F5;
defparam \s_XREG~2190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N2
dffeas \s_XREG~174 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~174 .is_wysiwyg = "true";
defparam \s_XREG~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \s_XREG~1190 (
// Equation(s):
// \s_XREG~1190_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2190_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2190_combout  & ((\s_XREG~174_q ))) # (\s_XREG~2190_combout  & (\s_XREG~206_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2190_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2190_combout  & (\s_XREG~238_q )) # (\s_XREG~2190_combout  & ((\s_XREG~270_q )))))) ) )

	.dataa(!\s_XREG~206_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~238_q ),
	.datad(!\s_XREG~270_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2190_combout ),
	.datag(!\s_XREG~174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1190 .extended_lut = "on";
defparam \s_XREG~1190 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \r1~92 (
// Equation(s):
// \r1~92_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (((\s_XREG~1190_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1194_combout )))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1198_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1202_combout )))))) ) )

	.dataa(!\s_XREG~1194_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1198_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1202_combout ),
	.datag(!\s_XREG~1190_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~92 .extended_lut = "on";
defparam \r1~92 .lut_mask = 64'h0C440C000C440CCC;
defparam \r1~92 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \datain[9]~input (
	.i(datain[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[9]~input_o ));
// synopsys translate_off
defparam \datain[9]~input .bus_hold = "false";
defparam \datain[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N51
cyclonev_lcell_comb \s_XREG~783feeder (
// Equation(s):
// \s_XREG~783feeder_combout  = ( \datain[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~783feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~783feeder .extended_lut = "off";
defparam \s_XREG~783feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~783feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N53
dffeas \s_XREG~783 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~783 .is_wysiwyg = "true";
defparam \s_XREG~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N2
dffeas \s_XREG~751 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~751 .is_wysiwyg = "true";
defparam \s_XREG~751 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \s_XREG~719feeder (
// Equation(s):
// \s_XREG~719feeder_combout  = ( \datain[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~719feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~719feeder .extended_lut = "off";
defparam \s_XREG~719feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~719feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N7
dffeas \s_XREG~719 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~719 .is_wysiwyg = "true";
defparam \s_XREG~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N29
dffeas \s_XREG~655 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~655 .is_wysiwyg = "true";
defparam \s_XREG~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N2
dffeas \s_XREG~623 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~623 .is_wysiwyg = "true";
defparam \s_XREG~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N11
dffeas \s_XREG~591 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~591 .is_wysiwyg = "true";
defparam \s_XREG~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N38
dffeas \s_XREG~559 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~559 .is_wysiwyg = "true";
defparam \s_XREG~559 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \s_XREG~2208 (
// Equation(s):
// \s_XREG~2208_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~559_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~591_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~623_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~655_q ))) ) )

	.dataa(!\s_XREG~655_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~623_q ),
	.datad(!\s_XREG~591_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2208 .extended_lut = "on";
defparam \s_XREG~2208 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N8
dffeas \s_XREG~687 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~687 .is_wysiwyg = "true";
defparam \s_XREG~687 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N6
cyclonev_lcell_comb \s_XREG~1214 (
// Equation(s):
// \s_XREG~1214_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2208_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2208_combout  & (\s_XREG~687_q )) # (\s_XREG~2208_combout  & ((\s_XREG~719_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2208_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2208_combout  & ((\s_XREG~751_q ))) # (\s_XREG~2208_combout  & (\s_XREG~783_q ))))) ) )

	.dataa(!\s_XREG~783_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~751_q ),
	.datad(!\s_XREG~719_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2208_combout ),
	.datag(!\s_XREG~687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1214 .extended_lut = "on";
defparam \s_XREG~1214 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N2
dffeas \s_XREG~527 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~527 .is_wysiwyg = "true";
defparam \s_XREG~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N56
dffeas \s_XREG~495 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~495 .is_wysiwyg = "true";
defparam \s_XREG~495 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N15
cyclonev_lcell_comb \s_XREG~463feeder (
// Equation(s):
// \s_XREG~463feeder_combout  = ( \datain[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~463feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~463feeder .extended_lut = "off";
defparam \s_XREG~463feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~463feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N17
dffeas \s_XREG~463 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~463 .is_wysiwyg = "true";
defparam \s_XREG~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N22
dffeas \s_XREG~399 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~399 .is_wysiwyg = "true";
defparam \s_XREG~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \s_XREG~367 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~367 .is_wysiwyg = "true";
defparam \s_XREG~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \s_XREG~335 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~335 .is_wysiwyg = "true";
defparam \s_XREG~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \s_XREG~303 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~303 .is_wysiwyg = "true";
defparam \s_XREG~303 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \s_XREG~2204 (
// Equation(s):
// \s_XREG~2204_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~303_q )) # (\r1_address[0]~input_o  & ((\s_XREG~335_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~367_q )))) # (\r1_address[0]~input_o  & (\s_XREG~399_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~399_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~367_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~335_q ),
	.datag(!\s_XREG~303_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2204 .extended_lut = "on";
defparam \s_XREG~2204 .lut_mask = 64'h0C330C770CFF0C77;
defparam \s_XREG~2204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N38
dffeas \s_XREG~431 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~431 .is_wysiwyg = "true";
defparam \s_XREG~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \s_XREG~1210 (
// Equation(s):
// \s_XREG~1210_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2204_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2204_combout  & (\s_XREG~431_q )) # (\s_XREG~2204_combout  & ((\s_XREG~463_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2204_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2204_combout  & ((\s_XREG~495_q ))) # (\s_XREG~2204_combout  & (\s_XREG~527_q ))))) ) )

	.dataa(!\s_XREG~527_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~495_q ),
	.datad(!\s_XREG~463_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2204_combout ),
	.datag(!\s_XREG~431_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1210 .extended_lut = "on";
defparam \s_XREG~1210 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N51
cyclonev_lcell_comb \s_XREG~1039feeder (
// Equation(s):
// \s_XREG~1039feeder_combout  = ( \datain[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1039feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1039feeder .extended_lut = "off";
defparam \s_XREG~1039feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1039feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N53
dffeas \s_XREG~1039 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1039feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1039 .is_wysiwyg = "true";
defparam \s_XREG~1039 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N56
dffeas \s_XREG~1007 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1007 .is_wysiwyg = "true";
defparam \s_XREG~1007 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \s_XREG~975feeder (
// Equation(s):
// \s_XREG~975feeder_combout  = ( \datain[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~975feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~975feeder .extended_lut = "off";
defparam \s_XREG~975feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~975feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N14
dffeas \s_XREG~975 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~975 .is_wysiwyg = "true";
defparam \s_XREG~975 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \s_XREG~847feeder (
// Equation(s):
// \s_XREG~847feeder_combout  = \datain[9]~input_o 

	.dataa(gnd),
	.datab(!\datain[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~847feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~847feeder .extended_lut = "off";
defparam \s_XREG~847feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~847feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \s_XREG~847 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~847feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~847 .is_wysiwyg = "true";
defparam \s_XREG~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N49
dffeas \s_XREG~911 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~911 .is_wysiwyg = "true";
defparam \s_XREG~911 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \s_XREG~879 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~879 .is_wysiwyg = "true";
defparam \s_XREG~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \s_XREG~815 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~815 .is_wysiwyg = "true";
defparam \s_XREG~815 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \s_XREG~2212 (
// Equation(s):
// \s_XREG~2212_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (((\s_XREG~815_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~847_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (((\s_XREG~879_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~911_q )))) ) )

	.dataa(!\s_XREG~847_q ),
	.datab(!\s_XREG~911_q ),
	.datac(!\s_XREG~879_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~815_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2212 .extended_lut = "on";
defparam \s_XREG~2212 .lut_mask = 64'h0F550F3300FF00FF;
defparam \s_XREG~2212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N8
dffeas \s_XREG~943 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~943 .is_wysiwyg = "true";
defparam \s_XREG~943 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \s_XREG~1218 (
// Equation(s):
// \s_XREG~1218_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2212_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2212_combout  & (\s_XREG~943_q )) # (\s_XREG~2212_combout  & ((\s_XREG~975_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2212_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2212_combout  & ((\s_XREG~1007_q ))) # (\s_XREG~2212_combout  & (\s_XREG~1039_q ))))) ) )

	.dataa(!\s_XREG~1039_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1007_q ),
	.datad(!\s_XREG~975_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2212_combout ),
	.datag(!\s_XREG~943_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1218 .extended_lut = "on";
defparam \s_XREG~1218 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \s_XREG~271feeder (
// Equation(s):
// \s_XREG~271feeder_combout  = ( \datain[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~271feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~271feeder .extended_lut = "off";
defparam \s_XREG~271feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~271feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \s_XREG~271 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~271 .is_wysiwyg = "true";
defparam \s_XREG~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N14
dffeas \s_XREG~239 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~239 .is_wysiwyg = "true";
defparam \s_XREG~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N17
dffeas \s_XREG~79 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~79 .is_wysiwyg = "true";
defparam \s_XREG~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N26
dffeas \s_XREG~143 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~143 .is_wysiwyg = "true";
defparam \s_XREG~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N31
dffeas \s_XREG~111 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~111 .is_wysiwyg = "true";
defparam \s_XREG~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \s_XREG~2203 (
// Equation(s):
// \s_XREG~2203_combout  = ( \s_XREG~143_q  & ( \s_XREG~111_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~79_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~143_q  & 
// ( \s_XREG~111_q  & ( (!\r1_address[0]~input_o  & (((!\r1_address[2]~input_o  & \r1_address[1]~input_o )))) # (\r1_address[0]~input_o  & (((\s_XREG~79_q  & !\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) ) # ( \s_XREG~143_q  & ( !\s_XREG~111_q 
//  & ( (\r1_address[0]~input_o  & (((\r1_address[1]~input_o ) # (\r1_address[2]~input_o )) # (\s_XREG~79_q ))) ) ) ) # ( !\s_XREG~143_q  & ( !\s_XREG~111_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~79_q  & !\r1_address[1]~input_o )) # 
// (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~79_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~143_q ),
	.dataf(!\s_XREG~111_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2203 .extended_lut = "off";
defparam \s_XREG~2203 .lut_mask = 64'h1303133313C313F3;
defparam \s_XREG~2203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \s_XREG~207feeder (
// Equation(s):
// \s_XREG~207feeder_combout  = \datain[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~207feeder .extended_lut = "off";
defparam \s_XREG~207feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N7
dffeas \s_XREG~207 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~207 .is_wysiwyg = "true";
defparam \s_XREG~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \s_XREG~175 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~175 .is_wysiwyg = "true";
defparam \s_XREG~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \s_XREG~1206 (
// Equation(s):
// \s_XREG~1206_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2203_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2203_combout  & (\s_XREG~175_q )) # (\s_XREG~2203_combout  & ((\s_XREG~207_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2203_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2203_combout  & (((\s_XREG~239_q )))) # (\s_XREG~2203_combout  & (\s_XREG~271_q )))) ) )

	.dataa(!\s_XREG~271_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~239_q ),
	.datad(!\s_XREG~2203_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~207_q ),
	.datag(!\s_XREG~175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1206 .extended_lut = "on";
defparam \s_XREG~1206 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \r1~88 (
// Equation(s):
// \r1~88_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1206_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1210_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1214_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1218_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1214_combout ),
	.datad(!\s_XREG~1210_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1218_combout ),
	.datag(!\s_XREG~1206_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~88 .extended_lut = "on";
defparam \r1~88 .lut_mask = 64'h084C0808084C4C4C;
defparam \r1~88 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \datain[10]~input (
	.i(datain[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[10]~input_o ));
// synopsys translate_off
defparam \datain[10]~input .bus_hold = "false";
defparam \datain[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y3_N38
dffeas \s_XREG~848 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~848 .is_wysiwyg = "true";
defparam \s_XREG~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N44
dffeas \s_XREG~880 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~880 .is_wysiwyg = "true";
defparam \s_XREG~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N11
dffeas \s_XREG~912 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~912 .is_wysiwyg = "true";
defparam \s_XREG~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N2
dffeas \s_XREG~816 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~816 .is_wysiwyg = "true";
defparam \s_XREG~816 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N0
cyclonev_lcell_comb \s_XREG~2225 (
// Equation(s):
// \s_XREG~2225_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~816_q ))) # (\r1_address[0]~input_o  & (\s_XREG~848_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & (\s_XREG~880_q )) # (\r1_address[0]~input_o  & ((\s_XREG~912_q )))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~848_q ),
	.datac(!\s_XREG~880_q ),
	.datad(!\s_XREG~912_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~816_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2225 .extended_lut = "on";
defparam \s_XREG~2225 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \s_XREG~2225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N20
dffeas \s_XREG~1008 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1008 .is_wysiwyg = "true";
defparam \s_XREG~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N28
dffeas \s_XREG~1040 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1040 .is_wysiwyg = "true";
defparam \s_XREG~1040 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N9
cyclonev_lcell_comb \s_XREG~976feeder (
// Equation(s):
// \s_XREG~976feeder_combout  = ( \datain[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~976feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~976feeder .extended_lut = "off";
defparam \s_XREG~976feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~976feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N11
dffeas \s_XREG~976 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~976 .is_wysiwyg = "true";
defparam \s_XREG~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N32
dffeas \s_XREG~944 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~944 .is_wysiwyg = "true";
defparam \s_XREG~944 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \s_XREG~1234 (
// Equation(s):
// \s_XREG~1234_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2225_combout  & (\r1_address[2]~input_o  & (\s_XREG~944_q ))) # (\s_XREG~2225_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~976_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2225_combout  & (\r1_address[2]~input_o  & (\s_XREG~1008_q ))) # (\s_XREG~2225_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~1040_q ))))) ) )

	.dataa(!\s_XREG~2225_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1008_q ),
	.datad(!\s_XREG~1040_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~976_q ),
	.datag(!\s_XREG~944_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1234 .extended_lut = "on";
defparam \s_XREG~1234 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1234 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \s_XREG~592feeder (
// Equation(s):
// \s_XREG~592feeder_combout  = ( \datain[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~592feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~592feeder .extended_lut = "off";
defparam \s_XREG~592feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~592feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N49
dffeas \s_XREG~592 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~592 .is_wysiwyg = "true";
defparam \s_XREG~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N40
dffeas \s_XREG~656 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~656 .is_wysiwyg = "true";
defparam \s_XREG~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N32
dffeas \s_XREG~624 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~624 .is_wysiwyg = "true";
defparam \s_XREG~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N44
dffeas \s_XREG~560 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~560 .is_wysiwyg = "true";
defparam \s_XREG~560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \s_XREG~2221 (
// Equation(s):
// \s_XREG~2221_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (((\s_XREG~560_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~592_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (((\s_XREG~624_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~656_q )))) ) )

	.dataa(!\s_XREG~592_q ),
	.datab(!\s_XREG~656_q ),
	.datac(!\s_XREG~624_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2221 .extended_lut = "on";
defparam \s_XREG~2221 .lut_mask = 64'h0F550F3300FF00FF;
defparam \s_XREG~2221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \s_XREG~752 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~752 .is_wysiwyg = "true";
defparam \s_XREG~752 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N45
cyclonev_lcell_comb \s_XREG~784feeder (
// Equation(s):
// \s_XREG~784feeder_combout  = ( \datain[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~784feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~784feeder .extended_lut = "off";
defparam \s_XREG~784feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~784feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N46
dffeas \s_XREG~784 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~784 .is_wysiwyg = "true";
defparam \s_XREG~784 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \s_XREG~720feeder (
// Equation(s):
// \s_XREG~720feeder_combout  = ( \datain[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~720feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~720feeder .extended_lut = "off";
defparam \s_XREG~720feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~720feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N40
dffeas \s_XREG~720 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~720 .is_wysiwyg = "true";
defparam \s_XREG~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N2
dffeas \s_XREG~688 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~688 .is_wysiwyg = "true";
defparam \s_XREG~688 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N0
cyclonev_lcell_comb \s_XREG~1230 (
// Equation(s):
// \s_XREG~1230_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2221_combout  & (\r1_address[2]~input_o  & (\s_XREG~688_q ))) # (\s_XREG~2221_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~720_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2221_combout  & (\r1_address[2]~input_o  & (\s_XREG~752_q ))) # (\s_XREG~2221_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~784_q ))))) ) )

	.dataa(!\s_XREG~2221_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~752_q ),
	.datad(!\s_XREG~784_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~720_q ),
	.datag(!\s_XREG~688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1230 .extended_lut = "on";
defparam \s_XREG~1230 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N45
cyclonev_lcell_comb \s_XREG~528feeder (
// Equation(s):
// \s_XREG~528feeder_combout  = \datain[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~528feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~528feeder .extended_lut = "off";
defparam \s_XREG~528feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~528feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N47
dffeas \s_XREG~528 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~528feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~528 .is_wysiwyg = "true";
defparam \s_XREG~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \s_XREG~496 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~496 .is_wysiwyg = "true";
defparam \s_XREG~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N55
dffeas \s_XREG~336 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~336 .is_wysiwyg = "true";
defparam \s_XREG~336 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \s_XREG~400feeder (
// Equation(s):
// \s_XREG~400feeder_combout  = \datain[10]~input_o 

	.dataa(gnd),
	.datab(!\datain[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~400feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~400feeder .extended_lut = "off";
defparam \s_XREG~400feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~400feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N31
dffeas \s_XREG~400 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~400 .is_wysiwyg = "true";
defparam \s_XREG~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \s_XREG~368 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~368 .is_wysiwyg = "true";
defparam \s_XREG~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N14
dffeas \s_XREG~304 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~304 .is_wysiwyg = "true";
defparam \s_XREG~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \s_XREG~2217 (
// Equation(s):
// \s_XREG~2217_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & ((\s_XREG~304_q ))) # (\r1_address[0]~input_o  & (\s_XREG~336_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & ((\s_XREG~368_q ))) # (\r1_address[0]~input_o  & (\s_XREG~400_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~336_q ),
	.datab(!\s_XREG~400_q ),
	.datac(!\s_XREG~368_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~304_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2217 .extended_lut = "on";
defparam \s_XREG~2217 .lut_mask = 64'h0F000F0055FF33FF;
defparam \s_XREG~2217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N26
dffeas \s_XREG~464 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~464 .is_wysiwyg = "true";
defparam \s_XREG~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N32
dffeas \s_XREG~432 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~432 .is_wysiwyg = "true";
defparam \s_XREG~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \s_XREG~1226 (
// Equation(s):
// \s_XREG~1226_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2217_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2217_combout  & (\s_XREG~432_q )) # (\s_XREG~2217_combout  & ((\s_XREG~464_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2217_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2217_combout  & (((\s_XREG~496_q )))) # (\s_XREG~2217_combout  & (\s_XREG~528_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~528_q ),
	.datac(!\s_XREG~496_q ),
	.datad(!\s_XREG~2217_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~464_q ),
	.datag(!\s_XREG~432_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1226 .extended_lut = "on";
defparam \s_XREG~1226 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N39
cyclonev_lcell_comb \s_XREG~80feeder (
// Equation(s):
// \s_XREG~80feeder_combout  = ( \datain[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~80feeder .extended_lut = "off";
defparam \s_XREG~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N41
dffeas \s_XREG~80 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~80 .is_wysiwyg = "true";
defparam \s_XREG~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N44
dffeas \s_XREG~144 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~144 .is_wysiwyg = "true";
defparam \s_XREG~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N53
dffeas \s_XREG~112 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~112 .is_wysiwyg = "true";
defparam \s_XREG~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N42
cyclonev_lcell_comb \s_XREG~2216 (
// Equation(s):
// \s_XREG~2216_combout  = ( \s_XREG~144_q  & ( \s_XREG~112_q  & ( (!\r1_address[2]~input_o  & (((\r1_address[0]~input_o  & \s_XREG~80_q )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~144_q  & ( 
// \s_XREG~112_q  & ( (!\r1_address[0]~input_o  & (\r1_address[1]~input_o  & (!\r1_address[2]~input_o ))) # (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o  & \s_XREG~80_q )) # (\r1_address[2]~input_o ))) ) ) ) # ( \s_XREG~144_q  & ( !\s_XREG~112_q  & 
// ( (\r1_address[0]~input_o  & (((\s_XREG~80_q ) # (\r1_address[2]~input_o )) # (\r1_address[1]~input_o ))) ) ) ) # ( !\s_XREG~144_q  & ( !\s_XREG~112_q  & ( (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o  & \s_XREG~80_q )) # (\r1_address[2]~input_o 
// ))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\s_XREG~80_q ),
	.datae(!\s_XREG~144_q ),
	.dataf(!\s_XREG~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2216 .extended_lut = "off";
defparam \s_XREG~2216 .lut_mask = 64'h0545155525653575;
defparam \s_XREG~2216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N2
dffeas \s_XREG~240 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~240 .is_wysiwyg = "true";
defparam \s_XREG~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \s_XREG~272 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~272 .is_wysiwyg = "true";
defparam \s_XREG~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N46
dffeas \s_XREG~208 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~208 .is_wysiwyg = "true";
defparam \s_XREG~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \s_XREG~176 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~176 .is_wysiwyg = "true";
defparam \s_XREG~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \s_XREG~1222 (
// Equation(s):
// \s_XREG~1222_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2216_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2216_combout  & (\s_XREG~176_q )) # (\s_XREG~2216_combout  & (((\s_XREG~208_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2216_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2216_combout  & (\s_XREG~240_q )) # (\s_XREG~2216_combout  & (((\s_XREG~272_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2216_combout ),
	.datac(!\s_XREG~240_q ),
	.datad(!\s_XREG~272_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~208_q ),
	.datag(!\s_XREG~176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1222 .extended_lut = "on";
defparam \s_XREG~1222 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \r1~84 (
// Equation(s):
// \r1~84_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1222_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1226_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// (((!\r1_address[3]~input_o  & ((\s_XREG~1230_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1234_combout ))))) ) )

	.dataa(!\s_XREG~1234_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1230_combout ),
	.datad(!\s_XREG~1226_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\r1_address[3]~input_o ),
	.datag(!\s_XREG~1222_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~84 .extended_lut = "on";
defparam \r1~84 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \r1~84 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \datain[11]~input (
	.i(datain[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[11]~input_o ));
// synopsys translate_off
defparam \datain[11]~input .bus_hold = "false";
defparam \datain[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y4_N53
dffeas \s_XREG~465 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~465 .is_wysiwyg = "true";
defparam \s_XREG~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N58
dffeas \s_XREG~529 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~529 .is_wysiwyg = "true";
defparam \s_XREG~529 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N2
dffeas \s_XREG~497 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~497 .is_wysiwyg = "true";
defparam \s_XREG~497 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \s_XREG~337feeder (
// Equation(s):
// \s_XREG~337feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~337feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~337feeder .extended_lut = "off";
defparam \s_XREG~337feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~337feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N37
dffeas \s_XREG~337 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~337 .is_wysiwyg = "true";
defparam \s_XREG~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N32
dffeas \s_XREG~369 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~369 .is_wysiwyg = "true";
defparam \s_XREG~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N32
dffeas \s_XREG~401 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~401 .is_wysiwyg = "true";
defparam \s_XREG~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N44
dffeas \s_XREG~305 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~305 .is_wysiwyg = "true";
defparam \s_XREG~305 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \s_XREG~2230 (
// Equation(s):
// \s_XREG~2230_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~305_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~337_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~369_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ) # (\s_XREG~401_q ))))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~337_q ),
	.datac(!\s_XREG~369_q ),
	.datad(!\s_XREG~401_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~305_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2230 .extended_lut = "on";
defparam \s_XREG~2230 .lut_mask = 64'h1B1B0A5F55555555;
defparam \s_XREG~2230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N53
dffeas \s_XREG~433 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~433 .is_wysiwyg = "true";
defparam \s_XREG~433 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N51
cyclonev_lcell_comb \s_XREG~1242 (
// Equation(s):
// \s_XREG~1242_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2230_combout  & (((\s_XREG~433_q  & \r1_address[2]~input_o )))) # (\s_XREG~2230_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~465_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2230_combout  & (((\s_XREG~497_q  & \r1_address[2]~input_o )))) # (\s_XREG~2230_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~529_q )))) ) )

	.dataa(!\s_XREG~465_q ),
	.datab(!\s_XREG~529_q ),
	.datac(!\s_XREG~497_q ),
	.datad(!\s_XREG~2230_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~433_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1242 .extended_lut = "on";
defparam \s_XREG~1242 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \s_XREG~785feeder (
// Equation(s):
// \s_XREG~785feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~785feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~785feeder .extended_lut = "off";
defparam \s_XREG~785feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~785feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N35
dffeas \s_XREG~785 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~785 .is_wysiwyg = "true";
defparam \s_XREG~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N8
dffeas \s_XREG~753 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~753 .is_wysiwyg = "true";
defparam \s_XREG~753 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N51
cyclonev_lcell_comb \s_XREG~721feeder (
// Equation(s):
// \s_XREG~721feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~721feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~721feeder .extended_lut = "off";
defparam \s_XREG~721feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~721feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N53
dffeas \s_XREG~721 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~721 .is_wysiwyg = "true";
defparam \s_XREG~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N44
dffeas \s_XREG~625 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~625 .is_wysiwyg = "true";
defparam \s_XREG~625 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N6
cyclonev_lcell_comb \s_XREG~593feeder (
// Equation(s):
// \s_XREG~593feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~593feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~593feeder .extended_lut = "off";
defparam \s_XREG~593feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~593feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N8
dffeas \s_XREG~593 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~593 .is_wysiwyg = "true";
defparam \s_XREG~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N44
dffeas \s_XREG~657 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~657 .is_wysiwyg = "true";
defparam \s_XREG~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N56
dffeas \s_XREG~561 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~561 .is_wysiwyg = "true";
defparam \s_XREG~561 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \s_XREG~2234 (
// Equation(s):
// \s_XREG~2234_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~561_q )) # (\r1_address[0]~input_o  & (((\s_XREG~593_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~625_q )) # (\r1_address[0]~input_o  & (((\s_XREG~657_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~625_q ),
	.datad(!\s_XREG~593_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~657_q ),
	.datag(!\s_XREG~561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2234 .extended_lut = "on";
defparam \s_XREG~2234 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N29
dffeas \s_XREG~689 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~689 .is_wysiwyg = "true";
defparam \s_XREG~689 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N27
cyclonev_lcell_comb \s_XREG~1246 (
// Equation(s):
// \s_XREG~1246_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2234_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2234_combout  & (\s_XREG~689_q )) # (\s_XREG~2234_combout  & ((\s_XREG~721_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2234_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2234_combout  & ((\s_XREG~753_q ))) # (\s_XREG~2234_combout  & (\s_XREG~785_q ))))) ) )

	.dataa(!\s_XREG~785_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~753_q ),
	.datad(!\s_XREG~721_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2234_combout ),
	.datag(!\s_XREG~689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1246 .extended_lut = "on";
defparam \s_XREG~1246 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N16
dffeas \s_XREG~913 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~913 .is_wysiwyg = "true";
defparam \s_XREG~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N32
dffeas \s_XREG~881 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~881 .is_wysiwyg = "true";
defparam \s_XREG~881 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \s_XREG~849feeder (
// Equation(s):
// \s_XREG~849feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~849feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~849feeder .extended_lut = "off";
defparam \s_XREG~849feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~849feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N40
dffeas \s_XREG~849 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~849feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~849 .is_wysiwyg = "true";
defparam \s_XREG~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \s_XREG~817 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~817 .is_wysiwyg = "true";
defparam \s_XREG~817 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \s_XREG~2238 (
// Equation(s):
// \s_XREG~2238_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~817_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\s_XREG~849_q ) # (\r1_address[2]~input_o ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~881_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~913_q ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~913_q ),
	.datac(!\s_XREG~881_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~849_q ),
	.datag(!\s_XREG~817_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2238 .extended_lut = "on";
defparam \s_XREG~2238 .lut_mask = 64'h0A551B555F551B55;
defparam \s_XREG~2238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N45
cyclonev_lcell_comb \s_XREG~977feeder (
// Equation(s):
// \s_XREG~977feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~977feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~977feeder .extended_lut = "off";
defparam \s_XREG~977feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~977feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N47
dffeas \s_XREG~977 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~977feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~977 .is_wysiwyg = "true";
defparam \s_XREG~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N56
dffeas \s_XREG~1009 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1009 .is_wysiwyg = "true";
defparam \s_XREG~1009 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \s_XREG~1041feeder (
// Equation(s):
// \s_XREG~1041feeder_combout  = \datain[11]~input_o 

	.dataa(gnd),
	.datab(!\datain[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1041feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1041feeder .extended_lut = "off";
defparam \s_XREG~1041feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~1041feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N49
dffeas \s_XREG~1041 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1041feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1041 .is_wysiwyg = "true";
defparam \s_XREG~1041 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N38
dffeas \s_XREG~945 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~945 .is_wysiwyg = "true";
defparam \s_XREG~945 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \s_XREG~1250 (
// Equation(s):
// \s_XREG~1250_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2238_combout  & (((\s_XREG~945_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2238_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~977_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2238_combout  & (((\s_XREG~1009_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2238_combout  & ((((!\r1_address[2]~input_o ) # (\s_XREG~1041_q ))))) ) )

	.dataa(!\s_XREG~2238_combout ),
	.datab(!\s_XREG~977_q ),
	.datac(!\s_XREG~1009_q ),
	.datad(!\s_XREG~1041_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~945_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1250 .extended_lut = "on";
defparam \s_XREG~1250 .lut_mask = 64'h555555551B1B0A5F;
defparam \s_XREG~1250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N36
cyclonev_lcell_comb \s_XREG~273feeder (
// Equation(s):
// \s_XREG~273feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~273feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~273feeder .extended_lut = "off";
defparam \s_XREG~273feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~273feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N37
dffeas \s_XREG~273 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~273 .is_wysiwyg = "true";
defparam \s_XREG~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N35
dffeas \s_XREG~241 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~241 .is_wysiwyg = "true";
defparam \s_XREG~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N54
cyclonev_lcell_comb \s_XREG~209feeder (
// Equation(s):
// \s_XREG~209feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~209feeder .extended_lut = "off";
defparam \s_XREG~209feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N55
dffeas \s_XREG~209 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~209 .is_wysiwyg = "true";
defparam \s_XREG~209 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \s_XREG~81feeder (
// Equation(s):
// \s_XREG~81feeder_combout  = ( \datain[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~81feeder .extended_lut = "off";
defparam \s_XREG~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N38
dffeas \s_XREG~81 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~81 .is_wysiwyg = "true";
defparam \s_XREG~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N29
dffeas \s_XREG~145 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~145 .is_wysiwyg = "true";
defparam \s_XREG~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \s_XREG~113 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~113 .is_wysiwyg = "true";
defparam \s_XREG~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \s_XREG~2229 (
// Equation(s):
// \s_XREG~2229_combout  = ( \s_XREG~145_q  & ( \s_XREG~113_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~81_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~145_q  & 
// ( \s_XREG~113_q  & ( (!\r1_address[2]~input_o  & ((!\r1_address[1]~input_o  & (\s_XREG~81_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o  & ((!\r1_address[0]~input_o ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( 
// \s_XREG~145_q  & ( !\s_XREG~113_q  & ( (\r1_address[0]~input_o  & (((\r1_address[1]~input_o ) # (\s_XREG~81_q )) # (\r1_address[2]~input_o ))) ) ) ) # ( !\s_XREG~145_q  & ( !\s_XREG~113_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~81_q  & 
// !\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~81_q ),
	.datac(!\r1_address[1]~input_o ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~145_q ),
	.dataf(!\s_XREG~113_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2229 .extended_lut = "off";
defparam \s_XREG~2229 .lut_mask = 64'h0075007F0A750A7F;
defparam \s_XREG~2229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N44
dffeas \s_XREG~177 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~177 .is_wysiwyg = "true";
defparam \s_XREG~177 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \s_XREG~1238 (
// Equation(s):
// \s_XREG~1238_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2229_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2229_combout  & (\s_XREG~177_q )) # (\s_XREG~2229_combout  & ((\s_XREG~209_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2229_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2229_combout  & ((\s_XREG~241_q ))) # (\s_XREG~2229_combout  & (\s_XREG~273_q ))))) ) )

	.dataa(!\s_XREG~273_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~241_q ),
	.datad(!\s_XREG~209_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2229_combout ),
	.datag(!\s_XREG~177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1238 .extended_lut = "on";
defparam \s_XREG~1238 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1238 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \r1~80 (
// Equation(s):
// \r1~80_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (((\s_XREG~1238_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1242_combout )))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1246_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1250_combout )))))) ) )

	.dataa(!\s_XREG~1242_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1246_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1250_combout ),
	.datag(!\s_XREG~1238_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~80 .extended_lut = "on";
defparam \r1~80 .lut_mask = 64'h0C440C000C440CCC;
defparam \r1~80 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \datain[12]~input (
	.i(datain[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[12]~input_o ));
// synopsys translate_off
defparam \datain[12]~input .bus_hold = "false";
defparam \datain[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y5_N26
dffeas \s_XREG~466 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~466 .is_wysiwyg = "true";
defparam \s_XREG~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N38
dffeas \s_XREG~498 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~498 .is_wysiwyg = "true";
defparam \s_XREG~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N32
dffeas \s_XREG~530 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~530 .is_wysiwyg = "true";
defparam \s_XREG~530 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N44
dffeas \s_XREG~370 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~370 .is_wysiwyg = "true";
defparam \s_XREG~370 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \s_XREG~338feeder (
// Equation(s):
// \s_XREG~338feeder_combout  = ( \datain[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~338feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~338feeder .extended_lut = "off";
defparam \s_XREG~338feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~338feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N49
dffeas \s_XREG~338 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~338 .is_wysiwyg = "true";
defparam \s_XREG~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N59
dffeas \s_XREG~402 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~402 .is_wysiwyg = "true";
defparam \s_XREG~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N56
dffeas \s_XREG~306 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~306 .is_wysiwyg = "true";
defparam \s_XREG~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \s_XREG~2243 (
// Equation(s):
// \s_XREG~2243_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~306_q )) # (\r1_address[0]~input_o  & (((\s_XREG~338_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~370_q )) # (\r1_address[0]~input_o  & (((\s_XREG~402_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~370_q ),
	.datad(!\s_XREG~338_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~402_q ),
	.datag(!\s_XREG~306_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2243 .extended_lut = "on";
defparam \s_XREG~2243 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N50
dffeas \s_XREG~434 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~434 .is_wysiwyg = "true";
defparam \s_XREG~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \s_XREG~1258 (
// Equation(s):
// \s_XREG~1258_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2243_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2243_combout  & ((\s_XREG~434_q ))) # (\s_XREG~2243_combout  & (\s_XREG~466_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2243_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2243_combout  & (\s_XREG~498_q )) # (\s_XREG~2243_combout  & ((\s_XREG~530_q )))))) ) )

	.dataa(!\s_XREG~466_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~498_q ),
	.datad(!\s_XREG~530_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2243_combout ),
	.datag(!\s_XREG~434_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1258 .extended_lut = "on";
defparam \s_XREG~1258 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N13
dffeas \s_XREG~658 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~658 .is_wysiwyg = "true";
defparam \s_XREG~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N38
dffeas \s_XREG~626 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~626 .is_wysiwyg = "true";
defparam \s_XREG~626 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N51
cyclonev_lcell_comb \s_XREG~594feeder (
// Equation(s):
// \s_XREG~594feeder_combout  = \datain[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~594feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~594feeder .extended_lut = "off";
defparam \s_XREG~594feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~594feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N53
dffeas \s_XREG~594 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~594feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~594 .is_wysiwyg = "true";
defparam \s_XREG~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N14
dffeas \s_XREG~562 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~562 .is_wysiwyg = "true";
defparam \s_XREG~562 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N12
cyclonev_lcell_comb \s_XREG~2247 (
// Equation(s):
// \s_XREG~2247_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~562_q )) # (\r1_address[0]~input_o  & ((\s_XREG~594_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~626_q )))) # (\r1_address[0]~input_o  & (\s_XREG~658_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~658_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~626_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~594_q ),
	.datag(!\s_XREG~562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2247 .extended_lut = "on";
defparam \s_XREG~2247 .lut_mask = 64'h0C330C770CFF0C77;
defparam \s_XREG~2247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N44
dffeas \s_XREG~754 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~754 .is_wysiwyg = "true";
defparam \s_XREG~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N28
dffeas \s_XREG~786 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~786 .is_wysiwyg = "true";
defparam \s_XREG~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N19
dffeas \s_XREG~722 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~722 .is_wysiwyg = "true";
defparam \s_XREG~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N8
dffeas \s_XREG~690 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~690 .is_wysiwyg = "true";
defparam \s_XREG~690 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \s_XREG~1262 (
// Equation(s):
// \s_XREG~1262_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2247_combout  & (\r1_address[2]~input_o  & (\s_XREG~690_q ))) # (\s_XREG~2247_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~722_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2247_combout  & (\r1_address[2]~input_o  & (\s_XREG~754_q ))) # (\s_XREG~2247_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~786_q ))))) ) )

	.dataa(!\s_XREG~2247_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~754_q ),
	.datad(!\s_XREG~786_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~722_q ),
	.datag(!\s_XREG~690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1262 .extended_lut = "on";
defparam \s_XREG~1262 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N37
dffeas \s_XREG~914 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~914 .is_wysiwyg = "true";
defparam \s_XREG~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N32
dffeas \s_XREG~882 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~882 .is_wysiwyg = "true";
defparam \s_XREG~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N19
dffeas \s_XREG~850 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~850 .is_wysiwyg = "true";
defparam \s_XREG~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \s_XREG~818 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~818 .is_wysiwyg = "true";
defparam \s_XREG~818 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \s_XREG~2251 (
// Equation(s):
// \s_XREG~2251_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~818_q )) # (\r1_address[0]~input_o  & ((\s_XREG~850_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~882_q )))) # (\r1_address[0]~input_o  & (\s_XREG~914_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~914_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~882_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~850_q ),
	.datag(!\s_XREG~818_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2251 .extended_lut = "on";
defparam \s_XREG~2251 .lut_mask = 64'h0C330C770CFF0C77;
defparam \s_XREG~2251 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N56
dffeas \s_XREG~1010 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1010 .is_wysiwyg = "true";
defparam \s_XREG~1010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \s_XREG~978feeder (
// Equation(s):
// \s_XREG~978feeder_combout  = ( \datain[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~978feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~978feeder .extended_lut = "off";
defparam \s_XREG~978feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~978feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N38
dffeas \s_XREG~978 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~978 .is_wysiwyg = "true";
defparam \s_XREG~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N35
dffeas \s_XREG~1042 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1042 .is_wysiwyg = "true";
defparam \s_XREG~1042 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \s_XREG~946 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~946 .is_wysiwyg = "true";
defparam \s_XREG~946 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \s_XREG~1266 (
// Equation(s):
// \s_XREG~1266_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2251_combout  & (\r1_address[2]~input_o  & (\s_XREG~946_q ))) # (\s_XREG~2251_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~978_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2251_combout  & (\r1_address[2]~input_o  & (\s_XREG~1010_q ))) # (\s_XREG~2251_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~1042_q ))))) ) )

	.dataa(!\s_XREG~2251_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1010_q ),
	.datad(!\s_XREG~978_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1042_q ),
	.datag(!\s_XREG~946_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1266 .extended_lut = "on";
defparam \s_XREG~1266 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \s_XREG~210feeder (
// Equation(s):
// \s_XREG~210feeder_combout  = ( \datain[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~210feeder .extended_lut = "off";
defparam \s_XREG~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N44
dffeas \s_XREG~210 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~210 .is_wysiwyg = "true";
defparam \s_XREG~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N38
dffeas \s_XREG~242 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~242 .is_wysiwyg = "true";
defparam \s_XREG~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N1
dffeas \s_XREG~82 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~82 .is_wysiwyg = "true";
defparam \s_XREG~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N56
dffeas \s_XREG~114 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~114 .is_wysiwyg = "true";
defparam \s_XREG~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N14
dffeas \s_XREG~146 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~146 .is_wysiwyg = "true";
defparam \s_XREG~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \s_XREG~2242 (
// Equation(s):
// \s_XREG~2242_combout  = ( \s_XREG~146_q  & ( \r1_address[0]~input_o  & ( ((\s_XREG~82_q ) # (\r1_address[2]~input_o )) # (\r1_address[1]~input_o ) ) ) ) # ( !\s_XREG~146_q  & ( \r1_address[0]~input_o  & ( ((!\r1_address[1]~input_o  & \s_XREG~82_q )) # 
// (\r1_address[2]~input_o ) ) ) ) # ( \s_XREG~146_q  & ( !\r1_address[0]~input_o  & ( (\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~114_q )) ) ) ) # ( !\s_XREG~146_q  & ( !\r1_address[0]~input_o  & ( (\r1_address[1]~input_o  & 
// (!\r1_address[2]~input_o  & \s_XREG~114_q )) ) ) )

	.dataa(!\r1_address[1]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~82_q ),
	.datad(!\s_XREG~114_q ),
	.datae(!\s_XREG~146_q ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2242 .extended_lut = "off";
defparam \s_XREG~2242 .lut_mask = 64'h004400443B3B7F7F;
defparam \s_XREG~2242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N5
dffeas \s_XREG~274 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~274 .is_wysiwyg = "true";
defparam \s_XREG~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N44
dffeas \s_XREG~178 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~178 .is_wysiwyg = "true";
defparam \s_XREG~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \s_XREG~1254 (
// Equation(s):
// \s_XREG~1254_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2242_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2242_combout  & (((\s_XREG~178_q )))) # (\s_XREG~2242_combout  & (\s_XREG~210_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2242_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2242_combout  & (\s_XREG~242_q )) # (\s_XREG~2242_combout  & ((\s_XREG~274_q )))))) ) )

	.dataa(!\s_XREG~210_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~242_q ),
	.datad(!\s_XREG~2242_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~274_q ),
	.datag(!\s_XREG~178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1254 .extended_lut = "on";
defparam \s_XREG~1254 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \r1~76 (
// Equation(s):
// \r1~76_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (((\s_XREG~1254_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1258_combout )))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1262_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1266_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\s_XREG~1258_combout ),
	.datac(!\s_XREG~1262_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1266_combout ),
	.datag(!\s_XREG~1254_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~76 .extended_lut = "on";
defparam \r1~76 .lut_mask = 64'h1B000A001B005F00;
defparam \r1~76 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \datain[13]~input (
	.i(datain[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[13]~input_o ));
// synopsys translate_off
defparam \datain[13]~input .bus_hold = "false";
defparam \datain[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N3
cyclonev_lcell_comb \s_XREG~467feeder (
// Equation(s):
// \s_XREG~467feeder_combout  = \datain[13]~input_o 

	.dataa(!\datain[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~467feeder .extended_lut = "off";
defparam \s_XREG~467feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \s_XREG~467 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~467 .is_wysiwyg = "true";
defparam \s_XREG~467 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \s_XREG~531feeder (
// Equation(s):
// \s_XREG~531feeder_combout  = ( \datain[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~531feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~531feeder .extended_lut = "off";
defparam \s_XREG~531feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~531feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N49
dffeas \s_XREG~531 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~531feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~531 .is_wysiwyg = "true";
defparam \s_XREG~531 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N23
dffeas \s_XREG~499 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~499 .is_wysiwyg = "true";
defparam \s_XREG~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N2
dffeas \s_XREG~371 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~371 .is_wysiwyg = "true";
defparam \s_XREG~371 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \s_XREG~339feeder (
// Equation(s):
// \s_XREG~339feeder_combout  = \datain[13]~input_o 

	.dataa(gnd),
	.datab(!\datain[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~339feeder .extended_lut = "off";
defparam \s_XREG~339feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~339feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N25
dffeas \s_XREG~339 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~339 .is_wysiwyg = "true";
defparam \s_XREG~339 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N48
cyclonev_lcell_comb \s_XREG~403feeder (
// Equation(s):
// \s_XREG~403feeder_combout  = \datain[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~403feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~403feeder .extended_lut = "off";
defparam \s_XREG~403feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~403feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N50
dffeas \s_XREG~403 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~403 .is_wysiwyg = "true";
defparam \s_XREG~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N8
dffeas \s_XREG~307 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~307 .is_wysiwyg = "true";
defparam \s_XREG~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \s_XREG~2256 (
// Equation(s):
// \s_XREG~2256_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~307_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~339_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~371_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~403_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~371_q ),
	.datad(!\s_XREG~339_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~403_q ),
	.datag(!\s_XREG~307_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2256 .extended_lut = "on";
defparam \s_XREG~2256 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N32
dffeas \s_XREG~435 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~435 .is_wysiwyg = "true";
defparam \s_XREG~435 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \s_XREG~1274 (
// Equation(s):
// \s_XREG~1274_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2256_combout  & (((\s_XREG~435_q  & \r1_address[2]~input_o )))) # (\s_XREG~2256_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~467_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2256_combout  & (((\s_XREG~499_q  & \r1_address[2]~input_o )))) # (\s_XREG~2256_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~531_q )))) ) )

	.dataa(!\s_XREG~467_q ),
	.datab(!\s_XREG~531_q ),
	.datac(!\s_XREG~499_q ),
	.datad(!\s_XREG~2256_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~435_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1274 .extended_lut = "on";
defparam \s_XREG~1274 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N9
cyclonev_lcell_comb \s_XREG~723feeder (
// Equation(s):
// \s_XREG~723feeder_combout  = ( \datain[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~723feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~723feeder .extended_lut = "off";
defparam \s_XREG~723feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~723feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \s_XREG~723 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~723 .is_wysiwyg = "true";
defparam \s_XREG~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N44
dffeas \s_XREG~755 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~755 .is_wysiwyg = "true";
defparam \s_XREG~755 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N57
cyclonev_lcell_comb \s_XREG~787feeder (
// Equation(s):
// \s_XREG~787feeder_combout  = ( \datain[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~787feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~787feeder .extended_lut = "off";
defparam \s_XREG~787feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~787feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N59
dffeas \s_XREG~787 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~787 .is_wysiwyg = "true";
defparam \s_XREG~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N23
dffeas \s_XREG~595 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~595 .is_wysiwyg = "true";
defparam \s_XREG~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N38
dffeas \s_XREG~627 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~627 .is_wysiwyg = "true";
defparam \s_XREG~627 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N24
cyclonev_lcell_comb \s_XREG~659feeder (
// Equation(s):
// \s_XREG~659feeder_combout  = \datain[13]~input_o 

	.dataa(gnd),
	.datab(!\datain[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~659feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~659feeder .extended_lut = "off";
defparam \s_XREG~659feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~659feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N26
dffeas \s_XREG~659 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~659 .is_wysiwyg = "true";
defparam \s_XREG~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N14
dffeas \s_XREG~563 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~563 .is_wysiwyg = "true";
defparam \s_XREG~563 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \s_XREG~2260 (
// Equation(s):
// \s_XREG~2260_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~563_q ))) # (\r1_address[0]~input_o  & (\s_XREG~595_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~627_q )) # (\r1_address[0]~input_o  & ((\s_XREG~659_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~595_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~627_q ),
	.datad(!\s_XREG~659_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2260 .extended_lut = "on";
defparam \s_XREG~2260 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \s_XREG~2260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N50
dffeas \s_XREG~691 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~691 .is_wysiwyg = "true";
defparam \s_XREG~691 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \s_XREG~1278 (
// Equation(s):
// \s_XREG~1278_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2260_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2260_combout  & ((\s_XREG~691_q ))) # (\s_XREG~2260_combout  & (\s_XREG~723_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2260_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2260_combout  & (\s_XREG~755_q )) # (\s_XREG~2260_combout  & ((\s_XREG~787_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~723_q ),
	.datac(!\s_XREG~755_q ),
	.datad(!\s_XREG~787_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2260_combout ),
	.datag(!\s_XREG~691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1278 .extended_lut = "on";
defparam \s_XREG~1278 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N28
dffeas \s_XREG~1043 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1043 .is_wysiwyg = "true";
defparam \s_XREG~1043 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \s_XREG~979feeder (
// Equation(s):
// \s_XREG~979feeder_combout  = ( \datain[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~979feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~979feeder .extended_lut = "off";
defparam \s_XREG~979feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~979feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N19
dffeas \s_XREG~979 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~979 .is_wysiwyg = "true";
defparam \s_XREG~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N2
dffeas \s_XREG~1011 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1011 .is_wysiwyg = "true";
defparam \s_XREG~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N44
dffeas \s_XREG~883 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~883 .is_wysiwyg = "true";
defparam \s_XREG~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N59
dffeas \s_XREG~915 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~915 .is_wysiwyg = "true";
defparam \s_XREG~915 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \s_XREG~851feeder (
// Equation(s):
// \s_XREG~851feeder_combout  = \datain[13]~input_o 

	.dataa(gnd),
	.datab(!\datain[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~851feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~851feeder .extended_lut = "off";
defparam \s_XREG~851feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~851feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N26
dffeas \s_XREG~851 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~851 .is_wysiwyg = "true";
defparam \s_XREG~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N20
dffeas \s_XREG~819 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~819 .is_wysiwyg = "true";
defparam \s_XREG~819 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \s_XREG~2264 (
// Equation(s):
// \s_XREG~2264_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~819_q )) # (\r1_address[0]~input_o  & (((\s_XREG~851_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~883_q )) # (\r1_address[0]~input_o  & (((\s_XREG~915_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~883_q ),
	.datad(!\s_XREG~915_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~851_q ),
	.datag(!\s_XREG~819_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2264 .extended_lut = "on";
defparam \s_XREG~2264 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \s_XREG~947 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~947 .is_wysiwyg = "true";
defparam \s_XREG~947 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \s_XREG~1282 (
// Equation(s):
// \s_XREG~1282_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2264_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2264_combout  & ((\s_XREG~947_q ))) # (\s_XREG~2264_combout  & (\s_XREG~979_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2264_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2264_combout  & ((\s_XREG~1011_q ))) # (\s_XREG~2264_combout  & (\s_XREG~1043_q ))))) ) )

	.dataa(!\s_XREG~1043_q ),
	.datab(!\s_XREG~979_q ),
	.datac(!\s_XREG~1011_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2264_combout ),
	.datag(!\s_XREG~947_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1282 .extended_lut = "on";
defparam \s_XREG~1282 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N52
dffeas \s_XREG~211 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~211 .is_wysiwyg = "true";
defparam \s_XREG~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N50
dffeas \s_XREG~243 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~243 .is_wysiwyg = "true";
defparam \s_XREG~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N20
dffeas \s_XREG~115 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~115 .is_wysiwyg = "true";
defparam \s_XREG~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N44
dffeas \s_XREG~147 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~147 .is_wysiwyg = "true";
defparam \s_XREG~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \s_XREG~83feeder (
// Equation(s):
// \s_XREG~83feeder_combout  = ( \datain[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~83feeder .extended_lut = "off";
defparam \s_XREG~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N20
dffeas \s_XREG~83 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~83 .is_wysiwyg = "true";
defparam \s_XREG~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \s_XREG~2255 (
// Equation(s):
// \s_XREG~2255_combout  = ( \s_XREG~147_q  & ( \s_XREG~83_q  & ( ((\r1_address[1]~input_o  & (\s_XREG~115_q  & !\r1_address[2]~input_o ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~147_q  & ( \s_XREG~83_q  & ( (!\r1_address[0]~input_o  & 
// (\r1_address[1]~input_o  & (\s_XREG~115_q  & !\r1_address[2]~input_o ))) # (\r1_address[0]~input_o  & ((!\r1_address[1]~input_o ) # ((\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~147_q  & ( !\s_XREG~83_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & ((\s_XREG~115_q ) # (\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~147_q  & ( !\s_XREG~83_q  & ( (!\r1_address[0]~input_o  & (\r1_address[1]~input_o  & (\s_XREG~115_q  & 
// !\r1_address[2]~input_o ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~115_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\s_XREG~147_q ),
	.dataf(!\s_XREG~83_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2255 .extended_lut = "off";
defparam \s_XREG~2255 .lut_mask = 64'h0255135546555755;
defparam \s_XREG~2255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N34
dffeas \s_XREG~275 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~275 .is_wysiwyg = "true";
defparam \s_XREG~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N8
dffeas \s_XREG~179 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~179 .is_wysiwyg = "true";
defparam \s_XREG~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \s_XREG~1270 (
// Equation(s):
// \s_XREG~1270_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2255_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2255_combout  & (((\s_XREG~179_q )))) # (\s_XREG~2255_combout  & (\s_XREG~211_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2255_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2255_combout  & (\s_XREG~243_q )) # (\s_XREG~2255_combout  & ((\s_XREG~275_q )))))) ) )

	.dataa(!\s_XREG~211_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~243_q ),
	.datad(!\s_XREG~2255_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~275_q ),
	.datag(!\s_XREG~179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1270 .extended_lut = "on";
defparam \s_XREG~1270 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \r1~72 (
// Equation(s):
// \r1~72_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (((\s_XREG~1270_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1274_combout )))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1278_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1282_combout )))))) ) )

	.dataa(!\s_XREG~1274_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1278_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1282_combout ),
	.datag(!\s_XREG~1270_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~72 .extended_lut = "on";
defparam \r1~72 .lut_mask = 64'h0C440C000C440CCC;
defparam \r1~72 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \datain[14]~input (
	.i(datain[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[14]~input_o ));
// synopsys translate_off
defparam \datain[14]~input .bus_hold = "false";
defparam \datain[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \s_XREG~1044feeder (
// Equation(s):
// \s_XREG~1044feeder_combout  = \datain[14]~input_o 

	.dataa(!\datain[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1044feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1044feeder .extended_lut = "off";
defparam \s_XREG~1044feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~1044feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N29
dffeas \s_XREG~1044 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1044feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1044 .is_wysiwyg = "true";
defparam \s_XREG~1044 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N32
dffeas \s_XREG~1012 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1012 .is_wysiwyg = "true";
defparam \s_XREG~1012 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N51
cyclonev_lcell_comb \s_XREG~980feeder (
// Equation(s):
// \s_XREG~980feeder_combout  = ( \datain[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~980feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~980feeder .extended_lut = "off";
defparam \s_XREG~980feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~980feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N53
dffeas \s_XREG~980 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~980 .is_wysiwyg = "true";
defparam \s_XREG~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N56
dffeas \s_XREG~884 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~884 .is_wysiwyg = "true";
defparam \s_XREG~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N59
dffeas \s_XREG~916 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~916 .is_wysiwyg = "true";
defparam \s_XREG~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N52
dffeas \s_XREG~852 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~852 .is_wysiwyg = "true";
defparam \s_XREG~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N8
dffeas \s_XREG~820 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~820 .is_wysiwyg = "true";
defparam \s_XREG~820 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N6
cyclonev_lcell_comb \s_XREG~2277 (
// Equation(s):
// \s_XREG~2277_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~820_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~852_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~884_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~916_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~884_q ),
	.datad(!\s_XREG~916_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~852_q ),
	.datag(!\s_XREG~820_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2277 .extended_lut = "on";
defparam \s_XREG~2277 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N38
dffeas \s_XREG~948 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~948 .is_wysiwyg = "true";
defparam \s_XREG~948 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \s_XREG~1298 (
// Equation(s):
// \s_XREG~1298_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2277_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2277_combout  & (\s_XREG~948_q )) # (\s_XREG~2277_combout  & ((\s_XREG~980_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2277_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2277_combout  & ((\s_XREG~1012_q ))) # (\s_XREG~2277_combout  & (\s_XREG~1044_q ))))) ) )

	.dataa(!\s_XREG~1044_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1012_q ),
	.datad(!\s_XREG~980_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2277_combout ),
	.datag(!\s_XREG~948_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1298 .extended_lut = "on";
defparam \s_XREG~1298 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N23
dffeas \s_XREG~788 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~788 .is_wysiwyg = "true";
defparam \s_XREG~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N41
dffeas \s_XREG~724 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~724 .is_wysiwyg = "true";
defparam \s_XREG~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N47
dffeas \s_XREG~756 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~756 .is_wysiwyg = "true";
defparam \s_XREG~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N41
dffeas \s_XREG~628 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~628 .is_wysiwyg = "true";
defparam \s_XREG~628 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N18
cyclonev_lcell_comb \s_XREG~660feeder (
// Equation(s):
// \s_XREG~660feeder_combout  = ( \datain[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~660feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~660feeder .extended_lut = "off";
defparam \s_XREG~660feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~660feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N19
dffeas \s_XREG~660 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~660 .is_wysiwyg = "true";
defparam \s_XREG~660 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \s_XREG~596feeder (
// Equation(s):
// \s_XREG~596feeder_combout  = ( \datain[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~596feeder .extended_lut = "off";
defparam \s_XREG~596feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~596feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N50
dffeas \s_XREG~596 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~596 .is_wysiwyg = "true";
defparam \s_XREG~596 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \s_XREG~564 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~564 .is_wysiwyg = "true";
defparam \s_XREG~564 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N30
cyclonev_lcell_comb \s_XREG~2273 (
// Equation(s):
// \s_XREG~2273_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~564_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~596_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~628_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~660_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~628_q ),
	.datad(!\s_XREG~660_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~596_q ),
	.datag(!\s_XREG~564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2273 .extended_lut = "on";
defparam \s_XREG~2273 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N2
dffeas \s_XREG~692 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~692 .is_wysiwyg = "true";
defparam \s_XREG~692 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \s_XREG~1294 (
// Equation(s):
// \s_XREG~1294_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2273_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2273_combout  & ((\s_XREG~692_q ))) # (\s_XREG~2273_combout  & (\s_XREG~724_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2273_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2273_combout  & ((\s_XREG~756_q ))) # (\s_XREG~2273_combout  & (\s_XREG~788_q ))))) ) )

	.dataa(!\s_XREG~788_q ),
	.datab(!\s_XREG~724_q ),
	.datac(!\s_XREG~756_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2273_combout ),
	.datag(!\s_XREG~692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1294 .extended_lut = "on";
defparam \s_XREG~1294 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \s_XREG~468 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~468 .is_wysiwyg = "true";
defparam \s_XREG~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N32
dffeas \s_XREG~500 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~500 .is_wysiwyg = "true";
defparam \s_XREG~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N17
dffeas \s_XREG~532 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~532 .is_wysiwyg = "true";
defparam \s_XREG~532 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N22
dffeas \s_XREG~404 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~404 .is_wysiwyg = "true";
defparam \s_XREG~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N47
dffeas \s_XREG~372 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~372 .is_wysiwyg = "true";
defparam \s_XREG~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N16
dffeas \s_XREG~340 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~340 .is_wysiwyg = "true";
defparam \s_XREG~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N8
dffeas \s_XREG~308 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~308 .is_wysiwyg = "true";
defparam \s_XREG~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N6
cyclonev_lcell_comb \s_XREG~2269 (
// Equation(s):
// \s_XREG~2269_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~308_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~340_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~372_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~404_q ))) ) )

	.dataa(!\s_XREG~404_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~372_q ),
	.datad(!\s_XREG~340_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~308_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2269 .extended_lut = "on";
defparam \s_XREG~2269 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N32
dffeas \s_XREG~436 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~436 .is_wysiwyg = "true";
defparam \s_XREG~436 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \s_XREG~1290 (
// Equation(s):
// \s_XREG~1290_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2269_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2269_combout  & ((\s_XREG~436_q ))) # (\s_XREG~2269_combout  & (\s_XREG~468_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2269_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2269_combout  & (\s_XREG~500_q )) # (\s_XREG~2269_combout  & ((\s_XREG~532_q )))))) ) )

	.dataa(!\s_XREG~468_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~500_q ),
	.datad(!\s_XREG~532_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2269_combout ),
	.datag(!\s_XREG~436_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1290 .extended_lut = "on";
defparam \s_XREG~1290 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N45
cyclonev_lcell_comb \s_XREG~212feeder (
// Equation(s):
// \s_XREG~212feeder_combout  = ( \datain[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~212feeder .extended_lut = "off";
defparam \s_XREG~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N47
dffeas \s_XREG~212 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~212 .is_wysiwyg = "true";
defparam \s_XREG~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N8
dffeas \s_XREG~244 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~244 .is_wysiwyg = "true";
defparam \s_XREG~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N39
cyclonev_lcell_comb \s_XREG~276feeder (
// Equation(s):
// \s_XREG~276feeder_combout  = ( \datain[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~276feeder .extended_lut = "off";
defparam \s_XREG~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N41
dffeas \s_XREG~276 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~276 .is_wysiwyg = "true";
defparam \s_XREG~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N13
dffeas \s_XREG~116 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~116 .is_wysiwyg = "true";
defparam \s_XREG~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \s_XREG~148 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~148 .is_wysiwyg = "true";
defparam \s_XREG~148 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N15
cyclonev_lcell_comb \s_XREG~84feeder (
// Equation(s):
// \s_XREG~84feeder_combout  = ( \datain[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~84feeder .extended_lut = "off";
defparam \s_XREG~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N17
dffeas \s_XREG~84 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~84 .is_wysiwyg = "true";
defparam \s_XREG~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \s_XREG~2268 (
// Equation(s):
// \s_XREG~2268_combout  = ( \s_XREG~148_q  & ( \s_XREG~84_q  & ( ((\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~116_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~148_q  & ( \s_XREG~84_q  & ( (!\r1_address[0]~input_o  & 
// (\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~116_q ))) # (\r1_address[0]~input_o  & ((!\r1_address[1]~input_o ) # ((\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~148_q  & ( !\s_XREG~84_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & ((\s_XREG~116_q ) # (\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~148_q  & ( !\s_XREG~84_q  & ( (!\r1_address[0]~input_o  & (\r1_address[1]~input_o  & 
// (!\r1_address[2]~input_o  & \s_XREG~116_q ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\s_XREG~116_q ),
	.datae(!\s_XREG~148_q ),
	.dataf(!\s_XREG~84_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2268 .extended_lut = "off";
defparam \s_XREG~2268 .lut_mask = 64'h0525153545655575;
defparam \s_XREG~2268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N8
dffeas \s_XREG~180 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~180 .is_wysiwyg = "true";
defparam \s_XREG~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N6
cyclonev_lcell_comb \s_XREG~1286 (
// Equation(s):
// \s_XREG~1286_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2268_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2268_combout  & ((\s_XREG~180_q ))) # (\s_XREG~2268_combout  & (\s_XREG~212_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2268_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2268_combout  & (\s_XREG~244_q )) # (\s_XREG~2268_combout  & ((\s_XREG~276_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~212_q ),
	.datac(!\s_XREG~244_q ),
	.datad(!\s_XREG~276_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2268_combout ),
	.datag(!\s_XREG~180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1286 .extended_lut = "on";
defparam \s_XREG~1286 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1286 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \r1~68 (
// Equation(s):
// \r1~68_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1286_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1290_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (((\s_XREG~1294_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1298_combout )))) ) )

	.dataa(!\s_XREG~1298_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1294_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1290_combout ),
	.datag(!\s_XREG~1286_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~68 .extended_lut = "on";
defparam \r1~68 .lut_mask = 64'h0C000C440CCC0C44;
defparam \r1~68 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \datain[15]~input (
	.i(datain[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[15]~input_o ));
// synopsys translate_off
defparam \datain[15]~input .bus_hold = "false";
defparam \datain[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N45
cyclonev_lcell_comb \s_XREG~405feeder (
// Equation(s):
// \s_XREG~405feeder_combout  = \datain[15]~input_o 

	.dataa(!\datain[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~405feeder .extended_lut = "off";
defparam \s_XREG~405feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~405feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N47
dffeas \s_XREG~405 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~405 .is_wysiwyg = "true";
defparam \s_XREG~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N26
dffeas \s_XREG~373 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~373 .is_wysiwyg = "true";
defparam \s_XREG~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N11
dffeas \s_XREG~341 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~341 .is_wysiwyg = "true";
defparam \s_XREG~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \s_XREG~309 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~309 .is_wysiwyg = "true";
defparam \s_XREG~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \s_XREG~2282 (
// Equation(s):
// \s_XREG~2282_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & (\s_XREG~309_q )) # (\r1_address[0]~input_o  & ((\s_XREG~341_q )))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~373_q ))) # (\r1_address[0]~input_o  & (\s_XREG~405_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~405_q ),
	.datac(!\s_XREG~373_q ),
	.datad(!\s_XREG~341_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~309_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2282 .extended_lut = "on";
defparam \s_XREG~2282 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \s_XREG~2282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \s_XREG~501 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~501 .is_wysiwyg = "true";
defparam \s_XREG~501 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \s_XREG~469feeder (
// Equation(s):
// \s_XREG~469feeder_combout  = \datain[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~469feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~469feeder .extended_lut = "off";
defparam \s_XREG~469feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~469feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N52
dffeas \s_XREG~469 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~469 .is_wysiwyg = "true";
defparam \s_XREG~469 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N57
cyclonev_lcell_comb \s_XREG~533feeder (
// Equation(s):
// \s_XREG~533feeder_combout  = \datain[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~533feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~533feeder .extended_lut = "off";
defparam \s_XREG~533feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~533feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N59
dffeas \s_XREG~533 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~533feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~533 .is_wysiwyg = "true";
defparam \s_XREG~533 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \s_XREG~437 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~437 .is_wysiwyg = "true";
defparam \s_XREG~437 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \s_XREG~1306 (
// Equation(s):
// \s_XREG~1306_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2282_combout  & (\r1_address[2]~input_o  & (\s_XREG~437_q ))) # (\s_XREG~2282_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~469_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2282_combout  & (\r1_address[2]~input_o  & (\s_XREG~501_q ))) # (\s_XREG~2282_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~533_q ))))) ) )

	.dataa(!\s_XREG~2282_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~501_q ),
	.datad(!\s_XREG~469_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~533_q ),
	.datag(!\s_XREG~437_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1306 .extended_lut = "on";
defparam \s_XREG~1306 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N59
dffeas \s_XREG~725 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~725 .is_wysiwyg = "true";
defparam \s_XREG~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N32
dffeas \s_XREG~757 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~757 .is_wysiwyg = "true";
defparam \s_XREG~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N47
dffeas \s_XREG~789 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~789 .is_wysiwyg = "true";
defparam \s_XREG~789 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N0
cyclonev_lcell_comb \s_XREG~661feeder (
// Equation(s):
// \s_XREG~661feeder_combout  = ( \datain[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~661feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~661feeder .extended_lut = "off";
defparam \s_XREG~661feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~661feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N2
dffeas \s_XREG~661 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~661 .is_wysiwyg = "true";
defparam \s_XREG~661 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \s_XREG~597feeder (
// Equation(s):
// \s_XREG~597feeder_combout  = ( \datain[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~597feeder .extended_lut = "off";
defparam \s_XREG~597feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~597feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N29
dffeas \s_XREG~597 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~597 .is_wysiwyg = "true";
defparam \s_XREG~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N38
dffeas \s_XREG~629 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~629 .is_wysiwyg = "true";
defparam \s_XREG~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N20
dffeas \s_XREG~565 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~565 .is_wysiwyg = "true";
defparam \s_XREG~565 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \s_XREG~2286 (
// Equation(s):
// \s_XREG~2286_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (((\s_XREG~565_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~597_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (((\s_XREG~629_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~661_q )))) ) )

	.dataa(!\s_XREG~661_q ),
	.datab(!\s_XREG~597_q ),
	.datac(!\s_XREG~629_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2286 .extended_lut = "on";
defparam \s_XREG~2286 .lut_mask = 64'h0F330F5500FF00FF;
defparam \s_XREG~2286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N8
dffeas \s_XREG~693 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~693 .is_wysiwyg = "true";
defparam \s_XREG~693 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \s_XREG~1310 (
// Equation(s):
// \s_XREG~1310_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2286_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2286_combout  & ((\s_XREG~693_q ))) # (\s_XREG~2286_combout  & (\s_XREG~725_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2286_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2286_combout  & (\s_XREG~757_q )) # (\s_XREG~2286_combout  & ((\s_XREG~789_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~725_q ),
	.datac(!\s_XREG~757_q ),
	.datad(!\s_XREG~789_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2286_combout ),
	.datag(!\s_XREG~693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1310 .extended_lut = "on";
defparam \s_XREG~1310 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N8
dffeas \s_XREG~885 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~885 .is_wysiwyg = "true";
defparam \s_XREG~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N49
dffeas \s_XREG~853 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~853 .is_wysiwyg = "true";
defparam \s_XREG~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N14
dffeas \s_XREG~917 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~917 .is_wysiwyg = "true";
defparam \s_XREG~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N35
dffeas \s_XREG~821 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~821 .is_wysiwyg = "true";
defparam \s_XREG~821 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N33
cyclonev_lcell_comb \s_XREG~2290 (
// Equation(s):
// \s_XREG~2290_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~821_q )) # (\r1_address[0]~input_o  & (((\s_XREG~853_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~885_q )) # (\r1_address[0]~input_o  & (((\s_XREG~917_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~885_q ),
	.datad(!\s_XREG~853_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~917_q ),
	.datag(!\s_XREG~821_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2290 .extended_lut = "on";
defparam \s_XREG~2290 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \s_XREG~1013 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1013 .is_wysiwyg = "true";
defparam \s_XREG~1013 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \s_XREG~1045feeder (
// Equation(s):
// \s_XREG~1045feeder_combout  = ( \datain[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1045feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1045feeder .extended_lut = "off";
defparam \s_XREG~1045feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1045feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \s_XREG~1045 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1045feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1045 .is_wysiwyg = "true";
defparam \s_XREG~1045 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \s_XREG~981feeder (
// Equation(s):
// \s_XREG~981feeder_combout  = ( \datain[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~981feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~981feeder .extended_lut = "off";
defparam \s_XREG~981feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~981feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N44
dffeas \s_XREG~981 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~981 .is_wysiwyg = "true";
defparam \s_XREG~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N2
dffeas \s_XREG~949 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~949 .is_wysiwyg = "true";
defparam \s_XREG~949 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \s_XREG~1314 (
// Equation(s):
// \s_XREG~1314_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2290_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2290_combout  & (\s_XREG~949_q )) # (\s_XREG~2290_combout  & (((\s_XREG~981_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2290_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2290_combout  & (\s_XREG~1013_q )) # (\s_XREG~2290_combout  & (((\s_XREG~1045_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2290_combout ),
	.datac(!\s_XREG~1013_q ),
	.datad(!\s_XREG~1045_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~981_q ),
	.datag(!\s_XREG~949_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1314 .extended_lut = "on";
defparam \s_XREG~1314 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N39
cyclonev_lcell_comb \s_XREG~277feeder (
// Equation(s):
// \s_XREG~277feeder_combout  = ( \datain[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~277feeder .extended_lut = "off";
defparam \s_XREG~277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N41
dffeas \s_XREG~277 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~277 .is_wysiwyg = "true";
defparam \s_XREG~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N3
cyclonev_lcell_comb \s_XREG~213feeder (
// Equation(s):
// \s_XREG~213feeder_combout  = ( \datain[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~213feeder .extended_lut = "off";
defparam \s_XREG~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N5
dffeas \s_XREG~213 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~213 .is_wysiwyg = "true";
defparam \s_XREG~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N14
dffeas \s_XREG~245 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~245 .is_wysiwyg = "true";
defparam \s_XREG~245 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N21
cyclonev_lcell_comb \s_XREG~85feeder (
// Equation(s):
// \s_XREG~85feeder_combout  = ( \datain[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~85feeder .extended_lut = "off";
defparam \s_XREG~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N23
dffeas \s_XREG~85 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~85 .is_wysiwyg = "true";
defparam \s_XREG~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N8
dffeas \s_XREG~149 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~149 .is_wysiwyg = "true";
defparam \s_XREG~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \s_XREG~117 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~117 .is_wysiwyg = "true";
defparam \s_XREG~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \s_XREG~2281 (
// Equation(s):
// \s_XREG~2281_combout  = ( \s_XREG~149_q  & ( \s_XREG~117_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~85_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~149_q  & 
// ( \s_XREG~117_q  & ( (!\r1_address[2]~input_o  & ((!\r1_address[1]~input_o  & (\s_XREG~85_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o  & ((!\r1_address[0]~input_o ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( 
// \s_XREG~149_q  & ( !\s_XREG~117_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~85_q ) # (\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) ) # ( !\s_XREG~149_q  & ( !\s_XREG~117_q  & ( (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o  & 
// \s_XREG~85_q )) # (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~85_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~149_q ),
	.dataf(!\s_XREG~117_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2281 .extended_lut = "off";
defparam \s_XREG~2281 .lut_mask = 64'h005D007F225D227F;
defparam \s_XREG~2281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N2
dffeas \s_XREG~181 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~181 .is_wysiwyg = "true";
defparam \s_XREG~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N0
cyclonev_lcell_comb \s_XREG~1302 (
// Equation(s):
// \s_XREG~1302_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2281_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2281_combout  & ((\s_XREG~181_q ))) # (\s_XREG~2281_combout  & (\s_XREG~213_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2281_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2281_combout  & ((\s_XREG~245_q ))) # (\s_XREG~2281_combout  & (\s_XREG~277_q ))))) ) )

	.dataa(!\s_XREG~277_q ),
	.datab(!\s_XREG~213_q ),
	.datac(!\s_XREG~245_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2281_combout ),
	.datag(!\s_XREG~181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1302 .extended_lut = "on";
defparam \s_XREG~1302 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N30
cyclonev_lcell_comb \r1~64 (
// Equation(s):
// \r1~64_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & ((\s_XREG~1302_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1306_combout ))))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1310_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1314_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\s_XREG~1306_combout ),
	.datac(!\s_XREG~1310_combout ),
	.datad(!\s_XREG~1314_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\s_XREG~1302_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~64 .extended_lut = "on";
defparam \r1~64 .lut_mask = 64'h1B1B0A5F00000000;
defparam \r1~64 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \datain[16]~input (
	.i(datain[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[16]~input_o ));
// synopsys translate_off
defparam \datain[16]~input .bus_hold = "false";
defparam \datain[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y7_N56
dffeas \s_XREG~790 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~790 .is_wysiwyg = "true";
defparam \s_XREG~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N20
dffeas \s_XREG~758 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~758 .is_wysiwyg = "true";
defparam \s_XREG~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N14
dffeas \s_XREG~630 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~630 .is_wysiwyg = "true";
defparam \s_XREG~630 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N27
cyclonev_lcell_comb \s_XREG~662feeder (
// Equation(s):
// \s_XREG~662feeder_combout  = ( \datain[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~662feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~662feeder .extended_lut = "off";
defparam \s_XREG~662feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~662feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N28
dffeas \s_XREG~662 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~662 .is_wysiwyg = "true";
defparam \s_XREG~662 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \s_XREG~598feeder (
// Equation(s):
// \s_XREG~598feeder_combout  = ( \datain[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~598feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~598feeder .extended_lut = "off";
defparam \s_XREG~598feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~598feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N20
dffeas \s_XREG~598 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~598feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~598 .is_wysiwyg = "true";
defparam \s_XREG~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N50
dffeas \s_XREG~566 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~566 .is_wysiwyg = "true";
defparam \s_XREG~566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \s_XREG~2299 (
// Equation(s):
// \s_XREG~2299_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~566_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~598_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~630_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~662_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~630_q ),
	.datad(!\s_XREG~662_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~598_q ),
	.datag(!\s_XREG~566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2299 .extended_lut = "on";
defparam \s_XREG~2299 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2299 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \s_XREG~726feeder (
// Equation(s):
// \s_XREG~726feeder_combout  = ( \datain[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~726feeder .extended_lut = "off";
defparam \s_XREG~726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~726feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N26
dffeas \s_XREG~726 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~726 .is_wysiwyg = "true";
defparam \s_XREG~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N38
dffeas \s_XREG~694 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~694 .is_wysiwyg = "true";
defparam \s_XREG~694 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \s_XREG~1326 (
// Equation(s):
// \s_XREG~1326_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2299_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2299_combout  & (\s_XREG~694_q )) # (\s_XREG~2299_combout  & ((\s_XREG~726_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2299_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2299_combout  & (((\s_XREG~758_q )))) # (\s_XREG~2299_combout  & (\s_XREG~790_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~790_q ),
	.datac(!\s_XREG~758_q ),
	.datad(!\s_XREG~2299_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~726_q ),
	.datag(!\s_XREG~694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1326 .extended_lut = "on";
defparam \s_XREG~1326 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \s_XREG~1046 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1046 .is_wysiwyg = "true";
defparam \s_XREG~1046 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N8
dffeas \s_XREG~982 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~982 .is_wysiwyg = "true";
defparam \s_XREG~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N56
dffeas \s_XREG~1014 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1014 .is_wysiwyg = "true";
defparam \s_XREG~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N2
dffeas \s_XREG~886 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~886 .is_wysiwyg = "true";
defparam \s_XREG~886 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \s_XREG~918feeder (
// Equation(s):
// \s_XREG~918feeder_combout  = ( \datain[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~918feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~918feeder .extended_lut = "off";
defparam \s_XREG~918feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~918feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N46
dffeas \s_XREG~918 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~918 .is_wysiwyg = "true";
defparam \s_XREG~918 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N51
cyclonev_lcell_comb \s_XREG~854feeder (
// Equation(s):
// \s_XREG~854feeder_combout  = \datain[16]~input_o 

	.dataa(!\datain[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~854feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~854feeder .extended_lut = "off";
defparam \s_XREG~854feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~854feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N52
dffeas \s_XREG~854 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~854feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~854 .is_wysiwyg = "true";
defparam \s_XREG~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N38
dffeas \s_XREG~822 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~822 .is_wysiwyg = "true";
defparam \s_XREG~822 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \s_XREG~2303 (
// Equation(s):
// \s_XREG~2303_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~822_q )) # (\r1_address[0]~input_o  & (((\s_XREG~854_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~886_q )) # (\r1_address[0]~input_o  & (((\s_XREG~918_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~886_q ),
	.datad(!\s_XREG~918_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~854_q ),
	.datag(!\s_XREG~822_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2303 .extended_lut = "on";
defparam \s_XREG~2303 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N38
dffeas \s_XREG~950 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~950 .is_wysiwyg = "true";
defparam \s_XREG~950 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N36
cyclonev_lcell_comb \s_XREG~1330 (
// Equation(s):
// \s_XREG~1330_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2303_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2303_combout  & ((\s_XREG~950_q ))) # (\s_XREG~2303_combout  & (\s_XREG~982_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2303_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2303_combout  & ((\s_XREG~1014_q ))) # (\s_XREG~2303_combout  & (\s_XREG~1046_q ))))) ) )

	.dataa(!\s_XREG~1046_q ),
	.datab(!\s_XREG~982_q ),
	.datac(!\s_XREG~1014_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2303_combout ),
	.datag(!\s_XREG~950_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1330 .extended_lut = "on";
defparam \s_XREG~1330 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N28
dffeas \s_XREG~342 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~342 .is_wysiwyg = "true";
defparam \s_XREG~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N44
dffeas \s_XREG~374 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~374 .is_wysiwyg = "true";
defparam \s_XREG~374 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N45
cyclonev_lcell_comb \s_XREG~406feeder (
// Equation(s):
// \s_XREG~406feeder_combout  = ( \datain[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~406feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~406feeder .extended_lut = "off";
defparam \s_XREG~406feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~406feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N47
dffeas \s_XREG~406 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~406 .is_wysiwyg = "true";
defparam \s_XREG~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N50
dffeas \s_XREG~310 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~310 .is_wysiwyg = "true";
defparam \s_XREG~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \s_XREG~2295 (
// Equation(s):
// \s_XREG~2295_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~310_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~342_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~374_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ) # (\s_XREG~406_q ))))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~342_q ),
	.datac(!\s_XREG~374_q ),
	.datad(!\s_XREG~406_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~310_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2295 .extended_lut = "on";
defparam \s_XREG~2295 .lut_mask = 64'h1B1B0A5F55555555;
defparam \s_XREG~2295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N44
dffeas \s_XREG~502 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~502 .is_wysiwyg = "true";
defparam \s_XREG~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N40
dffeas \s_XREG~470 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~470 .is_wysiwyg = "true";
defparam \s_XREG~470 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \s_XREG~534feeder (
// Equation(s):
// \s_XREG~534feeder_combout  = ( \datain[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~534feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~534feeder .extended_lut = "off";
defparam \s_XREG~534feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~534feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N26
dffeas \s_XREG~534 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~534 .is_wysiwyg = "true";
defparam \s_XREG~534 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N20
dffeas \s_XREG~438 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~438 .is_wysiwyg = "true";
defparam \s_XREG~438 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \s_XREG~1322 (
// Equation(s):
// \s_XREG~1322_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2295_combout  & (\r1_address[2]~input_o  & (\s_XREG~438_q ))) # (\s_XREG~2295_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~470_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2295_combout  & (\r1_address[2]~input_o  & (\s_XREG~502_q ))) # (\s_XREG~2295_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~534_q ))))) ) )

	.dataa(!\s_XREG~2295_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~502_q ),
	.datad(!\s_XREG~470_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~534_q ),
	.datag(!\s_XREG~438_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1322 .extended_lut = "on";
defparam \s_XREG~1322 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N21
cyclonev_lcell_comb \s_XREG~86feeder (
// Equation(s):
// \s_XREG~86feeder_combout  = ( \datain[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~86feeder .extended_lut = "off";
defparam \s_XREG~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N23
dffeas \s_XREG~86 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~86 .is_wysiwyg = "true";
defparam \s_XREG~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N38
dffeas \s_XREG~150 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~150 .is_wysiwyg = "true";
defparam \s_XREG~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N55
dffeas \s_XREG~118 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~118 .is_wysiwyg = "true";
defparam \s_XREG~118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \s_XREG~2294 (
// Equation(s):
// \s_XREG~2294_combout  = ( \s_XREG~150_q  & ( \s_XREG~118_q  & ( (!\r1_address[2]~input_o  & (((\r1_address[0]~input_o  & \s_XREG~86_q )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~150_q  & ( 
// \s_XREG~118_q  & ( (!\r1_address[0]~input_o  & (\r1_address[1]~input_o  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o  & \s_XREG~86_q )) # (\r1_address[2]~input_o ))) ) ) ) # ( \s_XREG~150_q  & ( !\s_XREG~118_q  
// & ( (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~86_q )) # (\r1_address[1]~input_o ))) ) ) ) # ( !\s_XREG~150_q  & ( !\s_XREG~118_q  & ( (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o  & \s_XREG~86_q )) # 
// (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~86_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\s_XREG~150_q ),
	.dataf(!\s_XREG~118_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2294 .extended_lut = "off";
defparam \s_XREG~2294 .lut_mask = 64'h0455155526553755;
defparam \s_XREG~2294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N28
dffeas \s_XREG~214 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~214 .is_wysiwyg = "true";
defparam \s_XREG~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \s_XREG~246 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~246 .is_wysiwyg = "true";
defparam \s_XREG~246 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \s_XREG~278feeder (
// Equation(s):
// \s_XREG~278feeder_combout  = \datain[16]~input_o 

	.dataa(!\datain[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~278feeder .extended_lut = "off";
defparam \s_XREG~278feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N35
dffeas \s_XREG~278 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~278 .is_wysiwyg = "true";
defparam \s_XREG~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N20
dffeas \s_XREG~182 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~182 .is_wysiwyg = "true";
defparam \s_XREG~182 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \s_XREG~1318 (
// Equation(s):
// \s_XREG~1318_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2294_combout  & (((\s_XREG~182_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2294_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~214_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2294_combout  & (((\s_XREG~246_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2294_combout  & ((((!\r1_address[2]~input_o ) # (\s_XREG~278_q ))))) ) )

	.dataa(!\s_XREG~2294_combout ),
	.datab(!\s_XREG~214_q ),
	.datac(!\s_XREG~246_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~278_q ),
	.datag(!\s_XREG~182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1318 .extended_lut = "on";
defparam \s_XREG~1318 .lut_mask = 64'h551B550A551B555F;
defparam \s_XREG~1318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N42
cyclonev_lcell_comb \r1~60 (
// Equation(s):
// \r1~60_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1318_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1322_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1326_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1330_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1326_combout ),
	.datad(!\s_XREG~1330_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1322_combout ),
	.datag(!\s_XREG~1318_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~60 .extended_lut = "on";
defparam \r1~60 .lut_mask = 64'h0808084C4C4C084C;
defparam \r1~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \datain[17]~input (
	.i(datain[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[17]~input_o ));
// synopsys translate_off
defparam \datain[17]~input .bus_hold = "false";
defparam \datain[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \s_XREG~727feeder (
// Equation(s):
// \s_XREG~727feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~727feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~727feeder .extended_lut = "off";
defparam \s_XREG~727feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~727feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N23
dffeas \s_XREG~727 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~727 .is_wysiwyg = "true";
defparam \s_XREG~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \s_XREG~759 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~759 .is_wysiwyg = "true";
defparam \s_XREG~759 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N45
cyclonev_lcell_comb \s_XREG~791feeder (
// Equation(s):
// \s_XREG~791feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~791feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~791feeder .extended_lut = "off";
defparam \s_XREG~791feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~791feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N47
dffeas \s_XREG~791 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~791 .is_wysiwyg = "true";
defparam \s_XREG~791 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N26
dffeas \s_XREG~599 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~599 .is_wysiwyg = "true";
defparam \s_XREG~599 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N47
dffeas \s_XREG~631 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~631 .is_wysiwyg = "true";
defparam \s_XREG~631 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N33
cyclonev_lcell_comb \s_XREG~663feeder (
// Equation(s):
// \s_XREG~663feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~663feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~663feeder .extended_lut = "off";
defparam \s_XREG~663feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~663feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N35
dffeas \s_XREG~663 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~663 .is_wysiwyg = "true";
defparam \s_XREG~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N41
dffeas \s_XREG~567 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~567 .is_wysiwyg = "true";
defparam \s_XREG~567 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \s_XREG~2312 (
// Equation(s):
// \s_XREG~2312_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~567_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~599_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (\s_XREG~631_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~663_q ))))) ) )

	.dataa(!\s_XREG~599_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~631_q ),
	.datad(!\s_XREG~663_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2312 .extended_lut = "on";
defparam \s_XREG~2312 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \s_XREG~695 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~695 .is_wysiwyg = "true";
defparam \s_XREG~695 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N15
cyclonev_lcell_comb \s_XREG~1342 (
// Equation(s):
// \s_XREG~1342_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2312_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2312_combout  & ((\s_XREG~695_q ))) # (\s_XREG~2312_combout  & (\s_XREG~727_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2312_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2312_combout  & (\s_XREG~759_q )) # (\s_XREG~2312_combout  & ((\s_XREG~791_q )))))) ) )

	.dataa(!\s_XREG~727_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~759_q ),
	.datad(!\s_XREG~791_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2312_combout ),
	.datag(!\s_XREG~695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1342 .extended_lut = "on";
defparam \s_XREG~1342 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1342 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N50
dffeas \s_XREG~407 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~407 .is_wysiwyg = "true";
defparam \s_XREG~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N56
dffeas \s_XREG~375 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~375 .is_wysiwyg = "true";
defparam \s_XREG~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \s_XREG~343 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~343 .is_wysiwyg = "true";
defparam \s_XREG~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N38
dffeas \s_XREG~311 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~311 .is_wysiwyg = "true";
defparam \s_XREG~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N36
cyclonev_lcell_comb \s_XREG~2308 (
// Equation(s):
// \s_XREG~2308_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~311_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ) # (\s_XREG~343_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~375_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~407_q ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~407_q ),
	.datac(!\s_XREG~375_q ),
	.datad(!\s_XREG~343_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~311_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2308 .extended_lut = "on";
defparam \s_XREG~2308 .lut_mask = 64'h0A5F1B1B55555555;
defparam \s_XREG~2308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N56
dffeas \s_XREG~503 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~503 .is_wysiwyg = "true";
defparam \s_XREG~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N14
dffeas \s_XREG~535 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~535 .is_wysiwyg = "true";
defparam \s_XREG~535 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N38
dffeas \s_XREG~471 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~471 .is_wysiwyg = "true";
defparam \s_XREG~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N38
dffeas \s_XREG~439 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~439 .is_wysiwyg = "true";
defparam \s_XREG~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N36
cyclonev_lcell_comb \s_XREG~1338 (
// Equation(s):
// \s_XREG~1338_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2308_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2308_combout  & (\s_XREG~439_q )) # (\s_XREG~2308_combout  & (((\s_XREG~471_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2308_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2308_combout  & (\s_XREG~503_q )) # (\s_XREG~2308_combout  & (((\s_XREG~535_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2308_combout ),
	.datac(!\s_XREG~503_q ),
	.datad(!\s_XREG~535_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~471_q ),
	.datag(!\s_XREG~439_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1338 .extended_lut = "on";
defparam \s_XREG~1338 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \s_XREG~983feeder (
// Equation(s):
// \s_XREG~983feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~983feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~983feeder .extended_lut = "off";
defparam \s_XREG~983feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~983feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N14
dffeas \s_XREG~983 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~983 .is_wysiwyg = "true";
defparam \s_XREG~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N8
dffeas \s_XREG~887 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~887 .is_wysiwyg = "true";
defparam \s_XREG~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N23
dffeas \s_XREG~855 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~855 .is_wysiwyg = "true";
defparam \s_XREG~855 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \s_XREG~919feeder (
// Equation(s):
// \s_XREG~919feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~919feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~919feeder .extended_lut = "off";
defparam \s_XREG~919feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~919feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \s_XREG~919 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~919 .is_wysiwyg = "true";
defparam \s_XREG~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \s_XREG~823 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~823 .is_wysiwyg = "true";
defparam \s_XREG~823 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \s_XREG~2316 (
// Equation(s):
// \s_XREG~2316_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~823_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~855_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~887_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~919_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~887_q ),
	.datad(!\s_XREG~855_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~919_q ),
	.datag(!\s_XREG~823_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2316 .extended_lut = "on";
defparam \s_XREG~2316 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \s_XREG~1015 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1015 .is_wysiwyg = "true";
defparam \s_XREG~1015 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \s_XREG~1047feeder (
// Equation(s):
// \s_XREG~1047feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1047feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1047feeder .extended_lut = "off";
defparam \s_XREG~1047feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1047feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \s_XREG~1047 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1047feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1047 .is_wysiwyg = "true";
defparam \s_XREG~1047 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \s_XREG~951 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~951 .is_wysiwyg = "true";
defparam \s_XREG~951 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \s_XREG~1346 (
// Equation(s):
// \s_XREG~1346_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2316_combout  & (((\s_XREG~951_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2316_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~983_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2316_combout  & (\s_XREG~1015_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2316_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~1047_q ))))) ) )

	.dataa(!\s_XREG~983_q ),
	.datab(!\s_XREG~2316_combout ),
	.datac(!\s_XREG~1015_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1047_q ),
	.datag(!\s_XREG~951_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1346 .extended_lut = "on";
defparam \s_XREG~1346 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1346 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \s_XREG~279feeder (
// Equation(s):
// \s_XREG~279feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~279feeder .extended_lut = "off";
defparam \s_XREG~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~279feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N37
dffeas \s_XREG~279 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~279 .is_wysiwyg = "true";
defparam \s_XREG~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas \s_XREG~247 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~247 .is_wysiwyg = "true";
defparam \s_XREG~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N32
dffeas \s_XREG~119 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~119 .is_wysiwyg = "true";
defparam \s_XREG~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N56
dffeas \s_XREG~151 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~151 .is_wysiwyg = "true";
defparam \s_XREG~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \s_XREG~87feeder (
// Equation(s):
// \s_XREG~87feeder_combout  = \datain[17]~input_o 

	.dataa(!\datain[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~87feeder .extended_lut = "off";
defparam \s_XREG~87feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N4
dffeas \s_XREG~87 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~87 .is_wysiwyg = "true";
defparam \s_XREG~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \s_XREG~2307 (
// Equation(s):
// \s_XREG~2307_combout  = ( \s_XREG~151_q  & ( \s_XREG~87_q  & ( ((\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~119_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~151_q  & ( \s_XREG~87_q  & ( (!\r1_address[1]~input_o  & 
// (\r1_address[0]~input_o )) # (\r1_address[1]~input_o  & ((!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~119_q )) # (\r1_address[0]~input_o  & (\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~151_q  & ( !\s_XREG~87_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\s_XREG~119_q ) # (\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~151_q  & ( !\s_XREG~87_q  & ( (!\r1_address[0]~input_o  & 
// (\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~119_q ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\r1_address[1]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\s_XREG~119_q ),
	.datae(!\s_XREG~151_q ),
	.dataf(!\s_XREG~87_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2307 .extended_lut = "off";
defparam \s_XREG~2307 .lut_mask = 64'h0343135323633373;
defparam \s_XREG~2307 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \s_XREG~215feeder (
// Equation(s):
// \s_XREG~215feeder_combout  = ( \datain[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~215feeder .extended_lut = "off";
defparam \s_XREG~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N31
dffeas \s_XREG~215 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~215 .is_wysiwyg = "true";
defparam \s_XREG~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \s_XREG~183 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~183 .is_wysiwyg = "true";
defparam \s_XREG~183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \s_XREG~1334 (
// Equation(s):
// \s_XREG~1334_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2307_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2307_combout  & (\s_XREG~183_q )) # (\s_XREG~2307_combout  & ((\s_XREG~215_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2307_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2307_combout  & (((\s_XREG~247_q )))) # (\s_XREG~2307_combout  & (\s_XREG~279_q )))) ) )

	.dataa(!\s_XREG~279_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~247_q ),
	.datad(!\s_XREG~2307_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~215_q ),
	.datag(!\s_XREG~183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1334 .extended_lut = "on";
defparam \s_XREG~1334 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1334 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \r1~56 (
// Equation(s):
// \r1~56_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1334_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1338_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1342_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1346_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\r1_address[3]~input_o ),
	.datac(!\s_XREG~1342_combout ),
	.datad(!\s_XREG~1338_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1346_combout ),
	.datag(!\s_XREG~1334_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~56 .extended_lut = "on";
defparam \r1~56 .lut_mask = 64'h082A0808082A2A2A;
defparam \r1~56 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \datain[18]~input (
	.i(datain[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[18]~input_o ));
// synopsys translate_off
defparam \datain[18]~input .bus_hold = "false";
defparam \datain[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \s_XREG~920feeder (
// Equation(s):
// \s_XREG~920feeder_combout  = \datain[18]~input_o 

	.dataa(!\datain[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~920feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~920feeder .extended_lut = "off";
defparam \s_XREG~920feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~920feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N17
dffeas \s_XREG~920 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~920 .is_wysiwyg = "true";
defparam \s_XREG~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \s_XREG~888 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~888 .is_wysiwyg = "true";
defparam \s_XREG~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N25
dffeas \s_XREG~856 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~856 .is_wysiwyg = "true";
defparam \s_XREG~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \s_XREG~824 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~824 .is_wysiwyg = "true";
defparam \s_XREG~824 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \s_XREG~2329 (
// Equation(s):
// \s_XREG~2329_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~824_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~856_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~888_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~920_q ))) ) )

	.dataa(!\s_XREG~920_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~888_q ),
	.datad(!\s_XREG~856_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~824_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2329 .extended_lut = "on";
defparam \s_XREG~2329 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N38
dffeas \s_XREG~1016 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1016 .is_wysiwyg = "true";
defparam \s_XREG~1016 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \s_XREG~1048feeder (
// Equation(s):
// \s_XREG~1048feeder_combout  = ( \datain[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1048feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1048feeder .extended_lut = "off";
defparam \s_XREG~1048feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1048feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N25
dffeas \s_XREG~1048 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1048 .is_wysiwyg = "true";
defparam \s_XREG~1048 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \s_XREG~984feeder (
// Equation(s):
// \s_XREG~984feeder_combout  = ( \datain[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~984feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~984feeder .extended_lut = "off";
defparam \s_XREG~984feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~984feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N26
dffeas \s_XREG~984 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~984 .is_wysiwyg = "true";
defparam \s_XREG~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N2
dffeas \s_XREG~952 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~952 .is_wysiwyg = "true";
defparam \s_XREG~952 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N0
cyclonev_lcell_comb \s_XREG~1362 (
// Equation(s):
// \s_XREG~1362_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2329_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2329_combout  & (\s_XREG~952_q )) # (\s_XREG~2329_combout  & (((\s_XREG~984_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2329_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2329_combout  & (\s_XREG~1016_q )) # (\s_XREG~2329_combout  & (((\s_XREG~1048_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2329_combout ),
	.datac(!\s_XREG~1016_q ),
	.datad(!\s_XREG~1048_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~984_q ),
	.datag(!\s_XREG~952_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1362 .extended_lut = "on";
defparam \s_XREG~1362 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1362 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N37
dffeas \s_XREG~728 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~728 .is_wysiwyg = "true";
defparam \s_XREG~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N41
dffeas \s_XREG~760 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~760 .is_wysiwyg = "true";
defparam \s_XREG~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N44
dffeas \s_XREG~632 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~632 .is_wysiwyg = "true";
defparam \s_XREG~632 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N15
cyclonev_lcell_comb \s_XREG~664feeder (
// Equation(s):
// \s_XREG~664feeder_combout  = ( \datain[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~664feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~664feeder .extended_lut = "off";
defparam \s_XREG~664feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~664feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N17
dffeas \s_XREG~664 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~664 .is_wysiwyg = "true";
defparam \s_XREG~664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \s_XREG~600feeder (
// Equation(s):
// \s_XREG~600feeder_combout  = ( \datain[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~600feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~600feeder .extended_lut = "off";
defparam \s_XREG~600feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~600feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N41
dffeas \s_XREG~600 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~600 .is_wysiwyg = "true";
defparam \s_XREG~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N8
dffeas \s_XREG~568 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~568 .is_wysiwyg = "true";
defparam \s_XREG~568 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \s_XREG~2325 (
// Equation(s):
// \s_XREG~2325_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~568_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~600_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~632_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~664_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~632_q ),
	.datad(!\s_XREG~664_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~600_q ),
	.datag(!\s_XREG~568_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2325 .extended_lut = "on";
defparam \s_XREG~2325 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N18
cyclonev_lcell_comb \s_XREG~792feeder (
// Equation(s):
// \s_XREG~792feeder_combout  = \datain[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~792feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~792feeder .extended_lut = "off";
defparam \s_XREG~792feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~792feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N20
dffeas \s_XREG~792 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~792 .is_wysiwyg = "true";
defparam \s_XREG~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N14
dffeas \s_XREG~696 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~696 .is_wysiwyg = "true";
defparam \s_XREG~696 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \s_XREG~1358 (
// Equation(s):
// \s_XREG~1358_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2325_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2325_combout  & (((\s_XREG~696_q )))) # (\s_XREG~2325_combout  & (\s_XREG~728_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2325_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2325_combout  & (\s_XREG~760_q )) # (\s_XREG~2325_combout  & ((\s_XREG~792_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~728_q ),
	.datac(!\s_XREG~760_q ),
	.datad(!\s_XREG~2325_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~792_q ),
	.datag(!\s_XREG~696_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1358 .extended_lut = "on";
defparam \s_XREG~1358 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \s_XREG~1358 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N26
dffeas \s_XREG~472 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~472 .is_wysiwyg = "true";
defparam \s_XREG~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N38
dffeas \s_XREG~504 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~504 .is_wysiwyg = "true";
defparam \s_XREG~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N14
dffeas \s_XREG~536 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~536 .is_wysiwyg = "true";
defparam \s_XREG~536 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N2
dffeas \s_XREG~376 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~376 .is_wysiwyg = "true";
defparam \s_XREG~376 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \s_XREG~408feeder (
// Equation(s):
// \s_XREG~408feeder_combout  = ( \datain[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~408feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~408feeder .extended_lut = "off";
defparam \s_XREG~408feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~408feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N44
dffeas \s_XREG~408 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~408 .is_wysiwyg = "true";
defparam \s_XREG~408 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \s_XREG~344feeder (
// Equation(s):
// \s_XREG~344feeder_combout  = ( \datain[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~344feeder .extended_lut = "off";
defparam \s_XREG~344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~344feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N56
dffeas \s_XREG~344 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~344 .is_wysiwyg = "true";
defparam \s_XREG~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \s_XREG~312 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~312 .is_wysiwyg = "true";
defparam \s_XREG~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \s_XREG~2321 (
// Equation(s):
// \s_XREG~2321_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~312_q )) # (\r1_address[0]~input_o  & (((\s_XREG~344_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~376_q )) # (\r1_address[0]~input_o  & (((\s_XREG~408_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~376_q ),
	.datad(!\s_XREG~408_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~344_q ),
	.datag(!\s_XREG~312_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2321 .extended_lut = "on";
defparam \s_XREG~2321 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N44
dffeas \s_XREG~440 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~440 .is_wysiwyg = "true";
defparam \s_XREG~440 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \s_XREG~1354 (
// Equation(s):
// \s_XREG~1354_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2321_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2321_combout  & ((\s_XREG~440_q ))) # (\s_XREG~2321_combout  & (\s_XREG~472_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2321_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2321_combout  & (\s_XREG~504_q )) # (\s_XREG~2321_combout  & ((\s_XREG~536_q )))))) ) )

	.dataa(!\s_XREG~472_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~504_q ),
	.datad(!\s_XREG~536_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2321_combout ),
	.datag(!\s_XREG~440_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1354 .extended_lut = "on";
defparam \s_XREG~1354 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1354 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N44
dffeas \s_XREG~216 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~216 .is_wysiwyg = "true";
defparam \s_XREG~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N35
dffeas \s_XREG~248 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~248 .is_wysiwyg = "true";
defparam \s_XREG~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N38
dffeas \s_XREG~280 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~280 .is_wysiwyg = "true";
defparam \s_XREG~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \s_XREG~120 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~120 .is_wysiwyg = "true";
defparam \s_XREG~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N49
dffeas \s_XREG~152 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~152 .is_wysiwyg = "true";
defparam \s_XREG~152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N54
cyclonev_lcell_comb \s_XREG~88feeder (
// Equation(s):
// \s_XREG~88feeder_combout  = ( \datain[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~88feeder .extended_lut = "off";
defparam \s_XREG~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N56
dffeas \s_XREG~88 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~88 .is_wysiwyg = "true";
defparam \s_XREG~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \s_XREG~2320 (
// Equation(s):
// \s_XREG~2320_combout  = ( \s_XREG~152_q  & ( \s_XREG~88_q  & ( ((!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & \s_XREG~120_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~152_q  & ( \s_XREG~88_q  & ( (!\r1_address[2]~input_o  & 
// ((!\r1_address[1]~input_o  & ((\r1_address[0]~input_o ))) # (\r1_address[1]~input_o  & (\s_XREG~120_q  & !\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~152_q  & ( !\s_XREG~88_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\r1_address[0]~input_o ) # (\s_XREG~120_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~152_q  & ( !\s_XREG~88_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & (\s_XREG~120_q  & !\r1_address[0]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~120_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~152_q ),
	.dataf(!\s_XREG~88_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2320 .extended_lut = "off";
defparam \s_XREG~2320 .lut_mask = 64'h0255027702DD02FF;
defparam \s_XREG~2320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N14
dffeas \s_XREG~184 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~184 .is_wysiwyg = "true";
defparam \s_XREG~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N12
cyclonev_lcell_comb \s_XREG~1350 (
// Equation(s):
// \s_XREG~1350_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2320_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2320_combout  & ((\s_XREG~184_q ))) # (\s_XREG~2320_combout  & (\s_XREG~216_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2320_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2320_combout  & (\s_XREG~248_q )) # (\s_XREG~2320_combout  & ((\s_XREG~280_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~216_q ),
	.datac(!\s_XREG~248_q ),
	.datad(!\s_XREG~280_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2320_combout ),
	.datag(!\s_XREG~184_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1350 .extended_lut = "on";
defparam \s_XREG~1350 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1350 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \r1~52 (
// Equation(s):
// \r1~52_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1350_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1354_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (((\s_XREG~1358_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1362_combout )))) ) )

	.dataa(!\s_XREG~1362_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1358_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1354_combout ),
	.datag(!\s_XREG~1350_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~52 .extended_lut = "on";
defparam \r1~52 .lut_mask = 64'h0C000C440CCC0C44;
defparam \r1~52 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \datain[19]~input (
	.i(datain[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[19]~input_o ));
// synopsys translate_off
defparam \datain[19]~input .bus_hold = "false";
defparam \datain[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N24
cyclonev_lcell_comb \s_XREG~793feeder (
// Equation(s):
// \s_XREG~793feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~793feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~793feeder .extended_lut = "off";
defparam \s_XREG~793feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~793feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N26
dffeas \s_XREG~793 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~793feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~793 .is_wysiwyg = "true";
defparam \s_XREG~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N38
dffeas \s_XREG~761 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~761 .is_wysiwyg = "true";
defparam \s_XREG~761 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N21
cyclonev_lcell_comb \s_XREG~601feeder (
// Equation(s):
// \s_XREG~601feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~601feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~601feeder .extended_lut = "off";
defparam \s_XREG~601feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~601feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N22
dffeas \s_XREG~601 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~601feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~601 .is_wysiwyg = "true";
defparam \s_XREG~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N25
dffeas \s_XREG~665 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~665 .is_wysiwyg = "true";
defparam \s_XREG~665 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N8
dffeas \s_XREG~633 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~633 .is_wysiwyg = "true";
defparam \s_XREG~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N35
dffeas \s_XREG~569 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~569 .is_wysiwyg = "true";
defparam \s_XREG~569 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N33
cyclonev_lcell_comb \s_XREG~2338 (
// Equation(s):
// \s_XREG~2338_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (((\s_XREG~569_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~601_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (((\s_XREG~633_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~665_q )))) ) )

	.dataa(!\s_XREG~601_q ),
	.datab(!\s_XREG~665_q ),
	.datac(!\s_XREG~633_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~569_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2338 .extended_lut = "on";
defparam \s_XREG~2338 .lut_mask = 64'h0F550F3300FF00FF;
defparam \s_XREG~2338 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \s_XREG~729feeder (
// Equation(s):
// \s_XREG~729feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~729feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~729feeder .extended_lut = "off";
defparam \s_XREG~729feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~729feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N35
dffeas \s_XREG~729 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~729 .is_wysiwyg = "true";
defparam \s_XREG~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N14
dffeas \s_XREG~697 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~697 .is_wysiwyg = "true";
defparam \s_XREG~697 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \s_XREG~1374 (
// Equation(s):
// \s_XREG~1374_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2338_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2338_combout  & (\s_XREG~697_q )) # (\s_XREG~2338_combout  & ((\s_XREG~729_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2338_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2338_combout  & (((\s_XREG~761_q )))) # (\s_XREG~2338_combout  & (\s_XREG~793_q )))) ) )

	.dataa(!\s_XREG~793_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~761_q ),
	.datad(!\s_XREG~2338_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~729_q ),
	.datag(!\s_XREG~697_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1374 .extended_lut = "on";
defparam \s_XREG~1374 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \s_XREG~1049feeder (
// Equation(s):
// \s_XREG~1049feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1049feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1049feeder .extended_lut = "off";
defparam \s_XREG~1049feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1049feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N49
dffeas \s_XREG~1049 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1049feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1049 .is_wysiwyg = "true";
defparam \s_XREG~1049 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \s_XREG~921feeder (
// Equation(s):
// \s_XREG~921feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~921feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~921feeder .extended_lut = "off";
defparam \s_XREG~921feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~921feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \s_XREG~921 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~921 .is_wysiwyg = "true";
defparam \s_XREG~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N8
dffeas \s_XREG~889 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~889 .is_wysiwyg = "true";
defparam \s_XREG~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N28
dffeas \s_XREG~857 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~857 .is_wysiwyg = "true";
defparam \s_XREG~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N14
dffeas \s_XREG~825 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~825 .is_wysiwyg = "true";
defparam \s_XREG~825 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \s_XREG~2342 (
// Equation(s):
// \s_XREG~2342_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & (\s_XREG~825_q )) # (\r1_address[0]~input_o  & ((\s_XREG~857_q )))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~889_q )))) # (\r1_address[0]~input_o  & (\s_XREG~921_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~921_q ),
	.datac(!\s_XREG~889_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~857_q ),
	.datag(!\s_XREG~825_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2342 .extended_lut = "on";
defparam \s_XREG~2342 .lut_mask = 64'h0A550A770AFF0A77;
defparam \s_XREG~2342 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N2
dffeas \s_XREG~1017 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1017 .is_wysiwyg = "true";
defparam \s_XREG~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N26
dffeas \s_XREG~985 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~985 .is_wysiwyg = "true";
defparam \s_XREG~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N14
dffeas \s_XREG~953 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~953 .is_wysiwyg = "true";
defparam \s_XREG~953 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \s_XREG~1378 (
// Equation(s):
// \s_XREG~1378_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2342_combout  & (\s_XREG~953_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2342_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~985_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2342_combout  & (((\s_XREG~1017_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2342_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~1049_q ))) ) )

	.dataa(!\s_XREG~1049_q ),
	.datab(!\s_XREG~2342_combout ),
	.datac(!\s_XREG~1017_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~985_q ),
	.datag(!\s_XREG~953_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1378 .extended_lut = "on";
defparam \s_XREG~1378 .lut_mask = 64'h330C331D333F331D;
defparam \s_XREG~1378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \s_XREG~537feeder (
// Equation(s):
// \s_XREG~537feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~537feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~537feeder .extended_lut = "off";
defparam \s_XREG~537feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~537feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N53
dffeas \s_XREG~537 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~537 .is_wysiwyg = "true";
defparam \s_XREG~537 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N21
cyclonev_lcell_comb \s_XREG~473feeder (
// Equation(s):
// \s_XREG~473feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~473feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~473feeder .extended_lut = "off";
defparam \s_XREG~473feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~473feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N23
dffeas \s_XREG~473 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~473 .is_wysiwyg = "true";
defparam \s_XREG~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N2
dffeas \s_XREG~505 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~505 .is_wysiwyg = "true";
defparam \s_XREG~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N38
dffeas \s_XREG~377 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~377 .is_wysiwyg = "true";
defparam \s_XREG~377 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N27
cyclonev_lcell_comb \s_XREG~345feeder (
// Equation(s):
// \s_XREG~345feeder_combout  = \datain[19]~input_o 

	.dataa(!\datain[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~345feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~345feeder .extended_lut = "off";
defparam \s_XREG~345feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~345feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N29
dffeas \s_XREG~345 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~345 .is_wysiwyg = "true";
defparam \s_XREG~345 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N27
cyclonev_lcell_comb \s_XREG~409feeder (
// Equation(s):
// \s_XREG~409feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~409feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~409feeder .extended_lut = "off";
defparam \s_XREG~409feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~409feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N28
dffeas \s_XREG~409 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~409 .is_wysiwyg = "true";
defparam \s_XREG~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N14
dffeas \s_XREG~313 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~313 .is_wysiwyg = "true";
defparam \s_XREG~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \s_XREG~2334 (
// Equation(s):
// \s_XREG~2334_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~313_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~345_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~377_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~409_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~377_q ),
	.datad(!\s_XREG~345_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~409_q ),
	.datag(!\s_XREG~313_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2334 .extended_lut = "on";
defparam \s_XREG~2334 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N44
dffeas \s_XREG~441 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~441 .is_wysiwyg = "true";
defparam \s_XREG~441 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \s_XREG~1370 (
// Equation(s):
// \s_XREG~1370_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2334_combout  & (((\s_XREG~441_q  & \r1_address[2]~input_o )))) # (\s_XREG~2334_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~473_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2334_combout  & (((\s_XREG~505_q  & \r1_address[2]~input_o )))) # (\s_XREG~2334_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~537_q )))) ) )

	.dataa(!\s_XREG~537_q ),
	.datab(!\s_XREG~473_q ),
	.datac(!\s_XREG~505_q ),
	.datad(!\s_XREG~2334_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~441_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1370 .extended_lut = "on";
defparam \s_XREG~1370 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N30
cyclonev_lcell_comb \s_XREG~281feeder (
// Equation(s):
// \s_XREG~281feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~281feeder .extended_lut = "off";
defparam \s_XREG~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N32
dffeas \s_XREG~281 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~281 .is_wysiwyg = "true";
defparam \s_XREG~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \s_XREG~249 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~249 .is_wysiwyg = "true";
defparam \s_XREG~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N31
dffeas \s_XREG~121 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~121 .is_wysiwyg = "true";
defparam \s_XREG~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \s_XREG~153 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~153 .is_wysiwyg = "true";
defparam \s_XREG~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \s_XREG~89feeder (
// Equation(s):
// \s_XREG~89feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~89feeder .extended_lut = "off";
defparam \s_XREG~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \s_XREG~89 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~89 .is_wysiwyg = "true";
defparam \s_XREG~89 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \s_XREG~2333 (
// Equation(s):
// \s_XREG~2333_combout  = ( \s_XREG~153_q  & ( \s_XREG~89_q  & ( ((\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~121_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~153_q  & ( \s_XREG~89_q  & ( (!\r1_address[0]~input_o  & 
// (\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~121_q ))) # (\r1_address[0]~input_o  & ((!\r1_address[1]~input_o ) # ((\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~153_q  & ( !\s_XREG~89_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & ((\s_XREG~121_q ) # (\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~153_q  & ( !\s_XREG~89_q  & ( (!\r1_address[0]~input_o  & (\r1_address[1]~input_o  & 
// (!\r1_address[2]~input_o  & \s_XREG~121_q ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\s_XREG~121_q ),
	.datae(!\s_XREG~153_q ),
	.dataf(!\s_XREG~89_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2333 .extended_lut = "off";
defparam \s_XREG~2333 .lut_mask = 64'h0525153545655575;
defparam \s_XREG~2333 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \s_XREG~217feeder (
// Equation(s):
// \s_XREG~217feeder_combout  = ( \datain[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~217feeder .extended_lut = "off";
defparam \s_XREG~217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N53
dffeas \s_XREG~217 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~217 .is_wysiwyg = "true";
defparam \s_XREG~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N2
dffeas \s_XREG~185 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~185 .is_wysiwyg = "true";
defparam \s_XREG~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \s_XREG~1366 (
// Equation(s):
// \s_XREG~1366_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2333_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2333_combout  & (\s_XREG~185_q )) # (\s_XREG~2333_combout  & ((\s_XREG~217_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2333_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2333_combout  & (((\s_XREG~249_q )))) # (\s_XREG~2333_combout  & (\s_XREG~281_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~281_q ),
	.datac(!\s_XREG~249_q ),
	.datad(!\s_XREG~2333_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~217_q ),
	.datag(!\s_XREG~185_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1366 .extended_lut = "on";
defparam \s_XREG~1366 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \r1~48 (
// Equation(s):
// \r1~48_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1366_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1370_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1374_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1378_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1374_combout ),
	.datad(!\s_XREG~1378_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1370_combout ),
	.datag(!\s_XREG~1366_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~48 .extended_lut = "on";
defparam \r1~48 .lut_mask = 64'h0808084C4C4C084C;
defparam \r1~48 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \datain[20]~input (
	.i(datain[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[20]~input_o ));
// synopsys translate_off
defparam \datain[20]~input .bus_hold = "false";
defparam \datain[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N51
cyclonev_lcell_comb \s_XREG~1050feeder (
// Equation(s):
// \s_XREG~1050feeder_combout  = ( \datain[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1050feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1050feeder .extended_lut = "off";
defparam \s_XREG~1050feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1050feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N52
dffeas \s_XREG~1050 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1050 .is_wysiwyg = "true";
defparam \s_XREG~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N2
dffeas \s_XREG~890 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~890 .is_wysiwyg = "true";
defparam \s_XREG~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N58
dffeas \s_XREG~858 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~858 .is_wysiwyg = "true";
defparam \s_XREG~858 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \s_XREG~922feeder (
// Equation(s):
// \s_XREG~922feeder_combout  = ( \datain[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~922feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~922feeder .extended_lut = "off";
defparam \s_XREG~922feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~922feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N50
dffeas \s_XREG~922 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~922feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~922 .is_wysiwyg = "true";
defparam \s_XREG~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N44
dffeas \s_XREG~826 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~826 .is_wysiwyg = "true";
defparam \s_XREG~826 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N42
cyclonev_lcell_comb \s_XREG~2355 (
// Equation(s):
// \s_XREG~2355_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~826_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~858_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~890_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~922_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~890_q ),
	.datad(!\s_XREG~858_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~922_q ),
	.datag(!\s_XREG~826_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2355 .extended_lut = "on";
defparam \s_XREG~2355 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2355 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N44
dffeas \s_XREG~1018 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1018 .is_wysiwyg = "true";
defparam \s_XREG~1018 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \s_XREG~986feeder (
// Equation(s):
// \s_XREG~986feeder_combout  = \datain[20]~input_o 

	.dataa(gnd),
	.datab(!\datain[20]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~986feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~986feeder .extended_lut = "off";
defparam \s_XREG~986feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~986feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N8
dffeas \s_XREG~986 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~986 .is_wysiwyg = "true";
defparam \s_XREG~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N32
dffeas \s_XREG~954 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~954 .is_wysiwyg = "true";
defparam \s_XREG~954 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N30
cyclonev_lcell_comb \s_XREG~1394 (
// Equation(s):
// \s_XREG~1394_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2355_combout  & (\s_XREG~954_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2355_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~986_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2355_combout  & (((\s_XREG~1018_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2355_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~1050_q ))) ) )

	.dataa(!\s_XREG~1050_q ),
	.datab(!\s_XREG~2355_combout ),
	.datac(!\s_XREG~1018_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~986_q ),
	.datag(!\s_XREG~954_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1394 .extended_lut = "on";
defparam \s_XREG~1394 .lut_mask = 64'h330C331D333F331D;
defparam \s_XREG~1394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N38
dffeas \s_XREG~346 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~346 .is_wysiwyg = "true";
defparam \s_XREG~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \s_XREG~378 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~378 .is_wysiwyg = "true";
defparam \s_XREG~378 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \s_XREG~410feeder (
// Equation(s):
// \s_XREG~410feeder_combout  = \datain[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~410feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~410feeder .extended_lut = "off";
defparam \s_XREG~410feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~410feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N25
dffeas \s_XREG~410 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~410 .is_wysiwyg = "true";
defparam \s_XREG~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N44
dffeas \s_XREG~314 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~314 .is_wysiwyg = "true";
defparam \s_XREG~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \s_XREG~2347 (
// Equation(s):
// \s_XREG~2347_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~314_q )))) # (\r1_address[0]~input_o  & (\s_XREG~346_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~378_q )) # (\r1_address[0]~input_o  & ((\s_XREG~410_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~346_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~378_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~410_q ),
	.datag(!\s_XREG~314_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2347 .extended_lut = "on";
defparam \s_XREG~2347 .lut_mask = 64'h0C770C330C770CFF;
defparam \s_XREG~2347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N39
cyclonev_lcell_comb \s_XREG~538feeder (
// Equation(s):
// \s_XREG~538feeder_combout  = \datain[20]~input_o 

	.dataa(!\datain[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~538feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~538feeder .extended_lut = "off";
defparam \s_XREG~538feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~538feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N41
dffeas \s_XREG~538 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~538 .is_wysiwyg = "true";
defparam \s_XREG~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \s_XREG~506 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~506 .is_wysiwyg = "true";
defparam \s_XREG~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N3
cyclonev_lcell_comb \s_XREG~474feeder (
// Equation(s):
// \s_XREG~474feeder_combout  = \datain[20]~input_o 

	.dataa(!\datain[20]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~474feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~474feeder .extended_lut = "off";
defparam \s_XREG~474feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~474feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N4
dffeas \s_XREG~474 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~474 .is_wysiwyg = "true";
defparam \s_XREG~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N2
dffeas \s_XREG~442 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~442 .is_wysiwyg = "true";
defparam \s_XREG~442 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \s_XREG~1386 (
// Equation(s):
// \s_XREG~1386_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2347_combout  & (((\s_XREG~442_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2347_combout  & ((((!\r1_address[2]~input_o ) # (\s_XREG~474_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2347_combout  & (((\s_XREG~506_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2347_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~538_q ))) ) )

	.dataa(!\s_XREG~2347_combout ),
	.datab(!\s_XREG~538_q ),
	.datac(!\s_XREG~506_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~474_q ),
	.datag(!\s_XREG~442_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1386 .extended_lut = "on";
defparam \s_XREG~1386 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N50
dffeas \s_XREG~634 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~634 .is_wysiwyg = "true";
defparam \s_XREG~634 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N54
cyclonev_lcell_comb \s_XREG~666feeder (
// Equation(s):
// \s_XREG~666feeder_combout  = ( \datain[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~666feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~666feeder .extended_lut = "off";
defparam \s_XREG~666feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~666feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N56
dffeas \s_XREG~666 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~666feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~666 .is_wysiwyg = "true";
defparam \s_XREG~666 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N15
cyclonev_lcell_comb \s_XREG~602feeder (
// Equation(s):
// \s_XREG~602feeder_combout  = ( \datain[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~602feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~602feeder .extended_lut = "off";
defparam \s_XREG~602feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~602feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N16
dffeas \s_XREG~602 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~602 .is_wysiwyg = "true";
defparam \s_XREG~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N2
dffeas \s_XREG~570 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~570 .is_wysiwyg = "true";
defparam \s_XREG~570 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N0
cyclonev_lcell_comb \s_XREG~2351 (
// Equation(s):
// \s_XREG~2351_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~570_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~602_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~634_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~666_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~634_q ),
	.datad(!\s_XREG~666_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~602_q ),
	.datag(!\s_XREG~570_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2351 .extended_lut = "on";
defparam \s_XREG~2351 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N32
dffeas \s_XREG~762 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~762 .is_wysiwyg = "true";
defparam \s_XREG~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \s_XREG~730 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~730 .is_wysiwyg = "true";
defparam \s_XREG~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N20
dffeas \s_XREG~794 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~794 .is_wysiwyg = "true";
defparam \s_XREG~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \s_XREG~698 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~698 .is_wysiwyg = "true";
defparam \s_XREG~698 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \s_XREG~1390 (
// Equation(s):
// \s_XREG~1390_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2351_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2351_combout  & (\s_XREG~698_q )) # (\s_XREG~2351_combout  & (((\s_XREG~730_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2351_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2351_combout  & (\s_XREG~762_q )) # (\s_XREG~2351_combout  & (((\s_XREG~794_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2351_combout ),
	.datac(!\s_XREG~762_q ),
	.datad(!\s_XREG~730_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~794_q ),
	.datag(!\s_XREG~698_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1390 .extended_lut = "on";
defparam \s_XREG~1390 .lut_mask = 64'h2637262626373737;
defparam \s_XREG~1390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N38
dffeas \s_XREG~282 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~282 .is_wysiwyg = "true";
defparam \s_XREG~282 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N42
cyclonev_lcell_comb \s_XREG~90feeder (
// Equation(s):
// \s_XREG~90feeder_combout  = ( \datain[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~90feeder .extended_lut = "off";
defparam \s_XREG~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N44
dffeas \s_XREG~90 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~90 .is_wysiwyg = "true";
defparam \s_XREG~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N8
dffeas \s_XREG~154 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~154 .is_wysiwyg = "true";
defparam \s_XREG~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \s_XREG~122 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~122 .is_wysiwyg = "true";
defparam \s_XREG~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \s_XREG~2346 (
// Equation(s):
// \s_XREG~2346_combout  = ( \s_XREG~154_q  & ( \s_XREG~122_q  & ( (!\r1_address[2]~input_o  & (((\r1_address[0]~input_o  & \s_XREG~90_q )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~154_q  & ( 
// \s_XREG~122_q  & ( (!\r1_address[0]~input_o  & (((!\r1_address[2]~input_o  & \r1_address[1]~input_o )))) # (\r1_address[0]~input_o  & (((\s_XREG~90_q  & !\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) ) # ( \s_XREG~154_q  & ( !\s_XREG~122_q  
// & ( (\r1_address[0]~input_o  & (((\r1_address[1]~input_o ) # (\r1_address[2]~input_o )) # (\s_XREG~90_q ))) ) ) ) # ( !\s_XREG~154_q  & ( !\s_XREG~122_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~90_q  & !\r1_address[1]~input_o )) # 
// (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~90_q ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~154_q ),
	.dataf(!\s_XREG~122_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2346 .extended_lut = "off";
defparam \s_XREG~2346 .lut_mask = 64'h1505155515A515F5;
defparam \s_XREG~2346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N38
dffeas \s_XREG~250 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~250 .is_wysiwyg = "true";
defparam \s_XREG~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \s_XREG~218feeder (
// Equation(s):
// \s_XREG~218feeder_combout  = ( \datain[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~218feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~218feeder .extended_lut = "off";
defparam \s_XREG~218feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~218feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N26
dffeas \s_XREG~218 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~218 .is_wysiwyg = "true";
defparam \s_XREG~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N8
dffeas \s_XREG~186 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~186 .is_wysiwyg = "true";
defparam \s_XREG~186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \s_XREG~1382 (
// Equation(s):
// \s_XREG~1382_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2346_combout  & (\s_XREG~186_q  & ((\r1_address[2]~input_o )))) # (\s_XREG~2346_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~218_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2346_combout  & (((\s_XREG~250_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2346_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~282_q ))) ) )

	.dataa(!\s_XREG~282_q ),
	.datab(!\s_XREG~2346_combout ),
	.datac(!\s_XREG~250_q ),
	.datad(!\s_XREG~218_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~186_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1382 .extended_lut = "on";
defparam \s_XREG~1382 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~1382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \r1~44 (
// Equation(s):
// \r1~44_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & ((\s_XREG~1382_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1386_combout ))))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & ((\s_XREG~1390_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1394_combout ))))) ) )

	.dataa(!\s_XREG~1394_combout ),
	.datab(!\s_XREG~1386_combout ),
	.datac(!\s_XREG~1390_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\s_XREG~1382_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~44 .extended_lut = "on";
defparam \r1~44 .lut_mask = 64'h0F330F5500000000;
defparam \r1~44 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \datain[21]~input (
	.i(datain[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[21]~input_o ));
// synopsys translate_off
defparam \datain[21]~input .bus_hold = "false";
defparam \datain[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \s_XREG~987feeder (
// Equation(s):
// \s_XREG~987feeder_combout  = ( \datain[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~987feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~987feeder .extended_lut = "off";
defparam \s_XREG~987feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~987feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \s_XREG~987 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~987feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~987 .is_wysiwyg = "true";
defparam \s_XREG~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N2
dffeas \s_XREG~1019 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1019 .is_wysiwyg = "true";
defparam \s_XREG~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N53
dffeas \s_XREG~1051 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1051 .is_wysiwyg = "true";
defparam \s_XREG~1051 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N50
dffeas \s_XREG~891 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~891 .is_wysiwyg = "true";
defparam \s_XREG~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N17
dffeas \s_XREG~923 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~923 .is_wysiwyg = "true";
defparam \s_XREG~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N41
dffeas \s_XREG~859 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~859 .is_wysiwyg = "true";
defparam \s_XREG~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N38
dffeas \s_XREG~827 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~827 .is_wysiwyg = "true";
defparam \s_XREG~827 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \s_XREG~2368 (
// Equation(s):
// \s_XREG~2368_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~827_q )) # (\r1_address[0]~input_o  & (((\s_XREG~859_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~891_q )) # (\r1_address[0]~input_o  & (((\s_XREG~923_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~891_q ),
	.datad(!\s_XREG~923_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~859_q ),
	.datag(!\s_XREG~827_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2368 .extended_lut = "on";
defparam \s_XREG~2368 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N14
dffeas \s_XREG~955 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~955 .is_wysiwyg = "true";
defparam \s_XREG~955 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \s_XREG~1410 (
// Equation(s):
// \s_XREG~1410_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2368_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2368_combout  & ((\s_XREG~955_q ))) # (\s_XREG~2368_combout  & (\s_XREG~987_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2368_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2368_combout  & (\s_XREG~1019_q )) # (\s_XREG~2368_combout  & ((\s_XREG~1051_q )))))) ) )

	.dataa(!\s_XREG~987_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1019_q ),
	.datad(!\s_XREG~1051_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2368_combout ),
	.datag(!\s_XREG~955_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1410 .extended_lut = "on";
defparam \s_XREG~1410 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1410 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N19
dffeas \s_XREG~795 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~795 .is_wysiwyg = "true";
defparam \s_XREG~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N14
dffeas \s_XREG~763 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~763 .is_wysiwyg = "true";
defparam \s_XREG~763 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N30
cyclonev_lcell_comb \s_XREG~667feeder (
// Equation(s):
// \s_XREG~667feeder_combout  = ( \datain[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~667feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~667feeder .extended_lut = "off";
defparam \s_XREG~667feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~667feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N31
dffeas \s_XREG~667 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~667 .is_wysiwyg = "true";
defparam \s_XREG~667 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N52
dffeas \s_XREG~603 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~603 .is_wysiwyg = "true";
defparam \s_XREG~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N38
dffeas \s_XREG~635 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~635 .is_wysiwyg = "true";
defparam \s_XREG~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N50
dffeas \s_XREG~571 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~571 .is_wysiwyg = "true";
defparam \s_XREG~571 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \s_XREG~2364 (
// Equation(s):
// \s_XREG~2364_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (((\s_XREG~571_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~603_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (((\s_XREG~635_q  & !\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )) # (\s_XREG~667_q )))) ) )

	.dataa(!\s_XREG~667_q ),
	.datab(!\s_XREG~603_q ),
	.datac(!\s_XREG~635_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~571_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2364 .extended_lut = "on";
defparam \s_XREG~2364 .lut_mask = 64'h0F330F5500FF00FF;
defparam \s_XREG~2364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N21
cyclonev_lcell_comb \s_XREG~731feeder (
// Equation(s):
// \s_XREG~731feeder_combout  = ( \datain[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~731feeder .extended_lut = "off";
defparam \s_XREG~731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N22
dffeas \s_XREG~731 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~731 .is_wysiwyg = "true";
defparam \s_XREG~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N38
dffeas \s_XREG~699 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~699 .is_wysiwyg = "true";
defparam \s_XREG~699 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N36
cyclonev_lcell_comb \s_XREG~1406 (
// Equation(s):
// \s_XREG~1406_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2364_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2364_combout  & (\s_XREG~699_q )) # (\s_XREG~2364_combout  & ((\s_XREG~731_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2364_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2364_combout  & (((\s_XREG~763_q )))) # (\s_XREG~2364_combout  & (\s_XREG~795_q )))) ) )

	.dataa(!\s_XREG~795_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~763_q ),
	.datad(!\s_XREG~2364_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~731_q ),
	.datag(!\s_XREG~699_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1406 .extended_lut = "on";
defparam \s_XREG~1406 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1406 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N20
dffeas \s_XREG~475 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~475 .is_wysiwyg = "true";
defparam \s_XREG~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \s_XREG~507 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~507 .is_wysiwyg = "true";
defparam \s_XREG~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N58
dffeas \s_XREG~347 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~347 .is_wysiwyg = "true";
defparam \s_XREG~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N38
dffeas \s_XREG~379 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~379 .is_wysiwyg = "true";
defparam \s_XREG~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N34
dffeas \s_XREG~411 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~411 .is_wysiwyg = "true";
defparam \s_XREG~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N20
dffeas \s_XREG~315 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~315 .is_wysiwyg = "true";
defparam \s_XREG~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \s_XREG~2360 (
// Equation(s):
// \s_XREG~2360_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~315_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~347_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~379_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\s_XREG~411_q ) # (\r1_address[2]~input_o ))))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~347_q ),
	.datac(!\s_XREG~379_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~411_q ),
	.datag(!\s_XREG~315_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2360 .extended_lut = "on";
defparam \s_XREG~2360 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N38
dffeas \s_XREG~539 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~539 .is_wysiwyg = "true";
defparam \s_XREG~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N8
dffeas \s_XREG~443 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~443 .is_wysiwyg = "true";
defparam \s_XREG~443 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \s_XREG~1402 (
// Equation(s):
// \s_XREG~1402_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2360_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2360_combout  & (((\s_XREG~443_q )))) # (\s_XREG~2360_combout  & (\s_XREG~475_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2360_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2360_combout  & (\s_XREG~507_q )) # (\s_XREG~2360_combout  & ((\s_XREG~539_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~475_q ),
	.datac(!\s_XREG~507_q ),
	.datad(!\s_XREG~2360_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~539_q ),
	.datag(!\s_XREG~443_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1402 .extended_lut = "on";
defparam \s_XREG~1402 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \s_XREG~1402 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N38
dffeas \s_XREG~123 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~123 .is_wysiwyg = "true";
defparam \s_XREG~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N2
dffeas \s_XREG~155 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~155 .is_wysiwyg = "true";
defparam \s_XREG~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N20
dffeas \s_XREG~91 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~91 .is_wysiwyg = "true";
defparam \s_XREG~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \s_XREG~2359 (
// Equation(s):
// \s_XREG~2359_combout  = ( \s_XREG~155_q  & ( \s_XREG~91_q  & ( ((\s_XREG~123_q  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~155_q  & ( \s_XREG~91_q  & ( (!\r1_address[2]~input_o  & 
// ((!\r1_address[0]~input_o  & (\s_XREG~123_q  & \r1_address[1]~input_o )) # (\r1_address[0]~input_o  & ((!\r1_address[1]~input_o ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~155_q  & ( !\s_XREG~91_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\r1_address[0]~input_o ) # (\s_XREG~123_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~155_q  & ( !\s_XREG~91_q  & ( (!\r1_address[2]~input_o  & (\s_XREG~123_q 
//  & (!\r1_address[0]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) )

	.dataa(!\s_XREG~123_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\r1_address[0]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~155_q ),
	.dataf(!\s_XREG~91_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2359 .extended_lut = "off";
defparam \s_XREG~2359 .lut_mask = 64'h0343034F0F430F4F;
defparam \s_XREG~2359 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \s_XREG~219feeder (
// Equation(s):
// \s_XREG~219feeder_combout  = ( \datain[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~219feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~219feeder .extended_lut = "off";
defparam \s_XREG~219feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~219feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N13
dffeas \s_XREG~219 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~219 .is_wysiwyg = "true";
defparam \s_XREG~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N38
dffeas \s_XREG~251 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~251 .is_wysiwyg = "true";
defparam \s_XREG~251 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \s_XREG~283feeder (
// Equation(s):
// \s_XREG~283feeder_combout  = ( \datain[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~283feeder .extended_lut = "off";
defparam \s_XREG~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N19
dffeas \s_XREG~283 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~283 .is_wysiwyg = "true";
defparam \s_XREG~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \s_XREG~187 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~187 .is_wysiwyg = "true";
defparam \s_XREG~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N3
cyclonev_lcell_comb \s_XREG~1398 (
// Equation(s):
// \s_XREG~1398_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2359_combout  & (((\s_XREG~187_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2359_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~219_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2359_combout  & (((\s_XREG~251_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2359_combout  & ((((!\r1_address[2]~input_o ) # (\s_XREG~283_q ))))) ) )

	.dataa(!\s_XREG~2359_combout ),
	.datab(!\s_XREG~219_q ),
	.datac(!\s_XREG~251_q ),
	.datad(!\s_XREG~283_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~187_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1398 .extended_lut = "on";
defparam \s_XREG~1398 .lut_mask = 64'h555555551B1B0A5F;
defparam \s_XREG~1398 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \r1~40 (
// Equation(s):
// \r1~40_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1398_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1402_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (((\s_XREG~1406_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1410_combout )))) ) )

	.dataa(!\s_XREG~1410_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1406_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1402_combout ),
	.datag(!\s_XREG~1398_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~40 .extended_lut = "on";
defparam \r1~40 .lut_mask = 64'h0C000C440CCC0C44;
defparam \r1~40 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \datain[22]~input (
	.i(datain[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[22]~input_o ));
// synopsys translate_off
defparam \datain[22]~input .bus_hold = "false";
defparam \datain[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y7_N58
dffeas \s_XREG~796 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~796 .is_wysiwyg = "true";
defparam \s_XREG~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N2
dffeas \s_XREG~764 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~764 .is_wysiwyg = "true";
defparam \s_XREG~764 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N27
cyclonev_lcell_comb \s_XREG~604feeder (
// Equation(s):
// \s_XREG~604feeder_combout  = ( \datain[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~604feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~604feeder .extended_lut = "off";
defparam \s_XREG~604feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~604feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N29
dffeas \s_XREG~604 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~604 .is_wysiwyg = "true";
defparam \s_XREG~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N44
dffeas \s_XREG~636 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~636 .is_wysiwyg = "true";
defparam \s_XREG~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N44
dffeas \s_XREG~668 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~668 .is_wysiwyg = "true";
defparam \s_XREG~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N50
dffeas \s_XREG~572 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~572 .is_wysiwyg = "true";
defparam \s_XREG~572 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \s_XREG~2377 (
// Equation(s):
// \s_XREG~2377_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~572_q ))) # (\r1_address[0]~input_o  & (\s_XREG~604_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~636_q )) # (\r1_address[0]~input_o  & ((\s_XREG~668_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~604_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~636_q ),
	.datad(!\s_XREG~668_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~572_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2377 .extended_lut = "on";
defparam \s_XREG~2377 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \s_XREG~2377 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N8
dffeas \s_XREG~732 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~732 .is_wysiwyg = "true";
defparam \s_XREG~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N14
dffeas \s_XREG~700 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~700 .is_wysiwyg = "true";
defparam \s_XREG~700 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \s_XREG~1422 (
// Equation(s):
// \s_XREG~1422_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2377_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2377_combout  & (\s_XREG~700_q )) # (\s_XREG~2377_combout  & ((\s_XREG~732_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2377_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2377_combout  & (((\s_XREG~764_q )))) # (\s_XREG~2377_combout  & (\s_XREG~796_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~796_q ),
	.datac(!\s_XREG~764_q ),
	.datad(!\s_XREG~2377_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~732_q ),
	.datag(!\s_XREG~700_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1422 .extended_lut = "on";
defparam \s_XREG~1422 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1422 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N32
dffeas \s_XREG~380 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~380 .is_wysiwyg = "true";
defparam \s_XREG~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N53
dffeas \s_XREG~348 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~348 .is_wysiwyg = "true";
defparam \s_XREG~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N29
dffeas \s_XREG~412 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~412 .is_wysiwyg = "true";
defparam \s_XREG~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N14
dffeas \s_XREG~316 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~316 .is_wysiwyg = "true";
defparam \s_XREG~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \s_XREG~2373 (
// Equation(s):
// \s_XREG~2373_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~316_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~348_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~380_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~412_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~380_q ),
	.datad(!\s_XREG~348_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~412_q ),
	.datag(!\s_XREG~316_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2373 .extended_lut = "on";
defparam \s_XREG~2373 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N56
dffeas \s_XREG~508 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~508 .is_wysiwyg = "true";
defparam \s_XREG~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \s_XREG~476 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~476 .is_wysiwyg = "true";
defparam \s_XREG~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N26
dffeas \s_XREG~540 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~540 .is_wysiwyg = "true";
defparam \s_XREG~540 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N8
dffeas \s_XREG~444 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~444 .is_wysiwyg = "true";
defparam \s_XREG~444 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \s_XREG~1418 (
// Equation(s):
// \s_XREG~1418_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2373_combout  & (\r1_address[2]~input_o  & (\s_XREG~444_q ))) # (\s_XREG~2373_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~476_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2373_combout  & (\r1_address[2]~input_o  & (\s_XREG~508_q ))) # (\s_XREG~2373_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~540_q ))))) ) )

	.dataa(!\s_XREG~2373_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~508_q ),
	.datad(!\s_XREG~476_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~540_q ),
	.datag(!\s_XREG~444_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1418 .extended_lut = "on";
defparam \s_XREG~1418 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1418 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \s_XREG~988feeder (
// Equation(s):
// \s_XREG~988feeder_combout  = ( \datain[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~988feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~988feeder .extended_lut = "off";
defparam \s_XREG~988feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~988feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N8
dffeas \s_XREG~988 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~988 .is_wysiwyg = "true";
defparam \s_XREG~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N5
dffeas \s_XREG~1052 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1052 .is_wysiwyg = "true";
defparam \s_XREG~1052 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \s_XREG~1020 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1020 .is_wysiwyg = "true";
defparam \s_XREG~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N8
dffeas \s_XREG~892 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~892 .is_wysiwyg = "true";
defparam \s_XREG~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \s_XREG~924 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~924 .is_wysiwyg = "true";
defparam \s_XREG~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N55
dffeas \s_XREG~860 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~860 .is_wysiwyg = "true";
defparam \s_XREG~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N47
dffeas \s_XREG~828 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~828 .is_wysiwyg = "true";
defparam \s_XREG~828 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N45
cyclonev_lcell_comb \s_XREG~2381 (
// Equation(s):
// \s_XREG~2381_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~828_q )) # (\r1_address[0]~input_o  & (((\s_XREG~860_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~892_q )) # (\r1_address[0]~input_o  & (((\s_XREG~924_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~892_q ),
	.datad(!\s_XREG~924_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~860_q ),
	.datag(!\s_XREG~828_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2381 .extended_lut = "on";
defparam \s_XREG~2381 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2381 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N14
dffeas \s_XREG~956 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~956 .is_wysiwyg = "true";
defparam \s_XREG~956 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \s_XREG~1426 (
// Equation(s):
// \s_XREG~1426_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2381_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2381_combout  & ((\s_XREG~956_q ))) # (\s_XREG~2381_combout  & (\s_XREG~988_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2381_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2381_combout  & ((\s_XREG~1020_q ))) # (\s_XREG~2381_combout  & (\s_XREG~1052_q ))))) ) )

	.dataa(!\s_XREG~988_q ),
	.datab(!\s_XREG~1052_q ),
	.datac(!\s_XREG~1020_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2381_combout ),
	.datag(!\s_XREG~956_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1426 .extended_lut = "on";
defparam \s_XREG~1426 .lut_mask = 64'h000F000FFF55FF33;
defparam \s_XREG~1426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \s_XREG~124 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~124 .is_wysiwyg = "true";
defparam \s_XREG~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N8
dffeas \s_XREG~156 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~156 .is_wysiwyg = "true";
defparam \s_XREG~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N56
dffeas \s_XREG~92 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~92 .is_wysiwyg = "true";
defparam \s_XREG~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \s_XREG~2372 (
// Equation(s):
// \s_XREG~2372_combout  = ( \s_XREG~156_q  & ( \s_XREG~92_q  & ( ((\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~124_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~156_q  & ( \s_XREG~92_q  & ( (!\r1_address[0]~input_o  & 
// (\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~124_q ))) # (\r1_address[0]~input_o  & ((!\r1_address[1]~input_o ) # ((\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~156_q  & ( !\s_XREG~92_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & ((\s_XREG~124_q ) # (\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) ) # ( !\s_XREG~156_q  & ( !\s_XREG~92_q  & ( (!\r1_address[0]~input_o  & (\r1_address[1]~input_o  & 
// (!\r1_address[2]~input_o  & \s_XREG~124_q ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\s_XREG~124_q ),
	.datae(!\s_XREG~156_q ),
	.dataf(!\s_XREG~92_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2372 .extended_lut = "off";
defparam \s_XREG~2372 .lut_mask = 64'h0525153545655575;
defparam \s_XREG~2372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N56
dffeas \s_XREG~252 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~252 .is_wysiwyg = "true";
defparam \s_XREG~252 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \s_XREG~284feeder (
// Equation(s):
// \s_XREG~284feeder_combout  = \datain[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~284feeder .extended_lut = "off";
defparam \s_XREG~284feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N13
dffeas \s_XREG~284 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~284 .is_wysiwyg = "true";
defparam \s_XREG~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N25
dffeas \s_XREG~220 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~220 .is_wysiwyg = "true";
defparam \s_XREG~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N14
dffeas \s_XREG~188 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~188 .is_wysiwyg = "true";
defparam \s_XREG~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \s_XREG~1414 (
// Equation(s):
// \s_XREG~1414_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2372_combout  & (\r1_address[2]~input_o  & (\s_XREG~188_q ))) # (\s_XREG~2372_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~220_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2372_combout  & (\r1_address[2]~input_o  & (\s_XREG~252_q ))) # (\s_XREG~2372_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~284_q ))))) ) )

	.dataa(!\s_XREG~2372_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~252_q ),
	.datad(!\s_XREG~284_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~220_q ),
	.datag(!\s_XREG~188_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1414 .extended_lut = "on";
defparam \s_XREG~1414 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1414 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \r1~36 (
// Equation(s):
// \r1~36_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1414_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1418_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1422_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1426_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1422_combout ),
	.datad(!\s_XREG~1418_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1426_combout ),
	.datag(!\s_XREG~1414_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~36 .extended_lut = "on";
defparam \r1~36 .lut_mask = 64'h084C0808084C4C4C;
defparam \r1~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \datain[23]~input (
	.i(datain[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[23]~input_o ));
// synopsys translate_off
defparam \datain[23]~input .bus_hold = "false";
defparam \datain[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N15
cyclonev_lcell_comb \s_XREG~989feeder (
// Equation(s):
// \s_XREG~989feeder_combout  = ( \datain[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~989feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~989feeder .extended_lut = "off";
defparam \s_XREG~989feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~989feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N17
dffeas \s_XREG~989 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~989feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~989 .is_wysiwyg = "true";
defparam \s_XREG~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \s_XREG~1021 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1021 .is_wysiwyg = "true";
defparam \s_XREG~1021 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N39
cyclonev_lcell_comb \s_XREG~1053feeder (
// Equation(s):
// \s_XREG~1053feeder_combout  = ( \datain[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1053feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1053feeder .extended_lut = "off";
defparam \s_XREG~1053feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1053feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N40
dffeas \s_XREG~1053 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1053feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1053 .is_wysiwyg = "true";
defparam \s_XREG~1053 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N26
dffeas \s_XREG~925 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~925 .is_wysiwyg = "true";
defparam \s_XREG~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N44
dffeas \s_XREG~893 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~893 .is_wysiwyg = "true";
defparam \s_XREG~893 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \s_XREG~861feeder (
// Equation(s):
// \s_XREG~861feeder_combout  = \datain[23]~input_o 

	.dataa(!\datain[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~861feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~861feeder .extended_lut = "off";
defparam \s_XREG~861feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~861feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N59
dffeas \s_XREG~861 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~861 .is_wysiwyg = "true";
defparam \s_XREG~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \s_XREG~829 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~829 .is_wysiwyg = "true";
defparam \s_XREG~829 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \s_XREG~2394 (
// Equation(s):
// \s_XREG~2394_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~829_q )) # (\r1_address[0]~input_o  & ((\s_XREG~861_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~893_q )))) # (\r1_address[0]~input_o  & (\s_XREG~925_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~925_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~893_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~861_q ),
	.datag(!\s_XREG~829_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2394 .extended_lut = "on";
defparam \s_XREG~2394 .lut_mask = 64'h0C330C770CFF0C77;
defparam \s_XREG~2394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \s_XREG~957 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~957 .is_wysiwyg = "true";
defparam \s_XREG~957 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \s_XREG~1442 (
// Equation(s):
// \s_XREG~1442_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2394_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2394_combout  & ((\s_XREG~957_q ))) # (\s_XREG~2394_combout  & (\s_XREG~989_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2394_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2394_combout  & (\s_XREG~1021_q )) # (\s_XREG~2394_combout  & ((\s_XREG~1053_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~989_q ),
	.datac(!\s_XREG~1021_q ),
	.datad(!\s_XREG~1053_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2394_combout ),
	.datag(!\s_XREG~957_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1442 .extended_lut = "on";
defparam \s_XREG~1442 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N29
dffeas \s_XREG~669 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~669 .is_wysiwyg = "true";
defparam \s_XREG~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N44
dffeas \s_XREG~637 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~637 .is_wysiwyg = "true";
defparam \s_XREG~637 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \s_XREG~605feeder (
// Equation(s):
// \s_XREG~605feeder_combout  = \datain[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~605feeder .extended_lut = "off";
defparam \s_XREG~605feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~605feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N26
dffeas \s_XREG~605 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~605 .is_wysiwyg = "true";
defparam \s_XREG~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N14
dffeas \s_XREG~573 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~573 .is_wysiwyg = "true";
defparam \s_XREG~573 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N12
cyclonev_lcell_comb \s_XREG~2390 (
// Equation(s):
// \s_XREG~2390_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~573_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~605_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~637_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~669_q ))) ) )

	.dataa(!\s_XREG~669_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~637_q ),
	.datad(!\s_XREG~605_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~573_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2390 .extended_lut = "on";
defparam \s_XREG~2390 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N44
dffeas \s_XREG~765 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~765 .is_wysiwyg = "true";
defparam \s_XREG~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N35
dffeas \s_XREG~797 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~797 .is_wysiwyg = "true";
defparam \s_XREG~797 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \s_XREG~733feeder (
// Equation(s):
// \s_XREG~733feeder_combout  = ( \datain[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~733feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~733feeder .extended_lut = "off";
defparam \s_XREG~733feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~733feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N40
dffeas \s_XREG~733 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~733 .is_wysiwyg = "true";
defparam \s_XREG~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N20
dffeas \s_XREG~701 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~701 .is_wysiwyg = "true";
defparam \s_XREG~701 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \s_XREG~1438 (
// Equation(s):
// \s_XREG~1438_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2390_combout  & (\r1_address[2]~input_o  & (\s_XREG~701_q ))) # (\s_XREG~2390_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~733_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2390_combout  & (\r1_address[2]~input_o  & (\s_XREG~765_q ))) # (\s_XREG~2390_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~797_q ))))) ) )

	.dataa(!\s_XREG~2390_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~765_q ),
	.datad(!\s_XREG~797_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~733_q ),
	.datag(!\s_XREG~701_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1438 .extended_lut = "on";
defparam \s_XREG~1438 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N29
dffeas \s_XREG~541 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~541 .is_wysiwyg = "true";
defparam \s_XREG~541 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N56
dffeas \s_XREG~477 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~477 .is_wysiwyg = "true";
defparam \s_XREG~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N2
dffeas \s_XREG~509 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~509 .is_wysiwyg = "true";
defparam \s_XREG~509 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \s_XREG~349feeder (
// Equation(s):
// \s_XREG~349feeder_combout  = \datain[23]~input_o 

	.dataa(!\datain[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~349feeder .extended_lut = "off";
defparam \s_XREG~349feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~349feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N28
dffeas \s_XREG~349 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~349 .is_wysiwyg = "true";
defparam \s_XREG~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N44
dffeas \s_XREG~381 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~381 .is_wysiwyg = "true";
defparam \s_XREG~381 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \s_XREG~413feeder (
// Equation(s):
// \s_XREG~413feeder_combout  = ( \datain[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~413feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~413feeder .extended_lut = "off";
defparam \s_XREG~413feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~413feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N26
dffeas \s_XREG~413 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~413 .is_wysiwyg = "true";
defparam \s_XREG~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N20
dffeas \s_XREG~317 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~317 .is_wysiwyg = "true";
defparam \s_XREG~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \s_XREG~2386 (
// Equation(s):
// \s_XREG~2386_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~317_q )))) # (\r1_address[0]~input_o  & (\s_XREG~349_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~381_q )) # (\r1_address[0]~input_o  & ((\s_XREG~413_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~349_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~381_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~413_q ),
	.datag(!\s_XREG~317_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2386 .extended_lut = "on";
defparam \s_XREG~2386 .lut_mask = 64'h0C770C330C770CFF;
defparam \s_XREG~2386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N14
dffeas \s_XREG~445 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~445 .is_wysiwyg = "true";
defparam \s_XREG~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \s_XREG~1434 (
// Equation(s):
// \s_XREG~1434_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2386_combout  & (((\s_XREG~445_q  & \r1_address[2]~input_o )))) # (\s_XREG~2386_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~477_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2386_combout  & (((\s_XREG~509_q  & \r1_address[2]~input_o )))) # (\s_XREG~2386_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~541_q )))) ) )

	.dataa(!\s_XREG~541_q ),
	.datab(!\s_XREG~477_q ),
	.datac(!\s_XREG~509_q ),
	.datad(!\s_XREG~2386_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~445_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1434 .extended_lut = "on";
defparam \s_XREG~1434 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1434 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \s_XREG~93feeder (
// Equation(s):
// \s_XREG~93feeder_combout  = ( \datain[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~93feeder .extended_lut = "off";
defparam \s_XREG~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \s_XREG~93 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~93 .is_wysiwyg = "true";
defparam \s_XREG~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N55
dffeas \s_XREG~125 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~125 .is_wysiwyg = "true";
defparam \s_XREG~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \s_XREG~157 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~157 .is_wysiwyg = "true";
defparam \s_XREG~157 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \s_XREG~2385 (
// Equation(s):
// \s_XREG~2385_combout  = ( \s_XREG~157_q  & ( \r1_address[2]~input_o  & ( \r1_address[0]~input_o  ) ) ) # ( !\s_XREG~157_q  & ( \r1_address[2]~input_o  & ( \r1_address[0]~input_o  ) ) ) # ( \s_XREG~157_q  & ( !\r1_address[2]~input_o  & ( 
// (!\r1_address[0]~input_o  & (\r1_address[1]~input_o  & ((\s_XREG~125_q )))) # (\r1_address[0]~input_o  & (((\s_XREG~93_q )) # (\r1_address[1]~input_o ))) ) ) ) # ( !\s_XREG~157_q  & ( !\r1_address[2]~input_o  & ( (!\r1_address[0]~input_o  & 
// (\r1_address[1]~input_o  & ((\s_XREG~125_q )))) # (\r1_address[0]~input_o  & (!\r1_address[1]~input_o  & (\s_XREG~93_q ))) ) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~93_q ),
	.datad(!\s_XREG~125_q ),
	.datae(!\s_XREG~157_q ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2385 .extended_lut = "off";
defparam \s_XREG~2385 .lut_mask = 64'h0426153755555555;
defparam \s_XREG~2385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N38
dffeas \s_XREG~253 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~253 .is_wysiwyg = "true";
defparam \s_XREG~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N50
dffeas \s_XREG~285 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~285 .is_wysiwyg = "true";
defparam \s_XREG~285 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \s_XREG~221feeder (
// Equation(s):
// \s_XREG~221feeder_combout  = \datain[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~221feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~221feeder .extended_lut = "off";
defparam \s_XREG~221feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~221feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N29
dffeas \s_XREG~221 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~221 .is_wysiwyg = "true";
defparam \s_XREG~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N38
dffeas \s_XREG~189 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~189 .is_wysiwyg = "true";
defparam \s_XREG~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \s_XREG~1430 (
// Equation(s):
// \s_XREG~1430_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2385_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2385_combout  & (\s_XREG~189_q )) # (\s_XREG~2385_combout  & (((\s_XREG~221_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2385_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2385_combout  & (\s_XREG~253_q )) # (\s_XREG~2385_combout  & (((\s_XREG~285_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2385_combout ),
	.datac(!\s_XREG~253_q ),
	.datad(!\s_XREG~285_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~221_q ),
	.datag(!\s_XREG~189_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1430 .extended_lut = "on";
defparam \s_XREG~1430 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1430 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \r1~32 (
// Equation(s):
// \r1~32_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1430_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1434_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (((\s_XREG~1438_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1442_combout )))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\s_XREG~1442_combout ),
	.datac(!\s_XREG~1438_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1434_combout ),
	.datag(!\s_XREG~1430_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~32 .extended_lut = "on";
defparam \r1~32 .lut_mask = 64'h0A001B005F001B00;
defparam \r1~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \datain[24]~input (
	.i(datain[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[24]~input_o ));
// synopsys translate_off
defparam \datain[24]~input .bus_hold = "false";
defparam \datain[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \s_XREG~862 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~862 .is_wysiwyg = "true";
defparam \s_XREG~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \s_XREG~894 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~894 .is_wysiwyg = "true";
defparam \s_XREG~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N2
dffeas \s_XREG~926 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~926 .is_wysiwyg = "true";
defparam \s_XREG~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \s_XREG~830 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~830 .is_wysiwyg = "true";
defparam \s_XREG~830 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \s_XREG~2407 (
// Equation(s):
// \s_XREG~2407_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~830_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~862_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\r1_address[0]~input_o  & (\s_XREG~894_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~926_q ))))) ) )

	.dataa(!\s_XREG~862_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~894_q ),
	.datad(!\s_XREG~926_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~830_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2407_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2407 .extended_lut = "on";
defparam \s_XREG~2407 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2407 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N8
dffeas \s_XREG~1022 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1022 .is_wysiwyg = "true";
defparam \s_XREG~1022 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \s_XREG~990feeder (
// Equation(s):
// \s_XREG~990feeder_combout  = ( \datain[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~990feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~990feeder .extended_lut = "off";
defparam \s_XREG~990feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~990feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N26
dffeas \s_XREG~990 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~990 .is_wysiwyg = "true";
defparam \s_XREG~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \s_XREG~1054 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1054 .is_wysiwyg = "true";
defparam \s_XREG~1054 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \s_XREG~958 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~958 .is_wysiwyg = "true";
defparam \s_XREG~958 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \s_XREG~1458 (
// Equation(s):
// \s_XREG~1458_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2407_combout  & (\r1_address[2]~input_o  & (\s_XREG~958_q ))) # (\s_XREG~2407_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~990_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2407_combout  & (\r1_address[2]~input_o  & (\s_XREG~1022_q ))) # (\s_XREG~2407_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~1054_q ))))) ) )

	.dataa(!\s_XREG~2407_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1022_q ),
	.datad(!\s_XREG~990_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1054_q ),
	.datag(!\s_XREG~958_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1458_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1458 .extended_lut = "on";
defparam \s_XREG~1458 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1458 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N21
cyclonev_lcell_comb \s_XREG~798feeder (
// Equation(s):
// \s_XREG~798feeder_combout  = \datain[24]~input_o 

	.dataa(!\datain[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~798feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~798feeder .extended_lut = "off";
defparam \s_XREG~798feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~798feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N22
dffeas \s_XREG~798 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~798 .is_wysiwyg = "true";
defparam \s_XREG~798 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N35
dffeas \s_XREG~766 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~766 .is_wysiwyg = "true";
defparam \s_XREG~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N16
dffeas \s_XREG~734 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~734 .is_wysiwyg = "true";
defparam \s_XREG~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N56
dffeas \s_XREG~638 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~638 .is_wysiwyg = "true";
defparam \s_XREG~638 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N6
cyclonev_lcell_comb \s_XREG~670feeder (
// Equation(s):
// \s_XREG~670feeder_combout  = ( \datain[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~670feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~670feeder .extended_lut = "off";
defparam \s_XREG~670feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~670feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N8
dffeas \s_XREG~670 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~670 .is_wysiwyg = "true";
defparam \s_XREG~670 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N12
cyclonev_lcell_comb \s_XREG~606feeder (
// Equation(s):
// \s_XREG~606feeder_combout  = ( \datain[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~606feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~606feeder .extended_lut = "off";
defparam \s_XREG~606feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~606feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N14
dffeas \s_XREG~606 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~606 .is_wysiwyg = "true";
defparam \s_XREG~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N41
dffeas \s_XREG~574 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~574 .is_wysiwyg = "true";
defparam \s_XREG~574 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N39
cyclonev_lcell_comb \s_XREG~2403 (
// Equation(s):
// \s_XREG~2403_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~574_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~606_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~638_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~670_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~638_q ),
	.datad(!\s_XREG~670_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~606_q ),
	.datag(!\s_XREG~574_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2403 .extended_lut = "on";
defparam \s_XREG~2403 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2403 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N38
dffeas \s_XREG~702 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~702 .is_wysiwyg = "true";
defparam \s_XREG~702 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \s_XREG~1454 (
// Equation(s):
// \s_XREG~1454_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2403_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2403_combout  & (\s_XREG~702_q )) # (\s_XREG~2403_combout  & ((\s_XREG~734_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2403_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2403_combout  & ((\s_XREG~766_q ))) # (\s_XREG~2403_combout  & (\s_XREG~798_q ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~798_q ),
	.datac(!\s_XREG~766_q ),
	.datad(!\s_XREG~734_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2403_combout ),
	.datag(!\s_XREG~702_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1454_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1454 .extended_lut = "on";
defparam \s_XREG~1454 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1454 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \s_XREG~542 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~542 .is_wysiwyg = "true";
defparam \s_XREG~542 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N38
dffeas \s_XREG~510 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~510 .is_wysiwyg = "true";
defparam \s_XREG~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N49
dffeas \s_XREG~478 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~478 .is_wysiwyg = "true";
defparam \s_XREG~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N28
dffeas \s_XREG~414 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~414 .is_wysiwyg = "true";
defparam \s_XREG~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N44
dffeas \s_XREG~382 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~382 .is_wysiwyg = "true";
defparam \s_XREG~382 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N57
cyclonev_lcell_comb \s_XREG~350feeder (
// Equation(s):
// \s_XREG~350feeder_combout  = ( \datain[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~350feeder .extended_lut = "off";
defparam \s_XREG~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~350feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N59
dffeas \s_XREG~350 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~350 .is_wysiwyg = "true";
defparam \s_XREG~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N50
dffeas \s_XREG~318 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~318 .is_wysiwyg = "true";
defparam \s_XREG~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \s_XREG~2399 (
// Equation(s):
// \s_XREG~2399_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~318_q )) # (\r1_address[0]~input_o  & ((\s_XREG~350_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~382_q ))) # (\r1_address[0]~input_o  & (\s_XREG~414_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~414_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~382_q ),
	.datad(!\s_XREG~350_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~318_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2399 .extended_lut = "on";
defparam \s_XREG~2399 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2399 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N2
dffeas \s_XREG~446 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~446 .is_wysiwyg = "true";
defparam \s_XREG~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \s_XREG~1450 (
// Equation(s):
// \s_XREG~1450_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2399_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2399_combout  & (\s_XREG~446_q )) # (\s_XREG~2399_combout  & ((\s_XREG~478_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2399_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2399_combout  & ((\s_XREG~510_q ))) # (\s_XREG~2399_combout  & (\s_XREG~542_q ))))) ) )

	.dataa(!\s_XREG~542_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~510_q ),
	.datad(!\s_XREG~478_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2399_combout ),
	.datag(!\s_XREG~446_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1450 .extended_lut = "on";
defparam \s_XREG~1450 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1450 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N40
dffeas \s_XREG~286 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~286 .is_wysiwyg = "true";
defparam \s_XREG~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N38
dffeas \s_XREG~254 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~254 .is_wysiwyg = "true";
defparam \s_XREG~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N52
dffeas \s_XREG~222 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~222 .is_wysiwyg = "true";
defparam \s_XREG~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \s_XREG~94feeder (
// Equation(s):
// \s_XREG~94feeder_combout  = ( \datain[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~94feeder .extended_lut = "off";
defparam \s_XREG~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \s_XREG~94 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~94 .is_wysiwyg = "true";
defparam \s_XREG~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \s_XREG~158 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~158 .is_wysiwyg = "true";
defparam \s_XREG~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N41
dffeas \s_XREG~126 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~126 .is_wysiwyg = "true";
defparam \s_XREG~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \s_XREG~2398 (
// Equation(s):
// \s_XREG~2398_combout  = ( \s_XREG~158_q  & ( \s_XREG~126_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~94_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~158_q  & 
// ( \s_XREG~126_q  & ( (!\r1_address[2]~input_o  & ((!\r1_address[1]~input_o  & (\s_XREG~94_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o  & ((!\r1_address[0]~input_o ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( 
// \s_XREG~158_q  & ( !\s_XREG~126_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~94_q ) # (\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) ) # ( !\s_XREG~158_q  & ( !\s_XREG~126_q  & ( (\r1_address[0]~input_o  & (((!\r1_address[1]~input_o  & 
// \s_XREG~94_q )) # (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~94_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~158_q ),
	.dataf(!\s_XREG~126_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2398 .extended_lut = "off";
defparam \s_XREG~2398 .lut_mask = 64'h005D007F225D227F;
defparam \s_XREG~2398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N32
dffeas \s_XREG~190 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~190 .is_wysiwyg = "true";
defparam \s_XREG~190 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N30
cyclonev_lcell_comb \s_XREG~1446 (
// Equation(s):
// \s_XREG~1446_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2398_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2398_combout  & (\s_XREG~190_q )) # (\s_XREG~2398_combout  & ((\s_XREG~222_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2398_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2398_combout  & ((\s_XREG~254_q ))) # (\s_XREG~2398_combout  & (\s_XREG~286_q ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~286_q ),
	.datac(!\s_XREG~254_q ),
	.datad(!\s_XREG~222_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2398_combout ),
	.datag(!\s_XREG~190_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1446 .extended_lut = "on";
defparam \s_XREG~1446 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1446 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N15
cyclonev_lcell_comb \r1~28 (
// Equation(s):
// \r1~28_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1446_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1450_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (((\s_XREG~1454_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1458_combout )))) ) )

	.dataa(!\s_XREG~1458_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1454_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1450_combout ),
	.datag(!\s_XREG~1446_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~28 .extended_lut = "on";
defparam \r1~28 .lut_mask = 64'h0C000C440CCC0C44;
defparam \r1~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \datain[25]~input (
	.i(datain[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[25]~input_o ));
// synopsys translate_off
defparam \datain[25]~input .bus_hold = "false";
defparam \datain[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y4_N50
dffeas \s_XREG~479 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~479 .is_wysiwyg = "true";
defparam \s_XREG~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N32
dffeas \s_XREG~511 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~511 .is_wysiwyg = "true";
defparam \s_XREG~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N38
dffeas \s_XREG~383 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~383 .is_wysiwyg = "true";
defparam \s_XREG~383 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N39
cyclonev_lcell_comb \s_XREG~351feeder (
// Equation(s):
// \s_XREG~351feeder_combout  = \datain[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~351feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~351feeder .extended_lut = "off";
defparam \s_XREG~351feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~351feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N41
dffeas \s_XREG~351 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~351 .is_wysiwyg = "true";
defparam \s_XREG~351 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N33
cyclonev_lcell_comb \s_XREG~415feeder (
// Equation(s):
// \s_XREG~415feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~415feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~415feeder .extended_lut = "off";
defparam \s_XREG~415feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~415feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N35
dffeas \s_XREG~415 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~415 .is_wysiwyg = "true";
defparam \s_XREG~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \s_XREG~319 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~319 .is_wysiwyg = "true";
defparam \s_XREG~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \s_XREG~2412 (
// Equation(s):
// \s_XREG~2412_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~319_q )) # (\r1_address[0]~input_o  & (((\s_XREG~351_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~383_q )) # (\r1_address[0]~input_o  & (((\s_XREG~415_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~383_q ),
	.datad(!\s_XREG~351_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~415_q ),
	.datag(!\s_XREG~319_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2412 .extended_lut = "on";
defparam \s_XREG~2412 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N55
dffeas \s_XREG~543 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~543 .is_wysiwyg = "true";
defparam \s_XREG~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N20
dffeas \s_XREG~447 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~447 .is_wysiwyg = "true";
defparam \s_XREG~447 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \s_XREG~1466 (
// Equation(s):
// \s_XREG~1466_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2412_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2412_combout  & (((\s_XREG~447_q )))) # (\s_XREG~2412_combout  & (\s_XREG~479_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2412_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2412_combout  & (\s_XREG~511_q )) # (\s_XREG~2412_combout  & ((\s_XREG~543_q )))))) ) )

	.dataa(!\s_XREG~479_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~511_q ),
	.datad(!\s_XREG~2412_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~543_q ),
	.datag(!\s_XREG~447_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1466 .extended_lut = "on";
defparam \s_XREG~1466 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1466 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \s_XREG~735feeder (
// Equation(s):
// \s_XREG~735feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~735feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~735feeder .extended_lut = "off";
defparam \s_XREG~735feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~735feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N56
dffeas \s_XREG~735 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~735 .is_wysiwyg = "true";
defparam \s_XREG~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N43
dffeas \s_XREG~799 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~799 .is_wysiwyg = "true";
defparam \s_XREG~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N8
dffeas \s_XREG~767 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~767 .is_wysiwyg = "true";
defparam \s_XREG~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N13
dffeas \s_XREG~671 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~671 .is_wysiwyg = "true";
defparam \s_XREG~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N44
dffeas \s_XREG~639 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~639 .is_wysiwyg = "true";
defparam \s_XREG~639 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \s_XREG~607feeder (
// Equation(s):
// \s_XREG~607feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~607feeder .extended_lut = "off";
defparam \s_XREG~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~607feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N20
dffeas \s_XREG~607 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~607 .is_wysiwyg = "true";
defparam \s_XREG~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N56
dffeas \s_XREG~575 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~575 .is_wysiwyg = "true";
defparam \s_XREG~575 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \s_XREG~2416 (
// Equation(s):
// \s_XREG~2416_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & (\s_XREG~575_q )) # (\r1_address[0]~input_o  & ((\s_XREG~607_q )))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~639_q )))) # (\r1_address[0]~input_o  & (\s_XREG~671_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~671_q ),
	.datac(!\s_XREG~639_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~607_q ),
	.datag(!\s_XREG~575_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2416 .extended_lut = "on";
defparam \s_XREG~2416 .lut_mask = 64'h0A550A770AFF0A77;
defparam \s_XREG~2416 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N50
dffeas \s_XREG~703 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~703 .is_wysiwyg = "true";
defparam \s_XREG~703 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N48
cyclonev_lcell_comb \s_XREG~1470 (
// Equation(s):
// \s_XREG~1470_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2416_combout  & (((\s_XREG~703_q  & \r1_address[2]~input_o )))) # (\s_XREG~2416_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~735_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2416_combout  & (((\s_XREG~767_q  & \r1_address[2]~input_o )))) # (\s_XREG~2416_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~799_q )))) ) )

	.dataa(!\s_XREG~735_q ),
	.datab(!\s_XREG~799_q ),
	.datac(!\s_XREG~767_q ),
	.datad(!\s_XREG~2416_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~703_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1470 .extended_lut = "on";
defparam \s_XREG~1470 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1470 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N44
dffeas \s_XREG~895 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~895 .is_wysiwyg = "true";
defparam \s_XREG~895 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \s_XREG~863feeder (
// Equation(s):
// \s_XREG~863feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~863feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~863feeder .extended_lut = "off";
defparam \s_XREG~863feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~863feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N53
dffeas \s_XREG~863 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~863 .is_wysiwyg = "true";
defparam \s_XREG~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N5
dffeas \s_XREG~927 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~927 .is_wysiwyg = "true";
defparam \s_XREG~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N32
dffeas \s_XREG~831 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~831 .is_wysiwyg = "true";
defparam \s_XREG~831 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \s_XREG~2420 (
// Equation(s):
// \s_XREG~2420_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~831_q )) # (\r1_address[0]~input_o  & (((\s_XREG~863_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~895_q )) # (\r1_address[0]~input_o  & (((\s_XREG~927_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~895_q ),
	.datad(!\s_XREG~863_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~927_q ),
	.datag(!\s_XREG~831_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2420 .extended_lut = "on";
defparam \s_XREG~2420 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2420 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \s_XREG~1023 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1023 .is_wysiwyg = "true";
defparam \s_XREG~1023 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \s_XREG~1055feeder (
// Equation(s):
// \s_XREG~1055feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1055feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1055feeder .extended_lut = "off";
defparam \s_XREG~1055feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1055feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N47
dffeas \s_XREG~1055 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1055feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1055 .is_wysiwyg = "true";
defparam \s_XREG~1055 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N7
dffeas \s_XREG~991 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~991 .is_wysiwyg = "true";
defparam \s_XREG~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N38
dffeas \s_XREG~959 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~959 .is_wysiwyg = "true";
defparam \s_XREG~959 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \s_XREG~1474 (
// Equation(s):
// \s_XREG~1474_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2420_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2420_combout  & (\s_XREG~959_q )) # (\s_XREG~2420_combout  & (((\s_XREG~991_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (\s_XREG~2420_combout )) # (\r1_address[2]~input_o  & ((!\s_XREG~2420_combout  & (\s_XREG~1023_q )) # (\s_XREG~2420_combout  & (((\s_XREG~1055_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~2420_combout ),
	.datac(!\s_XREG~1023_q ),
	.datad(!\s_XREG~1055_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~991_q ),
	.datag(!\s_XREG~959_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1474 .extended_lut = "on";
defparam \s_XREG~1474 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1474 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N42
cyclonev_lcell_comb \s_XREG~223feeder (
// Equation(s):
// \s_XREG~223feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~223feeder .extended_lut = "off";
defparam \s_XREG~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N44
dffeas \s_XREG~223 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~223 .is_wysiwyg = "true";
defparam \s_XREG~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N18
cyclonev_lcell_comb \s_XREG~287feeder (
// Equation(s):
// \s_XREG~287feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~287feeder .extended_lut = "off";
defparam \s_XREG~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N20
dffeas \s_XREG~287 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~287 .is_wysiwyg = "true";
defparam \s_XREG~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N50
dffeas \s_XREG~255 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~255 .is_wysiwyg = "true";
defparam \s_XREG~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N20
dffeas \s_XREG~127 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~127 .is_wysiwyg = "true";
defparam \s_XREG~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N14
dffeas \s_XREG~159 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~159 .is_wysiwyg = "true";
defparam \s_XREG~159 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N12
cyclonev_lcell_comb \s_XREG~95feeder (
// Equation(s):
// \s_XREG~95feeder_combout  = ( \datain[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~95feeder .extended_lut = "off";
defparam \s_XREG~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N14
dffeas \s_XREG~95 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~95 .is_wysiwyg = "true";
defparam \s_XREG~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \s_XREG~2411 (
// Equation(s):
// \s_XREG~2411_combout  = ( \s_XREG~159_q  & ( \s_XREG~95_q  & ( ((\s_XREG~127_q  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~159_q  & ( \s_XREG~95_q  & ( (!\r1_address[2]~input_o  & 
// ((!\r1_address[0]~input_o  & (\s_XREG~127_q  & \r1_address[1]~input_o )) # (\r1_address[0]~input_o  & ((!\r1_address[1]~input_o ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~159_q  & ( !\s_XREG~95_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\r1_address[0]~input_o ) # (\s_XREG~127_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~159_q  & ( !\s_XREG~95_q  & ( (!\r1_address[2]~input_o  & (\s_XREG~127_q 
//  & (!\r1_address[0]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) )

	.dataa(!\s_XREG~127_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\r1_address[0]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~159_q ),
	.dataf(!\s_XREG~95_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2411 .extended_lut = "off";
defparam \s_XREG~2411 .lut_mask = 64'h0343034F0F430F4F;
defparam \s_XREG~2411 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N8
dffeas \s_XREG~191 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~191 .is_wysiwyg = "true";
defparam \s_XREG~191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N6
cyclonev_lcell_comb \s_XREG~1462 (
// Equation(s):
// \s_XREG~1462_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2411_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2411_combout  & ((\s_XREG~191_q ))) # (\s_XREG~2411_combout  & (\s_XREG~223_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2411_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2411_combout  & ((\s_XREG~255_q ))) # (\s_XREG~2411_combout  & (\s_XREG~287_q ))))) ) )

	.dataa(!\s_XREG~223_q ),
	.datab(!\s_XREG~287_q ),
	.datac(!\s_XREG~255_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2411_combout ),
	.datag(!\s_XREG~191_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1462_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1462 .extended_lut = "on";
defparam \s_XREG~1462 .lut_mask = 64'h000F000FFF55FF33;
defparam \s_XREG~1462 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N54
cyclonev_lcell_comb \r1~24 (
// Equation(s):
// \r1~24_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & ((\s_XREG~1462_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1466_combout ))))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1470_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1474_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\s_XREG~1466_combout ),
	.datac(!\s_XREG~1470_combout ),
	.datad(!\s_XREG~1474_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\s_XREG~1462_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~24 .extended_lut = "on";
defparam \r1~24 .lut_mask = 64'h1B1B0A5F00000000;
defparam \r1~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \datain[26]~input (
	.i(datain[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[26]~input_o ));
// synopsys translate_off
defparam \datain[26]~input .bus_hold = "false";
defparam \datain[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N54
cyclonev_lcell_comb \s_XREG~1056feeder (
// Equation(s):
// \s_XREG~1056feeder_combout  = ( \datain[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1056feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1056feeder .extended_lut = "off";
defparam \s_XREG~1056feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1056feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N56
dffeas \s_XREG~1056 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1056feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1056 .is_wysiwyg = "true";
defparam \s_XREG~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N44
dffeas \s_XREG~1024 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1024 .is_wysiwyg = "true";
defparam \s_XREG~1024 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N1
dffeas \s_XREG~992 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~992 .is_wysiwyg = "true";
defparam \s_XREG~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N38
dffeas \s_XREG~896 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~896 .is_wysiwyg = "true";
defparam \s_XREG~896 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \s_XREG~928feeder (
// Equation(s):
// \s_XREG~928feeder_combout  = ( \datain[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~928feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~928feeder .extended_lut = "off";
defparam \s_XREG~928feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~928feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N55
dffeas \s_XREG~928 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~928 .is_wysiwyg = "true";
defparam \s_XREG~928 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \s_XREG~864feeder (
// Equation(s):
// \s_XREG~864feeder_combout  = ( \datain[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~864feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~864feeder .extended_lut = "off";
defparam \s_XREG~864feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~864feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N43
dffeas \s_XREG~864 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~864 .is_wysiwyg = "true";
defparam \s_XREG~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N50
dffeas \s_XREG~832 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~832 .is_wysiwyg = "true";
defparam \s_XREG~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N48
cyclonev_lcell_comb \s_XREG~2433 (
// Equation(s):
// \s_XREG~2433_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~832_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~864_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~896_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~928_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~896_q ),
	.datad(!\s_XREG~928_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~864_q ),
	.datag(!\s_XREG~832_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2433_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2433 .extended_lut = "on";
defparam \s_XREG~2433 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2433 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N32
dffeas \s_XREG~960 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~960 .is_wysiwyg = "true";
defparam \s_XREG~960 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N30
cyclonev_lcell_comb \s_XREG~1490 (
// Equation(s):
// \s_XREG~1490_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2433_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2433_combout  & (\s_XREG~960_q )) # (\s_XREG~2433_combout  & ((\s_XREG~992_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2433_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2433_combout  & ((\s_XREG~1024_q ))) # (\s_XREG~2433_combout  & (\s_XREG~1056_q ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~1056_q ),
	.datac(!\s_XREG~1024_q ),
	.datad(!\s_XREG~992_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2433_combout ),
	.datag(!\s_XREG~960_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1490 .extended_lut = "on";
defparam \s_XREG~1490 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1490 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \s_XREG~736feeder (
// Equation(s):
// \s_XREG~736feeder_combout  = \datain[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~736feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~736feeder .extended_lut = "off";
defparam \s_XREG~736feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~736feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \s_XREG~736 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~736 .is_wysiwyg = "true";
defparam \s_XREG~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N8
dffeas \s_XREG~768 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~768 .is_wysiwyg = "true";
defparam \s_XREG~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N37
dffeas \s_XREG~672 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~672 .is_wysiwyg = "true";
defparam \s_XREG~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N14
dffeas \s_XREG~640 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~640 .is_wysiwyg = "true";
defparam \s_XREG~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N28
dffeas \s_XREG~608 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~608 .is_wysiwyg = "true";
defparam \s_XREG~608 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N56
dffeas \s_XREG~576 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~576 .is_wysiwyg = "true";
defparam \s_XREG~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \s_XREG~2429 (
// Equation(s):
// \s_XREG~2429_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~576_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~608_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~640_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~672_q ))) ) )

	.dataa(!\s_XREG~672_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~640_q ),
	.datad(!\s_XREG~608_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~576_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2429_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2429 .extended_lut = "on";
defparam \s_XREG~2429 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2429 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \s_XREG~800feeder (
// Equation(s):
// \s_XREG~800feeder_combout  = ( \datain[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~800feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~800feeder .extended_lut = "off";
defparam \s_XREG~800feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~800feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N44
dffeas \s_XREG~800 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~800feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~800 .is_wysiwyg = "true";
defparam \s_XREG~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N50
dffeas \s_XREG~704 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~704 .is_wysiwyg = "true";
defparam \s_XREG~704 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \s_XREG~1486 (
// Equation(s):
// \s_XREG~1486_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2429_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2429_combout  & (((\s_XREG~704_q )))) # (\s_XREG~2429_combout  & (\s_XREG~736_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2429_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2429_combout  & (\s_XREG~768_q )) # (\s_XREG~2429_combout  & ((\s_XREG~800_q )))))) ) )

	.dataa(!\s_XREG~736_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~768_q ),
	.datad(!\s_XREG~2429_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~800_q ),
	.datag(!\s_XREG~704_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1486 .extended_lut = "on";
defparam \s_XREG~1486 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1486 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \s_XREG~544feeder (
// Equation(s):
// \s_XREG~544feeder_combout  = \datain[26]~input_o 

	.dataa(gnd),
	.datab(!\datain[26]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~544feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~544feeder .extended_lut = "off";
defparam \s_XREG~544feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~544feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N43
dffeas \s_XREG~544 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~544 .is_wysiwyg = "true";
defparam \s_XREG~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \s_XREG~512 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~512 .is_wysiwyg = "true";
defparam \s_XREG~512 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N44
dffeas \s_XREG~384 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~384 .is_wysiwyg = "true";
defparam \s_XREG~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N46
dffeas \s_XREG~416 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~416 .is_wysiwyg = "true";
defparam \s_XREG~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N40
dffeas \s_XREG~352 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~352 .is_wysiwyg = "true";
defparam \s_XREG~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N56
dffeas \s_XREG~320 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~320 .is_wysiwyg = "true";
defparam \s_XREG~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \s_XREG~2425 (
// Equation(s):
// \s_XREG~2425_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~320_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~352_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~384_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~416_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~384_q ),
	.datad(!\s_XREG~416_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~352_q ),
	.datag(!\s_XREG~320_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2425 .extended_lut = "on";
defparam \s_XREG~2425 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2425 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \s_XREG~480feeder (
// Equation(s):
// \s_XREG~480feeder_combout  = \datain[26]~input_o 

	.dataa(gnd),
	.datab(!\datain[26]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~480feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~480feeder .extended_lut = "off";
defparam \s_XREG~480feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~480feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N50
dffeas \s_XREG~480 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~480 .is_wysiwyg = "true";
defparam \s_XREG~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N14
dffeas \s_XREG~448 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~448 .is_wysiwyg = "true";
defparam \s_XREG~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \s_XREG~1482 (
// Equation(s):
// \s_XREG~1482_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2425_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2425_combout  & (\s_XREG~448_q )) # (\s_XREG~2425_combout  & ((\s_XREG~480_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2425_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2425_combout  & (((\s_XREG~512_q )))) # (\s_XREG~2425_combout  & (\s_XREG~544_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~544_q ),
	.datac(!\s_XREG~512_q ),
	.datad(!\s_XREG~2425_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~480_q ),
	.datag(!\s_XREG~448_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1482 .extended_lut = "on";
defparam \s_XREG~1482 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1482 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N20
dffeas \s_XREG~288 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~288 .is_wysiwyg = "true";
defparam \s_XREG~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N44
dffeas \s_XREG~224 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~224 .is_wysiwyg = "true";
defparam \s_XREG~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N32
dffeas \s_XREG~256 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~256 .is_wysiwyg = "true";
defparam \s_XREG~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N14
dffeas \s_XREG~128 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~128 .is_wysiwyg = "true";
defparam \s_XREG~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N7
dffeas \s_XREG~160 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~160 .is_wysiwyg = "true";
defparam \s_XREG~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N53
dffeas \s_XREG~96 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~96 .is_wysiwyg = "true";
defparam \s_XREG~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \s_XREG~2424 (
// Equation(s):
// \s_XREG~2424_combout  = ( \s_XREG~160_q  & ( \s_XREG~96_q  & ( ((\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~128_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~160_q  & ( \s_XREG~96_q  & ( (!\r1_address[1]~input_o  & 
// (\r1_address[0]~input_o )) # (\r1_address[1]~input_o  & ((!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~128_q )) # (\r1_address[0]~input_o  & (\r1_address[2]~input_o )))) ) ) ) # ( \s_XREG~160_q  & ( !\s_XREG~96_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\s_XREG~128_q ) # (\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~160_q  & ( !\s_XREG~96_q  & ( (!\r1_address[0]~input_o  & 
// (\r1_address[1]~input_o  & (!\r1_address[2]~input_o  & \s_XREG~128_q ))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o )))) ) ) )

	.dataa(!\r1_address[1]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\s_XREG~128_q ),
	.datae(!\s_XREG~160_q ),
	.dataf(!\s_XREG~96_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2424 .extended_lut = "off";
defparam \s_XREG~2424 .lut_mask = 64'h0343135323633373;
defparam \s_XREG~2424 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N14
dffeas \s_XREG~192 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~192 .is_wysiwyg = "true";
defparam \s_XREG~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \s_XREG~1478 (
// Equation(s):
// \s_XREG~1478_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2424_combout  & (((\s_XREG~192_q  & \r1_address[2]~input_o )))) # (\s_XREG~2424_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~224_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2424_combout  & (((\s_XREG~256_q  & \r1_address[2]~input_o )))) # (\s_XREG~2424_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~288_q )))) ) )

	.dataa(!\s_XREG~288_q ),
	.datab(!\s_XREG~224_q ),
	.datac(!\s_XREG~256_q ),
	.datad(!\s_XREG~2424_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1478 .extended_lut = "on";
defparam \s_XREG~1478 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1478 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \r1~20 (
// Equation(s):
// \r1~20_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & (((!\r1_address[3]~input_o  & (\s_XREG~1478_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1482_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (((\s_XREG~1486_combout )))) # (\r1_address[3]~input_o  & (\s_XREG~1490_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\s_XREG~1490_combout ),
	.datac(!\s_XREG~1486_combout ),
	.datad(!\r1_address[3]~input_o ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1482_combout ),
	.datag(!\s_XREG~1478_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~20 .extended_lut = "on";
defparam \r1~20 .lut_mask = 64'h0A000A220AAA0A22;
defparam \r1~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \datain[27]~input (
	.i(datain[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[27]~input_o ));
// synopsys translate_off
defparam \datain[27]~input .bus_hold = "false";
defparam \datain[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y6_N34
dffeas \s_XREG~801 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~801 .is_wysiwyg = "true";
defparam \s_XREG~801 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N57
cyclonev_lcell_comb \s_XREG~737feeder (
// Equation(s):
// \s_XREG~737feeder_combout  = \datain[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~737feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~737feeder .extended_lut = "off";
defparam \s_XREG~737feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~737feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N58
dffeas \s_XREG~737 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~737 .is_wysiwyg = "true";
defparam \s_XREG~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N14
dffeas \s_XREG~769 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~769 .is_wysiwyg = "true";
defparam \s_XREG~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N50
dffeas \s_XREG~641 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~641 .is_wysiwyg = "true";
defparam \s_XREG~641 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N21
cyclonev_lcell_comb \s_XREG~609feeder (
// Equation(s):
// \s_XREG~609feeder_combout  = ( \datain[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~609feeder .extended_lut = "off";
defparam \s_XREG~609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N22
dffeas \s_XREG~609 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~609 .is_wysiwyg = "true";
defparam \s_XREG~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N22
dffeas \s_XREG~673 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~673 .is_wysiwyg = "true";
defparam \s_XREG~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N2
dffeas \s_XREG~577 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~577 .is_wysiwyg = "true";
defparam \s_XREG~577 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N0
cyclonev_lcell_comb \s_XREG~2442 (
// Equation(s):
// \s_XREG~2442_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~577_q )) # (\r1_address[0]~input_o  & (((\s_XREG~609_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~641_q )) # (\r1_address[0]~input_o  & (((\s_XREG~673_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~641_q ),
	.datad(!\s_XREG~609_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~673_q ),
	.datag(!\s_XREG~577_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2442 .extended_lut = "on";
defparam \s_XREG~2442 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N38
dffeas \s_XREG~705 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~705 .is_wysiwyg = "true";
defparam \s_XREG~705 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N36
cyclonev_lcell_comb \s_XREG~1502 (
// Equation(s):
// \s_XREG~1502_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2442_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2442_combout  & ((\s_XREG~705_q ))) # (\s_XREG~2442_combout  & (\s_XREG~737_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2442_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2442_combout  & ((\s_XREG~769_q ))) # (\s_XREG~2442_combout  & (\s_XREG~801_q ))))) ) )

	.dataa(!\s_XREG~801_q ),
	.datab(!\s_XREG~737_q ),
	.datac(!\s_XREG~769_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2442_combout ),
	.datag(!\s_XREG~705_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1502 .extended_lut = "on";
defparam \s_XREG~1502 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1502 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \s_XREG~545feeder (
// Equation(s):
// \s_XREG~545feeder_combout  = \datain[27]~input_o 

	.dataa(!\datain[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~545feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~545feeder .extended_lut = "off";
defparam \s_XREG~545feeder .lut_mask = 64'h5555555555555555;
defparam \s_XREG~545feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N16
dffeas \s_XREG~545 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~545 .is_wysiwyg = "true";
defparam \s_XREG~545 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \s_XREG~481feeder (
// Equation(s):
// \s_XREG~481feeder_combout  = ( \datain[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~481feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~481feeder .extended_lut = "off";
defparam \s_XREG~481feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~481feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N10
dffeas \s_XREG~481 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~481feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~481 .is_wysiwyg = "true";
defparam \s_XREG~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \s_XREG~513 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~513 .is_wysiwyg = "true";
defparam \s_XREG~513 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \s_XREG~385 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~385 .is_wysiwyg = "true";
defparam \s_XREG~385 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N15
cyclonev_lcell_comb \s_XREG~353feeder (
// Equation(s):
// \s_XREG~353feeder_combout  = ( \datain[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~353feeder .extended_lut = "off";
defparam \s_XREG~353feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~353feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N17
dffeas \s_XREG~353 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~353 .is_wysiwyg = "true";
defparam \s_XREG~353 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N21
cyclonev_lcell_comb \s_XREG~417feeder (
// Equation(s):
// \s_XREG~417feeder_combout  = ( \datain[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~417feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~417feeder .extended_lut = "off";
defparam \s_XREG~417feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~417feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N23
dffeas \s_XREG~417 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~417 .is_wysiwyg = "true";
defparam \s_XREG~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N56
dffeas \s_XREG~321 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~321 .is_wysiwyg = "true";
defparam \s_XREG~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \s_XREG~2438 (
// Equation(s):
// \s_XREG~2438_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~321_q )) # (\r1_address[0]~input_o  & (((\s_XREG~353_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~385_q )) # (\r1_address[0]~input_o  & (((\s_XREG~417_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~385_q ),
	.datad(!\s_XREG~353_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~417_q ),
	.datag(!\s_XREG~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2438 .extended_lut = "on";
defparam \s_XREG~2438 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N32
dffeas \s_XREG~449 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~449 .is_wysiwyg = "true";
defparam \s_XREG~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \s_XREG~1498 (
// Equation(s):
// \s_XREG~1498_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2438_combout  & (((\s_XREG~449_q  & \r1_address[2]~input_o )))) # (\s_XREG~2438_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~481_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2438_combout  & (((\s_XREG~513_q  & \r1_address[2]~input_o )))) # (\s_XREG~2438_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~545_q )))) ) )

	.dataa(!\s_XREG~545_q ),
	.datab(!\s_XREG~481_q ),
	.datac(!\s_XREG~513_q ),
	.datad(!\s_XREG~2438_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1498 .extended_lut = "on";
defparam \s_XREG~1498 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N8
dffeas \s_XREG~993 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~993 .is_wysiwyg = "true";
defparam \s_XREG~993 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \s_XREG~929feeder (
// Equation(s):
// \s_XREG~929feeder_combout  = \datain[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~929feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~929feeder .extended_lut = "off";
defparam \s_XREG~929feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~929feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N13
dffeas \s_XREG~929 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~929 .is_wysiwyg = "true";
defparam \s_XREG~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N20
dffeas \s_XREG~897 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~897 .is_wysiwyg = "true";
defparam \s_XREG~897 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \s_XREG~865feeder (
// Equation(s):
// \s_XREG~865feeder_combout  = \datain[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~865feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~865feeder .extended_lut = "off";
defparam \s_XREG~865feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~865feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N37
dffeas \s_XREG~865 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~865 .is_wysiwyg = "true";
defparam \s_XREG~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N2
dffeas \s_XREG~833 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~833 .is_wysiwyg = "true";
defparam \s_XREG~833 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \s_XREG~2446 (
// Equation(s):
// \s_XREG~2446_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~833_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\s_XREG~865_q ) # (\r1_address[2]~input_o ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~897_q  & (!\r1_address[2]~input_o ))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~929_q ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~929_q ),
	.datac(!\s_XREG~897_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~865_q ),
	.datag(!\s_XREG~833_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2446 .extended_lut = "on";
defparam \s_XREG~2446 .lut_mask = 64'h0A551B555F551B55;
defparam \s_XREG~2446 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \s_XREG~1025 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1025 .is_wysiwyg = "true";
defparam \s_XREG~1025 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N36
cyclonev_lcell_comb \s_XREG~1057feeder (
// Equation(s):
// \s_XREG~1057feeder_combout  = ( \datain[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1057feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1057feeder .extended_lut = "off";
defparam \s_XREG~1057feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1057feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N38
dffeas \s_XREG~1057 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1057feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1057 .is_wysiwyg = "true";
defparam \s_XREG~1057 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N32
dffeas \s_XREG~961 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~961 .is_wysiwyg = "true";
defparam \s_XREG~961 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \s_XREG~1506 (
// Equation(s):
// \s_XREG~1506_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2446_combout  & (((\s_XREG~961_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2446_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~993_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2446_combout  & (\s_XREG~1025_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2446_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~1057_q ))))) ) )

	.dataa(!\s_XREG~993_q ),
	.datab(!\s_XREG~2446_combout ),
	.datac(!\s_XREG~1025_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1057_q ),
	.datag(!\s_XREG~961_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1506 .extended_lut = "on";
defparam \s_XREG~1506 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1506 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N35
dffeas \s_XREG~289 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~289 .is_wysiwyg = "true";
defparam \s_XREG~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N14
dffeas \s_XREG~257 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~257 .is_wysiwyg = "true";
defparam \s_XREG~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N26
dffeas \s_XREG~225 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~225 .is_wysiwyg = "true";
defparam \s_XREG~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \s_XREG~97feeder (
// Equation(s):
// \s_XREG~97feeder_combout  = ( \datain[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~97feeder .extended_lut = "off";
defparam \s_XREG~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N56
dffeas \s_XREG~97 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~97 .is_wysiwyg = "true";
defparam \s_XREG~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N32
dffeas \s_XREG~161 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~161 .is_wysiwyg = "true";
defparam \s_XREG~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N8
dffeas \s_XREG~129 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~129 .is_wysiwyg = "true";
defparam \s_XREG~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \s_XREG~2437 (
// Equation(s):
// \s_XREG~2437_combout  = ( \s_XREG~161_q  & ( \s_XREG~129_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~97_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~161_q  & 
// ( \s_XREG~129_q  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & ((\r1_address[1]~input_o ))) # (\r1_address[0]~input_o  & (\s_XREG~97_q  & !\r1_address[1]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( 
// \s_XREG~161_q  & ( !\s_XREG~129_q  & ( (\r1_address[0]~input_o  & (((\r1_address[1]~input_o ) # (\r1_address[2]~input_o )) # (\s_XREG~97_q ))) ) ) ) # ( !\s_XREG~161_q  & ( !\s_XREG~129_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~97_q  & 
// !\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~97_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\r1_address[0]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~161_q ),
	.dataf(!\s_XREG~129_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2437_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2437 .extended_lut = "off";
defparam \s_XREG~2437 .lut_mask = 64'h0703070F07C307CF;
defparam \s_XREG~2437 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N35
dffeas \s_XREG~193 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~193 .is_wysiwyg = "true";
defparam \s_XREG~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N33
cyclonev_lcell_comb \s_XREG~1494 (
// Equation(s):
// \s_XREG~1494_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2437_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2437_combout  & (\s_XREG~193_q )) # (\s_XREG~2437_combout  & ((\s_XREG~225_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2437_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2437_combout  & ((\s_XREG~257_q ))) # (\s_XREG~2437_combout  & (\s_XREG~289_q ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~289_q ),
	.datac(!\s_XREG~257_q ),
	.datad(!\s_XREG~225_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2437_combout ),
	.datag(!\s_XREG~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1494 .extended_lut = "on";
defparam \s_XREG~1494 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1494 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N48
cyclonev_lcell_comb \r1~16 (
// Equation(s):
// \r1~16_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1494_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1498_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1502_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1506_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1502_combout ),
	.datad(!\s_XREG~1498_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1506_combout ),
	.datag(!\s_XREG~1494_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~16 .extended_lut = "on";
defparam \r1~16 .lut_mask = 64'h084C0808084C4C4C;
defparam \r1~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \datain[28]~input (
	.i(datain[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[28]~input_o ));
// synopsys translate_off
defparam \datain[28]~input .bus_hold = "false";
defparam \datain[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y3_N50
dffeas \s_XREG~1058 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1058 .is_wysiwyg = "true";
defparam \s_XREG~1058 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N44
dffeas \s_XREG~1026 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1026 .is_wysiwyg = "true";
defparam \s_XREG~1026 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \s_XREG~930feeder (
// Equation(s):
// \s_XREG~930feeder_combout  = ( \datain[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~930feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~930feeder .extended_lut = "off";
defparam \s_XREG~930feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~930feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N56
dffeas \s_XREG~930 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~930 .is_wysiwyg = "true";
defparam \s_XREG~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \s_XREG~898 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~898 .is_wysiwyg = "true";
defparam \s_XREG~898 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \s_XREG~866feeder (
// Equation(s):
// \s_XREG~866feeder_combout  = ( \datain[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~866feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~866feeder .extended_lut = "off";
defparam \s_XREG~866feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~866feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N28
dffeas \s_XREG~866 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~866 .is_wysiwyg = "true";
defparam \s_XREG~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \s_XREG~834 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~834 .is_wysiwyg = "true";
defparam \s_XREG~834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \s_XREG~2459 (
// Equation(s):
// \s_XREG~2459_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~834_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~866_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~898_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~930_q ))) ) )

	.dataa(!\s_XREG~930_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~898_q ),
	.datad(!\s_XREG~866_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~834_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2459_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2459 .extended_lut = "on";
defparam \s_XREG~2459 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2459 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N15
cyclonev_lcell_comb \s_XREG~994feeder (
// Equation(s):
// \s_XREG~994feeder_combout  = ( \datain[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~994feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~994feeder .extended_lut = "off";
defparam \s_XREG~994feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~994feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N17
dffeas \s_XREG~994 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~994 .is_wysiwyg = "true";
defparam \s_XREG~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N20
dffeas \s_XREG~962 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~962 .is_wysiwyg = "true";
defparam \s_XREG~962 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \s_XREG~1522 (
// Equation(s):
// \s_XREG~1522_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2459_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2459_combout  & (\s_XREG~962_q )) # (\s_XREG~2459_combout  & ((\s_XREG~994_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2459_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2459_combout  & (((\s_XREG~1026_q )))) # (\s_XREG~2459_combout  & (\s_XREG~1058_q )))) ) )

	.dataa(!\s_XREG~1058_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~1026_q ),
	.datad(!\s_XREG~2459_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~994_q ),
	.datag(!\s_XREG~962_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1522 .extended_lut = "on";
defparam \s_XREG~1522 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1522 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N18
cyclonev_lcell_comb \s_XREG~610feeder (
// Equation(s):
// \s_XREG~610feeder_combout  = ( \datain[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~610feeder .extended_lut = "off";
defparam \s_XREG~610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N19
dffeas \s_XREG~610 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~610 .is_wysiwyg = "true";
defparam \s_XREG~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N50
dffeas \s_XREG~642 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~642 .is_wysiwyg = "true";
defparam \s_XREG~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N48
cyclonev_lcell_comb \s_XREG~674feeder (
// Equation(s):
// \s_XREG~674feeder_combout  = ( \datain[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~674feeder .extended_lut = "off";
defparam \s_XREG~674feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~674feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N50
dffeas \s_XREG~674 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~674 .is_wysiwyg = "true";
defparam \s_XREG~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N2
dffeas \s_XREG~578 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~578 .is_wysiwyg = "true";
defparam \s_XREG~578 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N0
cyclonev_lcell_comb \s_XREG~2455 (
// Equation(s):
// \s_XREG~2455_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~578_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~610_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~642_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ) # (\s_XREG~674_q ))))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~610_q ),
	.datac(!\s_XREG~642_q ),
	.datad(!\s_XREG~674_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~578_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2455 .extended_lut = "on";
defparam \s_XREG~2455 .lut_mask = 64'h1B1B0A5F55555555;
defparam \s_XREG~2455 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N26
dffeas \s_XREG~738 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~738 .is_wysiwyg = "true";
defparam \s_XREG~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N14
dffeas \s_XREG~770 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~770 .is_wysiwyg = "true";
defparam \s_XREG~770 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N30
cyclonev_lcell_comb \s_XREG~802feeder (
// Equation(s):
// \s_XREG~802feeder_combout  = \datain[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~802feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~802feeder .extended_lut = "off";
defparam \s_XREG~802feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~802feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N32
dffeas \s_XREG~802 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~802 .is_wysiwyg = "true";
defparam \s_XREG~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N38
dffeas \s_XREG~706 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~706 .is_wysiwyg = "true";
defparam \s_XREG~706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \s_XREG~1518 (
// Equation(s):
// \s_XREG~1518_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2455_combout  & (((\s_XREG~706_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2455_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~738_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2455_combout  & (((\s_XREG~770_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2455_combout  & ((((!\r1_address[2]~input_o ) # (\s_XREG~802_q ))))) ) )

	.dataa(!\s_XREG~2455_combout ),
	.datab(!\s_XREG~738_q ),
	.datac(!\s_XREG~770_q ),
	.datad(!\s_XREG~802_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~706_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1518 .extended_lut = "on";
defparam \s_XREG~1518 .lut_mask = 64'h555555551B1B0A5F;
defparam \s_XREG~1518 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \s_XREG~482feeder (
// Equation(s):
// \s_XREG~482feeder_combout  = \datain[28]~input_o 

	.dataa(gnd),
	.datab(!\datain[28]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~482feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~482feeder .extended_lut = "off";
defparam \s_XREG~482feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~482feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N49
dffeas \s_XREG~482 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~482feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~482 .is_wysiwyg = "true";
defparam \s_XREG~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N47
dffeas \s_XREG~514 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~514 .is_wysiwyg = "true";
defparam \s_XREG~514 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \s_XREG~546feeder (
// Equation(s):
// \s_XREG~546feeder_combout  = \datain[28]~input_o 

	.dataa(gnd),
	.datab(!\datain[28]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~546feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~546feeder .extended_lut = "off";
defparam \s_XREG~546feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~546feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N56
dffeas \s_XREG~546 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~546feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~546 .is_wysiwyg = "true";
defparam \s_XREG~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N8
dffeas \s_XREG~386 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~386 .is_wysiwyg = "true";
defparam \s_XREG~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N14
dffeas \s_XREG~354 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~354 .is_wysiwyg = "true";
defparam \s_XREG~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N20
dffeas \s_XREG~418 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~418 .is_wysiwyg = "true";
defparam \s_XREG~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N20
dffeas \s_XREG~322 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~322 .is_wysiwyg = "true";
defparam \s_XREG~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N18
cyclonev_lcell_comb \s_XREG~2451 (
// Equation(s):
// \s_XREG~2451_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~322_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~354_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~386_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~418_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~386_q ),
	.datad(!\s_XREG~354_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~418_q ),
	.datag(!\s_XREG~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2451 .extended_lut = "on";
defparam \s_XREG~2451 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2451 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N35
dffeas \s_XREG~450 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~450 .is_wysiwyg = "true";
defparam \s_XREG~450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N33
cyclonev_lcell_comb \s_XREG~1514 (
// Equation(s):
// \s_XREG~1514_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2451_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2451_combout  & ((\s_XREG~450_q ))) # (\s_XREG~2451_combout  & (\s_XREG~482_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2451_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2451_combout  & (\s_XREG~514_q )) # (\s_XREG~2451_combout  & ((\s_XREG~546_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~482_q ),
	.datac(!\s_XREG~514_q ),
	.datad(!\s_XREG~546_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2451_combout ),
	.datag(!\s_XREG~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1514 .extended_lut = "on";
defparam \s_XREG~1514 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N31
dffeas \s_XREG~290 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~290 .is_wysiwyg = "true";
defparam \s_XREG~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N50
dffeas \s_XREG~258 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~258 .is_wysiwyg = "true";
defparam \s_XREG~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N56
dffeas \s_XREG~130 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~130 .is_wysiwyg = "true";
defparam \s_XREG~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N19
dffeas \s_XREG~162 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~162 .is_wysiwyg = "true";
defparam \s_XREG~162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \s_XREG~98feeder (
// Equation(s):
// \s_XREG~98feeder_combout  = ( \datain[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~98feeder .extended_lut = "off";
defparam \s_XREG~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \s_XREG~98 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~98 .is_wysiwyg = "true";
defparam \s_XREG~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \s_XREG~2450 (
// Equation(s):
// \s_XREG~2450_combout  = ( \s_XREG~162_q  & ( \s_XREG~98_q  & ( ((!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & \s_XREG~130_q ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~162_q  & ( \s_XREG~98_q  & ( (!\r1_address[2]~input_o  & 
// ((!\r1_address[1]~input_o  & ((\r1_address[0]~input_o ))) # (\r1_address[1]~input_o  & (\s_XREG~130_q  & !\r1_address[0]~input_o )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~162_q  & ( !\s_XREG~98_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\r1_address[0]~input_o ) # (\s_XREG~130_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~162_q  & ( !\s_XREG~98_q  & ( (!\r1_address[2]~input_o  & 
// (\r1_address[1]~input_o  & (\s_XREG~130_q  & !\r1_address[0]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\s_XREG~130_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~162_q ),
	.dataf(!\s_XREG~98_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2450 .extended_lut = "off";
defparam \s_XREG~2450 .lut_mask = 64'h0255027702DD02FF;
defparam \s_XREG~2450 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N26
dffeas \s_XREG~226 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~226 .is_wysiwyg = "true";
defparam \s_XREG~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N20
dffeas \s_XREG~194 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~194 .is_wysiwyg = "true";
defparam \s_XREG~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N18
cyclonev_lcell_comb \s_XREG~1510 (
// Equation(s):
// \s_XREG~1510_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2450_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2450_combout  & (\s_XREG~194_q )) # (\s_XREG~2450_combout  & ((\s_XREG~226_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2450_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2450_combout  & (((\s_XREG~258_q )))) # (\s_XREG~2450_combout  & (\s_XREG~290_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~290_q ),
	.datac(!\s_XREG~258_q ),
	.datad(!\s_XREG~2450_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~226_q ),
	.datag(!\s_XREG~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1510 .extended_lut = "on";
defparam \s_XREG~1510 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1510 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \r1~12 (
// Equation(s):
// \r1~12_combout  = ( !\r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1510_combout )) # (\r1_address[3]~input_o  & ((\s_XREG~1514_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( ((!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & ((\s_XREG~1518_combout ))) # (\r1_address[3]~input_o  & (\s_XREG~1522_combout ))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\s_XREG~1522_combout ),
	.datac(!\s_XREG~1518_combout ),
	.datad(!\s_XREG~1514_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\s_XREG~1510_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~12 .extended_lut = "on";
defparam \r1~12 .lut_mask = 64'h0A5F1B1B00000000;
defparam \r1~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \datain[29]~input (
	.i(datain[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[29]~input_o ));
// synopsys translate_off
defparam \datain[29]~input .bus_hold = "false";
defparam \datain[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \s_XREG~739feeder (
// Equation(s):
// \s_XREG~739feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~739feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~739feeder .extended_lut = "off";
defparam \s_XREG~739feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~739feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N35
dffeas \s_XREG~739 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~739 .is_wysiwyg = "true";
defparam \s_XREG~739 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \s_XREG~803feeder (
// Equation(s):
// \s_XREG~803feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~803feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~803feeder .extended_lut = "off";
defparam \s_XREG~803feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~803feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N29
dffeas \s_XREG~803 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~803 .is_wysiwyg = "true";
defparam \s_XREG~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N44
dffeas \s_XREG~771 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~771 .is_wysiwyg = "true";
defparam \s_XREG~771 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \s_XREG~675feeder (
// Equation(s):
// \s_XREG~675feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~675feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~675feeder .extended_lut = "off";
defparam \s_XREG~675feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~675feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N20
dffeas \s_XREG~675 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~675feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~675 .is_wysiwyg = "true";
defparam \s_XREG~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N44
dffeas \s_XREG~643 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~643 .is_wysiwyg = "true";
defparam \s_XREG~643 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N24
cyclonev_lcell_comb \s_XREG~611feeder (
// Equation(s):
// \s_XREG~611feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~611feeder .extended_lut = "off";
defparam \s_XREG~611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N25
dffeas \s_XREG~611 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~611 .is_wysiwyg = "true";
defparam \s_XREG~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N20
dffeas \s_XREG~579 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~579 .is_wysiwyg = "true";
defparam \s_XREG~579 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N18
cyclonev_lcell_comb \s_XREG~2468 (
// Equation(s):
// \s_XREG~2468_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~579_q )) # (\r1_address[0]~input_o  & ((\s_XREG~611_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & (((!\r1_address[0]~input_o  & ((\s_XREG~643_q ))) # (\r1_address[0]~input_o  & (\s_XREG~675_q ))))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~675_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~643_q ),
	.datad(!\s_XREG~611_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[0]~input_o ),
	.datag(!\s_XREG~579_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2468 .extended_lut = "on";
defparam \s_XREG~2468 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2468 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N56
dffeas \s_XREG~707 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~707 .is_wysiwyg = "true";
defparam \s_XREG~707 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \s_XREG~1534 (
// Equation(s):
// \s_XREG~1534_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2468_combout  & (((\s_XREG~707_q  & \r1_address[2]~input_o )))) # (\s_XREG~2468_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~739_q )))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2468_combout  & (((\s_XREG~771_q  & \r1_address[2]~input_o )))) # (\s_XREG~2468_combout  & (((!\r1_address[2]~input_o )) # (\s_XREG~803_q )))) ) )

	.dataa(!\s_XREG~739_q ),
	.datab(!\s_XREG~803_q ),
	.datac(!\s_XREG~771_q ),
	.datad(!\s_XREG~2468_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~707_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1534 .extended_lut = "on";
defparam \s_XREG~1534 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N51
cyclonev_lcell_comb \s_XREG~995feeder (
// Equation(s):
// \s_XREG~995feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~995feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~995feeder .extended_lut = "off";
defparam \s_XREG~995feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~995feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N52
dffeas \s_XREG~995 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~995 .is_wysiwyg = "true";
defparam \s_XREG~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \s_XREG~1027 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1027 .is_wysiwyg = "true";
defparam \s_XREG~1027 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \s_XREG~899 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~899 .is_wysiwyg = "true";
defparam \s_XREG~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N5
dffeas \s_XREG~931 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~931 .is_wysiwyg = "true";
defparam \s_XREG~931 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \s_XREG~867feeder (
// Equation(s):
// \s_XREG~867feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~867feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~867feeder .extended_lut = "off";
defparam \s_XREG~867feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~867feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N20
dffeas \s_XREG~867 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~867 .is_wysiwyg = "true";
defparam \s_XREG~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \s_XREG~835 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~835 .is_wysiwyg = "true";
defparam \s_XREG~835 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \s_XREG~2472 (
// Equation(s):
// \s_XREG~2472_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~835_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~867_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~899_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~931_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~899_q ),
	.datad(!\s_XREG~931_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~867_q ),
	.datag(!\s_XREG~835_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2472 .extended_lut = "on";
defparam \s_XREG~2472 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2472 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \s_XREG~1059feeder (
// Equation(s):
// \s_XREG~1059feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1059feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1059feeder .extended_lut = "off";
defparam \s_XREG~1059feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1059feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N26
dffeas \s_XREG~1059 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1059feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1059 .is_wysiwyg = "true";
defparam \s_XREG~1059 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \s_XREG~963 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~963 .is_wysiwyg = "true";
defparam \s_XREG~963 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \s_XREG~1538 (
// Equation(s):
// \s_XREG~1538_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2472_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2472_combout  & (((\s_XREG~963_q )))) # (\s_XREG~2472_combout  & (\s_XREG~995_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2472_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2472_combout  & (\s_XREG~1027_q )) # (\s_XREG~2472_combout  & ((\s_XREG~1059_q )))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~995_q ),
	.datac(!\s_XREG~1027_q ),
	.datad(!\s_XREG~2472_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1059_q ),
	.datag(!\s_XREG~963_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1538 .extended_lut = "on";
defparam \s_XREG~1538 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \s_XREG~1538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N52
dffeas \s_XREG~483 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~483 .is_wysiwyg = "true";
defparam \s_XREG~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N14
dffeas \s_XREG~515 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~515 .is_wysiwyg = "true";
defparam \s_XREG~515 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N46
dffeas \s_XREG~547 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~547 .is_wysiwyg = "true";
defparam \s_XREG~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N20
dffeas \s_XREG~387 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~387 .is_wysiwyg = "true";
defparam \s_XREG~387 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N3
cyclonev_lcell_comb \s_XREG~355feeder (
// Equation(s):
// \s_XREG~355feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~355feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~355feeder .extended_lut = "off";
defparam \s_XREG~355feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~355feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N4
dffeas \s_XREG~355 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~355 .is_wysiwyg = "true";
defparam \s_XREG~355 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N27
cyclonev_lcell_comb \s_XREG~419feeder (
// Equation(s):
// \s_XREG~419feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~419feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~419feeder .extended_lut = "off";
defparam \s_XREG~419feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~419feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N29
dffeas \s_XREG~419 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~419 .is_wysiwyg = "true";
defparam \s_XREG~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N2
dffeas \s_XREG~323 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~323 .is_wysiwyg = "true";
defparam \s_XREG~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N0
cyclonev_lcell_comb \s_XREG~2464 (
// Equation(s):
// \s_XREG~2464_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~323_q )) # (\r1_address[0]~input_o  & (((\s_XREG~355_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~387_q )) # (\r1_address[0]~input_o  & (((\s_XREG~419_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~387_q ),
	.datad(!\s_XREG~355_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~419_q ),
	.datag(!\s_XREG~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2464 .extended_lut = "on";
defparam \s_XREG~2464 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2464 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N56
dffeas \s_XREG~451 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~451 .is_wysiwyg = "true";
defparam \s_XREG~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \s_XREG~1530 (
// Equation(s):
// \s_XREG~1530_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2464_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2464_combout  & ((\s_XREG~451_q ))) # (\s_XREG~2464_combout  & (\s_XREG~483_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2464_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2464_combout  & (\s_XREG~515_q )) # (\s_XREG~2464_combout  & ((\s_XREG~547_q )))))) ) )

	.dataa(!\s_XREG~483_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~515_q ),
	.datad(!\s_XREG~547_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2464_combout ),
	.datag(!\s_XREG~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1530 .extended_lut = "on";
defparam \s_XREG~1530 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1530 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \s_XREG~227feeder (
// Equation(s):
// \s_XREG~227feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~227feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~227feeder .extended_lut = "off";
defparam \s_XREG~227feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~227feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N56
dffeas \s_XREG~227 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~227 .is_wysiwyg = "true";
defparam \s_XREG~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N8
dffeas \s_XREG~259 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~259 .is_wysiwyg = "true";
defparam \s_XREG~259 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \s_XREG~291feeder (
// Equation(s):
// \s_XREG~291feeder_combout  = ( \datain[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~291feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~291feeder .extended_lut = "off";
defparam \s_XREG~291feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~291feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N41
dffeas \s_XREG~291 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~291 .is_wysiwyg = "true";
defparam \s_XREG~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \s_XREG~99 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~99 .is_wysiwyg = "true";
defparam \s_XREG~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N19
dffeas \s_XREG~163 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~163 .is_wysiwyg = "true";
defparam \s_XREG~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N26
dffeas \s_XREG~131 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~131 .is_wysiwyg = "true";
defparam \s_XREG~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \s_XREG~2463 (
// Equation(s):
// \s_XREG~2463_combout  = ( \s_XREG~163_q  & ( \s_XREG~131_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~99_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~163_q  & 
// ( \s_XREG~131_q  & ( (!\r1_address[1]~input_o  & (\r1_address[0]~input_o  & ((\r1_address[2]~input_o ) # (\s_XREG~99_q )))) # (\r1_address[1]~input_o  & ((!\r1_address[2]~input_o  $ (\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~163_q  & ( !\s_XREG~131_q  
// & ( (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\r1_address[1]~input_o )) # (\s_XREG~99_q ))) ) ) ) # ( !\s_XREG~163_q  & ( !\s_XREG~131_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~99_q  & !\r1_address[1]~input_o )) # 
// (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~99_q ),
	.datab(!\r1_address[1]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\s_XREG~163_q ),
	.dataf(!\s_XREG~131_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2463 .extended_lut = "off";
defparam \s_XREG~2463 .lut_mask = 64'h004F007F304F307F;
defparam \s_XREG~2463 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N8
dffeas \s_XREG~195 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~195 .is_wysiwyg = "true";
defparam \s_XREG~195 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \s_XREG~1526 (
// Equation(s):
// \s_XREG~1526_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2463_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2463_combout  & ((\s_XREG~195_q ))) # (\s_XREG~2463_combout  & (\s_XREG~227_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2463_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2463_combout  & (\s_XREG~259_q )) # (\s_XREG~2463_combout  & ((\s_XREG~291_q )))))) ) )

	.dataa(!\s_XREG~227_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~259_q ),
	.datad(!\s_XREG~291_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2463_combout ),
	.datag(!\s_XREG~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1526 .extended_lut = "on";
defparam \s_XREG~1526 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1526 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \r1~8 (
// Equation(s):
// \r1~8_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1526_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1530_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1534_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1538_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\r1_address[3]~input_o ),
	.datac(!\s_XREG~1534_combout ),
	.datad(!\s_XREG~1538_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1530_combout ),
	.datag(!\s_XREG~1526_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~8 .extended_lut = "on";
defparam \r1~8 .lut_mask = 64'h0808082A2A2A082A;
defparam \r1~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \datain[30]~input (
	.i(datain[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[30]~input_o ));
// synopsys translate_off
defparam \datain[30]~input .bus_hold = "false";
defparam \datain[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \s_XREG~804 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~804 .is_wysiwyg = "true";
defparam \s_XREG~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N22
dffeas \s_XREG~740 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~740 .is_wysiwyg = "true";
defparam \s_XREG~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \s_XREG~772 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~772 .is_wysiwyg = "true";
defparam \s_XREG~772 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \s_XREG~676feeder (
// Equation(s):
// \s_XREG~676feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~676feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~676feeder .extended_lut = "off";
defparam \s_XREG~676feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~676feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N26
dffeas \s_XREG~676 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~676 .is_wysiwyg = "true";
defparam \s_XREG~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N50
dffeas \s_XREG~644 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~644 .is_wysiwyg = "true";
defparam \s_XREG~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \s_XREG~612feeder (
// Equation(s):
// \s_XREG~612feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~612feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~612feeder .extended_lut = "off";
defparam \s_XREG~612feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~612feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \s_XREG~612 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~612feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~612 .is_wysiwyg = "true";
defparam \s_XREG~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N20
dffeas \s_XREG~580 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~580 .is_wysiwyg = "true";
defparam \s_XREG~580 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N18
cyclonev_lcell_comb \s_XREG~2481 (
// Equation(s):
// \s_XREG~2481_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[0]~input_o  & (\s_XREG~580_q  & ((!\r1_address[2]~input_o )))) # (\r1_address[0]~input_o  & (((\r1_address[2]~input_o ) # (\s_XREG~612_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~644_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~676_q ))) ) )

	.dataa(!\s_XREG~676_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~644_q ),
	.datad(!\s_XREG~612_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~580_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2481_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2481 .extended_lut = "on";
defparam \s_XREG~2481 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2481 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N11
dffeas \s_XREG~708 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~708 .is_wysiwyg = "true";
defparam \s_XREG~708 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \s_XREG~1550 (
// Equation(s):
// \s_XREG~1550_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2481_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2481_combout  & ((\s_XREG~708_q ))) # (\s_XREG~2481_combout  & (\s_XREG~740_q ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2481_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2481_combout  & ((\s_XREG~772_q ))) # (\s_XREG~2481_combout  & (\s_XREG~804_q ))))) ) )

	.dataa(!\s_XREG~804_q ),
	.datab(!\s_XREG~740_q ),
	.datac(!\s_XREG~772_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2481_combout ),
	.datag(!\s_XREG~708_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1550 .extended_lut = "on";
defparam \s_XREG~1550 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N44
dffeas \s_XREG~388 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~388 .is_wysiwyg = "true";
defparam \s_XREG~388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \s_XREG~420feeder (
// Equation(s):
// \s_XREG~420feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~420feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~420feeder .extended_lut = "off";
defparam \s_XREG~420feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~420feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N56
dffeas \s_XREG~420 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~420 .is_wysiwyg = "true";
defparam \s_XREG~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N50
dffeas \s_XREG~356 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~356 .is_wysiwyg = "true";
defparam \s_XREG~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \s_XREG~324 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~324 .is_wysiwyg = "true";
defparam \s_XREG~324 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \s_XREG~2477 (
// Equation(s):
// \s_XREG~2477_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~324_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~356_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~388_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~420_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~388_q ),
	.datad(!\s_XREG~420_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~356_q ),
	.datag(!\s_XREG~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2477 .extended_lut = "on";
defparam \s_XREG~2477 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2477 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N32
dffeas \s_XREG~516 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~516 .is_wysiwyg = "true";
defparam \s_XREG~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N41
dffeas \s_XREG~548 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~548 .is_wysiwyg = "true";
defparam \s_XREG~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N35
dffeas \s_XREG~484 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~484 .is_wysiwyg = "true";
defparam \s_XREG~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N44
dffeas \s_XREG~452 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~452 .is_wysiwyg = "true";
defparam \s_XREG~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \s_XREG~1546 (
// Equation(s):
// \s_XREG~1546_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2477_combout  & (\r1_address[2]~input_o  & (\s_XREG~452_q ))) # (\s_XREG~2477_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~484_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2477_combout  & (\r1_address[2]~input_o  & (\s_XREG~516_q ))) # (\s_XREG~2477_combout  & ((!\r1_address[2]~input_o ) # (((\s_XREG~548_q ))))) ) )

	.dataa(!\s_XREG~2477_combout ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~516_q ),
	.datad(!\s_XREG~548_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~484_q ),
	.datag(!\s_XREG~452_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1546 .extended_lut = "on";
defparam \s_XREG~1546 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \s_XREG~996feeder (
// Equation(s):
// \s_XREG~996feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~996feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~996feeder .extended_lut = "off";
defparam \s_XREG~996feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~996feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N20
dffeas \s_XREG~996 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~996feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~996 .is_wysiwyg = "true";
defparam \s_XREG~996 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \s_XREG~932feeder (
// Equation(s):
// \s_XREG~932feeder_combout  = \datain[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~932feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~932feeder .extended_lut = "off";
defparam \s_XREG~932feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~932feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \s_XREG~932 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~932 .is_wysiwyg = "true";
defparam \s_XREG~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N11
dffeas \s_XREG~900 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~900 .is_wysiwyg = "true";
defparam \s_XREG~900 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \s_XREG~868feeder (
// Equation(s):
// \s_XREG~868feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~868feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~868feeder .extended_lut = "off";
defparam \s_XREG~868feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~868feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \s_XREG~868 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~868 .is_wysiwyg = "true";
defparam \s_XREG~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \s_XREG~836 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~836 .is_wysiwyg = "true";
defparam \s_XREG~836 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \s_XREG~2485 (
// Equation(s):
// \s_XREG~2485_combout  = ( !\r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~836_q )) # (\r1_address[0]~input_o  & ((\s_XREG~868_q ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o ))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (((\s_XREG~900_q )))) # (\r1_address[0]~input_o  & (\s_XREG~932_q )))) # (\r1_address[2]~input_o  & ((((\r1_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~932_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~900_q ),
	.datad(!\r1_address[0]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~868_q ),
	.datag(!\s_XREG~836_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2485 .extended_lut = "on";
defparam \s_XREG~2485 .lut_mask = 64'h0C330C770CFF0C77;
defparam \s_XREG~2485 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N2
dffeas \s_XREG~1028 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1028 .is_wysiwyg = "true";
defparam \s_XREG~1028 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N26
dffeas \s_XREG~1060 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1060 .is_wysiwyg = "true";
defparam \s_XREG~1060 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N14
dffeas \s_XREG~964 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~964 .is_wysiwyg = "true";
defparam \s_XREG~964 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \s_XREG~1554 (
// Equation(s):
// \s_XREG~1554_combout  = ( !\r1_address[1]~input_o  & ( (!\s_XREG~2485_combout  & (((\s_XREG~964_q  & (\r1_address[2]~input_o ))))) # (\s_XREG~2485_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~996_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// ((!\s_XREG~2485_combout  & (\s_XREG~1028_q  & (\r1_address[2]~input_o ))) # (\s_XREG~2485_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~1060_q ))))) ) )

	.dataa(!\s_XREG~996_q ),
	.datab(!\s_XREG~2485_combout ),
	.datac(!\s_XREG~1028_q ),
	.datad(!\r1_address[2]~input_o ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~1060_q ),
	.datag(!\s_XREG~964_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1554 .extended_lut = "on";
defparam \s_XREG~1554 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \s_XREG~292feeder (
// Equation(s):
// \s_XREG~292feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~292feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~292feeder .extended_lut = "off";
defparam \s_XREG~292feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~292feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N2
dffeas \s_XREG~292 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~292 .is_wysiwyg = "true";
defparam \s_XREG~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N50
dffeas \s_XREG~260 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~260 .is_wysiwyg = "true";
defparam \s_XREG~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \s_XREG~228feeder (
// Equation(s):
// \s_XREG~228feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~228feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~228feeder .extended_lut = "off";
defparam \s_XREG~228feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~228feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \s_XREG~228 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~228 .is_wysiwyg = "true";
defparam \s_XREG~228 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \s_XREG~100feeder (
// Equation(s):
// \s_XREG~100feeder_combout  = ( \datain[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~100feeder .extended_lut = "off";
defparam \s_XREG~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N25
dffeas \s_XREG~100 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~100 .is_wysiwyg = "true";
defparam \s_XREG~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N8
dffeas \s_XREG~164 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~164 .is_wysiwyg = "true";
defparam \s_XREG~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \s_XREG~132 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~132 .is_wysiwyg = "true";
defparam \s_XREG~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \s_XREG~2476 (
// Equation(s):
// \s_XREG~2476_combout  = ( \s_XREG~164_q  & ( \s_XREG~132_q  & ( (!\r1_address[2]~input_o  & (((\s_XREG~100_q  & \r1_address[0]~input_o )) # (\r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~164_q  & 
// ( \s_XREG~132_q  & ( (!\r1_address[0]~input_o  & (((!\r1_address[2]~input_o  & \r1_address[1]~input_o )))) # (\r1_address[0]~input_o  & (((\s_XREG~100_q  & !\r1_address[1]~input_o )) # (\r1_address[2]~input_o ))) ) ) ) # ( \s_XREG~164_q  & ( 
// !\s_XREG~132_q  & ( (\r1_address[0]~input_o  & (((\r1_address[1]~input_o ) # (\r1_address[2]~input_o )) # (\s_XREG~100_q ))) ) ) ) # ( !\s_XREG~164_q  & ( !\s_XREG~132_q  & ( (\r1_address[0]~input_o  & (((\s_XREG~100_q  & !\r1_address[1]~input_o )) # 
// (\r1_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~100_q ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\r1_address[2]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~164_q ),
	.dataf(!\s_XREG~132_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2476 .extended_lut = "off";
defparam \s_XREG~2476 .lut_mask = 64'h1303133313C313F3;
defparam \s_XREG~2476 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \s_XREG~196 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~196 .is_wysiwyg = "true";
defparam \s_XREG~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \s_XREG~1542 (
// Equation(s):
// \s_XREG~1542_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2476_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2476_combout  & (\s_XREG~196_q )) # (\s_XREG~2476_combout  & ((\s_XREG~228_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2476_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2476_combout  & ((\s_XREG~260_q ))) # (\s_XREG~2476_combout  & (\s_XREG~292_q ))))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~292_q ),
	.datac(!\s_XREG~260_q ),
	.datad(!\s_XREG~228_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~2476_combout ),
	.datag(!\s_XREG~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1542 .extended_lut = "on";
defparam \s_XREG~1542 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \r1~4 (
// Equation(s):
// \r1~4_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1542_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1546_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1550_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1554_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1550_combout ),
	.datad(!\s_XREG~1546_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1554_combout ),
	.datag(!\s_XREG~1542_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~4 .extended_lut = "on";
defparam \r1~4 .lut_mask = 64'h084C0808084C4C4C;
defparam \r1~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \datain[31]~input (
	.i(datain[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datain[31]~input_o ));
// synopsys translate_off
defparam \datain[31]~input .bus_hold = "false";
defparam \datain[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N36
cyclonev_lcell_comb \s_XREG~741feeder (
// Equation(s):
// \s_XREG~741feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~741feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~741feeder .extended_lut = "off";
defparam \s_XREG~741feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~741feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N38
dffeas \s_XREG~741 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~741 .is_wysiwyg = "true";
defparam \s_XREG~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N14
dffeas \s_XREG~773 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~773 .is_wysiwyg = "true";
defparam \s_XREG~773 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N32
dffeas \s_XREG~645 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~645 .is_wysiwyg = "true";
defparam \s_XREG~645 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N24
cyclonev_lcell_comb \s_XREG~677feeder (
// Equation(s):
// \s_XREG~677feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~677feeder .extended_lut = "off";
defparam \s_XREG~677feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~677feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N26
dffeas \s_XREG~677 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~677 .is_wysiwyg = "true";
defparam \s_XREG~677 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N24
cyclonev_lcell_comb \s_XREG~613feeder (
// Equation(s):
// \s_XREG~613feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~613feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~613feeder .extended_lut = "off";
defparam \s_XREG~613feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~613feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N26
dffeas \s_XREG~613 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~613feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~613 .is_wysiwyg = "true";
defparam \s_XREG~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N44
dffeas \s_XREG~581 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~581 .is_wysiwyg = "true";
defparam \s_XREG~581 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N42
cyclonev_lcell_comb \s_XREG~2494 (
// Equation(s):
// \s_XREG~2494_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~581_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~613_q ))) # (\r1_address[2]~input_o ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (!\r1_address[2]~input_o  & (\s_XREG~645_q ))) # (\r1_address[0]~input_o  & ((((\s_XREG~677_q ))) # (\r1_address[2]~input_o ))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~645_q ),
	.datad(!\s_XREG~677_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~613_q ),
	.datag(!\s_XREG~581_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2494 .extended_lut = "on";
defparam \s_XREG~2494 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2494 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \s_XREG~805feeder (
// Equation(s):
// \s_XREG~805feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~805feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~805feeder .extended_lut = "off";
defparam \s_XREG~805feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~805feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \s_XREG~805 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~805 .is_wysiwyg = "true";
defparam \s_XREG~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N32
dffeas \s_XREG~709 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~709 .is_wysiwyg = "true";
defparam \s_XREG~709 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N30
cyclonev_lcell_comb \s_XREG~1566 (
// Equation(s):
// \s_XREG~1566_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2494_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2494_combout  & (((\s_XREG~709_q )))) # (\s_XREG~2494_combout  & (\s_XREG~741_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2494_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2494_combout  & (\s_XREG~773_q )) # (\s_XREG~2494_combout  & ((\s_XREG~805_q )))))) ) )

	.dataa(!\s_XREG~741_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~773_q ),
	.datad(!\s_XREG~2494_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~805_q ),
	.datag(!\s_XREG~709_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1566 .extended_lut = "on";
defparam \s_XREG~1566 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N40
dffeas \s_XREG~549 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~549 .is_wysiwyg = "true";
defparam \s_XREG~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \s_XREG~389 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~389 .is_wysiwyg = "true";
defparam \s_XREG~389 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N12
cyclonev_lcell_comb \s_XREG~357feeder (
// Equation(s):
// \s_XREG~357feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~357feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~357feeder .extended_lut = "off";
defparam \s_XREG~357feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~357feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N13
dffeas \s_XREG~357 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2937_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~357 .is_wysiwyg = "true";
defparam \s_XREG~357 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N18
cyclonev_lcell_comb \s_XREG~421feeder (
// Equation(s):
// \s_XREG~421feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~421feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~421feeder .extended_lut = "off";
defparam \s_XREG~421feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~421feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N19
dffeas \s_XREG~421 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~421 .is_wysiwyg = "true";
defparam \s_XREG~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N2
dffeas \s_XREG~325 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2939_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~325 .is_wysiwyg = "true";
defparam \s_XREG~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \s_XREG~2490 (
// Equation(s):
// \s_XREG~2490_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~325_q )) # (\r1_address[0]~input_o  & (((\s_XREG~357_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((!\r1_address[0]~input_o  & (\s_XREG~389_q )) # (\r1_address[0]~input_o  & (((\s_XREG~421_q )))))) # (\r1_address[2]~input_o  & (\r1_address[0]~input_o )) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\r1_address[0]~input_o ),
	.datac(!\s_XREG~389_q ),
	.datad(!\s_XREG~357_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~421_q ),
	.datag(!\s_XREG~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2490 .extended_lut = "on";
defparam \s_XREG~2490 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \s_XREG~517 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~517 .is_wysiwyg = "true";
defparam \s_XREG~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N5
dffeas \s_XREG~485 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~485 .is_wysiwyg = "true";
defparam \s_XREG~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \s_XREG~453 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~453 .is_wysiwyg = "true";
defparam \s_XREG~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \s_XREG~1562 (
// Equation(s):
// \s_XREG~1562_combout  = ( !\r1_address[1]~input_o  & ( ((!\s_XREG~2490_combout  & (\s_XREG~453_q  & ((\r1_address[2]~input_o )))) # (\s_XREG~2490_combout  & (((!\r1_address[2]~input_o ) # (\s_XREG~485_q ))))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\s_XREG~2490_combout  & (((\s_XREG~517_q  & ((\r1_address[2]~input_o )))))) # (\s_XREG~2490_combout  & ((((!\r1_address[2]~input_o ))) # (\s_XREG~549_q ))) ) )

	.dataa(!\s_XREG~549_q ),
	.datab(!\s_XREG~2490_combout ),
	.datac(!\s_XREG~517_q ),
	.datad(!\s_XREG~485_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1562 .extended_lut = "on";
defparam \s_XREG~1562 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~1562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N45
cyclonev_lcell_comb \s_XREG~1061feeder (
// Equation(s):
// \s_XREG~1061feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1061feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1061feeder .extended_lut = "off";
defparam \s_XREG~1061feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~1061feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N47
dffeas \s_XREG~1061 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~1061feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1061 .is_wysiwyg = "true";
defparam \s_XREG~1061 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N50
dffeas \s_XREG~1029 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~1029 .is_wysiwyg = "true";
defparam \s_XREG~1029 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \s_XREG~869feeder (
// Equation(s):
// \s_XREG~869feeder_combout  = \datain[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~869feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~869feeder .extended_lut = "off";
defparam \s_XREG~869feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~869feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N50
dffeas \s_XREG~869 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~869 .is_wysiwyg = "true";
defparam \s_XREG~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N26
dffeas \s_XREG~901 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~901 .is_wysiwyg = "true";
defparam \s_XREG~901 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \s_XREG~933feeder (
// Equation(s):
// \s_XREG~933feeder_combout  = \datain[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datain[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~933feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~933feeder .extended_lut = "off";
defparam \s_XREG~933feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \s_XREG~933feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N1
dffeas \s_XREG~933 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~933 .is_wysiwyg = "true";
defparam \s_XREG~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \s_XREG~837 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~837 .is_wysiwyg = "true";
defparam \s_XREG~837 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \s_XREG~2498 (
// Equation(s):
// \s_XREG~2498_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[0]~input_o  & (((\s_XREG~837_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ))) # (\s_XREG~869_q ))) ) ) # ( \r1_address[1]~input_o  & ( 
// (!\r1_address[0]~input_o  & (((\s_XREG~901_q  & ((!\r1_address[2]~input_o )))))) # (\r1_address[0]~input_o  & ((((\r1_address[2]~input_o ) # (\s_XREG~933_q ))))) ) )

	.dataa(!\r1_address[0]~input_o ),
	.datab(!\s_XREG~869_q ),
	.datac(!\s_XREG~901_q ),
	.datad(!\s_XREG~933_q ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\r1_address[2]~input_o ),
	.datag(!\s_XREG~837_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2498 .extended_lut = "on";
defparam \s_XREG~2498 .lut_mask = 64'h1B1B0A5F55555555;
defparam \s_XREG~2498 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N27
cyclonev_lcell_comb \s_XREG~997feeder (
// Equation(s):
// \s_XREG~997feeder_combout  = ( \datain[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datain[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~997feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~997feeder .extended_lut = "off";
defparam \s_XREG~997feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s_XREG~997feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N29
dffeas \s_XREG~997 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~997 .is_wysiwyg = "true";
defparam \s_XREG~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas \s_XREG~965 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~965 .is_wysiwyg = "true";
defparam \s_XREG~965 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \s_XREG~1570 (
// Equation(s):
// \s_XREG~1570_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2498_combout ))))) # (\r1_address[2]~input_o  & (((!\s_XREG~2498_combout  & (\s_XREG~965_q )) # (\s_XREG~2498_combout  & ((\s_XREG~997_q )))))) ) ) # ( 
// \r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2498_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2498_combout  & (((\s_XREG~1029_q )))) # (\s_XREG~2498_combout  & (\s_XREG~1061_q )))) ) )

	.dataa(!\r1_address[2]~input_o ),
	.datab(!\s_XREG~1061_q ),
	.datac(!\s_XREG~1029_q ),
	.datad(!\s_XREG~2498_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~997_q ),
	.datag(!\s_XREG~965_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1570 .extended_lut = "on";
defparam \s_XREG~1570 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N49
dffeas \s_XREG~229 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~229 .is_wysiwyg = "true";
defparam \s_XREG~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N50
dffeas \s_XREG~261 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~261 .is_wysiwyg = "true";
defparam \s_XREG~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N26
dffeas \s_XREG~133 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~133 .is_wysiwyg = "true";
defparam \s_XREG~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N50
dffeas \s_XREG~165 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~165 .is_wysiwyg = "true";
defparam \s_XREG~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N44
dffeas \s_XREG~101 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~101 .is_wysiwyg = "true";
defparam \s_XREG~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \s_XREG~2489 (
// Equation(s):
// \s_XREG~2489_combout  = ( \s_XREG~165_q  & ( \s_XREG~101_q  & ( ((\s_XREG~133_q  & (!\r1_address[2]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[0]~input_o ) ) ) ) # ( !\s_XREG~165_q  & ( \s_XREG~101_q  & ( (!\r1_address[2]~input_o  & 
// ((!\r1_address[0]~input_o  & (\s_XREG~133_q  & \r1_address[1]~input_o )) # (\r1_address[0]~input_o  & ((!\r1_address[1]~input_o ))))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( \s_XREG~165_q  & ( !\s_XREG~101_q  & ( 
// (!\r1_address[2]~input_o  & (\r1_address[1]~input_o  & ((\r1_address[0]~input_o ) # (\s_XREG~133_q )))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) ) # ( !\s_XREG~165_q  & ( !\s_XREG~101_q  & ( (!\r1_address[2]~input_o  & 
// (\s_XREG~133_q  & (!\r1_address[0]~input_o  & \r1_address[1]~input_o ))) # (\r1_address[2]~input_o  & (((\r1_address[0]~input_o )))) ) ) )

	.dataa(!\s_XREG~133_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\r1_address[0]~input_o ),
	.datad(!\r1_address[1]~input_o ),
	.datae(!\s_XREG~165_q ),
	.dataf(!\s_XREG~101_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2489 .extended_lut = "off";
defparam \s_XREG~2489 .lut_mask = 64'h0343034F0F430F4F;
defparam \s_XREG~2489 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N30
cyclonev_lcell_comb \s_XREG~293feeder (
// Equation(s):
// \s_XREG~293feeder_combout  = \datain[31]~input_o 

	.dataa(gnd),
	.datab(!\datain[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~293feeder .extended_lut = "off";
defparam \s_XREG~293feeder .lut_mask = 64'h3333333333333333;
defparam \s_XREG~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N32
dffeas \s_XREG~293 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\s_XREG~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\s_XREG~2919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~293 .is_wysiwyg = "true";
defparam \s_XREG~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N38
dffeas \s_XREG~197 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datain[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_XREG~2920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_XREG~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s_XREG~197 .is_wysiwyg = "true";
defparam \s_XREG~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \s_XREG~1558 (
// Equation(s):
// \s_XREG~1558_combout  = ( !\r1_address[1]~input_o  & ( (!\r1_address[2]~input_o  & ((((\s_XREG~2489_combout ))))) # (\r1_address[2]~input_o  & ((!\s_XREG~2489_combout  & (((\s_XREG~197_q )))) # (\s_XREG~2489_combout  & (\s_XREG~229_q )))) ) ) # ( 
// \r1_address[1]~input_o  & ( ((!\r1_address[2]~input_o  & (((\s_XREG~2489_combout )))) # (\r1_address[2]~input_o  & ((!\s_XREG~2489_combout  & (\s_XREG~261_q )) # (\s_XREG~2489_combout  & ((\s_XREG~293_q )))))) ) )

	.dataa(!\s_XREG~229_q ),
	.datab(!\r1_address[2]~input_o ),
	.datac(!\s_XREG~261_q ),
	.datad(!\s_XREG~2489_combout ),
	.datae(!\r1_address[1]~input_o ),
	.dataf(!\s_XREG~293_q ),
	.datag(!\s_XREG~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1558 .extended_lut = "on";
defparam \s_XREG~1558 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \r1~0 (
// Equation(s):
// \r1~0_combout  = ( !\r1_address[4]~input_o  & ( (!\Equal0~0_combout  & ((!\r1_address[3]~input_o  & (\s_XREG~1558_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1562_combout )))))) ) ) # ( \r1_address[4]~input_o  & ( (!\Equal0~0_combout  & 
// ((!\r1_address[3]~input_o  & (\s_XREG~1566_combout )) # (\r1_address[3]~input_o  & (((\s_XREG~1570_combout )))))) ) )

	.dataa(!\r1_address[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\s_XREG~1566_combout ),
	.datad(!\s_XREG~1562_combout ),
	.datae(!\r1_address[4]~input_o ),
	.dataf(!\s_XREG~1570_combout ),
	.datag(!\s_XREG~1558_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1~0 .extended_lut = "on";
defparam \r1~0 .lut_mask = 64'h084C0808084C4C4C;
defparam \r1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \r2_address[0]~input (
	.i(r2_address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r2_address[0]~input_o ));
// synopsys translate_off
defparam \r2_address[0]~input .bus_hold = "false";
defparam \r2_address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \r2_address[2]~input (
	.i(r2_address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r2_address[2]~input_o ));
// synopsys translate_off
defparam \r2_address[2]~input .bus_hold = "false";
defparam \r2_address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \r2_address[1]~input (
	.i(r2_address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r2_address[1]~input_o ));
// synopsys translate_off
defparam \r2_address[1]~input .bus_hold = "false";
defparam \r2_address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \s_XREG~2503 (
// Equation(s):
// \s_XREG~2503_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~294_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~326_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~358_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~390_q ))) ) )

	.dataa(!\s_XREG~390_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~358_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~326_q ),
	.datag(!\s_XREG~294_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2503 .extended_lut = "on";
defparam \s_XREG~2503 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2503 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \s_XREG~1578 (
// Equation(s):
// \s_XREG~1578_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2503_combout  & (\s_XREG~422_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2503_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~454_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2503_combout  & (((\s_XREG~486_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2503_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~518_q ))) ) )

	.dataa(!\s_XREG~518_q ),
	.datab(!\s_XREG~2503_combout ),
	.datac(!\s_XREG~486_q ),
	.datad(!\s_XREG~454_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~422_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1578 .extended_lut = "on";
defparam \s_XREG~1578 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~1578 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \r2_address[3]~input (
	.i(r2_address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r2_address[3]~input_o ));
// synopsys translate_off
defparam \r2_address[3]~input .bus_hold = "false";
defparam \r2_address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N54
cyclonev_lcell_comb \s_XREG~2507 (
// Equation(s):
// \s_XREG~2507_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~550_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~582_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~614_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~646_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~614_q ),
	.datad(!\s_XREG~582_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~646_q ),
	.datag(!\s_XREG~550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2507_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2507 .extended_lut = "on";
defparam \s_XREG~2507 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2507 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \s_XREG~1582 (
// Equation(s):
// \s_XREG~1582_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2507_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2507_combout  & ((\s_XREG~678_q ))) # (\s_XREG~2507_combout  & (\s_XREG~710_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2507_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2507_combout  & (\s_XREG~742_q )) # (\s_XREG~2507_combout  & ((\s_XREG~774_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~710_q ),
	.datac(!\s_XREG~742_q ),
	.datad(!\s_XREG~774_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2507_combout ),
	.datag(!\s_XREG~678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1582 .extended_lut = "on";
defparam \s_XREG~1582 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N48
cyclonev_lcell_comb \s_XREG~2511 (
// Equation(s):
// \s_XREG~2511_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~806_q )) # (\r2_address[0]~input_o  & (((\s_XREG~838_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~870_q )) # (\r2_address[0]~input_o  & (((\s_XREG~902_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~870_q ),
	.datad(!\s_XREG~838_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~902_q ),
	.datag(!\s_XREG~806_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2511_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2511 .extended_lut = "on";
defparam \s_XREG~2511 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2511 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N18
cyclonev_lcell_comb \s_XREG~1586 (
// Equation(s):
// \s_XREG~1586_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2511_combout  & (((\s_XREG~934_q  & \r2_address[2]~input_o )))) # (\s_XREG~2511_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~966_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2511_combout  & (((\s_XREG~998_q  & \r2_address[2]~input_o )))) # (\s_XREG~2511_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~1030_q )))) ) )

	.dataa(!\s_XREG~1030_q ),
	.datab(!\s_XREG~966_q ),
	.datac(!\s_XREG~998_q ),
	.datad(!\s_XREG~2511_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~934_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1586 .extended_lut = "on";
defparam \s_XREG~1586 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1586 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \r2_address[4]~input (
	.i(r2_address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r2_address[4]~input_o ));
// synopsys translate_off
defparam \r2_address[4]~input .bus_hold = "false";
defparam \r2_address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N48
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !\r2_address[0]~input_o  & ( (!\r2_address[4]~input_o  & (!\r2_address[3]~input_o  & (!\r2_address[1]~input_o  & !\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[4]~input_o ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8000000080000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \s_XREG~2502 (
// Equation(s):
// \s_XREG~2502_combout  = ( \s_XREG~102_q  & ( \s_XREG~70_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o )) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~134_q ))))) # (\r2_address[2]~input_o  & 
// (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~102_q  & ( \s_XREG~70_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~134_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~102_q  & ( !\s_XREG~70_q  & ( 
// (!\r2_address[2]~input_o  & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~134_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~102_q  & ( !\s_XREG~70_q  & ( (\r2_address[0]~input_o  & 
// (((\r2_address[1]~input_o  & \s_XREG~134_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~134_q ),
	.datae(!\s_XREG~102_q ),
	.dataf(!\s_XREG~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2502 .extended_lut = "off";
defparam \s_XREG~2502 .lut_mask = 64'h050725270D0F2D2F;
defparam \s_XREG~2502 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \s_XREG~1574 (
// Equation(s):
// \s_XREG~1574_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2502_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2502_combout  & ((\s_XREG~166_q ))) # (\s_XREG~2502_combout  & (\s_XREG~198_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2502_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2502_combout  & ((\s_XREG~230_q ))) # (\s_XREG~2502_combout  & (\s_XREG~262_q ))))) ) )

	.dataa(!\s_XREG~262_q ),
	.datab(!\s_XREG~198_q ),
	.datac(!\s_XREG~230_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2502_combout ),
	.datag(!\s_XREG~166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1574 .extended_lut = "on";
defparam \s_XREG~1574 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1574 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N48
cyclonev_lcell_comb \r2~124 (
// Equation(s):
// \r2~124_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & ((\s_XREG~1574_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1578_combout ))))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1582_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1586_combout )))))) ) )

	.dataa(!\s_XREG~1578_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1582_combout ),
	.datad(!\s_XREG~1586_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\s_XREG~1574_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~124 .extended_lut = "on";
defparam \r2~124 .lut_mask = 64'h1D1D0C3F00000000;
defparam \r2~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \s_XREG~2516 (
// Equation(s):
// \s_XREG~2516_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~295_q ))) # (\r2_address[0]~input_o  & (\s_XREG~327_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~359_q ))) # (\r2_address[0]~input_o  & (\s_XREG~391_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~327_q ),
	.datab(!\s_XREG~391_q ),
	.datac(!\s_XREG~359_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~295_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2516 .extended_lut = "on";
defparam \s_XREG~2516 .lut_mask = 64'h0F000F0055FF33FF;
defparam \s_XREG~2516 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \s_XREG~1594 (
// Equation(s):
// \s_XREG~1594_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2516_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2516_combout  & ((\s_XREG~423_q ))) # (\s_XREG~2516_combout  & (\s_XREG~455_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2516_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2516_combout  & (\s_XREG~487_q )) # (\s_XREG~2516_combout  & ((\s_XREG~519_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~455_q ),
	.datac(!\s_XREG~487_q ),
	.datad(!\s_XREG~519_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2516_combout ),
	.datag(!\s_XREG~423_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1594 .extended_lut = "on";
defparam \s_XREG~1594 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N0
cyclonev_lcell_comb \s_XREG~2520 (
// Equation(s):
// \s_XREG~2520_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~551_q )) # (\r2_address[0]~input_o  & ((\s_XREG~583_q ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~615_q ))) # (\r2_address[0]~input_o  & (\s_XREG~647_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~647_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~615_q ),
	.datad(!\s_XREG~583_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2520 .extended_lut = "on";
defparam \s_XREG~2520 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \s_XREG~1598 (
// Equation(s):
// \s_XREG~1598_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2520_combout  & (((\s_XREG~679_q  & \r2_address[2]~input_o )))) # (\s_XREG~2520_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~711_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2520_combout  & (((\s_XREG~743_q  & \r2_address[2]~input_o )))) # (\s_XREG~2520_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~775_q )))) ) )

	.dataa(!\s_XREG~775_q ),
	.datab(!\s_XREG~711_q ),
	.datac(!\s_XREG~743_q ),
	.datad(!\s_XREG~2520_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1598 .extended_lut = "on";
defparam \s_XREG~1598 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1598 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \s_XREG~2524 (
// Equation(s):
// \s_XREG~2524_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~807_q )) # (\r2_address[0]~input_o  & (((\s_XREG~839_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~871_q )) # (\r2_address[0]~input_o  & (((\s_XREG~903_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~871_q ),
	.datad(!\s_XREG~903_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~839_q ),
	.datag(!\s_XREG~807_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2524 .extended_lut = "on";
defparam \s_XREG~2524 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2524 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \s_XREG~1602 (
// Equation(s):
// \s_XREG~1602_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2524_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2524_combout  & (\s_XREG~935_q )) # (\s_XREG~2524_combout  & ((\s_XREG~967_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2524_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2524_combout  & (((\s_XREG~999_q )))) # (\s_XREG~2524_combout  & (\s_XREG~1031_q )))) ) )

	.dataa(!\s_XREG~1031_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~999_q ),
	.datad(!\s_XREG~2524_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~967_q ),
	.datag(!\s_XREG~935_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1602 .extended_lut = "on";
defparam \s_XREG~1602 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \s_XREG~2515 (
// Equation(s):
// \s_XREG~2515_combout  = ( \s_XREG~103_q  & ( \s_XREG~135_q  & ( (!\r2_address[2]~input_o  & (((\r2_address[0]~input_o  & \s_XREG~71_q )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~103_q  & 
// ( \s_XREG~135_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~71_q ) # (\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~103_q  & ( !\s_XREG~135_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o  
// & \s_XREG~71_q )) # (\r2_address[1]~input_o  & (!\r2_address[0]~input_o )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~103_q  & ( !\s_XREG~135_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o  & 
// \s_XREG~71_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~71_q ),
	.datae(!\s_XREG~103_q ),
	.dataf(!\s_XREG~135_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2515 .extended_lut = "off";
defparam \s_XREG~2515 .lut_mask = 64'h050D252D070F272F;
defparam \s_XREG~2515 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \s_XREG~1590 (
// Equation(s):
// \s_XREG~1590_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2515_combout  & (((\s_XREG~167_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2515_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~199_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2515_combout  & (((\s_XREG~231_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2515_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~263_q ))) ) )

	.dataa(!\s_XREG~2515_combout ),
	.datab(!\s_XREG~263_q ),
	.datac(!\s_XREG~231_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~199_q ),
	.datag(!\s_XREG~167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1590 .extended_lut = "on";
defparam \s_XREG~1590 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1590 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \r2~120 (
// Equation(s):
// \r2~120_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (((\s_XREG~1590_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1594_combout )))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1598_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1602_combout )))))) ) )

	.dataa(!\s_XREG~1594_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1598_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1602_combout ),
	.datag(!\s_XREG~1590_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~120 .extended_lut = "on";
defparam \r2~120 .lut_mask = 64'h1D000C001D003F00;
defparam \r2~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \s_XREG~2533 (
// Equation(s):
// \s_XREG~2533_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~552_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~584_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~616_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~648_q ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~648_q ),
	.datac(!\s_XREG~616_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~584_q ),
	.datag(!\s_XREG~552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2533 .extended_lut = "on";
defparam \s_XREG~2533 .lut_mask = 64'h0A551B555F551B55;
defparam \s_XREG~2533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N54
cyclonev_lcell_comb \s_XREG~1614 (
// Equation(s):
// \s_XREG~1614_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2533_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2533_combout  & (\s_XREG~680_q )) # (\s_XREG~2533_combout  & ((\s_XREG~712_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2533_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2533_combout  & ((\s_XREG~744_q ))) # (\s_XREG~2533_combout  & (\s_XREG~776_q ))))) ) )

	.dataa(!\s_XREG~776_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~744_q ),
	.datad(!\s_XREG~712_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2533_combout ),
	.datag(!\s_XREG~680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1614 .extended_lut = "on";
defparam \s_XREG~1614 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \s_XREG~2537 (
// Equation(s):
// \s_XREG~2537_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~808_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~840_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~872_q  & ((!\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\s_XREG~904_q ))))) ) )

	.dataa(!\s_XREG~840_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~872_q ),
	.datad(!\s_XREG~904_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~808_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2537 .extended_lut = "on";
defparam \s_XREG~2537 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \s_XREG~1618 (
// Equation(s):
// \s_XREG~1618_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2537_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2537_combout  & (((\s_XREG~936_q )))) # (\s_XREG~2537_combout  & (\s_XREG~968_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2537_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2537_combout  & (\s_XREG~1000_q )) # (\s_XREG~2537_combout  & ((\s_XREG~1032_q )))))) ) )

	.dataa(!\s_XREG~968_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1000_q ),
	.datad(!\s_XREG~2537_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1032_q ),
	.datag(!\s_XREG~936_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1618 .extended_lut = "on";
defparam \s_XREG~1618 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1618 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \s_XREG~2529 (
// Equation(s):
// \s_XREG~2529_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~296_q )) # (\r2_address[0]~input_o  & ((\s_XREG~328_q ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~360_q ))) # (\r2_address[0]~input_o  & (\s_XREG~392_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~392_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~360_q ),
	.datad(!\s_XREG~328_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~296_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2529 .extended_lut = "on";
defparam \s_XREG~2529 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \s_XREG~1610 (
// Equation(s):
// \s_XREG~1610_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2529_combout  & (((\s_XREG~424_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2529_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~456_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2529_combout  & (((\s_XREG~488_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2529_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~520_q ))))) ) )

	.dataa(!\s_XREG~2529_combout ),
	.datab(!\s_XREG~456_q ),
	.datac(!\s_XREG~488_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~520_q ),
	.datag(!\s_XREG~424_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1610 .extended_lut = "on";
defparam \s_XREG~1610 .lut_mask = 64'h551B550A551B555F;
defparam \s_XREG~1610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \s_XREG~2528 (
// Equation(s):
// \s_XREG~2528_combout  = ( \s_XREG~104_q  & ( \s_XREG~72_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\r2_address[2]~input_o )) # (\s_XREG~136_q 
// ))) ) ) ) # ( !\s_XREG~104_q  & ( \s_XREG~72_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\r2_address[2]~input_o )) # (\s_XREG~136_q ))) ) ) ) # ( \s_XREG~104_q  & ( !\s_XREG~72_q  & ( (!\r2_address[2]~input_o  & 
// (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~136_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~104_q  & ( !\s_XREG~72_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~136_q  & \r2_address[1]~input_o 
// )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~136_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~104_q ),
	.dataf(!\s_XREG~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2528 .extended_lut = "off";
defparam \s_XREG~2528 .lut_mask = 64'h01330D3331333D33;
defparam \s_XREG~2528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \s_XREG~1606 (
// Equation(s):
// \s_XREG~1606_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2528_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2528_combout  & (\s_XREG~168_q )) # (\s_XREG~2528_combout  & ((\s_XREG~200_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2528_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2528_combout  & (((\s_XREG~232_q )))) # (\s_XREG~2528_combout  & (\s_XREG~264_q )))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~264_q ),
	.datac(!\s_XREG~232_q ),
	.datad(!\s_XREG~2528_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~200_q ),
	.datag(!\s_XREG~168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1606 .extended_lut = "on";
defparam \s_XREG~1606 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1606 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \r2~116 (
// Equation(s):
// \r2~116_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1606_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1610_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1614_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1618_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1614_combout ),
	.datad(!\s_XREG~1618_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1610_combout ),
	.datag(!\s_XREG~1606_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~116 .extended_lut = "on";
defparam \r2~116 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \s_XREG~2550 (
// Equation(s):
// \s_XREG~2550_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~809_q ))) # (\r2_address[0]~input_o  & (\s_XREG~841_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~873_q ))) # (\r2_address[0]~input_o  & (\s_XREG~905_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~841_q ),
	.datab(!\s_XREG~905_q ),
	.datac(!\s_XREG~873_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~809_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2550 .extended_lut = "on";
defparam \s_XREG~2550 .lut_mask = 64'h0F000F0055FF33FF;
defparam \s_XREG~2550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \s_XREG~1634 (
// Equation(s):
// \s_XREG~1634_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2550_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2550_combout  & (\s_XREG~937_q )) # (\s_XREG~2550_combout  & ((\s_XREG~969_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2550_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2550_combout  & (((\s_XREG~1001_q )))) # (\s_XREG~2550_combout  & (\s_XREG~1033_q )))) ) )

	.dataa(!\s_XREG~1033_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1001_q ),
	.datad(!\s_XREG~2550_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~969_q ),
	.datag(!\s_XREG~937_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1634 .extended_lut = "on";
defparam \s_XREG~1634 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1634 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \s_XREG~2542 (
// Equation(s):
// \s_XREG~2542_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~297_q )) # (\r2_address[0]~input_o  & (((\s_XREG~329_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~361_q )) # (\r2_address[0]~input_o  & (((\s_XREG~393_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~361_q ),
	.datad(!\s_XREG~329_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~393_q ),
	.datag(!\s_XREG~297_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2542 .extended_lut = "on";
defparam \s_XREG~2542 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \s_XREG~1626 (
// Equation(s):
// \s_XREG~1626_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2542_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2542_combout  & (\s_XREG~425_q )) # (\s_XREG~2542_combout  & (((\s_XREG~457_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2542_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2542_combout  & (\s_XREG~489_q )) # (\s_XREG~2542_combout  & (((\s_XREG~521_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2542_combout ),
	.datac(!\s_XREG~489_q ),
	.datad(!\s_XREG~521_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~457_q ),
	.datag(!\s_XREG~425_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1626 .extended_lut = "on";
defparam \s_XREG~1626 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1626 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \s_XREG~2546 (
// Equation(s):
// \s_XREG~2546_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~553_q )) # (\r2_address[0]~input_o  & ((\s_XREG~585_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~617_q ))) # (\r2_address[0]~input_o  & (\s_XREG~649_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~649_q ),
	.datac(!\s_XREG~617_q ),
	.datad(!\s_XREG~585_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2546 .extended_lut = "on";
defparam \s_XREG~2546 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \s_XREG~2546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \s_XREG~1630 (
// Equation(s):
// \s_XREG~1630_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2546_combout  & (\r2_address[2]~input_o  & (\s_XREG~681_q ))) # (\s_XREG~2546_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~713_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2546_combout  & (\r2_address[2]~input_o  & (\s_XREG~745_q ))) # (\s_XREG~2546_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~777_q ))))) ) )

	.dataa(!\s_XREG~2546_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~745_q ),
	.datad(!\s_XREG~713_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~777_q ),
	.datag(!\s_XREG~681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1630 .extended_lut = "on";
defparam \s_XREG~1630 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \s_XREG~2541 (
// Equation(s):
// \s_XREG~2541_combout  = ( \s_XREG~105_q  & ( \r2_address[0]~input_o  & ( ((!\r2_address[1]~input_o  & (\s_XREG~73_q )) # (\r2_address[1]~input_o  & ((\s_XREG~137_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( !\s_XREG~105_q  & ( \r2_address[0]~input_o  & ( 
// ((!\r2_address[1]~input_o  & (\s_XREG~73_q )) # (\r2_address[1]~input_o  & ((\s_XREG~137_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( \s_XREG~105_q  & ( !\r2_address[0]~input_o  & ( (!\r2_address[2]~input_o  & \r2_address[1]~input_o ) ) ) )

	.dataa(!\s_XREG~73_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~137_q ),
	.datad(!\r2_address[1]~input_o ),
	.datae(!\s_XREG~105_q ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2541 .extended_lut = "off";
defparam \s_XREG~2541 .lut_mask = 64'h000000CC773F773F;
defparam \s_XREG~2541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \s_XREG~1622 (
// Equation(s):
// \s_XREG~1622_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2541_combout  & (((\s_XREG~169_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2541_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~201_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2541_combout  & (\s_XREG~233_q  & (\r2_address[2]~input_o ))) # (\s_XREG~2541_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~265_q ))))) ) )

	.dataa(!\s_XREG~201_q ),
	.datab(!\s_XREG~2541_combout ),
	.datac(!\s_XREG~233_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~265_q ),
	.datag(!\s_XREG~169_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1622 .extended_lut = "on";
defparam \s_XREG~1622 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N0
cyclonev_lcell_comb \r2~112 (
// Equation(s):
// \r2~112_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & ((\s_XREG~1622_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1626_combout ))))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & ((\s_XREG~1630_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1634_combout ))))) ) )

	.dataa(!\s_XREG~1634_combout ),
	.datab(!\s_XREG~1626_combout ),
	.datac(!\s_XREG~1630_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\s_XREG~1622_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~112 .extended_lut = "on";
defparam \r2~112 .lut_mask = 64'h0F330F5500000000;
defparam \r2~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N48
cyclonev_lcell_comb \s_XREG~2555 (
// Equation(s):
// \s_XREG~2555_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (((\s_XREG~298_q  & !\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o )) # (\s_XREG~330_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (((\s_XREG~362_q  & !\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o )) # (\s_XREG~394_q )))) ) )

	.dataa(!\s_XREG~394_q ),
	.datab(!\s_XREG~330_q ),
	.datac(!\s_XREG~362_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~298_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2555 .extended_lut = "on";
defparam \s_XREG~2555 .lut_mask = 64'h0F330F5500FF00FF;
defparam \s_XREG~2555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \s_XREG~1642 (
// Equation(s):
// \s_XREG~1642_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2555_combout  & (((\s_XREG~426_q  & \r2_address[2]~input_o )))) # (\s_XREG~2555_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~458_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2555_combout  & (((\s_XREG~490_q  & \r2_address[2]~input_o )))) # (\s_XREG~2555_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~522_q )))) ) )

	.dataa(!\s_XREG~522_q ),
	.datab(!\s_XREG~458_q ),
	.datac(!\s_XREG~490_q ),
	.datad(!\s_XREG~2555_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~426_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1642 .extended_lut = "on";
defparam \s_XREG~1642 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N54
cyclonev_lcell_comb \s_XREG~2559 (
// Equation(s):
// \s_XREG~2559_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~554_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~586_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~618_q  & ((!\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\s_XREG~650_q ))))) ) )

	.dataa(!\s_XREG~586_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~618_q ),
	.datad(!\s_XREG~650_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2559 .extended_lut = "on";
defparam \s_XREG~2559 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2559 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \s_XREG~1646 (
// Equation(s):
// \s_XREG~1646_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2559_combout  & (((\s_XREG~682_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2559_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~714_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2559_combout  & (((\s_XREG~746_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2559_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~778_q ))) ) )

	.dataa(!\s_XREG~2559_combout ),
	.datab(!\s_XREG~778_q ),
	.datac(!\s_XREG~746_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~714_q ),
	.datag(!\s_XREG~682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1646 .extended_lut = "on";
defparam \s_XREG~1646 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \s_XREG~2563 (
// Equation(s):
// \s_XREG~2563_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~810_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~842_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~874_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~906_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~874_q ),
	.datad(!\s_XREG~906_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~842_q ),
	.datag(!\s_XREG~810_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2563 .extended_lut = "on";
defparam \s_XREG~2563 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \s_XREG~1650 (
// Equation(s):
// \s_XREG~1650_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2563_combout  & (((\s_XREG~938_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2563_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~970_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2563_combout  & (\s_XREG~1002_q  & (\r2_address[2]~input_o ))) # (\s_XREG~2563_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~1034_q ))))) ) )

	.dataa(!\s_XREG~970_q ),
	.datab(!\s_XREG~2563_combout ),
	.datac(!\s_XREG~1002_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1034_q ),
	.datag(!\s_XREG~938_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1650 .extended_lut = "on";
defparam \s_XREG~1650 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \s_XREG~2554 (
// Equation(s):
// \s_XREG~2554_combout  = ( \s_XREG~106_q  & ( \r2_address[0]~input_o  & ( ((!\r2_address[1]~input_o  & (\s_XREG~74_q )) # (\r2_address[1]~input_o  & ((\s_XREG~138_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( !\s_XREG~106_q  & ( \r2_address[0]~input_o  & ( 
// ((!\r2_address[1]~input_o  & (\s_XREG~74_q )) # (\r2_address[1]~input_o  & ((\s_XREG~138_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( \s_XREG~106_q  & ( !\r2_address[0]~input_o  & ( (!\r2_address[2]~input_o  & \r2_address[1]~input_o ) ) ) )

	.dataa(!\s_XREG~74_q ),
	.datab(!\s_XREG~138_q ),
	.datac(!\r2_address[2]~input_o ),
	.datad(!\r2_address[1]~input_o ),
	.datae(!\s_XREG~106_q ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2554 .extended_lut = "off";
defparam \s_XREG~2554 .lut_mask = 64'h000000F05F3F5F3F;
defparam \s_XREG~2554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \s_XREG~1638 (
// Equation(s):
// \s_XREG~1638_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2554_combout  & (((\s_XREG~170_q  & \r2_address[2]~input_o )))) # (\s_XREG~2554_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~202_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2554_combout  & (((\s_XREG~234_q  & \r2_address[2]~input_o )))) # (\s_XREG~2554_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~266_q )))) ) )

	.dataa(!\s_XREG~266_q ),
	.datab(!\s_XREG~202_q ),
	.datac(!\s_XREG~234_q ),
	.datad(!\s_XREG~2554_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1638 .extended_lut = "on";
defparam \s_XREG~1638 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \r2~108 (
// Equation(s):
// \r2~108_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & ((\s_XREG~1638_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1642_combout ))))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1646_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1650_combout )))))) ) )

	.dataa(!\s_XREG~1642_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1646_combout ),
	.datad(!\s_XREG~1650_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\s_XREG~1638_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~108 .extended_lut = "on";
defparam \r2~108 .lut_mask = 64'h1D1D0C3F00000000;
defparam \r2~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \s_XREG~2568 (
// Equation(s):
// \s_XREG~2568_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~299_q )) # (\r2_address[0]~input_o  & (((\s_XREG~331_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~363_q )) # (\r2_address[0]~input_o  & (((\s_XREG~395_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~363_q ),
	.datad(!\s_XREG~331_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~395_q ),
	.datag(!\s_XREG~299_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2568 .extended_lut = "on";
defparam \s_XREG~2568 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N36
cyclonev_lcell_comb \s_XREG~1658 (
// Equation(s):
// \s_XREG~1658_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2568_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2568_combout  & ((\s_XREG~427_q ))) # (\s_XREG~2568_combout  & (\s_XREG~459_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2568_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2568_combout  & (\s_XREG~491_q )) # (\s_XREG~2568_combout  & ((\s_XREG~523_q )))))) ) )

	.dataa(!\s_XREG~459_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~491_q ),
	.datad(!\s_XREG~523_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2568_combout ),
	.datag(!\s_XREG~427_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1658 .extended_lut = "on";
defparam \s_XREG~1658 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1658 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \s_XREG~2572 (
// Equation(s):
// \s_XREG~2572_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~555_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~587_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~619_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~651_q ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~651_q ),
	.datac(!\s_XREG~619_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~587_q ),
	.datag(!\s_XREG~555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2572 .extended_lut = "on";
defparam \s_XREG~2572 .lut_mask = 64'h0A551B555F551B55;
defparam \s_XREG~2572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \s_XREG~1662 (
// Equation(s):
// \s_XREG~1662_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2572_combout  & (((\s_XREG~683_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2572_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~715_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2572_combout  & (((\s_XREG~747_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2572_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~779_q ))) ) )

	.dataa(!\s_XREG~2572_combout ),
	.datab(!\s_XREG~779_q ),
	.datac(!\s_XREG~747_q ),
	.datad(!\s_XREG~715_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1662 .extended_lut = "on";
defparam \s_XREG~1662 .lut_mask = 64'h555555550A5F1B1B;
defparam \s_XREG~1662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N6
cyclonev_lcell_comb \s_XREG~2576 (
// Equation(s):
// \s_XREG~2576_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~811_q )) # (\r2_address[0]~input_o  & (((\s_XREG~843_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~875_q )) # (\r2_address[0]~input_o  & (((\s_XREG~907_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~875_q ),
	.datad(!\s_XREG~907_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~843_q ),
	.datag(!\s_XREG~811_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2576 .extended_lut = "on";
defparam \s_XREG~2576 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2576 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \s_XREG~1666 (
// Equation(s):
// \s_XREG~1666_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2576_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2576_combout  & ((\s_XREG~939_q ))) # (\s_XREG~2576_combout  & (\s_XREG~971_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2576_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2576_combout  & (\s_XREG~1003_q )) # (\s_XREG~2576_combout  & ((\s_XREG~1035_q )))))) ) )

	.dataa(!\s_XREG~971_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1003_q ),
	.datad(!\s_XREG~1035_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2576_combout ),
	.datag(!\s_XREG~939_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1666 .extended_lut = "on";
defparam \s_XREG~1666 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \s_XREG~2567 (
// Equation(s):
// \s_XREG~2567_combout  = ( \s_XREG~107_q  & ( \s_XREG~139_q  & ( (!\r2_address[2]~input_o  & (((\r2_address[0]~input_o  & \s_XREG~75_q )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~107_q  & ( 
// \s_XREG~139_q  & ( (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\r2_address[1]~input_o )) # (\s_XREG~75_q ))) ) ) ) # ( \s_XREG~107_q  & ( !\s_XREG~139_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o 
// )))) # (\r2_address[0]~input_o  & (((\s_XREG~75_q  & !\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( !\s_XREG~107_q  & ( !\s_XREG~139_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~75_q  & !\r2_address[1]~input_o )) # 
// (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~75_q ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~107_q ),
	.dataf(!\s_XREG~139_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2567 .extended_lut = "off";
defparam \s_XREG~2567 .lut_mask = 64'h10551A5515551F55;
defparam \s_XREG~2567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \s_XREG~1654 (
// Equation(s):
// \s_XREG~1654_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2567_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2567_combout  & (\s_XREG~171_q )) # (\s_XREG~2567_combout  & ((\s_XREG~203_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2567_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2567_combout  & (((\s_XREG~235_q )))) # (\s_XREG~2567_combout  & (\s_XREG~267_q )))) ) )

	.dataa(!\s_XREG~267_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~235_q ),
	.datad(!\s_XREG~2567_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~203_q ),
	.datag(!\s_XREG~171_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1654 .extended_lut = "on";
defparam \s_XREG~1654 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1654 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \r2~104 (
// Equation(s):
// \r2~104_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (((\s_XREG~1654_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1658_combout )))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1662_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1666_combout )))))) ) )

	.dataa(!\s_XREG~1658_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1662_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1666_combout ),
	.datag(!\s_XREG~1654_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~104 .extended_lut = "on";
defparam \r2~104 .lut_mask = 64'h1D000C001D003F00;
defparam \r2~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \s_XREG~2581 (
// Equation(s):
// \s_XREG~2581_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~300_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~332_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~364_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~396_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~332_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~364_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~396_q ),
	.datag(!\s_XREG~300_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2581 .extended_lut = "on";
defparam \s_XREG~2581 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N30
cyclonev_lcell_comb \s_XREG~1674 (
// Equation(s):
// \s_XREG~1674_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2581_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2581_combout  & (((\s_XREG~428_q )))) # (\s_XREG~2581_combout  & (\s_XREG~460_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2581_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2581_combout  & (\s_XREG~492_q )) # (\s_XREG~2581_combout  & ((\s_XREG~524_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~460_q ),
	.datac(!\s_XREG~492_q ),
	.datad(!\s_XREG~2581_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~524_q ),
	.datag(!\s_XREG~428_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1674 .extended_lut = "on";
defparam \s_XREG~1674 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \s_XREG~1674 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \s_XREG~2589 (
// Equation(s):
// \s_XREG~2589_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~812_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~844_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~876_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~908_q ))) ) )

	.dataa(!\s_XREG~908_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~876_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~844_q ),
	.datag(!\s_XREG~812_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2589 .extended_lut = "on";
defparam \s_XREG~2589 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2589 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \s_XREG~1682 (
// Equation(s):
// \s_XREG~1682_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2589_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2589_combout  & (\s_XREG~940_q )) # (\s_XREG~2589_combout  & (((\s_XREG~972_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2589_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2589_combout  & (\s_XREG~1004_q )) # (\s_XREG~2589_combout  & (((\s_XREG~1036_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2589_combout ),
	.datac(!\s_XREG~1004_q ),
	.datad(!\s_XREG~972_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1036_q ),
	.datag(!\s_XREG~940_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1682 .extended_lut = "on";
defparam \s_XREG~1682 .lut_mask = 64'h2637262626373737;
defparam \s_XREG~1682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N36
cyclonev_lcell_comb \s_XREG~2585 (
// Equation(s):
// \s_XREG~2585_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~556_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~588_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~620_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~652_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~588_q ),
	.datac(!\s_XREG~620_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~652_q ),
	.datag(!\s_XREG~556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2585 .extended_lut = "on";
defparam \s_XREG~2585 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2585 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N30
cyclonev_lcell_comb \s_XREG~1678 (
// Equation(s):
// \s_XREG~1678_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2585_combout  & (((\s_XREG~684_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2585_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~716_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2585_combout  & (\s_XREG~748_q  & (\r2_address[2]~input_o ))) # (\s_XREG~2585_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~780_q ))))) ) )

	.dataa(!\s_XREG~716_q ),
	.datab(!\s_XREG~2585_combout ),
	.datac(!\s_XREG~748_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~780_q ),
	.datag(!\s_XREG~684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1678 .extended_lut = "on";
defparam \s_XREG~1678 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \s_XREG~2580 (
// Equation(s):
// \s_XREG~2580_combout  = ( \s_XREG~108_q  & ( \s_XREG~76_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\r2_address[1]~input_o ))) # (\r2_address[0]~input_o  & ((!\r2_address[1]~input_o ) # (\s_XREG~140_q ))))) # (\r2_address[2]~input_o  
// & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~108_q  & ( \s_XREG~76_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~140_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~108_q  & ( !\s_XREG~76_q  & ( (!\r2_address[2]~input_o 
//  & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~140_q )))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~108_q  & ( !\s_XREG~76_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~140_q  & \r2_address[1]~input_o 
// )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~140_q ),
	.datad(!\r2_address[1]~input_o ),
	.datae(!\s_XREG~108_q ),
	.dataf(!\s_XREG~76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2580 .extended_lut = "off";
defparam \s_XREG~2580 .lut_mask = 64'h1113119B3313339B;
defparam \s_XREG~2580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N30
cyclonev_lcell_comb \s_XREG~1670 (
// Equation(s):
// \s_XREG~1670_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2580_combout  & (\r2_address[2]~input_o  & (\s_XREG~172_q ))) # (\s_XREG~2580_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~204_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2580_combout  & (\r2_address[2]~input_o  & (\s_XREG~236_q ))) # (\s_XREG~2580_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~268_q ))))) ) )

	.dataa(!\s_XREG~2580_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~236_q ),
	.datad(!\s_XREG~204_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~268_q ),
	.datag(!\s_XREG~172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1670 .extended_lut = "on";
defparam \s_XREG~1670 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N48
cyclonev_lcell_comb \r2~100 (
// Equation(s):
// \r2~100_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & ((\s_XREG~1670_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1674_combout ))))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & ((\s_XREG~1678_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1682_combout ))))) ) )

	.dataa(!\s_XREG~1674_combout ),
	.datab(!\s_XREG~1682_combout ),
	.datac(!\s_XREG~1678_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\s_XREG~1670_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~100 .extended_lut = "on";
defparam \r2~100 .lut_mask = 64'h0F550F3300000000;
defparam \r2~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \s_XREG~2602 (
// Equation(s):
// \s_XREG~2602_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~813_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~845_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~877_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~909_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~845_q ),
	.datac(!\s_XREG~877_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~909_q ),
	.datag(!\s_XREG~813_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2602 .extended_lut = "on";
defparam \s_XREG~2602 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2602 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \s_XREG~1698 (
// Equation(s):
// \s_XREG~1698_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2602_combout  & (\r2_address[2]~input_o  & (\s_XREG~941_q ))) # (\s_XREG~2602_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~973_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2602_combout  & (\r2_address[2]~input_o  & (\s_XREG~1005_q ))) # (\s_XREG~2602_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~1037_q ))))) ) )

	.dataa(!\s_XREG~2602_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1005_q ),
	.datad(!\s_XREG~973_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1037_q ),
	.datag(!\s_XREG~941_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1698 .extended_lut = "on";
defparam \s_XREG~1698 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N0
cyclonev_lcell_comb \s_XREG~2598 (
// Equation(s):
// \s_XREG~2598_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~557_q )) # (\r2_address[0]~input_o  & (((\s_XREG~589_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~621_q )) # (\r2_address[0]~input_o  & (((\s_XREG~653_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~621_q ),
	.datad(!\s_XREG~653_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~589_q ),
	.datag(!\s_XREG~557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2598 .extended_lut = "on";
defparam \s_XREG~2598 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2598 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \s_XREG~1694 (
// Equation(s):
// \s_XREG~1694_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2598_combout  & (((\s_XREG~685_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2598_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~717_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2598_combout  & (((\s_XREG~749_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2598_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~781_q ))))) ) )

	.dataa(!\s_XREG~2598_combout ),
	.datab(!\s_XREG~717_q ),
	.datac(!\s_XREG~749_q ),
	.datad(!\s_XREG~781_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1694 .extended_lut = "on";
defparam \s_XREG~1694 .lut_mask = 64'h555555551B1B0A5F;
defparam \s_XREG~1694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N6
cyclonev_lcell_comb \s_XREG~2594 (
// Equation(s):
// \s_XREG~2594_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (((\s_XREG~301_q )))) # (\r2_address[0]~input_o  & (\s_XREG~333_q )))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~365_q )) # (\r2_address[0]~input_o  & ((\s_XREG~397_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~333_q ),
	.datac(!\s_XREG~365_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~397_q ),
	.datag(!\s_XREG~301_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2594 .extended_lut = "on";
defparam \s_XREG~2594 .lut_mask = 64'h0A770A550A770AFF;
defparam \s_XREG~2594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \s_XREG~1690 (
// Equation(s):
// \s_XREG~1690_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2594_combout  & (\s_XREG~429_q  & (\r2_address[2]~input_o ))) # (\s_XREG~2594_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~461_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2594_combout  & (((\s_XREG~493_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2594_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~525_q ))) ) )

	.dataa(!\s_XREG~525_q ),
	.datab(!\s_XREG~2594_combout ),
	.datac(!\s_XREG~493_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~461_q ),
	.datag(!\s_XREG~429_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1690 .extended_lut = "on";
defparam \s_XREG~1690 .lut_mask = 64'h330C331D333F331D;
defparam \s_XREG~1690 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \s_XREG~2593 (
// Equation(s):
// \s_XREG~2593_combout  = ( \s_XREG~109_q  & ( \s_XREG~141_q  & ( (!\r2_address[2]~input_o  & (((\s_XREG~77_q  & \r2_address[0]~input_o )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~109_q  & 
// ( \s_XREG~141_q  & ( (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\r2_address[1]~input_o )) # (\s_XREG~77_q ))) ) ) ) # ( \s_XREG~109_q  & ( !\s_XREG~141_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o 
// )))) # (\r2_address[0]~input_o  & (((\s_XREG~77_q  & !\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( !\s_XREG~109_q  & ( !\s_XREG~141_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~77_q  & !\r2_address[1]~input_o )) # 
// (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~77_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~109_q ),
	.dataf(!\s_XREG~141_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2593 .extended_lut = "off";
defparam \s_XREG~2593 .lut_mask = 64'h10331C3313331F33;
defparam \s_XREG~2593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \s_XREG~1686 (
// Equation(s):
// \s_XREG~1686_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2593_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2593_combout  & (\s_XREG~173_q )) # (\s_XREG~2593_combout  & ((\s_XREG~205_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2593_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2593_combout  & (((\s_XREG~237_q )))) # (\s_XREG~2593_combout  & (\s_XREG~269_q )))) ) )

	.dataa(!\s_XREG~269_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~237_q ),
	.datad(!\s_XREG~2593_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~205_q ),
	.datag(!\s_XREG~173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1686 .extended_lut = "on";
defparam \s_XREG~1686 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \r2~96 (
// Equation(s):
// \r2~96_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & (((!\r2_address[3]~input_o  & (\s_XREG~1686_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1690_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (((\s_XREG~1694_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1698_combout )))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\s_XREG~1698_combout ),
	.datac(!\s_XREG~1694_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1690_combout ),
	.datag(!\s_XREG~1686_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~96 .extended_lut = "on";
defparam \r2~96 .lut_mask = 64'h0A000A220AAA0A22;
defparam \r2~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N6
cyclonev_lcell_comb \s_XREG~2611 (
// Equation(s):
// \s_XREG~2611_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~558_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~590_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~622_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~654_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~622_q ),
	.datad(!\s_XREG~654_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~590_q ),
	.datag(!\s_XREG~558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2611 .extended_lut = "on";
defparam \s_XREG~2611 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \s_XREG~1710 (
// Equation(s):
// \s_XREG~1710_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2611_combout  & (\r2_address[2]~input_o  & (\s_XREG~686_q ))) # (\s_XREG~2611_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~718_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2611_combout  & (\r2_address[2]~input_o  & (\s_XREG~750_q ))) # (\s_XREG~2611_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~782_q ))))) ) )

	.dataa(!\s_XREG~2611_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~750_q ),
	.datad(!\s_XREG~718_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~782_q ),
	.datag(!\s_XREG~686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1710 .extended_lut = "on";
defparam \s_XREG~1710 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1710 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N54
cyclonev_lcell_comb \s_XREG~2615 (
// Equation(s):
// \s_XREG~2615_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~814_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~846_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~878_q  & ((!\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\s_XREG~910_q ))))) ) )

	.dataa(!\s_XREG~846_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~878_q ),
	.datad(!\s_XREG~910_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~814_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2615 .extended_lut = "on";
defparam \s_XREG~2615 .lut_mask = 64'h1D1D0C3F33333333;
defparam \s_XREG~2615 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \s_XREG~1714 (
// Equation(s):
// \s_XREG~1714_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2615_combout  & (((\s_XREG~942_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2615_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~974_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2615_combout  & (\s_XREG~1006_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2615_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~1038_q ))))) ) )

	.dataa(!\s_XREG~974_q ),
	.datab(!\s_XREG~2615_combout ),
	.datac(!\s_XREG~1006_q ),
	.datad(!\s_XREG~1038_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~942_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1714 .extended_lut = "on";
defparam \s_XREG~1714 .lut_mask = 64'h333333331D1D0C3F;
defparam \s_XREG~1714 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \s_XREG~2607 (
// Equation(s):
// \s_XREG~2607_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~302_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~334_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~366_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~398_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~334_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~366_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~398_q ),
	.datag(!\s_XREG~302_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2607 .extended_lut = "on";
defparam \s_XREG~2607 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2607 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \s_XREG~1706 (
// Equation(s):
// \s_XREG~1706_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2607_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2607_combout  & ((\s_XREG~430_q ))) # (\s_XREG~2607_combout  & (\s_XREG~462_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2607_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2607_combout  & ((\s_XREG~494_q ))) # (\s_XREG~2607_combout  & (\s_XREG~526_q ))))) ) )

	.dataa(!\s_XREG~526_q ),
	.datab(!\s_XREG~462_q ),
	.datac(!\s_XREG~494_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2607_combout ),
	.datag(!\s_XREG~430_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1706 .extended_lut = "on";
defparam \s_XREG~1706 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1706 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \s_XREG~2606 (
// Equation(s):
// \s_XREG~2606_combout  = ( \s_XREG~110_q  & ( \s_XREG~142_q  & ( (!\r2_address[2]~input_o  & (((\r2_address[0]~input_o  & \s_XREG~78_q )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~110_q  & 
// ( \s_XREG~142_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~78_q ) # (\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~110_q  & ( !\s_XREG~142_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o  
// & \s_XREG~78_q )) # (\r2_address[1]~input_o  & (!\r2_address[0]~input_o )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~110_q  & ( !\s_XREG~142_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o  & 
// \s_XREG~78_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~78_q ),
	.datae(!\s_XREG~110_q ),
	.dataf(!\s_XREG~142_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2606 .extended_lut = "off";
defparam \s_XREG~2606 .lut_mask = 64'h050D252D070F272F;
defparam \s_XREG~2606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \s_XREG~1702 (
// Equation(s):
// \s_XREG~1702_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2606_combout  & (((\s_XREG~174_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2606_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~206_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2606_combout  & (\s_XREG~238_q  & (\r2_address[2]~input_o ))) # (\s_XREG~2606_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~270_q ))))) ) )

	.dataa(!\s_XREG~206_q ),
	.datab(!\s_XREG~2606_combout ),
	.datac(!\s_XREG~238_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~270_q ),
	.datag(!\s_XREG~174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1702 .extended_lut = "on";
defparam \s_XREG~1702 .lut_mask = 64'h331D330C331D333F;
defparam \s_XREG~1702 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \r2~92 (
// Equation(s):
// \r2~92_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1702_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1706_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1710_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1714_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1710_combout ),
	.datad(!\s_XREG~1714_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1706_combout ),
	.datag(!\s_XREG~1702_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~92 .extended_lut = "on";
defparam \r2~92 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \s_XREG~2624 (
// Equation(s):
// \s_XREG~2624_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~559_q )) # (\r2_address[0]~input_o  & ((\s_XREG~591_q ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~623_q ))) # (\r2_address[0]~input_o  & (\s_XREG~655_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~655_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~623_q ),
	.datad(!\s_XREG~591_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2624 .extended_lut = "on";
defparam \s_XREG~2624 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \s_XREG~1726 (
// Equation(s):
// \s_XREG~1726_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2624_combout  & (\r2_address[2]~input_o  & (\s_XREG~687_q ))) # (\s_XREG~2624_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~719_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2624_combout  & (\r2_address[2]~input_o  & (\s_XREG~751_q ))) # (\s_XREG~2624_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~783_q ))))) ) )

	.dataa(!\s_XREG~2624_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~751_q ),
	.datad(!\s_XREG~719_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~783_q ),
	.datag(!\s_XREG~687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1726 .extended_lut = "on";
defparam \s_XREG~1726 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1726 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \s_XREG~2628 (
// Equation(s):
// \s_XREG~2628_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~815_q ))) # (\r2_address[0]~input_o  & (\s_XREG~847_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~879_q ))) # (\r2_address[0]~input_o  & (\s_XREG~911_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~847_q ),
	.datab(!\s_XREG~911_q ),
	.datac(!\s_XREG~879_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~815_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2628 .extended_lut = "on";
defparam \s_XREG~2628 .lut_mask = 64'h0F000F0055FF33FF;
defparam \s_XREG~2628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \s_XREG~1730 (
// Equation(s):
// \s_XREG~1730_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2628_combout  & (((\s_XREG~943_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2628_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~975_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2628_combout  & (((\s_XREG~1007_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2628_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~1039_q ))))) ) )

	.dataa(!\s_XREG~2628_combout ),
	.datab(!\s_XREG~975_q ),
	.datac(!\s_XREG~1007_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1039_q ),
	.datag(!\s_XREG~943_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1730 .extended_lut = "on";
defparam \s_XREG~1730 .lut_mask = 64'h551B550A551B555F;
defparam \s_XREG~1730 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \s_XREG~2620 (
// Equation(s):
// \s_XREG~2620_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~303_q )) # (\r2_address[0]~input_o  & ((\s_XREG~335_q ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (((\s_XREG~367_q )))) # (\r2_address[0]~input_o  & (\s_XREG~399_q )))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~399_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~367_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~335_q ),
	.datag(!\s_XREG~303_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2620 .extended_lut = "on";
defparam \s_XREG~2620 .lut_mask = 64'h0C330C770CFF0C77;
defparam \s_XREG~2620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N54
cyclonev_lcell_comb \s_XREG~1722 (
// Equation(s):
// \s_XREG~1722_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2620_combout  & (\s_XREG~431_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2620_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~463_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2620_combout  & (((\s_XREG~495_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2620_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~527_q ))) ) )

	.dataa(!\s_XREG~527_q ),
	.datab(!\s_XREG~2620_combout ),
	.datac(!\s_XREG~495_q ),
	.datad(!\s_XREG~463_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~431_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1722 .extended_lut = "on";
defparam \s_XREG~1722 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~1722 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \s_XREG~2619 (
// Equation(s):
// \s_XREG~2619_combout  = ( \s_XREG~111_q  & ( \s_XREG~143_q  & ( (!\r2_address[2]~input_o  & (((\s_XREG~79_q  & \r2_address[0]~input_o )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~111_q  & 
// ( \s_XREG~143_q  & ( (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\r2_address[1]~input_o )) # (\s_XREG~79_q ))) ) ) ) # ( \s_XREG~111_q  & ( !\s_XREG~143_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o 
// )))) # (\r2_address[0]~input_o  & (((\s_XREG~79_q  & !\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( !\s_XREG~111_q  & ( !\s_XREG~143_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~79_q  & !\r2_address[1]~input_o )) # 
// (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~79_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~111_q ),
	.dataf(!\s_XREG~143_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2619 .extended_lut = "off";
defparam \s_XREG~2619 .lut_mask = 64'h10331C3313331F33;
defparam \s_XREG~2619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \s_XREG~1718 (
// Equation(s):
// \s_XREG~1718_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2619_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2619_combout  & (\s_XREG~175_q )) # (\s_XREG~2619_combout  & ((\s_XREG~207_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2619_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2619_combout  & (((\s_XREG~239_q )))) # (\s_XREG~2619_combout  & (\s_XREG~271_q )))) ) )

	.dataa(!\s_XREG~271_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~239_q ),
	.datad(!\s_XREG~2619_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~207_q ),
	.datag(!\s_XREG~175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1718 .extended_lut = "on";
defparam \s_XREG~1718 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1718 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N15
cyclonev_lcell_comb \r2~88 (
// Equation(s):
// \r2~88_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1718_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1722_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1726_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1730_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1726_combout ),
	.datad(!\s_XREG~1730_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1722_combout ),
	.datag(!\s_XREG~1718_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~88 .extended_lut = "on";
defparam \r2~88 .lut_mask = 64'h0808082A2A2A082A;
defparam \r2~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \s_XREG~2637 (
// Equation(s):
// \s_XREG~2637_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~560_q ))) # (\r2_address[0]~input_o  & (\s_XREG~592_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~624_q ))) # (\r2_address[0]~input_o  & (\s_XREG~656_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~592_q ),
	.datab(!\s_XREG~656_q ),
	.datac(!\s_XREG~624_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2637 .extended_lut = "on";
defparam \s_XREG~2637 .lut_mask = 64'h0F000F0055FF33FF;
defparam \s_XREG~2637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \s_XREG~1742 (
// Equation(s):
// \s_XREG~1742_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2637_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2637_combout  & ((\s_XREG~688_q ))) # (\s_XREG~2637_combout  & (\s_XREG~720_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2637_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2637_combout  & ((\s_XREG~752_q ))) # (\s_XREG~2637_combout  & (\s_XREG~784_q ))))) ) )

	.dataa(!\s_XREG~784_q ),
	.datab(!\s_XREG~720_q ),
	.datac(!\s_XREG~752_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2637_combout ),
	.datag(!\s_XREG~688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1742 .extended_lut = "on";
defparam \s_XREG~1742 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N42
cyclonev_lcell_comb \s_XREG~2641 (
// Equation(s):
// \s_XREG~2641_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~816_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~848_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~880_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~912_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~880_q ),
	.datad(!\s_XREG~848_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~912_q ),
	.datag(!\s_XREG~816_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2641 .extended_lut = "on";
defparam \s_XREG~2641 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \s_XREG~1746 (
// Equation(s):
// \s_XREG~1746_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2641_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2641_combout  & (\s_XREG~944_q )) # (\s_XREG~2641_combout  & ((\s_XREG~976_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2641_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2641_combout  & ((\s_XREG~1008_q ))) # (\s_XREG~2641_combout  & (\s_XREG~1040_q ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~1040_q ),
	.datac(!\s_XREG~1008_q ),
	.datad(!\s_XREG~976_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2641_combout ),
	.datag(!\s_XREG~944_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1746 .extended_lut = "on";
defparam \s_XREG~1746 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1746 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \s_XREG~2633 (
// Equation(s):
// \s_XREG~2633_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~304_q )) # (\r2_address[0]~input_o  & (((\s_XREG~336_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~368_q )) # (\r2_address[0]~input_o  & (((\s_XREG~400_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~368_q ),
	.datad(!\s_XREG~400_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~336_q ),
	.datag(!\s_XREG~304_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2633 .extended_lut = "on";
defparam \s_XREG~2633 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \s_XREG~1738 (
// Equation(s):
// \s_XREG~1738_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2633_combout  & (((\s_XREG~432_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2633_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~464_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2633_combout  & (((\s_XREG~496_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2633_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~528_q ))))) ) )

	.dataa(!\s_XREG~2633_combout ),
	.datab(!\s_XREG~464_q ),
	.datac(!\s_XREG~496_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~528_q ),
	.datag(!\s_XREG~432_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1738 .extended_lut = "on";
defparam \s_XREG~1738 .lut_mask = 64'h551B550A551B555F;
defparam \s_XREG~1738 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \s_XREG~2632 (
// Equation(s):
// \s_XREG~2632_combout  = ( \s_XREG~112_q  & ( \s_XREG~80_q  & ( (!\r2_address[1]~input_o  & (((\r2_address[0]~input_o )))) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o  & ((!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & 
// ((\r2_address[2]~input_o ) # (\s_XREG~144_q ))))) ) ) ) # ( !\s_XREG~112_q  & ( \s_XREG~80_q  & ( (\r2_address[0]~input_o  & ((!\r2_address[1]~input_o ) # ((\r2_address[2]~input_o ) # (\s_XREG~144_q )))) ) ) ) # ( \s_XREG~112_q  & ( !\s_XREG~80_q  & ( 
// (!\r2_address[2]~input_o  & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~144_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~112_q  & ( !\s_XREG~80_q  & ( (\r2_address[0]~input_o  & 
// (((\r2_address[1]~input_o  & \s_XREG~144_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[1]~input_o ),
	.datab(!\s_XREG~144_q ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~112_q ),
	.dataf(!\s_XREG~80_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2632 .extended_lut = "off";
defparam \s_XREG~2632 .lut_mask = 64'h010F510F0B0F5B0F;
defparam \s_XREG~2632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N0
cyclonev_lcell_comb \s_XREG~1734 (
// Equation(s):
// \s_XREG~1734_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2632_combout  & (((\s_XREG~176_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2632_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~208_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2632_combout  & (((\s_XREG~240_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2632_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~272_q ))))) ) )

	.dataa(!\s_XREG~2632_combout ),
	.datab(!\s_XREG~208_q ),
	.datac(!\s_XREG~240_q ),
	.datad(!\s_XREG~272_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1734 .extended_lut = "on";
defparam \s_XREG~1734 .lut_mask = 64'h555555551B1B0A5F;
defparam \s_XREG~1734 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \r2~84 (
// Equation(s):
// \r2~84_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1734_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1738_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1742_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1746_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1742_combout ),
	.datad(!\s_XREG~1746_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1738_combout ),
	.datag(!\s_XREG~1734_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~84 .extended_lut = "on";
defparam \r2~84 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \s_XREG~2646 (
// Equation(s):
// \s_XREG~2646_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~305_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~337_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~369_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~401_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~337_q ),
	.datac(!\s_XREG~369_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~401_q ),
	.datag(!\s_XREG~305_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2646 .extended_lut = "on";
defparam \s_XREG~2646 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \s_XREG~1754 (
// Equation(s):
// \s_XREG~1754_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2646_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2646_combout  & (((\s_XREG~433_q )))) # (\s_XREG~2646_combout  & (\s_XREG~465_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2646_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2646_combout  & (\s_XREG~497_q )) # (\s_XREG~2646_combout  & ((\s_XREG~529_q )))))) ) )

	.dataa(!\s_XREG~465_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~497_q ),
	.datad(!\s_XREG~2646_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~529_q ),
	.datag(!\s_XREG~433_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1754 .extended_lut = "on";
defparam \s_XREG~1754 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1754 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N42
cyclonev_lcell_comb \s_XREG~2650 (
// Equation(s):
// \s_XREG~2650_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~561_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~593_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~625_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~657_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~593_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~625_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~657_q ),
	.datag(!\s_XREG~561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2650 .extended_lut = "on";
defparam \s_XREG~2650 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N6
cyclonev_lcell_comb \s_XREG~1758 (
// Equation(s):
// \s_XREG~1758_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2650_combout  & (((\s_XREG~689_q  & \r2_address[2]~input_o )))) # (\s_XREG~2650_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~721_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2650_combout  & (((\s_XREG~753_q  & \r2_address[2]~input_o )))) # (\s_XREG~2650_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~785_q )))) ) )

	.dataa(!\s_XREG~785_q ),
	.datab(!\s_XREG~721_q ),
	.datac(!\s_XREG~753_q ),
	.datad(!\s_XREG~2650_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1758 .extended_lut = "on";
defparam \s_XREG~1758 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~1758 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \s_XREG~2654 (
// Equation(s):
// \s_XREG~2654_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~817_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~849_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~881_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~913_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~849_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~881_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~913_q ),
	.datag(!\s_XREG~817_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2654 .extended_lut = "on";
defparam \s_XREG~2654 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N54
cyclonev_lcell_comb \s_XREG~1762 (
// Equation(s):
// \s_XREG~1762_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2654_combout  & (((\s_XREG~945_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2654_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~977_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2654_combout  & (((\s_XREG~1009_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2654_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~1041_q ))))) ) )

	.dataa(!\s_XREG~2654_combout ),
	.datab(!\s_XREG~977_q ),
	.datac(!\s_XREG~1009_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1041_q ),
	.datag(!\s_XREG~945_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1762 .extended_lut = "on";
defparam \s_XREG~1762 .lut_mask = 64'h551B550A551B555F;
defparam \s_XREG~1762 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \s_XREG~2645 (
// Equation(s):
// \s_XREG~2645_combout  = ( \s_XREG~113_q  & ( \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~145_q ))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~113_q  & ( 
// \r2_address[1]~input_o  & ( (\r2_address[0]~input_o  & ((\s_XREG~145_q ) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~113_q  & ( !\r2_address[1]~input_o  & ( (\r2_address[0]~input_o  & ((\s_XREG~81_q ) # (\r2_address[2]~input_o ))) ) ) ) # ( 
// !\s_XREG~113_q  & ( !\r2_address[1]~input_o  & ( (\r2_address[0]~input_o  & ((\s_XREG~81_q ) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~145_q ),
	.datad(!\s_XREG~81_q ),
	.datae(!\s_XREG~113_q ),
	.dataf(!\r2_address[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2645 .extended_lut = "off";
defparam \s_XREG~2645 .lut_mask = 64'h1133113313139B9B;
defparam \s_XREG~2645 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N33
cyclonev_lcell_comb \s_XREG~1750 (
// Equation(s):
// \s_XREG~1750_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2645_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2645_combout  & (\s_XREG~177_q )) # (\s_XREG~2645_combout  & ((\s_XREG~209_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2645_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2645_combout  & ((\s_XREG~241_q ))) # (\s_XREG~2645_combout  & (\s_XREG~273_q ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~273_q ),
	.datac(!\s_XREG~241_q ),
	.datad(!\s_XREG~209_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2645_combout ),
	.datag(!\s_XREG~177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1750 .extended_lut = "on";
defparam \s_XREG~1750 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \r2~80 (
// Equation(s):
// \r2~80_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (((\s_XREG~1750_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1754_combout )))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1758_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1762_combout )))))) ) )

	.dataa(!\s_XREG~1754_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1758_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1762_combout ),
	.datag(!\s_XREG~1750_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~80 .extended_lut = "on";
defparam \r2~80 .lut_mask = 64'h0C440C000C440CCC;
defparam \r2~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \s_XREG~2667 (
// Equation(s):
// \s_XREG~2667_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~818_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~850_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~882_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~914_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~882_q ),
	.datad(!\s_XREG~850_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~914_q ),
	.datag(!\s_XREG~818_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2667 .extended_lut = "on";
defparam \s_XREG~2667 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \s_XREG~1778 (
// Equation(s):
// \s_XREG~1778_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2667_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2667_combout  & (((\s_XREG~946_q )))) # (\s_XREG~2667_combout  & (\s_XREG~978_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2667_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2667_combout  & (\s_XREG~1010_q )) # (\s_XREG~2667_combout  & ((\s_XREG~1042_q )))))) ) )

	.dataa(!\s_XREG~978_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1010_q ),
	.datad(!\s_XREG~2667_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1042_q ),
	.datag(!\s_XREG~946_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1778 .extended_lut = "on";
defparam \s_XREG~1778 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1778 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N36
cyclonev_lcell_comb \s_XREG~2663 (
// Equation(s):
// \s_XREG~2663_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~562_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~594_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~626_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~658_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~594_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~626_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~658_q ),
	.datag(!\s_XREG~562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2663 .extended_lut = "on";
defparam \s_XREG~2663 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2663 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \s_XREG~1774 (
// Equation(s):
// \s_XREG~1774_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2663_combout  & (\s_XREG~690_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2663_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~722_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2663_combout  & (((\s_XREG~754_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2663_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~786_q ))) ) )

	.dataa(!\s_XREG~786_q ),
	.datab(!\s_XREG~2663_combout ),
	.datac(!\s_XREG~754_q ),
	.datad(!\s_XREG~722_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1774 .extended_lut = "on";
defparam \s_XREG~1774 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~1774 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \s_XREG~2659 (
// Equation(s):
// \s_XREG~2659_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (((\s_XREG~306_q )))) # (\r2_address[0]~input_o  & (\s_XREG~338_q )))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~370_q )) # (\r2_address[0]~input_o  & ((\s_XREG~402_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~338_q ),
	.datac(!\s_XREG~370_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~402_q ),
	.datag(!\s_XREG~306_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2659 .extended_lut = "on";
defparam \s_XREG~2659 .lut_mask = 64'h0A770A550A770AFF;
defparam \s_XREG~2659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \s_XREG~1770 (
// Equation(s):
// \s_XREG~1770_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2659_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2659_combout  & (\s_XREG~434_q )) # (\s_XREG~2659_combout  & (((\s_XREG~466_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2659_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2659_combout  & (\s_XREG~498_q )) # (\s_XREG~2659_combout  & (((\s_XREG~530_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2659_combout ),
	.datac(!\s_XREG~498_q ),
	.datad(!\s_XREG~530_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~466_q ),
	.datag(!\s_XREG~434_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1770 .extended_lut = "on";
defparam \s_XREG~1770 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1770 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \s_XREG~2658 (
// Equation(s):
// \s_XREG~2658_combout  = ( \s_XREG~114_q  & ( \r2_address[0]~input_o  & ( ((!\r2_address[1]~input_o  & (\s_XREG~82_q )) # (\r2_address[1]~input_o  & ((\s_XREG~146_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( !\s_XREG~114_q  & ( \r2_address[0]~input_o  & ( 
// ((!\r2_address[1]~input_o  & (\s_XREG~82_q )) # (\r2_address[1]~input_o  & ((\s_XREG~146_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( \s_XREG~114_q  & ( !\r2_address[0]~input_o  & ( (!\r2_address[2]~input_o  & \r2_address[1]~input_o ) ) ) )

	.dataa(!\s_XREG~82_q ),
	.datab(!\s_XREG~146_q ),
	.datac(!\r2_address[2]~input_o ),
	.datad(!\r2_address[1]~input_o ),
	.datae(!\s_XREG~114_q ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2658 .extended_lut = "off";
defparam \s_XREG~2658 .lut_mask = 64'h000000F05F3F5F3F;
defparam \s_XREG~2658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \s_XREG~1766 (
// Equation(s):
// \s_XREG~1766_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2658_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2658_combout  & (\s_XREG~178_q )) # (\s_XREG~2658_combout  & ((\s_XREG~210_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2658_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2658_combout  & (((\s_XREG~242_q )))) # (\s_XREG~2658_combout  & (\s_XREG~274_q )))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~274_q ),
	.datac(!\s_XREG~242_q ),
	.datad(!\s_XREG~2658_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~210_q ),
	.datag(!\s_XREG~178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1766 .extended_lut = "on";
defparam \s_XREG~1766 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1766 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \r2~76 (
// Equation(s):
// \r2~76_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & (((!\r2_address[3]~input_o  & (\s_XREG~1766_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1770_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (((\s_XREG~1774_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1778_combout )))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\s_XREG~1778_combout ),
	.datac(!\s_XREG~1774_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1770_combout ),
	.datag(!\s_XREG~1766_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~76 .extended_lut = "on";
defparam \r2~76 .lut_mask = 64'h0A000A220AAA0A22;
defparam \r2~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \s_XREG~2676 (
// Equation(s):
// \s_XREG~2676_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~563_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~595_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~627_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~659_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~595_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~627_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~659_q ),
	.datag(!\s_XREG~563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2676 .extended_lut = "on";
defparam \s_XREG~2676 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \s_XREG~1790 (
// Equation(s):
// \s_XREG~1790_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2676_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2676_combout  & (\s_XREG~691_q )) # (\s_XREG~2676_combout  & (((\s_XREG~723_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2676_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2676_combout  & (\s_XREG~755_q )) # (\s_XREG~2676_combout  & (((\s_XREG~787_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2676_combout ),
	.datac(!\s_XREG~755_q ),
	.datad(!\s_XREG~787_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~723_q ),
	.datag(!\s_XREG~691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1790 .extended_lut = "on";
defparam \s_XREG~1790 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1790 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \s_XREG~2680 (
// Equation(s):
// \s_XREG~2680_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~819_q )) # (\r2_address[0]~input_o  & (((\s_XREG~851_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~883_q )) # (\r2_address[0]~input_o  & (((\s_XREG~915_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~883_q ),
	.datad(!\s_XREG~915_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~851_q ),
	.datag(!\s_XREG~819_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2680 .extended_lut = "on";
defparam \s_XREG~2680 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2680 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \s_XREG~1794 (
// Equation(s):
// \s_XREG~1794_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2680_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2680_combout  & (\s_XREG~947_q )) # (\s_XREG~2680_combout  & ((\s_XREG~979_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2680_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2680_combout  & (((\s_XREG~1011_q )))) # (\s_XREG~2680_combout  & (\s_XREG~1043_q )))) ) )

	.dataa(!\s_XREG~1043_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1011_q ),
	.datad(!\s_XREG~2680_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~979_q ),
	.datag(!\s_XREG~947_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1794 .extended_lut = "on";
defparam \s_XREG~1794 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1794 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N0
cyclonev_lcell_comb \s_XREG~2672 (
// Equation(s):
// \s_XREG~2672_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~307_q )) # (\r2_address[0]~input_o  & (((\s_XREG~339_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~371_q )) # (\r2_address[0]~input_o  & (((\s_XREG~403_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~371_q ),
	.datad(!\s_XREG~339_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~403_q ),
	.datag(!\s_XREG~307_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2672 .extended_lut = "on";
defparam \s_XREG~2672 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \s_XREG~1786 (
// Equation(s):
// \s_XREG~1786_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2672_combout  & (((\s_XREG~435_q  & \r2_address[2]~input_o )))) # (\s_XREG~2672_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~467_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2672_combout  & (((\s_XREG~499_q  & \r2_address[2]~input_o )))) # (\s_XREG~2672_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~531_q )))) ) )

	.dataa(!\s_XREG~467_q ),
	.datab(!\s_XREG~531_q ),
	.datac(!\s_XREG~499_q ),
	.datad(!\s_XREG~2672_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~435_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1786 .extended_lut = "on";
defparam \s_XREG~1786 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1786 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \s_XREG~2671 (
// Equation(s):
// \s_XREG~2671_combout  = ( \s_XREG~115_q  & ( \s_XREG~83_q  & ( (!\r2_address[1]~input_o  & (((\r2_address[0]~input_o )))) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o  & ((!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & 
// ((\r2_address[2]~input_o ) # (\s_XREG~147_q ))))) ) ) ) # ( !\s_XREG~115_q  & ( \s_XREG~83_q  & ( (\r2_address[0]~input_o  & ((!\r2_address[1]~input_o ) # ((\r2_address[2]~input_o ) # (\s_XREG~147_q )))) ) ) ) # ( \s_XREG~115_q  & ( !\s_XREG~83_q  & ( 
// (!\r2_address[2]~input_o  & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~147_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~115_q  & ( !\s_XREG~83_q  & ( (\r2_address[0]~input_o  & 
// (((\r2_address[1]~input_o  & \s_XREG~147_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[1]~input_o ),
	.datab(!\s_XREG~147_q ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~115_q ),
	.dataf(!\s_XREG~83_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2671 .extended_lut = "off";
defparam \s_XREG~2671 .lut_mask = 64'h010F510F0B0F5B0F;
defparam \s_XREG~2671 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \s_XREG~1782 (
// Equation(s):
// \s_XREG~1782_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2671_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2671_combout  & (((\s_XREG~179_q )))) # (\s_XREG~2671_combout  & (\s_XREG~211_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2671_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2671_combout  & (\s_XREG~243_q )) # (\s_XREG~2671_combout  & ((\s_XREG~275_q )))))) ) )

	.dataa(!\s_XREG~211_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~243_q ),
	.datad(!\s_XREG~2671_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~275_q ),
	.datag(!\s_XREG~179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1782 .extended_lut = "on";
defparam \s_XREG~1782 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1782 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \r2~72 (
// Equation(s):
// \r2~72_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1782_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1786_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1790_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1794_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1790_combout ),
	.datad(!\s_XREG~1794_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1786_combout ),
	.datag(!\s_XREG~1782_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~72 .extended_lut = "on";
defparam \r2~72 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N39
cyclonev_lcell_comb \s_XREG~2689 (
// Equation(s):
// \s_XREG~2689_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~564_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~596_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~628_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~660_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~596_q ),
	.datac(!\s_XREG~628_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~660_q ),
	.datag(!\s_XREG~564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2689 .extended_lut = "on";
defparam \s_XREG~2689 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2689 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N45
cyclonev_lcell_comb \s_XREG~1806 (
// Equation(s):
// \s_XREG~1806_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2689_combout  & (((\s_XREG~692_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2689_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~724_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2689_combout  & (\s_XREG~756_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2689_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~788_q ))))) ) )

	.dataa(!\s_XREG~724_q ),
	.datab(!\s_XREG~2689_combout ),
	.datac(!\s_XREG~756_q ),
	.datad(!\s_XREG~788_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1806 .extended_lut = "on";
defparam \s_XREG~1806 .lut_mask = 64'h333333331D1D0C3F;
defparam \s_XREG~1806 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N54
cyclonev_lcell_comb \s_XREG~2693 (
// Equation(s):
// \s_XREG~2693_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~820_q )) # (\r2_address[0]~input_o  & (((\s_XREG~852_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~884_q )) # (\r2_address[0]~input_o  & (((\s_XREG~916_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~884_q ),
	.datad(!\s_XREG~916_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~852_q ),
	.datag(!\s_XREG~820_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2693 .extended_lut = "on";
defparam \s_XREG~2693 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2693 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \s_XREG~1810 (
// Equation(s):
// \s_XREG~1810_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2693_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2693_combout  & (\s_XREG~948_q )) # (\s_XREG~2693_combout  & ((\s_XREG~980_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2693_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2693_combout  & ((\s_XREG~1012_q ))) # (\s_XREG~2693_combout  & (\s_XREG~1044_q ))))) ) )

	.dataa(!\s_XREG~1044_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1012_q ),
	.datad(!\s_XREG~980_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2693_combout ),
	.datag(!\s_XREG~948_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1810 .extended_lut = "on";
defparam \s_XREG~1810 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1810 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N45
cyclonev_lcell_comb \s_XREG~2685 (
// Equation(s):
// \s_XREG~2685_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (((\s_XREG~308_q  & !\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o )) # (\s_XREG~340_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (((\s_XREG~372_q  & !\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o )) # (\s_XREG~404_q )))) ) )

	.dataa(!\s_XREG~404_q ),
	.datab(!\s_XREG~340_q ),
	.datac(!\s_XREG~372_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~308_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2685 .extended_lut = "on";
defparam \s_XREG~2685 .lut_mask = 64'h0F330F5500FF00FF;
defparam \s_XREG~2685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N30
cyclonev_lcell_comb \s_XREG~1802 (
// Equation(s):
// \s_XREG~1802_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2685_combout  & (((\s_XREG~436_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2685_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~468_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2685_combout  & (((\s_XREG~500_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2685_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~532_q ))) ) )

	.dataa(!\s_XREG~2685_combout ),
	.datab(!\s_XREG~532_q ),
	.datac(!\s_XREG~500_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~468_q ),
	.datag(!\s_XREG~436_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1802 .extended_lut = "on";
defparam \s_XREG~1802 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1802 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \s_XREG~2684 (
// Equation(s):
// \s_XREG~2684_combout  = ( \s_XREG~116_q  & ( \s_XREG~84_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\r2_address[1]~input_o )) # (\r2_address[0]~input_o  & ((!\r2_address[1]~input_o ) # (\s_XREG~148_q ))))) # (\r2_address[2]~input_o  & 
// (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~116_q  & ( \s_XREG~84_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~148_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~116_q  & ( !\s_XREG~84_q  & ( (!\r2_address[2]~input_o  
// & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~148_q )))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~116_q  & ( !\s_XREG~84_q  & ( (\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & \s_XREG~148_q 
// )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\s_XREG~148_q ),
	.datae(!\s_XREG~116_q ),
	.dataf(!\s_XREG~84_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2684 .extended_lut = "off";
defparam \s_XREG~2684 .lut_mask = 64'h1113191B3133393B;
defparam \s_XREG~2684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N6
cyclonev_lcell_comb \s_XREG~1798 (
// Equation(s):
// \s_XREG~1798_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2684_combout  & (((\s_XREG~180_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2684_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~212_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2684_combout  & (((\s_XREG~244_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2684_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~276_q ))) ) )

	.dataa(!\s_XREG~2684_combout ),
	.datab(!\s_XREG~276_q ),
	.datac(!\s_XREG~244_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~212_q ),
	.datag(!\s_XREG~180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1798 .extended_lut = "on";
defparam \s_XREG~1798 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1798 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N3
cyclonev_lcell_comb \r2~68 (
// Equation(s):
// \r2~68_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1798_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1802_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1806_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1810_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1806_combout ),
	.datad(!\s_XREG~1810_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1802_combout ),
	.datag(!\s_XREG~1798_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~68 .extended_lut = "on";
defparam \r2~68 .lut_mask = 64'h0808082A2A2A082A;
defparam \r2~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N36
cyclonev_lcell_comb \s_XREG~2702 (
// Equation(s):
// \s_XREG~2702_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~565_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~597_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~629_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~661_q ))) ) )

	.dataa(!\s_XREG~661_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~629_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~597_q ),
	.datag(!\s_XREG~565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2702 .extended_lut = "on";
defparam \s_XREG~2702 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2702 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \s_XREG~1822 (
// Equation(s):
// \s_XREG~1822_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2702_combout  & (\r2_address[2]~input_o  & (\s_XREG~693_q ))) # (\s_XREG~2702_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~725_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2702_combout  & (\r2_address[2]~input_o  & (\s_XREG~757_q ))) # (\s_XREG~2702_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~789_q ))))) ) )

	.dataa(!\s_XREG~2702_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~757_q ),
	.datad(!\s_XREG~789_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~725_q ),
	.datag(!\s_XREG~693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1822 .extended_lut = "on";
defparam \s_XREG~1822 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1822 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \s_XREG~2706 (
// Equation(s):
// \s_XREG~2706_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~821_q ))) # (\r2_address[0]~input_o  & (\s_XREG~853_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~885_q ))) # (\r2_address[0]~input_o  & (\s_XREG~917_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~917_q ),
	.datab(!\s_XREG~853_q ),
	.datac(!\s_XREG~885_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~821_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2706 .extended_lut = "on";
defparam \s_XREG~2706 .lut_mask = 64'h0F000F0033FF55FF;
defparam \s_XREG~2706 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \s_XREG~1826 (
// Equation(s):
// \s_XREG~1826_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2706_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2706_combout  & (\s_XREG~949_q )) # (\s_XREG~2706_combout  & (((\s_XREG~981_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2706_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2706_combout  & (\s_XREG~1013_q )) # (\s_XREG~2706_combout  & (((\s_XREG~1045_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2706_combout ),
	.datac(!\s_XREG~1013_q ),
	.datad(!\s_XREG~1045_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~981_q ),
	.datag(!\s_XREG~949_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1826_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1826 .extended_lut = "on";
defparam \s_XREG~1826 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1826 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \s_XREG~2698 (
// Equation(s):
// \s_XREG~2698_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~309_q ))) # (\r2_address[0]~input_o  & (\s_XREG~341_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~373_q )) # (\r2_address[0]~input_o  & ((\s_XREG~405_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~341_q ),
	.datac(!\s_XREG~373_q ),
	.datad(!\s_XREG~405_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~309_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2698 .extended_lut = "on";
defparam \s_XREG~2698 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \s_XREG~2698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \s_XREG~1818 (
// Equation(s):
// \s_XREG~1818_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2698_combout  & (((\s_XREG~437_q  & \r2_address[2]~input_o )))) # (\s_XREG~2698_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~469_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2698_combout  & (((\s_XREG~501_q  & \r2_address[2]~input_o )))) # (\s_XREG~2698_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~533_q )))) ) )

	.dataa(!\s_XREG~469_q ),
	.datab(!\s_XREG~533_q ),
	.datac(!\s_XREG~501_q ),
	.datad(!\s_XREG~2698_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~437_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1818 .extended_lut = "on";
defparam \s_XREG~1818 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1818 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \s_XREG~2697 (
// Equation(s):
// \s_XREG~2697_combout  = ( \s_XREG~117_q  & ( \r2_address[0]~input_o  & ( ((!\r2_address[1]~input_o  & (\s_XREG~85_q )) # (\r2_address[1]~input_o  & ((\s_XREG~149_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( !\s_XREG~117_q  & ( \r2_address[0]~input_o  & ( 
// ((!\r2_address[1]~input_o  & (\s_XREG~85_q )) # (\r2_address[1]~input_o  & ((\s_XREG~149_q )))) # (\r2_address[2]~input_o ) ) ) ) # ( \s_XREG~117_q  & ( !\r2_address[0]~input_o  & ( (!\r2_address[2]~input_o  & \r2_address[1]~input_o ) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\s_XREG~85_q ),
	.datad(!\s_XREG~149_q ),
	.datae(!\s_XREG~117_q ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2697 .extended_lut = "off";
defparam \s_XREG~2697 .lut_mask = 64'h000022225D7F5D7F;
defparam \s_XREG~2697 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N12
cyclonev_lcell_comb \s_XREG~1814 (
// Equation(s):
// \s_XREG~1814_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2697_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2697_combout  & (\s_XREG~181_q )) # (\s_XREG~2697_combout  & ((\s_XREG~213_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2697_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2697_combout  & ((\s_XREG~245_q ))) # (\s_XREG~2697_combout  & (\s_XREG~277_q ))))) ) )

	.dataa(!\s_XREG~277_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~245_q ),
	.datad(!\s_XREG~213_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2697_combout ),
	.datag(!\s_XREG~181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1814 .extended_lut = "on";
defparam \s_XREG~1814 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1814 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \r2~64 (
// Equation(s):
// \r2~64_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1814_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1818_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1822_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1826_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1822_combout ),
	.datad(!\s_XREG~1826_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1818_combout ),
	.datag(!\s_XREG~1814_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~64 .extended_lut = "on";
defparam \r2~64 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N12
cyclonev_lcell_comb \s_XREG~2715 (
// Equation(s):
// \s_XREG~2715_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~566_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~598_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~630_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~662_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~630_q ),
	.datad(!\s_XREG~662_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~598_q ),
	.datag(!\s_XREG~566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2715 .extended_lut = "on";
defparam \s_XREG~2715 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N18
cyclonev_lcell_comb \s_XREG~1838 (
// Equation(s):
// \s_XREG~1838_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2715_combout  & (\r2_address[2]~input_o  & (\s_XREG~694_q ))) # (\s_XREG~2715_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~726_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2715_combout  & (\r2_address[2]~input_o  & (\s_XREG~758_q ))) # (\s_XREG~2715_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~790_q ))))) ) )

	.dataa(!\s_XREG~2715_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~758_q ),
	.datad(!\s_XREG~790_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~726_q ),
	.datag(!\s_XREG~694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1838 .extended_lut = "on";
defparam \s_XREG~1838 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1838 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N0
cyclonev_lcell_comb \s_XREG~2719 (
// Equation(s):
// \s_XREG~2719_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~822_q )) # (\r2_address[0]~input_o  & (((\s_XREG~854_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~886_q )) # (\r2_address[0]~input_o  & (((\s_XREG~918_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~886_q ),
	.datad(!\s_XREG~918_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~854_q ),
	.datag(!\s_XREG~822_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2719 .extended_lut = "on";
defparam \s_XREG~2719 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N54
cyclonev_lcell_comb \s_XREG~1842 (
// Equation(s):
// \s_XREG~1842_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2719_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2719_combout  & (\s_XREG~950_q )) # (\s_XREG~2719_combout  & ((\s_XREG~982_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2719_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2719_combout  & ((\s_XREG~1014_q ))) # (\s_XREG~2719_combout  & (\s_XREG~1046_q ))))) ) )

	.dataa(!\s_XREG~1046_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1014_q ),
	.datad(!\s_XREG~982_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2719_combout ),
	.datag(!\s_XREG~950_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1842 .extended_lut = "on";
defparam \s_XREG~1842 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1842 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \s_XREG~2711 (
// Equation(s):
// \s_XREG~2711_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~310_q ))) # (\r2_address[0]~input_o  & (\s_XREG~342_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~374_q ))) # (\r2_address[0]~input_o  & (\s_XREG~406_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~406_q ),
	.datab(!\s_XREG~342_q ),
	.datac(!\s_XREG~374_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~310_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2711 .extended_lut = "on";
defparam \s_XREG~2711 .lut_mask = 64'h0F000F0033FF55FF;
defparam \s_XREG~2711 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \s_XREG~1834 (
// Equation(s):
// \s_XREG~1834_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2711_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2711_combout  & (((\s_XREG~438_q )))) # (\s_XREG~2711_combout  & (\s_XREG~470_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2711_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2711_combout  & (\s_XREG~502_q )) # (\s_XREG~2711_combout  & ((\s_XREG~534_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~470_q ),
	.datac(!\s_XREG~502_q ),
	.datad(!\s_XREG~2711_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~534_q ),
	.datag(!\s_XREG~438_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1834 .extended_lut = "on";
defparam \s_XREG~1834 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \s_XREG~1834 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \s_XREG~2710 (
// Equation(s):
// \s_XREG~2710_combout  = ( \s_XREG~118_q  & ( \s_XREG~150_q  & ( (!\r2_address[2]~input_o  & (((\r2_address[0]~input_o  & \s_XREG~86_q )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~118_q  & 
// ( \s_XREG~150_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~86_q ) # (\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~118_q  & ( !\s_XREG~150_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o  
// & \s_XREG~86_q )) # (\r2_address[1]~input_o  & (!\r2_address[0]~input_o )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~118_q  & ( !\s_XREG~150_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o  & 
// \s_XREG~86_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~86_q ),
	.datae(!\s_XREG~118_q ),
	.dataf(!\s_XREG~150_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2710 .extended_lut = "off";
defparam \s_XREG~2710 .lut_mask = 64'h050D252D070F272F;
defparam \s_XREG~2710 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \s_XREG~1830 (
// Equation(s):
// \s_XREG~1830_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2710_combout  & (\r2_address[2]~input_o  & (\s_XREG~182_q ))) # (\s_XREG~2710_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~214_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2710_combout  & (\r2_address[2]~input_o  & (\s_XREG~246_q ))) # (\s_XREG~2710_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~278_q ))))) ) )

	.dataa(!\s_XREG~2710_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~246_q ),
	.datad(!\s_XREG~214_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~278_q ),
	.datag(!\s_XREG~182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1830 .extended_lut = "on";
defparam \s_XREG~1830 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1830 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \r2~60 (
// Equation(s):
// \r2~60_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1830_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1834_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1838_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1842_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1838_combout ),
	.datad(!\s_XREG~1842_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1834_combout ),
	.datag(!\s_XREG~1830_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~60 .extended_lut = "on";
defparam \r2~60 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \s_XREG~2724 (
// Equation(s):
// \s_XREG~2724_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~311_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~343_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~375_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ) # (\s_XREG~407_q ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~343_q ),
	.datac(!\s_XREG~375_q ),
	.datad(!\s_XREG~407_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~311_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2724 .extended_lut = "on";
defparam \s_XREG~2724 .lut_mask = 64'h1B1B0A5F55555555;
defparam \s_XREG~2724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \s_XREG~1850 (
// Equation(s):
// \s_XREG~1850_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2724_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2724_combout  & (\s_XREG~439_q )) # (\s_XREG~2724_combout  & (((\s_XREG~471_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2724_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2724_combout  & (\s_XREG~503_q )) # (\s_XREG~2724_combout  & (((\s_XREG~535_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2724_combout ),
	.datac(!\s_XREG~503_q ),
	.datad(!\s_XREG~535_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~471_q ),
	.datag(!\s_XREG~439_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1850 .extended_lut = "on";
defparam \s_XREG~1850 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1850 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \s_XREG~2728 (
// Equation(s):
// \s_XREG~2728_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~567_q )) # (\r2_address[0]~input_o  & ((\s_XREG~599_q ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (((\s_XREG~631_q )))) # (\r2_address[0]~input_o  & (\s_XREG~663_q )))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~663_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~631_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~599_q ),
	.datag(!\s_XREG~567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2728 .extended_lut = "on";
defparam \s_XREG~2728 .lut_mask = 64'h0C330C770CFF0C77;
defparam \s_XREG~2728 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \s_XREG~1854 (
// Equation(s):
// \s_XREG~1854_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2728_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2728_combout  & (((\s_XREG~695_q )))) # (\s_XREG~2728_combout  & (\s_XREG~727_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2728_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2728_combout  & (\s_XREG~759_q )) # (\s_XREG~2728_combout  & ((\s_XREG~791_q )))))) ) )

	.dataa(!\s_XREG~727_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~759_q ),
	.datad(!\s_XREG~2728_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~791_q ),
	.datag(!\s_XREG~695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1854 .extended_lut = "on";
defparam \s_XREG~1854 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1854 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \s_XREG~2732 (
// Equation(s):
// \s_XREG~2732_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~823_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~855_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~887_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~919_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~887_q ),
	.datad(!\s_XREG~855_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~919_q ),
	.datag(!\s_XREG~823_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2732 .extended_lut = "on";
defparam \s_XREG~2732 .lut_mask = 64'h195D1919195D5D5D;
defparam \s_XREG~2732 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \s_XREG~1858 (
// Equation(s):
// \s_XREG~1858_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2732_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2732_combout  & (((\s_XREG~951_q )))) # (\s_XREG~2732_combout  & (\s_XREG~983_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2732_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2732_combout  & (\s_XREG~1015_q )) # (\s_XREG~2732_combout  & ((\s_XREG~1047_q )))))) ) )

	.dataa(!\s_XREG~983_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1015_q ),
	.datad(!\s_XREG~2732_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1047_q ),
	.datag(!\s_XREG~951_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1858_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1858 .extended_lut = "on";
defparam \s_XREG~1858 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1858 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \s_XREG~2723 (
// Equation(s):
// \s_XREG~2723_combout  = ( \s_XREG~119_q  & ( \s_XREG~87_q  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & ((\r2_address[1]~input_o )))) # (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~151_q )) # (\r2_address[2]~input_o 
// ))) ) ) ) # ( !\s_XREG~119_q  & ( \s_XREG~87_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~151_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~119_q  & ( !\s_XREG~87_q  & ( (!\r2_address[2]~input_o  & 
// (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~151_q )))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~119_q  & ( !\s_XREG~87_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~151_q  & \r2_address[1]~input_o )) 
// # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~151_q ),
	.datad(!\r2_address[1]~input_o ),
	.datae(!\s_XREG~119_q ),
	.dataf(!\s_XREG~87_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2723 .extended_lut = "off";
defparam \s_XREG~2723 .lut_mask = 64'h1115119D5515559D;
defparam \s_XREG~2723 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \s_XREG~1846 (
// Equation(s):
// \s_XREG~1846_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2723_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2723_combout  & (\s_XREG~183_q )) # (\s_XREG~2723_combout  & ((\s_XREG~215_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2723_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2723_combout  & (((\s_XREG~247_q )))) # (\s_XREG~2723_combout  & (\s_XREG~279_q )))) ) )

	.dataa(!\s_XREG~279_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~247_q ),
	.datad(!\s_XREG~2723_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~215_q ),
	.datag(!\s_XREG~183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1846 .extended_lut = "on";
defparam \s_XREG~1846 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1846 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N6
cyclonev_lcell_comb \r2~56 (
// Equation(s):
// \r2~56_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (((\s_XREG~1846_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1850_combout )))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1854_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1858_combout )))))) ) )

	.dataa(!\s_XREG~1850_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1854_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1858_combout ),
	.datag(!\s_XREG~1846_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~56 .extended_lut = "on";
defparam \r2~56 .lut_mask = 64'h1D000C001D003F00;
defparam \r2~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \s_XREG~2737 (
// Equation(s):
// \s_XREG~2737_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~312_q )) # (\r2_address[0]~input_o  & ((\s_XREG~344_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (((\s_XREG~376_q )))) # (\r2_address[0]~input_o  & (\s_XREG~408_q )))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~408_q ),
	.datac(!\s_XREG~376_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~344_q ),
	.datag(!\s_XREG~312_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2737 .extended_lut = "on";
defparam \s_XREG~2737 .lut_mask = 64'h0A550A770AFF0A77;
defparam \s_XREG~2737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \s_XREG~1866 (
// Equation(s):
// \s_XREG~1866_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2737_combout  & (((\s_XREG~440_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2737_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~472_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2737_combout  & (((\s_XREG~504_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2737_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~536_q ))) ) )

	.dataa(!\s_XREG~2737_combout ),
	.datab(!\s_XREG~536_q ),
	.datac(!\s_XREG~504_q ),
	.datad(!\s_XREG~472_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~440_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1866_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1866 .extended_lut = "on";
defparam \s_XREG~1866 .lut_mask = 64'h555555550A5F1B1B;
defparam \s_XREG~1866 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \s_XREG~2741 (
// Equation(s):
// \s_XREG~2741_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~568_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~600_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~632_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~664_q ))) ) )

	.dataa(!\s_XREG~664_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~632_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~600_q ),
	.datag(!\s_XREG~568_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2741 .extended_lut = "on";
defparam \s_XREG~2741 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2741 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N39
cyclonev_lcell_comb \s_XREG~1870 (
// Equation(s):
// \s_XREG~1870_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2741_combout  & (((\s_XREG~696_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2741_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~728_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2741_combout  & (\s_XREG~760_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2741_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~792_q ))))) ) )

	.dataa(!\s_XREG~728_q ),
	.datab(!\s_XREG~2741_combout ),
	.datac(!\s_XREG~760_q ),
	.datad(!\s_XREG~792_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~696_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1870_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1870 .extended_lut = "on";
defparam \s_XREG~1870 .lut_mask = 64'h333333331D1D0C3F;
defparam \s_XREG~1870 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \s_XREG~2745 (
// Equation(s):
// \s_XREG~2745_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~824_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~856_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~888_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~920_q ))) ) )

	.dataa(!\s_XREG~920_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~888_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~856_q ),
	.datag(!\s_XREG~824_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2745 .extended_lut = "on";
defparam \s_XREG~2745 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2745 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N36
cyclonev_lcell_comb \s_XREG~1874 (
// Equation(s):
// \s_XREG~1874_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2745_combout  & (\r2_address[2]~input_o  & (\s_XREG~952_q ))) # (\s_XREG~2745_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~984_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2745_combout  & (\r2_address[2]~input_o  & (\s_XREG~1016_q ))) # (\s_XREG~2745_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~1048_q ))))) ) )

	.dataa(!\s_XREG~2745_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1016_q ),
	.datad(!\s_XREG~1048_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~984_q ),
	.datag(!\s_XREG~952_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1874_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1874 .extended_lut = "on";
defparam \s_XREG~1874 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1874 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \s_XREG~2736 (
// Equation(s):
// \s_XREG~2736_combout  = ( \s_XREG~120_q  & ( \s_XREG~88_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o )) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~152_q ))))) # (\r2_address[2]~input_o  & 
// (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~120_q  & ( \s_XREG~88_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~152_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~120_q  & ( !\s_XREG~88_q  & ( 
// (!\r2_address[2]~input_o  & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~152_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~120_q  & ( !\s_XREG~88_q  & ( (\r2_address[0]~input_o  & 
// (((\r2_address[1]~input_o  & \s_XREG~152_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~152_q ),
	.datae(!\s_XREG~120_q ),
	.dataf(!\s_XREG~88_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2736 .extended_lut = "off";
defparam \s_XREG~2736 .lut_mask = 64'h050725270D0F2D2F;
defparam \s_XREG~2736 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N33
cyclonev_lcell_comb \s_XREG~1862 (
// Equation(s):
// \s_XREG~1862_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2736_combout  & (((\s_XREG~184_q  & \r2_address[2]~input_o )))) # (\s_XREG~2736_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~216_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2736_combout  & (((\s_XREG~248_q  & \r2_address[2]~input_o )))) # (\s_XREG~2736_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~280_q )))) ) )

	.dataa(!\s_XREG~216_q ),
	.datab(!\s_XREG~280_q ),
	.datac(!\s_XREG~248_q ),
	.datad(!\s_XREG~2736_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~184_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1862_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1862 .extended_lut = "on";
defparam \s_XREG~1862 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~1862 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \r2~52 (
// Equation(s):
// \r2~52_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (((\s_XREG~1862_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1866_combout )))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1870_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1874_combout )))))) ) )

	.dataa(!\s_XREG~1866_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1870_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1874_combout ),
	.datag(!\s_XREG~1862_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~52 .extended_lut = "on";
defparam \r2~52 .lut_mask = 64'h0C440C000C440CCC;
defparam \r2~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \s_XREG~2758 (
// Equation(s):
// \s_XREG~2758_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~825_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~857_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~889_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~921_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~857_q ),
	.datac(!\s_XREG~889_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~921_q ),
	.datag(!\s_XREG~825_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2758 .extended_lut = "on";
defparam \s_XREG~2758 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2758 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \s_XREG~1890 (
// Equation(s):
// \s_XREG~1890_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2758_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2758_combout  & (\s_XREG~953_q )) # (\s_XREG~2758_combout  & ((\s_XREG~985_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2758_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2758_combout  & (((\s_XREG~1017_q )))) # (\s_XREG~2758_combout  & (\s_XREG~1049_q )))) ) )

	.dataa(!\s_XREG~1049_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1017_q ),
	.datad(!\s_XREG~2758_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~985_q ),
	.datag(!\s_XREG~953_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1890 .extended_lut = "on";
defparam \s_XREG~1890 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1890 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N6
cyclonev_lcell_comb \s_XREG~2754 (
// Equation(s):
// \s_XREG~2754_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~569_q )) # (\r2_address[0]~input_o  & ((\s_XREG~601_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~633_q ))) # (\r2_address[0]~input_o  & (\s_XREG~665_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~665_q ),
	.datac(!\s_XREG~633_q ),
	.datad(!\s_XREG~601_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~569_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2754 .extended_lut = "on";
defparam \s_XREG~2754 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \s_XREG~2754 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \s_XREG~1886 (
// Equation(s):
// \s_XREG~1886_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2754_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2754_combout  & (\s_XREG~697_q )) # (\s_XREG~2754_combout  & ((\s_XREG~729_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2754_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2754_combout  & (((\s_XREG~761_q )))) # (\s_XREG~2754_combout  & (\s_XREG~793_q )))) ) )

	.dataa(!\s_XREG~793_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~761_q ),
	.datad(!\s_XREG~2754_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~729_q ),
	.datag(!\s_XREG~697_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1886 .extended_lut = "on";
defparam \s_XREG~1886 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1886 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \s_XREG~2750 (
// Equation(s):
// \s_XREG~2750_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~313_q )) # (\r2_address[0]~input_o  & (((\s_XREG~345_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~377_q )) # (\r2_address[0]~input_o  & (((\s_XREG~409_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~377_q ),
	.datad(!\s_XREG~345_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~409_q ),
	.datag(!\s_XREG~313_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2750 .extended_lut = "on";
defparam \s_XREG~2750 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \s_XREG~1882 (
// Equation(s):
// \s_XREG~1882_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2750_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2750_combout  & ((\s_XREG~441_q ))) # (\s_XREG~2750_combout  & (\s_XREG~473_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2750_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2750_combout  & ((\s_XREG~505_q ))) # (\s_XREG~2750_combout  & (\s_XREG~537_q ))))) ) )

	.dataa(!\s_XREG~537_q ),
	.datab(!\s_XREG~473_q ),
	.datac(!\s_XREG~505_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2750_combout ),
	.datag(!\s_XREG~441_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1882 .extended_lut = "on";
defparam \s_XREG~1882 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1882 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \s_XREG~2749 (
// Equation(s):
// \s_XREG~2749_combout  = ( \s_XREG~121_q  & ( \s_XREG~89_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\r2_address[2]~input_o )) # (\s_XREG~153_q 
// ))) ) ) ) # ( !\s_XREG~121_q  & ( \s_XREG~89_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\r2_address[2]~input_o )) # (\s_XREG~153_q ))) ) ) ) # ( \s_XREG~121_q  & ( !\s_XREG~89_q  & ( (!\r2_address[2]~input_o  & 
// (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~153_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~121_q  & ( !\s_XREG~89_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~153_q  & \r2_address[1]~input_o 
// )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~153_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~121_q ),
	.dataf(!\s_XREG~89_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2749 .extended_lut = "off";
defparam \s_XREG~2749 .lut_mask = 64'h01330D3331333D33;
defparam \s_XREG~2749 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \s_XREG~1878 (
// Equation(s):
// \s_XREG~1878_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2749_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2749_combout  & ((\s_XREG~185_q ))) # (\s_XREG~2749_combout  & (\s_XREG~217_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2749_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2749_combout  & (\s_XREG~249_q )) # (\s_XREG~2749_combout  & ((\s_XREG~281_q )))))) ) )

	.dataa(!\s_XREG~217_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~249_q ),
	.datad(!\s_XREG~281_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2749_combout ),
	.datag(!\s_XREG~185_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1878_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1878 .extended_lut = "on";
defparam \s_XREG~1878 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1878 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N0
cyclonev_lcell_comb \r2~48 (
// Equation(s):
// \r2~48_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & (((!\r2_address[3]~input_o  & (\s_XREG~1878_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1882_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// (((!\r2_address[3]~input_o  & ((\s_XREG~1886_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1890_combout ))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\s_XREG~1890_combout ),
	.datac(!\s_XREG~1886_combout ),
	.datad(!\s_XREG~1882_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\r2_address[3]~input_o ),
	.datag(!\s_XREG~1878_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~48 .extended_lut = "on";
defparam \r2~48 .lut_mask = 64'h0A0A0A0A00AA2222;
defparam \r2~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \s_XREG~2763 (
// Equation(s):
// \s_XREG~2763_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~314_q  & ((!\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\s_XREG~346_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~378_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~410_q ))) ) )

	.dataa(!\s_XREG~410_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~378_q ),
	.datad(!\s_XREG~346_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~314_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2763 .extended_lut = "on";
defparam \s_XREG~2763 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \s_XREG~1898 (
// Equation(s):
// \s_XREG~1898_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2763_combout  & (((\s_XREG~442_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2763_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~474_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2763_combout  & (((\s_XREG~506_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2763_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~538_q ))) ) )

	.dataa(!\s_XREG~2763_combout ),
	.datab(!\s_XREG~538_q ),
	.datac(!\s_XREG~506_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~474_q ),
	.datag(!\s_XREG~442_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1898 .extended_lut = "on";
defparam \s_XREG~1898 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~1898 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N48
cyclonev_lcell_comb \s_XREG~2767 (
// Equation(s):
// \s_XREG~2767_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~570_q )) # (\r2_address[0]~input_o  & ((\s_XREG~602_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~634_q ))) # (\r2_address[0]~input_o  & (\s_XREG~666_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~666_q ),
	.datac(!\s_XREG~634_q ),
	.datad(!\s_XREG~602_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~570_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2767 .extended_lut = "on";
defparam \s_XREG~2767 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \s_XREG~2767 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N30
cyclonev_lcell_comb \s_XREG~1902 (
// Equation(s):
// \s_XREG~1902_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2767_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2767_combout  & (\s_XREG~698_q )) # (\s_XREG~2767_combout  & ((\s_XREG~730_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2767_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2767_combout  & ((\s_XREG~762_q ))) # (\s_XREG~2767_combout  & (\s_XREG~794_q ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~794_q ),
	.datac(!\s_XREG~762_q ),
	.datad(!\s_XREG~730_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2767_combout ),
	.datag(!\s_XREG~698_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1902 .extended_lut = "on";
defparam \s_XREG~1902 .lut_mask = 64'h05050505AAFFBBBB;
defparam \s_XREG~1902 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N0
cyclonev_lcell_comb \s_XREG~2771 (
// Equation(s):
// \s_XREG~2771_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~826_q )) # (\r2_address[0]~input_o  & (((\s_XREG~858_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~890_q )) # (\r2_address[0]~input_o  & (((\s_XREG~922_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~890_q ),
	.datad(!\s_XREG~858_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~922_q ),
	.datag(!\s_XREG~826_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2771 .extended_lut = "on";
defparam \s_XREG~2771 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N42
cyclonev_lcell_comb \s_XREG~1906 (
// Equation(s):
// \s_XREG~1906_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2771_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2771_combout  & (\s_XREG~954_q )) # (\s_XREG~2771_combout  & ((\s_XREG~986_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2771_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2771_combout  & (((\s_XREG~1018_q )))) # (\s_XREG~2771_combout  & (\s_XREG~1050_q )))) ) )

	.dataa(!\s_XREG~1050_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1018_q ),
	.datad(!\s_XREG~2771_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~986_q ),
	.datag(!\s_XREG~954_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1906 .extended_lut = "on";
defparam \s_XREG~1906 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1906 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \s_XREG~2762 (
// Equation(s):
// \s_XREG~2762_combout  = ( \s_XREG~122_q  & ( \s_XREG~154_q  & ( (!\r2_address[2]~input_o  & (((\s_XREG~90_q  & \r2_address[0]~input_o )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~122_q  & 
// ( \s_XREG~154_q  & ( (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\s_XREG~90_q )) # (\r2_address[1]~input_o ))) ) ) ) # ( \s_XREG~122_q  & ( !\s_XREG~154_q  & ( (!\r2_address[1]~input_o  & (\r2_address[0]~input_o  & ((\r2_address[2]~input_o ) 
// # (\s_XREG~90_q )))) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o  $ (\r2_address[2]~input_o )))) ) ) ) # ( !\s_XREG~122_q  & ( !\s_XREG~154_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o  & \s_XREG~90_q )) # 
// (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[1]~input_o ),
	.datab(!\s_XREG~90_q ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~122_q ),
	.dataf(!\s_XREG~154_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2762 .extended_lut = "off";
defparam \s_XREG~2762 .lut_mask = 64'h020F520F070F570F;
defparam \s_XREG~2762 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \s_XREG~1894 (
// Equation(s):
// \s_XREG~1894_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2762_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2762_combout  & ((\s_XREG~186_q ))) # (\s_XREG~2762_combout  & (\s_XREG~218_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2762_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2762_combout  & (\s_XREG~250_q )) # (\s_XREG~2762_combout  & ((\s_XREG~282_q )))))) ) )

	.dataa(!\s_XREG~218_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~250_q ),
	.datad(!\s_XREG~282_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2762_combout ),
	.datag(!\s_XREG~186_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1894 .extended_lut = "on";
defparam \s_XREG~1894 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1894 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N48
cyclonev_lcell_comb \r2~44 (
// Equation(s):
// \r2~44_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (((\s_XREG~1894_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1898_combout )))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1902_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1906_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\s_XREG~1898_combout ),
	.datac(!\s_XREG~1902_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1906_combout ),
	.datag(!\s_XREG~1894_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~44 .extended_lut = "on";
defparam \r2~44 .lut_mask = 64'h1B000A001B005F00;
defparam \r2~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \s_XREG~2780 (
// Equation(s):
// \s_XREG~2780_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~571_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~603_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~635_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~667_q ))) ) )

	.dataa(!\s_XREG~667_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~635_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~603_q ),
	.datag(!\s_XREG~571_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2780 .extended_lut = "on";
defparam \s_XREG~2780 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2780 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N12
cyclonev_lcell_comb \s_XREG~1918 (
// Equation(s):
// \s_XREG~1918_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2780_combout  & (\s_XREG~699_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2780_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~731_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2780_combout  & (((\s_XREG~763_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2780_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~795_q ))) ) )

	.dataa(!\s_XREG~795_q ),
	.datab(!\s_XREG~2780_combout ),
	.datac(!\s_XREG~763_q ),
	.datad(!\s_XREG~731_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~699_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1918_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1918 .extended_lut = "on";
defparam \s_XREG~1918 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~1918 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \s_XREG~2776 (
// Equation(s):
// \s_XREG~2776_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~315_q )) # (\r2_address[0]~input_o  & (((\s_XREG~347_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~379_q )) # (\r2_address[0]~input_o  & (((\s_XREG~411_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~379_q ),
	.datad(!\s_XREG~347_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~411_q ),
	.datag(!\s_XREG~315_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2776 .extended_lut = "on";
defparam \s_XREG~2776 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \s_XREG~1914 (
// Equation(s):
// \s_XREG~1914_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2776_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2776_combout  & ((\s_XREG~443_q ))) # (\s_XREG~2776_combout  & (\s_XREG~475_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2776_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2776_combout  & ((\s_XREG~507_q ))) # (\s_XREG~2776_combout  & (\s_XREG~539_q ))))) ) )

	.dataa(!\s_XREG~539_q ),
	.datab(!\s_XREG~475_q ),
	.datac(!\s_XREG~507_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2776_combout ),
	.datag(!\s_XREG~443_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1914 .extended_lut = "on";
defparam \s_XREG~1914 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~1914 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N48
cyclonev_lcell_comb \s_XREG~2784 (
// Equation(s):
// \s_XREG~2784_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~827_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~859_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~891_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~923_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~891_q ),
	.datad(!\s_XREG~923_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~859_q ),
	.datag(!\s_XREG~827_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2784 .extended_lut = "on";
defparam \s_XREG~2784 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \s_XREG~1922 (
// Equation(s):
// \s_XREG~1922_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2784_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2784_combout  & ((\s_XREG~955_q ))) # (\s_XREG~2784_combout  & (\s_XREG~987_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2784_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2784_combout  & ((\s_XREG~1019_q ))) # (\s_XREG~2784_combout  & (\s_XREG~1051_q ))))) ) )

	.dataa(!\s_XREG~987_q ),
	.datab(!\s_XREG~1051_q ),
	.datac(!\s_XREG~1019_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2784_combout ),
	.datag(!\s_XREG~955_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1922_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1922 .extended_lut = "on";
defparam \s_XREG~1922 .lut_mask = 64'h000F000FFF55FF33;
defparam \s_XREG~1922 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \s_XREG~2775 (
// Equation(s):
// \s_XREG~2775_combout  = ( \s_XREG~123_q  & ( \s_XREG~91_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & ((\r2_address[0]~input_o ))) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~155_q ))))) # (\r2_address[2]~input_o  
// & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~123_q  & ( \s_XREG~91_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~155_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~123_q  & ( !\s_XREG~91_q  & ( 
// (!\r2_address[2]~input_o  & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~155_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~123_q  & ( !\s_XREG~91_q  & ( (\r2_address[0]~input_o  & 
// (((\r2_address[1]~input_o  & \s_XREG~155_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\s_XREG~155_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\s_XREG~123_q ),
	.dataf(!\s_XREG~91_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2775 .extended_lut = "off";
defparam \s_XREG~2775 .lut_mask = 64'h0057225700DF22DF;
defparam \s_XREG~2775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \s_XREG~1910 (
// Equation(s):
// \s_XREG~1910_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2775_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2775_combout  & (\s_XREG~187_q )) # (\s_XREG~2775_combout  & ((\s_XREG~219_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2775_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2775_combout  & ((\s_XREG~251_q ))) # (\s_XREG~2775_combout  & (\s_XREG~283_q ))))) ) )

	.dataa(!\s_XREG~283_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~251_q ),
	.datad(!\s_XREG~219_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2775_combout ),
	.datag(!\s_XREG~187_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1910 .extended_lut = "on";
defparam \s_XREG~1910 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1910 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N42
cyclonev_lcell_comb \r2~40 (
// Equation(s):
// \r2~40_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1910_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1914_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1918_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1922_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1918_combout ),
	.datad(!\s_XREG~1914_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1922_combout ),
	.datag(!\s_XREG~1910_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~40 .extended_lut = "on";
defparam \r2~40 .lut_mask = 64'h084C0808084C4C4C;
defparam \r2~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \s_XREG~2793 (
// Equation(s):
// \s_XREG~2793_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~572_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~604_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~636_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~668_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~604_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~636_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~668_q ),
	.datag(!\s_XREG~572_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2793 .extended_lut = "on";
defparam \s_XREG~2793 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2793 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \s_XREG~1934 (
// Equation(s):
// \s_XREG~1934_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2793_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2793_combout  & (\s_XREG~700_q )) # (\s_XREG~2793_combout  & ((\s_XREG~732_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2793_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2793_combout  & (((\s_XREG~764_q )))) # (\s_XREG~2793_combout  & (\s_XREG~796_q )))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~796_q ),
	.datac(!\s_XREG~764_q ),
	.datad(!\s_XREG~2793_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~732_q ),
	.datag(!\s_XREG~700_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1934_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1934 .extended_lut = "on";
defparam \s_XREG~1934 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1934 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N6
cyclonev_lcell_comb \s_XREG~2797 (
// Equation(s):
// \s_XREG~2797_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~828_q )) # (\r2_address[0]~input_o  & (((\s_XREG~860_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~892_q )) # (\r2_address[0]~input_o  & (((\s_XREG~924_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~892_q ),
	.datad(!\s_XREG~860_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~924_q ),
	.datag(!\s_XREG~828_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2797 .extended_lut = "on";
defparam \s_XREG~2797 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2797 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \s_XREG~1938 (
// Equation(s):
// \s_XREG~1938_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2797_combout  & (((\s_XREG~956_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2797_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~988_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2797_combout  & (\s_XREG~1020_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2797_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~1052_q ))))) ) )

	.dataa(!\s_XREG~988_q ),
	.datab(!\s_XREG~2797_combout ),
	.datac(!\s_XREG~1020_q ),
	.datad(!\s_XREG~1052_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~956_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1938_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1938 .extended_lut = "on";
defparam \s_XREG~1938 .lut_mask = 64'h333333331D1D0C3F;
defparam \s_XREG~1938 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \s_XREG~2789 (
// Equation(s):
// \s_XREG~2789_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~316_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~348_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~380_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~412_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~348_q ),
	.datac(!\s_XREG~380_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~412_q ),
	.datag(!\s_XREG~316_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2789 .extended_lut = "on";
defparam \s_XREG~2789 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2789 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \s_XREG~1930 (
// Equation(s):
// \s_XREG~1930_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2789_combout  & (\r2_address[2]~input_o  & (\s_XREG~444_q ))) # (\s_XREG~2789_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~476_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2789_combout  & (\r2_address[2]~input_o  & (\s_XREG~508_q ))) # (\s_XREG~2789_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~540_q ))))) ) )

	.dataa(!\s_XREG~2789_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~508_q ),
	.datad(!\s_XREG~476_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~540_q ),
	.datag(!\s_XREG~444_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1930_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1930 .extended_lut = "on";
defparam \s_XREG~1930 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1930 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \s_XREG~2788 (
// Equation(s):
// \s_XREG~2788_combout  = ( \s_XREG~124_q  & ( \s_XREG~156_q  & ( (!\r2_address[2]~input_o  & (((\s_XREG~92_q  & \r2_address[0]~input_o )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~124_q  & 
// ( \s_XREG~156_q  & ( (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\r2_address[1]~input_o )) # (\s_XREG~92_q ))) ) ) ) # ( \s_XREG~124_q  & ( !\s_XREG~156_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o 
// )))) # (\r2_address[0]~input_o  & (((\s_XREG~92_q  & !\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( !\s_XREG~124_q  & ( !\s_XREG~156_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~92_q  & !\r2_address[1]~input_o )) # 
// (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~92_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~124_q ),
	.dataf(!\s_XREG~156_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2788 .extended_lut = "off";
defparam \s_XREG~2788 .lut_mask = 64'h10331C3313331F33;
defparam \s_XREG~2788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \s_XREG~1926 (
// Equation(s):
// \s_XREG~1926_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2788_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2788_combout  & (((\s_XREG~188_q )))) # (\s_XREG~2788_combout  & (\s_XREG~220_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2788_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2788_combout  & (\s_XREG~252_q )) # (\s_XREG~2788_combout  & ((\s_XREG~284_q )))))) ) )

	.dataa(!\s_XREG~220_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~252_q ),
	.datad(!\s_XREG~2788_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~284_q ),
	.datag(!\s_XREG~188_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1926_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1926 .extended_lut = "on";
defparam \s_XREG~1926 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1926 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N6
cyclonev_lcell_comb \r2~36 (
// Equation(s):
// \r2~36_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1926_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1930_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1934_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~1938_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1934_combout ),
	.datad(!\s_XREG~1938_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1930_combout ),
	.datag(!\s_XREG~1926_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~36 .extended_lut = "on";
defparam \r2~36 .lut_mask = 64'h0808082A2A2A082A;
defparam \r2~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \s_XREG~2802 (
// Equation(s):
// \s_XREG~2802_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~317_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~349_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~381_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~413_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~349_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~381_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~413_q ),
	.datag(!\s_XREG~317_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2802 .extended_lut = "on";
defparam \s_XREG~2802 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2802 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \s_XREG~1946 (
// Equation(s):
// \s_XREG~1946_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2802_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2802_combout  & (\s_XREG~445_q )) # (\s_XREG~2802_combout  & ((\s_XREG~477_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2802_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2802_combout  & ((\s_XREG~509_q ))) # (\s_XREG~2802_combout  & (\s_XREG~541_q ))))) ) )

	.dataa(!\s_XREG~541_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~509_q ),
	.datad(!\s_XREG~477_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2802_combout ),
	.datag(!\s_XREG~445_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1946_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1946 .extended_lut = "on";
defparam \s_XREG~1946 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1946 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \s_XREG~2806 (
// Equation(s):
// \s_XREG~2806_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~573_q )) # (\r2_address[0]~input_o  & ((\s_XREG~605_q ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~637_q ))) # (\r2_address[0]~input_o  & (\s_XREG~669_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~669_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~637_q ),
	.datad(!\s_XREG~605_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~573_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2806 .extended_lut = "on";
defparam \s_XREG~2806 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \s_XREG~2806 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N42
cyclonev_lcell_comb \s_XREG~1950 (
// Equation(s):
// \s_XREG~1950_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2806_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2806_combout  & ((\s_XREG~701_q ))) # (\s_XREG~2806_combout  & (\s_XREG~733_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2806_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2806_combout  & (\s_XREG~765_q )) # (\s_XREG~2806_combout  & ((\s_XREG~797_q )))))) ) )

	.dataa(!\s_XREG~733_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~765_q ),
	.datad(!\s_XREG~797_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2806_combout ),
	.datag(!\s_XREG~701_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1950_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1950 .extended_lut = "on";
defparam \s_XREG~1950 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1950 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \s_XREG~2810 (
// Equation(s):
// \s_XREG~2810_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~829_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~861_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~893_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~925_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~861_q ),
	.datac(!\s_XREG~893_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~925_q ),
	.datag(!\s_XREG~829_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2810 .extended_lut = "on";
defparam \s_XREG~2810 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2810 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \s_XREG~1954 (
// Equation(s):
// \s_XREG~1954_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2810_combout  & (((\s_XREG~957_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2810_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~989_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2810_combout  & (((\s_XREG~1021_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2810_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~1053_q ))))) ) )

	.dataa(!\s_XREG~2810_combout ),
	.datab(!\s_XREG~989_q ),
	.datac(!\s_XREG~1021_q ),
	.datad(!\s_XREG~1053_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~957_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1954_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1954 .extended_lut = "on";
defparam \s_XREG~1954 .lut_mask = 64'h555555551B1B0A5F;
defparam \s_XREG~1954 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \s_XREG~2801 (
// Equation(s):
// \s_XREG~2801_combout  = ( \s_XREG~125_q  & ( \s_XREG~157_q  & ( (!\r2_address[2]~input_o  & (((\s_XREG~93_q  & \r2_address[0]~input_o )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~125_q  & 
// ( \s_XREG~157_q  & ( (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\r2_address[1]~input_o )) # (\s_XREG~93_q ))) ) ) ) # ( \s_XREG~125_q  & ( !\s_XREG~157_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o 
// )))) # (\r2_address[0]~input_o  & (((\s_XREG~93_q  & !\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( !\s_XREG~125_q  & ( !\s_XREG~157_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~93_q  & !\r2_address[1]~input_o )) # 
// (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~93_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~125_q ),
	.dataf(!\s_XREG~157_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2801 .extended_lut = "off";
defparam \s_XREG~2801 .lut_mask = 64'h10331C3313331F33;
defparam \s_XREG~2801 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \s_XREG~1942 (
// Equation(s):
// \s_XREG~1942_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2801_combout  & (\r2_address[2]~input_o  & (\s_XREG~189_q ))) # (\s_XREG~2801_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~221_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2801_combout  & (\r2_address[2]~input_o  & (\s_XREG~253_q ))) # (\s_XREG~2801_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~285_q ))))) ) )

	.dataa(!\s_XREG~2801_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~253_q ),
	.datad(!\s_XREG~285_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~221_q ),
	.datag(!\s_XREG~189_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1942_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1942 .extended_lut = "on";
defparam \s_XREG~1942 .lut_mask = 64'h4646465757574657;
defparam \s_XREG~1942 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N30
cyclonev_lcell_comb \r2~32 (
// Equation(s):
// \r2~32_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & ((\s_XREG~1942_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~1946_combout ))))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1950_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1954_combout )))))) ) )

	.dataa(!\s_XREG~1946_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~1950_combout ),
	.datad(!\s_XREG~1954_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\s_XREG~1942_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~32 .extended_lut = "on";
defparam \r2~32 .lut_mask = 64'h1D1D0C3F00000000;
defparam \r2~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \s_XREG~2823 (
// Equation(s):
// \s_XREG~2823_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~830_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~862_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~894_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~926_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~862_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~894_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~926_q ),
	.datag(!\s_XREG~830_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2823_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2823 .extended_lut = "on";
defparam \s_XREG~2823 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2823 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \s_XREG~1970 (
// Equation(s):
// \s_XREG~1970_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2823_combout  & (((\s_XREG~958_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2823_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~990_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2823_combout  & (((\s_XREG~1022_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2823_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~1054_q ))))) ) )

	.dataa(!\s_XREG~2823_combout ),
	.datab(!\s_XREG~990_q ),
	.datac(!\s_XREG~1022_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1054_q ),
	.datag(!\s_XREG~958_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1970_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1970 .extended_lut = "on";
defparam \s_XREG~1970 .lut_mask = 64'h551B550A551B555F;
defparam \s_XREG~1970 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N54
cyclonev_lcell_comb \s_XREG~2819 (
// Equation(s):
// \s_XREG~2819_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~574_q  & ((!\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\s_XREG~606_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~638_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~670_q ))) ) )

	.dataa(!\s_XREG~670_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~638_q ),
	.datad(!\s_XREG~606_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~574_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2819 .extended_lut = "on";
defparam \s_XREG~2819 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2819 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \s_XREG~1966 (
// Equation(s):
// \s_XREG~1966_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2819_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2819_combout  & (\s_XREG~702_q )) # (\s_XREG~2819_combout  & ((\s_XREG~734_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2819_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2819_combout  & (((\s_XREG~766_q )))) # (\s_XREG~2819_combout  & (\s_XREG~798_q )))) ) )

	.dataa(!\s_XREG~798_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~766_q ),
	.datad(!\s_XREG~2819_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~734_q ),
	.datag(!\s_XREG~702_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1966_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1966 .extended_lut = "on";
defparam \s_XREG~1966 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \s_XREG~1966 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N42
cyclonev_lcell_comb \s_XREG~2815 (
// Equation(s):
// \s_XREG~2815_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~318_q ))) # (\r2_address[0]~input_o  & (\s_XREG~350_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~382_q )) # (\r2_address[0]~input_o  & ((\s_XREG~414_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~350_q ),
	.datac(!\s_XREG~382_q ),
	.datad(!\s_XREG~414_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~318_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2815 .extended_lut = "on";
defparam \s_XREG~2815 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \s_XREG~2815 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \s_XREG~1962 (
// Equation(s):
// \s_XREG~1962_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2815_combout  & (\r2_address[2]~input_o  & (\s_XREG~446_q ))) # (\s_XREG~2815_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~478_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2815_combout  & (\r2_address[2]~input_o  & (\s_XREG~510_q ))) # (\s_XREG~2815_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~542_q ))))) ) )

	.dataa(!\s_XREG~2815_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~510_q ),
	.datad(!\s_XREG~478_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~542_q ),
	.datag(!\s_XREG~446_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1962_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1962 .extended_lut = "on";
defparam \s_XREG~1962 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~1962 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \s_XREG~2814 (
// Equation(s):
// \s_XREG~2814_combout  = ( \s_XREG~126_q  & ( \s_XREG~94_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\r2_address[2]~input_o )) # (\s_XREG~158_q 
// ))) ) ) ) # ( !\s_XREG~126_q  & ( \s_XREG~94_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\r2_address[2]~input_o )) # (\s_XREG~158_q ))) ) ) ) # ( \s_XREG~126_q  & ( !\s_XREG~94_q  & ( (!\r2_address[2]~input_o  & 
// (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~158_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~126_q  & ( !\s_XREG~94_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~158_q  & \r2_address[1]~input_o 
// )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~158_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~126_q ),
	.dataf(!\s_XREG~94_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2814 .extended_lut = "off";
defparam \s_XREG~2814 .lut_mask = 64'h01330D3331333D33;
defparam \s_XREG~2814 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N36
cyclonev_lcell_comb \s_XREG~1958 (
// Equation(s):
// \s_XREG~1958_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2814_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2814_combout  & (\s_XREG~190_q )) # (\s_XREG~2814_combout  & ((\s_XREG~222_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2814_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2814_combout  & (((\s_XREG~254_q )))) # (\s_XREG~2814_combout  & (\s_XREG~286_q )))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~286_q ),
	.datac(!\s_XREG~254_q ),
	.datad(!\s_XREG~2814_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~222_q ),
	.datag(!\s_XREG~190_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1958_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1958 .extended_lut = "on";
defparam \s_XREG~1958 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \s_XREG~1958 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N51
cyclonev_lcell_comb \r2~28 (
// Equation(s):
// \r2~28_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1958_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1962_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (((\s_XREG~1966_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1970_combout )))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\s_XREG~1970_combout ),
	.datac(!\s_XREG~1966_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1962_combout ),
	.datag(!\s_XREG~1958_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~28 .extended_lut = "on";
defparam \r2~28 .lut_mask = 64'h0A001B005F001B00;
defparam \r2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \s_XREG~2836 (
// Equation(s):
// \s_XREG~2836_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~831_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~863_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~895_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~927_q ))) ) )

	.dataa(!\s_XREG~927_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~895_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~863_q ),
	.datag(!\s_XREG~831_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2836 .extended_lut = "on";
defparam \s_XREG~2836 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2836 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \s_XREG~1986 (
// Equation(s):
// \s_XREG~1986_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2836_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2836_combout  & (\s_XREG~959_q )) # (\s_XREG~2836_combout  & (((\s_XREG~991_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2836_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2836_combout  & (\s_XREG~1023_q )) # (\s_XREG~2836_combout  & (((\s_XREG~1055_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2836_combout ),
	.datac(!\s_XREG~1023_q ),
	.datad(!\s_XREG~1055_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~991_q ),
	.datag(!\s_XREG~959_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1986_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1986 .extended_lut = "on";
defparam \s_XREG~1986 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~1986 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \s_XREG~2832 (
// Equation(s):
// \s_XREG~2832_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~575_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~607_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~639_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~671_q ))) ) )

	.dataa(!\s_XREG~671_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~639_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~607_q ),
	.datag(!\s_XREG~575_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2832_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2832 .extended_lut = "on";
defparam \s_XREG~2832 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2832 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \s_XREG~1982 (
// Equation(s):
// \s_XREG~1982_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2832_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2832_combout  & ((\s_XREG~703_q ))) # (\s_XREG~2832_combout  & (\s_XREG~735_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2832_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2832_combout  & (\s_XREG~767_q )) # (\s_XREG~2832_combout  & ((\s_XREG~799_q )))))) ) )

	.dataa(!\s_XREG~735_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~767_q ),
	.datad(!\s_XREG~799_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2832_combout ),
	.datag(!\s_XREG~703_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1982_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1982 .extended_lut = "on";
defparam \s_XREG~1982 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1982 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \s_XREG~2828 (
// Equation(s):
// \s_XREG~2828_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (((\s_XREG~319_q )))) # (\r2_address[0]~input_o  & (\s_XREG~351_q )))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~383_q )) # (\r2_address[0]~input_o  & ((\s_XREG~415_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~351_q ),
	.datac(!\s_XREG~383_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~415_q ),
	.datag(!\s_XREG~319_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2828 .extended_lut = "on";
defparam \s_XREG~2828 .lut_mask = 64'h0A770A550A770AFF;
defparam \s_XREG~2828 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \s_XREG~1978 (
// Equation(s):
// \s_XREG~1978_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2828_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2828_combout  & ((\s_XREG~447_q ))) # (\s_XREG~2828_combout  & (\s_XREG~479_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2828_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2828_combout  & (\s_XREG~511_q )) # (\s_XREG~2828_combout  & ((\s_XREG~543_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~479_q ),
	.datac(!\s_XREG~511_q ),
	.datad(!\s_XREG~543_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2828_combout ),
	.datag(!\s_XREG~447_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1978_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1978 .extended_lut = "on";
defparam \s_XREG~1978 .lut_mask = 64'h05050505BBBBAAFF;
defparam \s_XREG~1978 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \s_XREG~2827 (
// Equation(s):
// \s_XREG~2827_combout  = ( \s_XREG~127_q  & ( \s_XREG~159_q  & ( (!\r2_address[2]~input_o  & (((\r2_address[0]~input_o  & \s_XREG~95_q )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~127_q  & 
// ( \s_XREG~159_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~95_q ) # (\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~127_q  & ( !\s_XREG~159_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o  
// & \s_XREG~95_q )) # (\r2_address[1]~input_o  & (!\r2_address[0]~input_o )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~127_q  & ( !\s_XREG~159_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o  & 
// \s_XREG~95_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~95_q ),
	.datae(!\s_XREG~127_q ),
	.dataf(!\s_XREG~159_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2827_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2827 .extended_lut = "off";
defparam \s_XREG~2827 .lut_mask = 64'h050D252D070F272F;
defparam \s_XREG~2827 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N48
cyclonev_lcell_comb \s_XREG~1974 (
// Equation(s):
// \s_XREG~1974_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2827_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2827_combout  & ((\s_XREG~191_q ))) # (\s_XREG~2827_combout  & (\s_XREG~223_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2827_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2827_combout  & (\s_XREG~255_q )) # (\s_XREG~2827_combout  & ((\s_XREG~287_q )))))) ) )

	.dataa(!\s_XREG~223_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~255_q ),
	.datad(!\s_XREG~287_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2827_combout ),
	.datag(!\s_XREG~191_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1974_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1974 .extended_lut = "on";
defparam \s_XREG~1974 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~1974 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \r2~24 (
// Equation(s):
// \r2~24_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~1974_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~1978_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (((\s_XREG~1982_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1986_combout )))) ) )

	.dataa(!\s_XREG~1986_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~1982_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~1978_combout ),
	.datag(!\s_XREG~1974_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~24 .extended_lut = "on";
defparam \r2~24 .lut_mask = 64'h0C000C440CCC0C44;
defparam \r2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \s_XREG~2841 (
// Equation(s):
// \s_XREG~2841_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~320_q )) # (\r2_address[0]~input_o  & (((\s_XREG~352_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~384_q )) # (\r2_address[0]~input_o  & (((\s_XREG~416_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~384_q ),
	.datad(!\s_XREG~416_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~352_q ),
	.datag(!\s_XREG~320_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2841_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2841 .extended_lut = "on";
defparam \s_XREG~2841 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2841 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \s_XREG~1994 (
// Equation(s):
// \s_XREG~1994_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2841_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2841_combout  & (\s_XREG~448_q )) # (\s_XREG~2841_combout  & ((\s_XREG~480_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2841_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2841_combout  & ((\s_XREG~512_q ))) # (\s_XREG~2841_combout  & (\s_XREG~544_q ))))) ) )

	.dataa(!\s_XREG~544_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~512_q ),
	.datad(!\s_XREG~480_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2841_combout ),
	.datag(!\s_XREG~448_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1994_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1994 .extended_lut = "on";
defparam \s_XREG~1994 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1994 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \s_XREG~2845 (
// Equation(s):
// \s_XREG~2845_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~576_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~608_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~640_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~672_q ))) ) )

	.dataa(!\s_XREG~672_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~640_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~608_q ),
	.datag(!\s_XREG~576_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2845_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2845 .extended_lut = "on";
defparam \s_XREG~2845 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2845 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \s_XREG~1998 (
// Equation(s):
// \s_XREG~1998_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2845_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2845_combout  & (((\s_XREG~704_q )))) # (\s_XREG~2845_combout  & (\s_XREG~736_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2845_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2845_combout  & (\s_XREG~768_q )) # (\s_XREG~2845_combout  & ((\s_XREG~800_q )))))) ) )

	.dataa(!\s_XREG~736_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~768_q ),
	.datad(!\s_XREG~2845_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~800_q ),
	.datag(!\s_XREG~704_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1998_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1998 .extended_lut = "on";
defparam \s_XREG~1998 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~1998 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \s_XREG~2849 (
// Equation(s):
// \s_XREG~2849_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~832_q )) # (\r2_address[0]~input_o  & (((\s_XREG~864_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~896_q )) # (\r2_address[0]~input_o  & (((\s_XREG~928_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~896_q ),
	.datad(!\s_XREG~928_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~864_q ),
	.datag(!\s_XREG~832_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2849_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2849 .extended_lut = "on";
defparam \s_XREG~2849 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2849 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \s_XREG~2002 (
// Equation(s):
// \s_XREG~2002_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2849_combout  & (\s_XREG~960_q  & (\r2_address[2]~input_o ))) # (\s_XREG~2849_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~992_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2849_combout  & (((\s_XREG~1024_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2849_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~1056_q ))) ) )

	.dataa(!\s_XREG~1056_q ),
	.datab(!\s_XREG~2849_combout ),
	.datac(!\s_XREG~1024_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~992_q ),
	.datag(!\s_XREG~960_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2002_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2002 .extended_lut = "on";
defparam \s_XREG~2002 .lut_mask = 64'h330C331D333F331D;
defparam \s_XREG~2002 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \s_XREG~2840 (
// Equation(s):
// \s_XREG~2840_combout  = ( \s_XREG~128_q  & ( \s_XREG~96_q  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & ((\r2_address[1]~input_o )))) # (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~160_q )) # (\r2_address[2]~input_o 
// ))) ) ) ) # ( !\s_XREG~128_q  & ( \s_XREG~96_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~160_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~128_q  & ( !\s_XREG~96_q  & ( (!\r2_address[2]~input_o  & 
// (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~160_q )))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~128_q  & ( !\s_XREG~96_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~160_q  & \r2_address[1]~input_o )) 
// # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~160_q ),
	.datad(!\r2_address[1]~input_o ),
	.datae(!\s_XREG~128_q ),
	.dataf(!\s_XREG~96_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2840 .extended_lut = "off";
defparam \s_XREG~2840 .lut_mask = 64'h1115119D5515559D;
defparam \s_XREG~2840 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \s_XREG~1990 (
// Equation(s):
// \s_XREG~1990_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2840_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2840_combout  & (\s_XREG~192_q )) # (\s_XREG~2840_combout  & ((\s_XREG~224_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2840_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2840_combout  & ((\s_XREG~256_q ))) # (\s_XREG~2840_combout  & (\s_XREG~288_q ))))) ) )

	.dataa(!\s_XREG~288_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~256_q ),
	.datad(!\s_XREG~224_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2840_combout ),
	.datag(!\s_XREG~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~1990_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~1990 .extended_lut = "on";
defparam \s_XREG~1990 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~1990 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \r2~20 (
// Equation(s):
// \r2~20_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (((\s_XREG~1990_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~1994_combout )))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~1998_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~2002_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\s_XREG~1994_combout ),
	.datac(!\s_XREG~1998_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~2002_combout ),
	.datag(!\s_XREG~1990_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~20 .extended_lut = "on";
defparam \r2~20 .lut_mask = 64'h1B000A001B005F00;
defparam \r2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \s_XREG~2862 (
// Equation(s):
// \s_XREG~2862_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~833_q ))) # (\r2_address[0]~input_o  & (\s_XREG~865_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~897_q ))) # (\r2_address[0]~input_o  & (\s_XREG~929_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~929_q ),
	.datab(!\s_XREG~865_q ),
	.datac(!\s_XREG~897_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~833_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2862_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2862 .extended_lut = "on";
defparam \s_XREG~2862 .lut_mask = 64'h0F000F0033FF55FF;
defparam \s_XREG~2862 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \s_XREG~2018 (
// Equation(s):
// \s_XREG~2018_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2862_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2862_combout  & ((\s_XREG~961_q ))) # (\s_XREG~2862_combout  & (\s_XREG~993_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2862_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2862_combout  & (\s_XREG~1025_q )) # (\s_XREG~2862_combout  & ((\s_XREG~1057_q )))))) ) )

	.dataa(!\s_XREG~993_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1025_q ),
	.datad(!\s_XREG~1057_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2862_combout ),
	.datag(!\s_XREG~961_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2018_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2018 .extended_lut = "on";
defparam \s_XREG~2018 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~2018 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N48
cyclonev_lcell_comb \s_XREG~2858 (
// Equation(s):
// \s_XREG~2858_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~577_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~609_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~641_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~673_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~609_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~641_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~673_q ),
	.datag(!\s_XREG~577_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2858_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2858 .extended_lut = "on";
defparam \s_XREG~2858 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2858 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \s_XREG~2014 (
// Equation(s):
// \s_XREG~2014_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2858_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2858_combout  & ((\s_XREG~705_q ))) # (\s_XREG~2858_combout  & (\s_XREG~737_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2858_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2858_combout  & (\s_XREG~769_q )) # (\s_XREG~2858_combout  & ((\s_XREG~801_q )))))) ) )

	.dataa(!\s_XREG~737_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~769_q ),
	.datad(!\s_XREG~801_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2858_combout ),
	.datag(!\s_XREG~705_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2014_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2014 .extended_lut = "on";
defparam \s_XREG~2014 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~2014 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \s_XREG~2854 (
// Equation(s):
// \s_XREG~2854_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (((\s_XREG~321_q )))) # (\r2_address[0]~input_o  & (\s_XREG~353_q )))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~385_q )) # (\r2_address[0]~input_o  & ((\s_XREG~417_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~353_q ),
	.datac(!\s_XREG~385_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~417_q ),
	.datag(!\s_XREG~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2854 .extended_lut = "on";
defparam \s_XREG~2854 .lut_mask = 64'h0A770A550A770AFF;
defparam \s_XREG~2854 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \s_XREG~2010 (
// Equation(s):
// \s_XREG~2010_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2854_combout  & (((\s_XREG~449_q  & \r2_address[2]~input_o )))) # (\s_XREG~2854_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~481_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2854_combout  & (((\s_XREG~513_q  & \r2_address[2]~input_o )))) # (\s_XREG~2854_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~545_q )))) ) )

	.dataa(!\s_XREG~545_q ),
	.datab(!\s_XREG~481_q ),
	.datac(!\s_XREG~513_q ),
	.datad(!\s_XREG~2854_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2010_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2010 .extended_lut = "on";
defparam \s_XREG~2010 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~2010 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \s_XREG~2853 (
// Equation(s):
// \s_XREG~2853_combout  = ( \s_XREG~129_q  & ( \s_XREG~161_q  & ( (!\r2_address[2]~input_o  & (((\s_XREG~97_q  & \r2_address[0]~input_o )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~129_q  & 
// ( \s_XREG~161_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~97_q ) # (\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~129_q  & ( !\s_XREG~161_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\s_XREG~97_q  & 
// \r2_address[0]~input_o )) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~129_q  & ( !\s_XREG~161_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o  & 
// \s_XREG~97_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\s_XREG~97_q ),
	.datad(!\r2_address[0]~input_o ),
	.datae(!\s_XREG~129_q ),
	.dataf(!\s_XREG~161_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2853_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2853 .extended_lut = "off";
defparam \s_XREG~2853 .lut_mask = 64'h005D225D007F227F;
defparam \s_XREG~2853 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N12
cyclonev_lcell_comb \s_XREG~2006 (
// Equation(s):
// \s_XREG~2006_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2853_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2853_combout  & ((\s_XREG~193_q ))) # (\s_XREG~2853_combout  & (\s_XREG~225_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2853_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2853_combout  & (\s_XREG~257_q )) # (\s_XREG~2853_combout  & ((\s_XREG~289_q )))))) ) )

	.dataa(!\s_XREG~225_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~257_q ),
	.datad(!\s_XREG~289_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2853_combout ),
	.datag(!\s_XREG~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2006_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2006 .extended_lut = "on";
defparam \s_XREG~2006 .lut_mask = 64'h03030303DDDDCCFF;
defparam \s_XREG~2006 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \r2~16 (
// Equation(s):
// \r2~16_combout  = ( !\r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~2006_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~2010_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (((\s_XREG~2014_combout )))) # (\r2_address[3]~input_o  & (\s_XREG~2018_combout )))) ) )

	.dataa(!\s_XREG~2018_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~2014_combout ),
	.datad(!\r2_address[3]~input_o ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~2010_combout ),
	.datag(!\s_XREG~2006_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~16 .extended_lut = "on";
defparam \r2~16 .lut_mask = 64'h0C000C440CCC0C44;
defparam \r2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \s_XREG~2871 (
// Equation(s):
// \s_XREG~2871_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~578_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~610_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~642_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~674_q ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~674_q ),
	.datac(!\s_XREG~642_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~610_q ),
	.datag(!\s_XREG~578_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2871_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2871 .extended_lut = "on";
defparam \s_XREG~2871 .lut_mask = 64'h0A551B555F551B55;
defparam \s_XREG~2871 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N12
cyclonev_lcell_comb \s_XREG~2030 (
// Equation(s):
// \s_XREG~2030_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2871_combout  & (\s_XREG~706_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2871_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~738_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2871_combout  & (((\s_XREG~770_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2871_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~802_q ))) ) )

	.dataa(!\s_XREG~802_q ),
	.datab(!\s_XREG~2871_combout ),
	.datac(!\s_XREG~770_q ),
	.datad(!\s_XREG~738_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~706_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2030 .extended_lut = "on";
defparam \s_XREG~2030 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~2030 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \s_XREG~2875 (
// Equation(s):
// \s_XREG~2875_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~834_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~866_q ) # (\r2_address[2]~input_o ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~898_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~930_q ))) ) )

	.dataa(!\s_XREG~930_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~898_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~866_q ),
	.datag(!\s_XREG~834_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2875_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2875 .extended_lut = "on";
defparam \s_XREG~2875 .lut_mask = 64'h0C331D333F331D33;
defparam \s_XREG~2875 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \s_XREG~2034 (
// Equation(s):
// \s_XREG~2034_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2875_combout  & (((\s_XREG~962_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2875_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~994_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2875_combout  & (((\s_XREG~1026_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2875_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~1058_q ))))) ) )

	.dataa(!\s_XREG~2875_combout ),
	.datab(!\s_XREG~994_q ),
	.datac(!\s_XREG~1026_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1058_q ),
	.datag(!\s_XREG~962_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2034 .extended_lut = "on";
defparam \s_XREG~2034 .lut_mask = 64'h551B550A551B555F;
defparam \s_XREG~2034 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \s_XREG~2867 (
// Equation(s):
// \s_XREG~2867_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~322_q ))) # (\r2_address[0]~input_o  & (\s_XREG~354_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & ((\s_XREG~386_q ))) # (\r2_address[0]~input_o  & (\s_XREG~418_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~418_q ),
	.datab(!\s_XREG~354_q ),
	.datac(!\s_XREG~386_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2867 .extended_lut = "on";
defparam \s_XREG~2867 .lut_mask = 64'h0F000F0033FF55FF;
defparam \s_XREG~2867 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N45
cyclonev_lcell_comb \s_XREG~2026 (
// Equation(s):
// \s_XREG~2026_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2867_combout  & (((\s_XREG~450_q  & \r2_address[2]~input_o )))) # (\s_XREG~2867_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~482_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2867_combout  & (((\s_XREG~514_q  & \r2_address[2]~input_o )))) # (\s_XREG~2867_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~546_q )))) ) )

	.dataa(!\s_XREG~546_q ),
	.datab(!\s_XREG~482_q ),
	.datac(!\s_XREG~514_q ),
	.datad(!\s_XREG~2867_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2026 .extended_lut = "on";
defparam \s_XREG~2026 .lut_mask = 64'h00FF00FF0F330F55;
defparam \s_XREG~2026 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \s_XREG~2866 (
// Equation(s):
// \s_XREG~2866_combout  = ( \s_XREG~130_q  & ( \s_XREG~98_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o )) # (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~162_q ))))) # (\r2_address[2]~input_o  & 
// (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~130_q  & ( \s_XREG~98_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~162_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~130_q  & ( !\s_XREG~98_q  & ( 
// (!\r2_address[2]~input_o  & (\r2_address[1]~input_o  & ((!\r2_address[0]~input_o ) # (\s_XREG~162_q )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~130_q  & ( !\s_XREG~98_q  & ( (\r2_address[0]~input_o  & 
// (((\r2_address[1]~input_o  & \s_XREG~162_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~162_q ),
	.datae(!\s_XREG~130_q ),
	.dataf(!\s_XREG~98_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2866_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2866 .extended_lut = "off";
defparam \s_XREG~2866 .lut_mask = 64'h050725270D0F2D2F;
defparam \s_XREG~2866 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N48
cyclonev_lcell_comb \s_XREG~2022 (
// Equation(s):
// \s_XREG~2022_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2866_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2866_combout  & (\s_XREG~194_q )) # (\s_XREG~2866_combout  & ((\s_XREG~226_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2866_combout ))))) # (\r2_address[2]~input_o  & (((!\s_XREG~2866_combout  & ((\s_XREG~258_q ))) # (\s_XREG~2866_combout  & (\s_XREG~290_q ))))) ) )

	.dataa(!\s_XREG~290_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~258_q ),
	.datad(!\s_XREG~226_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2866_combout ),
	.datag(!\s_XREG~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2022 .extended_lut = "on";
defparam \s_XREG~2022 .lut_mask = 64'h03030303CCFFDDDD;
defparam \s_XREG~2022 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N54
cyclonev_lcell_comb \r2~12 (
// Equation(s):
// \r2~12_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~2022_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~2026_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~2030_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~2034_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\r2_address[3]~input_o ),
	.datac(!\s_XREG~2030_combout ),
	.datad(!\s_XREG~2034_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~2026_combout ),
	.datag(!\s_XREG~2022_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~12 .extended_lut = "on";
defparam \r2~12 .lut_mask = 64'h0808082A2A2A082A;
defparam \r2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N42
cyclonev_lcell_comb \s_XREG~2884 (
// Equation(s):
// \s_XREG~2884_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~579_q )) # (\r2_address[0]~input_o  & (((\s_XREG~611_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~643_q )) # (\r2_address[0]~input_o  & (((\s_XREG~675_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~643_q ),
	.datad(!\s_XREG~611_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~675_q ),
	.datag(!\s_XREG~579_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2884 .extended_lut = "on";
defparam \s_XREG~2884 .lut_mask = 64'h193B1919193B3B3B;
defparam \s_XREG~2884 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \s_XREG~2046 (
// Equation(s):
// \s_XREG~2046_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2884_combout  & (((\s_XREG~707_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2884_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~739_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2884_combout  & (((\s_XREG~771_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2884_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~803_q ))))) ) )

	.dataa(!\s_XREG~2884_combout ),
	.datab(!\s_XREG~739_q ),
	.datac(!\s_XREG~771_q ),
	.datad(!\s_XREG~803_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~707_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2046 .extended_lut = "on";
defparam \s_XREG~2046 .lut_mask = 64'h555555551B1B0A5F;
defparam \s_XREG~2046 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \s_XREG~2888 (
// Equation(s):
// \s_XREG~2888_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~835_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~867_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~899_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~931_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~899_q ),
	.datad(!\s_XREG~931_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~867_q ),
	.datag(!\s_XREG~835_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2888 .extended_lut = "on";
defparam \s_XREG~2888 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2888 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \s_XREG~2050 (
// Equation(s):
// \s_XREG~2050_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2888_combout  & (\r2_address[2]~input_o  & (\s_XREG~963_q ))) # (\s_XREG~2888_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~995_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2888_combout  & (\r2_address[2]~input_o  & (\s_XREG~1027_q ))) # (\s_XREG~2888_combout  & ((!\r2_address[2]~input_o ) # (((\s_XREG~1059_q ))))) ) )

	.dataa(!\s_XREG~2888_combout ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1027_q ),
	.datad(!\s_XREG~995_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1059_q ),
	.datag(!\s_XREG~963_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2050 .extended_lut = "on";
defparam \s_XREG~2050 .lut_mask = 64'h4657464646575757;
defparam \s_XREG~2050 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \s_XREG~2880 (
// Equation(s):
// \s_XREG~2880_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[0]~input_o  & (\s_XREG~323_q  & ((!\r2_address[2]~input_o )))) # (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\s_XREG~355_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~387_q  & ((!\r2_address[2]~input_o )))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~419_q ))) ) )

	.dataa(!\s_XREG~419_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~387_q ),
	.datad(!\s_XREG~355_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2880 .extended_lut = "on";
defparam \s_XREG~2880 .lut_mask = 64'h0C3F1D1D33333333;
defparam \s_XREG~2880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \s_XREG~2042 (
// Equation(s):
// \s_XREG~2042_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2880_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2880_combout  & (\s_XREG~451_q )) # (\s_XREG~2880_combout  & (((\s_XREG~483_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2880_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2880_combout  & (\s_XREG~515_q )) # (\s_XREG~2880_combout  & (((\s_XREG~547_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2880_combout ),
	.datac(!\s_XREG~515_q ),
	.datad(!\s_XREG~547_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~483_q ),
	.datag(!\s_XREG~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2042 .extended_lut = "on";
defparam \s_XREG~2042 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~2042 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \s_XREG~2879 (
// Equation(s):
// \s_XREG~2879_combout  = ( \s_XREG~131_q  & ( \s_XREG~99_q  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\r2_address[1]~input_o ))) # (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~163_q )) # (\r2_address[2]~input_o ))) 
// ) ) ) # ( !\s_XREG~131_q  & ( \s_XREG~99_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o ) # (\s_XREG~163_q )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~131_q  & ( !\s_XREG~99_q  & ( (!\r2_address[2]~input_o  & (\r2_address[1]~input_o  
// & ((!\r2_address[0]~input_o ) # (\s_XREG~163_q )))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) ) # ( !\s_XREG~131_q  & ( !\s_XREG~99_q  & ( (\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & \s_XREG~163_q )) # (\r2_address[2]~input_o 
// ))) ) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\s_XREG~163_q ),
	.datae(!\s_XREG~131_q ),
	.dataf(!\s_XREG~99_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2879_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2879 .extended_lut = "off";
defparam \s_XREG~2879 .lut_mask = 64'h1115191D5155595D;
defparam \s_XREG~2879 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \s_XREG~2038 (
// Equation(s):
// \s_XREG~2038_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2879_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2879_combout  & (\s_XREG~195_q )) # (\s_XREG~2879_combout  & (((\s_XREG~227_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2879_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2879_combout  & (\s_XREG~259_q )) # (\s_XREG~2879_combout  & (((\s_XREG~291_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2879_combout ),
	.datac(!\s_XREG~259_q ),
	.datad(!\s_XREG~291_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~227_q ),
	.datag(!\s_XREG~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2038 .extended_lut = "on";
defparam \s_XREG~2038 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~2038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \r2~8 (
// Equation(s):
// \r2~8_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~2038_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~2042_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~2046_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~2050_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~2046_combout ),
	.datad(!\s_XREG~2050_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~2042_combout ),
	.datag(!\s_XREG~2038_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~8 .extended_lut = "on";
defparam \r2~8 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \s_XREG~2897 (
// Equation(s):
// \s_XREG~2897_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~580_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~612_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (((\s_XREG~644_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\s_XREG~676_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\s_XREG~612_q ),
	.datac(!\s_XREG~644_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~676_q ),
	.datag(!\s_XREG~580_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2897_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2897 .extended_lut = "on";
defparam \s_XREG~2897 .lut_mask = 64'h1B550A551B555F55;
defparam \s_XREG~2897 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \s_XREG~2062 (
// Equation(s):
// \s_XREG~2062_combout  = ( !\r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2897_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2897_combout  & ((\s_XREG~708_q ))) # (\s_XREG~2897_combout  & (\s_XREG~740_q ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2897_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2897_combout  & ((\s_XREG~772_q ))) # (\s_XREG~2897_combout  & (\s_XREG~804_q ))))) ) )

	.dataa(!\s_XREG~804_q ),
	.datab(!\s_XREG~740_q ),
	.datac(!\s_XREG~772_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~2897_combout ),
	.datag(!\s_XREG~708_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2062 .extended_lut = "on";
defparam \s_XREG~2062 .lut_mask = 64'h000F000FFF33FF55;
defparam \s_XREG~2062 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N9
cyclonev_lcell_comb \s_XREG~2901 (
// Equation(s):
// \s_XREG~2901_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~836_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~868_q ))) # (\r2_address[2]~input_o ))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\r2_address[0]~input_o  & (!\r2_address[2]~input_o  & (\s_XREG~900_q ))) # (\r2_address[0]~input_o  & ((((\s_XREG~932_q ))) # (\r2_address[2]~input_o ))) ) )

	.dataa(!\r2_address[0]~input_o ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~900_q ),
	.datad(!\s_XREG~932_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~868_q ),
	.datag(!\s_XREG~836_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2901_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2901 .extended_lut = "on";
defparam \s_XREG~2901 .lut_mask = 64'h1919195D5D5D195D;
defparam \s_XREG~2901 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \s_XREG~2066 (
// Equation(s):
// \s_XREG~2066_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2901_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2901_combout  & (((\s_XREG~964_q )))) # (\s_XREG~2901_combout  & (\s_XREG~996_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2901_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2901_combout  & (\s_XREG~1028_q )) # (\s_XREG~2901_combout  & ((\s_XREG~1060_q )))))) ) )

	.dataa(!\s_XREG~996_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~1028_q ),
	.datad(!\s_XREG~2901_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~1060_q ),
	.datag(!\s_XREG~964_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2066 .extended_lut = "on";
defparam \s_XREG~2066 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~2066 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \s_XREG~2893 (
// Equation(s):
// \s_XREG~2893_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~324_q ))) # (\r2_address[0]~input_o  & (\s_XREG~356_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~388_q )) # (\r2_address[0]~input_o  & ((\s_XREG~420_q ))))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o ))))) ) )

	.dataa(!\s_XREG~356_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~388_q ),
	.datad(!\s_XREG~420_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2893_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2893 .extended_lut = "on";
defparam \s_XREG~2893 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \s_XREG~2893 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N30
cyclonev_lcell_comb \s_XREG~2058 (
// Equation(s):
// \s_XREG~2058_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2893_combout  & (((\s_XREG~452_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2893_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~484_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2893_combout  & (((\s_XREG~516_q  & (\r2_address[2]~input_o ))))) # (\s_XREG~2893_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~548_q ))) ) )

	.dataa(!\s_XREG~2893_combout ),
	.datab(!\s_XREG~548_q ),
	.datac(!\s_XREG~516_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~484_q ),
	.datag(!\s_XREG~452_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2058 .extended_lut = "on";
defparam \s_XREG~2058 .lut_mask = 64'h550A551B555F551B;
defparam \s_XREG~2058 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \s_XREG~2892 (
// Equation(s):
// \s_XREG~2892_combout  = ( \s_XREG~132_q  & ( \s_XREG~164_q  & ( (!\r2_address[2]~input_o  & (((\s_XREG~100_q  & \r2_address[0]~input_o )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~132_q  & 
// ( \s_XREG~164_q  & ( (\r2_address[0]~input_o  & (((\r2_address[2]~input_o ) # (\r2_address[1]~input_o )) # (\s_XREG~100_q ))) ) ) ) # ( \s_XREG~132_q  & ( !\s_XREG~164_q  & ( (!\r2_address[0]~input_o  & (((\r2_address[1]~input_o  & !\r2_address[2]~input_o 
// )))) # (\r2_address[0]~input_o  & (((\s_XREG~100_q  & !\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( !\s_XREG~132_q  & ( !\s_XREG~164_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~100_q  & !\r2_address[1]~input_o )) # 
// (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\s_XREG~100_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\r2_address[1]~input_o ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\s_XREG~132_q ),
	.dataf(!\s_XREG~164_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2892 .extended_lut = "off";
defparam \s_XREG~2892 .lut_mask = 64'h10331C3313331F33;
defparam \s_XREG~2892 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \s_XREG~2054 (
// Equation(s):
// \s_XREG~2054_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2892_combout  & (\s_XREG~196_q  & ((\r2_address[2]~input_o )))) # (\s_XREG~2892_combout  & (((!\r2_address[2]~input_o ) # (\s_XREG~228_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2892_combout  & (((\s_XREG~260_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2892_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~292_q ))) ) )

	.dataa(!\s_XREG~292_q ),
	.datab(!\s_XREG~2892_combout ),
	.datac(!\s_XREG~260_q ),
	.datad(!\s_XREG~228_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2054 .extended_lut = "on";
defparam \s_XREG~2054 .lut_mask = 64'h333333330C3F1D1D;
defparam \s_XREG~2054 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N21
cyclonev_lcell_comb \r2~4 (
// Equation(s):
// \r2~4_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & ((!\r2_address[3]~input_o  & (\s_XREG~2054_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~2058_combout )))))) ) ) # ( \r2_address[4]~input_o  & ( (!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~2062_combout )) # (\r2_address[3]~input_o  & (((\s_XREG~2066_combout )))))) ) )

	.dataa(!\r2_address[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~2062_combout ),
	.datad(!\s_XREG~2066_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\s_XREG~2058_combout ),
	.datag(!\s_XREG~2054_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~4 .extended_lut = "on";
defparam \r2~4 .lut_mask = 64'h0808084C4C4C084C;
defparam \r2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \s_XREG~2906 (
// Equation(s):
// \s_XREG~2906_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & ((\s_XREG~325_q ))) # (\r2_address[0]~input_o  & (\s_XREG~357_q ))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (((!\r2_address[0]~input_o  & (\s_XREG~389_q )) # (\r2_address[0]~input_o  & ((\s_XREG~421_q )))))) # (\r2_address[2]~input_o  & ((((\r2_address[0]~input_o ))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~357_q ),
	.datac(!\s_XREG~389_q ),
	.datad(!\s_XREG~421_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[0]~input_o ),
	.datag(!\s_XREG~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2906 .extended_lut = "on";
defparam \s_XREG~2906 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \s_XREG~2906 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \s_XREG~2074 (
// Equation(s):
// \s_XREG~2074_combout  = ( !\r2_address[1]~input_o  & ( (!\s_XREG~2906_combout  & (((\s_XREG~453_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2906_combout  & ((((!\r2_address[2]~input_o ) # (\s_XREG~485_q ))))) ) ) # ( \r2_address[1]~input_o  & ( 
// (!\s_XREG~2906_combout  & (((\s_XREG~517_q  & ((\r2_address[2]~input_o )))))) # (\s_XREG~2906_combout  & ((((!\r2_address[2]~input_o ))) # (\s_XREG~549_q ))) ) )

	.dataa(!\s_XREG~2906_combout ),
	.datab(!\s_XREG~549_q ),
	.datac(!\s_XREG~517_q ),
	.datad(!\s_XREG~485_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2074 .extended_lut = "on";
defparam \s_XREG~2074 .lut_mask = 64'h555555550A5F1B1B;
defparam \s_XREG~2074 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N30
cyclonev_lcell_comb \s_XREG~2910 (
// Equation(s):
// \s_XREG~2910_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~581_q )) # (\r2_address[0]~input_o  & (((\s_XREG~613_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((!\r2_address[0]~input_o  & (\s_XREG~645_q )) # (\r2_address[0]~input_o  & (((\s_XREG~677_q )))))) # (\r2_address[2]~input_o  & (\r2_address[0]~input_o )) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~645_q ),
	.datad(!\s_XREG~677_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~613_q ),
	.datag(!\s_XREG~581_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2910 .extended_lut = "on";
defparam \s_XREG~2910 .lut_mask = 64'h1919193B3B3B193B;
defparam \s_XREG~2910 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N12
cyclonev_lcell_comb \s_XREG~2078 (
// Equation(s):
// \s_XREG~2078_combout  = ( !\r2_address[1]~input_o  & ( ((!\s_XREG~2910_combout  & (((\s_XREG~709_q  & \r2_address[2]~input_o )))) # (\s_XREG~2910_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~741_q )))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\s_XREG~2910_combout  & (((\s_XREG~773_q  & \r2_address[2]~input_o )))) # (\s_XREG~2910_combout  & (((!\r2_address[2]~input_o )) # (\s_XREG~805_q )))) ) )

	.dataa(!\s_XREG~741_q ),
	.datab(!\s_XREG~805_q ),
	.datac(!\s_XREG~773_q ),
	.datad(!\s_XREG~2910_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\r2_address[2]~input_o ),
	.datag(!\s_XREG~709_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2078 .extended_lut = "on";
defparam \s_XREG~2078 .lut_mask = 64'h00FF00FF0F550F33;
defparam \s_XREG~2078 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \s_XREG~2914 (
// Equation(s):
// \s_XREG~2914_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[0]~input_o  & (((\s_XREG~837_q  & (!\r2_address[2]~input_o ))))) # (\r2_address[0]~input_o  & ((((\r2_address[2]~input_o ))) # (\s_XREG~869_q ))) ) ) # ( \r2_address[1]~input_o  & ( 
// ((!\r2_address[0]~input_o  & (\s_XREG~901_q  & (!\r2_address[2]~input_o ))) # (\r2_address[0]~input_o  & (((\s_XREG~933_q ) # (\r2_address[2]~input_o ))))) ) )

	.dataa(!\s_XREG~869_q ),
	.datab(!\r2_address[0]~input_o ),
	.datac(!\s_XREG~901_q ),
	.datad(!\r2_address[2]~input_o ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~933_q ),
	.datag(!\s_XREG~837_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2914 .extended_lut = "on";
defparam \s_XREG~2914 .lut_mask = 64'h1D330C331D333F33;
defparam \s_XREG~2914 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \s_XREG~2082 (
// Equation(s):
// \s_XREG~2082_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2914_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2914_combout  & (\s_XREG~965_q )) # (\s_XREG~2914_combout  & (((\s_XREG~997_q )))))) ) ) # ( 
// \r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & (\s_XREG~2914_combout )) # (\r2_address[2]~input_o  & ((!\s_XREG~2914_combout  & (\s_XREG~1029_q )) # (\s_XREG~2914_combout  & (((\s_XREG~1061_q )))))) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\s_XREG~2914_combout ),
	.datac(!\s_XREG~1029_q ),
	.datad(!\s_XREG~1061_q ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~997_q ),
	.datag(!\s_XREG~965_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2082 .extended_lut = "on";
defparam \s_XREG~2082 .lut_mask = 64'h2626263737372637;
defparam \s_XREG~2082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N24
cyclonev_lcell_comb \s_XREG~2905 (
// Equation(s):
// \s_XREG~2905_combout  = ( \s_XREG~133_q  & ( \s_XREG~165_q  & ( (!\r2_address[2]~input_o  & (((\r2_address[0]~input_o  & \s_XREG~101_q )) # (\r2_address[1]~input_o ))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~133_q  & 
// ( \s_XREG~165_q  & ( (\r2_address[0]~input_o  & (((\s_XREG~101_q ) # (\r2_address[1]~input_o )) # (\r2_address[2]~input_o ))) ) ) ) # ( \s_XREG~133_q  & ( !\s_XREG~165_q  & ( (!\r2_address[2]~input_o  & ((!\r2_address[1]~input_o  & (\r2_address[0]~input_o 
//  & \s_XREG~101_q )) # (\r2_address[1]~input_o  & (!\r2_address[0]~input_o )))) # (\r2_address[2]~input_o  & (((\r2_address[0]~input_o )))) ) ) ) # ( !\s_XREG~133_q  & ( !\s_XREG~165_q  & ( (\r2_address[0]~input_o  & (((!\r2_address[1]~input_o  & 
// \s_XREG~101_q )) # (\r2_address[2]~input_o ))) ) ) )

	.dataa(!\r2_address[2]~input_o ),
	.datab(!\r2_address[1]~input_o ),
	.datac(!\r2_address[0]~input_o ),
	.datad(!\s_XREG~101_q ),
	.datae(!\s_XREG~133_q ),
	.dataf(!\s_XREG~165_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2905_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2905 .extended_lut = "off";
defparam \s_XREG~2905 .lut_mask = 64'h050D252D070F272F;
defparam \s_XREG~2905 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \s_XREG~2070 (
// Equation(s):
// \s_XREG~2070_combout  = ( !\r2_address[1]~input_o  & ( (!\r2_address[2]~input_o  & ((((\s_XREG~2905_combout ))))) # (\r2_address[2]~input_o  & ((!\s_XREG~2905_combout  & (((\s_XREG~197_q )))) # (\s_XREG~2905_combout  & (\s_XREG~229_q )))) ) ) # ( 
// \r2_address[1]~input_o  & ( ((!\r2_address[2]~input_o  & (((\s_XREG~2905_combout )))) # (\r2_address[2]~input_o  & ((!\s_XREG~2905_combout  & (\s_XREG~261_q )) # (\s_XREG~2905_combout  & ((\s_XREG~293_q )))))) ) )

	.dataa(!\s_XREG~229_q ),
	.datab(!\r2_address[2]~input_o ),
	.datac(!\s_XREG~261_q ),
	.datad(!\s_XREG~2905_combout ),
	.datae(!\r2_address[1]~input_o ),
	.dataf(!\s_XREG~293_q ),
	.datag(!\s_XREG~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_XREG~2070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_XREG~2070 .extended_lut = "on";
defparam \s_XREG~2070 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \s_XREG~2070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \r2~0 (
// Equation(s):
// \r2~0_combout  = ( !\r2_address[4]~input_o  & ( (!\Equal1~0_combout  & (((!\r2_address[3]~input_o  & ((\s_XREG~2070_combout ))) # (\r2_address[3]~input_o  & (\s_XREG~2074_combout ))))) ) ) # ( \r2_address[4]~input_o  & ( ((!\Equal1~0_combout  & 
// ((!\r2_address[3]~input_o  & (\s_XREG~2078_combout )) # (\r2_address[3]~input_o  & ((\s_XREG~2082_combout )))))) ) )

	.dataa(!\s_XREG~2074_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\s_XREG~2078_combout ),
	.datad(!\s_XREG~2082_combout ),
	.datae(!\r2_address[4]~input_o ),
	.dataf(!\r2_address[3]~input_o ),
	.datag(!\s_XREG~2070_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r2~0 .extended_lut = "on";
defparam \r2~0 .lut_mask = 64'h0C0C0C0C444400CC;
defparam \r2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
