
*** Running vivado
    with args -log TopShell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopShell.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopShell.tcl -notrace
Command: synth_design -top TopShell -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24566 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.398 ; gain = 68.988 ; free physical = 1252 ; free virtual = 7295
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopShell' [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/TopShell.vhd:14]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/PulseGenerator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (1#1) [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/PulseGenerator.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Counter' [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Counter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Counter.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Multiplexer' [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:19]
WARNING: [Synth 8-614] signal 'input0' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
WARNING: [Synth 8-614] signal 'input1' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
WARNING: [Synth 8-614] signal 'input2' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
WARNING: [Synth 8-614] signal 'input3' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
WARNING: [Synth 8-614] signal 'input4' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
WARNING: [Synth 8-614] signal 'input5' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
WARNING: [Synth 8-614] signal 'input6' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
WARNING: [Synth 8-614] signal 'input7' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer' (3#1) [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Multiplexer.vhd:19]
INFO: [Synth 8-638] synthesizing module 'Decoder3to8' [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Decoder3to8.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Decoder3to8' (4#1) [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Decoder3to8.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Enable_multiplexer' [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Enable_multiplexer.vhd:12]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Enable_multiplexer.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Enable_multiplexer' (5#1) [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Enable_multiplexer.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Bin2SegDecoder' [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Bin2SegDecoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Bin2SegDecoder' (6#1) [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/Bin2SegDecoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'TopShell' (7#1) [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/TopShell.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1309.930 ; gain = 111.520 ; free physical = 1252 ; free virtual = 7310
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1309.930 ; gain = 111.520 ; free physical = 1251 ; free virtual = 7309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/constrs_1/imports/tutorial/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/constrs_1/imports/tutorial/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/constrs_1/imports/tutorial/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopShell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopShell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1648.723 ; gain = 0.000 ; free physical = 990 ; free virtual = 7065
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 1045 ; free virtual = 7139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 1045 ; free virtual = 7138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 1051 ; free virtual = 7137
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_pulseOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_counter_reg was removed.  [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/PulseGenerator.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 1043 ; free virtual = 7129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PulseGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Decoder3to8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Bin2SegDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_divider/s_pulseOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_divider/s_counter_reg was removed.  [/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.srcs/sources_1/new/PulseGenerator.vhd:21]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 1033 ; free virtual = 7119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 905 ; free virtual = 6999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 904 ; free virtual = 6997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    13|
|6     |LUT4   |     3|
|7     |LUT5   |     7|
|8     |LUT6   |     6|
|9     |FDRE   |    21|
|10    |IBUF   |    17|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |    92|
|2     |  clk_divider |PulseGenerator |    31|
|3     |  counter     |Counter        |    27|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.723 ; gain = 450.312 ; free physical = 903 ; free virtual = 6996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1648.723 ; gain = 111.520 ; free physical = 957 ; free virtual = 7050
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1648.730 ; gain = 450.312 ; free physical = 957 ; free virtual = 7050
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:51 . Memory (MB): peak = 1648.730 ; gain = 463.703 ; free physical = 950 ; free virtual = 7043
INFO: [Common 17-1381] The checkpoint '/home/xarez/Documents/CR/SegmentDisplayControl/SegmentDisplayControl.runs/synth_1/TopShell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopShell_utilization_synth.rpt -pb TopShell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1672.734 ; gain = 0.000 ; free physical = 951 ; free virtual = 7044
INFO: [Common 17-206] Exiting Vivado at Sat Mar  3 18:50:31 2018...
