<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="801pt" height="638pt"
 viewBox="0.00 0.00 801.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 797,-634 797,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 773,-8 773,-8 779,-8 785,-14 785,-20 785,-20 785,-610 785,-610 785,-616 779,-622 773,-622 773,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="396.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="396.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 765,-16 765,-16 771,-16 777,-22 777,-28 777,-28 777,-564 777,-564 777,-570 771,-576 765,-576 765,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="396.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="396.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M566,-354C566,-354 690,-354 690,-354 696,-354 702,-360 702,-366 702,-366 702,-433 702,-433 702,-439 696,-445 690,-445 690,-445 566,-445 566,-445 560,-445 554,-439 554,-433 554,-433 554,-366 554,-366 554,-360 560,-354 566,-354"/>
<text text-anchor="middle" x="628" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="628" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.015&#10;\IDD02&#61;0.07&#10;\IDD2N&#61;0.002&#10;\IDD2N2&#61;0.03&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0006&#10;\IDD2P12&#61;0.0008&#10;\IDD3N&#61;0.0025&#10;\IDD3N2&#61;0.03&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0012&#10;\IDD3P12&#61;0.008&#10;\IDD4R&#61;0.003&#10;\IDD4R2&#61;0.22&#10;\IDD4W&#61;0.01&#10;\IDD4W2&#61;0.19&#10;\IDD5&#61;0.04&#10;\IDD52&#61;0.15&#10;\IDD6&#61;0.001&#10;\IDD62&#61;0.0032&#10;\VDD&#61;1.8&#10;\VDD2&#61;1.2&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;32&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;1&#10;\dll&#61;false&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;7500&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1876&#10;\tCL&#61;15000&#10;\tCS&#61;3750&#10;\tRAS&#61;42000&#10;\tRCD&#61;15000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;130000&#10;\tRP&#61;15000&#10;\tRRD&#61;10000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;3750&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;50000&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;140000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 201,-163 201,-163 207,-163 213,-169 213,-175 213,-175 213,-242 213,-242 213,-248 207,-254 201,-254 201,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="118.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="118.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: LPDDR2_S4_1066_1x32</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;system.cpu.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M233,-24C233,-24 735,-24 735,-24 741,-24 747,-30 747,-36 747,-36 747,-334 747,-334 747,-340 741,-346 735,-346 735,-346 233,-346 233,-346 227,-346 221,-340 221,-334 221,-334 221,-36 221,-36 221,-30 227,-24 233,-24"/>
<text text-anchor="middle" x="484" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="484" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust17"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M607,-155C607,-155 727,-155 727,-155 733,-155 739,-161 739,-167 739,-167 739,-288 739,-288 739,-294 733,-300 727,-300 727,-300 607,-300 607,-300 601,-300 595,-294 595,-288 595,-288 595,-167 595,-167 595,-161 601,-155 607,-155"/>
<text text-anchor="middle" x="667" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="667" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust18"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M615,-163C615,-163 719,-163 719,-163 725,-163 731,-169 731,-175 731,-175 731,-242 731,-242 731,-248 725,-254 719,-254 719,-254 615,-254 615,-254 609,-254 603,-248 603,-242 603,-242 603,-175 603,-175 603,-169 609,-163 615,-163"/>
<text text-anchor="middle" x="667" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="667" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust105" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust105"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M271,-32C271,-32 439,-32 439,-32 445,-32 451,-38 451,-44 451,-44 451,-111 451,-111 451,-117 445,-123 439,-123 439,-123 271,-123 271,-123 265,-123 259,-117 259,-111 259,-111 259,-44 259,-44 259,-38 265,-32 271,-32"/>
<text text-anchor="middle" x="355" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="355" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust109"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M529,-32C529,-32 697,-32 697,-32 703,-32 709,-38 709,-44 709,-44 709,-111 709,-111 709,-117 703,-123 697,-123 697,-123 529,-123 529,-123 523,-123 517,-117 517,-111 517,-111 517,-44 517,-44 517,-38 523,-32 529,-32"/>
<text text-anchor="middle" x="613" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="613" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust117"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M455,-155C455,-155 575,-155 575,-155 581,-155 587,-161 587,-167 587,-167 587,-288 587,-288 587,-294 581,-300 575,-300 575,-300 455,-300 455,-300 449,-300 443,-294 443,-288 443,-288 443,-167 443,-167 443,-161 449,-155 455,-155"/>
<text text-anchor="middle" x="515" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="515" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust118" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust118"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M463,-163C463,-163 567,-163 567,-163 573,-163 579,-169 579,-175 579,-175 579,-242 579,-242 579,-248 573,-254 567,-254 567,-254 463,-254 463,-254 457,-254 451,-248 451,-242 451,-242 451,-175 451,-175 451,-169 457,-163 463,-163"/>
<text text-anchor="middle" x="515" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="515" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M631.5,-493.5C631.5,-493.5 702.5,-493.5 702.5,-493.5 708.5,-493.5 714.5,-499.5 714.5,-505.5 714.5,-505.5 714.5,-517.5 714.5,-517.5 714.5,-523.5 708.5,-529.5 702.5,-529.5 702.5,-529.5 631.5,-529.5 631.5,-529.5 625.5,-529.5 619.5,-523.5 619.5,-517.5 619.5,-517.5 619.5,-505.5 619.5,-505.5 619.5,-499.5 625.5,-493.5 631.5,-493.5"/>
<text text-anchor="middle" x="667" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M652,-362.5C652,-362.5 682,-362.5 682,-362.5 688,-362.5 694,-368.5 694,-374.5 694,-374.5 694,-386.5 694,-386.5 694,-392.5 688,-398.5 682,-398.5 682,-398.5 652,-398.5 652,-398.5 646,-398.5 640,-392.5 640,-386.5 640,-386.5 640,-374.5 640,-374.5 640,-368.5 646,-362.5 652,-362.5"/>
<text text-anchor="middle" x="667" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M667,-493.37C667,-471.781 667,-434.412 667,-408.852"/>
<polygon fill="black" stroke="black" points="670.5,-408.701 667,-398.701 663.5,-408.701 670.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M574,-362.5C574,-362.5 610,-362.5 610,-362.5 616,-362.5 622,-368.5 622,-374.5 622,-374.5 622,-386.5 622,-386.5 622,-392.5 616,-398.5 610,-398.5 610,-398.5 574,-398.5 574,-398.5 568,-398.5 562,-392.5 562,-386.5 562,-386.5 562,-374.5 562,-374.5 562,-368.5 568,-362.5 574,-362.5"/>
<text text-anchor="middle" x="592" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M163,-171.5C163,-171.5 193,-171.5 193,-171.5 199,-171.5 205,-177.5 205,-183.5 205,-183.5 205,-195.5 205,-195.5 205,-201.5 199,-207.5 193,-207.5 193,-207.5 163,-207.5 163,-207.5 157,-207.5 151,-201.5 151,-195.5 151,-195.5 151,-183.5 151,-183.5 151,-177.5 157,-171.5 163,-171.5"/>
<text text-anchor="middle" x="178" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M561.953,-378.787C477.597,-376.514 243.027,-368.239 217,-346 179.894,-314.294 175.323,-253.061 176.126,-217.63"/>
<polygon fill="black" stroke="black" points="179.627,-217.652 176.517,-207.524 172.633,-217.381 179.627,-217.652"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node7" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M652,-171.5C652,-171.5 682,-171.5 682,-171.5 688,-171.5 694,-177.5 694,-183.5 694,-183.5 694,-195.5 694,-195.5 694,-201.5 688,-207.5 682,-207.5 682,-207.5 652,-207.5 652,-207.5 646,-207.5 640,-201.5 640,-195.5 640,-195.5 640,-183.5 640,-183.5 640,-177.5 646,-171.5 652,-171.5"/>
<text text-anchor="middle" x="667" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M667,-352.16C667,-312.613 667,-240.589 667,-207.703"/>
<polygon fill="black" stroke="black" points="663.5,-352.394 667,-362.394 670.5,-352.394 663.5,-352.394"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node8" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M371,-40.5C371,-40.5 431,-40.5 431,-40.5 437,-40.5 443,-46.5 443,-52.5 443,-52.5 443,-64.5 443,-64.5 443,-70.5 437,-76.5 431,-76.5 431,-76.5 371,-76.5 371,-76.5 365,-76.5 359,-70.5 359,-64.5 359,-64.5 359,-52.5 359,-52.5 359,-46.5 365,-40.5 371,-40.5"/>
<text text-anchor="middle" x="401" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M703.876,-369.941C715.913,-364.881 727.979,-357.286 735,-346 746.21,-327.98 748.895,-171.041 735,-155 702.366,-117.325 560.162,-139.126 513,-123 480.64,-111.935 446.955,-91.4147 425.087,-76.6931"/>
<polygon fill="black" stroke="black" points="702.489,-366.723 694.326,-373.477 704.919,-373.287 702.489,-366.723"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node10" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M629,-40.5C629,-40.5 689,-40.5 689,-40.5 695,-40.5 701,-46.5 701,-52.5 701,-52.5 701,-64.5 701,-64.5 701,-70.5 695,-76.5 689,-76.5 689,-76.5 629,-76.5 629,-76.5 623,-76.5 617,-70.5 617,-64.5 617,-64.5 617,-52.5 617,-52.5 617,-46.5 623,-40.5 629,-40.5"/>
<text text-anchor="middle" x="659" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M704.051,-374.814C721.992,-370.472 741.988,-362.108 753,-346 800.909,-275.922 785.175,-233.555 753,-155 739.333,-121.631 707.756,-93.6604 684.967,-76.7836"/>
<polygon fill="black" stroke="black" points="703.167,-371.423 694.088,-376.885 704.591,-378.276 703.167,-371.423"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M529,-171.5C529,-171.5 559,-171.5 559,-171.5 565,-171.5 571,-177.5 571,-183.5 571,-183.5 571,-195.5 571,-195.5 571,-201.5 565,-207.5 559,-207.5 559,-207.5 529,-207.5 529,-207.5 523,-207.5 517,-201.5 517,-195.5 517,-195.5 517,-183.5 517,-183.5 517,-177.5 523,-171.5 529,-171.5"/>
<text text-anchor="middle" x="544" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M637.094,-357.124C635.076,-355.99 633.036,-354.935 631,-354 617.679,-347.88 609.847,-355.862 599,-346 558.321,-309.013 547.723,-240.038 544.967,-207.862"/>
<polygon fill="black" stroke="black" points="635.368,-360.172 645.707,-362.484 639.067,-354.229 635.368,-360.172"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M241.5,-171.5C241.5,-171.5 308.5,-171.5 308.5,-171.5 314.5,-171.5 320.5,-177.5 320.5,-183.5 320.5,-183.5 320.5,-195.5 320.5,-195.5 320.5,-201.5 314.5,-207.5 308.5,-207.5 308.5,-207.5 241.5,-207.5 241.5,-207.5 235.5,-207.5 229.5,-201.5 229.5,-195.5 229.5,-195.5 229.5,-183.5 229.5,-183.5 229.5,-177.5 235.5,-171.5 241.5,-171.5"/>
<text text-anchor="middle" x="275" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node9" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M278.5,-40.5C278.5,-40.5 329.5,-40.5 329.5,-40.5 335.5,-40.5 341.5,-46.5 341.5,-52.5 341.5,-52.5 341.5,-64.5 341.5,-64.5 341.5,-70.5 335.5,-76.5 329.5,-76.5 329.5,-76.5 278.5,-76.5 278.5,-76.5 272.5,-76.5 266.5,-70.5 266.5,-64.5 266.5,-64.5 266.5,-52.5 266.5,-52.5 266.5,-46.5 272.5,-40.5 278.5,-40.5"/>
<text text-anchor="middle" x="304" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M278.851,-171.37C283.726,-149.685 292.18,-112.078 297.928,-86.5104"/>
<polygon fill="black" stroke="black" points="301.354,-87.2252 300.133,-76.7011 294.525,-85.6899 301.354,-87.2252"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M351,-171.5C351,-171.5 423,-171.5 423,-171.5 429,-171.5 435,-177.5 435,-183.5 435,-183.5 435,-195.5 435,-195.5 435,-201.5 429,-207.5 423,-207.5 423,-207.5 351,-207.5 351,-207.5 345,-207.5 339,-201.5 339,-195.5 339,-195.5 339,-183.5 339,-183.5 339,-177.5 345,-171.5 351,-171.5"/>
<text text-anchor="middle" x="387" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M536.5,-40.5C536.5,-40.5 587.5,-40.5 587.5,-40.5 593.5,-40.5 599.5,-46.5 599.5,-52.5 599.5,-52.5 599.5,-64.5 599.5,-64.5 599.5,-70.5 593.5,-76.5 587.5,-76.5 587.5,-76.5 536.5,-76.5 536.5,-76.5 530.5,-76.5 524.5,-70.5 524.5,-64.5 524.5,-64.5 524.5,-52.5 524.5,-52.5 524.5,-46.5 530.5,-40.5 536.5,-40.5"/>
<text text-anchor="middle" x="562" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M410.239,-171.37C441.095,-148.624 495.713,-108.363 530.324,-82.8501"/>
<polygon fill="black" stroke="black" points="532.693,-85.4519 538.665,-76.7011 528.539,-79.8174 532.693,-85.4519"/>
</g>
</g>
</svg>
