{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726900081549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726900081551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 00:28:01 2024 " "Processing started: Sat Sep 21 00:28:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726900081551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726900081551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1726900081551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1726900082064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1726900082064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/sumador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/sumador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_tb " "Found entity 1: sumador_tb" {  } { { "testbench/sumador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/sumador_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/program_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/program_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "testbench/program_counter_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/program_counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux2_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "testbench/mux2_1_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/mux2_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/if_id_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/if_id_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg_tb " "Found entity 1: IF_ID_Reg_tb" {  } { { "testbench/IF_ID_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IF_ID_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "InstructionFetch/sumador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "InstructionFetch/program_counter.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "InstructionFetch/mux2_1.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/if_id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "InstructionFetch/IF_ID_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_clk " "Found entity 1: new_clk" {  } { { "new_clk.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/new_clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Docode/extend.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Docode/register_file.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "testbench/register_file_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "testbench/extend_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/extend_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Docode/Control_Unit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/exe_mem_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/exe_mem_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM_Reg " "Found entity 1: EXE_MEM_Reg" {  } { { "Execute/EXE_MEM_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Execute/alu.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/sumadorexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/sumadorexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorExe " "Found entity 1: sumadorExe" {  } { { "Execute/sumadorExe.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/sumadorExe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux_exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux_exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Exe " "Found entity 1: mux_Exe" {  } { { "Execute/mux_Exe.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/compuerta.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/compuerta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta " "Found entity 1: compuerta" {  } { { "Execute/compuerta.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/compuerta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/compuerta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_tb " "Found entity 1: compuerta_tb" {  } { { "testbench/compuerta_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/compuerta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "testbench/Control_Unit_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/Control_Unit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/id_exe_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/id_exe_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg " "Found entity 1: ID_EXE_Reg" {  } { { "Docode/ID_EXE_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/id_exe_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/id_exe_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE_Reg_tb " "Found entity 1: ID_EXE_Reg_tb" {  } { { "testbench/ID_EXE_Reg_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/ID_EXE_Reg_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem_wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Reg " "Found entity 1: MEM_WB_Reg" {  } { { "Memory/MEM_WB_Reg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback/mux_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback/mux_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB " "Found entity 1: mux_WB" {  } { { "WriteBack/mux_WB.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "InstructionFetch/fetch.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "testbench/fetch_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Docode/decode.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/decode_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/decode_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tb " "Found entity 1: decode_tb" {  } { { "testbench/decode_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/decode_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 memory_tb.sv(40) " "Verilog HDL Expression warning at memory_tb.sv(40): truncated literal to match 4 bits" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/memory_tb.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1726900089135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 memory_tb.sv(49) " "Verilog HDL Expression warning at memory_tb.sv(49): truncated literal to match 4 bits" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/memory_tb.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1726900089135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "testbench/memory_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/vga.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vga/pll.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaController.sv(20) " "Verilog HDL information at vgaController.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vgaController.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1726900089142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vga/vgaController.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "vga/videoGen.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/shiftlpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/shiftlpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC " "Found entity 1: shiftLPC" {  } { { "Docode/shiftLPC.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/shiftlpc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/shiftlpc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLPC_tb " "Found entity 1: shiftLPC_tb" {  } { { "testbench/shiftLPC_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/shiftLPC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/muxdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/muxdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxDeco " "Found entity 1: muxDeco" {  } { { "Docode/muxDeco.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxDeco.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/muxsrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/muxsrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSrc " "Found entity 1: muxSrc" {  } { { "Docode/muxSrc.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxSrc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/aluflags.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/aluflags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluFlags " "Found entity 1: aluFlags" {  } { { "Execute/aluFlags.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/aluFlags.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMem_tb " "Found entity 1: IMem_tb" {  } { { "testbench/IMem_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/IMem_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "Execute/execute.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/execute.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/execute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/execute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_tb " "Found entity 1: execute_tb" {  } { { "testbench/execute_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/execute_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/aluflags_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/aluflags_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluFlags_tb " "Found entity 1: aluFlags_tb" {  } { { "testbench/aluFlags_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/aluFlags_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/procesador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/procesador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_tb " "Found entity 1: procesador_tb" {  } { { "testbench/procesador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/procesador_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "InstructionFetch/IMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/contador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/contador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_tb " "Found entity 1: contador_tb" {  } { { "testbench/contador_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/contador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memory/DataMemory.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089181 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 alu_tb.sv(81) " "Verilog HDL Expression warning at alu_tb.sv(81): truncated literal to match 16 bits" {  } { { "testbench/alu_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/alu_tb.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1726900089182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "testbench/alu_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux_wb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux_wb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB_tb " "Found entity 1: mux_WB_tb" {  } { { "testbench/mux_WB_tb.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/mux_WB_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/decodesignalreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/decodesignalreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeSignalReg " "Found entity 1: decodeSignalReg" {  } { { "Docode/decodeSignalReg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/decodeSignalReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/tempmemreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/tempmemreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tempMemReg " "Found entity 1: tempMemReg" {  } { { "Memory/tempMemReg.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/tempMemReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "docode/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file docode/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "Docode/hazardUnit.sv" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/hazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fetch " "Elaborating entity \"fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1726900089333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:muxPC " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:muxPC\"" {  } { { "InstructionFetch/fetch.sv" "muxPC" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_inst\"" {  } { { "InstructionFetch/fetch.sv" "pc_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sum_inst " "Elaborating entity \"sumador\" for hierarchy \"sumador:sum_inst\"" {  } { { "InstructionFetch/fetch.sv" "sum_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:IMem_inst " "Elaborating entity \"IMem\" for hierarchy \"IMem:IMem_inst\"" {  } { { "InstructionFetch/fetch.sv" "IMem_inst" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "InstructionFetch/IMem.v" "altsyncram_component" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMem:IMem_inst\|altsyncram:altsyncram_component\"" {  } { { "InstructionFetch/IMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMem:IMem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMem:IMem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./IMem.mif " "Parameter \"init_file\" = \"./IMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089377 ""}  } { { "InstructionFetch/IMem.v" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1726900089377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aeo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aeo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aeo1 " "Found entity 1: altsyncram_aeo1" {  } { { "db/altsyncram_aeo1.tdf" "" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/db/altsyncram_aeo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726900089417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726900089417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aeo1 IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_aeo1:auto_generated " "Elaborating entity \"altsyncram_aeo1\" for hierarchy \"IMem:IMem_inst\|altsyncram:altsyncram_component\|altsyncram_aeo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:fetch " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:fetch\"" {  } { { "InstructionFetch/fetch.sv" "fetch" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/fetch.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1726900089441 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1726900089491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/output_files/procesador.map.smsg " "Generated suppressed messages file C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/output_files/procesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1726900089533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726900089540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 00:28:09 2024 " "Processing ended: Sat Sep 21 00:28:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726900089540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726900089540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726900089540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1726900089540 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1726900090179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726900090746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726900090746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 00:28:10 2024 " "Processing started: Sat Sep 21 00:28:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726900090746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1726900090746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim procesador procesador " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim procesador procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1726900090746 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim procesador procesador " "Quartus(args): --rtl_sim procesador procesador" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1726900090746 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1726900090968 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1726900091134 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1726900091136 ""}
{ "Warning" "0" "" "Warning: File procesador_run_msim_rtl_verilog.do already exists - backing up current file as procesador_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File procesador_run_msim_rtl_verilog.do already exists - backing up current file as procesador_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1726900091231 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/simulation/modelsim/procesador_run_msim_rtl_verilog.do" {  } { { "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/simulation/modelsim/procesador_run_msim_rtl_verilog.do" "0" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/simulation/modelsim/procesador_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/simulation/modelsim/procesador_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1726900091276 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1726900091277 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1726900091279 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1726900091279 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador_nativelink_simulation.rpt" {  } { { "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador_nativelink_simulation.rpt" "0" { Text "C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1726900091279 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1726900091280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726900091281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 00:28:11 2024 " "Processing ended: Sat Sep 21 00:28:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726900091281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726900091281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726900091281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1726900091281 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1726900198321 ""}
