
*** Running vivado
    with args -log design_1_counter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_counter_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_counter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.289 ; gain = 26.016 ; free physical = 126 ; free virtual = 4713
Command: synth_design -top design_1_counter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1342.570 ; gain = 79.828 ; free physical = 140 ; free virtual = 4166
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_counter_0_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'counter' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ipshared/6665/hdl/verilog/counter.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ipshared/6665/hdl/verilog/counter.v:43]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ipshared/6665/hdl/verilog/counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_counter_0_0' (2#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1386.195 ; gain = 123.453 ; free physical = 278 ; free virtual = 4158
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1386.195 ; gain = 123.453 ; free physical = 317 ; free virtual = 4202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1386.195 ; gain = 123.453 ; free physical = 317 ; free virtual = 4202
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/constraints/counter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/constraints/counter_ooc.xdc] for cell 'inst'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_counter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_counter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1755.234 ; gain = 0.000 ; free physical = 195 ; free virtual = 2852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 345 ; free virtual = 3073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 343 ; free virtual = 3074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_counter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 344 ; free virtual = 3076
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:56 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 298 ; free virtual = 3059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:57 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 234 ; free virtual = 3029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:02:17 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 141 ; free virtual = 2413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:02:18 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 136 ; free virtual = 2413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:02:18 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 130 ; free virtual = 2398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:02:20 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 158 ; free virtual = 2349
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:02:21 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 141 ; free virtual = 2346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:02:21 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 128 ; free virtual = 2356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:02:21 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 128 ; free virtual = 2356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:02:21 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 127 ; free virtual = 2355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:02:21 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 126 ; free virtual = 2355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     2|
|3     |LUT2   |     3|
|4     |LUT3   |     3|
|5     |LUT4   |    32|
|6     |LUT5   |     2|
|7     |FDRE   |    68|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   122|
|2     |  inst   |counter |   122|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:02:22 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 125 ; free virtual = 2356
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1755.234 ; gain = 123.453 ; free physical = 303 ; free virtual = 2548
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:02:22 . Memory (MB): peak = 1755.234 ; gain = 492.492 ; free physical = 345 ; free virtual = 2629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:02:47 . Memory (MB): peak = 1755.234 ; gain = 504.117 ; free physical = 267 ; free virtual = 2329
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_counter_0_0_synth_1/design_1_counter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/design_1_counter_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/design_1_counter_0_0_synth_1/design_1_counter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_counter_0_0_utilization_synth.rpt -pb design_1_counter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1779.246 ; gain = 0.000 ; free physical = 176 ; free virtual = 2364
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 12:59:38 2019...
