`timescale 1ns / 1ns // `timescale time_unit/time_precision

//SW[2:0] data inputs
//SW[9] select signals

//LEDR[0] output display

module mux(LEDR, SW);
    input [9:0] SW;
    output [9:0] LEDR;
	 
	 mux7to1 u0(
		 .Input(SW[6:0]),
		 .Muxselect(SW[9:7]),
		 .Output(LEDR[0])
	 );
	 
endmodule

module mux7to1([6:0]Input, [2:0]Muxselect, Output);
 	 reg Out; // declare the output signal for the always block
	 always @(*) // declare always block
	 begin
		 case (MuxSelect[2:0]) // start case statement
			 3’b000: Out = Input[0];// case 0
			 3’b001: Out = Input[1];// case 1
			 3’b010: Out = Input[2];// case 2
			 3’b011: Out = Input[3];// case 3
			 3’b100: Out = Input[4];// case 4
			 3’b101: Out = Input[5];// case 5
			 3’b110: Out = Input[6];// case 6
			 default: Out = 0;// default case
	 endcase
	 end
	 
	 assign Output = out;

endmodule