
---------- Begin Simulation Statistics ----------
final_tick                                21176487500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    245                       # Simulator instruction rate (inst/s)
host_mem_usage                                8763152                       # Number of bytes of host memory used
host_op_rate                                      251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33249.98                       # Real time elapsed on the host
host_tick_rate                                 524136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8147993                       # Number of instructions simulated
sim_ops                                       8352720                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017428                       # Number of seconds simulated
sim_ticks                                 17427512500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.897448                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  393611                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               406214                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                523                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            400338                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3173                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4395                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1222                       # Number of indirect misses.
system.cpu.branchPred.lookups                  423334                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7841                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          707                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2505212                       # Number of instructions committed
system.cpu.committedOps                       2544548                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.387938                       # CPI: cycles per instruction
system.cpu.discardedOps                          9335                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1272679                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81448                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           779268                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2624501                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295165                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      523                       # number of quiesce instructions executed
system.cpu.numCycles                          8487504                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1660320     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1162      0.05%     65.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                  87329      3.43%     68.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                795737     31.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2544548                       # Class of committed instruction
system.cpu.quiesceCycles                     19396516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5863003                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        735097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              232260                       # Transaction distribution
system.membus.trans_dist::ReadResp             232857                       # Transaction distribution
system.membus.trans_dist::WriteReq             140065                       # Transaction distribution
system.membus.trans_dist::WriteResp            140065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          310                       # Transaction distribution
system.membus.trans_dist::WriteClean               61                       # Transaction distribution
system.membus.trans_dist::CleanEvict              259                       # Transaction distribution
system.membus.trans_dist::ReadExReq               170                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           351                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       366877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        366877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       735328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       746269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       733754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       733754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1480569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        73724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23479788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23479788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23569256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1107052                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004250                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1107032    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1107052                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1892575625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11041375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              495015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2204500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8974590                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1424094140                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1235250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500019                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500019                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1482752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1605222                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       984040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23724032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25556336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2656177500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2155408329                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1408563000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3760491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2820368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3760491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10341350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3760491                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2820368                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6580859                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3760491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6580859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6580859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16922208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2820368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6580859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9401227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2820368                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       969731                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3790099                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2820368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9401227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       969731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13191326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       231709                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       231709                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        10280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       720896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       733754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       328680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23068672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23479788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454140                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454140    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454140                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1066267625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1293700000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1845156043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18802454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18802454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1882760951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37604908                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37662288                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75267196                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1882760951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56464742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18802454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1958028147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15138816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25231360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       473088                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2996224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     33844417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1007811528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    473821838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1515477783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    579115579                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    868673369                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1447788949                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     33844417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1586927107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1342495207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2963266731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          246                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          266                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       903399                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73447                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         976846                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       903399                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       903399                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       903399                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73447                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        976846                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14811136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14861164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8674496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       231424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          371                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135539                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    849870915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       969731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1843522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852741549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1362443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18802454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    473821838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3760491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            497747226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1362443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18859834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1323692753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3760491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       969731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1843522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1350488775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      5140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    360248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447828750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422117                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144146                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      232210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135539                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7488594695                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1160050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13578857195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32277.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58527.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       199                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   216361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126158                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232209                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    400                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.388228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.696176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.105565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          649      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          631      2.52%      5.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          380      1.52%      6.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          358      1.43%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          421      1.68%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          342      1.37%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          429      1.71%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          391      1.56%     14.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21441     85.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     822.801418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1013.596442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           154     54.61%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.35%     54.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.35%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           41     14.54%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.71%     70.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           70     24.82%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.35%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.48%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.06%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     480.652482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    150.829601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    490.738582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            125     44.33%     44.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      3.90%     48.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.90%     52.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.35%     52.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.71%     53.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.71%     53.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.71%     54.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.35%     54.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     55.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.35%     55.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      4.96%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          111     39.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14848640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8674816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14861100                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8674496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       497.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    497.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17427200625                       # Total gap between requests
system.mem_ctrls.avgGap                      47388.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14798336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57380.535518192861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 849136444.458152055740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 969731.050257459399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1839849.490855335956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1443235.229353586910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18802453.878601435572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 473759407.718112409115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3760490.775720287114                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       231424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1182540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13538361760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16707735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22605160                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12367721690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3776663500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 347007272875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    625614125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59127.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     63048.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45120.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33336177.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    737629.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2689478.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    610951.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12166537400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    942849500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4320742600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23179791.586998                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    140695155.071501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       991625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9053456500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  12123031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1340942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1340942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1340942                       # number of overall hits
system.cpu.icache.overall_hits::total         1340942                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          246                       # number of overall misses
system.cpu.icache.overall_misses::total           246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10683750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10683750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10683750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10683750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1341188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1341188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1341188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1341188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43429.878049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43429.878049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43429.878049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43429.878049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10294000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10294000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000183                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.528455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.528455                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1340942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1340942                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10683750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10683750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1341188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1341188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43429.878049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43429.878049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.528455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.900757                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              624101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                54                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11557.425926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.900757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2682622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2682622                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       145227                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           145227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       145227                       # number of overall hits
system.cpu.dcache.overall_hits::total          145227                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          640                       # number of overall misses
system.cpu.dcache.overall_misses::total           640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     49915375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     49915375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     49915375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     49915375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145867                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145867                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145867                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004388                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004388                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77992.773438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77992.773438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77992.773438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77992.773438                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          310                       # number of writebacks
system.cpu.dcache.writebacks::total               310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5448                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5448                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39965000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39965000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11960125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11960125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76708.253359                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76708.253359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76708.253359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76708.253359                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2195.323972                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2195.323972                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    515                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28165000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28165000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80242.165242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80242.165242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27612875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27612875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11960125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11960125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78669.159544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78669.159544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21706.215971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21706.215971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21750375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21750375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75260.813149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75260.813149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12352125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12352125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72659.558824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72659.558824                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       366877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       366877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3814344250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3814344250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10396.793067                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10396.793067                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        94812                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        94812                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       272065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       272065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3705098500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3705098500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13618.431257                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13618.431257                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.555437                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               576                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.555437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3519006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3519006                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21176487500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                21176705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    245                       # Simulator instruction rate (inst/s)
host_mem_usage                                8763152                       # Number of bytes of host memory used
host_op_rate                                      251                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33250.06                       # Real time elapsed on the host
host_tick_rate                                 524141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8148002                       # Number of instructions simulated
sim_ops                                       8352735                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017428                       # Number of seconds simulated
sim_ticks                                 17427730000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.896986                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  393613                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               406218                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                524                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            400338                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3173                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4395                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1222                       # Number of indirect misses.
system.cpu.branchPred.lookups                  423340                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7843                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          707                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2505221                       # Number of instructions committed
system.cpu.committedOps                       2544563                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.388065                       # CPI: cycles per instruction
system.cpu.discardedOps                          9342                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1272696                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81448                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           779271                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2624800                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295154                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      523                       # number of quiesce instructions executed
system.cpu.numCycles                          8487852                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       523                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1660328     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1162      0.05%     65.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                  87335      3.43%     68.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                795737     31.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2544563                       # Class of committed instruction
system.cpu.quiesceCycles                     19396516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5863052                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        735101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              232260                       # Transaction distribution
system.membus.trans_dist::ReadResp             232859                       # Transaction distribution
system.membus.trans_dist::WriteReq             140065                       # Transaction distribution
system.membus.trans_dist::WriteResp            140065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          311                       # Transaction distribution
system.membus.trans_dist::WriteClean               61                       # Transaction distribution
system.membus.trans_dist::CleanEvict              260                       # Transaction distribution
system.membus.trans_dist::ReadExReq               170                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           353                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       366877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        366877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       735334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       746275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       733754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       733754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1480575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        56064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        73916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23479788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23479788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23569448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1107054                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004250                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1107034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1107054                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1892585500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11041375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              495015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2204500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8985715                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1424094140                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1235250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       302592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       500019                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       500019                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8692                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        61520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       102480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1482752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1605222                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       984040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1639400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23724032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25556336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2656177500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2155408329                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1408563000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3760444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2820333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3760444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10341221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3760444                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2820333                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6580777                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3760444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6580777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6580777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16921997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2820333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6580777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9401110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2820333                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       969719                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3790052                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2820333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9401110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       969719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13191161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       231709                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       231709                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       135168                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       135168                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        10280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       720896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       733754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       328680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23068672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23479788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454140                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454140    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454140                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1066267625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1293700000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1845133015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18802219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18802219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1882737453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     37604438                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37661818                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     75266257                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1882737453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56464037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18802219                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1958003710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15138816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25231360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       473088                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2996224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     33843995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1007798950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    473815924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1515458869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    579108352                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    868662528                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1447770880                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     33843995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1586907302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1342478452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2963229749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          246                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          266                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       903388                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        73446                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         976834                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       903388                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       903388                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       903388                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        73446                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        976834                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14811136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14861292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8674560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       231424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    849860309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       969719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1850843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             852738251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1366099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18802219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    473815924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3760444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            497744686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1366099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     18859599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1323676233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3760444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       969719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1850843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1350482937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      5140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    360248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447828750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422123                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144146                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      232212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135540                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7488660070                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1160060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13578975070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32277.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58527.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       199                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   216362                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126158                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232211                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  204656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    400                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.388228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.696176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.105565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          649      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          631      2.52%      5.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          380      1.52%      6.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          358      1.43%      8.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          421      1.68%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          342      1.37%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          429      1.71%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          391      1.56%     14.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21441     85.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     822.801418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1013.596442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           154     54.61%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.35%     54.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.35%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           41     14.54%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.71%     70.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           70     24.82%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.35%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.48%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.06%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     480.652482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    150.829601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    490.738582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            125     44.33%     44.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      3.90%     48.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      3.90%     52.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.35%     52.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.71%     53.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.71%     53.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.71%     54.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.35%     54.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     55.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.35%     55.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      4.96%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          111     39.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14848768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8674816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14861228                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8674560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       497.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    852.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    497.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17427700000                       # Total gap between requests
system.mem_ctrls.avgGap                      47389.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14798336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57379.819402756417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 849125847.141308784485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 969718.947906583431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1847171.146213534521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1443217.217618129449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18802219.221895221621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 473753495.148249387741                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3760443.844379044604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       231424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1182540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13538361760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16707735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22723035                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12367721690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3776663500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 347007272875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    625614125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59127.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     63048.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45175.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33246563.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    737629.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2689478.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    610951.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12166537400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    942900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4320909600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23179791.586998                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    140695155.071501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       991625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9053674000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  12123031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1340954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1340954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1340954                       # number of overall hits
system.cpu.icache.overall_hits::total         1340954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          246                       # number of overall misses
system.cpu.icache.overall_misses::total           246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10683750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10683750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10683750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10683750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1341200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1341200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1341200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1341200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43429.878049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43429.878049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43429.878049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43429.878049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10294000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10294000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000183                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.528455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.528455                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1340954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1340954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10683750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10683750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1341200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1341200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43429.878049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43429.878049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10294000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.528455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.528455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.900796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2954495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6854.976798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.900796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2682646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2682646                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       145231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           145231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       145231                       # number of overall hits
system.cpu.dcache.overall_hits::total          145231                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          642                       # number of overall misses
system.cpu.dcache.overall_misses::total           642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50101000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50101000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50101000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50101000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145873                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004401                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004401                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004401                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004401                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78038.940810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78038.940810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78038.940810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78038.940810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          311                       # number of writebacks
system.cpu.dcache.writebacks::total               311                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5448                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5448                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40147500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40147500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40147500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40147500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11960125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11960125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003585                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003585                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003585                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76763.862333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76763.862333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76763.862333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76763.862333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2195.323972                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2195.323972                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    517                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        88638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           88638                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28350625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28350625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80313.385269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80313.385269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          551                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27795375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27795375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11960125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11960125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78740.439093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78740.439093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21706.215971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21706.215971                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21750375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21750375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75260.813149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75260.813149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4897                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12352125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12352125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72659.558824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72659.558824                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       366877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       366877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3814344250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3814344250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10396.793067                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10396.793067                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        94812                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        94812                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       272065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       272065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3705098500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3705098500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13618.431257                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13618.431257                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           483.555118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              150033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.819498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   483.555118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3519032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3519032                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21176705000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
