Release 13.1 Map O.40d (lin64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Sep 21 14:37:17 2011

Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CAS
   E1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U
   _SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[0].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[2].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_
   32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
   gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.
   ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter "trigled_not00011_INV_0" failed to join
   the OLOGIC comp matched to output buffer "LEDS_1_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter trigled_not00011_INV_0 drives multiple
   loads.
WARNING:Pack:2573 - The F7 multiplexer symbol
   "EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd1-In_f7"
   and its I0 input driver "XST_GND" were implemented suboptimally in the same
   slice component. The function generator could not be placed directly driving
   the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer
   "EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2-In_f7".
    There are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer
   "Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_st
   ate_FSM_FFd2-In_f7".  There are more than two MUXF7 wide function muxes.  The
   design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer
   "Inst_TEMAC2_example_design/receiver_unit/ip_correct_and000010_f7".  There
   are more than two MUXF7 wide function muxes.  The design will exhibit
   suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/ucnt_cmp_eq000021_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<0>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<1>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<2>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<3>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<4>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<5>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<6>131_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<7>133_f7".  There are more
   than two MUXF7 wide function muxes.  The design will exhibit suboptimal
   timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<0>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<0>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<1>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<1>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<2>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<2>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<3>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<3>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<4>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<4>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<5>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<5>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<6>61_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<6>90_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator "XST_GND" failed to merge with F7
   multiplexer "EMAC_0/rate_counter_1/din_mux0001<7>92_f7".  There are more than
   two MUXF7 wide function muxes.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4a4bc8b) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 164 IOs, 86 are locked
   and 78 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:656083a3) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:99fd1faa) REAL time: 24 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:99fd1faa) REAL time: 24 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:99fd1faa) REAL time: 38 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:99fd1faa) REAL time: 38 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:ec4a13d8) REAL time: 39 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:ec4a13d8) REAL time: 39 secs 

...
...........................
...................................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 15
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe_BUFG" LOC = "BUFGCTRL_X0Y25" ;
INST "EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "EMAC_0/bufg_client_rx_0" LOC = "BUFGCTRL_X0Y26" ;
INST "EMAC_0/bufg_client_tx_0" LOC = "BUFGCTRL_X0Y5" ;
INST "Inst_CRU/fpga_100m_clk_s_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "EMAC_0/bufg_phy_rx_0" LOC = "BUFGCTRL_X0Y30" ;
INST "EMAC_0/bufg_phy_tx_0" LOC = "BUFGCTRL_X0Y28" ;
INST "Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "Inst_TEMAC2_example_design/bufg_rx_1" LOC = "BUFGCTRL_X0Y1" ;
INST "Inst_TEMAC2_example_design/bufg_tx_1" LOC = "BUFGCTRL_X0Y0" ;
INST "Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "MII_TX_CLK_0_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y31" ;
INST "Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "MII_TX_CLK_0" LOC = "K18" ;
INST "GMII_RX_CLK_0" LOC = "G15" ;
INST "GMII_RX_CLK_1" LOC = "AH18" ;
INST "FPGA100M" LOC = "H17" ;
INST "GTX_CLK_1" LOC = "AH17" ;
INST "Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST" LOC = "PLL_ADV_X0Y0" ;

# Inst_TEMAC2_example_design/CONTROL0<0> driven by BUFGCTRL_X0Y7
NET "Inst_TEMAC2_example_design/CONTROL0<0>" TNM_NET = "TN_Inst_TEMAC2_example_design/CONTROL0<0>" ;
TIMEGRP "TN_Inst_TEMAC2_example_design/CONTROL0<0>" AREA_GROUP = "CLKAG_Inst_TEMAC2_example_design/CONTROL0<0>" ;
AREA_GROUP "CLKAG_Inst_TEMAC2_example_design/CONTROL0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe driven by BUFGCTRL_X0Y25
NET "Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" TNM_NET = "TN_Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" ;
TIMEGRP "TN_Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" AREA_GROUP = "CLKAG_Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" ;
AREA_GROUP "CLKAG_Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe driven by BUFGCTRL_X0Y6
NET "EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" TNM_NET = "TN_EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" ;
TIMEGRP "TN_EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" AREA_GROUP = "CLKAG_EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" ;
AREA_GROUP "CLKAG_EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5 ;

# EMAC_0/rx_client_clk_0 driven by BUFGCTRL_X0Y26
NET "EMAC_0/rx_client_clk_0" TNM_NET = "TN_EMAC_0/rx_client_clk_0" ;
TIMEGRP "TN_EMAC_0/rx_client_clk_0" AREA_GROUP = "CLKAG_EMAC_0/rx_client_clk_0" ;
AREA_GROUP "CLKAG_EMAC_0/rx_client_clk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# EMAC_0/tx_client_clk_0 driven by BUFGCTRL_X0Y5
NET "EMAC_0/tx_client_clk_0" TNM_NET = "TN_EMAC_0/tx_client_clk_0" ;
TIMEGRP "TN_EMAC_0/tx_client_clk_0" AREA_GROUP = "CLKAG_EMAC_0/tx_client_clk_0" ;
AREA_GROUP "CLKAG_EMAC_0/tx_client_clk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# Inst_CRU/fpga_100m_clk_s driven by BUFGCTRL_X0Y29
NET "Inst_CRU/fpga_100m_clk_s" TNM_NET = "TN_Inst_CRU/fpga_100m_clk_s" ;
TIMEGRP "TN_Inst_CRU/fpga_100m_clk_s" AREA_GROUP = "CLKAG_Inst_CRU/fpga_100m_clk_s" ;
AREA_GROUP "CLKAG_Inst_CRU/fpga_100m_clk_s" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2 ;

# Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6> driven by BUFGCTRL_X0Y27
NET "Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>" TNM_NET = "TN_Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>" ;
TIMEGRP "TN_Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>" AREA_GROUP = "CLKAG_Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>" ;
AREA_GROUP "CLKAG_Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5 ;

# EMAC_0/rx_clk_0_i driven by BUFGCTRL_X0Y30
NET "EMAC_0/rx_clk_0_i" TNM_NET = "TN_EMAC_0/rx_clk_0_i" ;
TIMEGRP "TN_EMAC_0/rx_clk_0_i" AREA_GROUP = "CLKAG_EMAC_0/rx_clk_0_i" ;
AREA_GROUP "CLKAG_EMAC_0/rx_clk_0_i" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y5 ;

# EMAC_0/tx_phy_clk_0 driven by BUFGCTRL_X0Y28
NET "EMAC_0/tx_phy_clk_0" TNM_NET = "TN_EMAC_0/tx_phy_clk_0" ;
TIMEGRP "TN_EMAC_0/tx_phy_clk_0" AREA_GROUP = "CLKAG_EMAC_0/tx_phy_clk_0" ;
AREA_GROUP "CLKAG_EMAC_0/tx_phy_clk_0" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y5 ;

# Inst_CRU/mclk_s driven by BUFGCTRL_X0Y4
NET "Inst_CRU/mclk_s" TNM_NET = "TN_Inst_CRU/mclk_s" ;
TIMEGRP "TN_Inst_CRU/mclk_s" AREA_GROUP = "CLKAG_Inst_CRU/mclk_s" ;
AREA_GROUP "CLKAG_Inst_CRU/mclk_s" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5 ;

# Inst_TEMAC2_example_design/rx_clk_1_i driven by BUFGCTRL_X0Y1
NET "Inst_TEMAC2_example_design/rx_clk_1_i" TNM_NET = "TN_Inst_TEMAC2_example_design/rx_clk_1_i" ;
TIMEGRP "TN_Inst_TEMAC2_example_design/rx_clk_1_i" AREA_GROUP = "CLKAG_Inst_TEMAC2_example_design/rx_clk_1_i" ;
AREA_GROUP "CLKAG_Inst_TEMAC2_example_design/rx_clk_1_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# Inst_TEMAC2_example_design/tx_clk_1 driven by BUFGCTRL_X0Y0
NET "Inst_TEMAC2_example_design/tx_clk_1" TNM_NET = "TN_Inst_TEMAC2_example_design/tx_clk_1" ;
TIMEGRP "TN_Inst_TEMAC2_example_design/tx_clk_1" AREA_GROUP = "CLKAG_Inst_TEMAC2_example_design/tx_clk_1" ;
AREA_GROUP "CLKAG_Inst_TEMAC2_example_design/tx_clk_1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# mclk driven by BUFGCTRL_X0Y3
NET "mclk" TNM_NET = "TN_mclk" ;
TIMEGRP "TN_mclk" AREA_GROUP = "CLKAG_mclk" ;
AREA_GROUP "CLKAG_mclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# MII_TX_CLK_0_BUFGP driven by BUFGCTRL_X0Y31
NET "MII_TX_CLK_0_BUFGP" TNM_NET = "TN_MII_TX_CLK_0_BUFGP" ;
TIMEGRP "TN_MII_TX_CLK_0_BUFGP" AREA_GROUP = "CLKAG_MII_TX_CLK_0_BUFGP" ;
AREA_GROUP "CLKAG_MII_TX_CLK_0_BUFGP" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y5 ;

# clk200 driven by BUFGCTRL_X0Y2
NET "clk200" TNM_NET = "TN_clk200" ;
TIMEGRP "TN_clk200" AREA_GROUP = "CLKAG_clk200" ;
AREA_GROUP "CLKAG_clk200" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 15

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      4 |      2 |      0 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |Inst_CRU/fpga_100m_clk_s
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Inst_TEMAC2_example_design/tx_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |Inst_CRU/fpga_100m_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    118 |Inst_TEMAC2_example_design/tx_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    151 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      2 |      1 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |Inst_CRU/fpga_100m_clk_s
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    190 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk200
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    223 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Inst_CRU/mclk_s
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    288 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |mclk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    312 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |EMAC_0/tx_client_clk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |Inst_CRU/fpga_100m_clk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    169 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk200
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |mclk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    224 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    396 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mclk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    397 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |EMAC_0/tx_client_clk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |Inst_CRU/mclk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |Inst_TEMAC2_example_design/CONTROL0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_wg_cy<6>
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    123 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |clk200
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |mclk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    269 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 10/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     20 |     94 |EMAC_0/rx_client_clk_0
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |EMAC_0/rx_clk_0_i
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      2 |    122 |EMAC_0/tx_client_clk_0
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |EMAC_0/tx_phy_clk_0
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Inst_CRU/mclk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |Inst_TEMAC2_example_design/CONTROL0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |Inst_TEMAC2_example_design/rx_clk_1_i
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    302 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |MII_TX_CLK_0_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk200
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |     10 |     12 |      0 |      5 |      0 |      0 |      1 |      0 |     33 |    534 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      2 |      1 |      0 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    132 |EMAC_0/tx_client_clk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |     53 |Inst_TEMAC2_example_design/CONTROL0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    111 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk200
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |mclk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      1 |      0 |     66 |    296 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    201 |EMAC_0/tx_client_clk_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |Inst_TEMAC2_example_design/CONTROL0<0>
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     20 |     70 |Inst_TEMAC2_example_design/rx_clk_1_i
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     78 |    307 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |mclk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    110 |    588 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      4 |      2 |      0 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   1280 |   2240 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |EMAC_0/tx_client_clk_0
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Inst_CRU/mclk_s
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |      0 |Inst_TEMAC2_example_design/CONTROL0<0>
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Inst_TEMAC2_example_design/rx_clk_1_i
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    177 |Inst_TEMAC2_example_design/tx_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk200
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |     12 |      0 |      0 |      0 |      0 |      1 |      0 |     44 |    225 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1280 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    429 |EMAC_0/tx_client_clk_0
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |Inst_TEMAC2_example_design/CONTROL0<0>
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    176 |    246 |Inst_TEMAC2_example_design/tx_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    180 |    690 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:e59b532d) REAL time: 47 secs 

Phase 10.3  Local Placement Optimization
...
Phase 10.3  Local Placement Optimization (Checksum:c69a5774) REAL time: 48 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:612df621) REAL time: 48 secs 

Phase 12.8  Global Placement
...........................
..........................................................................
.....
..........................................................................................................................................
................
................
.......................
Phase 12.8  Global Placement (Checksum:73f45d8) REAL time: 1 mins 5 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:73f45d8) REAL time: 1 mins 5 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:73f45d8) REAL time: 1 mins 5 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:27ecbee3) REAL time: 1 mins 25 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:27ecbee3) REAL time: 1 mins 26 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:27ecbee3) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 26 secs 
Total CPU  time to Placer completion: 1 mins 25 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Inst_TEMAC2_example_design/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_
   16_and0000 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Inst_TEMAC2_example_design/UDP_IP_Core_2/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_
   16_and0000 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net Inst_TEMAC2_example_design/CONTROL0<13> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal <BUTTONS<3>_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<0>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<1>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<2>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<3>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<4>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<5>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<6>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <DIP_SWITCH<7>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<Inst_TEMAC2_example_design/gmii_rxc1_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN programming the
   DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1412 - Issue with pin connections and/or configuration on
   block:<EMAC_0/gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN programming the DATAIN input pin is
   not used and will be ignored.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  184
Slice Logic Utilization:
  Number of Slice Registers:                 4,032 out of  28,800   14%
    Number used as Flip Flops:               3,884
    Number used as Latches:                    148
  Number of Slice LUTs:                      4,893 out of  28,800   16%
    Number used as logic:                    3,792 out of  28,800   13%
      Number using O6 output only:           3,239
      Number using O5 output only:             249
      Number using O5 and O6:                  304
    Number used as Memory:                     252 out of   7,680    3%
      Number used as Single Port RAM:           24
        Number using O6 output only:            24
      Number used as Shift Register:           228
        Number using O6 output only:           227
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       849
  Number of route-thrus:                     1,190
    Number using O6 output only:             1,050
    Number using O5 output only:                92
    Number using O5 and O6:                     48

Slice Logic Distribution:
  Number of occupied Slices:                 2,230 out of   7,200   30%
  Number of LUT Flip Flop pairs used:        6,513
    Number with an unused Flip Flop:         2,481 out of   6,513   38%
    Number with an unused LUT:               1,620 out of   6,513   24%
    Number of fully used LUT-FF pairs:       2,412 out of   6,513   37%
    Number of unique control sets:             323
    Number of slice register sites lost
      to control set restrictions:             639 out of  28,800    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       164 out of     480   34%
    Number of LOCed IOBs:                       86 out of     164   52%
    IOB Flip Flops:                             49
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of      60   80%
    Number using BlockRAM only:                 48
    Total primitives used:
      Number of 36k BlockRAM used:              35
      Number of 18k BlockRAM used:              21
    Total Memory used (KB):                  1,638 out of   2,160   75%
  Number of BUFG/BUFGCTRLs:                     15 out of      32   46%
    Number used as BUFGs:                       15
  Number of IDELAYCTRLs:                         4 out of      16   25%
  Number of BSCANs:                              1 out of       4   25%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of TEMACs:                              2 out of       2  100%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.54

Peak Memory Usage:  782 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 30 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
