

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Sep 28 07:35:00 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  13.33|     10.57|        1.67|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   83|   83|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |   81|   81|         9|          -|          -|     9|    no    |
        | + Product  |    6|    6|         2|          2|          1|     3|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      46|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      31|
|Register         |        -|      -|      37|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      37|      77|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |matrixmul_mac_muladd_8s_8s_16ns_16_1_U1  |matrixmul_mac_muladd_8s_8s_16ns_16_1  |        0|      1|  0|   0|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |Total                                    |                                      |        0|      1|  0|   0|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_164_p2                  |     +    |      0|  0|   2|           2|           1|
    |indvar_flatten_next_fu_144_p2  |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_301_p2                  |     +    |      0|  0|   2|           2|           1|
    |k_1_fu_229_p2                  |     +    |      0|  0|   2|           2|           1|
    |p_addr1_fu_243_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr4_fu_279_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr8_fu_208_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr3_fu_269_p2              |     -    |      0|  0|   5|           5|           5|
    |p_addr7_fu_198_p2              |     -    |      0|  0|   5|           5|           5|
    |i_mid2_fu_170_p3               |  Select  |      0|  0|   2|           1|           2|
    |j_mid2_fu_156_p3               |  Select  |      0|  0|   2|           1|           1|
    |exitcond1_fu_150_p2            |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_flatten_fu_138_p2     |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_223_p2             |   icmp   |      0|  0|   1|           2|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  46|          48|          43|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          6|    1|          6|
    |i_reg_104              |   2|          2|    2|          4|
    |indvar_flatten_reg_93  |   4|          2|    4|          8|
    |j_reg_115              |   2|          2|    2|          4|
    |k_reg_126              |   2|          2|    2|          4|
    |res_address0           |   4|          3|    4|         12|
    |res_d0                 |  16|          3|   16|         48|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  31|         20|   31|         86|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |i_mid2_reg_329               |  2|   0|    2|          0|
    |i_reg_104                    |  2|   0|    2|          0|
    |indvar_flatten_next_reg_319  |  4|   0|    4|          0|
    |indvar_flatten_reg_93        |  4|   0|    4|          0|
    |j_mid2_reg_324               |  2|   0|    2|          0|
    |j_reg_115                    |  2|   0|    2|          0|
    |k_1_reg_352                  |  2|   0|    2|          0|
    |k_reg_126                    |  2|   0|    2|          0|
    |p_addr7_cast_reg_339         |  6|   0|    6|          0|
    |res_addr_reg_344             |  4|   0|    4|          0|
    |tmp_2_trn6_cast_reg_334      |  2|   0|    6|          4|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 37|   0|   41|          4|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 2, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !10

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

ST_1: stg_10 [1/1] 1.08ns
:4  br label %1


 <State 2>: 5.90ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %3 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i2 [ 0, %0 ], [ %i_mid2, %3 ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %3 ]

ST_2: exitcond_flatten [1/1] 1.24ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next [1/1] 0.48ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: stg_16 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %4, label %.reset

ST_2: stg_17 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

ST_2: empty_4 [1/1] 0.00ns
.reset:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_2: exitcond1 [1/1] 0.85ns
.reset:2  %exitcond1 = icmp eq i2 %j, -1

ST_2: j_mid2 [1/1] 0.84ns
.reset:3  %j_mid2 = select i1 %exitcond1, i2 0, i2 %j

ST_2: i_s [1/1] 0.48ns
.reset:4  %i_s = add i2 %i, 1

ST_2: i_mid2 [1/1] 0.84ns
.reset:5  %i_mid2 = select i1 %exitcond1, i2 %i_s, i2 %i

ST_2: stg_23 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_2: tmp_3 [1/1] 0.00ns
.reset:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_2: tmp_trn5_cast [1/1] 0.00ns
.reset:8  %tmp_trn5_cast = zext i2 %i_mid2 to i5

ST_2: tmp_2_trn6_cast [1/1] 0.00ns
.reset:9  %tmp_2_trn6_cast = zext i2 %j_mid2 to i6

ST_2: tmp [1/1] 0.00ns
.reset:10  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
.reset:11  %p_shl_cast = zext i4 %tmp to i5

ST_2: p_addr7 [1/1] 0.48ns
.reset:12  %p_addr7 = sub i5 %p_shl_cast, %tmp_trn5_cast

ST_2: p_addr7_cast [1/1] 0.00ns
.reset:13  %p_addr7_cast = sext i5 %p_addr7 to i6

ST_2: p_addr8 [1/1] 1.34ns
.reset:14  %p_addr8 = add i6 %p_addr7_cast, %tmp_2_trn6_cast

ST_2: p_addr8_cast [1/1] 0.00ns
.reset:15  %p_addr8_cast = sext i6 %p_addr8 to i32

ST_2: tmp_1 [1/1] 0.00ns
.reset:16  %tmp_1 = zext i32 %p_addr8_cast to i64

ST_2: res_addr [1/1] 0.00ns
.reset:17  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_1

ST_2: stg_35 [1/1] 2.39ns
.reset:18  store i16 0, i16* %res_addr, align 2

ST_2: stg_36 [1/1] 1.08ns
.reset:19  br label %2

ST_2: stg_37 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.21ns
ST_3: k [1/1] 0.00ns
:0  %k = phi i2 [ 0, %.reset ], [ %k_1, %ifBlock ]

ST_3: exitcond [1/1] 0.85ns
:1  %exitcond = icmp eq i2 %k, -1

ST_3: k_1 [1/1] 0.48ns
:2  %k_1 = add i2 %k, 1

ST_3: stg_41 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %ifBlock

ST_3: tmp_4_trn_cast1 [1/1] 0.00ns
ifBlock:4  %tmp_4_trn_cast1 = zext i2 %k to i6

ST_3: tmp_4_trn_cast [1/1] 0.00ns
ifBlock:5  %tmp_4_trn_cast = zext i2 %k to i5

ST_3: p_addr1 [1/1] 1.34ns
ifBlock:6  %p_addr1 = add i6 %p_addr7_cast, %tmp_4_trn_cast1

ST_3: p_addr1_cast [1/1] 0.00ns
ifBlock:7  %p_addr1_cast = sext i6 %p_addr1 to i32

ST_3: tmp_2 [1/1] 0.00ns
ifBlock:8  %tmp_2 = zext i32 %p_addr1_cast to i64

ST_3: a_addr [1/1] 0.00ns
ifBlock:9  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_2

ST_3: a_load [2/2] 2.39ns
ifBlock:10  %a_load = load i8* %a_addr, align 1

ST_3: tmp_4 [1/1] 0.00ns
ifBlock:12  %tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

ST_3: p_shl9_cast [1/1] 0.00ns
ifBlock:13  %p_shl9_cast = zext i4 %tmp_4 to i5

ST_3: p_addr3 [1/1] 0.48ns
ifBlock:14  %p_addr3 = sub i5 %p_shl9_cast, %tmp_4_trn_cast

ST_3: p_addr3_cast [1/1] 0.00ns
ifBlock:15  %p_addr3_cast = sext i5 %p_addr3 to i6

ST_3: p_addr4 [1/1] 1.34ns
ifBlock:16  %p_addr4 = add i6 %p_addr3_cast, %tmp_2_trn6_cast

ST_3: p_addr4_cast [1/1] 0.00ns
ifBlock:17  %p_addr4_cast = sext i6 %p_addr4 to i32

ST_3: tmp_s [1/1] 0.00ns
ifBlock:18  %tmp_s = zext i32 %p_addr4_cast to i64

ST_3: b_addr [1/1] 0.00ns
ifBlock:19  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_s

ST_3: b_load [2/2] 2.39ns
ifBlock:20  %b_load = load i8* %b_addr, align 1

ST_3: res_load [2/2] 2.39ns
ifBlock:23  %res_load = load i16* %res_addr, align 2


 <State 4>: 10.57ns
ST_4: empty [1/1] 0.00ns
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: stg_60 [1/1] 0.00ns
ifBlock:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_4: tmp_9 [1/1] 0.00ns
ifBlock:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind

ST_4: stg_62 [1/1] 0.00ns
ifBlock:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_4: a_load [1/2] 2.39ns
ifBlock:10  %a_load = load i8* %a_addr, align 1

ST_4: tmp_5 [1/1] 0.00ns
ifBlock:11  %tmp_5 = sext i8 %a_load to i16

ST_4: b_load [1/2] 2.39ns
ifBlock:20  %b_load = load i8* %b_addr, align 1

ST_4: tmp_6 [1/1] 0.00ns
ifBlock:21  %tmp_6 = sext i8 %b_load to i16

ST_4: tmp_7 [1/1] 2.84ns
ifBlock:22  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_4: res_load [1/2] 2.39ns
ifBlock:23  %res_load = load i16* %res_addr, align 2

ST_4: tmp_8 [1/1] 2.95ns
ifBlock:24  %tmp_8 = add i16 %tmp_7, %res_load

ST_4: stg_70 [1/1] 2.39ns
ifBlock:25  store i16 %tmp_8, i16* %res_addr, align 2

ST_4: empty_2 [1/1] 0.00ns
ifBlock:26  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_9) nounwind

ST_4: stg_72 [1/1] 0.00ns
ifBlock:27  br label %2


 <State 5>: 0.48ns
ST_5: empty_3 [1/1] 0.00ns
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_5: j_1 [1/1] 0.48ns
:1  %j_1 = add i2 %j_mid2, 1

ST_5: stg_75 [1/1] 0.00ns
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7fc6dea66a80; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7fc6deb0bf60; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x7fc6dcb5fc10; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6               (specbitsmap      ) [ 000000]
stg_7               (specbitsmap      ) [ 000000]
stg_8               (specbitsmap      ) [ 000000]
stg_9               (spectopmodule    ) [ 000000]
stg_10              (br               ) [ 011111]
indvar_flatten      (phi              ) [ 001000]
i                   (phi              ) [ 001000]
j                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001111]
indvar_flatten_next (add              ) [ 011111]
stg_16              (br               ) [ 000000]
stg_17              (specloopname     ) [ 000000]
empty_4             (speclooptripcount) [ 000000]
exitcond1           (icmp             ) [ 000000]
j_mid2              (select           ) [ 000111]
i_s                 (add              ) [ 000000]
i_mid2              (select           ) [ 011111]
stg_23              (specloopname     ) [ 000000]
tmp_3               (specregionbegin  ) [ 000111]
tmp_trn5_cast       (zext             ) [ 000000]
tmp_2_trn6_cast     (zext             ) [ 000110]
tmp                 (bitconcatenate   ) [ 000000]
p_shl_cast          (zext             ) [ 000000]
p_addr7             (sub              ) [ 000000]
p_addr7_cast        (sext             ) [ 000110]
p_addr8             (add              ) [ 000000]
p_addr8_cast        (sext             ) [ 000000]
tmp_1               (zext             ) [ 000000]
res_addr            (getelementptr    ) [ 000110]
stg_35              (store            ) [ 000000]
stg_36              (br               ) [ 001111]
stg_37              (ret              ) [ 000000]
k                   (phi              ) [ 000100]
exitcond            (icmp             ) [ 001111]
k_1                 (add              ) [ 001111]
stg_41              (br               ) [ 000000]
tmp_4_trn_cast1     (zext             ) [ 000000]
tmp_4_trn_cast      (zext             ) [ 000000]
p_addr1             (add              ) [ 000000]
p_addr1_cast        (sext             ) [ 000000]
tmp_2               (zext             ) [ 000000]
a_addr              (getelementptr    ) [ 000010]
tmp_4               (bitconcatenate   ) [ 000000]
p_shl9_cast         (zext             ) [ 000000]
p_addr3             (sub              ) [ 000000]
p_addr3_cast        (sext             ) [ 000000]
p_addr4             (add              ) [ 000000]
p_addr4_cast        (sext             ) [ 000000]
tmp_s               (zext             ) [ 000000]
b_addr              (getelementptr    ) [ 000010]
empty               (speclooptripcount) [ 000000]
stg_60              (specloopname     ) [ 000000]
tmp_9               (specregionbegin  ) [ 000000]
stg_62              (specpipeline     ) [ 000000]
a_load              (load             ) [ 000000]
tmp_5               (sext             ) [ 000000]
b_load              (load             ) [ 000000]
tmp_6               (sext             ) [ 000000]
tmp_7               (mul              ) [ 000000]
res_load            (load             ) [ 000000]
tmp_8               (add              ) [ 000000]
stg_70              (store            ) [ 000000]
empty_2             (specregionend    ) [ 000000]
stg_72              (br               ) [ 001111]
empty_3             (specregionend    ) [ 000000]
j_1                 (add              ) [ 011111]
stg_75              (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="res_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_35/2 res_load/3 stg_70/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="a_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="b_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="93" class="1005" name="indvar_flatten_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="indvar_flatten_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="1"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="1"/>
<pin id="117" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="2" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="k_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_flatten_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_next_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="exitcond1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_mid2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="0" index="2" bw="2" slack="0"/>
<pin id="160" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_mid2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_trn5_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn5_cast/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_2_trn6_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn6_cast/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_shl_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_addr7_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_addr7/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_addr7_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr7_cast/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_addr8_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr8/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_addr8_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr8_cast/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_4_trn_cast1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_4_trn_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_addr1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_addr1_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr1_cast/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl9_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_addr3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_addr3/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_addr3_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr3_cast/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_addr4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="1"/>
<pin id="282" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_addr4_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr4_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="2"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="306" class="1007" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="16" slack="0"/>
<pin id="310" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/4 tmp_8/4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="exitcond_flatten_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="319" class="1005" name="indvar_flatten_next_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_mid2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="2"/>
<pin id="326" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_mid2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_2_trn6_cast_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="1"/>
<pin id="336" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_trn6_cast "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_addr7_cast_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="1"/>
<pin id="341" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr7_cast "/>
</bind>
</comp>

<comp id="344" class="1005" name="res_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="k_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="a_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="b_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="j_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="1"/>
<pin id="369" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="97" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="97" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="119" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="119" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="108" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="150" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="108" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="156" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="170" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="178" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="182" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="227"><net_src comp="130" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="130" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="130" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="130" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="243" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="130" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="239" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="296"><net_src comp="76" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="88" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="297" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="293" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="63" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="318"><net_src comp="138" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="144" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="327"><net_src comp="156" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="332"><net_src comp="170" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="337"><net_src comp="182" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="342"><net_src comp="204" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="347"><net_src comp="56" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="355"><net_src comp="229" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="360"><net_src comp="69" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="365"><net_src comp="81" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="370"><net_src comp="301" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_16 : 2
		exitcond1 : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		tmp_trn5_cast : 3
		tmp_2_trn6_cast : 3
		tmp : 3
		p_shl_cast : 4
		p_addr7 : 5
		p_addr7_cast : 6
		p_addr8 : 7
		p_addr8_cast : 8
		tmp_1 : 9
		res_addr : 10
		stg_35 : 11
	State 3
		exitcond : 1
		k_1 : 1
		stg_41 : 2
		tmp_4_trn_cast1 : 1
		tmp_4_trn_cast : 1
		p_addr1 : 2
		p_addr1_cast : 3
		tmp_2 : 4
		a_addr : 5
		a_load : 6
		tmp_4 : 1
		p_shl9_cast : 2
		p_addr3 : 3
		p_addr3_cast : 4
		p_addr4 : 5
		p_addr4_cast : 6
		tmp_s : 7
		b_addr : 8
		b_load : 9
	State 4
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 2
		tmp_8 : 3
		stg_70 : 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_144 |    0    |    0    |    4    |
|          |         i_s_fu_164         |    0    |    0    |    2    |
|          |       p_addr8_fu_208       |    0    |    0    |    5    |
|    add   |         k_1_fu_229         |    0    |    0    |    2    |
|          |       p_addr1_fu_243       |    0    |    0    |    5    |
|          |       p_addr4_fu_279       |    0    |    0    |    5    |
|          |         j_1_fu_301         |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    sub   |       p_addr7_fu_198       |    0    |    0    |    4    |
|          |       p_addr3_fu_269       |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_138  |    0    |    0    |    2    |
|   icmp   |      exitcond1_fu_150      |    0    |    0    |    1    |
|          |       exitcond_fu_223      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_156       |    0    |    0    |    2    |
|          |        i_mid2_fu_170       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_306         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_trn5_cast_fu_178    |    0    |    0    |    0    |
|          |   tmp_2_trn6_cast_fu_182   |    0    |    0    |    0    |
|          |      p_shl_cast_fu_194     |    0    |    0    |    0    |
|          |        tmp_1_fu_218        |    0    |    0    |    0    |
|   zext   |   tmp_4_trn_cast1_fu_235   |    0    |    0    |    0    |
|          |    tmp_4_trn_cast_fu_239   |    0    |    0    |    0    |
|          |        tmp_2_fu_252        |    0    |    0    |    0    |
|          |     p_shl9_cast_fu_265     |    0    |    0    |    0    |
|          |        tmp_s_fu_288        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_186         |    0    |    0    |    0    |
|          |        tmp_4_fu_257        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_addr7_cast_fu_204    |    0    |    0    |    0    |
|          |     p_addr8_cast_fu_214    |    0    |    0    |    0    |
|          |     p_addr1_cast_fu_248    |    0    |    0    |    0    |
|   sext   |     p_addr3_cast_fu_275    |    0    |    0    |    0    |
|          |     p_addr4_cast_fu_284    |    0    |    0    |    0    |
|          |        tmp_5_fu_293        |    0    |    0    |    0    |
|          |        tmp_6_fu_297        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       a_addr_reg_357      |    4   |
|       b_addr_reg_362      |    4   |
|  exitcond_flatten_reg_315 |    1   |
|       i_mid2_reg_329      |    2   |
|         i_reg_104         |    2   |
|indvar_flatten_next_reg_319|    4   |
|   indvar_flatten_reg_93   |    4   |
|        j_1_reg_367        |    2   |
|       j_mid2_reg_324      |    2   |
|         j_reg_115         |    2   |
|        k_1_reg_352        |    2   |
|         k_reg_126         |    2   |
|    p_addr7_cast_reg_339   |    6   |
|      res_addr_reg_344     |    4   |
|  tmp_2_trn6_cast_reg_334  |    6   |
+---------------------------+--------+
|           Total           |   47   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_63 |  p1  |   2  |  16  |   32   ||    16   |
| grp_access_fu_76 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_88 |  p0  |   2  |   4  |    8   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||   4.34  ||    28   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   28   |
|  Register |    -   |    -   |   47   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   47   |   69   |
+-----------+--------+--------+--------+--------+
