//
// Module mopshub_lib.elink_to_fifo.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 14:31:30 02/24/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module elink_to_fifo( 
   // Port Declarations
   input   wire           fifo_flush, 
   output  wire           fifo_full, 
   output  wire    [9:0]  fifo_dout, 
   input   wire           clk, 
   input   wire           fifo_rd_en, 
   input   wire    [1:0]  data_2bit_in, 
   input   wire           rst, 
   input   wire           enc_stream, 
   input   wire    [7:0]  Kchar_comma, 
   input   wire    [7:0]  Kchar_eop, 
   input   wire    [7:0]  Kchar_sop, 
   output  wire           rx_fifo_empty
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [9:0] dec10b_Out;
wire        dec10b_rdy;
wire        rdy_fifo;


// Instances 
elink_proc_in elink_proc_in0( 
   .EDATA_IN    (data_2bit_in), 
   .Kchar_comma (Kchar_comma), 
   .Kchar_eop   (Kchar_eop), 
   .Kchar_sop   (Kchar_sop), 
   .clk         (clk), 
   .enc_stream  (enc_stream), 
   .rst         (rst), 
   .ISK         (dec10b_Out[9:8]), 
   .data_out    (dec10b_Out[7:0]), 
   .data_rdy    (dec10b_rdy)
); 

fifo_core_wrapper #(8'b10111100) fifo_core_wrap_rx( 
   .clk        (clk), 
   .din_fifo   (dec10b_Out), 
   .flush_fifo (fifo_flush), 
   .rd_en      (fifo_rd_en), 
   .rst        (rst), 
   .wr_en      (dec10b_rdy), 
   .dout_fifo  (fifo_dout), 
   .empty_fifo (rx_fifo_empty), 
   .full_fifo  (fifo_full), 
   .rdy_fifo   (rdy_fifo)
); 


endmodule // elink_to_fifo

