===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1691 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2490 ( 15.5%)    0.2490 ( 21.3%)  FIR Parser
    0.6705 ( 41.7%)    0.3976 ( 34.0%)  'firrtl.circuit' Pipeline
    0.1015 (  6.3%)    0.0549 (  4.7%)    'firrtl.module' Pipeline
    0.1015 (  6.3%)    0.0549 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0103 (  0.6%)    0.0103 (  0.9%)    InferWidths
    0.0447 (  2.8%)    0.0447 (  3.8%)    LowerFIRRTLTypes
    0.4760 ( 29.6%)    0.2516 ( 21.5%)    'firrtl.module' Pipeline
    0.0789 (  4.9%)    0.0439 (  3.8%)      ExpandWhens
    0.3970 ( 24.7%)    0.2076 ( 17.8%)      SimpleCanonicalizer
    0.0333 (  2.1%)    0.0333 (  2.8%)    IMConstProp
    0.0028 (  0.2%)    0.0028 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0045 (  0.3%)    0.0026 (  0.2%)    'firrtl.module' Pipeline
    0.0045 (  0.3%)    0.0026 (  0.2%)      CheckWidths
    0.1774 ( 11.0%)    0.1774 ( 15.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3001 ( 18.7%)    0.1552 ( 13.3%)  'hw.module' Pipeline
    0.0069 (  0.4%)    0.0048 (  0.4%)    HWCleanup
    0.1411 (  8.8%)    0.0730 (  6.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1521 (  9.5%)    0.0774 (  6.6%)    SimpleCanonicalizer
    0.0201 (  1.3%)    0.0201 (  1.7%)  HWLegalizeNames
    0.0439 (  2.7%)    0.0238 (  2.0%)  'hw.module' Pipeline
    0.0439 (  2.7%)    0.0238 (  2.0%)    PrettifyVerilog
    0.1451 (  9.0%)    0.1451 ( 12.4%)  Output
    0.0008 (  0.0%)    0.0008 (  0.1%)  Rest
    1.6070 (100.0%)    1.1691 (100.0%)  Total

{
  totalTime: 1.179,
  maxMemory: 82911232
}
