<stg><name>kerneldl</name>


<trans_list>

<trans id="725" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="5" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="!1"/>
<literal name="model_read" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="5" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="21" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="119" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="121" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="123" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="221" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="223" to="223">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="231" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="231" to="232">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="233" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="235" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="235" to="235">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="238" to="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="238" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="243" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="246" to="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="246" to="247">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="248" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="252" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="253" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %model_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %model)

]]></Node>
<StgValue><ssdm name="model_read"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %dout_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %dout)

]]></Node>
<StgValue><ssdm name="dout_read"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %datay_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %datay)

]]></Node>
<StgValue><ssdm name="datay_read"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %datax_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %datax)

]]></Node>
<StgValue><ssdm name="datax_read"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %dout5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %dout_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="dout5"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="62">
<![CDATA[
:5  %empty = zext i62 %dout5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmemm_addr = getelementptr float* %gmemm, i64 %empty

]]></Node>
<StgValue><ssdm name="gmemm_addr"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %datay3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %datay_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="datay3"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="62">
<![CDATA[
:8  %empty_9 = zext i62 %datay3 to i64

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %gmemm_addr_1 = getelementptr float* %gmemm, i64 %empty_9

]]></Node>
<StgValue><ssdm name="gmemm_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %datax1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %datax_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="datax1"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="62">
<![CDATA[
:11  %empty_10 = zext i62 %datax1 to i64

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %gmemm_addr_2 = getelementptr float* %gmemm, i64 %empty_10

]]></Node>
<StgValue><ssdm name="gmemm_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmemm), !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %model) nounwind, !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @kerneldl_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:16  %z_paramsw1 = alloca [33280 x float], align 4

]]></Node>
<StgValue><ssdm name="z_paramsw1"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:17  %z_paramsb1 = alloca [312000 x float], align 4

]]></Node>
<StgValue><ssdm name="z_paramsb1"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:18  %z_gradsw1 = alloca [33280 x float], align 4

]]></Node>
<StgValue><ssdm name="z_gradsw1"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:19  %z_gradsb1 = alloca [312000 x float], align 4

]]></Node>
<StgValue><ssdm name="z_gradsb1"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:20  %z_a_actc = alloca [4000 x float], align 4

]]></Node>
<StgValue><ssdm name="z_a_actc"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64">
<![CDATA[
:21  %z_b_mask = alloca [312000 x i1], align 1

]]></Node>
<StgValue><ssdm name="z_b_mask"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="64">
<![CDATA[
:22  %z_c_max = alloca [312000 x i2], align 1

]]></Node>
<StgValue><ssdm name="z_c_max"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:23  %bufferx = alloca [4000 x float], align 16

]]></Node>
<StgValue><ssdm name="bufferx"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:24  %buffery = alloca [312000 x float], align 16

]]></Node>
<StgValue><ssdm name="buffery"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:25  %h1 = alloca [33280 x float], align 16

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:26  %h2 = alloca [312000 x float], align 16

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:27  %bufferd = alloca [24000 x float], align 16

]]></Node>
<StgValue><ssdm name="bufferd"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(float* %gmemm, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln87"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i64 %datax, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln91"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i64 %datay, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln92"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i64 %dout, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln93"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 %model, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln94"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln95"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i16 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln21 = icmp eq i16 %i_0_i_i, -32256

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33280, i64 33280, i64 33280) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %i = add i16 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln21, label %.preheader.i.i.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln23 = zext i16 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %z_paramsw1_addr = getelementptr [33280 x float]* %z_paramsw1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="z_paramsw1_addr"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:2  store float 2.000000e+00, float* %z_paramsw1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %z_gradsw1_addr = getelementptr [33280 x float]* %z_gradsw1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="z_gradsw1_addr"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store float 0.000000e+00, float* %z_gradsw1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %i1_0_i_i = phi i19 [ %i_1, %3 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i_i"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str54) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.i:2  %icmp_ln27 = icmp eq i19 %i1_0_i_i, -212288

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i.i:4  %i_1 = add i19 %i1_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:5  br i1 %icmp_ln27, label %cnn.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="19">
<![CDATA[
:0  %zext_ln29 = zext i19 %i1_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %z_paramsb1_addr = getelementptr [312000 x float]* %z_paramsb1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="z_paramsb1_addr"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:2  store float 2.000000e+00, float* %z_paramsb1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %z_gradsb1_addr = getelementptr [312000 x float]* %z_gradsb1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="z_gradsb1_addr"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:4  store float 0.000000e+00, float* %z_gradsb1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
cnn.exit:0  switch i32 %model_read, label %.loopexit [
    i32 1, label %.preheader4.preheader
    i32 2, label %.preheader.preheader
  ]

]]></Node>
<StgValue><ssdm name="switch_ln129"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_rd_req"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="316" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="317" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="318" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="319" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="320" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="321" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %gmemm_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_rd_req"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader:0  %i5_0 = phi i15 [ %i_3, %13 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:2  %icmp_ln164 = icmp eq i15 %i5_0, -8768

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:4  %i_3 = add i15 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln164, label %14, label %13

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="329" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:1  %gmemm_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmemm_addr)

]]></Node>
<StgValue><ssdm name="gmemm_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="15">
<![CDATA[
:0  %zext_ln166 = zext i15 %i5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bufferd_addr = getelementptr inbounds [24000 x float]* %bufferd, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="bufferd_addr"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:3  store float %gmemm_addr_read, float* %bufferd_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="334" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32">
<![CDATA[
:0  call fastcc void @backward([312000 x i2]* %z_c_max, [24000 x float]* %bufferd) nounwind

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="335" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32">
<![CDATA[
:0  call fastcc void @backward([312000 x i2]* %z_c_max, [24000 x float]* %bufferd) nounwind

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0  %o_0_i_i = phi i19 [ 0, %14 ], [ %o, %._crit_edge.i.i16 ]

]]></Node>
<StgValue><ssdm name="o_0_i_i"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str48) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %icmp_ln68 = icmp eq i19 %o_0_i_i, -212288

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %o = add i19 %o_0_i_i, 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln68, label %gradient.exit, label %16

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="19">
<![CDATA[
:0  %zext_ln70 = zext i19 %o_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %z_b_mask_addr = getelementptr [312000 x i1]* %z_b_mask, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="z_b_mask_addr"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="19">
<![CDATA[
:2  %z_b_mask_load = load i1* %z_b_mask_addr, align 1

]]></Node>
<StgValue><ssdm name="z_b_mask_load"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i16:0  br label %15

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="347" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="19">
<![CDATA[
:2  %z_b_mask_load = load i1* %z_b_mask_addr, align 1

]]></Node>
<StgValue><ssdm name="z_b_mask_load"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %z_b_mask_load, label %17, label %._crit_edge.i.i16

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="z_b_mask_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bufferd_addr_1 = getelementptr [24000 x float]* %bufferd, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="bufferd_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="z_b_mask_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:1  store float 0.000000e+00, float* %bufferd_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="z_b_mask_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.i.i16

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="352" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
gradient.exit:0  call fastcc void @backward.1([4000 x float]* %z_a_actc, [24000 x float]* %bufferd, [33280 x float]* %z_gradsw1, [312000 x float]* %z_gradsb1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="353" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
gradient.exit:0  call fastcc void @backward.1([4000 x float]* %z_a_actc, [24000 x float]* %bufferd, [33280 x float]* %z_gradsw1, [312000 x float]* %z_gradsb1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
gradient.exit:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i2_0_i = phi i16 [ %i_5, %18 ], [ 0, %gradient.exit ]

]]></Node>
<StgValue><ssdm name="i2_0_i"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33280, i64 33280, i64 33280) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:3  %icmp_ln66 = icmp eq i16 %i2_0_i, -32256

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i:4  %i_5 = add i16 %i2_0_i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln66, label %update.exit.preheader, label %18

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln70_1 = zext i16 %i2_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %h1_addr = getelementptr [33280 x float]* %h1, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="h1_addr"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %z_gradsw1_addr_1 = getelementptr [33280 x float]* %z_gradsw1, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="z_gradsw1_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="16">
<![CDATA[
:5  %z_gradsw1_load = load float* %z_gradsw1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_gradsw1_load"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %z_paramsw1_addr_1 = getelementptr [33280 x float]* %z_paramsw1, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="z_paramsw1_addr_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="366" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="16">
<![CDATA[
:5  %z_gradsw1_load = load float* %z_gradsw1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_gradsw1_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="367" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="368" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="369" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="16">
<![CDATA[
:2  %h1_load = load float* %h1_addr, align 4

]]></Node>
<StgValue><ssdm name="h1_load"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="371" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="16">
<![CDATA[
:2  %h1_load = load float* %h1_addr, align 4

]]></Node>
<StgValue><ssdm name="h1_load"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i = fmul float %z_gradsw1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="373" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %h1_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="375" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %h1_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="377" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %h1_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="379" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %h1_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i = fmul float %tmp_2_i, %z_gradsw1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="381" st_id="31" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fadd float %tmp_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="382" st_id="32" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fadd float %tmp_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="383" st_id="33" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fadd float %tmp_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="384" st_id="34" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fadd float %tmp_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="385" st_id="35" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fadd float %tmp_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="386" st_id="36" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fadd float %tmp_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="387" st_id="37" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fadd float %tmp_i, %tmp_3_i

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="388" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9  store float %tmp_4_i, float* %h1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="389" st_id="38" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_7_i = fpext float %tmp_4_i to double

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="390" st_id="39" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_7_i = fpext float %tmp_4_i to double

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="391" st_id="40" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="392" st_id="41" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="393" st_id="42" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="394" st_id="43" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="395" st_id="44" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="396" st_id="45" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="397" st_id="46" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="398" st_id="47" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="399" st_id="48" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="400" st_id="49" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="401" st_id="50" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="402" st_id="51" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="403" st_id="52" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="404" st_id="53" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="405" st_id="54" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="406" st_id="55" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="407" st_id="56" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="408" st_id="57" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="409" st_id="58" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="410" st_id="59" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="411" st_id="60" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="412" st_id="61" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="413" st_id="62" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="414" st_id="63" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="415" st_id="64" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="416" st_id="65" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="417" st_id="66" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="418" st_id="67" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="419" st_id="68" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="420" st_id="69" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i = call double @llvm.sqrt.f64(double %tmp_7_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="421" st_id="70" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="422" st_id="71" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="423" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="424" st_id="72" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="425" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="426" st_id="73" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="427" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="428" st_id="74" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="429" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i = fmul float %z_gradsw1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="430" st_id="75" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="431" st_id="76" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_6_i = fpext float %tmp_5_i to double

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="432" st_id="76" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="433" st_id="77" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_6_i = fpext float %tmp_5_i to double

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="434" st_id="77" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i_21 = fadd double %tmp_8_i, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="435" st_id="78" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="436" st_id="79" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="437" st_id="80" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="438" st_id="81" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="439" st_id="82" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="440" st_id="83" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="441" st_id="84" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="442" st_id="85" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="443" st_id="86" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="444" st_id="87" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="445" st_id="88" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="446" st_id="89" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="447" st_id="90" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="448" st_id="91" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="449" st_id="92" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="450" st_id="93" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="451" st_id="94" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="452" st_id="95" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="453" st_id="96" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="454" st_id="97" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="455" st_id="98" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="456" st_id="99" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="457" st_id="100" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="458" st_id="101" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="459" st_id="102" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="460" st_id="103" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="461" st_id="104" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="462" st_id="105" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="463" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="16">
<![CDATA[
:17  %z_paramsw1_load = load float* %z_paramsw1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_paramsw1_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="464" st_id="106" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="465" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="16">
<![CDATA[
:17  %z_paramsw1_load = load float* %z_paramsw1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_paramsw1_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="466" st_id="107" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="467" st_id="107" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
:18  %tmp_11_i = fpext float %z_paramsw1_load to double

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="468" st_id="108" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_10_i = fdiv double %tmp_6_i, %tmp_i_21

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="469" st_id="108" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
:18  %tmp_11_i = fpext float %z_paramsw1_load to double

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="470" st_id="109" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="471" st_id="110" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="472" st_id="111" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="473" st_id="112" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="474" st_id="113" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="475" st_id="114" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="476" st_id="115" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="477" st_id="116" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_12_i = fsub double %tmp_11_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="478" st_id="117" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
:20  %tmp_13_i = fptrunc double %tmp_12_i to float

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="479" st_id="118" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
:20  %tmp_13_i = fptrunc double %tmp_12_i to float

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="480" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  store float %tmp_13_i, float* %z_paramsw1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="481" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="482" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
update.exit.preheader:0  br label %update.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="483" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
update.exit:0  %i6_0 = phi i16 [ %i_8, %19 ], [ 0, %update.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="484" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
update.exit:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str59) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="485" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
update.exit:2  %icmp_ln174 = icmp eq i16 %i6_0, -32256

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="486" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update.exit:3  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33280, i64 33280, i64 33280) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="487" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
update.exit:4  %i_8 = add i16 %i6_0, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="488" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update.exit:5  br i1 %icmp_ln174, label %.preheader.i19.preheader, label %19

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="489" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln176 = zext i16 %i6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="490" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %z_gradsw1_addr_2 = getelementptr [33280 x float]* %z_gradsw1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="z_gradsw1_addr_2"/></StgValue>
</operation>

<operation id="491" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:2  store float 0.000000e+00, float* %z_gradsw1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="492" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %update.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="493" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i19.preheader:0  br label %.preheader.i19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="494" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
.preheader.i19:0  %i2_0_i17 = phi i19 [ %i_9, %20 ], [ 0, %.preheader.i19.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0_i17"/></StgValue>
</operation>

<operation id="495" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i19:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="496" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i19:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="497" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i19:3  %icmp_ln66_1 = icmp eq i19 %i2_0_i17, -212288

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="498" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.i19:4  %i_9 = add i19 %i2_0_i17, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="499" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i19:5  br i1 %icmp_ln66_1, label %update.1.exit.preheader, label %20

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="500" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="19">
<![CDATA[
:0  %zext_ln70_2 = zext i19 %i2_0_i17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="501" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %h2_addr = getelementptr [312000 x float]* %h2, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="h2_addr"/></StgValue>
</operation>

<operation id="502" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %z_gradsb1_addr_1 = getelementptr [312000 x float]* %z_gradsb1, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="z_gradsb1_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="19">
<![CDATA[
:5  %z_gradsb1_load = load float* %z_gradsb1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_gradsb1_load"/></StgValue>
</operation>

<operation id="504" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %z_paramsb1_addr_1 = getelementptr [312000 x float]* %z_paramsb1, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="z_paramsb1_addr_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="505" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="19">
<![CDATA[
:5  %z_gradsb1_load = load float* %z_gradsb1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_gradsb1_load"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="506" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="507" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="508" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="19">
<![CDATA[
:2  %h2_load = load float* %h2_addr, align 4

]]></Node>
<StgValue><ssdm name="h2_load"/></StgValue>
</operation>

<operation id="509" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="510" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="19">
<![CDATA[
:2  %h2_load = load float* %h2_addr, align 4

]]></Node>
<StgValue><ssdm name="h2_load"/></StgValue>
</operation>

<operation id="511" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2_i1 = fmul float %z_gradsb1_load, 0x3F847AE000000000

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="512" st_id="129" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="513" st_id="129" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="514" st_id="130" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="515" st_id="130" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="516" st_id="131" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="517" st_id="131" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="518" st_id="132" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i1 = fmul float %h2_load, 0x3FEFAE1480000000

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="519" st_id="132" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3_i1 = fmul float %tmp_2_i1, %z_gradsb1_load

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="520" st_id="133" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="521" st_id="134" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="522" st_id="135" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="523" st_id="136" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="524" st_id="137" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="525" st_id="138" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="526" st_id="139" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i1 = fadd float %tmp_i1, %tmp_3_i1

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="527" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="32">
<![CDATA[
:9  store float %tmp_4_i1, float* %h2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="528" st_id="140" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_7_i1 = fpext float %tmp_4_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_i1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="529" st_id="141" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_7_i1 = fpext float %tmp_4_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_7_i1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="530" st_id="142" stage="30" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="531" st_id="143" stage="29" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="532" st_id="144" stage="28" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="533" st_id="145" stage="27" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="534" st_id="146" stage="26" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="535" st_id="147" stage="25" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="536" st_id="148" stage="24" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="537" st_id="149" stage="23" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="538" st_id="150" stage="22" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="539" st_id="151" stage="21" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="540" st_id="152" stage="20" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="541" st_id="153" stage="19" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="542" st_id="154" stage="18" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="543" st_id="155" stage="17" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="544" st_id="156" stage="16" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="545" st_id="157" stage="15" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="546" st_id="158" stage="14" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="547" st_id="159" stage="13" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="548" st_id="160" stage="12" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="549" st_id="161" stage="11" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="550" st_id="162" stage="10" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="551" st_id="163" stage="9" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="552" st_id="164" stage="8" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="553" st_id="165" stage="7" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="554" st_id="166" stage="6" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="555" st_id="167" stage="5" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="556" st_id="168" stage="4" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="557" st_id="169" stage="3" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="558" st_id="170" stage="2" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="559" st_id="171" stage="1" lat="30">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_8_i1 = call double @llvm.sqrt.f64(double %tmp_7_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="560" st_id="172" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="561" st_id="173" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="562" st_id="174" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="563" st_id="174" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="564" st_id="175" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="565" st_id="175" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="566" st_id="176" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="567" st_id="176" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="568" st_id="177" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_5_i1 = fmul float %z_gradsb1_load, 0x3F847AE140000000

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="569" st_id="177" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="570" st_id="178" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_6_i1 = fpext float %tmp_5_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="571" st_id="178" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="572" st_id="179" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_6_i1 = fpext float %tmp_5_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="573" st_id="179" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_i1_24 = fadd double %tmp_8_i1, 0x3E45798EE0000000

]]></Node>
<StgValue><ssdm name="tmp_i1_24"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="574" st_id="180" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="575" st_id="181" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="576" st_id="182" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="577" st_id="183" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="578" st_id="184" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="579" st_id="185" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="580" st_id="186" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="581" st_id="187" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="582" st_id="188" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="583" st_id="189" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="584" st_id="190" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="585" st_id="191" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="586" st_id="192" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="587" st_id="193" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="588" st_id="194" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="589" st_id="195" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="590" st_id="196" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="591" st_id="197" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="592" st_id="198" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="593" st_id="199" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="594" st_id="200" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="595" st_id="201" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="596" st_id="202" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="597" st_id="203" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="598" st_id="204" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="599" st_id="205" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="600" st_id="206" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="601" st_id="207" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="602" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="19">
<![CDATA[
:17  %z_paramsb1_load = load float* %z_paramsb1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_paramsb1_load"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="603" st_id="208" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="604" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="19">
<![CDATA[
:17  %z_paramsb1_load = load float* %z_paramsb1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="z_paramsb1_load"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="605" st_id="209" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="606" st_id="209" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
:18  %tmp_9_i = fpext float %z_paramsb1_load to double

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="607" st_id="210" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_1_i = fdiv double %tmp_6_i1, %tmp_i1_24

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="608" st_id="210" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
:18  %tmp_9_i = fpext float %z_paramsb1_load to double

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="609" st_id="211" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="610" st_id="212" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="611" st_id="213" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="612" st_id="214" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="613" st_id="215" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="614" st_id="216" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="615" st_id="217" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="616" st_id="218" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_10_i1 = fsub double %tmp_9_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_10_i1"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="617" st_id="219" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
:20  %tmp_11_i1 = fptrunc double %tmp_10_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_11_i1"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="618" st_id="220" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
:20  %tmp_11_i1 = fptrunc double %tmp_10_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_11_i1"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="619" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="32">
<![CDATA[
:21  store float %tmp_11_i1, float* %z_paramsb1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="620" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader.i19

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="621" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
update.1.exit.preheader:0  br label %update.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="622" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
update.1.exit:0  %i7_0 = phi i19 [ %i_10, %21 ], [ 0, %update.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="623" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
update.1.exit:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str60) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="624" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
update.1.exit:2  %icmp_ln180 = icmp eq i19 %i7_0, -212288

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="625" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update.1.exit:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="626" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
update.1.exit:4  %i_10 = add i19 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="627" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update.1.exit:5  br i1 %icmp_ln180, label %.loopexit.loopexit, label %21

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="628" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="19">
<![CDATA[
:0  %zext_ln182 = zext i19 %i7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="629" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %z_gradsb1_addr_2 = getelementptr [312000 x float]* %z_gradsb1, i64 0, i64 %zext_ln182

]]></Node>
<StgValue><ssdm name="z_gradsb1_addr_2"/></StgValue>
</operation>

<operation id="630" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:2  store float 0.000000e+00, float* %z_gradsb1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="631" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %update.1.exit

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="632" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="633" st_id="224" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit7:0  %gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)

]]></Node>
<StgValue><ssdm name="gmemm_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="634" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="model_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit7:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="635" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln187"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="636" st_id="225" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="637" st_id="226" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="638" st_id="227" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="639" st_id="228" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="640" st_id="229" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="641" st_id="230" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmemm_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmemm_addr_2, i32 4000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_rd_req"/></StgValue>
</operation>

<operation id="642" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="643" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader4:0  %i1_0 = phi i12 [ %i_2, %4 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="644" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str55) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="645" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:2  %icmp_ln133 = icmp eq i12 %i1_0, -96

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="646" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4000, i64 4000, i64 4000) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="647" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:4  %i_2 = add i12 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="648" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln133, label %.preheader3.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="649" st_id="232" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:1  %gmemm_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmemm_addr_2)

]]></Node>
<StgValue><ssdm name="gmemm_addr_2_read"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="650" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
:0  %zext_ln135 = zext i12 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="651" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bufferx_addr = getelementptr inbounds [4000 x float]* %bufferx, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="bufferx_addr"/></StgValue>
</operation>

<operation id="652" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:3  store float %gmemm_addr_2_read, float* %bufferx_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="653" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="654" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="655" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
.preheader3:0  %i2_0 = phi i19 [ %i_4, %5 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="656" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str56) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="657" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader3:2  %icmp_ln139 = icmp eq i19 %i2_0, -212288

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="658" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="659" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader3:4  %i_4 = add i19 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="660" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln139, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="661" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="19">
<![CDATA[
:0  %zext_ln141 = zext i19 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="662" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffery_addr = getelementptr inbounds [312000 x float]* %buffery, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="buffery_addr"/></StgValue>
</operation>

<operation id="663" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:2  store float 0.000000e+00, float* %buffery_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="664" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="665" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @forward.1([4000 x float]* %z_a_actc, [4000 x float]* %bufferx, [312000 x float]* %buffery, [33280 x float]* %z_paramsw1, [312000 x float]* %z_paramsb1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="666" st_id="237" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:0  call fastcc void @forward.1([4000 x float]* %z_a_actc, [4000 x float]* %bufferx, [312000 x float]* %buffery, [33280 x float]* %z_paramsw1, [312000 x float]* %z_paramsb1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="667" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="668" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i14 = phi i19 [ 0, %6 ], [ %i_7, %._crit_edge1.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i14"/></StgValue>
</operation>

<operation id="669" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str43) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="670" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %icmp_ln50 = icmp eq i19 %i_0_i_i14, -212288

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="671" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="672" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %i_7 = add i19 %i_0_i_i14, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="673" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln50, label %predict.exit, label %8

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="674" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="19">
<![CDATA[
:0  %zext_ln52 = zext i19 %i_0_i_i14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="675" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffery_addr_1 = getelementptr [312000 x float]* %buffery, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="buffery_addr_1"/></StgValue>
</operation>

<operation id="676" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="19">
<![CDATA[
:2  %buffery_load = load float* %buffery_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buffery_load"/></StgValue>
</operation>

<operation id="677" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.i:0  br label %7

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="678" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="19">
<![CDATA[
:2  %buffery_load = load float* %buffery_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buffery_load"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="679" st_id="240" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fcmp olt float %buffery_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="680" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln52 = bitcast float %buffery_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln52"/></StgValue>
</operation>

<operation id="681" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln52, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="682" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="32">
<![CDATA[
:5  %trunc_ln52 = trunc i32 %bitcast_ln52 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="683" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln52 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="684" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln52_1 = icmp eq i23 %trunc_ln52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="685" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln52 = or i1 %icmp_ln52_1, %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="686" st_id="241" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_s = fcmp olt float %buffery_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="687" st_id="241" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln52 = and i1 %or_ln52, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="688" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln52, label %9, label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="689" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="32">
<![CDATA[
:0  store float 0.000000e+00, float* %buffery_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="690" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
<literal name="and_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="691" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.i.i:0  %empty_16 = phi float [ 0.000000e+00, %9 ], [ %buffery_load, %8 ]

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="692" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:1  %bitcast_ln56 = bitcast float %empty_16 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln56"/></StgValue>
</operation>

<operation id="693" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i:2  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln56, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="694" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.i.i:3  %trunc_ln56 = trunc i32 %bitcast_ln56 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="695" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i:4  %icmp_ln56 = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="696" st_id="242" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.i.i:5  %icmp_ln56_1 = icmp eq i23 %trunc_ln56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="697" st_id="242" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:7  %tmp_2 = fcmp oeq float %empty_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="698" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i:6  %or_ln56 = or i1 %icmp_ln56_1, %icmp_ln56

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="699" st_id="243" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i:7  %tmp_2 = fcmp oeq float %empty_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="700" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i:8  %and_ln56 = and i1 %or_ln56, %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln56"/></StgValue>
</operation>

<operation id="701" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i:9  br i1 %and_ln56, label %10, label %._crit_edge1.i.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="702" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %z_b_mask_addr_1 = getelementptr [312000 x i1]* %z_b_mask, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="z_b_mask_addr_1"/></StgValue>
</operation>

<operation id="703" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="19">
<![CDATA[
:1  store i1 true, i1* %z_b_mask_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="704" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge1.i.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="705" st_id="244" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="0">
<![CDATA[
predict.exit:0  call fastcc void @forward([312000 x i2]* %z_c_max, [312000 x float]* %buffery) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="706" st_id="245" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="0">
<![CDATA[
predict.exit:0  call fastcc void @forward([312000 x i2]* %z_c_max, [312000 x float]* %buffery) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="707" st_id="245" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
predict.exit:1  %gmemm_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmemm_addr_1, i32 24000)

]]></Node>
<StgValue><ssdm name="gmemm_addr_1_wr_req"/></StgValue>
</operation>

<operation id="708" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
predict.exit:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="709" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %i3_0 = phi i15 [ 0, %predict.exit ], [ %i_6, %12 ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="710" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="711" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %icmp_ln146 = icmp eq i15 %i3_0, -8768

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="712" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24000, i64 24000, i64 24000) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="713" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %i_6 = add i15 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="714" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln146, label %.loopexit.loopexit7, label %12

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="715" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="15">
<![CDATA[
:0  %zext_ln148 = zext i15 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="716" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffery_addr_2 = getelementptr inbounds [312000 x float]* %buffery, i64 0, i64 %zext_ln148

]]></Node>
<StgValue><ssdm name="buffery_addr_2"/></StgValue>
</operation>

<operation id="717" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="19">
<![CDATA[
:2  %buffery_load_1 = load float* %buffery_addr_2, align 4

]]></Node>
<StgValue><ssdm name="buffery_load_1"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="718" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="19">
<![CDATA[
:2  %buffery_load_1 = load float* %buffery_addr_2, align 4

]]></Node>
<StgValue><ssdm name="buffery_load_1"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="719" st_id="248" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.floatP(float* %gmemm_addr_1, float %buffery_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln148"/></StgValue>
</operation>

<operation id="720" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %11

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="721" st_id="249" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit7:0  %gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)

]]></Node>
<StgValue><ssdm name="gmemm_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="722" st_id="250" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit7:0  %gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)

]]></Node>
<StgValue><ssdm name="gmemm_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="723" st_id="251" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit7:0  %gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)

]]></Node>
<StgValue><ssdm name="gmemm_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="724" st_id="252" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit7:0  %gmemm_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmemm_addr_1)

]]></Node>
<StgValue><ssdm name="gmemm_addr_1_wr_resp"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
