{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680952207853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680952207853 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC_YRV 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"RISC_YRV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680952207875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680952207898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680952207898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680952208048 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680952208053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680952208210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680952208210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680952208210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680952208210 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1680952208210 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680952208218 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1680952208218 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680952208219 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680952208219 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680952208219 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680952208219 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680952208224 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1680952208462 ""}
{ "Warning" "WFIOMGR_FIOMGR_DUPLICATE_ASSIGNMENTS_FOUND_TOP_LEVEL" "I/O Standard key\[0\] 2 key\[0\] " "2 I/O Standard assignments found for key\[0\]. Only the one assigned to key\[0\] will take effect." { { "Info" "IFIOMGR_FIOMGR_ASSIGNMENT_FOUND_SUB_MSG" "I/O Standard key\[0\] 3.3 V SCHMITT TRIGGER " "key\[0\] has I/O Standard set to 3.3 V SCHMITT TRIGGER." {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169157 "%2!s! has %1!s! set to %3!s!." 0 0 "Design Software" 0 -1 1680952208709 ""} { "Info" "IFIOMGR_FIOMGR_ASSIGNMENT_FOUND_SUB_MSG" "I/O Standard key\[0\]~input 3.3-V LVTTL " "key\[0\]~input has I/O Standard set to 3.3-V LVTTL." {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169157 "%2!s! has %1!s! set to %3!s!." 0 0 "Design Software" 0 -1 1680952208709 ""}  } {  } 0 169156 "%3!d! %1!s! assignments found for %2!s!. Only the one assigned to %4!s! will take effect." 0 0 "Fitter" 0 -1 1680952208709 ""}
{ "Warning" "WFIOMGR_FIOMGR_DUPLICATE_ASSIGNMENTS_FOUND_TOP_LEVEL" "I/O Standard key\[1\] 2 key\[1\] " "2 I/O Standard assignments found for key\[1\]. Only the one assigned to key\[1\] will take effect." { { "Info" "IFIOMGR_FIOMGR_ASSIGNMENT_FOUND_SUB_MSG" "I/O Standard key\[1\] 3.3 V SCHMITT TRIGGER " "key\[1\] has I/O Standard set to 3.3 V SCHMITT TRIGGER." {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169157 "%2!s! has %1!s! set to %3!s!." 0 0 "Design Software" 0 -1 1680952208709 ""} { "Info" "IFIOMGR_FIOMGR_ASSIGNMENT_FOUND_SUB_MSG" "I/O Standard key\[1\]~input 3.3-V LVTTL " "key\[1\]~input has I/O Standard set to 3.3-V LVTTL." {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169157 "%2!s! has %1!s! set to %3!s!." 0 0 "Design Software" 0 -1 1680952208709 ""}  } {  } 0 169156 "%3!d! %1!s! assignments found for %2!s!. Only the one assigned to %4!s! will take effect." 0 0 "Fitter" 0 -1 1680952208709 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC_YRV.sdc " "Reading SDC File: 'RISC_YRV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1680952209667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1680952209673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISC_YRV.sdc 11 hex0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at RISC_YRV.sdc(11): hex0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680952209674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path RISC_YRV.sdc 11 Argument <to> is not an object ID " "Ignored set_false_path at RISC_YRV.sdc(11): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex0 " "set_false_path -from * -to hex0" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680952209674 ""}  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680952209674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISC_YRV.sdc 12 hex1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at RISC_YRV.sdc(12): hex1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680952209674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path RISC_YRV.sdc 12 Argument <to> is not an object ID " "Ignored set_false_path at RISC_YRV.sdc(12): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex1 " "set_false_path -from * -to hex1" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680952209674 ""}  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680952209674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISC_YRV.sdc 13 hex2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at RISC_YRV.sdc(13): hex2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680952209675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path RISC_YRV.sdc 13 Argument <to> is not an object ID " "Ignored set_false_path at RISC_YRV.sdc(13): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex2 " "set_false_path -from * -to hex2" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680952209675 ""}  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680952209675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISC_YRV.sdc 14 hex3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at RISC_YRV.sdc(14): hex3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680952209675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path RISC_YRV.sdc 14 Argument <to> is not an object ID " "Ignored set_false_path at RISC_YRV.sdc(14): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex3 " "set_false_path -from * -to hex3" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680952209675 ""}  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680952209675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISC_YRV.sdc 15 hex4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at RISC_YRV.sdc(15): hex4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680952209676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path RISC_YRV.sdc 15 Argument <to> is not an object ID " "Ignored set_false_path at RISC_YRV.sdc(15): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex4 " "set_false_path -from * -to hex4" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680952209676 ""}  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680952209676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISC_YRV.sdc 16 hex5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at RISC_YRV.sdc(16): hex5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1680952209676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path RISC_YRV.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at RISC_YRV.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex5 " "set_false_path -from * -to hex5" {  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680952209676 ""}  } { { "C:/FPGA/RISC_YRV/RISC_YRV.sdc" "" { Text "C:/FPGA/RISC_YRV/RISC_YRV.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1680952209676 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1680952209717 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1680952209719 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1680952209719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1680952209719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 max10_clk1_50 " "  20.000 max10_clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1680952209719 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1680952209719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "muxed_clk_raw  " "Promoted node muxed_clk_raw " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1680952210026 ""}  } { { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1680952210026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max10_clk1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node max10_clk1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1680952210026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_cnt\[22\] " "Destination node clk_cnt\[22\]" {  } { { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 2731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1680952210026 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "muxed_clk_raw " "Destination node muxed_clk_raw" {  } { { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1680952210026 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1680952210026 ""}  } { { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 9009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1680952210026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yrv_mcu:i_yrv_mcu\|top_resetb~0  " "Automatically promoted node yrv_mcu:i_yrv_mcu\|top_resetb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1680952210026 ""}  } { { "design/yrv_mcu.v" "" { Text "C:/FPGA/RISC_YRV/design/yrv_mcu.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 3699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1680952210026 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680952210663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1680952210668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1680952210668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680952210673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680952210682 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680952210690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680952210690 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680952210693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680952210845 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1680952210851 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680952210851 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680952211287 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1680952211300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680952212447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680952213004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680952213045 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680952215457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680952215457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680952216458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680952218984 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680952218984 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "3 " "Failed to route the following 3 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "yrv_mcu:i_yrv_mcu\|mcu_rdata\[28\]~26 " "Signal \"yrv_mcu:i_yrv_mcu\|mcu_rdata\[28\]~26\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1680952220425 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|mem_idata\[7\]~6 " "Signal \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|mem_idata\[7\]~6\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1680952220425 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|mem_idata\[6\]~11 " "Signal \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|mem_idata\[6\]~11\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1680952220425 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1680952220425 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "3 " "Cannot fit design in device -- following 3 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X47_Y27, I0) " "Routing resource LAB Block interconnect (X47_Y27, I0)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1680952220425 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X47_Y27, I34) " "Routing resource LAB Block interconnect (X47_Y27, I34)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1680952220425 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X47_Y27, I29) " "Routing resource LAB Input (X47_Y27, I29)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1680952220425 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1680952220425 ""}  } { { "c:/intelfpga_lite/22.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/FPGA/RISC_YRV/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1680952220425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680952220426 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1680952220426 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680952220426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680952220428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680952221036 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680952221367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680952221367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680952222420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680952224906 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680952224906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680952225861 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1680952225861 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680952225861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680952225862 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.21 " "Total time spent on timing analysis during the Fitter is 2.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1680952226072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680952226099 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1680952226099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680952227381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680952227383 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1680952227383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680952228669 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680952229618 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1680952230253 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 MAX 10 " "51 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_clk_10 3.3-V LVTTL N5 " "Pin adc_clk_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { adc_clk_10 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_clk_10" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10_clk2_50 3.3-V LVTTL N14 " "Pin max10_clk2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { max10_clk2_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10_clk2_50" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3 V Schmitt Trigger B8 " "Pin key\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3 V Schmitt Trigger A7 " "Pin key\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVTTL A14 " "Pin sw\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[8\] 3.3-V LVTTL B14 " "Pin sw\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVTTL V10 " "Pin gpio\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVTTL W10 " "Pin gpio\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVTTL V9 " "Pin gpio\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVTTL W9 " "Pin gpio\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVTTL V8 " "Pin gpio\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[5\] 3.3-V LVTTL W8 " "Pin gpio\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[6\] 3.3-V LVTTL V7 " "Pin gpio\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[7\] 3.3-V LVTTL W7 " "Pin gpio\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[8\] 3.3-V LVTTL W6 " "Pin gpio\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[9\] 3.3-V LVTTL V5 " "Pin gpio\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[10\] 3.3-V LVTTL W5 " "Pin gpio\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[11\] 3.3-V LVTTL AA15 " "Pin gpio\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[12\] 3.3-V LVTTL AA14 " "Pin gpio\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[13\] 3.3-V LVTTL W13 " "Pin gpio\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[14\] 3.3-V LVTTL W12 " "Pin gpio\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[15\] 3.3-V LVTTL AB13 " "Pin gpio\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[16\] 3.3-V LVTTL AB12 " "Pin gpio\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[17\] 3.3-V LVTTL Y11 " "Pin gpio\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[18\] 3.3-V LVTTL AB11 " "Pin gpio\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[19\] 3.3-V LVTTL W11 " "Pin gpio\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[20\] 3.3-V LVTTL AB10 " "Pin gpio\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[21\] 3.3-V LVTTL AA10 " "Pin gpio\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[22\] 3.3-V LVTTL AA9 " "Pin gpio\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[23\] 3.3-V LVTTL Y8 " "Pin gpio\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[24\] 3.3-V LVTTL AA8 " "Pin gpio\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[25\] 3.3-V LVTTL Y7 " "Pin gpio\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[26\] 3.3-V LVTTL AA7 " "Pin gpio\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[27\] 3.3-V LVTTL Y6 " "Pin gpio\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[28\] 3.3-V LVTTL AA6 " "Pin gpio\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[29\] 3.3-V LVTTL Y5 " "Pin gpio\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[30\] 3.3-V LVTTL AA5 " "Pin gpio\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[31\] 3.3-V LVTTL Y4 " "Pin gpio\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[32\] 3.3-V LVTTL AB3 " "Pin gpio\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[33\] 3.3-V LVTTL Y3 " "Pin gpio\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[34\] 3.3-V LVTTL AB2 " "Pin gpio\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[35\] 3.3-V LVTTL AA2 " "Pin gpio\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVTTL D12 " "Pin sw\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVTTL C11 " "Pin sw\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVTTL C12 " "Pin sw\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVTTL A12 " "Pin sw\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVTTL B12 " "Pin sw\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVTTL A13 " "Pin sw\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVTTL C10 " "Pin sw\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[9\] 3.3-V LVTTL F15 " "Pin sw\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sw[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10_clk1_50 3.3-V LVTTL P11 " "Pin max10_clk1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { max10_clk1_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10_clk1_50" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1680952230306 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1680952230306 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently disabled " "Pin gpio\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently disabled " "Pin gpio\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently disabled " "Pin gpio\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently disabled " "Pin gpio\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently disabled " "Pin gpio\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently disabled " "Pin gpio\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently disabled " "Pin gpio\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently disabled " "Pin gpio\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently disabled " "Pin gpio\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently disabled " "Pin gpio\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently enabled " "Pin gpio\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "TOP.sv" "" { Text "C:/FPGA/RISC_YRV/TOP.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA/RISC_YRV/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680952230307 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1680952230307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/RISC_YRV/output_files/RISC_YRV.fit.smsg " "Generated suppressed messages file C:/FPGA/RISC_YRV/output_files/RISC_YRV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680952230508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5845 " "Peak virtual memory: 5845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680952231167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 14:10:31 2023 " "Processing ended: Sat Apr  8 14:10:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680952231167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680952231167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680952231167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680952231167 ""}
