{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765258395264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765258395265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 11:03:15 2025 " "Processing started: Tue Dec  9 11:03:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765258395265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258395265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo_top_bb -c demo_top_bb " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo_top_bb -c demo_top_bb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258395265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765258395839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765258395840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_tx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_tx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_other " "Found entity 1: uart_tx_other" {  } { { "RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_tx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_tx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_32 " "Found entity 1: uart_tx_32" {  } { { "RTL_Mavishan/uart_tx_32.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_rx_other_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_rx_other_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other_16 " "Found entity 1: uart_rx_other_16" {  } { { "RTL_Mavishan/uart_rx_other_16.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_rx_other_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_rx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_rx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other " "Found entity 1: uart_rx_other" {  } { { "RTL_Mavishan/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_rx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_other_32_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_other_32_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other_32_16 " "Found entity 1: uart_other_32_16" {  } { { "RTL_Mavishan/uart_other_32_16.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other_32_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other " "Found entity 1: uart_other" {  } { { "RTL_Mavishan/uart_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/top_with_bb_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/top_with_bb_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb_v1 " "Found entity 1: top_with_bb_v1" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "RTL_Mavishan/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "RTL_Mavishan/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "RTL_Mavishan/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "RTL_Mavishan/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765258416073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/master_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/master_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "RTL_Mavishan/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "RTL_Mavishan/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "RTL_Mavishan/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "RTL_Mavishan/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "RTL_Mavishan/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/baudrate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/arbiter_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/arbiter_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_mav " "Found entity 1: arbiter_mav" {  } { { "RTL_Mavishan/arbiter_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/arbiter_mav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/addr_decoder_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/addr_decoder_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder_mav " "Found entity 1: addr_decoder_mav" {  } { { "RTL_Mavishan/addr_decoder_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/addr_decoder_mav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_top_bb " "Elaborating entity \"demo_top_bb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765258416143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(147) " "Verilog HDL assignment warning at demo_top_bb.v(147): truncated value with size 32 to match size of target (2)" {  } { { "RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416148 "|demo_top_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(152) " "Verilog HDL assignment warning at demo_top_bb.v(152): truncated value with size 32 to match size of target (2)" {  } { { "RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416148 "|demo_top_bb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_with_bb_v1 top_with_bb_v1:bus " "Elaborating entity \"top_with_bb_v1\" for hierarchy \"top_with_bb_v1:bus\"" {  } { { "RTL_Mavishan/demo_top_bb.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port top_with_bb_v1:bus\|master_port:master1 " "Elaborating entity \"master_port\" for hierarchy \"top_with_bb_v1:bus\|master_port:master1\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "master1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(99) " "Verilog HDL assignment warning at master_port.v(99): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416181 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(105) " "Verilog HDL assignment warning at master_port.v(105): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416181 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(120) " "Verilog HDL assignment warning at master_port.v(120): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416182 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(134) " "Verilog HDL assignment warning at master_port.v(134): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416182 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(146) " "Verilog HDL assignment warning at master_port.v(146): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416183 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master top_with_bb_v1:bus\|bus_bridge_master:bb_master " "Elaborating entity \"bus_bridge_master\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "bb_master" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bus_bridge_master.v(155) " "Verilog HDL assignment warning at bus_bridge_master.v(155): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416203 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 bus_bridge_master.v(177) " "Verilog HDL assignment warning at bus_bridge_master.v(177): truncated value with size 17 to match size of target (16)" {  } { { "RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416204 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\"" {  } { { "RTL_Mavishan/bus_bridge_master.v" "fifo_queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416214 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416214 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_other top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module " "Elaborating entity \"uart_other\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\"" {  } { { "RTL_Mavishan/bus_bridge_master.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_other top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter " "Elaborating entity \"uart_tx_other\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter\"" {  } { { "RTL_Mavishan/uart_other.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 uart_tx_other.v(21) " "Verilog HDL or VHDL warning at uart_tx_other.v(21): object \"flag1\" assigned a value but never read" {  } { { "RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_other.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765258416234 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 uart_tx_other.v(22) " "Verilog HDL or VHDL warning at uart_tx_other.v(22): object \"flag2\" assigned a value but never read" {  } { { "RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_other.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765258416234 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_other top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver " "Elaborating entity \"uart_rx_other\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver\"" {  } { { "RTL_Mavishan/uart_other.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate:bd " "Elaborating entity \"baudrate\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate:bd\"" {  } { { "RTL_Mavishan/uart_other.v" "bd" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudrate.sv(23) " "Verilog HDL assignment warning at baudrate.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "RTL_Mavishan/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/baudrate.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416255 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate:bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 baudrate.sv(28) " "Verilog HDL assignment warning at baudrate.sv(28): truncated value with size 32 to match size of target (13)" {  } { { "RTL_Mavishan/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/baudrate.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416255 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate:bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram top_with_bb_v1:bus\|slave_with_bram:slave1 " "Elaborating entity \"slave_with_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "slave1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp\"" {  } { { "RTL_Mavishan/slave_with_bram.v" "sp" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_with_bram.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(81) " "Verilog HDL assignment warning at slave_port.v(81): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416269 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(97) " "Verilog HDL assignment warning at slave_port.v(97): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416270 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(130) " "Verilog HDL assignment warning at slave_port.v(130): truncated value with size 32 to match size of target (4)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416270 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(154) " "Verilog HDL assignment warning at slave_port.v(154): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416270 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(168) " "Verilog HDL assignment warning at slave_port.v(168): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416270 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 slave_port.v(187) " "Verilog HDL assignment warning at slave_port.v(187): truncated value with size 32 to match size of target (2)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258416271 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\"" {  } { { "RTL_Mavishan/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_with_bram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram_2k top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory " "Elaborating entity \"slave_bram_2k\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\"" {  } { { "RTL_Mavishan/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_memory_bram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/slave_bram_2k.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file meminit/slave2k.mif " "Parameter \"init_file\" = \"meminit/slave2k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258416462 ""}  } { { "RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765258416462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tqk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tqk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tqk1 " "Found entity 1: altsyncram_tqk1" {  } { { "db/altsyncram_tqk1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tqk1 top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated " "Elaborating entity \"altsyncram_tqk1\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbb2 " "Found entity 1: altsyncram_hbb2" {  } { { "db/altsyncram_hbb2.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_hbb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258416572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258416572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbb2 top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|altsyncram_hbb2:altsyncram1 " "Elaborating entity \"altsyncram_hbb2\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|altsyncram_hbb2:altsyncram1\"" {  } { { "db/altsyncram_tqk1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258416573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tqk1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258417636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_tqk1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258417651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395785728 " "Parameter \"NODE_NAME\" = \"1395785728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258417651 ""}  } { { "db/altsyncram_tqk1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765258417651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258417764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258417888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258417999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram top_with_bb_v1:bus\|slave_with_bram:slave2 " "Elaborating entity \"slave_with_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "slave2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\"" {  } { { "RTL_Mavishan/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_with_bram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory " "Elaborating entity \"slave_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\"" {  } { { "RTL_Mavishan/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_memory_bram.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/slave_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file meminit/slave4k.mif " "Parameter \"init_file\" = \"meminit/slave4k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418096 ""}  } { { "RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765258418096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rk1 " "Found entity 1: altsyncram_4rk1" {  } { { "db/altsyncram_4rk1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_4rk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258418129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258418129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rk1 top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated " "Elaborating entity \"altsyncram_4rk1\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vbb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vbb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vbb2 " "Found entity 1: altsyncram_vbb2" {  } { { "db/altsyncram_vbb2.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_vbb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258418182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258418182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vbb2 top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|altsyncram_vbb2:altsyncram1 " "Elaborating entity \"altsyncram_vbb2\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|altsyncram_vbb2:altsyncram1\"" {  } { { "db/altsyncram_4rk1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_4rk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4rk1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_4rk1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4rk1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_4rk1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_4rk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395720192 " "Parameter \"NODE_NAME\" = \"1395720192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418209 ""}  } { { "db/altsyncram_4rk1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_4rk1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765258418209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave top_with_bb_v1:bus\|bus_bridge_slave:bb_slave " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "bb_slave" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 bus_bridge_slave.v(123) " "Verilog HDL assignment warning at bus_bridge_slave.v(123): truncated value with size 35 to match size of target (32)" {  } { { "RTL_Mavishan/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_slave.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258418214 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 bus_bridge_slave.v(128) " "Verilog HDL assignment warning at bus_bridge_slave.v(128): truncated value with size 35 to match size of target (32)" {  } { { "RTL_Mavishan/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258418215 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_other_32_16 top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other_32_16:uart_module " "Elaborating entity \"uart_other_32_16\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other_32_16:uart_module\"" {  } { { "RTL_Mavishan/bus_bridge_slave.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_slave.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_32 top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other_32_16:uart_module\|uart_tx_32:transmitter " "Elaborating entity \"uart_tx_32\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other_32_16:uart_module\|uart_tx_32:transmitter\"" {  } { { "RTL_Mavishan/uart_other_32_16.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other_32_16.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418231 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx_32.v(57) " "Verilog HDL Case Statement information at uart_tx_32.v(57): all case item expressions in this case statement are onehot" {  } { { "RTL_Mavishan/uart_tx_32.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_32.v" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765258418232 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other_32_16:uart_module|uart_tx_32:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_other_16 top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other_32_16:uart_module\|uart_rx_other_16:receiver " "Elaborating entity \"uart_rx_other_16\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other_32_16:uart_module\|uart_rx_other_16:receiver\"" {  } { { "RTL_Mavishan/uart_other_32_16.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other_32_16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 top_with_bb_v1:bus\|bus_m2_s3:bus " "Elaborating entity \"bus_m2_s3\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_mav top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter_mav:bus_arbiter " "Elaborating entity \"arbiter_mav\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter_mav:bus_arbiter\"" {  } { { "RTL_Mavishan/bus_m2_s3.v" "bus_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_m2_s3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418260 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter_mav.v(77) " "Verilog HDL Case Statement information at arbiter_mav.v(77): all case item expressions in this case statement are onehot" {  } { { "RTL_Mavishan/arbiter_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/arbiter_mav.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765258418261 "|demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder_mav top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder " "Elaborating entity \"addr_decoder_mav\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\"" {  } { { "RTL_Mavishan/bus_m2_s3.v" "decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_m2_s3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder_mav.v(104) " "Verilog HDL assignment warning at addr_decoder_mav.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RTL_Mavishan/addr_decoder_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/addr_decoder_mav.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765258418270 "|demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\|dec3:mvalid_decoder\"" {  } { { "RTL_Mavishan/addr_decoder_mav.v" "mvalid_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/addr_decoder_mav.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux\"" {  } { { "RTL_Mavishan/bus_m2_s3.v" "wdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_m2_s3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux\"" {  } { { "RTL_Mavishan/bus_m2_s3.v" "mctrl_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_m2_s3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux\"" {  } { { "RTL_Mavishan/bus_m2_s3.v" "rdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_m2_s3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_bram master_bram:memory " "Elaborating entity \"master_bram\" for hierarchy \"master_bram:memory\"" {  } { { "RTL_Mavishan/demo_top_bb.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/master_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_bram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"master_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_bram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"master_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file meminit/master_init.mif " "Parameter \"init_file\" = \"meminit/master_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418321 ""}  } { { "RTL_Mavishan/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_bram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765258418321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7l1 " "Found entity 1: altsyncram_j7l1" {  } { { "db/altsyncram_j7l1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_j7l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258418355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258418355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7l1 master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated " "Elaborating entity \"altsyncram_j7l1\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ojb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojb2 " "Found entity 1: altsyncram_ojb2" {  } { { "db/altsyncram_ojb2.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_ojb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258418395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258418395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ojb2 master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|altsyncram_ojb2:altsyncram1 " "Elaborating entity \"altsyncram_ojb2\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|altsyncram_ojb2:altsyncram1\"" {  } { { "db/altsyncram_j7l1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_j7l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j7l1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_j7l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_j7l1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_j7l1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258418418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_j7l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1295056896 " "Parameter \"NODE_NAME\" = \"1295056896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765258418418 ""}  } { { "db/altsyncram_j7l1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_j7l1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765258418418 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765258418625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.09.11:03:41 Progress: Loading sld730e2496/alt_sld_fab_wrapper_hw.tcl " "2025.12.09.11:03:41 Progress: Loading sld730e2496/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258421688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258427675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258427853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258440081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258440226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258440399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258440636 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258440667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258440669 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765258441456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld730e2496/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld730e2496/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld730e2496/alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/ip/sld730e2496/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258441907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258441907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258442104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258442104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258442157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258442157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258442259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258442259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258442427 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258442427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258442427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/ip/sld730e2496/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765258442522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258442522 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue " "RAM logic \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "RTL_Mavishan/fifo.v" "queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765258444586 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765258444586 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765258445932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258447973 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765258450018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/output_files/demo_top_bb.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/output_files/demo_top_bb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258450515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765258451562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765258451562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1737 " "Implemented 1737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765258451835 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765258451835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1691 " "Implemented 1691 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765258451835 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765258451835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765258451835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765258451881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 11:04:11 2025 " "Processing ended: Tue Dec  9 11:04:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765258451881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765258451881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765258451881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765258451881 ""}
