"""
Unified Circuit Builder.

This module provides a powerful, high-level API for constructing
electrical circuits. It abstracts away the complexity of coordinate
management, manual connection registration, and multi-pole wiring.
"""

import inspect
from collections.abc import Callable, Iterator
from dataclasses import dataclass, field
from typing import TYPE_CHECKING, Any

from pyschemaelectrical.layout.layout import create_horizontal_layout
from pyschemaelectrical.model.core import Symbol, SymbolFactory
from pyschemaelectrical.symbols.terminals import (
    multi_pole_terminal_symbol,
    terminal_symbol,
)
from pyschemaelectrical.system.connection_registry import register_connection
from pyschemaelectrical.system.system import Circuit, add_symbol, auto_connect_circuit
from pyschemaelectrical.utils.autonumbering import next_tag, next_terminal_pins
from pyschemaelectrical.utils.utils import set_tag_counter, set_terminal_counter

if TYPE_CHECKING:
    from pyschemaelectrical.internal_device import InternalDevice
    from pyschemaelectrical.model.state import GenerationState
    from pyschemaelectrical.terminal import Terminal


@dataclass(frozen=True)
class LayoutConfig:
    """Configuration for circuit layout."""

    start_x: float
    start_y: float
    spacing: float = 150  # Horizontal spacing between circuit instances
    symbol_spacing: float = 50  # Vertical spacing between components
    label_pos: str = "left"  # Default label position for terminals


@dataclass(frozen=True)
class ComponentSpec:
    """Declarative specification for a component in a circuit."""

    func: SymbolFactory | None  # None for terminals
    kind: str = "symbol"  # 'symbol' or 'terminal'
    tag_prefix: str | None = None
    poles: int = 1
    pins: list[str] | tuple[str, ...] | None = None
    kwargs: dict[str, Any] = field(default_factory=dict)

    # Layout control
    x_offset: float = 0.0
    y_increment: float | None = None

    # Connection control
    auto_connect_next: bool = True
    connection_side: str | None = (
        None  # Override auto-determined side ('top' or 'bottom')
    )
    pin_prefixes: tuple[str, ...] | None = (
        None  # Override terminal's default pin_prefixes
    )

    # Horizontal placement reference (index of component this was placed_right of)
    placed_right_of: int | None = None

    # Vertical placement reference (index of component + pin name to place above)
    placed_above_of: tuple[int, str] | None = None

    # Device metadata for BOM tracking
    device: "InternalDevice | None" = None

    def get_y_increment(self, default: float) -> float:
        return self.y_increment if self.y_increment is not None else default


@dataclass
class CircuitSpec:
    """Complete specification for a circuit definition."""

    components: list[ComponentSpec] = field(default_factory=list)
    layout: LayoutConfig = field(default_factory=lambda: LayoutConfig(0, 0))
    manual_connections: list[tuple[int, int, int, int, str, str]] = field(
        default_factory=list
    )
    terminal_map: dict[str, Any] = field(default_factory=dict)
    # Horizontal matching connections: (idx_a, idx_b, pin_filter, side_a, side_b)
    matching_connections: list[tuple[int, int, list[str] | None, str, str]] = field(
        default_factory=list
    )


# ---------------------------------------------------------------------------
# ComponentRef / PortRef — named component references (Task 9A)
# ---------------------------------------------------------------------------


@dataclass
class PortRef:
    """Reference to a specific port on a component."""

    component: "ComponentRef"
    port: str | int  # Pin name ("L", "A1") or pole index (0, 1, 2)


@dataclass
class ComponentRef:
    """
    Reference to a component in a CircuitBuilder.
    """

    _builder: "CircuitBuilder"
    _index: int
    tag_prefix: str = ""

    def pin(self, pin_id: str) -> PortRef:
        """Reference a specific port by pin name."""
        return PortRef(self, pin_id)

    def pole(self, pole_idx: int) -> PortRef:
        """Reference a port by pole index (backwards compatibility)."""
        return PortRef(self, pole_idx)


@dataclass
class BuildResult:
    """Result of a circuit build operation."""

    state: "GenerationState"
    circuit: Circuit
    used_terminals: list[Any]
    component_map: dict[str, list[str]] = field(default_factory=dict)
    terminal_pin_map: dict[str, list[str]] = field(default_factory=dict)
    device_registry: "dict[str, InternalDevice]" = field(default_factory=dict)
    wire_connections: list[tuple[str, str, str, str]] = field(default_factory=list)

    def __iter__(self) -> Iterator[Any]:
        return iter((self.state, self.circuit, self.used_terminals))

    def component_tag(self, prefix: str) -> str:
        """Return the first generated tag for a given prefix.

        Args:
            prefix: Tag prefix (e.g., "K", "F", "Q").

        Returns:
            The first tag string (e.g., "K1").

        Raises:
            KeyError: If the prefix was not used in this build.
        """
        tags = self.component_map.get(prefix)
        if not tags:
            raise KeyError(
                f"No tags for prefix '{prefix}'. "
                f"Available: {list(self.component_map.keys())}"
            )
        return tags[0]

    def component_tags(self, prefix: str) -> list[str]:
        """Return all generated tags for a given prefix.

        Args:
            prefix: Tag prefix (e.g., "K", "F", "Q").

        Returns:
            List of tag strings (e.g., ["K1", "K2"]).
            Empty list if prefix was not used.
        """
        return list(self.component_map.get(prefix, []))

    def get_symbol(self, tag: str) -> "Symbol | None":
        """Look up a placed symbol by its tag.

        Searches both ``circuit.symbols`` and ``circuit.elements`` for a
        Symbol with a matching label.

        Args:
            tag: The symbol tag (e.g., "K1", "F1").

        Returns:
            The matching Symbol, or None if not found.
        """
        from pyschemaelectrical.model.core import Symbol

        # Try circuit.symbols first (populated by add_symbol path)
        result = self.circuit.get_symbol_by_tag(tag)
        if result is not None:
            return result
        # Fall back to searching elements (populated by builder path)
        for elem in self.circuit.elements:
            if isinstance(elem, Symbol) and elem.label == tag:
                return elem
        return None

    def get_symbols(self, prefix: str) -> "list[Symbol]":
        """Return all placed symbols whose tags match a prefix.

        Args:
            prefix: Tag prefix (e.g., "K", "F").

        Returns:
            List of Symbol objects matching the prefix.
        """
        tags = self.component_map.get(prefix, [])
        result = []
        for tag in tags:
            sym = self.get_symbol(tag)
            if sym is not None:
                result.append(sym)
        return result

    def reuse_tags(self, prefix: str) -> Callable:
        """
        Returns a tag generator that yields tags from this result's component_map.

        Use with the reuse_tags parameter on build():
            result_b = builder_b.build(reuse_tags={"K": result_a})
        """
        tags = iter(self.component_map.get(prefix, []))

        def generator(
            state: "GenerationState",
        ) -> "tuple[GenerationState, str]":
            from pyschemaelectrical.exceptions import TagReuseError

            try:
                return state, next(tags)
            except StopIteration:
                raise TagReuseError(
                    prefix, list(self.component_map.get(prefix, []))
                ) from None

        return generator

    def reuse_terminals(self, key: str) -> Callable:
        """
        Returns a pin generator that yields pins from this result's terminal_pin_map.

        Use with the reuse_terminals parameter on build():
            result_b = builder_b.build(reuse_terminals={"X008": result_a})
        """
        pins = iter(self.terminal_pin_map.get(key, []))

        def generator(
            state: "GenerationState", poles: int
        ) -> "tuple[GenerationState, tuple[str, ...]]":
            from pyschemaelectrical.exceptions import TerminalReuseError

            result = []
            for _ in range(poles):
                try:
                    result.append(next(pins))
                except StopIteration:
                    raise TerminalReuseError(
                        key, list(self.terminal_pin_map.get(key, []))
                    ) from None
            return state, tuple(result)

        return generator


class CircuitBuilder:
    """Fluent builder for constructing custom linear circuits.

    CircuitBuilder is one of the intentional mutable builder classes in the
    library. It accumulates component specifications, connections, and layout
    settings via method chaining, then produces a ``BuildResult`` when
    ``.build()`` is called.

    Typical usage::

        builder = CircuitBuilder(state)
        tm_top = builder.add_terminal("X1", poles=3)
        cb = builder.add_component(circuit_breaker_symbol, "Q", poles=3,
                                   pins=("1","2","3","4","5","6"))
        builder.build(count=2, wire_labels=["BK", "BK", "BK"])

    Warning:
        Do not share builder instances across multiple build contexts.
        Each builder should be used for a single ``.build()`` call.
    """

    def __init__(self, state: "GenerationState") -> None:
        """Initialize a CircuitBuilder with autonumbering state.

        Args:
            state: The autonumbering state dict (from ``create_autonumberer()``
                or returned by a previous ``BuildResult.state``).
        """
        self._initial_state = state
        self._spec = CircuitSpec()
        # Fixed tag generators added by add_reference()
        self._fixed_tag_generators: dict[str, Callable] = {}

    def set_layout(
        self,
        x: float = 0,
        y: float = 0,
        spacing: float = 150,
        symbol_spacing: float = 50,
    ) -> "CircuitBuilder":
        """Configure the layout geometry for the circuit.

        Args:
            x: Starting X coordinate in mm.
            y: Starting Y coordinate in mm.
            spacing: Horizontal distance between circuit instances in mm.
            symbol_spacing: Vertical distance between components in mm.

        Returns:
            self for method chaining.
        """
        self._spec.layout = LayoutConfig(
            start_x=x, start_y=y, spacing=spacing, symbol_spacing=symbol_spacing
        )
        return self

    def add_terminal(
        self,
        tm_id: "str | Terminal",
        poles: int = 1,
        pins: list[str] | tuple[str, ...] | None = None,
        pin_prefixes: tuple[str, ...] | None = None,
        label_pos: str | None = None,
        pin_label_pos: str | None = None,
        logical_name: str | None = None,
        x_offset: float = 0.0,
        y_increment: float | None = None,
        auto_connect_next: bool = True,
        connection_side: str | None = None,
        **kwargs,
    ) -> "ComponentRef":
        """Add a terminal block to the circuit chain.

        Args:
            tm_id: Terminal identifier (str or ``Terminal`` instance).
            poles: Number of poles (default 1).
            pins: Explicit pin labels. If None, auto-numbered.
            pin_prefixes: Override the terminal's default pin_prefixes for
                auto-allocation. E.g. ``("L1", "N")`` to select specific
                prefixes from a terminal that has ``("L1","L2","L3","N")``.
            label_pos: Position of tag label ('left' or 'right').
            pin_label_pos: Position of pin number label ('left' or 'right').
                Defaults to label_pos if None.
            logical_name: Register this terminal under a logical key in
                the terminal map (e.g. "MAIN" or "OUTPUT").
            x_offset: Horizontal offset from the default X position in mm.
            y_increment: Vertical spacing override in mm. If None, uses
                ``symbol_spacing``.
            auto_connect_next: Auto-connect to next component (default True).
            connection_side: Override the auto-determined side ('top' or
                'bottom') for the terminal CSV from/to column.

        Returns:
            ComponentRef for the added terminal.
        """
        if logical_name:
            self._spec.terminal_map[logical_name] = tm_id

        spec = ComponentSpec(
            func=None,
            kind="terminal",
            poles=poles,
            pins=pins,
            pin_prefixes=pin_prefixes,
            x_offset=x_offset,
            y_increment=y_increment,
            auto_connect_next=auto_connect_next,
            connection_side=connection_side,
            kwargs={
                "tm_id": tm_id,
                "label_pos": label_pos,
                "pin_label_pos": pin_label_pos,
                "logical_name": logical_name,
                **kwargs,
            },
        )
        self._spec.components.append(spec)
        idx = len(self._spec.components) - 1
        return ComponentRef(self, idx, str(tm_id))

    def add_component(
        self,
        symbol_func: SymbolFactory,
        tag_prefix: str,
        poles: int = 1,
        pins: list[str] | tuple[str, ...] | None = None,
        x_offset: float = 0.0,
        y_increment: float | None = None,
        auto_connect_next: bool = True,
        device: "InternalDevice | None" = None,
        **kwargs,
    ) -> "ComponentRef":
        """Add a generic component to the circuit chain.

        Args:
            symbol_func: Symbol factory function (e.g. ``circuit_breaker_symbol``).
            tag_prefix: Tag prefix for autonumbering (e.g. "F", "Q", "K").
            poles: Number of poles (default 1).
            pins: Explicit pin labels. If None, auto-numbered.
            x_offset: Horizontal offset from the default X position in mm.
            y_increment: Vertical spacing override in mm. If None, uses
                ``symbol_spacing``.
            auto_connect_next: Auto-connect to next component (default True).
            device: Optional InternalDevice for BOM tracking.
            **kwargs: Passed to the symbol factory function.

        Returns:
            ComponentRef for the added component.
        """
        spec = ComponentSpec(
            func=symbol_func,
            tag_prefix=tag_prefix,
            kind="symbol",
            poles=poles,
            pins=pins,
            x_offset=x_offset,
            y_increment=y_increment,
            auto_connect_next=auto_connect_next,
            device=device,
            kwargs=kwargs,
        )
        self._spec.components.append(spec)
        idx = len(self._spec.components) - 1
        return ComponentRef(self, idx, tag_prefix)

    def add_reference(
        self,
        ref_id: str,
        x_offset: float = 0.0,
        y_increment: float | None = None,
        auto_connect_next: bool = True,
        **kwargs,
    ) -> "ComponentRef":
        """
        Add a reference symbol (e.g., PLC:DO, PLC:AI).

        Reference symbols always use their ID as the tag (not auto-numbered).
        No manual tag_generators setup needed.

        Args:
            ref_id: The reference identifier (e.g., "PLC:DO").
            x_offset: Horizontal offset.
            y_increment: Vertical spacing override.
            auto_connect_next: Whether to auto-connect to next component.

        Returns: ComponentRef
        """
        from pyschemaelectrical.symbols.references import ref_symbol

        # Register a fixed tag generator for this reference ID
        def fixed_gen(state):
            return state, ref_id

        self._fixed_tag_generators[ref_id] = fixed_gen

        spec = ComponentSpec(
            func=ref_symbol,
            tag_prefix=ref_id,
            kind="reference",
            x_offset=x_offset,
            y_increment=y_increment,
            auto_connect_next=auto_connect_next,
            kwargs=kwargs,
        )
        self._spec.components.append(spec)
        idx = len(self._spec.components) - 1
        return ComponentRef(self, idx, ref_id)

    def place_right(
        self,
        ref: "ComponentRef",
        symbol_func: SymbolFactory,
        tag_prefix: str,
        pins: list[str] | tuple[str, ...] | None = None,
        spacing: float = 40.0,
        poles: int = 1,
        auto_connect_next: bool = False,
        **kwargs,
    ) -> "ComponentRef":
        """
        Place a component to the right of an existing one at the same Y position.

        Does NOT advance the vertical stack pointer. The next add_component()
        will be placed below the last vertically-added component, not below this one.

        Args:
            ref: ComponentRef of the component to place next to.
            symbol_func: Symbol factory function.
            tag_prefix: Tag prefix for autonumbering.
            pins: Pin names.
            spacing: Horizontal distance from ref component.
            poles: Number of poles.
            auto_connect_next: Whether to auto-connect to next
                component (default False).

        Returns: ComponentRef for the new component.
        """
        ref_idx = ref._index

        spec = ComponentSpec(
            func=symbol_func,
            tag_prefix=tag_prefix,
            kind="symbol",
            poles=poles,
            pins=pins,
            x_offset=spacing,  # x_offset relative to the reference component
            y_increment=0,  # Don't advance vertical stack
            auto_connect_next=auto_connect_next,
            kwargs=kwargs,
            placed_right_of=ref_idx,
        )
        self._spec.components.append(spec)
        idx = len(self._spec.components) - 1
        return ComponentRef(self, idx, tag_prefix)

    def place_above(
        self,
        ref: PortRef,
        tm_id: "str | Terminal",
        poles: int = 1,
        pins: list[str] | tuple[str, ...] | None = None,
        label_pos: str | None = None,
        y_offset: float | None = None,
    ) -> "ComponentRef":
        """
        Place a terminal or reference above a component's pin.

        Resolves the target position from the placed symbol's port at build
        time. Automatically registers a connection between the new
        terminal/reference and the target pin.

        Does NOT advance the vertical stack pointer.

        Args:
            ref: PortRef identifying the target component and pin
                (e.g., ``ct.pin("53")``).
            tm_id: Terminal or reference ID. If the terminal has
                ``reference=True``, a reference arrow is placed;
                otherwise a physical terminal symbol.
            poles: Number of poles (default 1).
            pins: Explicit pin labels. If None, auto-allocated.
            label_pos: Label position ('left' or 'right').
            y_offset: Distance above the port. If None, uses
                ``symbol_spacing / 2``.

        Returns: ComponentRef for the placed terminal/reference.
        """
        ref_idx = ref.component._index
        pin_name = str(ref.port)
        is_ref = getattr(tm_id, "reference", False)

        # Store y_offset in y_increment — interpreted as "distance above port"
        # when placed_above_of is set.
        y_inc = y_offset if y_offset is not None else None

        if is_ref:
            from pyschemaelectrical.symbols.references import ref_symbol

            def fixed_gen(state):
                return state, str(tm_id)

            self._fixed_tag_generators[str(tm_id)] = fixed_gen

            spec = ComponentSpec(
                func=ref_symbol,
                tag_prefix=str(tm_id),
                kind="reference",
                poles=poles,
                y_increment=y_inc,
                auto_connect_next=False,
                placed_above_of=(ref_idx, pin_name),
                kwargs={"direction": "up", "label_pos": label_pos or "left"},
            )
        else:
            spec = ComponentSpec(
                func=None,
                kind="terminal",
                poles=poles,
                pins=pins,
                y_increment=y_inc,
                auto_connect_next=False,
                placed_above_of=(ref_idx, pin_name),
                kwargs={
                    "tm_id": tm_id,
                    "label_pos": label_pos or "left",
                },
            )

        self._spec.components.append(spec)
        idx = len(self._spec.components) - 1
        new_ref = ComponentRef(self, idx, str(tm_id))

        # Register connection: placed terminal/ref bottom → target pin
        self.connect(new_ref.pole(0), ref, side_a="bottom", side_b="top")

        return new_ref

    def connect_matching(
        self,
        ref_a: "ComponentRef",
        ref_b: "ComponentRef",
        pins: list[str] | None = None,
        side_a: str = "right",
        side_b: str = "left",
    ) -> "CircuitBuilder":
        """
        Connect two components horizontally on pins that share the same name.

        Draws horizontal wires between matching pin pairs. Only pins with
        identical names on both components are connected.

        Args:
            ref_a: First component reference.
            ref_b: Second component reference.
            pins: Explicit pin filter. If None, connects all matching pins.
            side_a: Connection side on ref_a (default "right").
            side_b: Connection side on ref_b (default "left").

        Returns: self for chaining.
        """
        self._spec.matching_connections.append(
            (ref_a._index, ref_b._index, pins, side_a, side_b)
        )
        return self

    def connect(
        self,
        a: PortRef,
        b: PortRef,
        side_a: str | None = None,
        side_b: str | None = None,
    ) -> "CircuitBuilder":
        """
        Connect two ports by pin name or pole index.

        This is the pin-based connection API that coexists with add_connection().

        Args:
            a: Source port reference (e.g., tm.pin("1") or cb.pole(0)).
            b: Target port reference (e.g., cb.pin("1") or psu.pin("L")).
            side_a: Connection side on component a. If None, inferred.
            side_b: Connection side on component b. If None, inferred.

        Returns: self for chaining.
        """
        # Resolve pin names to pole indices
        idx_a = a.component._index
        idx_b = b.component._index
        pole_a = self._resolve_port_ref_to_pole(a)
        pole_b = self._resolve_port_ref_to_pole(b)

        # Default sides
        if side_a is None:
            side_a = "bottom"
        if side_b is None:
            side_b = "top"

        return self.add_connection(idx_a, pole_a, idx_b, pole_b, side_a, side_b)

    def _resolve_port_ref_to_pole(self, port_ref: PortRef) -> int:
        """Resolve a PortRef to a pole index."""
        if isinstance(port_ref.port, int):
            return port_ref.port

        # It's a pin name — find the pole index
        idx = port_ref.component._index
        spec = self._spec.components[idx]

        if spec.pins:
            pins_list = list(spec.pins)
            # Check for interleaved In/Out pairs (poles * 2 pins)
            if len(pins_list) == spec.poles * 2:
                # Find the pin in the interleaved list, convert to pole
                for i, pin in enumerate(pins_list):
                    if pin == port_ref.port:
                        return i // 2 if spec.kind == "symbol" else i // 2
                # Also check direct index
                try:
                    return pins_list.index(port_ref.port)
                except ValueError:
                    pass
            else:
                # Direct indexing
                try:
                    return pins_list.index(port_ref.port)
                except ValueError:
                    pass

        from pyschemaelectrical.exceptions import PortNotFoundError

        available = list(spec.pins) if spec.pins else []
        tag = spec.tag_prefix or spec.kwargs.get("tm_id", "unknown")
        raise PortNotFoundError(str(tag), str(port_ref.port), available)

    def add_connection(
        self,
        comp_idx_a: int,
        pole_idx_a: int,
        comp_idx_b: int,
        pole_idx_b: int,
        side_a: str = "bottom",
        side_b: str = "top",
    ) -> "CircuitBuilder":
        """Add an explicit connection between components by index.

        Low-level connection API. Prefer ``connect()`` for pin-based
        connections using ``ComponentRef`` / ``PortRef``.

        Args:
            comp_idx_a: Source component index (0-based).
            pole_idx_a: Source pole index (0-based).
            comp_idx_b: Target component index (0-based).
            pole_idx_b: Target pole index (0-based).
            side_a: Connection side on component a ('top' or 'bottom').
            side_b: Connection side on component b ('top' or 'bottom').

        Returns:
            self for method chaining.
        """
        self._spec.manual_connections.append(
            (comp_idx_a, pole_idx_a, comp_idx_b, pole_idx_b, side_a, side_b)
        )
        return self

    def _validate_connections(self) -> None:
        """
        Validate all connections before building.

        Raises:
            ComponentNotFoundError: If a connection references invalid component index
            PortNotFoundError: If a connection references invalid port
        """
        from pyschemaelectrical.exceptions import ComponentNotFoundError

        max_idx = len(self._spec.components) - 1

        for idx_a, _p_a, idx_b, _p_b, _side_a, _side_b in self._spec.manual_connections:
            if idx_a > max_idx:
                raise ComponentNotFoundError(idx_a, max_idx)
            if idx_b > max_idx:
                raise ComponentNotFoundError(idx_b, max_idx)

    def _build_effective_tag_generators(
        self,
        reuse_tags: dict[str, "BuildResult"] | None,
        tag_generators: dict[str, Callable | str] | None,
    ) -> dict[str, Callable] | None:
        """
        Merge fixed generators, reuse_tags generators, and explicit tag_generators.

        Priority (highest wins): tag_generators > reuse_tags > fixed.
        String shorthands in tag_generators are converted to fixed-tag callables.

        Returns the merged dict, or None if no generators were specified.
        """
        effective: dict[str, Callable] = self._fixed_tag_generators.copy()
        if reuse_tags:
            for prefix, source_result in reuse_tags.items():
                if isinstance(source_result, BuildResult):
                    effective[prefix] = source_result.reuse_tags(prefix)
                elif callable(source_result):
                    effective[prefix] = source_result
        if tag_generators:
            for prefix, gen in tag_generators.items():
                if isinstance(gen, str):
                    # String shorthand: "K1" -> lambda s: (s, "K1")
                    fixed_tag = gen
                    effective[prefix] = lambda s, _t=fixed_tag: (s, _t)
                else:
                    effective[prefix] = gen
        return effective if effective else None

    def _build_terminal_reuse_generators(
        self,
        reuse_terminals: dict[str, "BuildResult"] | None,
    ) -> dict[str, Callable]:
        """
        Convert reuse_terminals mapping to callable pin generators.

        Returns a dict mapping terminal key strings to pin generator callables.
        Returns an empty dict if reuse_terminals is None or empty.
        """
        result: dict[str, Callable] = {}
        if not reuse_terminals:
            return result
        for key, source in reuse_terminals.items():
            str_key = str(key)
            if isinstance(source, BuildResult):
                result[str_key] = source.reuse_terminals(str_key)
            elif callable(source):
                result[str_key] = source
        return result

    def build(  # noqa: C901
        self,
        count: int = 1,
        start_indices: dict[str, int] | None = None,
        terminal_start_indices: dict[str, int] | None = None,
        tag_generators: dict[str, Callable | str] | None = None,
        terminal_maps: dict[str, Any] | None = None,
        reuse_tags: dict[str, "BuildResult"] | None = None,
        reuse_terminals: dict[str, "BuildResult"] | None = None,
        wire_labels: list[str] | None = None,
    ) -> BuildResult:
        """
        Generate the circuits.

        Args:
            count: Number of circuit instances to create.
            start_indices: Override tag counters (e.g., {"K": 3}).
            terminal_start_indices: Override terminal pin counters.
            tag_generators: Custom tag generator functions. Also accepts
                        string values as shorthand for fixed tags, e.g.,
                        ``{"K": "K1"}`` instead of ``{"K": lambda s: (s, "K1")}``.
            terminal_maps: Terminal ID overrides by logical name.
            reuse_tags: Dict mapping tag prefix to BuildResult whose tags to reuse.
                        e.g., {"K": coil_result} reuses K tags from coil_result.
            reuse_terminals: Dict mapping terminal key to BuildResult whose
                        terminal pins to reuse. Keys can be terminal tag strings
                        (e.g., "X008") or logical names.
                        e.g., {Terminals.IO_EXT: pump_result} reuses IO_EXT pins.
            wire_labels: Wire label strings to apply to vertical wires.
                         Applied per instance (cycled if count > 1).

        Returns:
            BuildResult with state, circuit, used_terminals, component_map,
            and terminal_pin_map.

        Raises:
            ComponentNotFoundError: If a connection references an invalid index.
            PortNotFoundError: If a connection references an invalid port.
            TagReuseError: If reuse_tags runs out of tags from the source.
            TerminalReuseError: If reuse_terminals runs out of pins.
        """
        self._validate_connections()
        state = self._initial_state

        # Apply override counters
        if start_indices:
            for prefix, val in start_indices.items():
                state = set_tag_counter(state, prefix, val)
        if terminal_start_indices:
            for t_id, val in terminal_start_indices.items():
                state = set_terminal_counter(state, t_id, val)

        # Build effective tag_generators and terminal reuse generators
        final_tag_generators = self._build_effective_tag_generators(
            reuse_tags, tag_generators
        )
        terminal_reuse_generators = self._build_terminal_reuse_generators(
            reuse_terminals
        )

        captured_tags: dict[str, list[str]] = {}
        captured_terminal_pins: dict[str, list[str]] = {}
        captured_wire_connections: list[tuple[str, str, str, str]] = []
        captured_device_registry: dict[str, "InternalDevice"] = {}

        def single_instance_gen(s, x, y, gens, tm):
            res = _create_single_circuit_from_spec(
                s,
                x,
                y,
                self._spec,
                gens,
                tm,
                terminal_reuse_generators=terminal_reuse_generators or None,
                pin_accumulator=captured_terminal_pins,
            )
            # res is (state, elements, instance_tags, wire_connections)
            # Update captured tags and device registry
            for prefix, tag_val in res[2].items():
                if prefix not in captured_tags:
                    captured_tags[prefix] = []
                captured_tags[prefix].append(tag_val)
            captured_wire_connections.extend(res[3])
            # Populate device_registry from spec components
            for comp_spec in self._spec.components:
                if (
                    comp_spec.device
                    and comp_spec.tag_prefix
                    and comp_spec.tag_prefix in res[2]
                ):
                    captured_device_registry[res[2][comp_spec.tag_prefix]] = (
                        comp_spec.device
                    )
            return res[0], res[1]

        # Use generic layout
        final_state, elements = create_horizontal_layout(
            state=state,
            start_x=self._spec.layout.start_x,
            start_y=self._spec.layout.start_y,
            count=count,
            spacing=self._spec.layout.spacing,
            generator_func_single=lambda s, x, y, gens, tm, instance: (
                single_instance_gen(s, x, y, gens, tm)
            ),
            default_tag_generators={},
            tag_generators=final_tag_generators,
            terminal_maps=terminal_maps,
        )

        c = Circuit(elements=elements)

        # Apply wire labels if provided
        from pyschemaelectrical.layout.wire_labels import apply_wire_labels

        c = apply_wire_labels(c, wire_labels)

        # Extract used terminals
        used_terminals = []
        for comp in self._spec.components:
            if comp.kind == "terminal":
                tid = comp.kwargs.get("tm_id")
                lname = comp.kwargs.get("logical_name")
                if lname and lname in self._spec.terminal_map:
                    tid = self._spec.terminal_map[lname]
                if tid not in used_terminals:
                    used_terminals.append(tid)

        return BuildResult(
            state=final_state,
            circuit=c,
            used_terminals=used_terminals,
            component_map=captured_tags,
            terminal_pin_map=captured_terminal_pins,
            device_registry=captured_device_registry,
            wire_connections=captured_wire_connections,
        )


def _phase1_tag_and_state(  # noqa: C901
    state: "GenerationState",
    y: float,
    spec: CircuitSpec,
    tag_generators: dict[str, Callable] | None,
    terminal_maps: dict[str, Any] | None,
    terminal_reuse_generators: dict[str, Callable] | None,
    pin_accumulator: dict[str, list[str]] | None,
) -> "tuple[GenerationState, list[dict[str, Any]], dict[str, str]]":
    """
    Phase 1: Advance state (tag/pin counters), populate realized_components.

    Iterates over spec.components, resolving terminal IDs, generating tags,
    allocating pins, and computing initial Y positions. Returns the updated
    state, the realized_components list, and the instance_tags dict.
    """
    instance_tags: dict[str, str] = {}
    realized_components: list[dict[str, Any]] = []
    current_y = y

    for component_spec in spec.components:
        tag = None
        pins: list[str] = []

        if component_spec.kind == "terminal":
            tid = component_spec.kwargs["tm_id"]
            lname = component_spec.kwargs.get("logical_name")

            # Resolve Terminal ID
            # 1. Check passed terminal_maps (runtime override)
            if terminal_maps and lname and lname in terminal_maps:
                tid = terminal_maps[lname]
            # 2. Check spec terminal_map (default/configured)
            elif lname and lname in spec.terminal_map:
                tid = spec.terminal_map[lname]

            lname = component_spec.kwargs.get("logical_name")

            if component_spec.pins:
                pins = list(component_spec.pins)
            elif terminal_reuse_generators and (
                str(tid) in terminal_reuse_generators
                or (lname and lname in terminal_reuse_generators)
            ):
                reuse_key = (
                    lname
                    if (lname and lname in terminal_reuse_generators)
                    else str(tid)
                )
                state, pin_tuple = terminal_reuse_generators[reuse_key](
                    state, component_spec.poles
                )
                pins = list(pin_tuple)
            else:
                state, pin_tuple = next_terminal_pins(
                    state,
                    tid,
                    component_spec.poles,
                    pin_prefixes=component_spec.pin_prefixes,
                )
                pins = list(pin_tuple)

            # Track assigned pins for terminal_pin_map
            if pin_accumulator is not None:
                map_key = lname if lname else str(tid)
                if map_key not in pin_accumulator:
                    pin_accumulator[map_key] = []
                pin_accumulator[map_key].extend(pins)

            tag = str(tid)

        elif component_spec.kind in ("symbol", "reference"):
            # Tag generation
            prefix = component_spec.tag_prefix
            if prefix is None:
                raise ValueError(
                    f"tag_prefix is required for component of kind "
                    f"'{component_spec.kind}'"
                )
            if tag_generators and prefix in tag_generators:
                # Generator signature: s -> (s, tag)
                state, tag = tag_generators[prefix](state)
            else:
                state, tag = next_tag(state, prefix)
            instance_tags[prefix] = tag

            if component_spec.pins:
                pins = list(component_spec.pins)

        # Handle Y position for placed_right_of / placed_above_of components
        if component_spec.placed_right_of is not None:
            # Use the Y of the reference component, not the current stack pointer
            ref_rc = realized_components[component_spec.placed_right_of]
            comp_y = ref_rc["y"]
        elif component_spec.placed_above_of is not None:
            # Placeholder — actual Y resolved in Phase 3 from port position
            comp_y = current_y
        else:
            comp_y = current_y
            # Only advance vertical stack for normally-placed components
            y_inc = component_spec.get_y_increment(spec.layout.symbol_spacing)
            current_y += y_inc

        realized_components.append(
            {"spec": component_spec, "tag": tag, "pins": pins, "y": comp_y}
        )

    return state, realized_components, instance_tags


def _phase2_register_connections(  # noqa: C901
    state: "GenerationState",
    realized_components: list[dict[str, Any]],
    spec: CircuitSpec,
) -> "tuple[GenerationState, list[tuple[str, str, str, str]]]":
    """
    Phase 2: Register terminal↔component connections in the connection registry.

    Processes both automatic linear connections (sequential component pairs)
    and manual connections declared in spec.manual_connections.
    Returns the updated state and a list of wire connection tuples.
    """
    wire_connections: list[tuple[str, str, str, str]] = []

    # 1. Automatic Linear Connections
    for i in range(len(realized_components) - 1):
        curr = realized_components[i]
        next_comp = realized_components[i + 1]

        if not curr["spec"].auto_connect_next:
            continue

        # Skip auto-connect for place_right / place_above components
        if next_comp["spec"].placed_right_of is not None:
            continue
        if next_comp["spec"].placed_above_of is not None:
            continue

        poles = min(curr["spec"].poles, next_comp["spec"].poles)

        for p in range(poles):
            curr_pin = _resolve_pin(curr, p, is_input=False)
            next_pin = _resolve_pin(next_comp, p, is_input=True)

            if curr["spec"].kind == "terminal" and next_comp["spec"].kind in (
                "symbol",
                "reference",
            ):
                reg_pin_curr = _resolve_registry_pin(curr, p)
                side = curr["spec"].connection_side or "bottom"
                state = register_connection(
                    state,
                    curr["tag"],
                    reg_pin_curr,
                    next_comp["tag"],
                    next_pin,
                    side=side,
                )
                wire_connections.append(
                    (curr["tag"], reg_pin_curr, next_comp["tag"], next_pin)
                )
            elif (
                curr["spec"].kind in ("symbol", "reference")
                and next_comp["spec"].kind == "terminal"
            ):
                reg_pin_next = _resolve_registry_pin(next_comp, p)
                side = next_comp["spec"].connection_side or "top"
                state = register_connection(
                    state,
                    next_comp["tag"],
                    reg_pin_next,
                    curr["tag"],
                    curr_pin,
                    side=side,
                )
                wire_connections.append(
                    (curr["tag"], curr_pin, next_comp["tag"], reg_pin_next)
                )
            elif (
                curr["spec"].kind == "reference" and next_comp["spec"].kind == "symbol"
            ):
                state = register_connection(
                    state,
                    curr["tag"],
                    str(p + 1),
                    next_comp["tag"],
                    next_pin,
                    side="bottom",
                )
                wire_connections.append(
                    (curr["tag"], str(p + 1), next_comp["tag"], next_pin)
                )
            elif (
                curr["spec"].kind == "symbol" and next_comp["spec"].kind == "reference"
            ):
                state = register_connection(
                    state,
                    next_comp["tag"],
                    str(p + 1),
                    curr["tag"],
                    curr_pin,
                    side="top",
                )
                wire_connections.append(
                    (curr["tag"], curr_pin, next_comp["tag"], str(p + 1))
                )
            elif curr["spec"].kind == "symbol" and next_comp["spec"].kind == "symbol":
                wire_connections.append(
                    (curr["tag"], curr_pin, next_comp["tag"], next_pin)
                )

    # 2. Manual Connections
    for idx_a, p_a, idx_b, p_b, side_a, side_b in spec.manual_connections:
        if idx_a >= len(realized_components) or idx_b >= len(realized_components):
            continue

        comp_a = realized_components[idx_a]
        comp_b = realized_components[idx_b]

        pin_a = _resolve_pin(comp_a, p_a, is_input=(side_a == "top"))
        pin_b = _resolve_pin(comp_b, p_b, is_input=(side_b == "top"))

        if comp_a["spec"].kind == "terminal" and comp_b["spec"].kind in (
            "symbol",
            "reference",
        ):
            reg_pin_a = _resolve_registry_pin(comp_a, p_a)
            state = register_connection(
                state, comp_a["tag"], reg_pin_a, comp_b["tag"], pin_b, side=side_a
            )
            wire_connections.append((comp_a["tag"], reg_pin_a, comp_b["tag"], pin_b))
        elif (
            comp_a["spec"].kind in ("symbol", "reference")
            and comp_b["spec"].kind == "terminal"
        ):
            reg_pin_b = _resolve_registry_pin(comp_b, p_b)
            state = register_connection(
                state, comp_b["tag"], reg_pin_b, comp_a["tag"], pin_a, side=side_b
            )
            wire_connections.append((comp_a["tag"], pin_a, comp_b["tag"], reg_pin_b))
        elif comp_a["spec"].kind == "reference" and comp_b["spec"].kind == "symbol":
            state = register_connection(
                state, comp_a["tag"], str(p_a + 1), comp_b["tag"], pin_b, side=side_a
            )
            wire_connections.append((comp_a["tag"], str(p_a + 1), comp_b["tag"], pin_b))
        elif comp_a["spec"].kind == "symbol" and comp_b["spec"].kind == "reference":
            state = register_connection(
                state, comp_b["tag"], str(p_b + 1), comp_a["tag"], pin_a, side=side_b
            )
            wire_connections.append((comp_a["tag"], pin_a, comp_b["tag"], str(p_b + 1)))
        elif comp_a["spec"].kind == "symbol" and comp_b["spec"].kind == "symbol":
            wire_connections.append((comp_a["tag"], pin_a, comp_b["tag"], pin_b))

    return state, wire_connections


def _phase3_instantiate_symbols(  # noqa: C901
    c: Circuit,
    realized_components: list[dict[str, Any]],
    spec: CircuitSpec,
    x: float,
) -> None:
    """
    Phase 3: Instantiate symbol objects and add them to the circuit.

    Calls symbol factories for each component, resolves final positions
    (including placed_above_of and placed_right_of), and mutates both
    realized_components (adding 'symbol' key) and circuit c (via add_symbol).
    """
    from dataclasses import replace

    for rc in realized_components:
        component_spec = rc["spec"]
        tag = rc["tag"]

        # Calculate position
        if component_spec.placed_above_of is not None:
            ref_idx, pin_name = component_spec.placed_above_of
            ref_rc = realized_components[ref_idx]
            ref_sym = ref_rc["symbol"]
            port = ref_sym.ports[pin_name]
            final_x = port.position.x + component_spec.x_offset
            y_offset = (
                component_spec.y_increment
                if component_spec.y_increment is not None
                else spec.layout.symbol_spacing / 2
            )
            rc["y"] = port.position.y - y_offset
        elif component_spec.placed_right_of is not None:
            ref_rc = realized_components[component_spec.placed_right_of]
            ref_x_offset = ref_rc["spec"].x_offset
            if ref_rc["spec"].placed_right_of is not None:
                # Chain: this is placed right of something also placed right
                # Walk back to get the absolute x offset
                ref_x_offset = _get_absolute_x_offset(
                    realized_components, component_spec.placed_right_of
                )
            final_x = x + ref_x_offset + component_spec.x_offset
        else:
            final_x = x + component_spec.x_offset

        sym = None
        if component_spec.kind == "terminal":
            lpos = component_spec.kwargs.get("label_pos") or "left"
            plpos = component_spec.kwargs.get("pin_label_pos")
            if component_spec.poles >= 2:
                sym = multi_pole_terminal_symbol(
                    tag,
                    pins=rc["pins"],
                    poles=component_spec.poles,
                    label_pos=lpos,
                    pin_label_pos=plpos,
                )
            else:
                sym = terminal_symbol(
                    tag, pins=rc["pins"], label_pos=lpos, pin_label_pos=plpos
                )

        elif component_spec.kind in ("symbol", "reference"):
            kwargs = component_spec.kwargs.copy()
            if rc["pins"]:
                # Distribute pins to the correct parameters based on
                # the symbol function's signature (pins=, contact_pins=, etc.)
                pin_kwargs = _distribute_pins(component_spec.func, rc["pins"], kwargs)
                kwargs.update(pin_kwargs)
            sym = component_spec.func(tag, **kwargs)

        if sym:
            # Respect auto_connect configuration
            if not component_spec.auto_connect_next:
                # Since Symbol is frozen, use replace
                sym = replace(sym, skip_auto_connect=True)

            placed_sym = add_symbol(c, sym, final_x, rc["y"])
            rc["symbol"] = placed_sym  # Store placed symbol for manual connection phase


def _phase4_render_graphics(  # noqa: C901
    c: Circuit,
    realized_components: list[dict[str, Any]],
    spec: CircuitSpec,
) -> None:
    """
    Phase 4: Render connection lines and run auto-connect.

    Draws lines for manual connections and matching connections, then
    runs auto_connect_circuit to wire sequential symbols. Mutates circuit c.
    """
    from pyschemaelectrical.model.parts import standard_style
    from pyschemaelectrical.model.primitives import Line

    # 1. Manual Connections Rendering
    style = standard_style()
    for idx_a, p_a, idx_b, p_b, side_a, side_b in spec.manual_connections:
        if idx_a >= len(realized_components) or idx_b >= len(realized_components):
            continue

        comp_a = realized_components[idx_a]
        comp_b = realized_components[idx_b]

        if "symbol" not in comp_a or "symbol" not in comp_b:
            continue

        sym_a = comp_a["symbol"]
        sym_b = comp_b["symbol"]

        pin_a = _resolve_pin(comp_a, p_a, is_input=(side_a == "top"))
        pin_b = _resolve_pin(comp_b, p_b, is_input=(side_b == "top"))

        port_a = sym_a.ports.get(pin_a)
        port_b = sym_b.ports.get(pin_b)

        if port_a and port_b:
            # Draw direct line
            line = Line(port_a.position, port_b.position, style)
            c.elements.append(line)

    # 2. Matching Connections Rendering (connect_matching)
    for idx_a, idx_b, pin_filter, _side_a, _side_b in spec.matching_connections:
        if idx_a >= len(realized_components) or idx_b >= len(realized_components):
            continue

        comp_a = realized_components[idx_a]
        comp_b = realized_components[idx_b]

        if "symbol" not in comp_a or "symbol" not in comp_b:
            continue

        sym_a = comp_a["symbol"]
        sym_b = comp_b["symbol"]

        # Find matching pin names
        pins_a = set(comp_a["pins"]) if comp_a["pins"] else set()
        pins_b = set(comp_b["pins"]) if comp_b["pins"] else set()
        common_pins = pins_a & pins_b

        if pin_filter is not None:
            common_pins = common_pins & set(pin_filter)

        # Draw horizontal wires for each matching pin
        for pin_name in common_pins:
            port_a = sym_a.ports.get(pin_name)
            port_b = sym_b.ports.get(pin_name)
            if port_a and port_b:
                line = Line(port_a.position, port_b.position, style)
                c.elements.append(line)

    # 3. Auto Connections
    auto_connect_circuit(c)


def _create_single_circuit_from_spec(
    state: "GenerationState",
    x: float,
    y: float,
    spec: CircuitSpec,
    tag_generators: dict[str, Callable] | None = None,
    terminal_maps: dict[str, Any] | None = None,
    terminal_reuse_generators: dict[str, Callable] | None = None,
    pin_accumulator: dict[str, list[str]] | None = None,
) -> (
    "tuple[GenerationState, list[Any], dict[str, str], list[tuple[str, str, str, str]]]"
):
    """
    Pure functional core to create a single instance from a spec.
    Returns: (new_state, elements, map_of_tags_for_this_instance, wire_connections)

    **Phase-based mutation pattern:**
    This function uses a shared ``realized_components`` list that is
    mutated across four sequential phases. Each phase reads output
    produced by the previous one:

    - **Phase 1** (Tag assignment): Advances state (tag/pin counters),
      populates ``realized_components`` with ``tag`` and ``pins`` keys.
    - **Phase 2** (Connection registration): Reads Phase 1 tags to
      register terminal↔component connections in the registry.
    - **Phase 3** (Symbol instantiation): Calls symbol factories,
      adds ``symbol`` and ``y`` keys to each entry.
    - **Phase 4** (Graphic rendering): Reads Phase 3 symbols to draw
      connection lines and attach wire labels.

    This is the intentional mutable builder pattern for the innermost
    construction phase. The functional interface is at ``build()`` above,
    which returns a new ``BuildResult`` for each call.
    """
    c = Circuit()

    state, realized_components, instance_tags = _phase1_tag_and_state(
        state,
        y,
        spec,
        tag_generators,
        terminal_maps,
        terminal_reuse_generators,
        pin_accumulator,
    )
    state, wire_connections = _phase2_register_connections(
        state, realized_components, spec
    )
    _phase3_instantiate_symbols(c, realized_components, spec, x)
    _phase4_render_graphics(c, realized_components, spec)

    return state, c.elements, instance_tags, wire_connections


def _distribute_pins(
    func: SymbolFactory | None,
    pins: list[str],
    existing_kwargs: dict[str, Any],
) -> dict[str, Any]:
    """
    Map a flat pins tuple to the symbol function's pin parameters.

    Inspects the function signature to determine how to pass pins:
    - If the function accepts 'pins', passes all pins as pins=
    - If the function has *_pins parameters (e.g. contact_pins, coil_pins),
      distributes by default value lengths: required params (non-None defaults)
      first, optional params (None defaults) get the remainder.

    Args:
        func: The symbol factory function.
        pins: Flat tuple of pin labels from add_component.
        existing_kwargs: Already-provided kwargs (won't be overridden).

    Returns:
        Dict of keyword arguments to merge into the function call.
    """
    if func is None:
        return {}
    sig = inspect.signature(func)
    params = sig.parameters

    # Case 1: Function accepts 'pins' directly
    if "pins" in params and "pins" not in existing_kwargs:
        return {"pins": tuple(pins)}

    # Case 2: Distribute across *_pins parameters
    pin_params = [
        (name, param)
        for name, param in params.items()
        if name.endswith("_pins") and name not in existing_kwargs
    ]
    if not pin_params:
        return {}

    result = {}
    remaining = list(pins)

    # Required params first (non-None default with known length)
    for name, param in pin_params:
        default = param.default
        if default not in (None, inspect.Parameter.empty) and hasattr(
            default, "__len__"
        ):
            take = min(len(default), len(remaining))
            if take > 0:
                result[name] = tuple(remaining[:take])
                remaining = remaining[take:]

    # Optional params (None default) get remaining
    for name, param in pin_params:
        if name not in result and param.default is None and remaining:
            result[name] = tuple(remaining)
            remaining = []

    return result


def _get_absolute_x_offset(
    realized_components: list[dict[str, Any]], comp_idx: int
) -> float:
    """Walk back through place_right chain to compute absolute x offset."""
    rc = realized_components[comp_idx]
    x_offset = rc["spec"].x_offset
    if rc["spec"].placed_right_of is not None:
        x_offset += _get_absolute_x_offset(
            realized_components, rc["spec"].placed_right_of
        )
    return x_offset


def _resolve_pin(component_data: dict[str, Any], pole_idx: int, is_input: bool) -> str:
    """
    Resolve the internal port/pin ID for a component based on pole index and side.

    This function uses several heuristics to determine the correct port ID:

    1. Terminals (kind="terminal"):
       - Always use fixed port IDs based on pole index:
         (pole * 2) + (1 for input, 2 for output).
       - Examples: Pole 0 -> In="1", Out="2". Pole 1 -> In="3", Out="4".

    2. Symbols (kind="symbol") with explicit 'pins' list:
       - If 'pins' length is exactly (poles * 2): Assumes interleaved In/Out pairs.
           - Pole 0 -> In=pins[0], Out=pins[1]
           - Pole 1 -> In=pins[2], Out=pins[3]
       - Otherwise: Assumes 'pins' maps directly to poles,
         regardless of input/output (Direct Indexing).
           - Pole 0 -> pins[0]
           - Pole 1 -> pins[1]
           - This is used for components with named ports like ["L", "N", "PE"].

    3. Symbols without explicit 'pins' (Fallback):
       - Generates numeric IDs assuming 1,2 pairs:
           - Pole 0 -> In="1", Out="2"
           - Pole 1 -> In="3", Out="4"
    """
    spec = component_data["spec"]

    # CASE 1: Terminals
    # Terminals have fixed port IDs regardless of custom pin labels.
    # For a 3-pole terminal: ports "1", "2", "3", "4", "5", "6"
    # Each pole has 2 ports: input (odd) and output (even)
    # Pole 0: ports "1" (input), "2" (output)
    # Pole 1: ports "3" (input), "4" (output)
    # Pole 2: ports "5" (input), "6" (output)
    if spec.kind == "terminal":
        # Calculate port ID based on pole index and side
        # Formula: (pole_idx * 2) + 1 + (0 if input else 1)
        # Simplified: (pole_idx * 2) + (1 if input else 2)
        port_num = (pole_idx * 2) + (1 if is_input else 2)
        return str(port_num)

    # CASE 2: Symbols
    # Use explicit pins if provided (Mapping label to Port ID)
    if component_data["pins"]:
        # Logic: If provided pins list is large enough to cover
        # distinct In/Out pins per pole
        # e.g. ["A1", "A2"] for 1 pole -> In=A1, Out=A2
        # e.g. ["1", "2", "3", "4"] for 2 pole -> In1=1, Out1=2, In2=3, Out2=4
        if len(component_data["pins"]) == spec.poles * 2:
            idx = (pole_idx * 2) + (0 if is_input else 1)
            if idx < len(component_data["pins"]):
                return component_data["pins"][idx]

        # For symbols with custom named ports
        # (e.g. PSU with ["L", "N", "PE", "24V", "GND"])
        # Or short pins list - use pole_idx directly
        if pole_idx < len(component_data["pins"]):
            return component_data["pins"][pole_idx]

    # Fallback/Heuristic for Symbols without explicit pins
    # Assumes standard 1/2, 3/4 pairing port naming
    base_idx = pole_idx * 2
    offset = 0 if is_input else 1
    return str(base_idx + offset + 1)


def _resolve_registry_pin(component_data: dict[str, Any], pole_idx: int) -> str:
    """
    Resolve the physical pin number (label) for the connection registry.

    For Terminals: Returns the assigned terminal number (e.g. "42"),
    not the internal port ID.
    For Symbols: Delegates to _resolve_pin to return the pin label
    (e.g. "A1"), ensuring consistency.
    """
    spec = component_data["spec"]

    # CASE 1: Terminals — return the physical pin label
    if spec.kind == "terminal":
        if component_data["pins"] and pole_idx < len(component_data["pins"]):
            return component_data["pins"][pole_idx]
        # Fallback: 1-based index
        return str(pole_idx + 1)

    # CASE 2: Symbols — delegate to _resolve_pin for the correct port label
    return _resolve_pin(component_data, pole_idx, is_input=True)
