

================================================================
== Vivado HLS Report for 'encrypt'
================================================================
* Date:           Sun Apr 11 01:43:12 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES_Solutions
* Solution:       time_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.279|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  851|  931|  851|  931|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 2     |  480|  560|  12 ~ 14 |          -|          -|    40|    no    |
        | + Loop 2.1  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 3     |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 4     |  270|  270|        30|          -|          -|     9|    no    |
        | + Loop 4.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 4.2  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 5     |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 6     |   32|   32|         2|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   2516|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        6|      -|      16|      6|    0|
|Multiplexer      |        -|      -|       -|   1178|    -|
|Register         |        -|      -|     676|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|     692|   3700|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Rcon0_U            |encrypt_Rcon0         |        0|  8|   4|    0|    30|    8|     1|          240|
    |Sbox_U             |encrypt_Sbox          |        2|  0|   0|    0|   256|    8|     1|         2048|
    |out_enc_statemt_U  |encrypt_out_enc_sbkb  |        0|  8|   2|    0|    16|    8|     1|          128|
    |ret_0_U            |encrypt_ret_0         |        2|  0|   0|    0|    16|   32|     1|          512|
    |ret_1_U            |encrypt_ret_0         |        2|  0|   0|    0|    16|   32|     1|          512|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |        6| 16|   6|    0|   334|   88|     5|         3440|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln141_fu_3135_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln142_fu_1343_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln154_1_fu_1674_p2     |     +    |      0|  0|  13|           2|           4|
    |add_ln154_fu_1447_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln155_fu_1463_p2       |     +    |      0|  0|  15|           7|           8|
    |add_ln173_1_fu_1986_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln173_2_fu_1997_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln173_fu_1920_p2       |     +    |      0|  0|  15|           6|           4|
    |add_ln248_1_fu_1745_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln248_2_fu_1816_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln248_3_fu_1887_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln248_fu_1653_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln393_fu_2329_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln417_fu_2344_p2       |     +    |      0|  0|  15|           7|           9|
    |add_ln572_fu_3036_p2       |     +    |      0|  0|  15|           7|           8|
    |i_1_fu_1940_p2             |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_3078_p2             |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_2840_p2             |     +    |      0|  0|  13|           4|           1|
    |i_fu_1333_p2               |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_2065_p2             |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_2034_p2             |     +    |      0|  0|  15|           6|           1|
    |j_3_fu_3012_p2             |     +    |      0|  0|  12|           3|           1|
    |j_4_fu_2299_p2             |     +    |      0|  0|  12|           3|           1|
    |j_5_fu_2810_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_1309_p2               |     +    |      0|  0|  12|           3|           1|
    |sub_ln142_fu_1391_p2       |     -    |      0|  0|  14|          10|          10|
    |sub_ln173_fu_1980_p2       |     -    |      0|  0|  15|           9|           9|
    |sub_ln248_10_fu_1573_p2    |     -    |      0|  0|  39|           1|          32|
    |sub_ln248_11_fu_1837_p2    |     -    |      0|  0|  14|           1|          10|
    |sub_ln248_1_fu_1624_p2     |     -    |      0|  0|  15|           1|           6|
    |sub_ln248_2_fu_1603_p2     |     -    |      0|  0|  14|           1|          10|
    |sub_ln248_3_fu_1716_p2     |     -    |      0|  0|  15|           1|           6|
    |sub_ln248_4_fu_1517_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln248_5_fu_1787_p2     |     -    |      0|  0|  15|           1|           6|
    |sub_ln248_6_fu_1695_p2     |     -    |      0|  0|  14|           1|          10|
    |sub_ln248_7_fu_1858_p2     |     -    |      0|  0|  15|           1|           6|
    |sub_ln248_8_fu_1545_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln248_9_fu_1766_p2     |     -    |      0|  0|  14|           1|          10|
    |sub_ln248_fu_1489_p2       |     -    |      0|  0|  39|           1|          32|
    |icmp_ln112_fu_2111_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln137_fu_1303_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln139_fu_3072_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln140_fu_1327_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln141_fu_3121_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln146_fu_1431_p2      |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln152_fu_1441_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln172_fu_1934_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln380_fu_2293_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln385_fu_2380_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln389_fu_2430_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln397_fu_2492_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln401_fu_2542_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln409_fu_2604_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln413_fu_2654_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln421_fu_2716_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln425_fu_2760_p2      |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln433_fu_2804_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln565_1_fu_3006_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln565_fu_2059_p2      |   icmp   |      0|  0|   9|           3|           4|
    |or_ln142_fu_1401_p2        |    or    |      0|  0|   3|           1|           3|
    |or_ln393_fu_2317_p2        |    or    |      0|  0|   3|           3|           1|
    |or_ln439_fu_2828_p2        |    or    |      0|  0|   3|           3|           1|
    |or_ln572_1_fu_3060_p2      |    or    |      0|  0|   3|           3|           1|
    |or_ln572_fu_2099_p2        |    or    |      0|  0|   3|           3|           1|
    |select_ln141_fu_3109_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln173_1_fu_2010_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln173_2_fu_2045_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln173_3_fu_2026_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln173_fu_2018_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln248_1_fu_1638_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln248_2_fu_1709_p3  |  select  |      0|  0|  10|           1|          10|
    |select_ln248_3_fu_1730_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln248_4_fu_1780_p3  |  select  |      0|  0|  10|           1|          10|
    |select_ln248_5_fu_1801_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln248_6_fu_1851_p3  |  select  |      0|  0|  10|           1|          10|
    |select_ln248_7_fu_1872_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln248_fu_1617_p3    |  select  |      0|  0|  10|           1|          10|
    |select_ln385_fu_2392_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln389_fu_2442_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln397_fu_2504_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln401_fu_2554_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln409_fu_2616_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln413_fu_2666_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln421_fu_2728_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln425_fu_2772_p3    |  select  |      0|  0|  32|           1|          32|
    |grp_fu_1239_p2             |    xor   |      0|  0|  32|          32|          32|
    |grp_fu_1246_p2             |    xor   |      0|  0|  32|          32|          32|
    |grp_fu_1253_p2             |    xor   |      0|  0|  32|          32|          32|
    |grp_fu_1260_p2             |    xor   |      0|  0|  32|          32|          32|
    |temp_0_0_fu_1898_p2        |    xor   |      0|  0|   8|           8|           8|
    |x_1_fu_2406_p2             |    xor   |      0|  0|  32|          32|          32|
    |x_3_fu_2518_p2             |    xor   |      0|  0|  32|          32|          32|
    |x_5_fu_2630_p2             |    xor   |      0|  0|  32|          32|          32|
    |x_7_fu_2736_p2             |    xor   |      0|  0|  32|          32|          32|
    |xor_ln173_fu_2052_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln386_fu_2386_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln390_fu_2436_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln393_1_fu_2456_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln393_2_fu_2468_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln393_3_fu_2462_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln393_fu_2450_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln398_fu_2498_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln402_fu_2548_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln405_1_fu_2568_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln405_2_fu_2580_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln405_3_fu_2574_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln405_fu_2562_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln410_fu_2610_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln414_fu_2660_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln417_1_fu_2680_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln417_2_fu_2692_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln417_3_fu_2686_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln417_fu_2674_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln422_fu_2722_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln426_fu_2766_p2       |    xor   |      0|  0|  32|          32|           9|
    |xor_ln429_1_fu_2786_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln429_2_fu_2798_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln429_3_fu_2792_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln429_fu_2780_p2       |    xor   |      0|  0|  32|          32|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|2516|        1648|        1902|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |Sbox_address0           |   47|         10|    8|         80|
    |Sbox_address1           |   47|         10|    8|         80|
    |Sbox_address2           |   47|         10|    8|         80|
    |Sbox_address3           |   47|         10|    8|         80|
    |ap_NS_fsm               |  173|         39|    1|         39|
    |i_0_i_reg_1096          |    9|          2|    3|          6|
    |i_2_i_reg_1160          |    9|          2|    3|          6|
    |i_2_reg_1227            |    9|          2|    5|         10|
    |j_0_i14_reg_1194        |    9|          2|    3|          6|
    |j_0_i24_reg_1216        |    9|          2|    3|          6|
    |j_0_i7_reg_1171         |    9|          2|    3|          6|
    |j_0_i_reg_1084          |    9|          2|    3|          6|
    |j_1_i19_reg_1205        |    9|          2|    3|          6|
    |j_1_i_reg_1108          |    9|          2|    6|         12|
    |main_result_o           |    9|          2|   32|         64|
    |n_assign_reg_1182       |    9|          2|    4|          8|
    |reg_1271                |    9|          2|    8|         16|
    |reg_1276                |    9|          2|    8|         16|
    |reg_1281                |    9|          2|    8|         16|
    |reg_1286                |    9|          2|    8|         16|
    |ret_0_address0          |   15|          3|    4|         12|
    |ret_0_address1          |   15|          3|    4|         12|
    |ret_1_address0          |   15|          3|    4|         12|
    |ret_1_address1          |   15|          3|    4|         12|
    |statemt_0_address0      |   53|         12|    4|         48|
    |statemt_0_address1      |   50|         11|    4|         44|
    |statemt_0_d0            |   50|         11|   32|        352|
    |statemt_0_d1            |   50|         11|   32|        352|
    |statemt_1_address0      |   53|         12|    4|         48|
    |statemt_1_address1      |   50|         11|    4|         44|
    |statemt_1_d0            |   50|         11|   32|        352|
    |statemt_1_d1            |   50|         11|   32|        352|
    |temp_0_0_0_reg_1140     |    9|          2|   32|         64|
    |temp_0_1_0_reg_1130     |    9|          2|   32|         64|
    |temp_1335_0_0_reg_1120  |    9|          2|   32|         64|
    |temp_1_1_reg_1150       |    9|          2|   32|         64|
    |word_0_address0         |   41|          8|    8|         64|
    |word_0_address1         |   38|          7|    8|         56|
    |word_0_d0               |   15|          3|   32|         96|
    |word_1_address0         |   38|          7|    8|         56|
    |word_1_address1         |   33|          6|    8|         48|
    |word_1_d0               |   15|          3|   32|         96|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1178|        253|  517|       2871|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln173_2_reg_3390        |   9|   0|    9|          0|
    |ap_CS_fsm                   |  38|   0|   38|          0|
    |i_0_i_reg_1096              |   3|   0|    3|          0|
    |i_1_reg_3375                |   3|   0|    3|          0|
    |i_2_i_reg_1160              |   3|   0|    3|          0|
    |i_2_reg_1227                |   5|   0|    5|          0|
    |i_3_reg_3877                |   5|   0|    5|          0|
    |i_reg_3168                  |   3|   0|    3|          0|
    |j_0_i14_reg_1194            |   3|   0|    3|          0|
    |j_0_i24_reg_1216            |   3|   0|    3|          0|
    |j_0_i7_reg_1171             |   3|   0|    3|          0|
    |j_0_i_reg_1084              |   3|   0|    3|          0|
    |j_1_i19_reg_1205            |   3|   0|    3|          0|
    |j_1_i_reg_1108              |   6|   0|    6|          0|
    |j_1_reg_3413                |   3|   0|    3|          0|
    |j_3_reg_3829                |   3|   0|    3|          0|
    |j_4_reg_3624                |   3|   0|    3|          0|
    |j_5_reg_3704                |   3|   0|    3|          0|
    |j_reg_3155                  |   3|   0|    3|          0|
    |n_assign_reg_1182           |   4|   0|    4|          0|
    |reg_1267                    |   8|   0|    8|          0|
    |reg_1271                    |   8|   0|    8|          0|
    |reg_1276                    |   8|   0|    8|          0|
    |reg_1281                    |   8|   0|    8|          0|
    |reg_1286                    |   8|   0|    8|          0|
    |reg_1291                    |   8|   0|    8|          0|
    |reg_1295                    |   8|   0|    8|          0|
    |reg_1299                    |   8|   0|    8|          0|
    |select_ln173_3_reg_3400     |  32|   0|   32|          0|
    |shl_ln_reg_3160             |   2|   0|    4|          2|
    |statemt_0_addr_10_reg_3854  |   2|   0|    4|          2|
    |statemt_0_addr_11_reg_3864  |   2|   0|    4|          2|
    |statemt_0_addr_1_reg_3448   |   2|   0|    4|          2|
    |statemt_0_addr_reg_3438     |   2|   0|    4|          2|
    |statemt_1_addr_10_reg_3859  |   2|   0|    4|          2|
    |statemt_1_addr_11_reg_3869  |   2|   0|    4|          2|
    |statemt_1_addr_1_reg_3453   |   2|   0|    4|          2|
    |statemt_1_addr_reg_3443     |   2|   0|    4|          2|
    |temp_0_0_0_reg_1140         |  32|   0|   32|          0|
    |temp_0_1_0_reg_1130         |  32|   0|   32|          0|
    |temp_1335_0_0_reg_1120      |  32|   0|   32|          0|
    |temp_1_1_reg_1150           |  32|   0|   32|          0|
    |tmp_11_reg_3257             |   1|   0|    1|          0|
    |tmp_15_reg_3279             |   1|   0|    1|          0|
    |tmp_19_reg_3301             |   1|   0|    1|          0|
    |tmp_7_reg_3235              |   1|   0|    1|          0|
    |trunc_ln173_reg_3380        |   1|   0|    1|          0|
    |trunc_ln248_1_reg_3241      |   4|   0|    4|          0|
    |trunc_ln248_3_reg_3263      |   4|   0|    4|          0|
    |trunc_ln248_5_reg_3285      |   4|   0|    4|          0|
    |trunc_ln248_7_reg_3307      |   4|   0|    4|          0|
    |word_0_load_7_reg_3251      |  32|   0|   32|          0|
    |word_0_load_8_reg_3295      |  32|   0|   32|          0|
    |word_1_load_8_reg_3229      |  32|   0|   32|          0|
    |word_1_load_9_reg_3273      |  32|   0|   32|          0|
    |xor_ln393_2_reg_3681        |  32|   0|   32|          0|
    |xor_ln405_2_reg_3686        |  32|   0|   32|          0|
    |xor_ln417_2_reg_3691        |  32|   0|   32|          0|
    |xor_ln429_2_reg_3696        |  32|   0|   32|          0|
    |zext_ln172_reg_3367         |   6|   0|    9|          3|
    |zext_ln173_reg_3362         |   6|   0|    9|          3|
    |zext_ln248_2_reg_3268       |   6|   0|    6|          0|
    |zext_ln248_4_reg_3290       |   6|   0|    6|          0|
    |zext_ln248_6_reg_3312       |   6|   0|    6|          0|
    |zext_ln384_reg_3629         |   2|   0|   64|         62|
    |zext_ln393_2_reg_3616       |   4|   0|   32|         28|
    |zext_ln393_reg_3645         |   2|   0|   64|         62|
    |zext_ln437_reg_3709         |   2|   0|   64|         62|
    |zext_ln439_reg_3725         |   2|   0|   64|         62|
    |zext_ln_reg_3246            |   6|   0|    6|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 676|   0|  976|        300|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    encrypt   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    encrypt   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    encrypt   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    encrypt   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    encrypt   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    encrypt   | return value |
|statemt_0_address0    | out |    4|  ap_memory |   statemt_0  |     array    |
|statemt_0_ce0         | out |    1|  ap_memory |   statemt_0  |     array    |
|statemt_0_we0         | out |    1|  ap_memory |   statemt_0  |     array    |
|statemt_0_d0          | out |   32|  ap_memory |   statemt_0  |     array    |
|statemt_0_q0          |  in |   32|  ap_memory |   statemt_0  |     array    |
|statemt_0_address1    | out |    4|  ap_memory |   statemt_0  |     array    |
|statemt_0_ce1         | out |    1|  ap_memory |   statemt_0  |     array    |
|statemt_0_we1         | out |    1|  ap_memory |   statemt_0  |     array    |
|statemt_0_d1          | out |   32|  ap_memory |   statemt_0  |     array    |
|statemt_0_q1          |  in |   32|  ap_memory |   statemt_0  |     array    |
|statemt_1_address0    | out |    4|  ap_memory |   statemt_1  |     array    |
|statemt_1_ce0         | out |    1|  ap_memory |   statemt_1  |     array    |
|statemt_1_we0         | out |    1|  ap_memory |   statemt_1  |     array    |
|statemt_1_d0          | out |   32|  ap_memory |   statemt_1  |     array    |
|statemt_1_q0          |  in |   32|  ap_memory |   statemt_1  |     array    |
|statemt_1_address1    | out |    4|  ap_memory |   statemt_1  |     array    |
|statemt_1_ce1         | out |    1|  ap_memory |   statemt_1  |     array    |
|statemt_1_we1         | out |    1|  ap_memory |   statemt_1  |     array    |
|statemt_1_d1          | out |   32|  ap_memory |   statemt_1  |     array    |
|statemt_1_q1          |  in |   32|  ap_memory |   statemt_1  |     array    |
|key_0_address0        | out |    4|  ap_memory |     key_0    |     array    |
|key_0_ce0             | out |    1|  ap_memory |     key_0    |     array    |
|key_0_q0              |  in |   32|  ap_memory |     key_0    |     array    |
|word_1_address0       | out |    8|  ap_memory |    word_1    |     array    |
|word_1_ce0            | out |    1|  ap_memory |    word_1    |     array    |
|word_1_we0            | out |    1|  ap_memory |    word_1    |     array    |
|word_1_d0             | out |   32|  ap_memory |    word_1    |     array    |
|word_1_q0             |  in |   32|  ap_memory |    word_1    |     array    |
|word_1_address1       | out |    8|  ap_memory |    word_1    |     array    |
|word_1_ce1            | out |    1|  ap_memory |    word_1    |     array    |
|word_1_q1             |  in |   32|  ap_memory |    word_1    |     array    |
|word_0_address0       | out |    8|  ap_memory |    word_0    |     array    |
|word_0_ce0            | out |    1|  ap_memory |    word_0    |     array    |
|word_0_we0            | out |    1|  ap_memory |    word_0    |     array    |
|word_0_d0             | out |   32|  ap_memory |    word_0    |     array    |
|word_0_q0             |  in |   32|  ap_memory |    word_0    |     array    |
|word_0_address1       | out |    8|  ap_memory |    word_0    |     array    |
|word_0_ce1            | out |    1|  ap_memory |    word_0    |     array    |
|word_0_q1             |  in |   32|  ap_memory |    word_0    |     array    |
|round_val             | out |    5|   ap_vld   |   round_val  |    pointer   |
|round_val_ap_vld      | out |    1|   ap_vld   |   round_val  |    pointer   |
|main_result_i         |  in |   32|   ap_ovld  |  main_result |    pointer   |
|main_result_o         | out |   32|   ap_ovld  |  main_result |    pointer   |
|main_result_o_ap_vld  | out |    1|   ap_ovld  |  main_result |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

