|T8052_Toplevel
clk_50MHz => altpll0:use_dll:dll.inclk0
SWITCH1 => Reset_n.IN1
LED[1] <= t8052:u0.P1_out[1]
LED[2] <= t8052:u0.P1_out[2]
LED[3] <= t8052:u0.P1_out[3]
LED[4] <= t8052:u0.P1_out[4]
LED[5] <= t8052:u0.P1_out[5]
LED[6] <= t8052:u0.P1_out[6]
LED[7] <= t8052:u0.P1_out[7]
DIPSW[0] => InputSync:sync_dp:0:ISDIP.Input
DIPSW[1] => InputSync:sync_dp:1:ISDIP.Input
DIPSW[2] => InputSync:sync_dp:2:ISDIP.Input
DIPSW[3] => InputSync:sync_dp:3:ISDIP.Input
DIPSW[4] => InputSync:sync_dp:4:ISDIP.Input
DIPSW[5] => InputSync:sync_dp:5:ISDIP.Input
DIPSW[6] => InputSync:sync_dp:6:ISDIP.Input
DIPSW[7] => InputSync:sync_dp:7:ISDIP.Input
SWITCH2 => InputSync:ISSw2.Input
SWITCH3 => InputSync:ISSw3.Input
SWITCH4 => InputSync:ISSw4.Input
Txd232 <= t8052:u0.TXD
RxD232 => InputSync:ISRxd.Input
SCL <= comb~0
SDA <= comb~1
SevenSeg_D_o[0] <= t8052:u0.SevenSeg_D_o[0]
SevenSeg_D_o[1] <= t8052:u0.SevenSeg_D_o[1]
SevenSeg_D_o[2] <= t8052:u0.SevenSeg_D_o[2]
SevenSeg_D_o[3] <= t8052:u0.SevenSeg_D_o[3]
SevenSeg_D_o[4] <= t8052:u0.SevenSeg_D_o[4]
SevenSeg_D_o[5] <= t8052:u0.SevenSeg_D_o[5]
SevenSeg_D_o[6] <= t8052:u0.SevenSeg_D_o[6]
SevenSeg_D_o[7] <= t8052:u0.SevenSeg_D_o[7]
SevenSegEn_o[0] <= t8052:u0.SevenSegEn_o[0]
SevenSegEn_o[1] <= t8052:u0.SevenSegEn_o[1]
SevenSegEn_o[2] <= t8052:u0.SevenSegEn_o[2]
SevenSegEn_o[3] <= t8052:u0.SevenSegEn_o[3]
SevenSegEn_o[4] <= t8052:u0.SevenSegEn_o[4]
Ps2Clk_io <= t8052:u0.Ps2Clk_io
Ps2Dat_io <= t8052:u0.Ps2Dat_io
ETH_Reset_o <= Reset_n.DB_MAX_OUTPUT_PORT_TYPE
mtx_clk_pad_i => t8052:u0.mtx_clk_pad_i
mtxd_pad_o[0] <= t8052:u0.mtxd_pad_o[0]
mtxd_pad_o[1] <= t8052:u0.mtxd_pad_o[1]
mtxd_pad_o[2] <= t8052:u0.mtxd_pad_o[2]
mtxd_pad_o[3] <= t8052:u0.mtxd_pad_o[3]
mtxen_pad_o <= t8052:u0.mtxen_pad_o
mtxerr_pad_o <= t8052:u0.mtxerr_pad_o
mrx_clk_pad_i => t8052:u0.mrx_clk_pad_i
mrxd_pad_i[0] => t8052:u0.mrxd_pad_i[0]
mrxd_pad_i[1] => t8052:u0.mrxd_pad_i[1]
mrxd_pad_i[2] => t8052:u0.mrxd_pad_i[2]
mrxd_pad_i[3] => t8052:u0.mrxd_pad_i[3]
mrxdv_pad_i => t8052:u0.mrxdv_pad_i
mrxerr_pad_i => t8052:u0.mrxerr_pad_i
mcoll_pad_i => t8052:u0.mcoll_pad_i
mcrs_pad_i => t8052:u0.mcrs_pad_i
mdc_o <= t8052:u0.mdc_pad_o
md_io <= comb~18
SRAM1_nCS <= t8052:u0.XRAM_STB_O
SRAM1_ADR[0] <= t8052:u0.XRAM_ADR_O[1]
SRAM1_ADR[1] <= t8052:u0.XRAM_ADR_O[2]
SRAM1_ADR[2] <= t8052:u0.XRAM_ADR_O[3]
SRAM1_ADR[3] <= t8052:u0.XRAM_ADR_O[4]
SRAM1_ADR[4] <= t8052:u0.XRAM_ADR_O[5]
SRAM1_ADR[5] <= t8052:u0.XRAM_ADR_O[6]
SRAM1_ADR[6] <= t8052:u0.XRAM_ADR_O[7]
SRAM1_ADR[7] <= t8052:u0.XRAM_ADR_O[8]
SRAM1_ADR[8] <= t8052:u0.XRAM_ADR_O[9]
SRAM1_ADR[9] <= t8052:u0.XRAM_ADR_O[10]
SRAM1_ADR[10] <= t8052:u0.XRAM_ADR_O[11]
SRAM1_ADR[11] <= t8052:u0.XRAM_ADR_O[12]
SRAM1_ADR[12] <= t8052:u0.XRAM_ADR_O[13]
SRAM1_ADR[13] <= t8052:u0.XRAM_ADR_O[14]
SRAM1_ADR[14] <= t8052:u0.XRAM_ADR_O[15]
SRAM1_ADR[15] <= <GND>
SRAM1_ADR[16] <= <GND>
SRAM1_ADR[17] <= <GND>
SRAM1_DB[0] <= comb~2
SRAM1_DB[1] <= comb~3
SRAM1_DB[2] <= comb~4
SRAM1_DB[3] <= comb~5
SRAM1_DB[4] <= comb~6
SRAM1_DB[5] <= comb~7
SRAM1_DB[6] <= comb~8
SRAM1_DB[7] <= comb~9
SRAM1_DB[8] <= comb~10
SRAM1_DB[9] <= comb~11
SRAM1_DB[10] <= comb~12
SRAM1_DB[11] <= comb~13
SRAM1_DB[12] <= comb~14
SRAM1_DB[13] <= comb~15
SRAM1_DB[14] <= comb~16
SRAM1_DB[15] <= comb~17
SRAM1_nWR <= SRAM1_DB~16.DB_MAX_OUTPUT_PORT_TYPE
SRAM1_nOE <= SRAM1_nOE~0.DB_MAX_OUTPUT_PORT_TYPE
SRAM1_nBE[0] <= SRAM1_nBE~1.DB_MAX_OUTPUT_PORT_TYPE
SRAM1_nBE[1] <= SRAM1_nBE~2.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|altpll0:\use_dll:dll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|T8052_Toplevel|altpll0:\use_dll:dll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
clk[0] <= pll.CLK
clk[1] <= <UNC>
clk[2] <= <UNC>
clk[3] <= <UNC>
clk[4] <= <UNC>
clk[5] <= <UNC>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0
Clk => Ethernet:Eth:enet.CLK_i
Clk => PS2Keyboard:PS2:PS2Kbd.clk_i
Clk => sevenseg_if:use_7seg:SevSeg.clk_i
Clk => T51_UART:uart.Clk
Clk => T51_TC2:tc2.Clk
Clk => T51_TC01:tc01.Clk
Clk => T51_Port:tp3.Clk
Clk => T51_Port:tp2.Clk
Clk => T51_Port:tp1.Clk
Clk => T51_Port:tp0.Clk
Clk => T51_Glue:glue51.Clk
Clk => T51:core51.Clk
Clk => rom_cyclone14k:Altera_rom.clock
Clk => mux_sel_r[0].CLK
Clk => RAM_Addr_r[0].CLK
Clk => RAM_Addr_r[1].CLK
Clk => RAM_Addr_r[2].CLK
Clk => RAM_Addr_r[3].CLK
Clk => RAM_Addr_r[4].CLK
Clk => RAM_Addr_r[5].CLK
Clk => RAM_Addr_r[6].CLK
Clk => RAM_Addr_r[7].CLK
Clk => RAM_Addr_r[8].CLK
Clk => RAM_Addr_r[9].CLK
Clk => RAM_Addr_r[10].CLK
Clk => RAM_Addr_r[11].CLK
Clk => RAM_Addr_r[12].CLK
Clk => RAM_Addr_r[13].CLK
Clk => RAM_Addr_r[14].CLK
Clk => RAM_Addr_r[15].CLK
Clk => IO_Addr_r[0].CLK
Clk => IO_Addr_r[1].CLK
Clk => IO_Addr_r[2].CLK
Clk => IO_Addr_r[3].CLK
Clk => IO_Addr_r[4].CLK
Clk => IO_Addr_r[5].CLK
Clk => IO_Addr_r[6].CLK
Rst_n => Ethernet:Eth:enet.Reset_n_i
Rst_n => PS2Keyboard:PS2:PS2Kbd.clr_n_i
Rst_n => sevenseg_if:use_7seg:SevSeg.reset_n_i
Rst_n => T51_UART:uart.Rst_n
Rst_n => T51_TC2:tc2.Rst_n
Rst_n => T51_TC01:tc01.Rst_n
Rst_n => T51_Port:tp3.Rst_n
Rst_n => T51_Port:tp2.Rst_n
Rst_n => T51_Port:tp1.Rst_n
Rst_n => T51_Port:tp0.Rst_n
Rst_n => T51_Glue:glue51.Rst_n
Rst_n => T51:core51.Rst_n
Rst_n => mux_sel_r[0].ACLR
Rst_n => RAM_Addr_r[0].ACLR
Rst_n => RAM_Addr_r[1].ACLR
Rst_n => RAM_Addr_r[2].ACLR
Rst_n => RAM_Addr_r[3].ACLR
Rst_n => RAM_Addr_r[4].ACLR
Rst_n => RAM_Addr_r[5].ACLR
Rst_n => RAM_Addr_r[6].ACLR
Rst_n => RAM_Addr_r[7].ACLR
Rst_n => RAM_Addr_r[8].ACLR
Rst_n => RAM_Addr_r[9].ACLR
Rst_n => RAM_Addr_r[10].ACLR
Rst_n => RAM_Addr_r[11].ACLR
Rst_n => RAM_Addr_r[12].ACLR
Rst_n => RAM_Addr_r[13].ACLR
Rst_n => RAM_Addr_r[14].ACLR
Rst_n => RAM_Addr_r[15].ACLR
Rst_n => IO_Addr_r[0].ACLR
Rst_n => IO_Addr_r[1].ACLR
Rst_n => IO_Addr_r[2].ACLR
Rst_n => IO_Addr_r[3].ACLR
Rst_n => IO_Addr_r[4].ACLR
Rst_n => IO_Addr_r[5].ACLR
Rst_n => IO_Addr_r[6].ACLR
P0_in[0] => T51_Port:tp0.IOPort_in[0]
P0_in[1] => T51_Port:tp0.IOPort_in[1]
P0_in[2] => T51_Port:tp0.IOPort_in[2]
P0_in[3] => T51_Port:tp0.IOPort_in[3]
P0_in[4] => T51_Port:tp0.IOPort_in[4]
P0_in[5] => T51_Port:tp0.IOPort_in[5]
P0_in[6] => T51_Port:tp0.IOPort_in[6]
P0_in[7] => T51_Port:tp0.IOPort_in[7]
P1_in[0] => T51_Port:tp1.IOPort_in[0]
P1_in[1] => T51_Port:tp1.IOPort_in[1]
P1_in[2] => T51_Port:tp1.IOPort_in[2]
P1_in[3] => T51_Port:tp1.IOPort_in[3]
P1_in[4] => T51_Port:tp1.IOPort_in[4]
P1_in[5] => T51_Port:tp1.IOPort_in[5]
P1_in[6] => T51_Port:tp1.IOPort_in[6]
P1_in[7] => T51_Port:tp1.IOPort_in[7]
P2_in[0] => T51_Port:tp2.IOPort_in[0]
P2_in[1] => T51_Port:tp2.IOPort_in[1]
P2_in[2] => T51_Port:tp2.IOPort_in[2]
P2_in[3] => T51_Port:tp2.IOPort_in[3]
P2_in[4] => T51_Port:tp2.IOPort_in[4]
P2_in[5] => T51_Port:tp2.IOPort_in[5]
P2_in[6] => T51_Port:tp2.IOPort_in[6]
P2_in[7] => T51_Port:tp2.IOPort_in[7]
P3_in[0] => T51_Port:tp3.IOPort_in[0]
P3_in[1] => T51_Port:tp3.IOPort_in[1]
P3_in[2] => T51_Port:tp3.IOPort_in[2]
P3_in[3] => T51_Port:tp3.IOPort_in[3]
P3_in[4] => T51_Port:tp3.IOPort_in[4]
P3_in[5] => T51_Port:tp3.IOPort_in[5]
P3_in[6] => T51_Port:tp3.IOPort_in[6]
P3_in[7] => T51_Port:tp3.IOPort_in[7]
P0_out[0] <= T51_Port:tp0.IOPort_out[0]
P0_out[1] <= T51_Port:tp0.IOPort_out[1]
P0_out[2] <= T51_Port:tp0.IOPort_out[2]
P0_out[3] <= T51_Port:tp0.IOPort_out[3]
P0_out[4] <= T51_Port:tp0.IOPort_out[4]
P0_out[5] <= T51_Port:tp0.IOPort_out[5]
P0_out[6] <= T51_Port:tp0.IOPort_out[6]
P0_out[7] <= T51_Port:tp0.IOPort_out[7]
P1_out[0] <= T51_Port:tp1.IOPort_out[0]
P1_out[1] <= T51_Port:tp1.IOPort_out[1]
P1_out[2] <= T51_Port:tp1.IOPort_out[2]
P1_out[3] <= T51_Port:tp1.IOPort_out[3]
P1_out[4] <= T51_Port:tp1.IOPort_out[4]
P1_out[5] <= T51_Port:tp1.IOPort_out[5]
P1_out[6] <= T51_Port:tp1.IOPort_out[6]
P1_out[7] <= T51_Port:tp1.IOPort_out[7]
P2_out[0] <= T51_Port:tp2.IOPort_out[0]
P2_out[1] <= T51_Port:tp2.IOPort_out[1]
P2_out[2] <= T51_Port:tp2.IOPort_out[2]
P2_out[3] <= T51_Port:tp2.IOPort_out[3]
P2_out[4] <= T51_Port:tp2.IOPort_out[4]
P2_out[5] <= T51_Port:tp2.IOPort_out[5]
P2_out[6] <= T51_Port:tp2.IOPort_out[6]
P2_out[7] <= T51_Port:tp2.IOPort_out[7]
P3_out[0] <= T51_Port:tp3.IOPort_out[0]
P3_out[1] <= T51_Port:tp3.IOPort_out[1]
P3_out[2] <= T51_Port:tp3.IOPort_out[2]
P3_out[3] <= T51_Port:tp3.IOPort_out[3]
P3_out[4] <= T51_Port:tp3.IOPort_out[4]
P3_out[5] <= T51_Port:tp3.IOPort_out[5]
P3_out[6] <= T51_Port:tp3.IOPort_out[6]
P3_out[7] <= T51_Port:tp3.IOPort_out[7]
INT0 => T51_TC01:tc01.INT0
INT1 => T51_TC01:tc01.INT1
T0 => T51_TC01:tc01.T0
T1 => T51_TC01:tc01.T1
T2 => T51_TC2:tc2.T2
T2EX => T51_TC2:tc2.T2EX
RXD => T51_UART:uart.RXD
RXD_IsO <= T51_UART:uart.RXD_IsO
RXD_O <= T51_UART:uart.RXD_O
TXD <= T51_UART:uart.TXD
SevenSeg_D_o[0] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[0]
SevenSeg_D_o[1] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[1]
SevenSeg_D_o[2] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[2]
SevenSeg_D_o[3] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[3]
SevenSeg_D_o[4] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[4]
SevenSeg_D_o[5] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[5]
SevenSeg_D_o[6] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[6]
SevenSeg_D_o[7] <= sevenseg_if:use_7seg:SevSeg.SevenSeg_D_o[7]
SevenSegEn_o[0] <= sevenseg_if:use_7seg:SevSeg.SevenSegEn_o[0]
SevenSegEn_o[1] <= sevenseg_if:use_7seg:SevSeg.SevenSegEn_o[1]
SevenSegEn_o[2] <= sevenseg_if:use_7seg:SevSeg.SevenSegEn_o[2]
SevenSegEn_o[3] <= sevenseg_if:use_7seg:SevSeg.SevenSegEn_o[3]
SevenSegEn_o[4] <= sevenseg_if:use_7seg:SevSeg.SevenSegEn_o[4]
Ps2Clk_io <= PS2Keyboard:PS2:PS2Kbd.Ps2Clk_io
Ps2Dat_io <= PS2Keyboard:PS2:PS2Kbd.Ps2Dat_io
mtx_clk_pad_i => Ethernet:Eth:enet.mtx_clk_pad_i
mtxd_pad_o[0] <= Ethernet:Eth:enet.mtxd_pad_o[0]
mtxd_pad_o[1] <= Ethernet:Eth:enet.mtxd_pad_o[1]
mtxd_pad_o[2] <= Ethernet:Eth:enet.mtxd_pad_o[2]
mtxd_pad_o[3] <= Ethernet:Eth:enet.mtxd_pad_o[3]
mtxen_pad_o <= Ethernet:Eth:enet.mtxen_pad_o
mtxerr_pad_o <= Ethernet:Eth:enet.mtxerr_pad_o
mrx_clk_pad_i => Ethernet:Eth:enet.mrx_clk_pad_i
mrxd_pad_i[0] => Ethernet:Eth:enet.mrxd_pad_i[0]
mrxd_pad_i[1] => Ethernet:Eth:enet.mrxd_pad_i[1]
mrxd_pad_i[2] => Ethernet:Eth:enet.mrxd_pad_i[2]
mrxd_pad_i[3] => Ethernet:Eth:enet.mrxd_pad_i[3]
mrxdv_pad_i => Ethernet:Eth:enet.mrxdv_pad_i
mrxerr_pad_i => Ethernet:Eth:enet.mrxerr_pad_i
mcoll_pad_i => Ethernet:Eth:enet.mcoll_pad_i
mcrs_pad_i => Ethernet:Eth:enet.mcrs_pad_i
mdc_pad_o <= Ethernet:Eth:enet.mdc_pad_o
md_pad_i => Ethernet:Eth:enet.md_pad_i
md_pad_o <= Ethernet:Eth:enet.md_pad_o
md_padoe_o <= Ethernet:Eth:enet.md_padoe_o
XRAM_WE_O <= T51:core51.RAM_Wr
XRAM_STB_O <= XRAM_STB_O~0.DB_MAX_OUTPUT_PORT_TYPE
XRAM_CYC_O <= XRAM_CYC_O~0.DB_MAX_OUTPUT_PORT_TYPE
XRAM_ACK_I => Ready~0.IN0
XRAM_DAT_O[0] <= T51:core51.RAM_WData[0]
XRAM_DAT_O[1] <= T51:core51.RAM_WData[1]
XRAM_DAT_O[2] <= T51:core51.RAM_WData[2]
XRAM_DAT_O[3] <= T51:core51.RAM_WData[3]
XRAM_DAT_O[4] <= T51:core51.RAM_WData[4]
XRAM_DAT_O[5] <= T51:core51.RAM_WData[5]
XRAM_DAT_O[6] <= T51:core51.RAM_WData[6]
XRAM_DAT_O[7] <= T51:core51.RAM_WData[7]
XRAM_ADR_O[0] <= RAM_Addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[1] <= RAM_Addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[2] <= RAM_Addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[3] <= RAM_Addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[4] <= RAM_Addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[5] <= RAM_Addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[6] <= RAM_Addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[7] <= RAM_Addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[8] <= RAM_Addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[9] <= RAM_Addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[10] <= RAM_Addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[11] <= RAM_Addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[12] <= RAM_Addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[13] <= RAM_Addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[14] <= RAM_Addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
XRAM_ADR_O[15] <= RAM_Addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
XRAM_DAT_I[0] => RAM_RData[0].DATAA
XRAM_DAT_I[1] => RAM_RData[1].DATAA
XRAM_DAT_I[2] => RAM_RData[2].DATAA
XRAM_DAT_I[3] => RAM_RData[3].DATAA
XRAM_DAT_I[4] => RAM_RData[4].DATAA
XRAM_DAT_I[5] => RAM_RData[5].DATAA
XRAM_DAT_I[6] => RAM_RData[6].DATAA
XRAM_DAT_I[7] => RAM_RData[7].DATAA


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component
wren_a => altsyncram_dsk1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dsk1:auto_generated.data_a[0]
data_a[1] => altsyncram_dsk1:auto_generated.data_a[1]
data_a[2] => altsyncram_dsk1:auto_generated.data_a[2]
data_a[3] => altsyncram_dsk1:auto_generated.data_a[3]
data_a[4] => altsyncram_dsk1:auto_generated.data_a[4]
data_a[5] => altsyncram_dsk1:auto_generated.data_a[5]
data_a[6] => altsyncram_dsk1:auto_generated.data_a[6]
data_a[7] => altsyncram_dsk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dsk1:auto_generated.address_a[0]
address_a[1] => altsyncram_dsk1:auto_generated.address_a[1]
address_a[2] => altsyncram_dsk1:auto_generated.address_a[2]
address_a[3] => altsyncram_dsk1:auto_generated.address_a[3]
address_a[4] => altsyncram_dsk1:auto_generated.address_a[4]
address_a[5] => altsyncram_dsk1:auto_generated.address_a[5]
address_a[6] => altsyncram_dsk1:auto_generated.address_a[6]
address_a[7] => altsyncram_dsk1:auto_generated.address_a[7]
address_a[8] => altsyncram_dsk1:auto_generated.address_a[8]
address_a[9] => altsyncram_dsk1:auto_generated.address_a[9]
address_a[10] => altsyncram_dsk1:auto_generated.address_a[10]
address_a[11] => altsyncram_dsk1:auto_generated.address_a[11]
address_a[12] => altsyncram_dsk1:auto_generated.address_a[12]
address_a[13] => altsyncram_dsk1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dsk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dsk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dsk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dsk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dsk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dsk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dsk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dsk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dsk1:auto_generated.q_a[7]
q_b[0] <= <GND>


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated
address_a[0] => altsyncram_25o2:altsyncram1.address_a[0]
address_a[1] => altsyncram_25o2:altsyncram1.address_a[1]
address_a[2] => altsyncram_25o2:altsyncram1.address_a[2]
address_a[3] => altsyncram_25o2:altsyncram1.address_a[3]
address_a[4] => altsyncram_25o2:altsyncram1.address_a[4]
address_a[5] => altsyncram_25o2:altsyncram1.address_a[5]
address_a[6] => altsyncram_25o2:altsyncram1.address_a[6]
address_a[7] => altsyncram_25o2:altsyncram1.address_a[7]
address_a[8] => altsyncram_25o2:altsyncram1.address_a[8]
address_a[9] => altsyncram_25o2:altsyncram1.address_a[9]
address_a[10] => altsyncram_25o2:altsyncram1.address_a[10]
address_a[11] => altsyncram_25o2:altsyncram1.address_a[11]
address_a[12] => altsyncram_25o2:altsyncram1.address_a[12]
address_a[13] => altsyncram_25o2:altsyncram1.address_a[13]
clock0 => altsyncram_25o2:altsyncram1.clock0
data_a[0] => altsyncram_25o2:altsyncram1.data_a[0]
data_a[1] => altsyncram_25o2:altsyncram1.data_a[1]
data_a[2] => altsyncram_25o2:altsyncram1.data_a[2]
data_a[3] => altsyncram_25o2:altsyncram1.data_a[3]
data_a[4] => altsyncram_25o2:altsyncram1.data_a[4]
data_a[5] => altsyncram_25o2:altsyncram1.data_a[5]
data_a[6] => altsyncram_25o2:altsyncram1.data_a[6]
data_a[7] => altsyncram_25o2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_25o2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_25o2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_25o2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_25o2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_25o2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_25o2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_25o2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_25o2:altsyncram1.q_a[7]
wren_a => altsyncram_25o2:altsyncram1.wren_a


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_iga:decode4.data[0]
address_a[12] => decode_iga:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_iga:decode4.data[1]
address_a[13] => decode_iga:decode_a.data[1]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_iga:decode5.data[0]
address_b[12] => decode_iga:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_iga:decode5.data[1]
address_b[13] => decode_iga:decode_b.data[1]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a8.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[0] => ram_block3a24.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a9.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[1] => ram_block3a25.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a10.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[2] => ram_block3a26.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a11.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[3] => ram_block3a27.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a12.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[4] => ram_block3a28.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a13.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[5] => ram_block3a29.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a14.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[6] => ram_block3a30.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a15.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[7] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a24.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a25.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a26.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a27.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a12.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a28.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a13.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a29.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a14.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a30.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a15.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_2bb:mux6.result[0]
q_a[1] <= mux_2bb:mux6.result[1]
q_a[2] <= mux_2bb:mux6.result[2]
q_a[3] <= mux_2bb:mux6.result[3]
q_a[4] <= mux_2bb:mux6.result[4]
q_a[5] <= mux_2bb:mux6.result[5]
q_a[6] <= mux_2bb:mux6.result[6]
q_a[7] <= mux_2bb:mux6.result[7]
q_b[0] <= mux_2bb:mux7.result[0]
q_b[1] <= mux_2bb:mux7.result[1]
q_b[2] <= mux_2bb:mux7.result[2]
q_b[3] <= mux_2bb:mux7.result[3]
q_b[4] <= mux_2bb:mux7.result[4]
q_b[5] <= mux_2bb:mux7.result[5]
q_b[6] <= mux_2bb:mux7.result[6]
q_b[7] <= mux_2bb:mux7.result[7]
wren_a => decode_iga:decode4.enable
wren_b => decode_iga:decode5.enable


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|decode_iga:decode4
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|decode_iga:decode5
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|decode_iga:decode_a
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|decode_iga:decode_b
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux7
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~0.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg~15.DATAB
data_read[1] => ram_rom_data_reg~14.DATAB
data_read[2] => ram_rom_data_reg~13.DATAB
data_read[3] => ram_rom_data_reg~12.DATAB
data_read[4] => ram_rom_data_reg~11.DATAB
data_read[5] => ram_rom_data_reg~10.DATAB
data_read[6] => ram_rom_data_reg~9.DATAB
data_read[7] => ram_rom_data_reg~8.DATAB
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg~14.DATAB
tdi => ram_rom_data_reg~0.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN1
usr1 => name_gen~0.IN1
jtag_state_cdr => name_gen~1.IN1
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen~1.IN0
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN0
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clrn => bypass_reg_out.ACLR
clrn => is_in_use_reg.ACLR
ena => dr_scan.IN0
ena => name_gen~0.IN0
ena => bypass_reg_out.ENA
ir_in[0] => process4~0.IN0
ir_in[0] => tdo~1.OUTPUTSELECT
ir_in[0] => is_in_use_reg~1.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[1] => process1~0.IN0
ir_in[1] => process1~2.IN0
ir_in[1] => ram_rom_incr_addr~0.IN0
ir_in[2] => process1~2.IN1
ir_in[2] => ram_rom_incr_addr~1.IN0
ir_in[2] => enable_write~0.IN1
ir_in[3] => process0~0.IN0
ir_in[3] => process1~1.IN0
ir_in[3] => process4~1.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process4~0.IN1
ir_in[4] => is_in_use_reg~0.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
tdo <= tdo~1.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter~5.OUTPUTSELECT
SHIFT => word_counter~6.OUTPUTSELECT
SHIFT => word_counter~7.OUTPUTSELECT
SHIFT => word_counter~8.OUTPUTSELECT
SHIFT => word_counter~9.OUTPUTSELECT
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~3.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter~10.OUTPUTSELECT
ENA => word_counter~11.OUTPUTSELECT
ENA => word_counter~12.OUTPUTSELECT
ENA => word_counter~13.OUTPUTSELECT
ENA => word_counter~14.OUTPUTSELECT
ENA => WORD_SR~4.OUTPUTSELECT
ENA => WORD_SR~5.OUTPUTSELECT
ENA => WORD_SR~6.OUTPUTSELECT
ENA => WORD_SR~7.OUTPUTSELECT
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51
Clk => T51_RAM_Altera:Altera_MODEL:ram.Clk
Clk => T51_ALU:alu.Clk
Clk => SFR_RData_r[0].CLK
Clk => SFR_RData_r[1].CLK
Clk => SFR_RData_r[2].CLK
Clk => SFR_RData_r[3].CLK
Clk => SFR_RData_r[4].CLK
Clk => SFR_RData_r[5].CLK
Clk => SFR_RData_r[6].CLK
Clk => SFR_RData_r[7].CLK
Clk => PCC[0].CLK
Clk => PCC[1].CLK
Clk => PCC[2].CLK
Clk => PCC[3].CLK
Clk => PCC[4].CLK
Clk => PCC[5].CLK
Clk => PCC[6].CLK
Clk => PCC[7].CLK
Clk => PCC[8].CLK
Clk => PCC[9].CLK
Clk => PCC[10].CLK
Clk => PCC[11].CLK
Clk => PCC[12].CLK
Clk => PCC[13].CLK
Clk => PCC[14].CLK
Clk => PCC[15].CLK
Clk => Old_Mem_B[0].CLK
Clk => Old_Mem_B[1].CLK
Clk => Old_Mem_B[2].CLK
Clk => Old_Mem_B[3].CLK
Clk => Old_Mem_B[4].CLK
Clk => Old_Mem_B[5].CLK
Clk => Old_Mem_B[6].CLK
Clk => Old_Mem_B[7].CLK
Clk => PCPaused[0].CLK
Clk => PCPaused[1].CLK
Clk => PCPaused[2].CLK
Clk => PCPaused[3].CLK
Clk => RET_r.CLK
Clk => FCycle[0].CLK
Clk => FCycle[1].CLK
Clk => OPC[0].CLK
Clk => OPC[1].CLK
Clk => OPC[2].CLK
Clk => OPC[3].CLK
Clk => OPC[4].CLK
Clk => OPC[5].CLK
Clk => OPC[6].CLK
Clk => OPC[7].CLK
Clk => OPC[8].CLK
Clk => OPC[9].CLK
Clk => OPC[10].CLK
Clk => OPC[11].CLK
Clk => OPC[12].CLK
Clk => OPC[13].CLK
Clk => OPC[14].CLK
Clk => OPC[15].CLK
Clk => PC[0].CLK
Clk => PC[1].CLK
Clk => PC[2].CLK
Clk => PC[3].CLK
Clk => PC[4].CLK
Clk => PC[5].CLK
Clk => PC[6].CLK
Clk => PC[7].CLK
Clk => PC[8].CLK
Clk => PC[9].CLK
Clk => PC[10].CLK
Clk => PC[11].CLK
Clk => PC[12].CLK
Clk => PC[13].CLK
Clk => PC[14].CLK
Clk => PC[15].CLK
Clk => ICall.CLK
Clk => IP[0].CLK
Clk => IP[1].CLK
Clk => IP[2].CLK
Clk => IP[3].CLK
Clk => IP[4].CLK
Clk => IP[5].CLK
Clk => IP[6].CLK
Clk => IP[7].CLK
Clk => IPending.CLK
Clk => Int_Trig_r[0].CLK
Clk => Int_Trig_r[1].CLK
Clk => Int_Trig_r[2].CLK
Clk => Int_Trig_r[3].CLK
Clk => Int_Trig_r[4].CLK
Clk => Int_Trig_r[5].CLK
Clk => Int_Trig_r[6].CLK
Clk => Int_Acc[0]~reg0.CLK
Clk => Int_Acc[1]~reg0.CLK
Clk => Int_Acc[2]~reg0.CLK
Clk => Int_Acc[3]~reg0.CLK
Clk => Int_Acc[4]~reg0.CLK
Clk => Int_Acc[5]~reg0.CLK
Clk => Int_Acc[6]~reg0.CLK
Clk => HPInt.CLK
Clk => LPInt.CLK
Clk => ramc_r.CLK
Clk => RAM_Wr_i.CLK
Clk => RAM_Rd_i.CLK
Clk => INC_DPTR.CLK
Clk => DPH0[0].CLK
Clk => DPH0[1].CLK
Clk => DPH0[2].CLK
Clk => DPH0[3].CLK
Clk => DPH0[4].CLK
Clk => DPH0[5].CLK
Clk => DPH0[6].CLK
Clk => DPH0[7].CLK
Clk => DPL0[0].CLK
Clk => DPL0[1].CLK
Clk => DPL0[2].CLK
Clk => DPL0[3].CLK
Clk => DPL0[4].CLK
Clk => DPL0[5].CLK
Clk => DPL0[6].CLK
Clk => DPL0[7].CLK
Clk => P2R[0].CLK
Clk => P2R[1].CLK
Clk => P2R[2].CLK
Clk => P2R[3].CLK
Clk => P2R[4].CLK
Clk => P2R[5].CLK
Clk => P2R[6].CLK
Clk => P2R[7].CLK
Clk => rd_flag_r.CLK
Clk => SP[0].CLK
Clk => SP[1].CLK
Clk => SP[2].CLK
Clk => SP[3].CLK
Clk => SP[4].CLK
Clk => SP[5].CLK
Clk => SP[6].CLK
Clk => SP[7].CLK
Clk => B_Wr.CLK
Clk => ACC_Wr.CLK
Clk => B[0].CLK
Clk => B[1].CLK
Clk => B[2].CLK
Clk => B[3].CLK
Clk => B[4].CLK
Clk => B[5].CLK
Clk => B[6].CLK
Clk => B[7].CLK
Clk => ACC[0].CLK
Clk => ACC[1].CLK
Clk => ACC[2].CLK
Clk => ACC[3].CLK
Clk => ACC[4].CLK
Clk => ACC[5].CLK
Clk => ACC[6].CLK
Clk => ACC[7].CLK
Clk => PSW[1].CLK
Clk => PSW[2].CLK
Clk => PSW[3].CLK
Clk => PSW[4].CLK
Clk => PSW[5].CLK
Clk => PSW[6].CLK
Clk => PSW[7].CLK
Clk => Bit_Pattern[0].CLK
Clk => Bit_Pattern[1].CLK
Clk => Bit_Pattern[2].CLK
Clk => Bit_Pattern[3].CLK
Clk => Bit_Pattern[4].CLK
Clk => Bit_Pattern[5].CLK
Clk => Bit_Pattern[6].CLK
Clk => Bit_Pattern[7].CLK
Clk => Inst2[0].CLK
Clk => Inst2[1].CLK
Clk => Inst2[2].CLK
Clk => Inst2[3].CLK
Clk => Inst2[4].CLK
Clk => Inst2[5].CLK
Clk => Inst2[6].CLK
Clk => Inst2[7].CLK
Clk => Inst1[0].CLK
Clk => Inst1[1].CLK
Clk => Inst1[2].CLK
Clk => Inst1[3].CLK
Clk => Inst1[4].CLK
Clk => Inst1[5].CLK
Clk => Inst1[6].CLK
Clk => Inst1[7].CLK
Clk => Inst[0].CLK
Clk => Inst[1].CLK
Clk => Inst[2].CLK
Clk => Inst[3].CLK
Clk => Inst[4].CLK
Clk => Inst[5].CLK
Clk => Inst[6].CLK
Clk => Inst[7].CLK
Clk => Rst_r_n.CLK
Clk => Mem_Wr.CLK
Clk => SFR_Wr_i.CLK
Clk => RMux_PCH.CLK
Clk => RMux_PCL.CLK
Clk => BMux_Inst2.CLK
Clk => AMux_SFR.CLK
Rst_n => T51_RAM_Altera:Altera_MODEL:ram.Rst_n
Rst_n => Int_Trig_r[0].ACLR
Rst_n => IPending.ACLR
Rst_n => IP[7].ACLR
Rst_n => IP[6].ACLR
Rst_n => IP[5].ACLR
Rst_n => IP[4].ACLR
Rst_n => IP[3].ACLR
Rst_n => IP[2].ACLR
Rst_n => IP[1].ACLR
Rst_n => IP[0].ACLR
Rst_n => ICall.ACLR
Rst_n => PSW[7].ACLR
Rst_n => PSW[6].ACLR
Rst_n => PSW[5].ACLR
Rst_n => PSW[4].ACLR
Rst_n => PSW[3].ACLR
Rst_n => PSW[2].ACLR
Rst_n => PSW[1].ACLR
Rst_n => ACC[7].ACLR
Rst_n => ACC[6].ACLR
Rst_n => ACC[5].ACLR
Rst_n => ACC[4].ACLR
Rst_n => ACC[3].ACLR
Rst_n => ACC[2].ACLR
Rst_n => ACC[1].ACLR
Rst_n => ACC[0].ACLR
Rst_n => B[7].ACLR
Rst_n => B[6].ACLR
Rst_n => ramc_r.ACLR
Rst_n => RAM_Wr_i.ACLR
Rst_n => RAM_Rd_i.ACLR
Rst_n => INC_DPTR.ACLR
Rst_n => DPH0[0].ACLR
Rst_n => DPH0[1].ACLR
Rst_n => DPH0[2].ACLR
Rst_n => DPH0[3].ACLR
Rst_n => DPH0[4].ACLR
Rst_n => DPH0[5].ACLR
Rst_n => DPH0[6].ACLR
Rst_n => DPH0[7].ACLR
Rst_n => DPL0[0].ACLR
Rst_n => DPL0[1].ACLR
Rst_n => DPL0[2].ACLR
Rst_n => DPL0[3].ACLR
Rst_n => DPL0[4].ACLR
Rst_n => DPL0[5].ACLR
Rst_n => DPL0[6].ACLR
Rst_n => DPL0[7].ACLR
Rst_n => P2R[0].PRESET
Rst_n => B[5].ACLR
Rst_n => P2R[1].PRESET
Rst_n => B[4].ACLR
Rst_n => P2R[2].PRESET
Rst_n => B[3].ACLR
Rst_n => P2R[3].PRESET
Rst_n => B[2].ACLR
Rst_n => P2R[4].PRESET
Rst_n => B[1].ACLR
Rst_n => P2R[5].PRESET
Rst_n => B[0].ACLR
Rst_n => P2R[6].PRESET
Rst_n => ACC_Wr.ACLR
Rst_n => P2R[7].PRESET
Rst_n => B_Wr.ACLR
Rst_n => Int_Trig_r[1].ACLR
Rst_n => Int_Trig_r[2].ACLR
Rst_n => Int_Trig_r[3].ACLR
Rst_n => Int_Trig_r[4].ACLR
Rst_n => Int_Trig_r[5].ACLR
Rst_n => Int_Trig_r[6].ACLR
Rst_n => Int_Acc[0]~reg0.ACLR
Rst_n => Int_Acc[1]~reg0.ACLR
Rst_n => Int_Acc[2]~reg0.ACLR
Rst_n => Int_Acc[3]~reg0.ACLR
Rst_n => Int_Acc[4]~reg0.ACLR
Rst_n => Int_Acc[5]~reg0.ACLR
Rst_n => Int_Acc[6]~reg0.ACLR
Rst_n => HPInt.ACLR
Rst_n => LPInt.ACLR
Rst_n => PCPaused[0].ACLR
Rst_n => PCPaused[1].ACLR
Rst_n => PCPaused[2].ACLR
Rst_n => PCPaused[3].ACLR
Rst_n => RET_r.ACLR
Rst_n => FCycle[0].PRESET
Rst_n => FCycle[1].ACLR
Rst_n => OPC[0].ACLR
Rst_n => OPC[1].ACLR
Rst_n => OPC[2].ACLR
Rst_n => OPC[3].ACLR
Rst_n => OPC[4].ACLR
Rst_n => OPC[5].ACLR
Rst_n => OPC[6].ACLR
Rst_n => OPC[7].ACLR
Rst_n => OPC[8].ACLR
Rst_n => OPC[9].ACLR
Rst_n => OPC[10].ACLR
Rst_n => OPC[11].ACLR
Rst_n => OPC[12].ACLR
Rst_n => OPC[13].ACLR
Rst_n => OPC[14].ACLR
Rst_n => OPC[15].ACLR
Rst_n => PC[0].ACLR
Rst_n => PC[1].ACLR
Rst_n => PC[2].ACLR
Rst_n => PC[3].ACLR
Rst_n => PC[4].ACLR
Rst_n => PC[5].ACLR
Rst_n => PC[6].ACLR
Rst_n => PC[7].ACLR
Rst_n => PC[8].ACLR
Rst_n => PC[9].ACLR
Rst_n => PC[10].ACLR
Rst_n => PC[11].ACLR
Rst_n => PC[12].ACLR
Rst_n => PC[13].ACLR
Rst_n => PC[14].ACLR
Rst_n => PC[15].ACLR
Rst_n => rd_flag_r.ACLR
Rst_n => SP[0].PRESET
Rst_n => SP[1].PRESET
Rst_n => SP[2].PRESET
Rst_n => SP[3].ACLR
Rst_n => SP[4].ACLR
Rst_n => SP[5].ACLR
Rst_n => SP[6].ACLR
Rst_n => SP[7].ACLR
Rst_n => Bit_Pattern[2].ACLR
Rst_n => Bit_Pattern[1].ACLR
Rst_n => Bit_Pattern[0].ACLR
Rst_n => Bit_Pattern[3].ACLR
Rst_n => Bit_Pattern[4].ACLR
Rst_n => Bit_Pattern[5].ACLR
Rst_n => Bit_Pattern[6].ACLR
Rst_n => Bit_Pattern[7].ACLR
Rst_n => Inst2[0].ACLR
Rst_n => Inst2[1].ACLR
Rst_n => Inst2[2].ACLR
Rst_n => Inst2[3].ACLR
Rst_n => Inst2[4].ACLR
Rst_n => Inst2[5].ACLR
Rst_n => Inst2[6].ACLR
Rst_n => Inst2[7].ACLR
Rst_n => Inst1[0].ACLR
Rst_n => Inst1[1].ACLR
Rst_n => Inst1[2].ACLR
Rst_n => Inst1[3].ACLR
Rst_n => Inst1[4].ACLR
Rst_n => Inst1[5].ACLR
Rst_n => Inst1[6].ACLR
Rst_n => Inst1[7].ACLR
Rst_n => Inst[0].ACLR
Rst_n => Inst[1].ACLR
Rst_n => Inst[2].ACLR
Rst_n => Inst[3].ACLR
Rst_n => Inst[4].ACLR
Rst_n => Inst[5].ACLR
Rst_n => Inst[6].ACLR
Rst_n => Inst[7].ACLR
Rst_n => Rst_r_n.ACLR
Ready => iReady.IN1
Ready => T51_RAM_Altera:Altera_MODEL:ram.ARE
Ready => Int_AddrA[7].OUTPUTSELECT
Ready => Int_AddrA[6].OUTPUTSELECT
Ready => Int_AddrA[5].OUTPUTSELECT
Ready => Int_AddrA[4].OUTPUTSELECT
Ready => Int_AddrA[3].OUTPUTSELECT
Ready => Int_AddrA[2].OUTPUTSELECT
Ready => Int_AddrA[1].OUTPUTSELECT
Ready => Int_AddrA[0].OUTPUTSELECT
Ready => ramc_r.ENA
Ready => RAM_Wr_i.ENA
Ready => RAM_Rd_i.ENA
ROM_Addr[0] <= NPC~365.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[1] <= NPC~364.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[2] <= NPC~363.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[3] <= NPC~362.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[4] <= NPC~361.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[5] <= NPC~360.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[6] <= NPC~359.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[7] <= NPC~358.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[8] <= NPC~357.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[9] <= NPC~356.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[10] <= NPC~355.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[11] <= NPC~354.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[12] <= NPC~353.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[13] <= NPC~352.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[14] <= NPC~351.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[15] <= NPC~350.DB_MAX_OUTPUT_PORT_TYPE
ROM_Data[0] => Int_AddrA~101.DATAB
ROM_Data[0] => Int_AddrA~117.DATAB
ROM_Data[0] => Int_AddrB~23.DATAB
ROM_Data[0] => Equal22.IN5
ROM_Data[0] => Inst~7.DATAB
ROM_Data[0] => Decoder0.IN2
ROM_Data[0] => ACC~31.DATAB
ROM_Data[0] => NPC~207.DATAB
ROM_Data[0] => Equal24.IN4
ROM_Data[0] => Equal26.IN7
ROM_Data[0] => Equal27.IN1
ROM_Data[0] => Equal31.IN0
ROM_Data[0] => Inst2[0].DATAIN
ROM_Data[0] => Inst1[0].DATAIN
ROM_Data[1] => Int_AddrA~100.DATAB
ROM_Data[1] => Int_AddrA~116.DATAB
ROM_Data[1] => Inst~6.DATAB
ROM_Data[1] => Decoder0.IN1
ROM_Data[1] => ACC~30.DATAB
ROM_Data[1] => NPC~206.DATAB
ROM_Data[1] => Equal18.IN1
ROM_Data[1] => Equal19.IN3
ROM_Data[1] => Equal20.IN4
ROM_Data[1] => Equal24.IN3
ROM_Data[1] => Equal26.IN1
ROM_Data[1] => Equal27.IN4
ROM_Data[1] => Equal31.IN1
ROM_Data[1] => Inst2[1].DATAIN
ROM_Data[1] => Inst1[1].DATAIN
ROM_Data[2] => Int_AddrA~99.DATAB
ROM_Data[2] => Int_AddrA~115.DATAB
ROM_Data[2] => Inst~5.DATAB
ROM_Data[2] => Decoder0.IN0
ROM_Data[2] => ACC~29.DATAB
ROM_Data[2] => NPC~205.DATAB
ROM_Data[2] => Equal18.IN0
ROM_Data[2] => Equal19.IN6
ROM_Data[2] => Equal20.IN6
ROM_Data[2] => Equal24.IN7
ROM_Data[2] => Equal26.IN6
ROM_Data[2] => Equal27.IN3
ROM_Data[2] => Equal30.IN1
ROM_Data[2] => Inst2[2].DATAIN
ROM_Data[2] => Inst1[2].DATAIN
ROM_Data[3] => Int_AddrA~98.DATAB
ROM_Data[3] => Int_AddrA~114.DATAB
ROM_Data[3] => PSW_Stall~1.IN0
ROM_Data[3] => Inst~4.DATAB
ROM_Data[3] => ACC~28.DATAB
ROM_Data[3] => NPC~204.DATAB
ROM_Data[3] => Equal18.IN2
ROM_Data[3] => Equal19.IN5
ROM_Data[3] => Equal20.IN5
ROM_Data[3] => Equal24.IN6
ROM_Data[3] => Equal26.IN5
ROM_Data[3] => Equal27.IN2
ROM_Data[3] => Equal30.IN0
ROM_Data[3] => Inst2[3].DATAIN
ROM_Data[3] => Inst1[3].DATAIN
ROM_Data[4] => Int_AddrA~97.DATAB
ROM_Data[4] => Int_AddrA~113.DATAB
ROM_Data[4] => Inst~3.DATAB
ROM_Data[4] => ACC~27.DATAB
ROM_Data[4] => NPC~203.DATAB
ROM_Data[4] => Equal19.IN4
ROM_Data[4] => Equal20.IN3
ROM_Data[4] => Equal24.IN2
ROM_Data[4] => Equal26.IN0
ROM_Data[4] => Equal27.IN0
ROM_Data[4] => Inst2[4].DATAIN
ROM_Data[4] => Inst1[4].DATAIN
ROM_Data[5] => Int_AddrA~96.DATAB
ROM_Data[5] => Int_AddrA~112.DATAB
ROM_Data[5] => Inst~2.DATAB
ROM_Data[5] => ACC~26.DATAB
ROM_Data[5] => NPC~202.DATAB
ROM_Data[5] => Equal19.IN2
ROM_Data[5] => Equal20.IN2
ROM_Data[5] => Equal24.IN1
ROM_Data[5] => Equal26.IN4
ROM_Data[5] => Equal29.IN2
ROM_Data[5] => Inst2[5].DATAIN
ROM_Data[5] => Inst1[5].DATAIN
ROM_Data[6] => Int_AddrA~95.DATAB
ROM_Data[6] => Int_AddrA~111.DATAB
ROM_Data[6] => Inst~1.DATAB
ROM_Data[6] => ACC~25.DATAB
ROM_Data[6] => NPC~201.DATAB
ROM_Data[6] => Equal19.IN1
ROM_Data[6] => Equal20.IN1
ROM_Data[6] => Equal24.IN0
ROM_Data[6] => Equal26.IN3
ROM_Data[6] => Equal29.IN1
ROM_Data[6] => Inst2[6].DATAIN
ROM_Data[6] => Inst1[6].DATAIN
ROM_Data[7] => Int_AddrA~94.DATAB
ROM_Data[7] => Int_AddrA~110.DATAB
ROM_Data[7] => Inst~0.DATAB
ROM_Data[7] => ACC~24.DATAB
ROM_Data[7] => NPC~200.DATAB
ROM_Data[7] => Equal19.IN0
ROM_Data[7] => Equal20.IN0
ROM_Data[7] => Equal24.IN5
ROM_Data[7] => Equal26.IN2
ROM_Data[7] => Equal29.IN0
ROM_Data[7] => Inst2[7].DATAIN
ROM_Data[7] => Inst1[7].DATAIN
RAM_Addr[0] <= RAM_Addr~55.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[1] <= RAM_Addr~54.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[2] <= RAM_Addr~53.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[3] <= RAM_Addr~52.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[4] <= RAM_Addr~51.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[5] <= RAM_Addr~50.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[6] <= RAM_Addr~49.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[7] <= RAM_Addr~48.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[8] <= RAM_Addr~47.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[9] <= RAM_Addr~46.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[10] <= RAM_Addr~45.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[11] <= RAM_Addr~44.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[12] <= RAM_Addr~43.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[13] <= RAM_Addr~42.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[14] <= RAM_Addr~41.DB_MAX_OUTPUT_PORT_TYPE
RAM_Addr[15] <= RAM_Addr~40.DB_MAX_OUTPUT_PORT_TYPE
RAM_RData[0] => ACC~23.DATAB
RAM_RData[1] => ACC~22.DATAB
RAM_RData[2] => ACC~21.DATAB
RAM_RData[3] => ACC~20.DATAB
RAM_RData[4] => ACC~19.DATAB
RAM_RData[5] => ACC~18.DATAB
RAM_RData[6] => ACC~17.DATAB
RAM_RData[7] => ACC~16.DATAB
RAM_WData[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
RAM_WData[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
RAM_Cycle <= ramc~2.DB_MAX_OUTPUT_PORT_TYPE
RAM_Rd <= RAM_Rd~0.DB_MAX_OUTPUT_PORT_TYPE
RAM_Wr <= RAM_Wr_i.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[0] => process10~1.IN1
Int_Trig[0] => Int_Trig_r~6.DATAB
Int_Trig[0] => Equal54.IN6
Int_Trig[1] => process10~2.IN1
Int_Trig[1] => Int_Trig_r~5.DATAB
Int_Trig[1] => Equal54.IN5
Int_Trig[2] => process10~3.IN1
Int_Trig[2] => Int_Trig_r~4.DATAB
Int_Trig[2] => Equal54.IN4
Int_Trig[3] => process10~4.IN1
Int_Trig[3] => Int_Trig_r~3.DATAB
Int_Trig[3] => Equal54.IN3
Int_Trig[4] => process10~5.IN1
Int_Trig[4] => Int_Trig_r~2.DATAB
Int_Trig[4] => Equal54.IN2
Int_Trig[5] => process10~6.IN1
Int_Trig[5] => Int_Trig_r~1.DATAB
Int_Trig[5] => Equal54.IN1
Int_Trig[6] => process10~7.IN1
Int_Trig[6] => Int_Trig_r~0.DATAB
Int_Trig[6] => Equal54.IN0
Int_Acc[0] <= Int_Acc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[1] <= Int_Acc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[2] <= Int_Acc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[3] <= Int_Acc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[4] <= Int_Acc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[5] <= Int_Acc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[6] <= Int_Acc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SFR_Rd_RMW <= SFR_Rd_RMW~2.DB_MAX_OUTPUT_PORT_TYPE
SFR_Wr <= SFR_Wr_i.DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[0] <= Int_AddrA[0].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[1] <= Int_AddrA[1].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[2] <= Int_AddrA[2].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[3] <= Int_AddrA[3].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[4] <= Int_AddrA[4].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[5] <= Int_AddrA[5].DB_MAX_OUTPUT_PORT_TYPE
SFR_Addr[6] <= Int_AddrA[6].DB_MAX_OUTPUT_PORT_TYPE
SFR_WData[0] <= T51_ALU:alu.IDCPBL_Q[0]
SFR_WData[1] <= T51_ALU:alu.IDCPBL_Q[1]
SFR_WData[2] <= T51_ALU:alu.IDCPBL_Q[2]
SFR_WData[3] <= T51_ALU:alu.IDCPBL_Q[3]
SFR_WData[4] <= T51_ALU:alu.IDCPBL_Q[4]
SFR_WData[5] <= T51_ALU:alu.IDCPBL_Q[5]
SFR_WData[6] <= T51_ALU:alu.IDCPBL_Q[6]
SFR_WData[7] <= T51_ALU:alu.IDCPBL_Q[7]
SFR_RData_in[0] => SFR_RData~7.DATAA
SFR_RData_in[1] => SFR_RData~6.DATAA
SFR_RData_in[2] => SFR_RData~5.DATAA
SFR_RData_in[3] => SFR_RData~4.DATAA
SFR_RData_in[4] => SFR_RData~3.DATAA
SFR_RData_in[5] => SFR_RData~2.DATAA
SFR_RData_in[6] => SFR_RData~1.DATAA
SFR_RData_in[7] => SFR_RData~0.DATAA
IRAM_Wr <= Mem_Wr.DB_MAX_OUTPUT_PORT_TYPE
IRAM_Addr[0] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[0]
IRAM_Addr[1] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[1]
IRAM_Addr[2] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[2]
IRAM_Addr[3] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[3]
IRAM_Addr[4] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[4]
IRAM_Addr[5] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[5]
IRAM_Addr[6] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[6]
IRAM_Addr[7] <= T51_RAM_Altera:Altera_MODEL:ram.Int_AddrA_r[7]
IRAM_WData[0] <= Mem_Din[0].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[1] <= Mem_Din[1].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[2] <= Mem_Din[2].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[3] <= Mem_Din[3].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[4] <= Mem_Din[4].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[5] <= Mem_Din[5].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[6] <= Mem_Din[6].DB_MAX_OUTPUT_PORT_TYPE
IRAM_WData[7] <= Mem_Din[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu
Clk => T51_MD:md.Clk
Clk => Last_r.CLK
Clk => Do_B_Op[0].CLK
Clk => Do_B_Op[1].CLK
Clk => Do_B_JBC.CLK
Clk => Do_B_MOV.CLK
Clk => Do_B_BA_Dir.CLK
Clk => Do_B_C_Dir.CLK
Clk => Do_B_C_BA.CLK
Clk => Do_B_Inv.CLK
Clk => MOV_Op[1].CLK
Clk => MOV_Op[2].CLK
Clk => MOV_Op[3].CLK
Clk => IA_d[0].CLK
Clk => IA_d[1].CLK
Clk => IA_d[2].CLK
Clk => IA_d[3].CLK
Clk => IA_d[4].CLK
Clk => IA_d[5].CLK
Clk => IA_d[6].CLK
Clk => IA_d[7].CLK
Clk => Do_I_CJNE.CLK
Clk => Do_I_MOV.CLK
Clk => Do_I_XRL.CLK
Clk => Do_I_ANL.CLK
Clk => Do_I_ORL.CLK
Clk => Do_I_DEC.CLK
Clk => Do_I_INC.CLK
Clk => Do_I_Imm.CLK
Clk => Do_A_CPL.CLK
Clk => Do_A_CLR.CLK
Clk => Do_A_XCHD.CLK
Clk => Do_A_DA.CLK
Clk => Do_A_XCH.CLK
Clk => Do_A_SWAP.CLK
Clk => Do_A_CJNE.CLK
Clk => Do_A_MUL.CLK
Clk => Do_A_SUBB.CLK
Clk => Do_A_DIV.CLK
Clk => Do_A_MOV.CLK
Clk => Do_A_XRL.CLK
Clk => Do_A_ANL.CLK
Clk => Do_A_ORL.CLK
Clk => Do_A_RLC.CLK
Clk => Do_A_ADD.CLK
Clk => Do_A_RL.CLK
Clk => Do_A_DEC.CLK
Clk => Do_A_RRC.CLK
Clk => Do_A_INC.CLK
Clk => Do_A_RR.CLK
Clk => Do_A_Carry.CLK
Clk => Do_A_Imm.CLK
Last => Last_r.DATAIN
OpCode[0] => Equal0.IN2
OpCode[0] => Equal1.IN7
OpCode[0] => Equal2.IN6
OpCode[0] => Equal3.IN7
OpCode[0] => Equal4.IN5
OpCode[0] => Equal5.IN7
OpCode[0] => Equal6.IN5
OpCode[0] => Equal7.IN7
OpCode[0] => Equal10.IN7
OpCode[0] => Equal11.IN4
OpCode[0] => Equal12.IN7
OpCode[0] => Equal15.IN5
OpCode[0] => Equal16.IN7
OpCode[0] => Equal19.IN4
OpCode[0] => Equal20.IN7
OpCode[0] => Equal23.IN4
OpCode[0] => Equal24.IN7
OpCode[0] => Equal27.IN3
OpCode[0] => Equal28.IN7
OpCode[0] => Equal31.IN5
OpCode[0] => Equal32.IN4
OpCode[0] => Equal33.IN7
OpCode[0] => Equal36.IN4
OpCode[0] => Equal38.IN4
OpCode[0] => Equal39.IN7
OpCode[0] => Equal42.IN3
OpCode[0] => Equal44.IN3
OpCode[0] => Equal45.IN2
OpCode[0] => Equal46.IN3
OpCode[0] => Equal47.IN7
OpCode[0] => Equal50.IN7
OpCode[0] => Equal54.IN7
OpCode[0] => Equal58.IN7
OpCode[0] => Equal63.IN5
OpCode[0] => Equal66.IN3
OpCode[0] => Equal68.IN7
OpCode[0] => Equal72.IN3
OpCode[0] => Equal75.IN1
OpCode[0] => Equal76.IN3
OpCode[0] => Equal77.IN5
OpCode[0] => Equal78.IN5
OpCode[0] => Equal79.IN4
OpCode[0] => Equal80.IN4
OpCode[0] => Equal81.IN7
OpCode[0] => Equal82.IN7
OpCode[0] => Equal83.IN7
OpCode[0] => Equal84.IN3
OpCode[0] => Equal85.IN4
OpCode[0] => Equal86.IN3
OpCode[0] => Equal87.IN4
OpCode[0] => Equal88.IN6
OpCode[1] => Equal0.IN1
OpCode[1] => Equal1.IN6
OpCode[1] => Equal2.IN5
OpCode[1] => Equal3.IN6
OpCode[1] => Equal4.IN4
OpCode[1] => Equal5.IN6
OpCode[1] => Equal6.IN4
OpCode[1] => Equal7.IN4
OpCode[1] => Equal8.IN6
OpCode[1] => Equal10.IN6
OpCode[1] => Equal11.IN3
OpCode[1] => Equal12.IN3
OpCode[1] => Equal13.IN6
OpCode[1] => Equal15.IN4
OpCode[1] => Equal16.IN4
OpCode[1] => Equal17.IN6
OpCode[1] => Equal19.IN3
OpCode[1] => Equal20.IN3
OpCode[1] => Equal21.IN6
OpCode[1] => Equal23.IN3
OpCode[1] => Equal24.IN3
OpCode[1] => Equal25.IN6
OpCode[1] => Equal27.IN2
OpCode[1] => Equal28.IN2
OpCode[1] => Equal29.IN6
OpCode[1] => Equal31.IN4
OpCode[1] => Equal32.IN3
OpCode[1] => Equal33.IN3
OpCode[1] => Equal34.IN6
OpCode[1] => Equal36.IN3
OpCode[1] => Equal37.IN2
OpCode[1] => Equal38.IN3
OpCode[1] => Equal39.IN3
OpCode[1] => Equal40.IN6
OpCode[1] => Equal42.IN2
OpCode[1] => Equal43.IN6
OpCode[1] => Equal44.IN2
OpCode[1] => Equal45.IN1
OpCode[1] => Equal46.IN2
OpCode[1] => Equal47.IN5
OpCode[1] => Equal48.IN6
OpCode[1] => Equal50.IN4
OpCode[1] => Equal51.IN6
OpCode[1] => Equal54.IN2
OpCode[1] => Equal55.IN6
OpCode[1] => Equal56.IN6
OpCode[1] => Equal57.IN6
OpCode[1] => Equal58.IN2
OpCode[1] => Equal59.IN6
OpCode[1] => Equal61.IN6
OpCode[1] => Equal63.IN4
OpCode[1] => Equal64.IN6
OpCode[1] => Equal66.IN2
OpCode[1] => Equal67.IN6
OpCode[1] => Equal68.IN1
OpCode[1] => Equal69.IN6
OpCode[1] => Equal72.IN2
OpCode[1] => Equal73.IN6
OpCode[1] => Equal75.IN0
OpCode[1] => Equal76.IN7
OpCode[1] => Equal77.IN7
OpCode[1] => Equal78.IN4
OpCode[1] => Equal79.IN7
OpCode[1] => Equal80.IN3
OpCode[1] => Equal81.IN6
OpCode[1] => Equal82.IN6
OpCode[1] => Equal83.IN6
OpCode[1] => Equal84.IN7
OpCode[1] => Equal85.IN7
OpCode[1] => Equal86.IN7
OpCode[1] => Equal87.IN7
OpCode[1] => Equal88.IN5
OpCode[2] => Equal0.IN3
OpCode[2] => Equal1.IN5
OpCode[2] => Equal2.IN7
OpCode[2] => Equal3.IN4
OpCode[2] => Equal4.IN7
OpCode[2] => Equal5.IN4
OpCode[2] => Equal6.IN7
OpCode[2] => Equal7.IN6
OpCode[2] => Equal8.IN5
OpCode[2] => Equal10.IN3
OpCode[2] => Equal11.IN7
OpCode[2] => Equal12.IN6
OpCode[2] => Equal13.IN5
OpCode[2] => Equal15.IN7
OpCode[2] => Equal16.IN6
OpCode[2] => Equal17.IN5
OpCode[2] => Equal19.IN7
OpCode[2] => Equal20.IN6
OpCode[2] => Equal21.IN5
OpCode[2] => Equal23.IN7
OpCode[2] => Equal24.IN6
OpCode[2] => Equal25.IN5
OpCode[2] => Equal27.IN7
OpCode[2] => Equal28.IN6
OpCode[2] => Equal29.IN5
OpCode[2] => Equal31.IN7
OpCode[2] => Equal32.IN7
OpCode[2] => Equal33.IN6
OpCode[2] => Equal34.IN5
OpCode[2] => Equal36.IN7
OpCode[2] => Equal37.IN6
OpCode[2] => Equal38.IN7
OpCode[2] => Equal39.IN6
OpCode[2] => Equal40.IN5
OpCode[2] => Equal42.IN7
OpCode[2] => Equal43.IN5
OpCode[2] => Equal44.IN7
OpCode[2] => Equal45.IN7
OpCode[2] => Equal46.IN1
OpCode[2] => Equal47.IN6
OpCode[2] => Equal48.IN5
OpCode[2] => Equal50.IN6
OpCode[2] => Equal51.IN5
OpCode[2] => Equal54.IN6
OpCode[2] => Equal55.IN4
OpCode[2] => Equal56.IN3
OpCode[2] => Equal57.IN3
OpCode[2] => Equal58.IN6
OpCode[2] => Equal59.IN5
OpCode[2] => Equal61.IN5
OpCode[2] => Equal63.IN3
OpCode[2] => Equal64.IN5
OpCode[2] => Equal66.IN1
OpCode[2] => Equal67.IN1
OpCode[2] => Equal68.IN6
OpCode[2] => Equal69.IN5
OpCode[2] => Equal72.IN1
OpCode[2] => Equal73.IN5
OpCode[2] => Equal76.IN2
OpCode[2] => Equal77.IN4
OpCode[2] => Equal78.IN3
OpCode[2] => Equal79.IN3
OpCode[2] => Equal80.IN2
OpCode[2] => Equal81.IN2
OpCode[2] => Equal82.IN3
OpCode[2] => Equal83.IN2
OpCode[2] => Equal84.IN2
OpCode[2] => Equal85.IN3
OpCode[2] => Equal86.IN2
OpCode[2] => Equal87.IN3
OpCode[2] => Equal88.IN4
OpCode[3] => Equal0.IN0
OpCode[3] => Equal1.IN4
OpCode[3] => Equal2.IN4
OpCode[3] => Equal3.IN3
OpCode[3] => Equal4.IN3
OpCode[3] => Equal5.IN3
OpCode[3] => Equal6.IN3
OpCode[3] => Equal7.IN3
OpCode[3] => Equal8.IN3
OpCode[3] => Equal9.IN4
OpCode[3] => Equal10.IN2
OpCode[3] => Equal11.IN2
OpCode[3] => Equal12.IN2
OpCode[3] => Equal13.IN2
OpCode[3] => Equal14.IN4
OpCode[3] => Equal15.IN3
OpCode[3] => Equal16.IN3
OpCode[3] => Equal17.IN3
OpCode[3] => Equal18.IN4
OpCode[3] => Equal19.IN2
OpCode[3] => Equal20.IN2
OpCode[3] => Equal21.IN2
OpCode[3] => Equal22.IN4
OpCode[3] => Equal23.IN2
OpCode[3] => Equal24.IN2
OpCode[3] => Equal25.IN2
OpCode[3] => Equal26.IN4
OpCode[3] => Equal27.IN1
OpCode[3] => Equal28.IN1
OpCode[3] => Equal29.IN1
OpCode[3] => Equal30.IN4
OpCode[3] => Equal31.IN3
OpCode[3] => Equal32.IN2
OpCode[3] => Equal33.IN2
OpCode[3] => Equal34.IN2
OpCode[3] => Equal35.IN4
OpCode[3] => Equal36.IN2
OpCode[3] => Equal37.IN1
OpCode[3] => Equal38.IN2
OpCode[3] => Equal39.IN2
OpCode[3] => Equal40.IN2
OpCode[3] => Equal41.IN4
OpCode[3] => Equal42.IN1
OpCode[3] => Equal43.IN1
OpCode[3] => Equal44.IN1
OpCode[3] => Equal45.IN0
OpCode[3] => Equal46.IN0
OpCode[3] => Equal47.IN4
OpCode[3] => Equal48.IN4
OpCode[3] => Equal49.IN4
OpCode[3] => Equal50.IN3
OpCode[3] => Equal51.IN3
OpCode[3] => Equal52.IN4
OpCode[3] => Equal53.IN4
OpCode[3] => Equal54.IN1
OpCode[3] => Equal55.IN3
OpCode[3] => Equal56.IN2
OpCode[3] => Equal57.IN2
OpCode[3] => Equal58.IN1
OpCode[3] => Equal59.IN1
OpCode[3] => Equal60.IN4
OpCode[3] => Equal61.IN3
OpCode[3] => Equal62.IN4
OpCode[3] => Equal63.IN2
OpCode[3] => Equal64.IN2
OpCode[3] => Equal65.IN4
OpCode[3] => Equal66.IN0
OpCode[3] => Equal67.IN0
OpCode[3] => Equal68.IN0
OpCode[3] => Equal69.IN0
OpCode[3] => Equal70.IN4
OpCode[3] => Equal72.IN0
OpCode[3] => Equal73.IN1
OpCode[3] => Equal74.IN4
OpCode[3] => Equal76.IN1
OpCode[3] => Equal77.IN3
OpCode[3] => Equal78.IN2
OpCode[3] => Equal79.IN2
OpCode[3] => Equal80.IN1
OpCode[3] => Equal81.IN1
OpCode[3] => Equal82.IN2
OpCode[3] => Equal83.IN1
OpCode[3] => Equal84.IN1
OpCode[3] => Equal85.IN2
OpCode[3] => Equal86.IN1
OpCode[3] => Equal87.IN2
OpCode[3] => Equal88.IN3
OpCode[4] => Do_B_Op[0].DATAIN
OpCode[4] => Equal1.IN3
OpCode[4] => Equal2.IN3
OpCode[4] => Equal3.IN5
OpCode[4] => Equal4.IN6
OpCode[4] => Equal5.IN2
OpCode[4] => Equal6.IN2
OpCode[4] => Equal7.IN2
OpCode[4] => Equal8.IN2
OpCode[4] => Equal9.IN2
OpCode[4] => Equal10.IN5
OpCode[4] => Equal11.IN6
OpCode[4] => Equal12.IN5
OpCode[4] => Equal13.IN4
OpCode[4] => Equal14.IN3
OpCode[4] => Equal15.IN2
OpCode[4] => Equal16.IN2
OpCode[4] => Equal17.IN2
OpCode[4] => Equal18.IN2
OpCode[4] => Equal19.IN6
OpCode[4] => Equal20.IN5
OpCode[4] => Equal21.IN4
OpCode[4] => Equal22.IN3
OpCode[4] => Equal23.IN1
OpCode[4] => Equal24.IN1
OpCode[4] => Equal25.IN1
OpCode[4] => Equal26.IN1
OpCode[4] => Equal27.IN6
OpCode[4] => Equal28.IN0
OpCode[4] => Equal29.IN0
OpCode[4] => Equal30.IN0
OpCode[4] => Equal31.IN2
OpCode[4] => Equal32.IN6
OpCode[4] => Equal33.IN5
OpCode[4] => Equal34.IN4
OpCode[4] => Equal35.IN3
OpCode[4] => Equal36.IN1
OpCode[4] => Equal37.IN5
OpCode[4] => Equal38.IN1
OpCode[4] => Equal39.IN1
OpCode[4] => Equal40.IN1
OpCode[4] => Equal41.IN1
OpCode[4] => Equal42.IN6
OpCode[4] => Equal43.IN4
OpCode[4] => Equal44.IN0
OpCode[4] => Equal45.IN6
OpCode[4] => Equal47.IN3
OpCode[4] => Equal48.IN3
OpCode[4] => Equal49.IN3
OpCode[4] => Equal50.IN5
OpCode[4] => Equal51.IN4
OpCode[4] => Equal52.IN3
OpCode[4] => Equal53.IN3
OpCode[4] => Equal54.IN5
OpCode[4] => Equal55.IN2
OpCode[4] => Equal56.IN5
OpCode[4] => Equal57.IN1
OpCode[4] => Equal58.IN5
OpCode[4] => Equal59.IN4
OpCode[4] => Equal60.IN3
OpCode[4] => Equal61.IN2
OpCode[4] => Equal62.IN2
OpCode[4] => Equal63.IN7
OpCode[4] => Equal64.IN1
OpCode[4] => Equal65.IN1
OpCode[4] => Equal66.IN7
OpCode[4] => Equal67.IN5
OpCode[4] => Equal68.IN5
OpCode[4] => Equal69.IN4
OpCode[4] => Equal70.IN3
OpCode[4] => Equal73.IN4
OpCode[4] => Equal74.IN3
OpCode[4] => Equal76.IN6
OpCode[4] => Equal77.IN2
OpCode[4] => Equal78.IN1
OpCode[4] => Equal79.IN1
OpCode[4] => Equal80.IN7
OpCode[4] => Equal81.IN5
OpCode[4] => Equal82.IN1
OpCode[4] => Equal83.IN5
OpCode[4] => Equal84.IN6
OpCode[4] => Equal85.IN1
OpCode[4] => Equal86.IN6
OpCode[4] => Equal87.IN6
OpCode[4] => Equal88.IN7
OpCode[5] => MOV_Op[1].DATAIN
OpCode[5] => Do_B_Op[1].DATAIN
OpCode[5] => Equal1.IN2
OpCode[5] => Equal2.IN2
OpCode[5] => Equal3.IN2
OpCode[5] => Equal4.IN2
OpCode[5] => Equal5.IN5
OpCode[5] => Equal6.IN6
OpCode[5] => Equal7.IN5
OpCode[5] => Equal8.IN4
OpCode[5] => Equal9.IN3
OpCode[5] => Equal10.IN4
OpCode[5] => Equal11.IN5
OpCode[5] => Equal12.IN4
OpCode[5] => Equal13.IN3
OpCode[5] => Equal14.IN2
OpCode[5] => Equal15.IN1
OpCode[5] => Equal16.IN1
OpCode[5] => Equal17.IN1
OpCode[5] => Equal18.IN1
OpCode[5] => Equal19.IN1
OpCode[5] => Equal20.IN1
OpCode[5] => Equal21.IN1
OpCode[5] => Equal22.IN1
OpCode[5] => Equal23.IN6
OpCode[5] => Equal24.IN5
OpCode[5] => Equal25.IN4
OpCode[5] => Equal26.IN3
OpCode[5] => Equal27.IN5
OpCode[5] => Equal28.IN5
OpCode[5] => Equal29.IN4
OpCode[5] => Equal30.IN3
OpCode[5] => Equal31.IN1
OpCode[5] => Equal32.IN1
OpCode[5] => Equal33.IN1
OpCode[5] => Equal34.IN1
OpCode[5] => Equal35.IN1
OpCode[5] => Equal36.IN6
OpCode[5] => Equal37.IN4
OpCode[5] => Equal38.IN0
OpCode[5] => Equal39.IN0
OpCode[5] => Equal40.IN0
OpCode[5] => Equal41.IN0
OpCode[5] => Equal42.IN0
OpCode[5] => Equal43.IN0
OpCode[5] => Equal44.IN6
OpCode[5] => Equal45.IN5
OpCode[5] => Equal47.IN2
OpCode[5] => Equal48.IN2
OpCode[5] => Equal49.IN2
OpCode[5] => Equal50.IN2
OpCode[5] => Equal51.IN2
OpCode[5] => Equal52.IN2
OpCode[5] => Equal53.IN0
OpCode[5] => Equal54.IN0
OpCode[5] => Equal55.IN1
OpCode[5] => Equal56.IN1
OpCode[5] => Equal57.IN5
OpCode[5] => Equal58.IN4
OpCode[5] => Equal59.IN3
OpCode[5] => Equal60.IN2
OpCode[5] => Equal61.IN1
OpCode[5] => Equal62.IN1
OpCode[5] => Equal63.IN1
OpCode[5] => Equal64.IN4
OpCode[5] => Equal65.IN3
OpCode[5] => Equal66.IN6
OpCode[5] => Equal67.IN4
OpCode[5] => Equal68.IN4
OpCode[5] => Equal69.IN3
OpCode[5] => Equal70.IN2
OpCode[5] => Equal71.IN0
OpCode[5] => Equal73.IN3
OpCode[5] => Equal74.IN2
OpCode[5] => Equal76.IN5
OpCode[5] => Equal77.IN1
OpCode[5] => Equal78.IN7
OpCode[5] => Equal79.IN6
OpCode[5] => Equal80.IN6
OpCode[5] => Equal81.IN4
OpCode[5] => Equal82.IN0
OpCode[5] => Equal83.IN0
OpCode[5] => Equal84.IN5
OpCode[5] => Equal85.IN0
OpCode[5] => Equal86.IN0
OpCode[5] => Equal87.IN1
OpCode[5] => Equal88.IN2
OpCode[6] => MOV_Op[2].DATAIN
OpCode[6] => Equal1.IN1
OpCode[6] => Equal2.IN1
OpCode[6] => Equal3.IN1
OpCode[6] => Equal4.IN1
OpCode[6] => Equal5.IN1
OpCode[6] => Equal6.IN1
OpCode[6] => Equal7.IN1
OpCode[6] => Equal8.IN1
OpCode[6] => Equal9.IN1
OpCode[6] => Equal10.IN1
OpCode[6] => Equal11.IN1
OpCode[6] => Equal12.IN1
OpCode[6] => Equal13.IN1
OpCode[6] => Equal14.IN1
OpCode[6] => Equal15.IN6
OpCode[6] => Equal16.IN5
OpCode[6] => Equal17.IN4
OpCode[6] => Equal18.IN3
OpCode[6] => Equal19.IN5
OpCode[6] => Equal20.IN4
OpCode[6] => Equal21.IN3
OpCode[6] => Equal22.IN2
OpCode[6] => Equal23.IN5
OpCode[6] => Equal24.IN4
OpCode[6] => Equal25.IN3
OpCode[6] => Equal26.IN2
OpCode[6] => Equal27.IN4
OpCode[6] => Equal28.IN4
OpCode[6] => Equal29.IN3
OpCode[6] => Equal30.IN2
OpCode[6] => Equal31.IN0
OpCode[6] => Equal32.IN0
OpCode[6] => Equal33.IN0
OpCode[6] => Equal34.IN0
OpCode[6] => Equal35.IN0
OpCode[6] => Equal36.IN0
OpCode[6] => Equal37.IN0
OpCode[6] => Equal38.IN6
OpCode[6] => Equal39.IN5
OpCode[6] => Equal40.IN4
OpCode[6] => Equal41.IN3
OpCode[6] => Equal42.IN5
OpCode[6] => Equal43.IN3
OpCode[6] => Equal44.IN5
OpCode[6] => Equal45.IN4
OpCode[6] => Equal47.IN1
OpCode[6] => Equal48.IN1
OpCode[6] => Equal49.IN1
OpCode[6] => Equal50.IN1
OpCode[6] => Equal51.IN1
OpCode[6] => Equal52.IN1
OpCode[6] => Equal53.IN2
OpCode[6] => Equal54.IN4
OpCode[6] => Equal55.IN5
OpCode[6] => Equal56.IN4
OpCode[6] => Equal57.IN4
OpCode[6] => Equal58.IN3
OpCode[6] => Equal59.IN2
OpCode[6] => Equal60.IN1
OpCode[6] => Equal61.IN0
OpCode[6] => Equal62.IN0
OpCode[6] => Equal63.IN0
OpCode[6] => Equal64.IN0
OpCode[6] => Equal65.IN0
OpCode[6] => Equal66.IN5
OpCode[6] => Equal67.IN3
OpCode[6] => Equal68.IN3
OpCode[6] => Equal69.IN2
OpCode[6] => Equal70.IN1
OpCode[6] => Equal71.IN2
OpCode[6] => Equal73.IN0
OpCode[6] => Equal74.IN0
OpCode[6] => Equal76.IN4
OpCode[6] => Equal77.IN0
OpCode[6] => Equal78.IN0
OpCode[6] => Equal79.IN0
OpCode[6] => Equal80.IN0
OpCode[6] => Equal81.IN0
OpCode[6] => Equal82.IN5
OpCode[6] => Equal83.IN4
OpCode[6] => Equal84.IN0
OpCode[6] => Equal85.IN6
OpCode[6] => Equal86.IN5
OpCode[6] => Equal87.IN0
OpCode[6] => Equal88.IN1
OpCode[7] => MOV_Op[3].DATAIN
OpCode[7] => Equal1.IN0
OpCode[7] => Equal2.IN0
OpCode[7] => Equal3.IN0
OpCode[7] => Equal4.IN0
OpCode[7] => Equal5.IN0
OpCode[7] => Equal6.IN0
OpCode[7] => Equal7.IN0
OpCode[7] => Equal8.IN0
OpCode[7] => Equal9.IN0
OpCode[7] => Equal10.IN0
OpCode[7] => Equal11.IN0
OpCode[7] => Equal12.IN0
OpCode[7] => Equal13.IN0
OpCode[7] => Equal14.IN0
OpCode[7] => Equal15.IN0
OpCode[7] => Equal16.IN0
OpCode[7] => Equal17.IN0
OpCode[7] => Equal18.IN0
OpCode[7] => Equal19.IN0
OpCode[7] => Equal20.IN0
OpCode[7] => Equal21.IN0
OpCode[7] => Equal22.IN0
OpCode[7] => Equal23.IN0
OpCode[7] => Equal24.IN0
OpCode[7] => Equal25.IN0
OpCode[7] => Equal26.IN0
OpCode[7] => Equal27.IN0
OpCode[7] => Equal28.IN3
OpCode[7] => Equal29.IN2
OpCode[7] => Equal30.IN1
OpCode[7] => Equal31.IN6
OpCode[7] => Equal32.IN5
OpCode[7] => Equal33.IN4
OpCode[7] => Equal34.IN3
OpCode[7] => Equal35.IN2
OpCode[7] => Equal36.IN5
OpCode[7] => Equal37.IN3
OpCode[7] => Equal38.IN5
OpCode[7] => Equal39.IN4
OpCode[7] => Equal40.IN3
OpCode[7] => Equal41.IN2
OpCode[7] => Equal42.IN4
OpCode[7] => Equal43.IN2
OpCode[7] => Equal44.IN4
OpCode[7] => Equal45.IN3
OpCode[7] => Equal47.IN0
OpCode[7] => Equal48.IN0
OpCode[7] => Equal49.IN0
OpCode[7] => Equal50.IN0
OpCode[7] => Equal51.IN0
OpCode[7] => Equal52.IN0
OpCode[7] => Equal53.IN1
OpCode[7] => Equal54.IN3
OpCode[7] => Equal55.IN0
OpCode[7] => Equal56.IN0
OpCode[7] => Equal57.IN0
OpCode[7] => Equal58.IN0
OpCode[7] => Equal59.IN0
OpCode[7] => Equal60.IN0
OpCode[7] => Equal61.IN4
OpCode[7] => Equal62.IN3
OpCode[7] => Equal63.IN6
OpCode[7] => Equal64.IN3
OpCode[7] => Equal65.IN2
OpCode[7] => Equal66.IN4
OpCode[7] => Equal67.IN2
OpCode[7] => Equal68.IN2
OpCode[7] => Equal69.IN1
OpCode[7] => Equal70.IN0
OpCode[7] => Equal71.IN1
OpCode[7] => Equal73.IN2
OpCode[7] => Equal74.IN1
OpCode[7] => Equal76.IN0
OpCode[7] => Equal77.IN6
OpCode[7] => Equal78.IN6
OpCode[7] => Equal79.IN5
OpCode[7] => Equal80.IN5
OpCode[7] => Equal81.IN3
OpCode[7] => Equal82.IN4
OpCode[7] => Equal83.IN3
OpCode[7] => Equal84.IN4
OpCode[7] => Equal85.IN5
OpCode[7] => Equal86.IN4
OpCode[7] => Equal87.IN5
OpCode[7] => Equal88.IN0
ACC[0] => ACC_Q~24.DATAB
ACC[0] => Add0.IN8
ACC[0] => ACC_Q~52.DATAB
ACC[0] => ACC_Q~57.IN0
ACC[0] => ACC_Q~73.IN0
ACC[0] => ACC_Q~89.IN0
ACC[0] => Add6.IN16
ACC[0] => Add7.IN16
ACC[0] => ACC_Q~135.DATAB
ACC[0] => ACC_Q~143.DATAB
ACC[0] => ACC_Q~153.DATAB
ACC[0] => CY_Out~24.DATAB
ACC[0] => IDCPBL_Q~25.DATAB
ACC[0] => IDCPBL_Q~33.DATAB
ACC[0] => LessThan1.IN8
ACC[0] => IOP[0].DATAA
ACC[0] => Mux7.IN4
ACC[0] => T51_MD:md.ACC[0]
ACC[0] => ACC_Q~112.DATAB
ACC[1] => Add0.IN7
ACC[1] => ACC_Q~51.DATAB
ACC[1] => ACC_Q~58.IN0
ACC[1] => ACC_Q~74.IN0
ACC[1] => ACC_Q~90.IN0
ACC[1] => Add6.IN15
ACC[1] => Add7.IN15
ACC[1] => ACC_Q~134.DATAB
ACC[1] => ACC_Q~142.DATAB
ACC[1] => ACC_Q~152.DATAB
ACC[1] => ACC_Q~160.DATAB
ACC[1] => IDCPBL_Q~24.DATAB
ACC[1] => IDCPBL_Q~32.DATAB
ACC[1] => LessThan1.IN7
ACC[1] => Add10.IN14
ACC[1] => IOP[1].DATAA
ACC[1] => Mux6.IN3
ACC[1] => T51_MD:md.ACC[1]
ACC[1] => ACC_Q~111.DATAB
ACC[2] => Add0.IN6
ACC[2] => ACC_Q~50.DATAB
ACC[2] => ACC_Q~59.IN0
ACC[2] => ACC_Q~75.IN0
ACC[2] => ACC_Q~91.IN0
ACC[2] => Add6.IN14
ACC[2] => Add7.IN14
ACC[2] => ACC_Q~133.DATAB
ACC[2] => ACC_Q~141.DATAB
ACC[2] => ACC_Q~151.DATAB
ACC[2] => ACC_Q~159.DATAB
ACC[2] => IDCPBL_Q~23.DATAB
ACC[2] => IDCPBL_Q~31.DATAB
ACC[2] => LessThan1.IN6
ACC[2] => Add10.IN13
ACC[2] => IOP[2].DATAA
ACC[2] => Mux5.IN3
ACC[2] => T51_MD:md.ACC[2]
ACC[2] => ACC_Q~110.DATAB
ACC[3] => Add0.IN5
ACC[3] => ACC_Q~49.DATAB
ACC[3] => ACC_Q~60.IN0
ACC[3] => ACC_Q~76.IN0
ACC[3] => ACC_Q~92.IN0
ACC[3] => Add6.IN13
ACC[3] => Add7.IN13
ACC[3] => ACC_Q~132.DATAB
ACC[3] => ACC_Q~140.DATAB
ACC[3] => ACC_Q~150.DATAB
ACC[3] => ACC_Q~158.DATAB
ACC[3] => IDCPBL_Q~22.DATAB
ACC[3] => IDCPBL_Q~30.DATAB
ACC[3] => LessThan1.IN5
ACC[3] => Add10.IN12
ACC[3] => IOP[3].DATAA
ACC[3] => Mux4.IN3
ACC[3] => T51_MD:md.ACC[3]
ACC[3] => ACC_Q~109.DATAB
ACC[4] => Add2.IN6
ACC[4] => ACC_Q~36.DATAB
ACC[4] => ACC_Q~56.DATAB
ACC[4] => ACC_Q~61.IN0
ACC[4] => ACC_Q~77.IN0
ACC[4] => ACC_Q~93.IN0
ACC[4] => Add6.IN12
ACC[4] => Add7.IN12
ACC[4] => ACC_Q~131.DATAB
ACC[4] => ACC_Q~139.DATAB
ACC[4] => ACC_Q~149.DATAB
ACC[4] => ACC_Q~157.DATAB
ACC[4] => IDCPBL_Q~29.DATAB
ACC[4] => LessThan0.IN8
ACC[4] => Equal91.IN7
ACC[4] => Add10.IN11
ACC[4] => IOP[4].DATAA
ACC[4] => Mux3.IN3
ACC[4] => T51_MD:md.ACC[4]
ACC[4] => ACC_Q~108.DATAB
ACC[5] => Add2.IN5
ACC[5] => ACC_Q~35.DATAB
ACC[5] => ACC_Q~55.DATAB
ACC[5] => ACC_Q~62.IN0
ACC[5] => ACC_Q~78.IN0
ACC[5] => ACC_Q~94.IN0
ACC[5] => Add6.IN11
ACC[5] => Add7.IN11
ACC[5] => ACC_Q~130.DATAB
ACC[5] => ACC_Q~138.DATAB
ACC[5] => ACC_Q~148.DATAB
ACC[5] => ACC_Q~156.DATAB
ACC[5] => IDCPBL_Q~28.DATAB
ACC[5] => LessThan0.IN7
ACC[5] => Equal91.IN6
ACC[5] => Add10.IN10
ACC[5] => IOP[5].DATAA
ACC[5] => Mux2.IN3
ACC[5] => T51_MD:md.ACC[5]
ACC[5] => ACC_Q~107.DATAB
ACC[6] => Add2.IN4
ACC[6] => ACC_Q~34.DATAB
ACC[6] => ACC_Q~54.DATAB
ACC[6] => ACC_Q~63.IN0
ACC[6] => ACC_Q~79.IN0
ACC[6] => ACC_Q~95.IN0
ACC[6] => Add6.IN10
ACC[6] => Add7.IN10
ACC[6] => ACC_Q~129.DATAB
ACC[6] => ACC_Q~137.DATAB
ACC[6] => ACC_Q~147.DATAB
ACC[6] => ACC_Q~155.DATAB
ACC[6] => IDCPBL_Q~27.DATAB
ACC[6] => LessThan0.IN6
ACC[6] => Equal91.IN5
ACC[6] => Add10.IN9
ACC[6] => IOP[6].DATAA
ACC[6] => Mux1.IN3
ACC[6] => T51_MD:md.ACC[6]
ACC[6] => ACC_Q~106.DATAB
ACC[7] => Add4.IN2
ACC[7] => ACC_Q~33.DATAB
ACC[7] => ACC_Q~53.DATAB
ACC[7] => ACC_Q~64.IN0
ACC[7] => ACC_Q~80.IN0
ACC[7] => ACC_Q~96.IN0
ACC[7] => Add6.IN9
ACC[7] => Add7.IN9
ACC[7] => ACC_Q~144.DATAB
ACC[7] => ACC_Q~146.DATAB
ACC[7] => ACC_Q~154.DATAB
ACC[7] => CY_Out~23.DATAB
ACC[7] => IDCPBL_Q~26.DATAB
ACC[7] => LessThan0.IN5
ACC[7] => Equal91.IN4
ACC[7] => Add10.IN8
ACC[7] => IOP[7].DATAA
ACC[7] => Mux0.IN3
ACC[7] => T51_MD:md.ACC[7]
ACC[7] => ACC_Q~105.DATAB
B[0] => T51_MD:md.B[0]
B[1] => T51_MD:md.B[1]
B[2] => T51_MD:md.B[2]
B[3] => T51_MD:md.B[3]
B[4] => T51_MD:md.B[4]
B[5] => T51_MD:md.B[5]
B[6] => T51_MD:md.B[6]
B[7] => T51_MD:md.B[7]
IA[0] => AOP2[0].DATAA
IA[0] => ACC_Q~40.DATAB
IA[0] => ACC_Q~48.DATAB
IA[0] => IDCPBL_Q~34.IN0
IA[0] => IDCPBL_Q~50.IN0
IA[0] => IDCPBL_Q~66.IN0
IA[0] => Add8.IN16
IA[0] => Add9.IN16
IA[0] => Add11.IN16
IA[0] => Bit_Op1[0].IN0
IA[0] => Bit_Op2~0.IN0
IA[0] => Bit_Result~17.IN0
IA[0] => Bit_Result~44.IN0
IA[0] => IA_d[0].DATAIN
IA[0] => Bit_Op2~8.IN0
IA[1] => AOP2[1].DATAA
IA[1] => ACC_Q~39.DATAB
IA[1] => ACC_Q~47.DATAB
IA[1] => IDCPBL_Q~35.IN0
IA[1] => IDCPBL_Q~51.IN0
IA[1] => IDCPBL_Q~67.IN0
IA[1] => Add8.IN15
IA[1] => Add9.IN15
IA[1] => Add11.IN15
IA[1] => Bit_Op1[1].IN0
IA[1] => Bit_Op2~1.IN0
IA[1] => Bit_Result~18.IN0
IA[1] => Bit_Result~45.IN0
IA[1] => IA_d[1].DATAIN
IA[1] => Bit_Op2~9.IN0
IA[2] => AOP2[2].DATAA
IA[2] => ACC_Q~38.DATAB
IA[2] => ACC_Q~46.DATAB
IA[2] => IDCPBL_Q~36.IN0
IA[2] => IDCPBL_Q~52.IN0
IA[2] => IDCPBL_Q~68.IN0
IA[2] => Add8.IN14
IA[2] => Add9.IN14
IA[2] => Add11.IN14
IA[2] => Bit_Op1[2].IN0
IA[2] => Bit_Op2~2.IN0
IA[2] => Bit_Result~19.IN0
IA[2] => Bit_Result~46.IN0
IA[2] => IA_d[2].DATAIN
IA[2] => Bit_Op2~10.IN0
IA[3] => AOP2[3].DATAA
IA[3] => ACC_Q~37.DATAB
IA[3] => ACC_Q~45.DATAB
IA[3] => IDCPBL_Q~37.IN0
IA[3] => IDCPBL_Q~53.IN0
IA[3] => IDCPBL_Q~69.IN0
IA[3] => Add8.IN13
IA[3] => Add9.IN13
IA[3] => Add11.IN13
IA[3] => Bit_Op1[3].IN0
IA[3] => Bit_Op2~3.IN0
IA[3] => Bit_Result~20.IN0
IA[3] => Bit_Result~47.IN0
IA[3] => IA_d[3].DATAIN
IA[3] => Bit_Op2~11.IN0
IA[4] => AOP2[4].DATAA
IA[4] => ACC_Q~44.DATAB
IA[4] => IDCPBL_Q~21.DATAB
IA[4] => IDCPBL_Q~38.IN0
IA[4] => IDCPBL_Q~54.IN0
IA[4] => IDCPBL_Q~70.IN0
IA[4] => Add8.IN12
IA[4] => Add9.IN12
IA[4] => Add11.IN12
IA[4] => Bit_Op1[4].IN0
IA[4] => Bit_Op2~4.IN0
IA[4] => Bit_Result~21.IN0
IA[4] => Bit_Result~48.IN0
IA[4] => IA_d[4].DATAIN
IA[4] => Bit_Op2~12.IN0
IA[5] => AOP2[5].DATAA
IA[5] => ACC_Q~43.DATAB
IA[5] => IDCPBL_Q~20.DATAB
IA[5] => IDCPBL_Q~39.IN0
IA[5] => IDCPBL_Q~55.IN0
IA[5] => IDCPBL_Q~71.IN0
IA[5] => Add8.IN11
IA[5] => Add9.IN11
IA[5] => Add11.IN11
IA[5] => Bit_Op1[5].IN0
IA[5] => Bit_Op2~5.IN0
IA[5] => Bit_Result~22.IN0
IA[5] => Bit_Result~49.IN0
IA[5] => IA_d[5].DATAIN
IA[5] => Bit_Op2~13.IN0
IA[6] => AOP2[6].DATAA
IA[6] => ACC_Q~42.DATAB
IA[6] => IDCPBL_Q~19.DATAB
IA[6] => IDCPBL_Q~40.IN0
IA[6] => IDCPBL_Q~56.IN0
IA[6] => IDCPBL_Q~72.IN0
IA[6] => Add8.IN10
IA[6] => Add9.IN10
IA[6] => Add11.IN10
IA[6] => Bit_Op1[6].IN0
IA[6] => Bit_Op2~6.IN0
IA[6] => Bit_Result~23.IN0
IA[6] => Bit_Result~50.IN0
IA[6] => IA_d[6].DATAIN
IA[6] => Bit_Op2~14.IN0
IA[7] => AOP2[7].DATAA
IA[7] => ACC_Q~41.DATAB
IA[7] => IDCPBL_Q~18.DATAB
IA[7] => IDCPBL_Q~41.IN0
IA[7] => IDCPBL_Q~57.IN0
IA[7] => IDCPBL_Q~73.IN0
IA[7] => Add8.IN9
IA[7] => Add9.IN9
IA[7] => Add11.IN9
IA[7] => Bit_Op1[7].IN0
IA[7] => Bit_Op2~7.IN0
IA[7] => Bit_Result~24.IN0
IA[7] => Bit_Result~51.IN0
IA[7] => IA_d[7].DATAIN
IA[7] => Bit_Op2~15.IN0
IB[0] => AOP2[0].DATAB
IB[0] => IOP[0].DATAB
IB[0] => Mux7.IN3
IB[0] => Add11.IN8
IB[1] => AOP2[1].DATAB
IB[1] => IOP[1].DATAB
IB[1] => Mux6.IN4
IB[1] => Add11.IN7
IB[2] => AOP2[2].DATAB
IB[2] => IOP[2].DATAB
IB[2] => Mux5.IN4
IB[2] => Add11.IN6
IB[3] => AOP2[3].DATAB
IB[3] => IOP[3].DATAB
IB[3] => Mux4.IN4
IB[3] => Add11.IN5
IB[4] => AOP2[4].DATAB
IB[4] => IOP[4].DATAB
IB[4] => Mux3.IN4
IB[4] => Add11.IN4
IB[5] => AOP2[5].DATAB
IB[5] => IOP[5].DATAB
IB[5] => Mux2.IN4
IB[5] => Add11.IN3
IB[6] => AOP2[6].DATAB
IB[6] => IOP[6].DATAB
IB[6] => Mux1.IN4
IB[6] => Add11.IN2
IB[7] => AOP2[7].DATAB
IB[7] => IOP[7].DATAB
IB[7] => Mux0.IN4
IB[7] => Add11.IN1
Bit_Pattern[0] => Bit_Op2~0.IN1
Bit_Pattern[0] => Bit_Op2~8.IN1
Bit_Pattern[0] => Bit_Result~0.IN1
Bit_Pattern[0] => Bit_Result~17.IN1
Bit_Pattern[0] => Bit_Result~44.IN1
Bit_Pattern[0] => Bit_Op1[0].IN1
Bit_Pattern[1] => Bit_Op2~1.IN1
Bit_Pattern[1] => Bit_Op2~9.IN1
Bit_Pattern[1] => Bit_Result~1.IN1
Bit_Pattern[1] => Bit_Result~18.IN1
Bit_Pattern[1] => Bit_Result~45.IN1
Bit_Pattern[1] => Bit_Op1[1].IN1
Bit_Pattern[2] => Bit_Op2~2.IN1
Bit_Pattern[2] => Bit_Op2~10.IN1
Bit_Pattern[2] => Bit_Result~2.IN1
Bit_Pattern[2] => Bit_Result~19.IN1
Bit_Pattern[2] => Bit_Result~46.IN1
Bit_Pattern[2] => Bit_Op1[2].IN1
Bit_Pattern[3] => Bit_Op2~3.IN1
Bit_Pattern[3] => Bit_Op2~11.IN1
Bit_Pattern[3] => Bit_Result~3.IN1
Bit_Pattern[3] => Bit_Result~20.IN1
Bit_Pattern[3] => Bit_Result~47.IN1
Bit_Pattern[3] => Bit_Op1[3].IN1
Bit_Pattern[4] => Bit_Op2~4.IN1
Bit_Pattern[4] => Bit_Op2~12.IN1
Bit_Pattern[4] => Bit_Result~4.IN1
Bit_Pattern[4] => Bit_Result~21.IN1
Bit_Pattern[4] => Bit_Result~48.IN1
Bit_Pattern[4] => Bit_Op1[4].IN1
Bit_Pattern[5] => Bit_Op2~5.IN1
Bit_Pattern[5] => Bit_Op2~13.IN1
Bit_Pattern[5] => Bit_Result~5.IN1
Bit_Pattern[5] => Bit_Result~22.IN1
Bit_Pattern[5] => Bit_Result~49.IN1
Bit_Pattern[5] => Bit_Op1[5].IN1
Bit_Pattern[6] => Bit_Op2~6.IN1
Bit_Pattern[6] => Bit_Op2~14.IN1
Bit_Pattern[6] => Bit_Result~6.IN1
Bit_Pattern[6] => Bit_Result~23.IN1
Bit_Pattern[6] => Bit_Result~50.IN1
Bit_Pattern[6] => Bit_Op1[6].IN1
Bit_Pattern[7] => Bit_Op2~7.IN1
Bit_Pattern[7] => Bit_Op2~15.IN1
Bit_Pattern[7] => Bit_Result~7.IN1
Bit_Pattern[7] => Bit_Result~24.IN1
Bit_Pattern[7] => Bit_Result~51.IN1
Bit_Pattern[7] => Bit_Op1[7].IN1
CY_In => comb~1.IN1
CY_In => ACC_Q~136.DATAB
CY_In => ACC_Q~145.DATAB
CY_In => CY_Out~0.IN0
CY_In => CY_Out~5.IN0
CY_In => DA~1.IN0
CY_In => ADA[8].IN0
CY_In => Bit_Result~0.IN0
CY_In => Bit_Result~1.IN0
CY_In => Bit_Result~2.IN0
CY_In => Bit_Result~3.IN0
CY_In => Bit_Result~4.IN0
CY_In => Bit_Result~5.IN0
CY_In => Bit_Result~6.IN0
CY_In => Bit_Result~7.IN0
CY_In => CY_Out~18.DATAB
AC_In => DA~0.IN1
ACC_Q[0] <= ACC_Q~168.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[1] <= ACC_Q~167.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[2] <= ACC_Q~166.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[3] <= ACC_Q~165.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[4] <= ACC_Q~164.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[5] <= ACC_Q~163.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[6] <= ACC_Q~162.DB_MAX_OUTPUT_PORT_TYPE
ACC_Q[7] <= ACC_Q~161.DB_MAX_OUTPUT_PORT_TYPE
B_Q[0] <= B_Q~7.DB_MAX_OUTPUT_PORT_TYPE
B_Q[1] <= B_Q~6.DB_MAX_OUTPUT_PORT_TYPE
B_Q[2] <= B_Q~5.DB_MAX_OUTPUT_PORT_TYPE
B_Q[3] <= B_Q~4.DB_MAX_OUTPUT_PORT_TYPE
B_Q[4] <= B_Q~3.DB_MAX_OUTPUT_PORT_TYPE
B_Q[5] <= B_Q~2.DB_MAX_OUTPUT_PORT_TYPE
B_Q[6] <= B_Q~1.DB_MAX_OUTPUT_PORT_TYPE
B_Q[7] <= B_Q~0.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[0] <= IDCPBL_Q~97.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[1] <= IDCPBL_Q~96.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[2] <= IDCPBL_Q~95.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[3] <= IDCPBL_Q~94.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[4] <= IDCPBL_Q~93.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[5] <= IDCPBL_Q~92.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[6] <= IDCPBL_Q~91.DB_MAX_OUTPUT_PORT_TYPE
IDCPBL_Q[7] <= IDCPBL_Q~90.DB_MAX_OUTPUT_PORT_TYPE
Div_Rdy <= T51_MD:md.Div_Rdy
CJNE <= CJNE~2.DB_MAX_OUTPUT_PORT_TYPE
DJNZ <= Equal90.DB_MAX_OUTPUT_PORT_TYPE
CY_Out <= CY_Out~26.DB_MAX_OUTPUT_PORT_TYPE
AC_Out <= AC_Out~0.DB_MAX_OUTPUT_PORT_TYPE
OV_Out <= OV_Out~2.DB_MAX_OUTPUT_PORT_TYPE
CY_Wr <= CY_Wr~8.DB_MAX_OUTPUT_PORT_TYPE
AC_Wr <= AC_Wr~1.DB_MAX_OUTPUT_PORT_TYPE
OV_Wr <= OV_Wr~2.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md
Clk => Div_Q[0]~reg0.CLK
Clk => Div_Q[1]~reg0.CLK
Clk => Div_Q[2]~reg0.CLK
Clk => Div_Q[3]~reg0.CLK
Clk => Div_Q[4]~reg0.CLK
Clk => Div_Q[5]~reg0.CLK
Clk => Div_Q[6]~reg0.CLK
Clk => Div_Q[7]~reg0.CLK
Clk => Div_Q[8]~reg0.CLK
Clk => Div_Q[9]~reg0.CLK
Clk => Div_Q[10]~reg0.CLK
Clk => Div_Q[11]~reg0.CLK
Clk => Div_Q[12]~reg0.CLK
Clk => Div_Q[13]~reg0.CLK
Clk => Div_Q[14]~reg0.CLK
Clk => Div_Q[15]~reg0.CLK
Clk => Div_OV~reg0.CLK
Clk => Div_Rdy~reg0.CLK
Clk => Old_B[0].CLK
Clk => Old_B[1].CLK
Clk => Old_B[2].CLK
Clk => Old_B[3].CLK
Clk => Old_B[4].CLK
Clk => Old_B[5].CLK
Clk => Old_B[6].CLK
Clk => Old_B[7].CLK
Clk => Old_ACC[0].CLK
Clk => Old_ACC[1].CLK
Clk => Old_ACC[2].CLK
Clk => Old_ACC[3].CLK
Clk => Old_ACC[4].CLK
Clk => Old_ACC[5].CLK
Clk => Old_ACC[6].CLK
Clk => Old_ACC[7].CLK
Clk => Cnt[0].CLK
Clk => Cnt[1].CLK
Clk => Cnt[2].CLK
Clk => Cnt[3].CLK
Clk => Tmp3[0].CLK
Clk => Tmp3[1].CLK
Clk => Tmp3[2].CLK
Clk => Tmp3[3].CLK
Clk => Tmp3[4].CLK
Clk => Tmp3[5].CLK
Clk => Tmp3[6].CLK
Clk => Tmp3[7].CLK
Clk => Tmp3[8].CLK
Clk => Tmp1[0].CLK
Clk => Tmp1[1].CLK
Clk => Tmp1[2].CLK
Clk => Tmp1[3].CLK
Clk => Tmp1[4].CLK
Clk => Tmp1[5].CLK
Clk => Tmp1[6].CLK
Clk => Tmp1[7].CLK
Clk => Tmp1[8].CLK
Clk => Tmp1[9].CLK
Clk => Tmp1[10].CLK
Clk => Tmp1[11].CLK
Clk => Tmp1[12].CLK
Clk => Tmp1[13].CLK
Clk => Tmp1[14].CLK
ACC[0] => Mult0.IN7
ACC[0] => Old_ACC[0].DATAIN
ACC[0] => Equal2.IN7
ACC[0] => LessThan0.IN8
ACC[0] => Div_Q~23.DATAB
ACC[0] => Equal3.IN7
ACC[0] => Tmp1~82.DATAB
ACC[1] => Mult0.IN6
ACC[1] => Old_ACC[1].DATAIN
ACC[1] => Equal2.IN6
ACC[1] => LessThan0.IN7
ACC[1] => Div_Q~22.DATAB
ACC[1] => Equal3.IN6
ACC[1] => Tmp1~81.DATAB
ACC[2] => Mult0.IN5
ACC[2] => Old_ACC[2].DATAIN
ACC[2] => Equal2.IN5
ACC[2] => LessThan0.IN6
ACC[2] => Div_Q~21.DATAB
ACC[2] => Equal3.IN5
ACC[2] => Tmp1~80.DATAB
ACC[3] => Mult0.IN4
ACC[3] => Old_ACC[3].DATAIN
ACC[3] => Equal2.IN4
ACC[3] => LessThan0.IN5
ACC[3] => Div_Q~20.DATAB
ACC[3] => Equal3.IN4
ACC[3] => Tmp1~79.DATAB
ACC[4] => Mult0.IN3
ACC[4] => Old_ACC[4].DATAIN
ACC[4] => Equal2.IN3
ACC[4] => LessThan0.IN4
ACC[4] => Div_Q~19.DATAB
ACC[4] => Equal3.IN3
ACC[4] => Tmp1~78.DATAB
ACC[5] => Mult0.IN2
ACC[5] => Old_ACC[5].DATAIN
ACC[5] => Equal2.IN2
ACC[5] => LessThan0.IN3
ACC[5] => Div_Q~18.DATAB
ACC[5] => Equal3.IN2
ACC[5] => Tmp1~77.DATAB
ACC[6] => Mult0.IN1
ACC[6] => Old_ACC[6].DATAIN
ACC[6] => Equal2.IN1
ACC[6] => LessThan0.IN2
ACC[6] => Div_Q~17.DATAB
ACC[6] => Equal3.IN1
ACC[6] => Tmp1~76.DATAB
ACC[7] => Mult0.IN0
ACC[7] => Old_ACC[7].DATAIN
ACC[7] => Equal2.IN0
ACC[7] => LessThan0.IN1
ACC[7] => Div_Q~16.DATAB
ACC[7] => Equal3.IN0
ACC[7] => Tmp1~75.DATAB
B[0] => Mult0.IN15
B[0] => Equal2.IN15
B[0] => LessThan0.IN16
B[0] => Old_B[0].DATAIN
B[0] => Equal4.IN7
B[0] => Equal1.IN7
B[0] => Tmp3[0].DATAIN
B[1] => Mult0.IN14
B[1] => Equal2.IN14
B[1] => LessThan0.IN15
B[1] => Old_B[1].DATAIN
B[1] => Equal4.IN6
B[1] => Equal1.IN6
B[1] => Tmp3[1].DATAIN
B[2] => Mult0.IN13
B[2] => Equal2.IN13
B[2] => LessThan0.IN14
B[2] => Old_B[2].DATAIN
B[2] => Equal4.IN5
B[2] => Equal1.IN5
B[2] => Tmp3[2].DATAIN
B[3] => Mult0.IN12
B[3] => Equal2.IN12
B[3] => LessThan0.IN13
B[3] => Old_B[3].DATAIN
B[3] => Equal4.IN4
B[3] => Equal1.IN4
B[3] => Tmp3[3].DATAIN
B[4] => Mult0.IN11
B[4] => Equal2.IN11
B[4] => LessThan0.IN12
B[4] => Old_B[4].DATAIN
B[4] => Equal4.IN3
B[4] => Equal1.IN3
B[4] => Tmp3[4].DATAIN
B[5] => Mult0.IN10
B[5] => Equal2.IN10
B[5] => LessThan0.IN11
B[5] => Old_B[5].DATAIN
B[5] => Equal4.IN2
B[5] => Equal1.IN2
B[5] => Tmp3[5].DATAIN
B[6] => Mult0.IN9
B[6] => Equal2.IN9
B[6] => LessThan0.IN10
B[6] => Old_B[6].DATAIN
B[6] => Equal4.IN1
B[6] => Equal1.IN1
B[6] => Tmp3[6].DATAIN
B[7] => Mult0.IN8
B[7] => Equal2.IN8
B[7] => LessThan0.IN9
B[7] => Old_B[7].DATAIN
B[7] => Equal4.IN0
B[7] => Equal1.IN0
B[7] => Tmp3[7].DATAIN
Mul_Q[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_Q[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
Mul_OV <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[0] <= Div_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[1] <= Div_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[2] <= Div_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[3] <= Div_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[4] <= Div_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[5] <= Div_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[6] <= Div_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[7] <= Div_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[8] <= Div_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[9] <= Div_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[10] <= Div_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[11] <= Div_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[12] <= Div_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[13] <= Div_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[14] <= Div_Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Q[15] <= Div_Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_OV <= Div_OV~reg0.DB_MAX_OUTPUT_PORT_TYPE
Div_Rdy <= Div_Rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram
Clk => iram_cyclone:IRAM.clock
Clk => wrdata_r[0].CLK
Clk => wrdata_r[1].CLK
Clk => wrdata_r[2].CLK
Clk => wrdata_r[3].CLK
Clk => wrdata_r[4].CLK
Clk => wrdata_r[5].CLK
Clk => wrdata_r[6].CLK
Clk => wrdata_r[7].CLK
Clk => wren_mux_b.CLK
Clk => wren_mux_a.CLK
Clk => Int_AddrA_r_i[0].CLK
Clk => Int_AddrA_r_i[1].CLK
Clk => Int_AddrA_r_i[2].CLK
Clk => Int_AddrA_r_i[3].CLK
Clk => Int_AddrA_r_i[4].CLK
Clk => Int_AddrA_r_i[5].CLK
Clk => Int_AddrA_r_i[6].CLK
Clk => Int_AddrA_r_i[7].CLK
Rst_n => wren_mux_b.ACLR
Rst_n => wren_mux_a.ACLR
Rst_n => Int_AddrA_r_i[0].ACLR
Rst_n => Int_AddrA_r_i[1].ACLR
Rst_n => Int_AddrA_r_i[2].ACLR
Rst_n => Int_AddrA_r_i[3].ACLR
Rst_n => Int_AddrA_r_i[4].ACLR
Rst_n => Int_AddrA_r_i[5].ACLR
Rst_n => Int_AddrA_r_i[6].ACLR
Rst_n => Int_AddrA_r_i[7].ACLR
Rst_n => wrdata_r[1].ENA
Rst_n => wrdata_r[0].ENA
Rst_n => wrdata_r[2].ENA
Rst_n => wrdata_r[3].ENA
Rst_n => wrdata_r[4].ENA
Rst_n => wrdata_r[5].ENA
Rst_n => wrdata_r[6].ENA
Rst_n => wrdata_r[7].ENA
ARE => iram_cyclone:IRAM.rden_b
ARE => iram_cyclone:IRAM.rden_a
Wr => process1~0.IN0
Wr => process1~1.IN0
Wr => iram_cyclone:IRAM.wren
DIn[0] => iram_cyclone:IRAM.data[0]
DIn[0] => wrdata_r[0].DATAIN
DIn[1] => iram_cyclone:IRAM.data[1]
DIn[1] => wrdata_r[1].DATAIN
DIn[2] => iram_cyclone:IRAM.data[2]
DIn[2] => wrdata_r[2].DATAIN
DIn[3] => iram_cyclone:IRAM.data[3]
DIn[3] => wrdata_r[3].DATAIN
DIn[4] => iram_cyclone:IRAM.data[4]
DIn[4] => wrdata_r[4].DATAIN
DIn[5] => iram_cyclone:IRAM.data[5]
DIn[5] => wrdata_r[5].DATAIN
DIn[6] => iram_cyclone:IRAM.data[6]
DIn[6] => wrdata_r[6].DATAIN
DIn[7] => iram_cyclone:IRAM.data[7]
DIn[7] => wrdata_r[7].DATAIN
Int_AddrA[0] => Int_AddrA_r_i[0].DATAIN
Int_AddrA[0] => Equal0.IN7
Int_AddrA[0] => iram_cyclone:IRAM.rdaddress_a[0]
Int_AddrA[1] => Int_AddrA_r_i[1].DATAIN
Int_AddrA[1] => Equal0.IN6
Int_AddrA[1] => iram_cyclone:IRAM.rdaddress_a[1]
Int_AddrA[2] => Int_AddrA_r_i[2].DATAIN
Int_AddrA[2] => Equal0.IN5
Int_AddrA[2] => iram_cyclone:IRAM.rdaddress_a[2]
Int_AddrA[3] => Int_AddrA_r_i[3].DATAIN
Int_AddrA[3] => Equal0.IN4
Int_AddrA[3] => iram_cyclone:IRAM.rdaddress_a[3]
Int_AddrA[4] => Int_AddrA_r_i[4].DATAIN
Int_AddrA[4] => Equal0.IN3
Int_AddrA[4] => iram_cyclone:IRAM.rdaddress_a[4]
Int_AddrA[5] => Int_AddrA_r_i[5].DATAIN
Int_AddrA[5] => Equal0.IN2
Int_AddrA[5] => iram_cyclone:IRAM.rdaddress_a[5]
Int_AddrA[6] => Int_AddrA_r_i[6].DATAIN
Int_AddrA[6] => Equal0.IN1
Int_AddrA[6] => iram_cyclone:IRAM.rdaddress_a[6]
Int_AddrA[7] => Int_AddrA_r_i[7].DATAIN
Int_AddrA[7] => Equal0.IN0
Int_AddrA[7] => iram_cyclone:IRAM.rdaddress_a[7]
Int_AddrA_r[0] <= Int_AddrA_r_i[0].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[1] <= Int_AddrA_r_i[1].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[2] <= Int_AddrA_r_i[2].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[3] <= Int_AddrA_r_i[3].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[4] <= Int_AddrA_r_i[4].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[5] <= Int_AddrA_r_i[5].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[6] <= Int_AddrA_r_i[6].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrA_r[7] <= Int_AddrA_r_i[7].DB_MAX_OUTPUT_PORT_TYPE
Int_AddrB[0] => Equal1.IN7
Int_AddrB[0] => iram_cyclone:IRAM.rdaddress_b[0]
Int_AddrB[1] => Equal1.IN6
Int_AddrB[1] => iram_cyclone:IRAM.rdaddress_b[1]
Int_AddrB[2] => Equal1.IN5
Int_AddrB[2] => iram_cyclone:IRAM.rdaddress_b[2]
Int_AddrB[3] => Equal1.IN4
Int_AddrB[3] => iram_cyclone:IRAM.rdaddress_b[3]
Int_AddrB[4] => Equal1.IN3
Int_AddrB[4] => iram_cyclone:IRAM.rdaddress_b[4]
Int_AddrB[5] => Equal1.IN2
Int_AddrB[5] => iram_cyclone:IRAM.rdaddress_b[5]
Int_AddrB[6] => Equal1.IN1
Int_AddrB[6] => iram_cyclone:IRAM.rdaddress_b[6]
Int_AddrB[7] => Equal1.IN0
Int_AddrB[7] => iram_cyclone:IRAM.rdaddress_b[7]
Mem_A[0] <= Mem_A~7.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[1] <= Mem_A~6.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[2] <= Mem_A~5.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[3] <= Mem_A~4.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[4] <= Mem_A~3.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[5] <= Mem_A~2.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[6] <= Mem_A~1.DB_MAX_OUTPUT_PORT_TYPE
Mem_A[7] <= Mem_A~0.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[0] <= Mem_B~7.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[1] <= Mem_B~6.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[2] <= Mem_B~5.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[3] <= Mem_B~4.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[4] <= Mem_B~3.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[5] <= Mem_B~2.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[6] <= Mem_B~1.DB_MAX_OUTPUT_PORT_TYPE
Mem_B[7] <= Mem_B~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM
clock => alt3pram:alt3pram_component.inclock
data[0] => alt3pram:alt3pram_component.data[0]
data[1] => alt3pram:alt3pram_component.data[1]
data[2] => alt3pram:alt3pram_component.data[2]
data[3] => alt3pram:alt3pram_component.data[3]
data[4] => alt3pram:alt3pram_component.data[4]
data[5] => alt3pram:alt3pram_component.data[5]
data[6] => alt3pram:alt3pram_component.data[6]
data[7] => alt3pram:alt3pram_component.data[7]
rdaddress_a[0] => alt3pram:alt3pram_component.rdaddress_a[0]
rdaddress_a[1] => alt3pram:alt3pram_component.rdaddress_a[1]
rdaddress_a[2] => alt3pram:alt3pram_component.rdaddress_a[2]
rdaddress_a[3] => alt3pram:alt3pram_component.rdaddress_a[3]
rdaddress_a[4] => alt3pram:alt3pram_component.rdaddress_a[4]
rdaddress_a[5] => alt3pram:alt3pram_component.rdaddress_a[5]
rdaddress_a[6] => alt3pram:alt3pram_component.rdaddress_a[6]
rdaddress_a[7] => alt3pram:alt3pram_component.rdaddress_a[7]
rdaddress_b[0] => alt3pram:alt3pram_component.rdaddress_b[0]
rdaddress_b[1] => alt3pram:alt3pram_component.rdaddress_b[1]
rdaddress_b[2] => alt3pram:alt3pram_component.rdaddress_b[2]
rdaddress_b[3] => alt3pram:alt3pram_component.rdaddress_b[3]
rdaddress_b[4] => alt3pram:alt3pram_component.rdaddress_b[4]
rdaddress_b[5] => alt3pram:alt3pram_component.rdaddress_b[5]
rdaddress_b[6] => alt3pram:alt3pram_component.rdaddress_b[6]
rdaddress_b[7] => alt3pram:alt3pram_component.rdaddress_b[7]
rden_a => alt3pram:alt3pram_component.rden_a
rden_b => alt3pram:alt3pram_component.rden_b
wraddress[0] => alt3pram:alt3pram_component.wraddress[0]
wraddress[1] => alt3pram:alt3pram_component.wraddress[1]
wraddress[2] => alt3pram:alt3pram_component.wraddress[2]
wraddress[3] => alt3pram:alt3pram_component.wraddress[3]
wraddress[4] => alt3pram:alt3pram_component.wraddress[4]
wraddress[5] => alt3pram:alt3pram_component.wraddress[5]
wraddress[6] => alt3pram:alt3pram_component.wraddress[6]
wraddress[7] => alt3pram:alt3pram_component.wraddress[7]
wren => alt3pram:alt3pram_component.wren
qa[0] <= alt3pram:alt3pram_component.qa[0]
qa[1] <= alt3pram:alt3pram_component.qa[1]
qa[2] <= alt3pram:alt3pram_component.qa[2]
qa[3] <= alt3pram:alt3pram_component.qa[3]
qa[4] <= alt3pram:alt3pram_component.qa[4]
qa[5] <= alt3pram:alt3pram_component.qa[5]
qa[6] <= alt3pram:alt3pram_component.qa[6]
qa[7] <= alt3pram:alt3pram_component.qa[7]
qb[0] <= alt3pram:alt3pram_component.qb[0]
qb[1] <= alt3pram:alt3pram_component.qb[1]
qb[2] <= alt3pram:alt3pram_component.qb[2]
qb[3] <= alt3pram:alt3pram_component.qb[3]
qb[4] <= alt3pram:alt3pram_component.qb[4]
qb[5] <= alt3pram:alt3pram_component.qb[5]
qb[6] <= alt3pram:alt3pram_component.qb[6]
qb[7] <= alt3pram:alt3pram_component.qb[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
wraddress[5] => altdpram:altdpram_component1.wraddress[5]
wraddress[5] => altdpram:altdpram_component2.wraddress[5]
wraddress[6] => altdpram:altdpram_component1.wraddress[6]
wraddress[6] => altdpram:altdpram_component2.wraddress[6]
wraddress[7] => altdpram:altdpram_component1.wraddress[7]
wraddress[7] => altdpram:altdpram_component2.wraddress[7]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => altdpram:altdpram_component1.rden
rden_b => altdpram:altdpram_component2.rden
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_a[5] => altdpram:altdpram_component1.rdaddress[5]
rdaddress_a[6] => altdpram:altdpram_component1.rdaddress[6]
rdaddress_a[7] => altdpram:altdpram_component1.rdaddress[7]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
rdaddress_b[5] => altdpram:altdpram_component2.rdaddress[5]
rdaddress_b[6] => altdpram:altdpram_component2.rdaddress[6]
rdaddress_b[7] => altdpram:altdpram_component2.rdaddress[7]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_49p1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => altsyncram_49p1:auto_generated.rden_b
data_a[0] => altsyncram_49p1:auto_generated.data_a[0]
data_a[1] => altsyncram_49p1:auto_generated.data_a[1]
data_a[2] => altsyncram_49p1:auto_generated.data_a[2]
data_a[3] => altsyncram_49p1:auto_generated.data_a[3]
data_a[4] => altsyncram_49p1:auto_generated.data_a[4]
data_a[5] => altsyncram_49p1:auto_generated.data_a[5]
data_a[6] => altsyncram_49p1:auto_generated.data_a[6]
data_a[7] => altsyncram_49p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49p1:auto_generated.address_a[0]
address_a[1] => altsyncram_49p1:auto_generated.address_a[1]
address_a[2] => altsyncram_49p1:auto_generated.address_a[2]
address_a[3] => altsyncram_49p1:auto_generated.address_a[3]
address_a[4] => altsyncram_49p1:auto_generated.address_a[4]
address_a[5] => altsyncram_49p1:auto_generated.address_a[5]
address_a[6] => altsyncram_49p1:auto_generated.address_a[6]
address_a[7] => altsyncram_49p1:auto_generated.address_a[7]
address_b[0] => altsyncram_49p1:auto_generated.address_b[0]
address_b[1] => altsyncram_49p1:auto_generated.address_b[1]
address_b[2] => altsyncram_49p1:auto_generated.address_b[2]
address_b[3] => altsyncram_49p1:auto_generated.address_b[3]
address_b[4] => altsyncram_49p1:auto_generated.address_b[4]
address_b[5] => altsyncram_49p1:auto_generated.address_b[5]
address_b[6] => altsyncram_49p1:auto_generated.address_b[6]
address_b[7] => altsyncram_49p1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_49p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_49p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_49p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_49p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_49p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_49p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_49p1:auto_generated.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.ENA0


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => altsyncram:ram_block.rden_b
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
outclock => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_49p1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => altsyncram_49p1:auto_generated.rden_b
data_a[0] => altsyncram_49p1:auto_generated.data_a[0]
data_a[1] => altsyncram_49p1:auto_generated.data_a[1]
data_a[2] => altsyncram_49p1:auto_generated.data_a[2]
data_a[3] => altsyncram_49p1:auto_generated.data_a[3]
data_a[4] => altsyncram_49p1:auto_generated.data_a[4]
data_a[5] => altsyncram_49p1:auto_generated.data_a[5]
data_a[6] => altsyncram_49p1:auto_generated.data_a[6]
data_a[7] => altsyncram_49p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49p1:auto_generated.address_a[0]
address_a[1] => altsyncram_49p1:auto_generated.address_a[1]
address_a[2] => altsyncram_49p1:auto_generated.address_a[2]
address_a[3] => altsyncram_49p1:auto_generated.address_a[3]
address_a[4] => altsyncram_49p1:auto_generated.address_a[4]
address_a[5] => altsyncram_49p1:auto_generated.address_a[5]
address_a[6] => altsyncram_49p1:auto_generated.address_a[6]
address_a[7] => altsyncram_49p1:auto_generated.address_a[7]
address_b[0] => altsyncram_49p1:auto_generated.address_b[0]
address_b[1] => altsyncram_49p1:auto_generated.address_b[1]
address_b[2] => altsyncram_49p1:auto_generated.address_b[2]
address_b[3] => altsyncram_49p1:auto_generated.address_b[3]
address_b[4] => altsyncram_49p1:auto_generated.address_b[4]
address_b[5] => altsyncram_49p1:auto_generated.address_b[5]
address_b[6] => altsyncram_49p1:auto_generated.address_b[6]
address_b[7] => altsyncram_49p1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_49p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_49p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_49p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_49p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_49p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_49p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_49p1:auto_generated.q_b[7]


|T8052_Toplevel|T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.ENA0


|T8052_Toplevel|T8052:u0|T51_Glue:glue51
Clk => Int1_r[0].CLK
Clk => Int1_r[1].CLK
Clk => Int0_r[0].CLK
Clk => Int0_r[1].CLK
Clk => PCON[0].CLK
Clk => PCON[1].CLK
Clk => PCON[2].CLK
Clk => PCON[3].CLK
Clk => PCON[4].CLK
Clk => PCON[5].CLK
Clk => PCON[6].CLK
Clk => PCON[7].CLK
Clk => TCON[0].CLK
Clk => TCON[1].CLK
Clk => TCON[2].CLK
Clk => TCON[3].CLK
Clk => TCON[4].CLK
Clk => TCON[5].CLK
Clk => TCON[6].CLK
Clk => TCON[7].CLK
Clk => IE[0].CLK
Clk => IE[1].CLK
Clk => IE[2].CLK
Clk => IE[3].CLK
Clk => IE[4].CLK
Clk => IE[5].CLK
Clk => IE[6].CLK
Clk => IE[7].CLK
Rst_n => Int1_r[0].PRESET
Rst_n => Int1_r[1].PRESET
Rst_n => Int0_r[0].PRESET
Rst_n => Int0_r[1].PRESET
Rst_n => PCON[0].ACLR
Rst_n => PCON[1].ACLR
Rst_n => PCON[2].ACLR
Rst_n => PCON[3].ACLR
Rst_n => PCON[4].ACLR
Rst_n => PCON[5].ACLR
Rst_n => PCON[6].ACLR
Rst_n => PCON[7].ACLR
Rst_n => TCON[0].ACLR
Rst_n => TCON[1].ACLR
Rst_n => TCON[2].ACLR
Rst_n => TCON[3].ACLR
Rst_n => TCON[4].ACLR
Rst_n => TCON[5].ACLR
Rst_n => TCON[6].ACLR
Rst_n => TCON[7].ACLR
Rst_n => IE[0].ACLR
Rst_n => IE[1].ACLR
Rst_n => IE[2].ACLR
Rst_n => IE[3].ACLR
Rst_n => IE[4].ACLR
Rst_n => IE[5].ACLR
Rst_n => IE[6].ACLR
Rst_n => IE[7].ACLR
INT0 => Int0_r[0].DATAIN
INT1 => Int1_r[0].DATAIN
RI => Int_Trig~11.IN0
TI => Int_Trig~11.IN1
OF0 => TCON~4.OUTPUTSELECT
OF1 => TCON~6.OUTPUTSELECT
OF2 => Int_Trig~14.IN1
IO_Wr => process0~0.IN0
IO_Wr => process0~1.IN1
IO_Wr => process0~2.IN0
IO_Wr => P0_Wr~0.IN0
IO_Wr => P1_Wr~0.IN0
IO_Wr => P2_Wr~0.IN0
IO_Wr => P3_Wr~0.IN0
IO_Wr => TMOD_Wr~0.IN0
IO_Wr => TL0_Wr~0.IN0
IO_Wr => TL1_Wr~0.IN0
IO_Wr => TH0_Wr~0.IN0
IO_Wr => TH1_Wr~0.IN0
IO_Wr => T2CON_Wr~0.IN0
IO_Wr => RCAP2L_Wr~0.IN0
IO_Wr => RCAP2H_Wr~0.IN0
IO_Wr => TL2_Wr~0.IN0
IO_Wr => TH2_Wr~0.IN0
IO_Wr => SCON_Wr~0.IN0
IO_Wr => SBUF_Wr~0.IN0
IO_Wr => SevSeg_Con_Wr~0.IN0
IO_Wr => process1~0.IN0
IO_Wr => process1~1.IN0
IO_Wr => process1~2.IN0
IO_Wr => process1~3.IN0
IO_Wr => SevSeg_En_Wr~0.IN0
IO_Wr => ps2_data_wr~0.IN0
IO_Wr => ps2_ctrl_stat_wr~0.IN0
IO_Wr => Bank_Reg0_Wr~0.IN0
IO_Wr => Bank_Reg1_Wr~0.IN0
IO_Addr[0] => Equal42.IN13
IO_Addr[0] => Equal44.IN13
IO_Addr[0] => Equal46.IN13
IO_Addr[0] => Equal48.IN13
IO_Addr[0] => Equal0.IN2
IO_Addr[0] => Equal1.IN6
IO_Addr[0] => Equal2.IN6
IO_Addr[0] => Equal8.IN6
IO_Addr[0] => Equal10.IN6
IO_Addr[0] => Equal12.IN6
IO_Addr[0] => Equal14.IN6
IO_Addr[0] => Equal16.IN1
IO_Addr[0] => Equal18.IN6
IO_Addr[0] => Equal20.IN2
IO_Addr[0] => Equal22.IN6
IO_Addr[0] => Equal24.IN2
IO_Addr[0] => Equal26.IN6
IO_Addr[0] => Equal28.IN6
IO_Addr[0] => Equal30.IN3
IO_Addr[0] => Equal32.IN6
IO_Addr[0] => Equal34.IN3
IO_Addr[0] => Equal36.IN6
IO_Addr[0] => Equal38.IN2
IO_Addr[0] => Equal40.IN6
IO_Addr[0] => Equal50.IN2
IO_Addr[0] => Equal52.IN3
IO_Addr[0] => Equal54.IN6
IO_Addr[0] => Equal56.IN6
IO_Addr[0] => Equal58.IN4
IO_Addr[1] => Equal42.IN12
IO_Addr[1] => Equal44.IN12
IO_Addr[1] => Equal46.IN12
IO_Addr[1] => Equal48.IN12
IO_Addr[1] => Equal0.IN1
IO_Addr[1] => Equal1.IN5
IO_Addr[1] => Equal2.IN5
IO_Addr[1] => Equal8.IN5
IO_Addr[1] => Equal10.IN5
IO_Addr[1] => Equal12.IN5
IO_Addr[1] => Equal14.IN5
IO_Addr[1] => Equal16.IN6
IO_Addr[1] => Equal18.IN1
IO_Addr[1] => Equal20.IN1
IO_Addr[1] => Equal22.IN5
IO_Addr[1] => Equal24.IN6
IO_Addr[1] => Equal26.IN5
IO_Addr[1] => Equal28.IN2
IO_Addr[1] => Equal30.IN2
IO_Addr[1] => Equal32.IN5
IO_Addr[1] => Equal34.IN6
IO_Addr[1] => Equal36.IN5
IO_Addr[1] => Equal38.IN6
IO_Addr[1] => Equal40.IN5
IO_Addr[1] => Equal50.IN6
IO_Addr[1] => Equal52.IN6
IO_Addr[1] => Equal54.IN5
IO_Addr[1] => Equal56.IN5
IO_Addr[1] => Equal58.IN6
IO_Addr[2] => Equal42.IN11
IO_Addr[2] => Equal44.IN11
IO_Addr[2] => Equal46.IN11
IO_Addr[2] => Equal48.IN11
IO_Addr[2] => Equal0.IN0
IO_Addr[2] => Equal1.IN4
IO_Addr[2] => Equal2.IN4
IO_Addr[2] => Equal8.IN4
IO_Addr[2] => Equal10.IN4
IO_Addr[2] => Equal12.IN4
IO_Addr[2] => Equal14.IN4
IO_Addr[2] => Equal16.IN5
IO_Addr[2] => Equal18.IN5
IO_Addr[2] => Equal20.IN6
IO_Addr[2] => Equal22.IN1
IO_Addr[2] => Equal24.IN1
IO_Addr[2] => Equal26.IN4
IO_Addr[2] => Equal28.IN5
IO_Addr[2] => Equal30.IN6
IO_Addr[2] => Equal32.IN2
IO_Addr[2] => Equal34.IN2
IO_Addr[2] => Equal36.IN4
IO_Addr[2] => Equal38.IN5
IO_Addr[2] => Equal40.IN4
IO_Addr[2] => Equal50.IN1
IO_Addr[2] => Equal52.IN5
IO_Addr[2] => Equal54.IN4
IO_Addr[2] => Equal56.IN4
IO_Addr[2] => Equal58.IN5
IO_Addr[3] => Equal42.IN10
IO_Addr[3] => Equal44.IN10
IO_Addr[3] => Equal46.IN10
IO_Addr[3] => Equal48.IN10
IO_Addr[3] => Equal0.IN6
IO_Addr[3] => Equal1.IN0
IO_Addr[3] => Equal2.IN1
IO_Addr[3] => Equal8.IN3
IO_Addr[3] => Equal10.IN3
IO_Addr[3] => Equal12.IN3
IO_Addr[3] => Equal14.IN3
IO_Addr[3] => Equal16.IN0
IO_Addr[3] => Equal18.IN0
IO_Addr[3] => Equal20.IN0
IO_Addr[3] => Equal22.IN0
IO_Addr[3] => Equal24.IN0
IO_Addr[3] => Equal26.IN1
IO_Addr[3] => Equal28.IN1
IO_Addr[3] => Equal30.IN1
IO_Addr[3] => Equal32.IN1
IO_Addr[3] => Equal34.IN1
IO_Addr[3] => Equal36.IN1
IO_Addr[3] => Equal38.IN1
IO_Addr[3] => Equal40.IN3
IO_Addr[3] => Equal50.IN5
IO_Addr[3] => Equal52.IN2
IO_Addr[3] => Equal54.IN2
IO_Addr[3] => Equal56.IN3
IO_Addr[3] => Equal58.IN3
IO_Addr[4] => Equal42.IN9
IO_Addr[4] => Equal44.IN9
IO_Addr[4] => Equal46.IN9
IO_Addr[4] => Equal48.IN9
IO_Addr[4] => Equal0.IN5
IO_Addr[4] => Equal1.IN3
IO_Addr[4] => Equal2.IN3
IO_Addr[4] => Equal8.IN2
IO_Addr[4] => Equal10.IN0
IO_Addr[4] => Equal12.IN2
IO_Addr[4] => Equal14.IN1
IO_Addr[4] => Equal16.IN4
IO_Addr[4] => Equal18.IN4
IO_Addr[4] => Equal20.IN5
IO_Addr[4] => Equal22.IN4
IO_Addr[4] => Equal24.IN5
IO_Addr[4] => Equal26.IN3
IO_Addr[4] => Equal28.IN4
IO_Addr[4] => Equal30.IN5
IO_Addr[4] => Equal32.IN4
IO_Addr[4] => Equal34.IN5
IO_Addr[4] => Equal36.IN0
IO_Addr[4] => Equal38.IN0
IO_Addr[4] => Equal40.IN2
IO_Addr[4] => Equal50.IN4
IO_Addr[4] => Equal52.IN1
IO_Addr[4] => Equal54.IN1
IO_Addr[4] => Equal56.IN2
IO_Addr[4] => Equal58.IN2
IO_Addr[5] => Equal42.IN8
IO_Addr[5] => Equal44.IN8
IO_Addr[5] => Equal46.IN8
IO_Addr[5] => Equal48.IN8
IO_Addr[5] => Equal0.IN4
IO_Addr[5] => Equal1.IN2
IO_Addr[5] => Equal2.IN0
IO_Addr[5] => Equal8.IN1
IO_Addr[5] => Equal10.IN2
IO_Addr[5] => Equal12.IN0
IO_Addr[5] => Equal14.IN0
IO_Addr[5] => Equal16.IN3
IO_Addr[5] => Equal18.IN3
IO_Addr[5] => Equal20.IN4
IO_Addr[5] => Equal22.IN3
IO_Addr[5] => Equal24.IN4
IO_Addr[5] => Equal26.IN2
IO_Addr[5] => Equal28.IN3
IO_Addr[5] => Equal30.IN4
IO_Addr[5] => Equal32.IN3
IO_Addr[5] => Equal34.IN4
IO_Addr[5] => Equal36.IN3
IO_Addr[5] => Equal38.IN4
IO_Addr[5] => Equal40.IN1
IO_Addr[5] => Equal50.IN3
IO_Addr[5] => Equal52.IN4
IO_Addr[5] => Equal54.IN3
IO_Addr[5] => Equal56.IN1
IO_Addr[5] => Equal58.IN1
IO_Addr[6] => Equal42.IN7
IO_Addr[6] => Equal44.IN7
IO_Addr[6] => Equal46.IN7
IO_Addr[6] => Equal48.IN7
IO_Addr[6] => Equal0.IN3
IO_Addr[6] => Equal1.IN1
IO_Addr[6] => Equal2.IN2
IO_Addr[6] => Equal8.IN0
IO_Addr[6] => Equal10.IN1
IO_Addr[6] => Equal12.IN1
IO_Addr[6] => Equal14.IN2
IO_Addr[6] => Equal16.IN2
IO_Addr[6] => Equal18.IN2
IO_Addr[6] => Equal20.IN3
IO_Addr[6] => Equal22.IN2
IO_Addr[6] => Equal24.IN3
IO_Addr[6] => Equal26.IN0
IO_Addr[6] => Equal28.IN0
IO_Addr[6] => Equal30.IN0
IO_Addr[6] => Equal32.IN0
IO_Addr[6] => Equal34.IN0
IO_Addr[6] => Equal36.IN2
IO_Addr[6] => Equal38.IN3
IO_Addr[6] => Equal40.IN0
IO_Addr[6] => Equal50.IN0
IO_Addr[6] => Equal52.IN0
IO_Addr[6] => Equal54.IN0
IO_Addr[6] => Equal56.IN0
IO_Addr[6] => Equal58.IN0
IO_Addr_r[0] => Equal43.IN13
IO_Addr_r[0] => Equal45.IN13
IO_Addr_r[0] => Equal47.IN13
IO_Addr_r[0] => Equal49.IN13
IO_Addr_r[0] => Equal3.IN6
IO_Addr_r[0] => Equal4.IN6
IO_Addr_r[0] => Equal5.IN2
IO_Addr_r[0] => Equal9.IN6
IO_Addr_r[0] => Equal11.IN6
IO_Addr_r[0] => Equal13.IN6
IO_Addr_r[0] => Equal15.IN6
IO_Addr_r[0] => Equal17.IN1
IO_Addr_r[0] => Equal19.IN6
IO_Addr_r[0] => Equal21.IN2
IO_Addr_r[0] => Equal23.IN6
IO_Addr_r[0] => Equal25.IN2
IO_Addr_r[0] => Equal27.IN6
IO_Addr_r[0] => Equal29.IN6
IO_Addr_r[0] => Equal31.IN3
IO_Addr_r[0] => Equal33.IN6
IO_Addr_r[0] => Equal35.IN3
IO_Addr_r[0] => Equal37.IN6
IO_Addr_r[0] => Equal39.IN2
IO_Addr_r[0] => Equal41.IN6
IO_Addr_r[0] => Equal51.IN2
IO_Addr_r[0] => Equal53.IN3
IO_Addr_r[0] => Equal55.IN6
IO_Addr_r[0] => Equal57.IN6
IO_Addr_r[0] => Equal59.IN4
IO_Addr_r[1] => Equal43.IN12
IO_Addr_r[1] => Equal45.IN12
IO_Addr_r[1] => Equal47.IN12
IO_Addr_r[1] => Equal49.IN12
IO_Addr_r[1] => Equal3.IN5
IO_Addr_r[1] => Equal4.IN5
IO_Addr_r[1] => Equal5.IN1
IO_Addr_r[1] => Equal9.IN5
IO_Addr_r[1] => Equal11.IN5
IO_Addr_r[1] => Equal13.IN5
IO_Addr_r[1] => Equal15.IN5
IO_Addr_r[1] => Equal17.IN6
IO_Addr_r[1] => Equal19.IN1
IO_Addr_r[1] => Equal21.IN1
IO_Addr_r[1] => Equal23.IN5
IO_Addr_r[1] => Equal25.IN6
IO_Addr_r[1] => Equal27.IN5
IO_Addr_r[1] => Equal29.IN2
IO_Addr_r[1] => Equal31.IN2
IO_Addr_r[1] => Equal33.IN5
IO_Addr_r[1] => Equal35.IN6
IO_Addr_r[1] => Equal37.IN5
IO_Addr_r[1] => Equal39.IN6
IO_Addr_r[1] => Equal41.IN5
IO_Addr_r[1] => Equal51.IN6
IO_Addr_r[1] => Equal53.IN6
IO_Addr_r[1] => Equal55.IN5
IO_Addr_r[1] => Equal57.IN5
IO_Addr_r[1] => Equal59.IN6
IO_Addr_r[2] => Equal43.IN11
IO_Addr_r[2] => Equal45.IN11
IO_Addr_r[2] => Equal47.IN11
IO_Addr_r[2] => Equal49.IN11
IO_Addr_r[2] => Equal3.IN4
IO_Addr_r[2] => Equal4.IN4
IO_Addr_r[2] => Equal5.IN0
IO_Addr_r[2] => Equal9.IN4
IO_Addr_r[2] => Equal11.IN4
IO_Addr_r[2] => Equal13.IN4
IO_Addr_r[2] => Equal15.IN4
IO_Addr_r[2] => Equal17.IN5
IO_Addr_r[2] => Equal19.IN5
IO_Addr_r[2] => Equal21.IN6
IO_Addr_r[2] => Equal23.IN1
IO_Addr_r[2] => Equal25.IN1
IO_Addr_r[2] => Equal27.IN4
IO_Addr_r[2] => Equal29.IN5
IO_Addr_r[2] => Equal31.IN6
IO_Addr_r[2] => Equal33.IN2
IO_Addr_r[2] => Equal35.IN2
IO_Addr_r[2] => Equal37.IN4
IO_Addr_r[2] => Equal39.IN5
IO_Addr_r[2] => Equal41.IN4
IO_Addr_r[2] => Equal51.IN1
IO_Addr_r[2] => Equal53.IN5
IO_Addr_r[2] => Equal55.IN4
IO_Addr_r[2] => Equal57.IN4
IO_Addr_r[2] => Equal59.IN5
IO_Addr_r[3] => Equal43.IN10
IO_Addr_r[3] => Equal45.IN10
IO_Addr_r[3] => Equal47.IN10
IO_Addr_r[3] => Equal49.IN10
IO_Addr_r[3] => Equal3.IN1
IO_Addr_r[3] => Equal4.IN0
IO_Addr_r[3] => Equal5.IN6
IO_Addr_r[3] => Equal9.IN3
IO_Addr_r[3] => Equal11.IN3
IO_Addr_r[3] => Equal13.IN3
IO_Addr_r[3] => Equal15.IN3
IO_Addr_r[3] => Equal17.IN0
IO_Addr_r[3] => Equal19.IN0
IO_Addr_r[3] => Equal21.IN0
IO_Addr_r[3] => Equal23.IN0
IO_Addr_r[3] => Equal25.IN0
IO_Addr_r[3] => Equal27.IN1
IO_Addr_r[3] => Equal29.IN1
IO_Addr_r[3] => Equal31.IN1
IO_Addr_r[3] => Equal33.IN1
IO_Addr_r[3] => Equal35.IN1
IO_Addr_r[3] => Equal37.IN1
IO_Addr_r[3] => Equal39.IN1
IO_Addr_r[3] => Equal41.IN3
IO_Addr_r[3] => Equal51.IN5
IO_Addr_r[3] => Equal53.IN2
IO_Addr_r[3] => Equal55.IN2
IO_Addr_r[3] => Equal57.IN3
IO_Addr_r[3] => Equal59.IN3
IO_Addr_r[4] => Equal43.IN9
IO_Addr_r[4] => Equal45.IN9
IO_Addr_r[4] => Equal47.IN9
IO_Addr_r[4] => Equal49.IN9
IO_Addr_r[4] => Equal3.IN3
IO_Addr_r[4] => Equal4.IN3
IO_Addr_r[4] => Equal5.IN5
IO_Addr_r[4] => Equal9.IN2
IO_Addr_r[4] => Equal11.IN0
IO_Addr_r[4] => Equal13.IN2
IO_Addr_r[4] => Equal15.IN1
IO_Addr_r[4] => Equal17.IN4
IO_Addr_r[4] => Equal19.IN4
IO_Addr_r[4] => Equal21.IN5
IO_Addr_r[4] => Equal23.IN4
IO_Addr_r[4] => Equal25.IN5
IO_Addr_r[4] => Equal27.IN3
IO_Addr_r[4] => Equal29.IN4
IO_Addr_r[4] => Equal31.IN5
IO_Addr_r[4] => Equal33.IN4
IO_Addr_r[4] => Equal35.IN5
IO_Addr_r[4] => Equal37.IN0
IO_Addr_r[4] => Equal39.IN0
IO_Addr_r[4] => Equal41.IN2
IO_Addr_r[4] => Equal51.IN4
IO_Addr_r[4] => Equal53.IN1
IO_Addr_r[4] => Equal55.IN1
IO_Addr_r[4] => Equal57.IN2
IO_Addr_r[4] => Equal59.IN2
IO_Addr_r[5] => Equal43.IN8
IO_Addr_r[5] => Equal45.IN8
IO_Addr_r[5] => Equal47.IN8
IO_Addr_r[5] => Equal49.IN8
IO_Addr_r[5] => Equal3.IN0
IO_Addr_r[5] => Equal4.IN2
IO_Addr_r[5] => Equal5.IN4
IO_Addr_r[5] => Equal9.IN1
IO_Addr_r[5] => Equal11.IN2
IO_Addr_r[5] => Equal13.IN0
IO_Addr_r[5] => Equal15.IN0
IO_Addr_r[5] => Equal17.IN3
IO_Addr_r[5] => Equal19.IN3
IO_Addr_r[5] => Equal21.IN4
IO_Addr_r[5] => Equal23.IN3
IO_Addr_r[5] => Equal25.IN4
IO_Addr_r[5] => Equal27.IN2
IO_Addr_r[5] => Equal29.IN3
IO_Addr_r[5] => Equal31.IN4
IO_Addr_r[5] => Equal33.IN3
IO_Addr_r[5] => Equal35.IN4
IO_Addr_r[5] => Equal37.IN3
IO_Addr_r[5] => Equal39.IN4
IO_Addr_r[5] => Equal41.IN1
IO_Addr_r[5] => Equal51.IN3
IO_Addr_r[5] => Equal53.IN4
IO_Addr_r[5] => Equal55.IN3
IO_Addr_r[5] => Equal57.IN1
IO_Addr_r[5] => Equal59.IN1
IO_Addr_r[6] => Equal43.IN7
IO_Addr_r[6] => Equal45.IN7
IO_Addr_r[6] => Equal47.IN7
IO_Addr_r[6] => Equal49.IN7
IO_Addr_r[6] => Equal3.IN2
IO_Addr_r[6] => Equal4.IN1
IO_Addr_r[6] => Equal5.IN3
IO_Addr_r[6] => Equal9.IN0
IO_Addr_r[6] => Equal11.IN1
IO_Addr_r[6] => Equal13.IN1
IO_Addr_r[6] => Equal15.IN2
IO_Addr_r[6] => Equal17.IN2
IO_Addr_r[6] => Equal19.IN2
IO_Addr_r[6] => Equal21.IN3
IO_Addr_r[6] => Equal23.IN2
IO_Addr_r[6] => Equal25.IN3
IO_Addr_r[6] => Equal27.IN0
IO_Addr_r[6] => Equal29.IN0
IO_Addr_r[6] => Equal31.IN0
IO_Addr_r[6] => Equal33.IN0
IO_Addr_r[6] => Equal35.IN0
IO_Addr_r[6] => Equal37.IN2
IO_Addr_r[6] => Equal39.IN3
IO_Addr_r[6] => Equal41.IN0
IO_Addr_r[6] => Equal51.IN0
IO_Addr_r[6] => Equal53.IN0
IO_Addr_r[6] => Equal55.IN0
IO_Addr_r[6] => Equal57.IN0
IO_Addr_r[6] => Equal59.IN0
IO_WData[0] => TCON[0].DATAIN
IO_WData[0] => PCON[0].DATAIN
IO_WData[0] => IE[0].DATAIN
IO_WData[1] => TCON~3.DATAB
IO_WData[1] => PCON[1].DATAIN
IO_WData[1] => IE[1].DATAIN
IO_WData[2] => TCON[2].DATAIN
IO_WData[2] => PCON[2].DATAIN
IO_WData[2] => IE[2].DATAIN
IO_WData[3] => TCON~2.DATAB
IO_WData[3] => PCON[3].DATAIN
IO_WData[3] => IE[3].DATAIN
IO_WData[4] => TCON[4].DATAIN
IO_WData[4] => PCON[4].DATAIN
IO_WData[4] => IE[4].DATAIN
IO_WData[5] => TCON~1.DATAB
IO_WData[5] => PCON[5].DATAIN
IO_WData[5] => IE[5].DATAIN
IO_WData[6] => PCON[6].DATAIN
IO_WData[6] => TCON[6].DATAIN
IO_WData[6] => IE[6].DATAIN
IO_WData[7] => TCON~0.DATAB
IO_WData[7] => PCON[7].DATAIN
IO_WData[7] => IE[7].DATAIN
IO_RData[0] <= IO_RData~15.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[1] <= IO_RData~14.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[2] <= IO_RData~13.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[3] <= IO_RData~12.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[4] <= IO_RData~11.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[5] <= IO_RData~10.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[6] <= IO_RData~9.DB_MAX_OUTPUT_PORT_TYPE
IO_RData[7] <= IO_RData~8.DB_MAX_OUTPUT_PORT_TYPE
Selected <= Selected~1.DB_MAX_OUTPUT_PORT_TYPE
Int_Acc[0] => TCON~8.OUTPUTSELECT
Int_Acc[1] => TCON~5.OUTPUTSELECT
Int_Acc[2] => TCON~11.OUTPUTSELECT
Int_Acc[3] => TCON~7.OUTPUTSELECT
Int_Acc[4] => ~NO_FANOUT~
Int_Acc[5] => ~NO_FANOUT~
Int_Acc[6] => ~NO_FANOUT~
R0 <= TCON[4].DB_MAX_OUTPUT_PORT_TYPE
R1 <= TCON[6].DB_MAX_OUTPUT_PORT_TYPE
SMOD <= PCON[7].DB_MAX_OUTPUT_PORT_TYPE
P0_Sel <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
P1_Sel <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
P2_Sel <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
P3_Sel <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
TMOD_Sel <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
TL0_Sel <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
TL1_Sel <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
TH0_Sel <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
TH1_Sel <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
T2CON_Sel <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
RCAP2L_Sel <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
RCAP2H_Sel <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
TL2_Sel <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
TH2_Sel <= Equal34.DB_MAX_OUTPUT_PORT_TYPE
SCON_Sel <= Equal36.DB_MAX_OUTPUT_PORT_TYPE
SBUF_Sel <= Equal38.DB_MAX_OUTPUT_PORT_TYPE
P0_Wr <= P0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
P1_Wr <= P1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
P2_Wr <= P2_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
P3_Wr <= P3_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TMOD_Wr <= TMOD_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TL0_Wr <= TL0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TL1_Wr <= TL1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TH0_Wr <= TH0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TH1_Wr <= TH1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
T2CON_Wr <= T2CON_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
RCAP2L_Wr <= RCAP2L_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
RCAP2H_Wr <= RCAP2H_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TL2_Wr <= TL2_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
TH2_Wr <= TH2_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SCON_Wr <= SCON_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SBUF_Wr <= SBUF_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[0] <= Int_Trig~2.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[1] <= Int_Trig~4.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[2] <= Int_Trig~7.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[3] <= Int_Trig~9.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[4] <= Int_Trig~12.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[5] <= Int_Trig~14.DB_MAX_OUTPUT_PORT_TYPE
Int_Trig[6] <= <GND>
Bank_Reg0_Sel <= Equal56.DB_MAX_OUTPUT_PORT_TYPE
Bank_Reg0_Wr <= Bank_Reg0_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
Bank_Reg1_Sel <= Equal58.DB_MAX_OUTPUT_PORT_TYPE
Bank_Reg1_Wr <= Bank_Reg1_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Con_Sel <= Equal40.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Con_Wr <= SevSeg_Con_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[0] <= Equal48.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[1] <= Equal46.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[2] <= Equal44.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Sel[3] <= Equal42.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[0] <= process1~3.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[1] <= process1~2.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[2] <= process1~1.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_Data_Wr[3] <= process1~0.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_En_Sel <= Equal50.DB_MAX_OUTPUT_PORT_TYPE
SevSeg_En_Wr <= SevSeg_En_Wr~0.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_sel <= Equal52.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_wr <= ps2_data_wr~0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ctrl_stat_sel <= Equal54.DB_MAX_OUTPUT_PORT_TYPE
ps2_ctrl_stat_wr <= ps2_ctrl_stat_wr~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp0
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp1
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp2
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_Port:tp3
Clk => Port_Output[0].CLK
Clk => Port_Output[1].CLK
Clk => Port_Output[2].CLK
Clk => Port_Output[3].CLK
Clk => Port_Output[4].CLK
Clk => Port_Output[5].CLK
Clk => Port_Output[6].CLK
Clk => Port_Output[7].CLK
Rst_n => Port_Output[0].PRESET
Rst_n => Port_Output[1].PRESET
Rst_n => Port_Output[2].PRESET
Rst_n => Port_Output[3].PRESET
Rst_n => Port_Output[4].PRESET
Rst_n => Port_Output[5].PRESET
Rst_n => Port_Output[6].PRESET
Rst_n => Port_Output[7].PRESET
Sel => Data_Out~0.IN1
Rd_RMW => Data_Out~0.IN0
Wr => Port_Output[0].ENA
Wr => Port_Output[1].ENA
Wr => Port_Output[2].ENA
Wr => Port_Output[3].ENA
Wr => Port_Output[4].ENA
Wr => Port_Output[5].ENA
Wr => Port_Output[6].ENA
Wr => Port_Output[7].ENA
Data_In[0] => Port_Output[0].DATAIN
Data_In[1] => Port_Output[1].DATAIN
Data_In[2] => Port_Output[2].DATAIN
Data_In[3] => Port_Output[3].DATAIN
Data_In[4] => Port_Output[4].DATAIN
Data_In[5] => Port_Output[5].DATAIN
Data_In[6] => Port_Output[6].DATAIN
Data_In[7] => Port_Output[7].DATAIN
Data_Out[0] <= Data_Out~8.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
IOPort_in[0] => Data_Out~8.DATAB
IOPort_in[1] => Data_Out~7.DATAB
IOPort_in[2] => Data_Out~6.DATAB
IOPort_in[3] => Data_Out~5.DATAB
IOPort_in[4] => Data_Out~4.DATAB
IOPort_in[5] => Data_Out~3.DATAB
IOPort_in[6] => Data_Out~2.DATAB
IOPort_in[7] => Data_Out~1.DATAB
IOPort_out[0] <= Port_Output[0].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[1] <= Port_Output[1].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[2] <= Port_Output[2].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[3] <= Port_Output[3].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[4] <= Port_Output[4].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[5] <= Port_Output[5].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[6] <= Port_Output[6].DB_MAX_OUTPUT_PORT_TYPE
IOPort_out[7] <= Port_Output[7].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_TC01:tc01
Clk => Tick12.CLK
Clk => Tick1.CLK
Clk => Tick0.CLK
Clk => I1_r[0].CLK
Clk => I1_r[1].CLK
Clk => I0_r[0].CLK
Clk => I0_r[1].CLK
Clk => T1_r[0].CLK
Clk => T1_r[1].CLK
Clk => T0_r[0].CLK
Clk => T0_r[1].CLK
Clk => Prescaler[0].CLK
Clk => Prescaler[1].CLK
Clk => Prescaler[2].CLK
Clk => Prescaler[3].CLK
Clk => OF1~reg0.CLK
Clk => OF0~reg0.CLK
Clk => Cnt1[0].CLK
Clk => Cnt1[1].CLK
Clk => Cnt1[2].CLK
Clk => Cnt1[3].CLK
Clk => Cnt1[4].CLK
Clk => Cnt1[5].CLK
Clk => Cnt1[6].CLK
Clk => Cnt1[7].CLK
Clk => Cnt1[8].CLK
Clk => Cnt1[9].CLK
Clk => Cnt1[10].CLK
Clk => Cnt1[11].CLK
Clk => Cnt1[12].CLK
Clk => Cnt1[13].CLK
Clk => Cnt1[14].CLK
Clk => Cnt1[15].CLK
Clk => Cnt0[0].CLK
Clk => Cnt0[1].CLK
Clk => Cnt0[2].CLK
Clk => Cnt0[3].CLK
Clk => Cnt0[4].CLK
Clk => Cnt0[5].CLK
Clk => Cnt0[6].CLK
Clk => Cnt0[7].CLK
Clk => Cnt0[8].CLK
Clk => Cnt0[9].CLK
Clk => Cnt0[10].CLK
Clk => Cnt0[11].CLK
Clk => Cnt0[12].CLK
Clk => Cnt0[13].CLK
Clk => Cnt0[14].CLK
Clk => Cnt0[15].CLK
Clk => TMOD[0].CLK
Clk => TMOD[1].CLK
Clk => TMOD[2].CLK
Clk => TMOD[3].CLK
Clk => TMOD[4].CLK
Clk => TMOD[5].CLK
Clk => TMOD[6].CLK
Clk => TMOD[7].CLK
Rst_n => Prescaler[3].ACLR
Rst_n => Prescaler[2].ACLR
Rst_n => Prescaler[1].ACLR
Rst_n => Prescaler[0].ACLR
Rst_n => T0_r[1].ACLR
Rst_n => T0_r[0].ACLR
Rst_n => T1_r[1].ACLR
Rst_n => T1_r[0].ACLR
Rst_n => I0_r[1].ACLR
Rst_n => I0_r[0].ACLR
Rst_n => I1_r[1].ACLR
Rst_n => I1_r[0].ACLR
Rst_n => Tick0.ACLR
Rst_n => Tick1.ACLR
Rst_n => Tick12.ACLR
Rst_n => OF1~reg0.ACLR
Rst_n => OF0~reg0.ACLR
Rst_n => Cnt1[0].ACLR
Rst_n => Cnt1[1].ACLR
Rst_n => Cnt1[2].ACLR
Rst_n => Cnt1[3].ACLR
Rst_n => Cnt1[4].ACLR
Rst_n => Cnt1[5].ACLR
Rst_n => Cnt1[6].ACLR
Rst_n => Cnt1[7].ACLR
Rst_n => Cnt1[8].ACLR
Rst_n => Cnt1[9].ACLR
Rst_n => Cnt1[10].ACLR
Rst_n => Cnt1[11].ACLR
Rst_n => Cnt1[12].ACLR
Rst_n => Cnt1[13].ACLR
Rst_n => Cnt1[14].ACLR
Rst_n => Cnt1[15].ACLR
Rst_n => Cnt0[0].ACLR
Rst_n => Cnt0[1].ACLR
Rst_n => Cnt0[2].ACLR
Rst_n => Cnt0[3].ACLR
Rst_n => Cnt0[4].ACLR
Rst_n => Cnt0[5].ACLR
Rst_n => Cnt0[6].ACLR
Rst_n => Cnt0[7].ACLR
Rst_n => Cnt0[8].ACLR
Rst_n => Cnt0[9].ACLR
Rst_n => Cnt0[10].ACLR
Rst_n => Cnt0[11].ACLR
Rst_n => Cnt0[12].ACLR
Rst_n => Cnt0[13].ACLR
Rst_n => Cnt0[14].ACLR
Rst_n => Cnt0[15].ACLR
Rst_n => TMOD[0].ACLR
Rst_n => TMOD[1].ACLR
Rst_n => TMOD[2].ACLR
Rst_n => TMOD[3].ACLR
Rst_n => TMOD[4].ACLR
Rst_n => TMOD[5].ACLR
Rst_n => TMOD[6].ACLR
Rst_n => TMOD[7].ACLR
T0 => T0_r[0].DATAIN
T1 => T1_r[0].DATAIN
INT0 => I0_r[0].DATAIN
INT1 => I1_r[0].DATAIN
M_Sel => ~NO_FANOUT~
H0_Sel => Data_Out~24.OUTPUTSELECT
H0_Sel => Data_Out~25.OUTPUTSELECT
H0_Sel => Data_Out~26.OUTPUTSELECT
H0_Sel => Data_Out~27.OUTPUTSELECT
H0_Sel => Data_Out~28.OUTPUTSELECT
H0_Sel => Data_Out~29.OUTPUTSELECT
H0_Sel => Data_Out~30.OUTPUTSELECT
H0_Sel => Data_Out~31.OUTPUTSELECT
L0_Sel => Data_Out~16.OUTPUTSELECT
L0_Sel => Data_Out~17.OUTPUTSELECT
L0_Sel => Data_Out~18.OUTPUTSELECT
L0_Sel => Data_Out~19.OUTPUTSELECT
L0_Sel => Data_Out~20.OUTPUTSELECT
L0_Sel => Data_Out~21.OUTPUTSELECT
L0_Sel => Data_Out~22.OUTPUTSELECT
L0_Sel => Data_Out~23.OUTPUTSELECT
H1_Sel => Data_Out~8.OUTPUTSELECT
H1_Sel => Data_Out~9.OUTPUTSELECT
H1_Sel => Data_Out~10.OUTPUTSELECT
H1_Sel => Data_Out~11.OUTPUTSELECT
H1_Sel => Data_Out~12.OUTPUTSELECT
H1_Sel => Data_Out~13.OUTPUTSELECT
H1_Sel => Data_Out~14.OUTPUTSELECT
H1_Sel => Data_Out~15.OUTPUTSELECT
L1_Sel => Data_Out~0.OUTPUTSELECT
L1_Sel => Data_Out~1.OUTPUTSELECT
L1_Sel => Data_Out~2.OUTPUTSELECT
L1_Sel => Data_Out~3.OUTPUTSELECT
L1_Sel => Data_Out~4.OUTPUTSELECT
L1_Sel => Data_Out~5.OUTPUTSELECT
L1_Sel => Data_Out~6.OUTPUTSELECT
L1_Sel => Data_Out~7.OUTPUTSELECT
R0 => process1~1.IN1
R1 => process0~0.IN1
R1 => process1~3.IN0
M_Wr => TMOD[0].ENA
M_Wr => TMOD[1].ENA
M_Wr => TMOD[2].ENA
M_Wr => TMOD[3].ENA
M_Wr => TMOD[4].ENA
M_Wr => TMOD[5].ENA
M_Wr => TMOD[6].ENA
M_Wr => TMOD[7].ENA
H0_Wr => Cnt0~114.OUTPUTSELECT
H0_Wr => Cnt0~115.OUTPUTSELECT
H0_Wr => Cnt0~116.OUTPUTSELECT
H0_Wr => Cnt0~117.OUTPUTSELECT
H0_Wr => Cnt0~118.OUTPUTSELECT
H0_Wr => Cnt0~119.OUTPUTSELECT
H0_Wr => Cnt0~120.OUTPUTSELECT
H0_Wr => Cnt0~121.OUTPUTSELECT
L0_Wr => Cnt0~122.OUTPUTSELECT
L0_Wr => Cnt0~123.OUTPUTSELECT
L0_Wr => Cnt0~124.OUTPUTSELECT
L0_Wr => Cnt0~125.OUTPUTSELECT
L0_Wr => Cnt0~126.OUTPUTSELECT
L0_Wr => Cnt0~127.OUTPUTSELECT
L0_Wr => Cnt0~128.OUTPUTSELECT
L0_Wr => Cnt0~129.OUTPUTSELECT
H1_Wr => Cnt1~82.OUTPUTSELECT
H1_Wr => Cnt1~83.OUTPUTSELECT
H1_Wr => Cnt1~84.OUTPUTSELECT
H1_Wr => Cnt1~85.OUTPUTSELECT
H1_Wr => Cnt1~86.OUTPUTSELECT
H1_Wr => Cnt1~87.OUTPUTSELECT
H1_Wr => Cnt1~88.OUTPUTSELECT
H1_Wr => Cnt1~89.OUTPUTSELECT
L1_Wr => Cnt1~90.OUTPUTSELECT
L1_Wr => Cnt1~91.OUTPUTSELECT
L1_Wr => Cnt1~92.OUTPUTSELECT
L1_Wr => Cnt1~93.OUTPUTSELECT
L1_Wr => Cnt1~94.OUTPUTSELECT
L1_Wr => Cnt1~95.OUTPUTSELECT
L1_Wr => Cnt1~96.OUTPUTSELECT
L1_Wr => Cnt1~97.OUTPUTSELECT
Data_In[0] => Cnt0~121.DATAB
Data_In[0] => Cnt0~129.DATAB
Data_In[0] => Cnt1~89.DATAB
Data_In[0] => Cnt1~97.DATAB
Data_In[0] => TMOD[0].DATAIN
Data_In[1] => Cnt0~120.DATAB
Data_In[1] => Cnt0~128.DATAB
Data_In[1] => Cnt1~88.DATAB
Data_In[1] => Cnt1~96.DATAB
Data_In[1] => TMOD[1].DATAIN
Data_In[2] => Cnt0~119.DATAB
Data_In[2] => Cnt0~127.DATAB
Data_In[2] => Cnt1~87.DATAB
Data_In[2] => Cnt1~95.DATAB
Data_In[2] => TMOD[2].DATAIN
Data_In[3] => Cnt0~118.DATAB
Data_In[3] => Cnt0~126.DATAB
Data_In[3] => Cnt1~86.DATAB
Data_In[3] => Cnt1~94.DATAB
Data_In[3] => TMOD[3].DATAIN
Data_In[4] => Cnt0~117.DATAB
Data_In[4] => Cnt0~125.DATAB
Data_In[4] => Cnt1~85.DATAB
Data_In[4] => Cnt1~93.DATAB
Data_In[4] => TMOD[4].DATAIN
Data_In[5] => Cnt0~116.DATAB
Data_In[5] => Cnt0~124.DATAB
Data_In[5] => Cnt1~84.DATAB
Data_In[5] => Cnt1~92.DATAB
Data_In[5] => TMOD[5].DATAIN
Data_In[6] => Cnt0~115.DATAB
Data_In[6] => Cnt0~123.DATAB
Data_In[6] => Cnt1~83.DATAB
Data_In[6] => Cnt1~91.DATAB
Data_In[6] => TMOD[6].DATAIN
Data_In[7] => Cnt0~114.DATAB
Data_In[7] => Cnt0~122.DATAB
Data_In[7] => Cnt1~82.DATAB
Data_In[7] => Cnt1~90.DATAB
Data_In[7] => TMOD[7].DATAIN
Data_Out[0] <= Data_Out~31.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~30.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~29.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~28.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~27.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~26.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~25.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~24.DB_MAX_OUTPUT_PORT_TYPE
OF0 <= OF0~reg0.DB_MAX_OUTPUT_PORT_TYPE
OF1 <= OF1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_TC2:tc2
Clk => Capture.CLK
Clk => Tick12.CLK
Clk => Tick.CLK
Clk => E_r[0].CLK
Clk => E_r[1].CLK
Clk => T_r[0].CLK
Clk => T_r[1].CLK
Clk => Prescaler[0].CLK
Clk => Prescaler[1].CLK
Clk => Prescaler[2].CLK
Clk => Prescaler[3].CLK
Clk => UART_Clk~reg0.CLK
Clk => Cpt[0].CLK
Clk => Cpt[1].CLK
Clk => Cpt[2].CLK
Clk => Cpt[3].CLK
Clk => Cpt[4].CLK
Clk => Cpt[5].CLK
Clk => Cpt[6].CLK
Clk => Cpt[7].CLK
Clk => Cpt[8].CLK
Clk => Cpt[9].CLK
Clk => Cpt[10].CLK
Clk => Cpt[11].CLK
Clk => Cpt[12].CLK
Clk => Cpt[13].CLK
Clk => Cpt[14].CLK
Clk => Cpt[15].CLK
Clk => Cnt[0].CLK
Clk => Cnt[1].CLK
Clk => Cnt[2].CLK
Clk => Cnt[3].CLK
Clk => Cnt[4].CLK
Clk => Cnt[5].CLK
Clk => Cnt[6].CLK
Clk => Cnt[7].CLK
Clk => Cnt[8].CLK
Clk => Cnt[9].CLK
Clk => Cnt[10].CLK
Clk => Cnt[11].CLK
Clk => Cnt[12].CLK
Clk => Cnt[13].CLK
Clk => Cnt[14].CLK
Clk => Cnt[15].CLK
Clk => TCON[0].CLK
Clk => TCON[1].CLK
Clk => TCON[2].CLK
Clk => TCON[3].CLK
Clk => TCON[4].CLK
Clk => TCON[5].CLK
Clk => TCON[6].CLK
Clk => TCON[7].CLK
Rst_n => Prescaler[3].ACLR
Rst_n => Prescaler[2].ACLR
Rst_n => Prescaler[1].ACLR
Rst_n => Prescaler[0].ACLR
Rst_n => T_r[1].ACLR
Rst_n => T_r[0].ACLR
Rst_n => Tick.ACLR
Rst_n => Tick12.ACLR
Rst_n => Capture.ACLR
Rst_n => UART_Clk~reg0.ACLR
Rst_n => Cpt[0].ACLR
Rst_n => Cpt[1].ACLR
Rst_n => Cpt[2].ACLR
Rst_n => Cpt[3].ACLR
Rst_n => Cpt[4].ACLR
Rst_n => Cpt[5].ACLR
Rst_n => Cpt[6].ACLR
Rst_n => Cpt[7].ACLR
Rst_n => Cpt[8].ACLR
Rst_n => Cpt[9].ACLR
Rst_n => Cpt[10].ACLR
Rst_n => Cpt[11].ACLR
Rst_n => Cpt[12].ACLR
Rst_n => Cpt[13].ACLR
Rst_n => Cpt[14].ACLR
Rst_n => Cpt[15].ACLR
Rst_n => Cnt[0].ACLR
Rst_n => Cnt[1].ACLR
Rst_n => Cnt[2].ACLR
Rst_n => Cnt[3].ACLR
Rst_n => Cnt[4].ACLR
Rst_n => Cnt[5].ACLR
Rst_n => Cnt[6].ACLR
Rst_n => Cnt[7].ACLR
Rst_n => Cnt[8].ACLR
Rst_n => Cnt[9].ACLR
Rst_n => Cnt[10].ACLR
Rst_n => Cnt[11].ACLR
Rst_n => Cnt[12].ACLR
Rst_n => Cnt[13].ACLR
Rst_n => Cnt[14].ACLR
Rst_n => Cnt[15].ACLR
Rst_n => TCON[0].ACLR
Rst_n => TCON[1].ACLR
Rst_n => TCON[2].ACLR
Rst_n => TCON[3].ACLR
Rst_n => TCON[4].ACLR
Rst_n => TCON[5].ACLR
Rst_n => TCON[6].ACLR
Rst_n => TCON[7].ACLR
Rst_n => E_r[0].ENA
Rst_n => E_r[1].ENA
T2 => T_r[0].DATAIN
T2EX => E_r[0].DATAIN
C_Sel => ~NO_FANOUT~
CH_Sel => Data_Out~8.OUTPUTSELECT
CH_Sel => Data_Out~9.OUTPUTSELECT
CH_Sel => Data_Out~10.OUTPUTSELECT
CH_Sel => Data_Out~11.OUTPUTSELECT
CH_Sel => Data_Out~12.OUTPUTSELECT
CH_Sel => Data_Out~13.OUTPUTSELECT
CH_Sel => Data_Out~14.OUTPUTSELECT
CH_Sel => Data_Out~15.OUTPUTSELECT
CL_Sel => Data_Out~0.OUTPUTSELECT
CL_Sel => Data_Out~1.OUTPUTSELECT
CL_Sel => Data_Out~2.OUTPUTSELECT
CL_Sel => Data_Out~3.OUTPUTSELECT
CL_Sel => Data_Out~4.OUTPUTSELECT
CL_Sel => Data_Out~5.OUTPUTSELECT
CL_Sel => Data_Out~6.OUTPUTSELECT
CL_Sel => Data_Out~7.OUTPUTSELECT
H_Sel => Data_Out~24.OUTPUTSELECT
H_Sel => Data_Out~25.OUTPUTSELECT
H_Sel => Data_Out~26.OUTPUTSELECT
H_Sel => Data_Out~27.OUTPUTSELECT
H_Sel => Data_Out~28.OUTPUTSELECT
H_Sel => Data_Out~29.OUTPUTSELECT
H_Sel => Data_Out~30.OUTPUTSELECT
H_Sel => Data_Out~31.OUTPUTSELECT
L_Sel => Data_Out~16.OUTPUTSELECT
L_Sel => Data_Out~17.OUTPUTSELECT
L_Sel => Data_Out~18.OUTPUTSELECT
L_Sel => Data_Out~19.OUTPUTSELECT
L_Sel => Data_Out~20.OUTPUTSELECT
L_Sel => Data_Out~21.OUTPUTSELECT
L_Sel => Data_Out~22.OUTPUTSELECT
L_Sel => Data_Out~23.OUTPUTSELECT
C_Wr => TCON~5.OUTPUTSELECT
C_Wr => TCON~6.OUTPUTSELECT
C_Wr => TCON[0].ENA
C_Wr => TCON[1].ENA
C_Wr => TCON[2].ENA
C_Wr => TCON[3].ENA
C_Wr => TCON[4].ENA
C_Wr => TCON[5].ENA
CH_Wr => Cpt~16.OUTPUTSELECT
CH_Wr => Cpt~17.OUTPUTSELECT
CH_Wr => Cpt~18.OUTPUTSELECT
CH_Wr => Cpt~19.OUTPUTSELECT
CH_Wr => Cpt~20.OUTPUTSELECT
CH_Wr => Cpt~21.OUTPUTSELECT
CH_Wr => Cpt~22.OUTPUTSELECT
CH_Wr => Cpt~23.OUTPUTSELECT
CL_Wr => Cpt~24.OUTPUTSELECT
CL_Wr => Cpt~25.OUTPUTSELECT
CL_Wr => Cpt~26.OUTPUTSELECT
CL_Wr => Cpt~27.OUTPUTSELECT
CL_Wr => Cpt~28.OUTPUTSELECT
CL_Wr => Cpt~29.OUTPUTSELECT
CL_Wr => Cpt~30.OUTPUTSELECT
CL_Wr => Cpt~31.OUTPUTSELECT
H_Wr => Cnt~64.OUTPUTSELECT
H_Wr => Cnt~65.OUTPUTSELECT
H_Wr => Cnt~66.OUTPUTSELECT
H_Wr => Cnt~67.OUTPUTSELECT
H_Wr => Cnt~68.OUTPUTSELECT
H_Wr => Cnt~69.OUTPUTSELECT
H_Wr => Cnt~70.OUTPUTSELECT
H_Wr => Cnt~71.OUTPUTSELECT
L_Wr => Cnt~72.OUTPUTSELECT
L_Wr => Cnt~73.OUTPUTSELECT
L_Wr => Cnt~74.OUTPUTSELECT
L_Wr => Cnt~75.OUTPUTSELECT
L_Wr => Cnt~76.OUTPUTSELECT
L_Wr => Cnt~77.OUTPUTSELECT
L_Wr => Cnt~78.OUTPUTSELECT
L_Wr => Cnt~79.OUTPUTSELECT
Data_In[0] => Cnt~71.DATAB
Data_In[0] => Cnt~79.DATAB
Data_In[0] => Cpt~23.DATAB
Data_In[0] => Cpt~31.DATAB
Data_In[0] => TCON[0].DATAIN
Data_In[1] => Cnt~70.DATAB
Data_In[1] => Cnt~78.DATAB
Data_In[1] => Cpt~22.DATAB
Data_In[1] => Cpt~30.DATAB
Data_In[1] => TCON[1].DATAIN
Data_In[2] => Cnt~69.DATAB
Data_In[2] => Cnt~77.DATAB
Data_In[2] => Cpt~21.DATAB
Data_In[2] => Cpt~29.DATAB
Data_In[2] => TCON[2].DATAIN
Data_In[3] => Cnt~68.DATAB
Data_In[3] => Cnt~76.DATAB
Data_In[3] => Cpt~20.DATAB
Data_In[3] => Cpt~28.DATAB
Data_In[3] => TCON[3].DATAIN
Data_In[4] => Cnt~67.DATAB
Data_In[4] => Cnt~75.DATAB
Data_In[4] => Cpt~19.DATAB
Data_In[4] => Cpt~27.DATAB
Data_In[4] => TCON[4].DATAIN
Data_In[5] => Cnt~66.DATAB
Data_In[5] => Cnt~74.DATAB
Data_In[5] => Cpt~18.DATAB
Data_In[5] => Cpt~26.DATAB
Data_In[5] => TCON[5].DATAIN
Data_In[6] => TCON~6.DATAB
Data_In[6] => Cnt~65.DATAB
Data_In[6] => Cnt~73.DATAB
Data_In[6] => Cpt~17.DATAB
Data_In[6] => Cpt~25.DATAB
Data_In[7] => TCON~5.DATAB
Data_In[7] => Cnt~64.DATAB
Data_In[7] => Cnt~72.DATAB
Data_In[7] => Cpt~16.DATAB
Data_In[7] => Cpt~24.DATAB
Data_Out[0] <= Data_Out~31.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~30.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~29.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~28.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~27.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~26.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~25.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~24.DB_MAX_OUTPUT_PORT_TYPE
UseR2 <= TCON[5].DB_MAX_OUTPUT_PORT_TYPE
UseT2 <= TCON[4].DB_MAX_OUTPUT_PORT_TYPE
UART_Clk <= UART_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
F <= F~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|T51_UART:uart
Clk => Tick6.CLK
Clk => Prescaler[0].CLK
Clk => Prescaler[1].CLK
Clk => Prescaler[2].CLK
Clk => RXD_O~reg0.CLK
Clk => TXD_i.CLK
Clk => TX_Shifting.CLK
Clk => TX_Start.CLK
Clk => TX_Data[0].CLK
Clk => TX_Data[1].CLK
Clk => TX_Data[2].CLK
Clk => TX_Data[3].CLK
Clk => TX_Data[4].CLK
Clk => TX_Data[5].CLK
Clk => TX_Data[6].CLK
Clk => TX_Data[7].CLK
Clk => TX_ShiftReg[0].CLK
Clk => TX_ShiftReg[1].CLK
Clk => TX_ShiftReg[2].CLK
Clk => TX_ShiftReg[3].CLK
Clk => TX_ShiftReg[4].CLK
Clk => TX_ShiftReg[5].CLK
Clk => TX_ShiftReg[6].CLK
Clk => TX_ShiftReg[7].CLK
Clk => TX_ShiftReg[8].CLK
Clk => TX_Bit_Cnt[0].CLK
Clk => TX_Bit_Cnt[1].CLK
Clk => TX_Bit_Cnt[2].CLK
Clk => TX_Bit_Cnt[3].CLK
Clk => SCON[1].CLK
Clk => TX_Tick.CLK
Clk => TX_Cnt[0].CLK
Clk => TX_Cnt[1].CLK
Clk => TX_Cnt[2].CLK
Clk => TX_Cnt[3].CLK
Clk => RX_Shifting.CLK
Clk => RX_Bit_Cnt[0].CLK
Clk => RX_Bit_Cnt[1].CLK
Clk => RX_Bit_Cnt[2].CLK
Clk => RX_Bit_Cnt[3].CLK
Clk => RX_ShiftReg[0].CLK
Clk => RX_ShiftReg[1].CLK
Clk => RX_ShiftReg[2].CLK
Clk => RX_ShiftReg[3].CLK
Clk => RX_ShiftReg[4].CLK
Clk => RX_ShiftReg[5].CLK
Clk => RX_ShiftReg[6].CLK
Clk => RX_ShiftReg[7].CLK
Clk => RX_ShiftReg[8].CLK
Clk => Bit_Phase[0].CLK
Clk => Bit_Phase[1].CLK
Clk => Bit_Phase[2].CLK
Clk => Bit_Phase[3].CLK
Clk => SBUF[0].CLK
Clk => SBUF[1].CLK
Clk => SBUF[2].CLK
Clk => SBUF[3].CLK
Clk => SBUF[4].CLK
Clk => SBUF[5].CLK
Clk => SBUF[6].CLK
Clk => SBUF[7].CLK
Clk => SCON[0].CLK
Clk => SCON[2].CLK
Clk => RX_Filtered.CLK
Clk => Samples[0].CLK
Clk => Samples[1].CLK
Clk => BaudC1_g.CLK
Clk => BaudFix.CLK
Clk => Baud_Cnt[0].CLK
Clk => Baud_Cnt[1].CLK
Clk => Baud_Cnt[2].CLK
Clk => Baud_Cnt[3].CLK
Clk => Baud_Cnt[4].CLK
Clk => Baud_Cnt[5].CLK
Clk => SCON[3].CLK
Clk => SCON[4].CLK
Clk => SCON[5].CLK
Clk => SCON[6].CLK
Clk => SCON[7].CLK
Rst_n => Prescaler[0].ACLR
Rst_n => Tick6.ACLR
Rst_n => SCON[1].ACLR
Rst_n => TX_Bit_Cnt[3].ACLR
Rst_n => TX_Bit_Cnt[2].ACLR
Rst_n => TX_Bit_Cnt[1].ACLR
Rst_n => TX_Bit_Cnt[0].ACLR
Rst_n => TX_ShiftReg[8].ACLR
Rst_n => TX_ShiftReg[7].ACLR
Rst_n => TX_ShiftReg[6].ACLR
Rst_n => TX_ShiftReg[5].ACLR
Rst_n => TX_ShiftReg[4].ACLR
Rst_n => TX_ShiftReg[3].ACLR
Rst_n => TX_ShiftReg[2].ACLR
Rst_n => TX_ShiftReg[1].ACLR
Rst_n => TX_ShiftReg[0].ACLR
Rst_n => TX_Data[7].ACLR
Rst_n => TX_Data[6].ACLR
Rst_n => TX_Data[5].ACLR
Rst_n => TX_Data[4].ACLR
Rst_n => TX_Data[3].ACLR
Rst_n => TX_Data[2].ACLR
Rst_n => TX_Data[1].ACLR
Rst_n => TX_Data[0].ACLR
Rst_n => TX_Start.ACLR
Rst_n => TX_Shifting.ACLR
Rst_n => TXD_i.PRESET
Rst_n => RXD_O~reg0.PRESET
Rst_n => RX_Shifting.ACLR
Rst_n => RX_Bit_Cnt[0].ACLR
Rst_n => RX_Bit_Cnt[1].ACLR
Rst_n => RX_Bit_Cnt[2].ACLR
Rst_n => RX_Bit_Cnt[3].ACLR
Rst_n => RX_ShiftReg[0].ACLR
Rst_n => RX_ShiftReg[1].ACLR
Rst_n => RX_ShiftReg[2].ACLR
Rst_n => RX_ShiftReg[3].ACLR
Rst_n => RX_ShiftReg[4].ACLR
Rst_n => RX_ShiftReg[5].ACLR
Rst_n => RX_ShiftReg[6].ACLR
Rst_n => RX_ShiftReg[7].ACLR
Rst_n => RX_ShiftReg[8].ACLR
Rst_n => Bit_Phase[0].ACLR
Rst_n => Bit_Phase[1].ACLR
Rst_n => Bit_Phase[2].ACLR
Rst_n => Bit_Phase[3].ACLR
Rst_n => SBUF[0].ACLR
Rst_n => SBUF[1].ACLR
Rst_n => SBUF[2].ACLR
Rst_n => SBUF[3].ACLR
Rst_n => SBUF[4].ACLR
Rst_n => SBUF[5].ACLR
Rst_n => SBUF[6].ACLR
Rst_n => SBUF[7].ACLR
Rst_n => SCON[0].ACLR
Rst_n => SCON[2].ACLR
Rst_n => Prescaler[1].ACLR
Rst_n => Prescaler[2].ACLR
Rst_n => TX_Tick.ACLR
Rst_n => TX_Cnt[0].ACLR
Rst_n => TX_Cnt[1].ACLR
Rst_n => TX_Cnt[2].ACLR
Rst_n => TX_Cnt[3].ACLR
Rst_n => RX_Filtered.PRESET
Rst_n => Samples[0].PRESET
Rst_n => Samples[1].PRESET
Rst_n => BaudC1_g.ACLR
Rst_n => BaudFix.ACLR
Rst_n => Baud_Cnt[0].ACLR
Rst_n => Baud_Cnt[1].ACLR
Rst_n => Baud_Cnt[2].ACLR
Rst_n => Baud_Cnt[3].ACLR
Rst_n => Baud_Cnt[4].ACLR
Rst_n => Baud_Cnt[5].ACLR
Rst_n => SCON[3].ACLR
Rst_n => SCON[4].ACLR
Rst_n => SCON[5].ACLR
Rst_n => SCON[6].ACLR
Rst_n => SCON[7].ACLR
UseR2 => Baud16R_i~0.IN1
UseR2 => Baud16R_i~1.IN1
UseT2 => Baud16T_i~0.IN0
UseT2 => Baud16T_i~1.IN0
BaudC2 => Baud16T_i~0.IN1
BaudC2 => Baud16R_i~0.IN0
BaudC1 => Baud16T_i~1.IN1
BaudC1 => Baud16R_i~1.IN0
BaudC1 => process1~0.IN0
SC_Sel => Data_Out~0.OUTPUTSELECT
SC_Sel => Data_Out~1.OUTPUTSELECT
SC_Sel => Data_Out~2.OUTPUTSELECT
SC_Sel => Data_Out~3.OUTPUTSELECT
SC_Sel => Data_Out~4.OUTPUTSELECT
SC_Sel => Data_Out~5.OUTPUTSELECT
SC_Sel => Data_Out~6.OUTPUTSELECT
SC_Sel => Data_Out~7.OUTPUTSELECT
SB_Sel => ~NO_FANOUT~
SC_Wr => SCON~0.OUTPUTSELECT
SC_Wr => SCON~1.OUTPUTSELECT
SC_Wr => SCON~18.OUTPUTSELECT
SC_Wr => SCON[3].ENA
SC_Wr => SCON[4].ENA
SC_Wr => SCON[5].ENA
SC_Wr => SCON[6].ENA
SC_Wr => SCON[7].ENA
SB_Wr => TX_Start~0.OUTPUTSELECT
SB_Wr => TX_Data[0].ENA
SB_Wr => TX_Data[1].ENA
SB_Wr => TX_Data[2].ENA
SB_Wr => TX_Data[3].ENA
SB_Wr => TX_Data[4].ENA
SB_Wr => TX_Data[5].ENA
SB_Wr => TX_Data[6].ENA
SB_Wr => TX_Data[7].ENA
SMOD => BaudC1_g~0.OUTPUTSELECT
SMOD => process1~1.IN1
SMOD => process1~0.IN1
Data_In[0] => SCON~1.DATAB
Data_In[0] => TX_Data[0].DATAIN
Data_In[1] => SCON~18.DATAB
Data_In[1] => TX_Data[1].DATAIN
Data_In[2] => SCON~0.DATAB
Data_In[2] => TX_Data[2].DATAIN
Data_In[3] => TX_Data[3].DATAIN
Data_In[3] => SCON[3].DATAIN
Data_In[4] => TX_Data[4].DATAIN
Data_In[4] => SCON[4].DATAIN
Data_In[5] => TX_Data[5].DATAIN
Data_In[5] => SCON[5].DATAIN
Data_In[6] => TX_Data[6].DATAIN
Data_In[6] => SCON[6].DATAIN
Data_In[7] => TX_Data[7].DATAIN
Data_In[7] => SCON[7].DATAIN
Data_Out[0] <= Data_Out~7.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out~6.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out~5.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out~4.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out~3.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out~2.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out~1.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out~0.DB_MAX_OUTPUT_PORT_TYPE
RXD => Samples~1.DATAB
RXD_IsO <= TX_Shifting.DB_MAX_OUTPUT_PORT_TYPE
RXD_O <= RXD_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXD <= TXD_i.DB_MAX_OUTPUT_PORT_TYPE
RI <= SCON[0].DB_MAX_OUTPUT_PORT_TYPE
TI <= SCON[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|sevenseg_if:\use_7seg:SevSeg
clk_i => SevenSegMux[0].CLK
clk_i => SevenSegMux[1].CLK
clk_i => Counter[0].CLK
clk_i => Counter[1].CLK
clk_i => Counter[2].CLK
clk_i => Counter[3].CLK
clk_i => Counter[4].CLK
clk_i => Counter[5].CLK
clk_i => Counter[6].CLK
clk_i => Counter[7].CLK
clk_i => Counter[8].CLK
clk_i => Counter[9].CLK
clk_i => Counter[10].CLK
clk_i => Counter[11].CLK
clk_i => Counter[12].CLK
clk_i => Counter[13].CLK
clk_i => Counter[14].CLK
clk_i => Counter[15].CLK
clk_i => LedReg[3][0].CLK
clk_i => LedReg[3][1].CLK
clk_i => LedReg[3][2].CLK
clk_i => LedReg[3][3].CLK
clk_i => LedReg[3][4].CLK
clk_i => LedReg[3][5].CLK
clk_i => LedReg[3][6].CLK
clk_i => LedReg[3][7].CLK
clk_i => LedReg[2][0].CLK
clk_i => LedReg[2][1].CLK
clk_i => LedReg[2][2].CLK
clk_i => LedReg[2][3].CLK
clk_i => LedReg[2][4].CLK
clk_i => LedReg[2][5].CLK
clk_i => LedReg[2][6].CLK
clk_i => LedReg[2][7].CLK
clk_i => LedReg[1][0].CLK
clk_i => LedReg[1][1].CLK
clk_i => LedReg[1][2].CLK
clk_i => LedReg[1][3].CLK
clk_i => LedReg[1][4].CLK
clk_i => LedReg[1][5].CLK
clk_i => LedReg[1][6].CLK
clk_i => LedReg[1][7].CLK
clk_i => LedReg[0][0].CLK
clk_i => LedReg[0][1].CLK
clk_i => LedReg[0][2].CLK
clk_i => LedReg[0][3].CLK
clk_i => LedReg[0][4].CLK
clk_i => LedReg[0][5].CLK
clk_i => LedReg[0][6].CLK
clk_i => LedReg[0][7].CLK
clk_i => EnableReg[0].CLK
clk_i => EnableReg[1].CLK
clk_i => EnableReg[2].CLK
clk_i => EnableReg[3].CLK
clk_i => CtrlReg[0].CLK
clk_i => CtrlReg[1].CLK
clk_i => CtrlReg[4].CLK
clk_i => CtrlReg[5].CLK
clk_i => CtrlReg[6].CLK
clk_i => CtrlReg[7].CLK
reset_n_i => Counter[15].ACLR
reset_n_i => Counter[14].ACLR
reset_n_i => Counter[13].ACLR
reset_n_i => Counter[12].ACLR
reset_n_i => Counter[11].ACLR
reset_n_i => Counter[10].ACLR
reset_n_i => Counter[9].ACLR
reset_n_i => Counter[8].ACLR
reset_n_i => Counter[7].ACLR
reset_n_i => Counter[6].ACLR
reset_n_i => Counter[5].ACLR
reset_n_i => Counter[4].ACLR
reset_n_i => Counter[3].ACLR
reset_n_i => Counter[2].ACLR
reset_n_i => Counter[1].ACLR
reset_n_i => Counter[0].ACLR
reset_n_i => SevenSegMux[1].ACLR
reset_n_i => SevenSegMux[0].ACLR
reset_n_i => LedReg[3][0].ACLR
reset_n_i => LedReg[3][1].ACLR
reset_n_i => LedReg[3][2].ACLR
reset_n_i => LedReg[3][3].ACLR
reset_n_i => LedReg[3][4].ACLR
reset_n_i => LedReg[3][5].ACLR
reset_n_i => LedReg[3][6].ACLR
reset_n_i => LedReg[3][7].ACLR
reset_n_i => LedReg[2][0].ACLR
reset_n_i => LedReg[2][1].ACLR
reset_n_i => LedReg[2][2].ACLR
reset_n_i => LedReg[2][3].ACLR
reset_n_i => LedReg[2][4].ACLR
reset_n_i => LedReg[2][5].ACLR
reset_n_i => LedReg[2][6].ACLR
reset_n_i => LedReg[2][7].ACLR
reset_n_i => LedReg[1][0].ACLR
reset_n_i => LedReg[1][1].ACLR
reset_n_i => LedReg[1][2].ACLR
reset_n_i => LedReg[1][3].ACLR
reset_n_i => LedReg[1][4].ACLR
reset_n_i => LedReg[1][5].ACLR
reset_n_i => LedReg[1][6].ACLR
reset_n_i => LedReg[1][7].ACLR
reset_n_i => LedReg[0][0].ACLR
reset_n_i => LedReg[0][1].ACLR
reset_n_i => LedReg[0][2].ACLR
reset_n_i => LedReg[0][3].ACLR
reset_n_i => LedReg[0][4].ACLR
reset_n_i => LedReg[0][5].ACLR
reset_n_i => LedReg[0][6].ACLR
reset_n_i => LedReg[0][7].ACLR
reset_n_i => EnableReg[0].ACLR
reset_n_i => EnableReg[1].ACLR
reset_n_i => EnableReg[2].ACLR
reset_n_i => EnableReg[3].ACLR
reset_n_i => CtrlReg[0].ACLR
reset_n_i => CtrlReg[1].ACLR
reset_n_i => CtrlReg[4].ACLR
reset_n_i => CtrlReg[5].ACLR
reset_n_i => CtrlReg[6].ACLR
reset_n_i => CtrlReg[7].ACLR
sevseg_con_sel => SFR_Data_o~0.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~1.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~2.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~3.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~4.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~5.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~6.OUTPUTSELECT
sevseg_con_sel => SFR_Data_o~7.OUTPUTSELECT
sevseg_con_wr => CtrlReg[0].ENA
sevseg_con_wr => CtrlReg[1].ENA
sevseg_con_wr => CtrlReg[4].ENA
sevseg_con_wr => CtrlReg[5].ENA
sevseg_con_wr => CtrlReg[6].ENA
sevseg_con_wr => CtrlReg[7].ENA
sevseg_data_sel[0] => SFR_Data_o~32.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~33.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~34.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~35.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~36.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~37.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~38.OUTPUTSELECT
sevseg_data_sel[0] => SFR_Data_o~39.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~24.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~25.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~26.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~27.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~28.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~29.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~30.OUTPUTSELECT
sevseg_data_sel[1] => SFR_Data_o~31.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~16.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~17.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~18.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~19.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~20.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~21.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~22.OUTPUTSELECT
sevseg_data_sel[2] => SFR_Data_o~23.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~8.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~9.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~10.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~11.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~12.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~13.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~14.OUTPUTSELECT
sevseg_data_sel[3] => SFR_Data_o~15.OUTPUTSELECT
sevseg_data_wr[0] => LedReg[0][0].ENA
sevseg_data_wr[0] => LedReg[0][1].ENA
sevseg_data_wr[0] => LedReg[0][2].ENA
sevseg_data_wr[0] => LedReg[0][3].ENA
sevseg_data_wr[0] => LedReg[0][4].ENA
sevseg_data_wr[0] => LedReg[0][5].ENA
sevseg_data_wr[0] => LedReg[0][6].ENA
sevseg_data_wr[0] => LedReg[0][7].ENA
sevseg_data_wr[1] => LedReg[1][0].ENA
sevseg_data_wr[1] => LedReg[1][1].ENA
sevseg_data_wr[1] => LedReg[1][2].ENA
sevseg_data_wr[1] => LedReg[1][3].ENA
sevseg_data_wr[1] => LedReg[1][4].ENA
sevseg_data_wr[1] => LedReg[1][5].ENA
sevseg_data_wr[1] => LedReg[1][6].ENA
sevseg_data_wr[1] => LedReg[1][7].ENA
sevseg_data_wr[2] => LedReg[2][0].ENA
sevseg_data_wr[2] => LedReg[2][1].ENA
sevseg_data_wr[2] => LedReg[2][2].ENA
sevseg_data_wr[2] => LedReg[2][3].ENA
sevseg_data_wr[2] => LedReg[2][4].ENA
sevseg_data_wr[2] => LedReg[2][5].ENA
sevseg_data_wr[2] => LedReg[2][6].ENA
sevseg_data_wr[2] => LedReg[2][7].ENA
sevseg_data_wr[3] => LedReg[3][0].ENA
sevseg_data_wr[3] => LedReg[3][1].ENA
sevseg_data_wr[3] => LedReg[3][2].ENA
sevseg_data_wr[3] => LedReg[3][3].ENA
sevseg_data_wr[3] => LedReg[3][4].ENA
sevseg_data_wr[3] => LedReg[3][5].ENA
sevseg_data_wr[3] => LedReg[3][6].ENA
sevseg_data_wr[3] => LedReg[3][7].ENA
SevSeg_En_Sel => ~NO_FANOUT~
SevSeg_En_Wr => EnableReg[0].ENA
SevSeg_En_Wr => EnableReg[1].ENA
SevSeg_En_Wr => EnableReg[2].ENA
SevSeg_En_Wr => EnableReg[3].ENA
SFR_Data_i[0] => LedReg[3][0].DATAIN
SFR_Data_i[0] => LedReg[2][0].DATAIN
SFR_Data_i[0] => LedReg[1][0].DATAIN
SFR_Data_i[0] => LedReg[0][0].DATAIN
SFR_Data_i[0] => EnableReg[0].DATAIN
SFR_Data_i[0] => CtrlReg[0].DATAIN
SFR_Data_i[1] => LedReg[3][1].DATAIN
SFR_Data_i[1] => LedReg[2][1].DATAIN
SFR_Data_i[1] => LedReg[1][1].DATAIN
SFR_Data_i[1] => LedReg[0][1].DATAIN
SFR_Data_i[1] => EnableReg[1].DATAIN
SFR_Data_i[1] => CtrlReg[1].DATAIN
SFR_Data_i[2] => LedReg[3][2].DATAIN
SFR_Data_i[2] => LedReg[2][2].DATAIN
SFR_Data_i[2] => LedReg[1][2].DATAIN
SFR_Data_i[2] => LedReg[0][2].DATAIN
SFR_Data_i[2] => EnableReg[2].DATAIN
SFR_Data_i[3] => LedReg[3][3].DATAIN
SFR_Data_i[3] => LedReg[2][3].DATAIN
SFR_Data_i[3] => LedReg[1][3].DATAIN
SFR_Data_i[3] => LedReg[0][3].DATAIN
SFR_Data_i[3] => EnableReg[3].DATAIN
SFR_Data_i[4] => LedReg[3][4].DATAIN
SFR_Data_i[4] => LedReg[2][4].DATAIN
SFR_Data_i[4] => LedReg[1][4].DATAIN
SFR_Data_i[4] => LedReg[0][4].DATAIN
SFR_Data_i[4] => CtrlReg[4].DATAIN
SFR_Data_i[5] => LedReg[3][5].DATAIN
SFR_Data_i[5] => LedReg[2][5].DATAIN
SFR_Data_i[5] => LedReg[1][5].DATAIN
SFR_Data_i[5] => LedReg[0][5].DATAIN
SFR_Data_i[5] => CtrlReg[5].DATAIN
SFR_Data_i[6] => LedReg[3][6].DATAIN
SFR_Data_i[6] => LedReg[2][6].DATAIN
SFR_Data_i[6] => LedReg[1][6].DATAIN
SFR_Data_i[6] => LedReg[0][6].DATAIN
SFR_Data_i[6] => CtrlReg[6].DATAIN
SFR_Data_i[7] => LedReg[3][7].DATAIN
SFR_Data_i[7] => LedReg[2][7].DATAIN
SFR_Data_i[7] => LedReg[1][7].DATAIN
SFR_Data_i[7] => LedReg[0][7].DATAIN
SFR_Data_i[7] => CtrlReg[7].DATAIN
SFR_Data_o[0] <= SFR_Data_o~39.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[1] <= SFR_Data_o~38.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[2] <= SFR_Data_o~37.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[3] <= SFR_Data_o~36.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[4] <= SFR_Data_o~35.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[5] <= SFR_Data_o~34.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[6] <= SFR_Data_o~33.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[7] <= SFR_Data_o~32.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[0] <= SevenSeg_D_o~15.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[1] <= SevenSeg_D_o~14.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[2] <= SevenSeg_D_o~13.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[3] <= SevenSeg_D_o~12.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[4] <= SevenSeg_D_o~11.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[5] <= SevenSeg_D_o~10.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[6] <= SevenSeg_D_o~9.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_D_o[7] <= SevenSeg_D_o~8.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[0] <= SevenSegEn_o~4.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[1] <= SevenSegEn_o~3.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[2] <= SevenSegEn_o~2.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[3] <= SevenSegEn_o~1.DB_MAX_OUTPUT_PORT_TYPE
SevenSegEn_o[4] <= SevenSegEn_o~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd
clr_n_i => InputSync:IS1.clr_n
clr_n_i => ackReceived.ACLR
clr_n_i => RcvOv.ACLR
clr_n_i => txirq.ACLR
clr_n_i => DataReg[0].ACLR
clr_n_i => DataReg[1].ACLR
clr_n_i => DataReg[2].ACLR
clr_n_i => DataReg[3].ACLR
clr_n_i => DataReg[4].ACLR
clr_n_i => DataReg[5].ACLR
clr_n_i => DataReg[6].ACLR
clr_n_i => DataReg[7].ACLR
clr_n_i => DataReg[8].ACLR
clr_n_i => CmdReg[0].ACLR
clr_n_i => CmdReg[1].ACLR
clr_n_i => CmdReg[2].ACLR
clr_n_i => CmdReg[3].ACLR
clr_n_i => CmdReg[4].ACLR
clr_n_i => CmdReg[5].ACLR
clr_n_i => CmdReg[6].ACLR
clr_n_i => CmdReg[7].ACLR
clr_n_i => CmdReg[8].ACLR
clr_n_i => Ps2DataOut.PRESET
clr_n_i => Ps2ClockOut.PRESET
clr_n_i => Ps2ClkOld.PRESET
clr_n_i => delayCnt[0].ACLR
clr_n_i => delayCnt[1].ACLR
clr_n_i => delayCnt[2].ACLR
clr_n_i => delayCnt[3].ACLR
clr_n_i => delayCnt[4].ACLR
clr_n_i => delayCnt[5].ACLR
clr_n_i => delayCnt[6].ACLR
clr_n_i => delayCnt[7].ACLR
clr_n_i => delayCnt[8].ACLR
clr_n_i => delayCnt[9].ACLR
clr_n_i => delayCnt[10].ACLR
clr_n_i => q[0].ACLR
clr_n_i => q[1].ACLR
clr_n_i => q[2].ACLR
clr_n_i => q[3].ACLR
clr_n_i => sReg[0].ACLR
clr_n_i => sReg[1].ACLR
clr_n_i => sReg[2].ACLR
clr_n_i => sReg[3].ACLR
clr_n_i => sReg[4].ACLR
clr_n_i => sReg[5].ACLR
clr_n_i => sReg[6].ACLR
clr_n_i => sReg[7].ACLR
clr_n_i => sReg[8].ACLR
clr_n_i => Ps2Direction.ACLR
clr_n_i => state~11.IN1
clk_i => InputSync:IS1.clk
clk_i => ackReceived.CLK
clk_i => RcvOv.CLK
clk_i => txirq.CLK
clk_i => DataReg[0].CLK
clk_i => DataReg[1].CLK
clk_i => DataReg[2].CLK
clk_i => DataReg[3].CLK
clk_i => DataReg[4].CLK
clk_i => DataReg[5].CLK
clk_i => DataReg[6].CLK
clk_i => DataReg[7].CLK
clk_i => DataReg[8].CLK
clk_i => CmdReg[0].CLK
clk_i => CmdReg[1].CLK
clk_i => CmdReg[2].CLK
clk_i => CmdReg[3].CLK
clk_i => CmdReg[4].CLK
clk_i => CmdReg[5].CLK
clk_i => CmdReg[6].CLK
clk_i => CmdReg[7].CLK
clk_i => CmdReg[8].CLK
clk_i => Ps2DataOut.CLK
clk_i => Ps2ClockOut.CLK
clk_i => Ps2ClkOld.CLK
clk_i => delayCnt[0].CLK
clk_i => delayCnt[1].CLK
clk_i => delayCnt[2].CLK
clk_i => delayCnt[3].CLK
clk_i => delayCnt[4].CLK
clk_i => delayCnt[5].CLK
clk_i => delayCnt[6].CLK
clk_i => delayCnt[7].CLK
clk_i => delayCnt[8].CLK
clk_i => delayCnt[9].CLK
clk_i => delayCnt[10].CLK
clk_i => q[0].CLK
clk_i => q[1].CLK
clk_i => q[2].CLK
clk_i => q[3].CLK
clk_i => sReg[0].CLK
clk_i => sReg[1].CLK
clk_i => sReg[2].CLK
clk_i => sReg[3].CLK
clk_i => sReg[4].CLK
clk_i => sReg[5].CLK
clk_i => sReg[6].CLK
clk_i => sReg[7].CLK
clk_i => sReg[8].CLK
clk_i => Ps2Direction.CLK
clk_i => state~10.IN1
Ps2Clk_io <= comb~0
Ps2Dat_io <= comb~1
SFR_Data_i[0] => DataReg~3.DATAB
SFR_Data_i[0] => CmdReg[0].DATAIN
SFR_Data_i[1] => RcvOv~4.DATAB
SFR_Data_i[1] => CmdReg[1].DATAIN
SFR_Data_i[2] => CmdReg[2].DATAIN
SFR_Data_i[3] => CmdReg[3].DATAIN
SFR_Data_i[4] => ackReceived~3.DATAB
SFR_Data_i[4] => txirq~2.DATAB
SFR_Data_i[4] => CmdReg[4].DATAIN
SFR_Data_i[5] => CmdReg[5].DATAIN
SFR_Data_i[6] => CmdReg[6].DATAIN
SFR_Data_i[7] => state~0.OUTPUTSELECT
SFR_Data_i[7] => state~1.OUTPUTSELECT
SFR_Data_i[7] => state~2.OUTPUTSELECT
SFR_Data_i[7] => state~3.OUTPUTSELECT
SFR_Data_i[7] => state~4.OUTPUTSELECT
SFR_Data_i[7] => Ps2Direction~0.OUTPUTSELECT
SFR_Data_i[7] => CmdReg[7].DATAIN
SFR_Data_o[0] <= SFR_Data_o~7.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[1] <= SFR_Data_o~6.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[2] <= SFR_Data_o~5.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[3] <= SFR_Data_o~4.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[4] <= SFR_Data_o~3.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[5] <= SFR_Data_o~2.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[6] <= SFR_Data_o~1.DB_MAX_OUTPUT_PORT_TYPE
SFR_Data_o[7] <= SFR_Data_o~0.DB_MAX_OUTPUT_PORT_TYPE
data_sel_i => SFR_Data_o~0.OUTPUTSELECT
data_sel_i => SFR_Data_o~1.OUTPUTSELECT
data_sel_i => SFR_Data_o~2.OUTPUTSELECT
data_sel_i => SFR_Data_o~3.OUTPUTSELECT
data_sel_i => SFR_Data_o~4.OUTPUTSELECT
data_sel_i => SFR_Data_o~5.OUTPUTSELECT
data_sel_i => SFR_Data_o~6.OUTPUTSELECT
data_sel_i => SFR_Data_o~7.OUTPUTSELECT
data_wr_i => CmdReg~2.OUTPUTSELECT
data_wr_i => CmdReg[0].ENA
data_wr_i => CmdReg[1].ENA
data_wr_i => CmdReg[2].ENA
data_wr_i => CmdReg[3].ENA
data_wr_i => CmdReg[4].ENA
data_wr_i => CmdReg[5].ENA
data_wr_i => CmdReg[6].ENA
data_wr_i => CmdReg[7].ENA
ctrl_stat_sel_i => ~NO_FANOUT~
ctrl_stat_wr_i => state~5.OUTPUTSELECT
ctrl_stat_wr_i => state~6.OUTPUTSELECT
ctrl_stat_wr_i => state~7.OUTPUTSELECT
ctrl_stat_wr_i => state~8.OUTPUTSELECT
ctrl_stat_wr_i => state~9.OUTPUTSELECT
ctrl_stat_wr_i => Ps2Direction~1.OUTPUTSELECT
ctrl_stat_wr_i => DataReg~3.OUTPUTSELECT
ctrl_stat_wr_i => RcvOv~4.OUTPUTSELECT
ctrl_stat_wr_i => ackReceived~3.OUTPUTSELECT
ctrl_stat_wr_i => txirq~2.OUTPUTSELECT
Irq_o <= Irq_o~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].PRESET
clr_n => q1[1].PRESET
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet
CLK_i => Ethernet_RAM:Eth_RAM.clock
CLK_i => eth_top:eth1.wb_clk_i
CLK_i => ack_ds.CLK
CLK_i => m_wb_adr_rs[2].CLK
CLK_i => m_wb_adr_rs[3].CLK
CLK_i => m_wb_adr_rs[4].CLK
CLK_i => m_wb_adr_rs[5].CLK
CLK_i => m_wb_adr_rs[6].CLK
CLK_i => m_wb_adr_rs[7].CLK
CLK_i => m_wb_adr_rs[8].CLK
CLK_i => m_wb_adr_rs[9].CLK
CLK_i => m_wb_adr_rs[10].CLK
CLK_i => m_wb_adr_rs[11].CLK
CLK_i => m_wb_adr_rs[12].CLK
CLK_i => m_wb_adr_rs[13].CLK
CLK_i => m_wb_adr_rs[14].CLK
CLK_i => m_wb_adr_rs[15].CLK
CLK_i => CPUAdr_rs[0].CLK
CLK_i => CPUAdr_rs[1].CLK
CLK_i => mux_sel_r[0].CLK
CLK_i => mux_sel_r[1].CLK
Reset_n_i => eth_top:eth1.wb_rst_i
Reset_n_i => ack_ds.ACLR
Reset_n_i => m_wb_adr_rs[2].PRESET
Reset_n_i => m_wb_adr_rs[3].PRESET
Reset_n_i => m_wb_adr_rs[4].PRESET
Reset_n_i => m_wb_adr_rs[5].PRESET
Reset_n_i => m_wb_adr_rs[6].PRESET
Reset_n_i => m_wb_adr_rs[7].PRESET
Reset_n_i => m_wb_adr_rs[8].PRESET
Reset_n_i => m_wb_adr_rs[9].PRESET
Reset_n_i => m_wb_adr_rs[10].PRESET
Reset_n_i => m_wb_adr_rs[11].PRESET
Reset_n_i => m_wb_adr_rs[12].PRESET
Reset_n_i => mux_sel_r[1].ACLR
Reset_n_i => m_wb_adr_rs[13].PRESET
Reset_n_i => mux_sel_r[0].ACLR
Reset_n_i => m_wb_adr_rs[14].PRESET
Reset_n_i => CPUAdr_rs[1].ACLR
Reset_n_i => m_wb_adr_rs[15].PRESET
Reset_n_i => CPUAdr_rs[0].ACLR
mtx_clk_pad_i => eth_top:eth1.mtx_clk_pad_i
mtxd_pad_o[0] <= eth_top:eth1.mtxd_pad_o[0]
mtxd_pad_o[1] <= eth_top:eth1.mtxd_pad_o[1]
mtxd_pad_o[2] <= eth_top:eth1.mtxd_pad_o[2]
mtxd_pad_o[3] <= eth_top:eth1.mtxd_pad_o[3]
mtxen_pad_o <= eth_top:eth1.mtxen_pad_o
mtxerr_pad_o <= eth_top:eth1.mtxerr_pad_o
mrx_clk_pad_i => eth_top:eth1.mrx_clk_pad_i
mrxd_pad_i[0] => eth_top:eth1.mrxd_pad_i[0]
mrxd_pad_i[1] => eth_top:eth1.mrxd_pad_i[1]
mrxd_pad_i[2] => eth_top:eth1.mrxd_pad_i[2]
mrxd_pad_i[3] => eth_top:eth1.mrxd_pad_i[3]
mrxdv_pad_i => eth_top:eth1.mrxdv_pad_i
mrxerr_pad_i => eth_top:eth1.mrxerr_pad_i
mcoll_pad_i => eth_top:eth1.mcoll_pad_i
mcrs_pad_i => eth_top:eth1.mcrs_pad_i
mdc_pad_o <= eth_top:eth1.mdc_pad_o
md_pad_i => eth_top:eth1.md_pad_i
md_pad_o <= eth_top:eth1.md_pad_o
md_padoe_o <= eth_top:eth1.md_padoe_o
CPUAdr_i[0] => CPUAdr_rs[0].DATAIN
CPUAdr_i[0] => Equal0.IN1
CPUAdr_i[0] => Equal1.IN0
CPUAdr_i[0] => Equal2.IN1
CPUAdr_i[1] => CPUAdr_rs[1].DATAIN
CPUAdr_i[1] => Equal0.IN0
CPUAdr_i[1] => Equal1.IN1
CPUAdr_i[1] => Equal2.IN0
CPUAdr_i[2] => Ethernet_RAM:Eth_RAM.address_b[0]
CPUAdr_i[2] => eth_top:eth1.wb_adr_i[2]
CPUAdr_i[3] => Ethernet_RAM:Eth_RAM.address_b[1]
CPUAdr_i[3] => eth_top:eth1.wb_adr_i[3]
CPUAdr_i[4] => Ethernet_RAM:Eth_RAM.address_b[2]
CPUAdr_i[4] => eth_top:eth1.wb_adr_i[4]
CPUAdr_i[5] => Ethernet_RAM:Eth_RAM.address_b[3]
CPUAdr_i[5] => eth_top:eth1.wb_adr_i[5]
CPUAdr_i[6] => Ethernet_RAM:Eth_RAM.address_b[4]
CPUAdr_i[6] => eth_top:eth1.wb_adr_i[6]
CPUAdr_i[7] => Ethernet_RAM:Eth_RAM.address_b[5]
CPUAdr_i[7] => eth_top:eth1.wb_adr_i[7]
CPUAdr_i[8] => Ethernet_RAM:Eth_RAM.address_b[6]
CPUAdr_i[8] => eth_top:eth1.wb_adr_i[8]
CPUAdr_i[9] => Ethernet_RAM:Eth_RAM.address_b[7]
CPUAdr_i[9] => eth_top:eth1.wb_adr_i[9]
CPUAdr_i[10] => Ethernet_RAM:Eth_RAM.address_b[8]
CPUAdr_i[10] => eth_top:eth1.wb_adr_i[10]
CPUAdr_i[11] => Ethernet_RAM:Eth_RAM.address_b[9]
CPUAdr_i[11] => eth_top:eth1.wb_adr_i[11]
CPUAdr_i[12] => Ethernet_RAM:Eth_RAM.address_b[10]
CPUAdr_i[12] => Equal10.IN2
CPUAdr_i[13] => Equal9.IN2
CPUAdr_i[13] => Equal10.IN3
CPUAdr_i[14] => Equal9.IN1
CPUAdr_i[14] => Equal10.IN1
CPUAdr_i[15] => Equal9.IN0
CPUAdr_i[15] => Equal10.IN0
Enable_i => Eth_Ram_En~1.IN0
Enable_i => Eth_Regs_En~1.IN1
CPUDataIn_i[0] => eth_top:eth1.wb_dat_i[24]
CPUDataIn_i[0] => eth_top:eth1.wb_dat_i[16]
CPUDataIn_i[0] => eth_top:eth1.wb_dat_i[8]
CPUDataIn_i[0] => eth_top:eth1.wb_dat_i[0]
CPUDataIn_i[0] => Ethernet_RAM:Eth_RAM.data_b[24]
CPUDataIn_i[0] => Ethernet_RAM:Eth_RAM.data_b[16]
CPUDataIn_i[0] => Ethernet_RAM:Eth_RAM.data_b[8]
CPUDataIn_i[0] => Ethernet_RAM:Eth_RAM.data_b[0]
CPUDataIn_i[1] => eth_top:eth1.wb_dat_i[25]
CPUDataIn_i[1] => eth_top:eth1.wb_dat_i[17]
CPUDataIn_i[1] => eth_top:eth1.wb_dat_i[9]
CPUDataIn_i[1] => eth_top:eth1.wb_dat_i[1]
CPUDataIn_i[1] => Ethernet_RAM:Eth_RAM.data_b[25]
CPUDataIn_i[1] => Ethernet_RAM:Eth_RAM.data_b[17]
CPUDataIn_i[1] => Ethernet_RAM:Eth_RAM.data_b[9]
CPUDataIn_i[1] => Ethernet_RAM:Eth_RAM.data_b[1]
CPUDataIn_i[2] => eth_top:eth1.wb_dat_i[26]
CPUDataIn_i[2] => eth_top:eth1.wb_dat_i[18]
CPUDataIn_i[2] => eth_top:eth1.wb_dat_i[10]
CPUDataIn_i[2] => eth_top:eth1.wb_dat_i[2]
CPUDataIn_i[2] => Ethernet_RAM:Eth_RAM.data_b[26]
CPUDataIn_i[2] => Ethernet_RAM:Eth_RAM.data_b[18]
CPUDataIn_i[2] => Ethernet_RAM:Eth_RAM.data_b[10]
CPUDataIn_i[2] => Ethernet_RAM:Eth_RAM.data_b[2]
CPUDataIn_i[3] => eth_top:eth1.wb_dat_i[27]
CPUDataIn_i[3] => eth_top:eth1.wb_dat_i[19]
CPUDataIn_i[3] => eth_top:eth1.wb_dat_i[11]
CPUDataIn_i[3] => eth_top:eth1.wb_dat_i[3]
CPUDataIn_i[3] => Ethernet_RAM:Eth_RAM.data_b[27]
CPUDataIn_i[3] => Ethernet_RAM:Eth_RAM.data_b[19]
CPUDataIn_i[3] => Ethernet_RAM:Eth_RAM.data_b[11]
CPUDataIn_i[3] => Ethernet_RAM:Eth_RAM.data_b[3]
CPUDataIn_i[4] => eth_top:eth1.wb_dat_i[28]
CPUDataIn_i[4] => eth_top:eth1.wb_dat_i[20]
CPUDataIn_i[4] => eth_top:eth1.wb_dat_i[12]
CPUDataIn_i[4] => eth_top:eth1.wb_dat_i[4]
CPUDataIn_i[4] => Ethernet_RAM:Eth_RAM.data_b[28]
CPUDataIn_i[4] => Ethernet_RAM:Eth_RAM.data_b[20]
CPUDataIn_i[4] => Ethernet_RAM:Eth_RAM.data_b[12]
CPUDataIn_i[4] => Ethernet_RAM:Eth_RAM.data_b[4]
CPUDataIn_i[5] => eth_top:eth1.wb_dat_i[29]
CPUDataIn_i[5] => eth_top:eth1.wb_dat_i[21]
CPUDataIn_i[5] => eth_top:eth1.wb_dat_i[13]
CPUDataIn_i[5] => eth_top:eth1.wb_dat_i[5]
CPUDataIn_i[5] => Ethernet_RAM:Eth_RAM.data_b[29]
CPUDataIn_i[5] => Ethernet_RAM:Eth_RAM.data_b[21]
CPUDataIn_i[5] => Ethernet_RAM:Eth_RAM.data_b[13]
CPUDataIn_i[5] => Ethernet_RAM:Eth_RAM.data_b[5]
CPUDataIn_i[6] => eth_top:eth1.wb_dat_i[30]
CPUDataIn_i[6] => eth_top:eth1.wb_dat_i[22]
CPUDataIn_i[6] => eth_top:eth1.wb_dat_i[14]
CPUDataIn_i[6] => eth_top:eth1.wb_dat_i[6]
CPUDataIn_i[6] => Ethernet_RAM:Eth_RAM.data_b[30]
CPUDataIn_i[6] => Ethernet_RAM:Eth_RAM.data_b[22]
CPUDataIn_i[6] => Ethernet_RAM:Eth_RAM.data_b[14]
CPUDataIn_i[6] => Ethernet_RAM:Eth_RAM.data_b[6]
CPUDataIn_i[7] => eth_top:eth1.wb_dat_i[31]
CPUDataIn_i[7] => eth_top:eth1.wb_dat_i[23]
CPUDataIn_i[7] => eth_top:eth1.wb_dat_i[15]
CPUDataIn_i[7] => eth_top:eth1.wb_dat_i[7]
CPUDataIn_i[7] => Ethernet_RAM:Eth_RAM.data_b[31]
CPUDataIn_i[7] => Ethernet_RAM:Eth_RAM.data_b[23]
CPUDataIn_i[7] => Ethernet_RAM:Eth_RAM.data_b[15]
CPUDataIn_i[7] => Ethernet_RAM:Eth_RAM.data_b[7]
CPURd_i => Eth_Ram_En~0.IN1
CPURd_i => Eth_Regs_En~0.IN1
CPUWr_i => eth_top:eth1.wb_we_i
CPUWr_i => Eth_RAM_wr.IN0
CPUWr_i => Eth_Ram_En~0.IN0
CPUWr_i => Eth_Regs_En~0.IN0
Wait_o <= Wait_s~1.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[0] <= CPUDataOut_o~62.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[1] <= CPUDataOut_o~61.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[2] <= CPUDataOut_o~60.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[3] <= CPUDataOut_o~59.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[4] <= CPUDataOut_o~58.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[5] <= CPUDataOut_o~57.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[6] <= CPUDataOut_o~56.DB_MAX_OUTPUT_PORT_TYPE
CPUDataOut_o[7] <= CPUDataOut_o~55.DB_MAX_OUTPUT_PORT_TYPE
CPUIrq_o <= eth_top:eth1.int_o


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1
wb_clk_i => wb_clk_i~0.IN3
wb_rst_i => wb_rst_i~0.IN8
wb_dat_i[0] => wb_dat_i[0]~31.IN2
wb_dat_i[1] => wb_dat_i[1]~30.IN2
wb_dat_i[2] => wb_dat_i[2]~29.IN2
wb_dat_i[3] => wb_dat_i[3]~28.IN2
wb_dat_i[4] => wb_dat_i[4]~27.IN2
wb_dat_i[5] => wb_dat_i[5]~26.IN2
wb_dat_i[6] => wb_dat_i[6]~25.IN2
wb_dat_i[7] => wb_dat_i[7]~24.IN2
wb_dat_i[8] => wb_dat_i[8]~23.IN2
wb_dat_i[9] => wb_dat_i[9]~22.IN2
wb_dat_i[10] => wb_dat_i[10]~21.IN2
wb_dat_i[11] => wb_dat_i[11]~20.IN2
wb_dat_i[12] => wb_dat_i[12]~19.IN2
wb_dat_i[13] => wb_dat_i[13]~18.IN2
wb_dat_i[14] => wb_dat_i[14]~17.IN2
wb_dat_i[15] => wb_dat_i[15]~16.IN2
wb_dat_i[16] => wb_dat_i[16]~15.IN2
wb_dat_i[17] => wb_dat_i[17]~14.IN2
wb_dat_i[18] => wb_dat_i[18]~13.IN2
wb_dat_i[19] => wb_dat_i[19]~12.IN2
wb_dat_i[20] => wb_dat_i[20]~11.IN2
wb_dat_i[21] => wb_dat_i[21]~10.IN2
wb_dat_i[22] => wb_dat_i[22]~9.IN2
wb_dat_i[23] => wb_dat_i[23]~8.IN2
wb_dat_i[24] => wb_dat_i[24]~7.IN2
wb_dat_i[25] => wb_dat_i[25]~6.IN2
wb_dat_i[26] => wb_dat_i[26]~5.IN2
wb_dat_i[27] => wb_dat_i[27]~4.IN2
wb_dat_i[28] => wb_dat_i[28]~3.IN2
wb_dat_i[29] => wb_dat_i[29]~2.IN2
wb_dat_i[30] => wb_dat_i[30]~1.IN2
wb_dat_i[31] => wb_dat_i[31]~0.IN2
wb_dat_o[0] <= temp_wb_dat_o_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= temp_wb_dat_o_reg[1].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= temp_wb_dat_o_reg[2].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= temp_wb_dat_o_reg[3].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= temp_wb_dat_o_reg[4].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= temp_wb_dat_o_reg[5].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= temp_wb_dat_o_reg[6].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= temp_wb_dat_o_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= temp_wb_dat_o_reg[8].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= temp_wb_dat_o_reg[9].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= temp_wb_dat_o_reg[10].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= temp_wb_dat_o_reg[11].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= temp_wb_dat_o_reg[12].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= temp_wb_dat_o_reg[13].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= temp_wb_dat_o_reg[14].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= temp_wb_dat_o_reg[15].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= temp_wb_dat_o_reg[16].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= temp_wb_dat_o_reg[17].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= temp_wb_dat_o_reg[18].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= temp_wb_dat_o_reg[19].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= temp_wb_dat_o_reg[20].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= temp_wb_dat_o_reg[21].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= temp_wb_dat_o_reg[22].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= temp_wb_dat_o_reg[23].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= temp_wb_dat_o_reg[24].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= temp_wb_dat_o_reg[25].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= temp_wb_dat_o_reg[26].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= temp_wb_dat_o_reg[27].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= temp_wb_dat_o_reg[28].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= temp_wb_dat_o_reg[29].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= temp_wb_dat_o_reg[30].DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= temp_wb_dat_o_reg[31].DB_MAX_OUTPUT_PORT_TYPE
wb_adr_i[2] => wb_adr_i[2]~7.IN2
wb_adr_i[3] => wb_adr_i[3]~6.IN2
wb_adr_i[4] => wb_adr_i[4]~5.IN2
wb_adr_i[5] => wb_adr_i[5]~4.IN2
wb_adr_i[6] => wb_adr_i[6]~3.IN2
wb_adr_i[7] => wb_adr_i[7]~2.IN2
wb_adr_i[8] => wb_adr_i[8]~1.IN2
wb_adr_i[9] => wb_adr_i[9]~0.IN2
wb_adr_i[10] => BDCs~3.IN0
wb_adr_i[10] => BDCs~8.IN0
wb_adr_i[10] => BDCs~13.IN0
wb_adr_i[10] => BDCs~18.IN0
wb_adr_i[10] => RegCs~3.IN1
wb_adr_i[11] => CsMiss.IN1
wb_adr_i[11] => RegCs~2.IN1
wb_adr_i[11] => BDCs~2.IN0
wb_adr_i[11] => BDCs~7.IN0
wb_adr_i[11] => BDCs~12.IN0
wb_adr_i[11] => BDCs~17.IN0
wb_sel_i[0] => WideOr0.IN3
wb_sel_i[0] => RegCs~7.IN0
wb_sel_i[0] => BDCs~19.IN0
wb_sel_i[1] => WideOr0.IN2
wb_sel_i[1] => RegCs~6.IN0
wb_sel_i[1] => BDCs~14.IN0
wb_sel_i[2] => WideOr0.IN1
wb_sel_i[2] => RegCs~5.IN0
wb_sel_i[2] => BDCs~9.IN0
wb_sel_i[3] => WideOr0.IN0
wb_sel_i[3] => RegCs~4.IN0
wb_sel_i[3] => BDCs~4.IN0
wb_we_i => wb_we_i~0.IN2
wb_cyc_i => RegCs~0.IN0
wb_cyc_i => BDCs~0.IN0
wb_cyc_i => BDCs~5.IN0
wb_cyc_i => BDCs~10.IN0
wb_cyc_i => BDCs~15.IN0
wb_stb_i => RegCs~0.IN1
wb_stb_i => BDCs~0.IN1
wb_stb_i => BDCs~5.IN1
wb_stb_i => BDCs~10.IN1
wb_stb_i => BDCs~15.IN1
wb_ack_o <= temp_wb_ack_o_reg.DB_MAX_OUTPUT_PORT_TYPE
wb_err_o <= temp_wb_err_o_reg.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[0] <= <GND>
m_wb_adr_o[1] <= <GND>
m_wb_adr_o[2] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[3] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[4] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[5] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[6] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[7] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[8] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[9] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[10] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[11] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[12] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[13] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[14] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[15] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[16] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[17] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[18] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[19] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[20] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[21] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[22] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[23] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[24] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[25] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[26] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[27] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[28] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[29] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[30] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_adr_o[31] <= eth_wishbone:wishbone.m_wb_adr_o
m_wb_sel_o[0] <= eth_wishbone:wishbone.m_wb_sel_o
m_wb_sel_o[1] <= eth_wishbone:wishbone.m_wb_sel_o
m_wb_sel_o[2] <= eth_wishbone:wishbone.m_wb_sel_o
m_wb_sel_o[3] <= eth_wishbone:wishbone.m_wb_sel_o
m_wb_we_o <= eth_wishbone:wishbone.m_wb_we_o
m_wb_dat_o[0] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[1] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[2] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[3] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[4] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[5] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[6] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[7] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[8] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[9] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[10] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[11] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[12] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[13] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[14] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[15] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[16] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[17] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[18] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[19] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[20] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[21] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[22] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[23] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[24] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[25] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[26] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[27] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[28] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[29] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[30] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_o[31] <= eth_wishbone:wishbone.m_wb_dat_o
m_wb_dat_i[0] => m_wb_dat_i[0]~31.IN1
m_wb_dat_i[1] => m_wb_dat_i[1]~30.IN1
m_wb_dat_i[2] => m_wb_dat_i[2]~29.IN1
m_wb_dat_i[3] => m_wb_dat_i[3]~28.IN1
m_wb_dat_i[4] => m_wb_dat_i[4]~27.IN1
m_wb_dat_i[5] => m_wb_dat_i[5]~26.IN1
m_wb_dat_i[6] => m_wb_dat_i[6]~25.IN1
m_wb_dat_i[7] => m_wb_dat_i[7]~24.IN1
m_wb_dat_i[8] => m_wb_dat_i[8]~23.IN1
m_wb_dat_i[9] => m_wb_dat_i[9]~22.IN1
m_wb_dat_i[10] => m_wb_dat_i[10]~21.IN1
m_wb_dat_i[11] => m_wb_dat_i[11]~20.IN1
m_wb_dat_i[12] => m_wb_dat_i[12]~19.IN1
m_wb_dat_i[13] => m_wb_dat_i[13]~18.IN1
m_wb_dat_i[14] => m_wb_dat_i[14]~17.IN1
m_wb_dat_i[15] => m_wb_dat_i[15]~16.IN1
m_wb_dat_i[16] => m_wb_dat_i[16]~15.IN1
m_wb_dat_i[17] => m_wb_dat_i[17]~14.IN1
m_wb_dat_i[18] => m_wb_dat_i[18]~13.IN1
m_wb_dat_i[19] => m_wb_dat_i[19]~12.IN1
m_wb_dat_i[20] => m_wb_dat_i[20]~11.IN1
m_wb_dat_i[21] => m_wb_dat_i[21]~10.IN1
m_wb_dat_i[22] => m_wb_dat_i[22]~9.IN1
m_wb_dat_i[23] => m_wb_dat_i[23]~8.IN1
m_wb_dat_i[24] => m_wb_dat_i[24]~7.IN1
m_wb_dat_i[25] => m_wb_dat_i[25]~6.IN1
m_wb_dat_i[26] => m_wb_dat_i[26]~5.IN1
m_wb_dat_i[27] => m_wb_dat_i[27]~4.IN1
m_wb_dat_i[28] => m_wb_dat_i[28]~3.IN1
m_wb_dat_i[29] => m_wb_dat_i[29]~2.IN1
m_wb_dat_i[30] => m_wb_dat_i[30]~1.IN1
m_wb_dat_i[31] => m_wb_dat_i[31]~0.IN1
m_wb_cyc_o <= eth_wishbone:wishbone.m_wb_cyc_o
m_wb_stb_o <= eth_wishbone:wishbone.m_wb_stb_o
m_wb_ack_i => m_wb_ack_i~0.IN1
m_wb_err_i => m_wb_err_i~0.IN1
mtx_clk_pad_i => mtx_clk_pad_i~0.IN5
mtxd_pad_o[0] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[1] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[2] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[3] <= eth_txethmac:txethmac1.MTxD
mtxen_pad_o <= eth_txethmac:txethmac1.MTxEn
mtxerr_pad_o <= eth_txethmac:txethmac1.MTxErr
mrx_clk_pad_i => mrx_clk_pad_i~0.IN5
mrxd_pad_i[0] => MRxD_Lb~3.DATAA
mrxd_pad_i[1] => MRxD_Lb~2.DATAA
mrxd_pad_i[2] => MRxD_Lb~1.DATAA
mrxd_pad_i[3] => MRxD_Lb~0.DATAA
mrxdv_pad_i => MRxDV_Lb~0.IN1
mrxdv_pad_i => RxEnSync.ENA
mrxerr_pad_i => MRxErr_Lb~0.IN1
mcoll_pad_i => mcoll_pad_i~0.IN1
mcrs_pad_i => CarrierSense_Tx1.DATAIN
mdc_pad_o <= eth_miim:miim1.Mdc
md_pad_i => md_pad_i~0.IN1
md_pad_o <= eth_miim:miim1.Mdo
md_padoe_o <= eth_miim:miim1.MdoEn
int_o <= eth_registers:ethreg1.int_o


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1
Clk => Clk~0.IN3
Reset => Reset~0.IN3
Divider[0] => Divider[0]~7.IN1
Divider[1] => Divider[1]~6.IN1
Divider[2] => Divider[2]~5.IN1
Divider[3] => Divider[3]~4.IN1
Divider[4] => Divider[4]~3.IN1
Divider[5] => Divider[5]~2.IN1
Divider[6] => Divider[6]~1.IN1
Divider[7] => Divider[7]~0.IN1
NoPre => NoPre~0.IN1
CtrlData[0] => CtrlData[0]~15.IN1
CtrlData[1] => CtrlData[1]~14.IN1
CtrlData[2] => CtrlData[2]~13.IN1
CtrlData[3] => CtrlData[3]~12.IN1
CtrlData[4] => CtrlData[4]~11.IN1
CtrlData[5] => CtrlData[5]~10.IN1
CtrlData[6] => CtrlData[6]~9.IN1
CtrlData[7] => CtrlData[7]~8.IN1
CtrlData[8] => CtrlData[8]~7.IN1
CtrlData[9] => CtrlData[9]~6.IN1
CtrlData[10] => CtrlData[10]~5.IN1
CtrlData[11] => CtrlData[11]~4.IN1
CtrlData[12] => CtrlData[12]~3.IN1
CtrlData[13] => CtrlData[13]~2.IN1
CtrlData[14] => CtrlData[14]~1.IN1
CtrlData[15] => CtrlData[15]~0.IN1
Rgad[0] => Rgad[0]~4.IN1
Rgad[1] => Rgad[1]~3.IN1
Rgad[2] => Rgad[2]~2.IN1
Rgad[3] => Rgad[3]~1.IN1
Rgad[4] => Rgad[4]~0.IN1
Fiad[0] => Fiad[0]~4.IN1
Fiad[1] => Fiad[1]~3.IN1
Fiad[2] => Fiad[2]~2.IN1
Fiad[3] => Fiad[3]~1.IN1
Fiad[4] => Fiad[4]~0.IN1
WCtrlData => Busy~0.IN1
WCtrlData => WCtrlData_q1.DATAIN
RStat => Busy~1.IN0
RStat => RStat_q1.DATAIN
ScanStat => ScanStat_q1.DATAIN
Mdi => Mdi~0.IN1
Mdo <= eth_outputcontrol:outctrl.Mdo
MdoEn <= eth_outputcontrol:outctrl.MdoEn
Mdc <= eth_clockgen:clkgen.Mdc
Busy <= Busy~7.DB_MAX_OUTPUT_PORT_TYPE
Prsd[0] <= eth_shiftreg:shftrg.Prsd
Prsd[1] <= eth_shiftreg:shftrg.Prsd
Prsd[2] <= eth_shiftreg:shftrg.Prsd
Prsd[3] <= eth_shiftreg:shftrg.Prsd
Prsd[4] <= eth_shiftreg:shftrg.Prsd
Prsd[5] <= eth_shiftreg:shftrg.Prsd
Prsd[6] <= eth_shiftreg:shftrg.Prsd
Prsd[7] <= eth_shiftreg:shftrg.Prsd
Prsd[8] <= eth_shiftreg:shftrg.Prsd
Prsd[9] <= eth_shiftreg:shftrg.Prsd
Prsd[10] <= eth_shiftreg:shftrg.Prsd
Prsd[11] <= eth_shiftreg:shftrg.Prsd
Prsd[12] <= eth_shiftreg:shftrg.Prsd
Prsd[13] <= eth_shiftreg:shftrg.Prsd
Prsd[14] <= eth_shiftreg:shftrg.Prsd
Prsd[15] <= eth_shiftreg:shftrg.Prsd
LinkFail <= eth_shiftreg:shftrg.LinkFail
Nvalid <= Nvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCtrlDataStart <= WCtrlDataStart~reg0.DB_MAX_OUTPUT_PORT_TYPE
RStatStart <= RStatStart~reg0.DB_MAX_OUTPUT_PORT_TYPE
UpdateMIIRX_DATAReg <= UpdateMIIRX_DATAReg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen
Clk => Counter[6].CLK
Clk => Counter[5].CLK
Clk => Counter[4].CLK
Clk => Counter[3].CLK
Clk => Counter[2].CLK
Clk => Counter[1].CLK
Clk => Counter[0].CLK
Clk => Mdc~reg0.CLK
Clk => Counter[7].CLK
Reset => Counter[6].ACLR
Reset => Counter[5].ACLR
Reset => Counter[4].ACLR
Reset => Counter[3].ACLR
Reset => Counter[2].ACLR
Reset => Counter[1].ACLR
Reset => Counter[0].PRESET
Reset => Mdc~reg0.ACLR
Reset => Counter[7].ACLR
Divider[0] => LessThan0.IN16
Divider[1] => LessThan0.IN15
Divider[1] => TempDivider[1].DATAA
Divider[2] => LessThan0.IN14
Divider[2] => TempDivider[2].DATAA
Divider[3] => LessThan0.IN13
Divider[3] => TempDivider[3].DATAA
Divider[4] => LessThan0.IN12
Divider[4] => TempDivider[4].DATAA
Divider[5] => LessThan0.IN11
Divider[5] => TempDivider[5].DATAA
Divider[6] => LessThan0.IN10
Divider[6] => TempDivider[6].DATAA
Divider[7] => LessThan0.IN9
Divider[7] => TempDivider[7].DATAA
MdcEn <= MdcEn~0.DB_MAX_OUTPUT_PORT_TYPE
MdcEn_n <= MdcEn_n~0.DB_MAX_OUTPUT_PORT_TYPE
Mdc <= Mdc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg
Clk => ShiftReg[6].CLK
Clk => ShiftReg[5].CLK
Clk => ShiftReg[4].CLK
Clk => ShiftReg[3].CLK
Clk => ShiftReg[2].CLK
Clk => ShiftReg[1].CLK
Clk => ShiftReg[0].CLK
Clk => Prsd[15]~reg0.CLK
Clk => Prsd[14]~reg0.CLK
Clk => Prsd[13]~reg0.CLK
Clk => Prsd[12]~reg0.CLK
Clk => Prsd[11]~reg0.CLK
Clk => Prsd[10]~reg0.CLK
Clk => Prsd[9]~reg0.CLK
Clk => Prsd[8]~reg0.CLK
Clk => Prsd[7]~reg0.CLK
Clk => Prsd[6]~reg0.CLK
Clk => Prsd[5]~reg0.CLK
Clk => Prsd[4]~reg0.CLK
Clk => Prsd[3]~reg0.CLK
Clk => Prsd[2]~reg0.CLK
Clk => Prsd[1]~reg0.CLK
Clk => Prsd[0]~reg0.CLK
Clk => LinkFail~reg0.CLK
Clk => ShiftReg[7].CLK
Reset => ShiftReg[6].ACLR
Reset => ShiftReg[5].ACLR
Reset => ShiftReg[4].ACLR
Reset => ShiftReg[3].ACLR
Reset => ShiftReg[2].ACLR
Reset => ShiftReg[1].ACLR
Reset => ShiftReg[0].ACLR
Reset => Prsd[15]~reg0.ACLR
Reset => Prsd[14]~reg0.ACLR
Reset => Prsd[13]~reg0.ACLR
Reset => Prsd[12]~reg0.ACLR
Reset => Prsd[11]~reg0.ACLR
Reset => Prsd[10]~reg0.ACLR
Reset => Prsd[9]~reg0.ACLR
Reset => Prsd[8]~reg0.ACLR
Reset => Prsd[7]~reg0.ACLR
Reset => Prsd[6]~reg0.ACLR
Reset => Prsd[5]~reg0.ACLR
Reset => Prsd[4]~reg0.ACLR
Reset => Prsd[3]~reg0.ACLR
Reset => Prsd[2]~reg0.ACLR
Reset => Prsd[1]~reg0.ACLR
Reset => Prsd[0]~reg0.ACLR
Reset => LinkFail~reg0.ACLR
Reset => ShiftReg[7].ACLR
MdcEn_n => ShiftReg[6].ENA
MdcEn_n => ShiftReg[5].ENA
MdcEn_n => ShiftReg[4].ENA
MdcEn_n => ShiftReg[3].ENA
MdcEn_n => ShiftReg[2].ENA
MdcEn_n => ShiftReg[1].ENA
MdcEn_n => ShiftReg[0].ENA
MdcEn_n => ShiftReg[7].ENA
Mdi => ShiftReg~7.DATAA
Mdi => Prsd[8]~reg0.DATAIN
Mdi => Prsd[0]~reg0.DATAIN
Fiad[0] => Selector0.IN1
Fiad[1] => Selector7.IN1
Fiad[2] => Selector6.IN1
Fiad[3] => Selector5.IN0
Fiad[4] => Selector4.IN0
Rgad[0] => Selector5.IN1
Rgad[0] => Equal0.IN4
Rgad[1] => Selector4.IN1
Rgad[1] => Equal0.IN3
Rgad[2] => Selector3.IN0
Rgad[2] => Equal0.IN2
Rgad[3] => Selector2.IN1
Rgad[3] => Equal0.IN1
Rgad[4] => Selector1.IN1
Rgad[4] => Equal0.IN0
CtrlData[0] => Selector7.IN3
CtrlData[1] => Selector6.IN3
CtrlData[2] => Selector5.IN3
CtrlData[3] => Selector4.IN3
CtrlData[4] => Selector3.IN2
CtrlData[5] => Selector2.IN3
CtrlData[6] => Selector1.IN3
CtrlData[7] => Selector0.IN3
CtrlData[8] => Selector7.IN2
CtrlData[9] => Selector6.IN2
CtrlData[10] => Selector5.IN2
CtrlData[11] => Selector4.IN2
CtrlData[12] => Selector3.IN1
CtrlData[13] => Selector2.IN2
CtrlData[14] => Selector1.IN2
CtrlData[15] => Selector0.IN2
WriteOp => Selector3.IN3
WriteOp => Selector2.IN0
ByteSelect[0] => WideOr0.IN3
ByteSelect[0] => Selector0.IN7
ByteSelect[0] => Selector1.IN7
ByteSelect[0] => Selector2.IN7
ByteSelect[0] => Selector3.IN7
ByteSelect[0] => Selector4.IN7
ByteSelect[0] => Selector5.IN7
ByteSelect[0] => Selector6.IN7
ByteSelect[0] => Selector7.IN7
ByteSelect[1] => WideOr0.IN2
ByteSelect[1] => Selector0.IN6
ByteSelect[1] => Selector1.IN6
ByteSelect[1] => Selector2.IN6
ByteSelect[1] => Selector3.IN6
ByteSelect[1] => Selector4.IN6
ByteSelect[1] => Selector5.IN6
ByteSelect[1] => Selector6.IN6
ByteSelect[1] => Selector7.IN6
ByteSelect[2] => WideOr0.IN1
ByteSelect[2] => Selector0.IN5
ByteSelect[2] => Selector1.IN5
ByteSelect[2] => Selector2.IN5
ByteSelect[2] => Selector3.IN5
ByteSelect[2] => Selector4.IN5
ByteSelect[2] => Selector5.IN5
ByteSelect[2] => Selector6.IN5
ByteSelect[2] => Selector7.IN5
ByteSelect[3] => WideOr0.IN0
ByteSelect[3] => Selector0.IN4
ByteSelect[3] => Selector1.IN4
ByteSelect[3] => Selector2.IN4
ByteSelect[3] => Selector3.IN4
ByteSelect[3] => Selector4.IN4
ByteSelect[3] => Selector5.IN4
ByteSelect[3] => Selector6.IN4
ByteSelect[3] => Selector7.IN4
ShiftedBit <= ShiftReg[7].DB_MAX_OUTPUT_PORT_TYPE
Prsd[0] <= Prsd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[1] <= Prsd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[2] <= Prsd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[3] <= Prsd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[4] <= Prsd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[5] <= Prsd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[6] <= Prsd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[7] <= Prsd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[8] <= Prsd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[9] <= Prsd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[10] <= Prsd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[11] <= Prsd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[12] <= Prsd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[13] <= Prsd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[14] <= Prsd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[15] <= Prsd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkFail <= LinkFail~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl
Clk => MdoEn_d.CLK
Clk => MdoEn~reg0.CLK
Clk => Mdo_2d.CLK
Clk => Mdo_d.CLK
Clk => Mdo~reg0.CLK
Clk => MdoEn_2d.CLK
Reset => MdoEn_d.ACLR
Reset => MdoEn~reg0.ACLR
Reset => Mdo_2d.ACLR
Reset => Mdo_d.ACLR
Reset => Mdo~reg0.ACLR
Reset => MdoEn_2d.ACLR
InProgress => SerialEn~0.IN1
InProgress => SerialEn~3.IN1
InProgress => MdoEn_2d~0.IN0
ShiftedBit => Mdo_d~0.IN1
BitCounter[0] => LessThan0.IN14
BitCounter[0] => LessThan1.IN14
BitCounter[0] => LessThan2.IN14
BitCounter[0] => Equal0.IN31
BitCounter[1] => LessThan0.IN13
BitCounter[1] => LessThan1.IN13
BitCounter[1] => LessThan2.IN13
BitCounter[1] => Equal0.IN30
BitCounter[2] => LessThan0.IN12
BitCounter[2] => LessThan1.IN12
BitCounter[2] => LessThan2.IN12
BitCounter[2] => Equal0.IN29
BitCounter[3] => LessThan0.IN11
BitCounter[3] => LessThan1.IN11
BitCounter[3] => LessThan2.IN11
BitCounter[3] => Equal0.IN28
BitCounter[4] => LessThan0.IN10
BitCounter[4] => LessThan1.IN10
BitCounter[4] => LessThan2.IN10
BitCounter[4] => Equal0.IN27
BitCounter[5] => LessThan0.IN9
BitCounter[5] => LessThan1.IN9
BitCounter[5] => LessThan2.IN9
BitCounter[5] => Equal0.IN26
BitCounter[6] => LessThan0.IN8
BitCounter[6] => LessThan1.IN8
BitCounter[6] => LessThan2.IN8
BitCounter[6] => Equal0.IN25
WriteOp => SerialEn~0.IN0
WriteOp => SerialEn~3.IN0
NoPre => SerialEn~5.IN1
MdcEn_n => MdoEn_d.ENA
MdcEn_n => MdoEn~reg0.ENA
MdcEn_n => Mdo_2d.ENA
MdcEn_n => Mdo_d.ENA
MdcEn_n => Mdo~reg0.ENA
MdcEn_n => MdoEn_2d.ENA
Mdo <= Mdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
MdoEn <= MdoEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1
DataIn[0] => DataIn[0]~31.IN18
DataIn[1] => DataIn[1]~30.IN18
DataIn[2] => DataIn[2]~29.IN18
DataIn[3] => DataIn[3]~28.IN16
DataIn[4] => DataIn[4]~27.IN16
DataIn[5] => DataIn[5]~26.IN15
DataIn[6] => DataIn[6]~25.IN14
DataIn[7] => DataIn[7]~24.IN10
DataIn[8] => DataIn[8]~23.IN10
DataIn[9] => DataIn[9]~22.IN9
DataIn[10] => DataIn[10]~21.IN9
DataIn[11] => DataIn[11]~20.IN9
DataIn[12] => DataIn[12]~19.IN9
DataIn[13] => DataIn[13]~18.IN8
DataIn[14] => DataIn[14]~17.IN8
DataIn[15] => DataIn[15]~16.IN8
DataIn[16] => DataIn[16]~15.IN7
DataIn[17] => DataIn[17]~14.IN5
DataIn[18] => DataIn[18]~13.IN5
DataIn[19] => DataIn[19]~12.IN5
DataIn[20] => DataIn[20]~11.IN4
DataIn[21] => DataIn[21]~10.IN4
DataIn[22] => DataIn[22]~9.IN4
DataIn[23] => DataIn[23]~8.IN4
DataIn[24] => DataIn[24]~7.IN4
DataIn[25] => DataIn[25]~6.IN4
DataIn[26] => DataIn[26]~5.IN4
DataIn[27] => DataIn[27]~4.IN4
DataIn[28] => DataIn[28]~3.IN4
DataIn[29] => DataIn[29]~2.IN4
DataIn[30] => DataIn[30]~1.IN4
DataIn[31] => DataIn[31]~0.IN4
Address[0] => Decoder0.IN7
Address[0] => Equal0.IN7
Address[0] => Equal1.IN0
Address[0] => Equal2.IN7
Address[0] => Equal3.IN1
Address[0] => Equal4.IN7
Address[0] => Equal5.IN1
Address[0] => Equal6.IN7
Address[0] => Equal7.IN2
Address[0] => Equal8.IN1
Address[0] => Equal9.IN7
Address[0] => Equal10.IN2
Address[0] => Equal11.IN7
Address[0] => Equal12.IN2
Address[0] => Equal13.IN7
Address[0] => Equal14.IN1
Address[0] => Equal15.IN7
Address[0] => Equal16.IN2
Address[0] => Equal17.IN7
Address[0] => Equal18.IN7
Address[1] => Decoder0.IN6
Address[1] => Equal0.IN6
Address[1] => Equal1.IN7
Address[1] => Equal2.IN0
Address[1] => Equal3.IN0
Address[1] => Equal4.IN6
Address[1] => Equal5.IN7
Address[1] => Equal6.IN1
Address[1] => Equal7.IN1
Address[1] => Equal8.IN7
Address[1] => Equal9.IN1
Address[1] => Equal10.IN1
Address[1] => Equal11.IN6
Address[1] => Equal12.IN7
Address[1] => Equal13.IN6
Address[1] => Equal14.IN7
Address[1] => Equal15.IN1
Address[1] => Equal16.IN1
Address[1] => Equal17.IN6
Address[1] => Equal18.IN6
Address[2] => Decoder0.IN5
Address[2] => Equal0.IN5
Address[2] => Equal1.IN6
Address[2] => Equal2.IN6
Address[2] => Equal3.IN7
Address[2] => Equal4.IN0
Address[2] => Equal5.IN0
Address[2] => Equal6.IN0
Address[2] => Equal7.IN0
Address[2] => Equal8.IN6
Address[2] => Equal9.IN6
Address[2] => Equal10.IN7
Address[2] => Equal11.IN1
Address[2] => Equal12.IN1
Address[2] => Equal13.IN5
Address[2] => Equal14.IN6
Address[2] => Equal15.IN6
Address[2] => Equal16.IN7
Address[2] => Equal17.IN1
Address[2] => Equal18.IN5
Address[3] => Decoder0.IN4
Address[3] => Equal0.IN4
Address[3] => Equal1.IN5
Address[3] => Equal2.IN5
Address[3] => Equal3.IN6
Address[3] => Equal4.IN5
Address[3] => Equal5.IN6
Address[3] => Equal6.IN6
Address[3] => Equal7.IN7
Address[3] => Equal8.IN0
Address[3] => Equal9.IN0
Address[3] => Equal10.IN0
Address[3] => Equal11.IN0
Address[3] => Equal12.IN0
Address[3] => Equal13.IN4
Address[3] => Equal14.IN5
Address[3] => Equal15.IN5
Address[3] => Equal16.IN6
Address[3] => Equal17.IN5
Address[3] => Equal18.IN0
Address[4] => Decoder0.IN3
Address[4] => Equal0.IN3
Address[4] => Equal1.IN4
Address[4] => Equal2.IN4
Address[4] => Equal3.IN5
Address[4] => Equal4.IN4
Address[4] => Equal5.IN5
Address[4] => Equal6.IN5
Address[4] => Equal7.IN6
Address[4] => Equal8.IN5
Address[4] => Equal9.IN5
Address[4] => Equal10.IN6
Address[4] => Equal11.IN5
Address[4] => Equal12.IN6
Address[4] => Equal13.IN0
Address[4] => Equal14.IN0
Address[4] => Equal15.IN0
Address[4] => Equal16.IN0
Address[4] => Equal17.IN0
Address[4] => Equal18.IN4
Address[5] => Decoder0.IN2
Address[5] => Equal0.IN2
Address[5] => Equal1.IN3
Address[5] => Equal2.IN3
Address[5] => Equal3.IN4
Address[5] => Equal4.IN3
Address[5] => Equal5.IN4
Address[5] => Equal6.IN4
Address[5] => Equal7.IN5
Address[5] => Equal8.IN4
Address[5] => Equal9.IN4
Address[5] => Equal10.IN5
Address[5] => Equal11.IN4
Address[5] => Equal12.IN5
Address[5] => Equal13.IN3
Address[5] => Equal14.IN4
Address[5] => Equal15.IN4
Address[5] => Equal16.IN5
Address[5] => Equal17.IN4
Address[5] => Equal18.IN3
Address[6] => Decoder0.IN1
Address[6] => Equal0.IN1
Address[6] => Equal1.IN2
Address[6] => Equal2.IN2
Address[6] => Equal3.IN3
Address[6] => Equal4.IN2
Address[6] => Equal5.IN3
Address[6] => Equal6.IN3
Address[6] => Equal7.IN4
Address[6] => Equal8.IN3
Address[6] => Equal9.IN3
Address[6] => Equal10.IN4
Address[6] => Equal11.IN3
Address[6] => Equal12.IN4
Address[6] => Equal13.IN2
Address[6] => Equal14.IN3
Address[6] => Equal15.IN3
Address[6] => Equal16.IN4
Address[6] => Equal17.IN3
Address[6] => Equal18.IN2
Address[7] => Decoder0.IN0
Address[7] => Equal0.IN0
Address[7] => Equal1.IN1
Address[7] => Equal2.IN1
Address[7] => Equal3.IN2
Address[7] => Equal4.IN1
Address[7] => Equal5.IN2
Address[7] => Equal6.IN2
Address[7] => Equal7.IN3
Address[7] => Equal8.IN2
Address[7] => Equal9.IN2
Address[7] => Equal10.IN3
Address[7] => Equal11.IN2
Address[7] => Equal12.IN3
Address[7] => Equal13.IN1
Address[7] => Equal14.IN2
Address[7] => Equal15.IN2
Address[7] => Equal16.IN3
Address[7] => Equal17.IN2
Address[7] => Equal18.IN1
Rw => Write[0].IN0
Rw => Write[1].IN0
Rw => Write[2].IN0
Rw => Write[3].IN0
Rw => Read.IN0
Cs[0] => Write[0].IN1
Cs[0] => WideOr0.IN0
Cs[1] => Write[1].IN1
Cs[1] => WideOr0.IN3
Cs[2] => Write[2].IN1
Cs[2] => WideOr0.IN2
Cs[3] => Write[3].IN1
Cs[3] => WideOr0.IN1
Clk => Clk~0.IN42
Reset => Reset~0.IN42
DataOut[0] <= DataOut~31.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut~30.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut~29.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut~28.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut~27.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut~26.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut~25.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut~24.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut~23.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut~22.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut~21.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut~20.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut~19.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut~18.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut~17.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut~16.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut~0.DB_MAX_OUTPUT_PORT_TYPE
r_RecSmall <= eth_register:MODER_2.DataOut
r_Pad <= eth_register:MODER_1.DataOut
r_HugEn <= eth_register:MODER_1.DataOut
r_CrcEn <= eth_register:MODER_1.DataOut
r_DlyCrcEn <= eth_register:MODER_1.DataOut
r_FullD <= eth_register:MODER_1.DataOut
r_ExDfrEn <= eth_register:MODER_1.DataOut
r_NoBckof <= eth_register:MODER_1.DataOut
r_LoopBck <= eth_register:MODER_0.DataOut
r_IFG <= eth_register:MODER_0.DataOut
r_Pro <= eth_register:MODER_0.DataOut
r_Iam <= eth_register:MODER_0.DataOut
r_Bro <= eth_register:MODER_0.DataOut
r_NoPre <= eth_register:MODER_0.DataOut
r_TxEn <= r_TxEn~0.DB_MAX_OUTPUT_PORT_TYPE
r_RxEn <= r_RxEn~0.DB_MAX_OUTPUT_PORT_TYPE
TxB_IRQ => irq_txb~1.OUTPUTSELECT
TxE_IRQ => irq_txe~1.OUTPUTSELECT
RxB_IRQ => irq_rxb~1.OUTPUTSELECT
RxE_IRQ => irq_rxe~1.OUTPUTSELECT
Busy_IRQ => irq_busy~1.OUTPUTSELECT
r_IPGT[0] <= eth_register:IPGT_0.DataOut
r_IPGT[1] <= eth_register:IPGT_0.DataOut
r_IPGT[2] <= eth_register:IPGT_0.DataOut
r_IPGT[3] <= eth_register:IPGT_0.DataOut
r_IPGT[4] <= eth_register:IPGT_0.DataOut
r_IPGT[5] <= eth_register:IPGT_0.DataOut
r_IPGT[6] <= eth_register:IPGT_0.DataOut
r_IPGR1[0] <= eth_register:IPGR1_0.DataOut
r_IPGR1[1] <= eth_register:IPGR1_0.DataOut
r_IPGR1[2] <= eth_register:IPGR1_0.DataOut
r_IPGR1[3] <= eth_register:IPGR1_0.DataOut
r_IPGR1[4] <= eth_register:IPGR1_0.DataOut
r_IPGR1[5] <= eth_register:IPGR1_0.DataOut
r_IPGR1[6] <= eth_register:IPGR1_0.DataOut
r_IPGR2[0] <= eth_register:IPGR2_0.DataOut
r_IPGR2[1] <= eth_register:IPGR2_0.DataOut
r_IPGR2[2] <= eth_register:IPGR2_0.DataOut
r_IPGR2[3] <= eth_register:IPGR2_0.DataOut
r_IPGR2[4] <= eth_register:IPGR2_0.DataOut
r_IPGR2[5] <= eth_register:IPGR2_0.DataOut
r_IPGR2[6] <= eth_register:IPGR2_0.DataOut
r_MinFL[0] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[1] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[2] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[3] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[4] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[5] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[6] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[7] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[8] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[9] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[10] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[11] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[12] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[13] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[14] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[15] <= eth_register:PACKETLEN_3.DataOut
r_MaxFL[0] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[1] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[2] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[3] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[4] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[5] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[6] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[7] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[8] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[9] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[10] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[11] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[12] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[13] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[14] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[15] <= eth_register:PACKETLEN_1.DataOut
r_MaxRet[0] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[1] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[2] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[3] <= eth_register:COLLCONF_2.DataOut
r_CollValid[0] <= eth_register:COLLCONF_0.DataOut
r_CollValid[1] <= eth_register:COLLCONF_0.DataOut
r_CollValid[2] <= eth_register:COLLCONF_0.DataOut
r_CollValid[3] <= eth_register:COLLCONF_0.DataOut
r_CollValid[4] <= eth_register:COLLCONF_0.DataOut
r_CollValid[5] <= eth_register:COLLCONF_0.DataOut
r_TxFlow <= eth_register:CTRLMODER_0.DataOut
r_RxFlow <= eth_register:CTRLMODER_0.DataOut
r_PassAll <= eth_register:CTRLMODER_0.DataOut
r_MiiNoPre <= eth_register:MIIMODER_1.DataOut
r_ClkDiv[0] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[1] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[2] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[3] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[4] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[5] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[6] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[7] <= eth_register:MIIMODER_0.DataOut
r_WCtrlData <= eth_register:MIICOMMAND2.DataOut
r_RStat <= eth_register:MIICOMMAND1.DataOut
r_ScanStat <= eth_register:MIICOMMAND0.DataOut
r_RGAD[0] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[1] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[2] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[3] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[4] <= eth_register:MIIADDRESS_1.DataOut
r_FIAD[0] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[1] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[2] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[3] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[4] <= eth_register:MIIADDRESS_0.DataOut
r_CtrlData[0] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[1] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[2] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[3] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[4] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[5] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[6] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[7] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[8] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[9] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[10] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[11] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[12] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[13] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[14] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[15] <= eth_register:MIITX_DATA_1.DataOut
NValid_stat => Selector29.IN37
Busy_stat => Selector30.IN37
LinkFail => Selector31.IN37
r_MAC[0] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[1] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[2] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[3] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[4] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[5] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[6] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[7] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[8] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[9] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[10] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[11] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[12] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[13] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[14] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[15] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[16] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[17] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[18] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[19] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[20] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[21] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[22] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[23] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[24] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[25] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[26] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[27] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[28] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[29] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[30] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[31] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[32] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[33] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[34] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[35] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[36] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[37] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[38] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[39] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[40] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[41] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[42] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[43] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[44] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[45] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[46] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[47] <= eth_register:MAC_ADDR1_1.DataOut
WCtrlDataStart => WCtrlDataStart~0.IN1
RStatStart => RStatStart~0.IN1
UpdateMIIRX_DATAReg => MIIRX_DATA_Wr.IN1
Prsd[0] => Prsd[0]~15.IN1
Prsd[1] => Prsd[1]~14.IN1
Prsd[2] => Prsd[2]~13.IN1
Prsd[3] => Prsd[3]~12.IN1
Prsd[4] => Prsd[4]~11.IN1
Prsd[5] => Prsd[5]~10.IN1
Prsd[6] => Prsd[6]~9.IN1
Prsd[7] => Prsd[7]~8.IN1
Prsd[8] => Prsd[8]~7.IN1
Prsd[9] => Prsd[9]~6.IN1
Prsd[10] => Prsd[10]~5.IN1
Prsd[11] => Prsd[11]~4.IN1
Prsd[12] => Prsd[12]~3.IN1
Prsd[13] => Prsd[13]~2.IN1
Prsd[14] => Prsd[14]~1.IN1
Prsd[15] => Prsd[15]~0.IN1
r_TxBDNum[0] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[1] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[2] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[3] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[4] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[5] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[6] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[7] <= eth_register:TX_BD_NUM_0.DataOut
int_o <= int_o~12.DB_MAX_OUTPUT_PORT_TYPE
r_HASH0[0] <= eth_register:RXHASH0_0.DataOut
r_HASH0[1] <= eth_register:RXHASH0_0.DataOut
r_HASH0[2] <= eth_register:RXHASH0_0.DataOut
r_HASH0[3] <= eth_register:RXHASH0_0.DataOut
r_HASH0[4] <= eth_register:RXHASH0_0.DataOut
r_HASH0[5] <= eth_register:RXHASH0_0.DataOut
r_HASH0[6] <= eth_register:RXHASH0_0.DataOut
r_HASH0[7] <= eth_register:RXHASH0_0.DataOut
r_HASH0[8] <= eth_register:RXHASH0_1.DataOut
r_HASH0[9] <= eth_register:RXHASH0_1.DataOut
r_HASH0[10] <= eth_register:RXHASH0_1.DataOut
r_HASH0[11] <= eth_register:RXHASH0_1.DataOut
r_HASH0[12] <= eth_register:RXHASH0_1.DataOut
r_HASH0[13] <= eth_register:RXHASH0_1.DataOut
r_HASH0[14] <= eth_register:RXHASH0_1.DataOut
r_HASH0[15] <= eth_register:RXHASH0_1.DataOut
r_HASH0[16] <= eth_register:RXHASH0_2.DataOut
r_HASH0[17] <= eth_register:RXHASH0_2.DataOut
r_HASH0[18] <= eth_register:RXHASH0_2.DataOut
r_HASH0[19] <= eth_register:RXHASH0_2.DataOut
r_HASH0[20] <= eth_register:RXHASH0_2.DataOut
r_HASH0[21] <= eth_register:RXHASH0_2.DataOut
r_HASH0[22] <= eth_register:RXHASH0_2.DataOut
r_HASH0[23] <= eth_register:RXHASH0_2.DataOut
r_HASH0[24] <= eth_register:RXHASH0_3.DataOut
r_HASH0[25] <= eth_register:RXHASH0_3.DataOut
r_HASH0[26] <= eth_register:RXHASH0_3.DataOut
r_HASH0[27] <= eth_register:RXHASH0_3.DataOut
r_HASH0[28] <= eth_register:RXHASH0_3.DataOut
r_HASH0[29] <= eth_register:RXHASH0_3.DataOut
r_HASH0[30] <= eth_register:RXHASH0_3.DataOut
r_HASH0[31] <= eth_register:RXHASH0_3.DataOut
r_HASH1[0] <= eth_register:RXHASH1_0.DataOut
r_HASH1[1] <= eth_register:RXHASH1_0.DataOut
r_HASH1[2] <= eth_register:RXHASH1_0.DataOut
r_HASH1[3] <= eth_register:RXHASH1_0.DataOut
r_HASH1[4] <= eth_register:RXHASH1_0.DataOut
r_HASH1[5] <= eth_register:RXHASH1_0.DataOut
r_HASH1[6] <= eth_register:RXHASH1_0.DataOut
r_HASH1[7] <= eth_register:RXHASH1_0.DataOut
r_HASH1[8] <= eth_register:RXHASH1_1.DataOut
r_HASH1[9] <= eth_register:RXHASH1_1.DataOut
r_HASH1[10] <= eth_register:RXHASH1_1.DataOut
r_HASH1[11] <= eth_register:RXHASH1_1.DataOut
r_HASH1[12] <= eth_register:RXHASH1_1.DataOut
r_HASH1[13] <= eth_register:RXHASH1_1.DataOut
r_HASH1[14] <= eth_register:RXHASH1_1.DataOut
r_HASH1[15] <= eth_register:RXHASH1_1.DataOut
r_HASH1[16] <= eth_register:RXHASH1_2.DataOut
r_HASH1[17] <= eth_register:RXHASH1_2.DataOut
r_HASH1[18] <= eth_register:RXHASH1_2.DataOut
r_HASH1[19] <= eth_register:RXHASH1_2.DataOut
r_HASH1[20] <= eth_register:RXHASH1_2.DataOut
r_HASH1[21] <= eth_register:RXHASH1_2.DataOut
r_HASH1[22] <= eth_register:RXHASH1_2.DataOut
r_HASH1[23] <= eth_register:RXHASH1_2.DataOut
r_HASH1[24] <= eth_register:RXHASH1_3.DataOut
r_HASH1[25] <= eth_register:RXHASH1_3.DataOut
r_HASH1[26] <= eth_register:RXHASH1_3.DataOut
r_HASH1[27] <= eth_register:RXHASH1_3.DataOut
r_HASH1[28] <= eth_register:RXHASH1_3.DataOut
r_HASH1[29] <= eth_register:RXHASH1_3.DataOut
r_HASH1[30] <= eth_register:RXHASH1_3.DataOut
r_HASH1[31] <= eth_register:RXHASH1_3.DataOut
r_TxPauseTV[0] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[1] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[2] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[3] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[4] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[5] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[6] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[7] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[8] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[9] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[10] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[11] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[12] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[13] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[14] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[15] <= eth_register:TXCTRL_1.DataOut
r_TxPauseRq <= eth_register:TXCTRL_2.DataOut
RstTxPauseRq => RstTxPauseRq~0.IN1
TxCtrlEndFrm => always1~0.IN0
StartTxDone => always1~0.IN1
TxClk => ResetTxCIrq_sync2.CLK
TxClk => SetTxCIrq_txclk.CLK
RxClk => ResetRxCIrq_sync1.CLK
RxClk => ResetRxCIrq_sync2.CLK
RxClk => ResetRxCIrq_sync3.CLK
RxClk => SetRxCIrq_rxclk.CLK
SetPauseTimer => always8~0.IN1


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.PRESET
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.PRESET
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2
DataIn[0] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut~1.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0
DataIn[0] => DataOut~6.DATAB
DataIn[1] => DataOut~5.DATAB
DataIn[2] => DataOut~4.DATAB
DataIn[3] => DataOut~3.DATAB
DataIn[4] => DataOut~2.DATAB
DataIn[5] => DataOut~1.DATAB
DataIn[6] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut~7.OUTPUTSELECT
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGT_0
DataIn[0] => DataOut~6.DATAB
DataIn[1] => DataOut~5.DATAB
DataIn[2] => DataOut~4.DATAB
DataIn[3] => DataOut~3.DATAB
DataIn[4] => DataOut~2.DATAB
DataIn[5] => DataOut~1.DATAB
DataIn[6] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut~7.OUTPUTSELECT
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR1_0
DataIn[0] => DataOut~6.DATAB
DataIn[1] => DataOut~5.DATAB
DataIn[2] => DataOut~4.DATAB
DataIn[3] => DataOut~3.DATAB
DataIn[4] => DataOut~2.DATAB
DataIn[5] => DataOut~1.DATAB
DataIn[6] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut~7.OUTPUTSELECT
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR2_0
DataIn[0] => DataOut~6.DATAB
DataIn[1] => DataOut~5.DATAB
DataIn[2] => DataOut~4.DATAB
DataIn[3] => DataOut~3.DATAB
DataIn[4] => DataOut~2.DATAB
DataIn[5] => DataOut~1.DATAB
DataIn[6] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut~7.OUTPUTSELECT
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_2
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_3
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_0
DataIn[0] => DataOut~5.DATAB
DataIn[1] => DataOut~4.DATAB
DataIn[2] => DataOut~3.DATAB
DataIn[3] => DataOut~2.DATAB
DataIn[4] => DataOut~1.DATAB
DataIn[5] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[0]~reg0.PRESET
Reset => DataOut[5]~reg0.PRESET
SyncReset => DataOut~6.OUTPUTSELECT
SyncReset => DataOut~7.OUTPUTSELECT
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2
DataIn[0] => DataOut~3.DATAB
DataIn[1] => DataOut~2.DATAB
DataIn[2] => DataOut~1.DATAB
DataIn[3] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[0]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
SyncReset => DataOut~4.OUTPUTSELECT
SyncReset => DataOut~5.OUTPUTSELECT
SyncReset => DataOut~6.OUTPUTSELECT
SyncReset => DataOut~7.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:CTRLMODER_0
DataIn[0] => DataOut~2.DATAB
DataIn[1] => DataOut~1.DATAB
DataIn[2] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
SyncReset => DataOut~3.OUTPUTSELECT
SyncReset => DataOut~4.OUTPUTSELECT
SyncReset => DataOut~5.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[5]~reg0.PRESET
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_1
DataIn[0] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut~1.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND0
DataIn[0] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut~1.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1
DataIn[0] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut~1.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND2
DataIn[0] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut~1.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_0
DataIn[0] => DataOut~4.DATAB
DataIn[1] => DataOut~3.DATAB
DataIn[2] => DataOut~2.DATAB
DataIn[3] => DataOut~1.DATAB
DataIn[4] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
SyncReset => DataOut~5.OUTPUTSELECT
SyncReset => DataOut~6.OUTPUTSELECT
SyncReset => DataOut~7.OUTPUTSELECT
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_1
DataIn[0] => DataOut~4.DATAB
DataIn[1] => DataOut~3.DATAB
DataIn[2] => DataOut~2.DATAB
DataIn[3] => DataOut~1.DATAB
DataIn[4] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
SyncReset => DataOut~5.OUTPUTSELECT
SyncReset => DataOut~6.OUTPUTSELECT
SyncReset => DataOut~7.OUTPUTSELECT
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA
DataIn[0] => DataOut~15.DATAB
DataIn[1] => DataOut~14.DATAB
DataIn[2] => DataOut~13.DATAB
DataIn[3] => DataOut~12.DATAB
DataIn[4] => DataOut~11.DATAB
DataIn[5] => DataOut~10.DATAB
DataIn[6] => DataOut~9.DATAB
DataIn[7] => DataOut~8.DATAB
DataIn[8] => DataOut~7.DATAB
DataIn[9] => DataOut~6.DATAB
DataIn[10] => DataOut~5.DATAB
DataIn[11] => DataOut~4.DATAB
DataIn[12] => DataOut~3.DATAB
DataIn[13] => DataOut~2.DATAB
DataIn[14] => DataOut~1.DATAB
DataIn[15] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Write => DataOut~8.OUTPUTSELECT
Write => DataOut~9.OUTPUTSELECT
Write => DataOut~10.OUTPUTSELECT
Write => DataOut~11.OUTPUTSELECT
Write => DataOut~12.OUTPUTSELECT
Write => DataOut~13.OUTPUTSELECT
Write => DataOut~14.OUTPUTSELECT
Write => DataOut~15.OUTPUTSELECT
Clk => DataOut[14]~reg0.CLK
Clk => DataOut[13]~reg0.CLK
Clk => DataOut[12]~reg0.CLK
Clk => DataOut[11]~reg0.CLK
Clk => DataOut[10]~reg0.CLK
Clk => DataOut[9]~reg0.CLK
Clk => DataOut[8]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[15]~reg0.CLK
Reset => DataOut[14]~reg0.ACLR
Reset => DataOut[13]~reg0.ACLR
Reset => DataOut[12]~reg0.ACLR
Reset => DataOut[11]~reg0.ACLR
Reset => DataOut[10]~reg0.ACLR
Reset => DataOut[9]~reg0.ACLR
Reset => DataOut[8]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[15]~reg0.ACLR
SyncReset => DataOut~16.OUTPUTSELECT
SyncReset => DataOut~17.OUTPUTSELECT
SyncReset => DataOut~18.OUTPUTSELECT
SyncReset => DataOut~19.OUTPUTSELECT
SyncReset => DataOut~20.OUTPUTSELECT
SyncReset => DataOut~21.OUTPUTSELECT
SyncReset => DataOut~22.OUTPUTSELECT
SyncReset => DataOut~23.OUTPUTSELECT
SyncReset => DataOut~24.OUTPUTSELECT
SyncReset => DataOut~25.OUTPUTSELECT
SyncReset => DataOut~26.OUTPUTSELECT
SyncReset => DataOut~27.OUTPUTSELECT
SyncReset => DataOut~28.OUTPUTSELECT
SyncReset => DataOut~29.OUTPUTSELECT
SyncReset => DataOut~30.OUTPUTSELECT
SyncReset => DataOut~31.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_2
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_3
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_2
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_3
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_0
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_1
DataIn[0] => DataOut~7.DATAB
DataIn[1] => DataOut~6.DATAB
DataIn[2] => DataOut~5.DATAB
DataIn[3] => DataOut~4.DATAB
DataIn[4] => DataOut~3.DATAB
DataIn[5] => DataOut~2.DATAB
DataIn[6] => DataOut~1.DATAB
DataIn[7] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Write => DataOut~1.OUTPUTSELECT
Write => DataOut~2.OUTPUTSELECT
Write => DataOut~3.OUTPUTSELECT
Write => DataOut~4.OUTPUTSELECT
Write => DataOut~5.OUTPUTSELECT
Write => DataOut~6.OUTPUTSELECT
Write => DataOut~7.OUTPUTSELECT
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut~8.OUTPUTSELECT
SyncReset => DataOut~9.OUTPUTSELECT
SyncReset => DataOut~10.OUTPUTSELECT
SyncReset => DataOut~11.OUTPUTSELECT
SyncReset => DataOut~12.OUTPUTSELECT
SyncReset => DataOut~13.OUTPUTSELECT
SyncReset => DataOut~14.OUTPUTSELECT
SyncReset => DataOut~15.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_2
DataIn[0] => DataOut~0.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut~0.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut~1.OUTPUTSELECT


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1
MTxClk => MTxClk~0.IN2
MRxClk => MRxClk~0.IN1
TxReset => TxReset~0.IN2
RxReset => RxReset~0.IN1
TPauseRq => TPauseRq~0.IN1
TxDataIn[0] => TxDataOut~7.DATAA
TxDataIn[1] => TxDataOut~6.DATAA
TxDataIn[2] => TxDataOut~5.DATAA
TxDataIn[3] => TxDataOut~4.DATAA
TxDataIn[4] => TxDataOut~3.DATAA
TxDataIn[5] => TxDataOut~2.DATAA
TxDataIn[6] => TxDataOut~1.DATAA
TxDataIn[7] => TxDataOut~0.DATAA
TxStartFrmIn => TxStartFrmIn~0.IN1
TxUsedDataIn => TxUsedDataIn~0.IN1
TxEndFrmIn => TxEndFrmOut~0.DATAA
TxDoneIn => TxDoneIn~0.IN2
TxAbortIn => TxAbortIn~0.IN2
RxData[0] => RxData[0]~7.IN1
RxData[1] => RxData[1]~6.IN1
RxData[2] => RxData[2]~5.IN1
RxData[3] => RxData[3]~4.IN1
RxData[4] => RxData[4]~3.IN1
RxData[5] => RxData[5]~2.IN1
RxData[6] => RxData[6]~1.IN1
RxData[7] => RxData[7]~0.IN1
RxValid => RxValid~0.IN1
RxStartFrm => RxStartFrm~0.IN1
RxEndFrm => RxEndFrm~0.IN1
ReceiveEnd => ReceiveEnd~0.IN1
ReceivedPacketGood => ReceivedPacketGood~0.IN1
ReceivedLengthOK => ReceivedLengthOK~0.IN1
TxFlow => TxFlow~0.IN1
RxFlow => RxFlow~0.IN1
DlyCrcEn => DlyCrcEn~0.IN2
TxPauseTV[0] => TxPauseTV[0]~15.IN1
TxPauseTV[1] => TxPauseTV[1]~14.IN1
TxPauseTV[2] => TxPauseTV[2]~13.IN1
TxPauseTV[3] => TxPauseTV[3]~12.IN1
TxPauseTV[4] => TxPauseTV[4]~11.IN1
TxPauseTV[5] => TxPauseTV[5]~10.IN1
TxPauseTV[6] => TxPauseTV[6]~9.IN1
TxPauseTV[7] => TxPauseTV[7]~8.IN1
TxPauseTV[8] => TxPauseTV[8]~7.IN1
TxPauseTV[9] => TxPauseTV[9]~6.IN1
TxPauseTV[10] => TxPauseTV[10]~5.IN1
TxPauseTV[11] => TxPauseTV[11]~4.IN1
TxPauseTV[12] => TxPauseTV[12]~3.IN1
TxPauseTV[13] => TxPauseTV[13]~2.IN1
TxPauseTV[14] => TxPauseTV[14]~1.IN1
TxPauseTV[15] => TxPauseTV[15]~0.IN1
MAC[0] => MAC[0]~47.IN2
MAC[1] => MAC[1]~46.IN2
MAC[2] => MAC[2]~45.IN2
MAC[3] => MAC[3]~44.IN2
MAC[4] => MAC[4]~43.IN2
MAC[5] => MAC[5]~42.IN2
MAC[6] => MAC[6]~41.IN2
MAC[7] => MAC[7]~40.IN2
MAC[8] => MAC[8]~39.IN2
MAC[9] => MAC[9]~38.IN2
MAC[10] => MAC[10]~37.IN2
MAC[11] => MAC[11]~36.IN2
MAC[12] => MAC[12]~35.IN2
MAC[13] => MAC[13]~34.IN2
MAC[14] => MAC[14]~33.IN2
MAC[15] => MAC[15]~32.IN2
MAC[16] => MAC[16]~31.IN2
MAC[17] => MAC[17]~30.IN2
MAC[18] => MAC[18]~29.IN2
MAC[19] => MAC[19]~28.IN2
MAC[20] => MAC[20]~27.IN2
MAC[21] => MAC[21]~26.IN2
MAC[22] => MAC[22]~25.IN2
MAC[23] => MAC[23]~24.IN2
MAC[24] => MAC[24]~23.IN2
MAC[25] => MAC[25]~22.IN2
MAC[26] => MAC[26]~21.IN2
MAC[27] => MAC[27]~20.IN2
MAC[28] => MAC[28]~19.IN2
MAC[29] => MAC[29]~18.IN2
MAC[30] => MAC[30]~17.IN2
MAC[31] => MAC[31]~16.IN2
MAC[32] => MAC[32]~15.IN2
MAC[33] => MAC[33]~14.IN2
MAC[34] => MAC[34]~13.IN2
MAC[35] => MAC[35]~12.IN2
MAC[36] => MAC[36]~11.IN2
MAC[37] => MAC[37]~10.IN2
MAC[38] => MAC[38]~9.IN2
MAC[39] => MAC[39]~8.IN2
MAC[40] => MAC[40]~7.IN2
MAC[41] => MAC[41]~6.IN2
MAC[42] => MAC[42]~5.IN2
MAC[43] => MAC[43]~4.IN2
MAC[44] => MAC[44]~3.IN2
MAC[45] => MAC[45]~2.IN2
MAC[46] => MAC[46]~1.IN2
MAC[47] => MAC[47]~0.IN2
PadIn => PadOut~0.IN1
PadOut <= PadOut~0.DB_MAX_OUTPUT_PORT_TYPE
CrcEnIn => CrcEnOut~0.IN1
CrcEnOut <= CrcEnOut~0.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[0] <= TxDataOut~7.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[1] <= TxDataOut~6.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[2] <= TxDataOut~5.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[3] <= TxDataOut~4.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[4] <= TxDataOut~3.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[5] <= TxDataOut~2.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[6] <= TxDataOut~1.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[7] <= TxDataOut~0.DB_MAX_OUTPUT_PORT_TYPE
TxStartFrmOut <= TxStartFrmOut~2.DB_MAX_OUTPUT_PORT_TYPE
TxEndFrmOut <= TxEndFrmOut~0.DB_MAX_OUTPUT_PORT_TYPE
TxDoneOut <= TxDoneOut~3.DB_MAX_OUTPUT_PORT_TYPE
TxAbortOut <= TxAbortOut~2.DB_MAX_OUTPUT_PORT_TYPE
TxUsedDataOut <= TxUsedDataOut~1.DB_MAX_OUTPUT_PORT_TYPE
WillSendControlFrame <= eth_transmitcontrol:transmitcontrol1.WillSendControlFrame
TxCtrlEndFrm <= eth_transmitcontrol:transmitcontrol1.TxCtrlEndFrm
ReceivedPauseFrm <= eth_receivecontrol:receivecontrol1.ReceivedPauseFrm
ControlFrmAddressOK <= eth_receivecontrol:receivecontrol1.AddressOK
SetPauseTimer <= eth_receivecontrol:receivecontrol1.SetPauseTimer
r_PassAll => r_PassAll~0.IN1
RxStatusWriteLatched_sync2 => RxStatusWriteLatched_sync2~0.IN1


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1
MTxClk => PauseTimerEq0_sync2.CLK
MTxClk => Pause~reg0.CLK
MTxClk => PauseTimerEq0_sync1.CLK
MRxClk => TypeLengthOK.CLK
MRxClk => OpCodeOK.CLK
MRxClk => ReceivedPauseFrmWAddr.CLK
MRxClk => AssembledTimerValue[15].CLK
MRxClk => AssembledTimerValue[14].CLK
MRxClk => AssembledTimerValue[13].CLK
MRxClk => AssembledTimerValue[12].CLK
MRxClk => AssembledTimerValue[11].CLK
MRxClk => AssembledTimerValue[10].CLK
MRxClk => AssembledTimerValue[9].CLK
MRxClk => AssembledTimerValue[8].CLK
MRxClk => AssembledTimerValue[7].CLK
MRxClk => AssembledTimerValue[6].CLK
MRxClk => AssembledTimerValue[5].CLK
MRxClk => AssembledTimerValue[4].CLK
MRxClk => AssembledTimerValue[3].CLK
MRxClk => AssembledTimerValue[2].CLK
MRxClk => AssembledTimerValue[1].CLK
MRxClk => AssembledTimerValue[0].CLK
MRxClk => DetectionWindow.CLK
MRxClk => LatchedTimerValue[15].CLK
MRxClk => LatchedTimerValue[14].CLK
MRxClk => LatchedTimerValue[13].CLK
MRxClk => LatchedTimerValue[12].CLK
MRxClk => LatchedTimerValue[11].CLK
MRxClk => LatchedTimerValue[10].CLK
MRxClk => LatchedTimerValue[9].CLK
MRxClk => LatchedTimerValue[8].CLK
MRxClk => LatchedTimerValue[7].CLK
MRxClk => LatchedTimerValue[6].CLK
MRxClk => LatchedTimerValue[5].CLK
MRxClk => LatchedTimerValue[4].CLK
MRxClk => LatchedTimerValue[3].CLK
MRxClk => LatchedTimerValue[2].CLK
MRxClk => LatchedTimerValue[1].CLK
MRxClk => LatchedTimerValue[0].CLK
MRxClk => DlyCrcCnt[2].CLK
MRxClk => DlyCrcCnt[1].CLK
MRxClk => DlyCrcCnt[0].CLK
MRxClk => ByteCnt[4].CLK
MRxClk => ByteCnt[3].CLK
MRxClk => ByteCnt[2].CLK
MRxClk => ByteCnt[1].CLK
MRxClk => ByteCnt[0].CLK
MRxClk => PauseTimer[15].CLK
MRxClk => PauseTimer[14].CLK
MRxClk => PauseTimer[13].CLK
MRxClk => PauseTimer[12].CLK
MRxClk => PauseTimer[11].CLK
MRxClk => PauseTimer[10].CLK
MRxClk => PauseTimer[9].CLK
MRxClk => PauseTimer[8].CLK
MRxClk => PauseTimer[7].CLK
MRxClk => PauseTimer[6].CLK
MRxClk => PauseTimer[5].CLK
MRxClk => PauseTimer[4].CLK
MRxClk => PauseTimer[3].CLK
MRxClk => PauseTimer[2].CLK
MRxClk => PauseTimer[1].CLK
MRxClk => PauseTimer[0].CLK
MRxClk => Divider2.CLK
MRxClk => SlotTimer[5].CLK
MRxClk => SlotTimer[4].CLK
MRxClk => SlotTimer[3].CLK
MRxClk => SlotTimer[2].CLK
MRxClk => SlotTimer[1].CLK
MRxClk => SlotTimer[0].CLK
MRxClk => ReceivedPauseFrm~reg0.CLK
MRxClk => AddressOK~reg0.CLK
TxReset => PauseTimerEq0_sync2.PRESET
TxReset => Pause~reg0.ACLR
TxReset => PauseTimerEq0_sync1.PRESET
RxReset => TypeLengthOK.ACLR
RxReset => OpCodeOK.ACLR
RxReset => ReceivedPauseFrmWAddr.ACLR
RxReset => AssembledTimerValue[15].ACLR
RxReset => AssembledTimerValue[14].ACLR
RxReset => AssembledTimerValue[13].ACLR
RxReset => AssembledTimerValue[12].ACLR
RxReset => AssembledTimerValue[11].ACLR
RxReset => AssembledTimerValue[10].ACLR
RxReset => AssembledTimerValue[9].ACLR
RxReset => AssembledTimerValue[8].ACLR
RxReset => AssembledTimerValue[7].ACLR
RxReset => AssembledTimerValue[6].ACLR
RxReset => AssembledTimerValue[5].ACLR
RxReset => AssembledTimerValue[4].ACLR
RxReset => AssembledTimerValue[3].ACLR
RxReset => AssembledTimerValue[2].ACLR
RxReset => AssembledTimerValue[1].ACLR
RxReset => AssembledTimerValue[0].ACLR
RxReset => DetectionWindow.PRESET
RxReset => LatchedTimerValue[15].ACLR
RxReset => LatchedTimerValue[14].ACLR
RxReset => LatchedTimerValue[13].ACLR
RxReset => LatchedTimerValue[12].ACLR
RxReset => LatchedTimerValue[11].ACLR
RxReset => LatchedTimerValue[10].ACLR
RxReset => LatchedTimerValue[9].ACLR
RxReset => LatchedTimerValue[8].ACLR
RxReset => LatchedTimerValue[7].ACLR
RxReset => LatchedTimerValue[6].ACLR
RxReset => LatchedTimerValue[5].ACLR
RxReset => LatchedTimerValue[4].ACLR
RxReset => LatchedTimerValue[3].ACLR
RxReset => LatchedTimerValue[2].ACLR
RxReset => LatchedTimerValue[1].ACLR
RxReset => LatchedTimerValue[0].ACLR
RxReset => DlyCrcCnt[2].ACLR
RxReset => DlyCrcCnt[1].ACLR
RxReset => DlyCrcCnt[0].ACLR
RxReset => ByteCnt[4].ACLR
RxReset => ByteCnt[3].ACLR
RxReset => ByteCnt[2].ACLR
RxReset => ByteCnt[1].ACLR
RxReset => ByteCnt[0].ACLR
RxReset => PauseTimer[15].ACLR
RxReset => PauseTimer[14].ACLR
RxReset => PauseTimer[13].ACLR
RxReset => PauseTimer[12].ACLR
RxReset => PauseTimer[11].ACLR
RxReset => PauseTimer[10].ACLR
RxReset => PauseTimer[9].ACLR
RxReset => PauseTimer[8].ACLR
RxReset => PauseTimer[7].ACLR
RxReset => PauseTimer[6].ACLR
RxReset => PauseTimer[5].ACLR
RxReset => PauseTimer[4].ACLR
RxReset => PauseTimer[3].ACLR
RxReset => PauseTimer[2].ACLR
RxReset => PauseTimer[1].ACLR
RxReset => PauseTimer[0].ACLR
RxReset => Divider2.ACLR
RxReset => SlotTimer[5].ACLR
RxReset => SlotTimer~6.OUTPUTSELECT
RxReset => SlotTimer[4].ACLR
RxReset => SlotTimer[3].ACLR
RxReset => SlotTimer[2].ACLR
RxReset => SlotTimer[1].ACLR
RxReset => SlotTimer[0].ACLR
RxReset => ReceivedPauseFrm~reg0.ACLR
RxReset => SlotTimer~7.OUTPUTSELECT
RxReset => AddressOK~reg0.ACLR
RxReset => SlotTimer~8.OUTPUTSELECT
RxReset => SlotTimer~9.OUTPUTSELECT
RxReset => SlotTimer~10.OUTPUTSELECT
RxReset => SlotTimer~11.OUTPUTSELECT
RxData[0] => Equal0.IN7
RxData[0] => Equal2.IN7
RxData[0] => Equal4.IN7
RxData[0] => Equal5.IN7
RxData[0] => Equal7.IN7
RxData[0] => Equal9.IN7
RxData[0] => AssembledTimerValue~7.DATAB
RxData[0] => AssembledTimerValue~15.DATAB
RxData[0] => Equal1.IN6
RxData[0] => Equal3.IN4
RxData[0] => Equal6.IN7
RxData[0] => Equal8.IN7
RxData[0] => Equal10.IN5
RxData[0] => Equal11.IN6
RxData[1] => Equal0.IN6
RxData[1] => Equal2.IN6
RxData[1] => Equal4.IN6
RxData[1] => Equal5.IN6
RxData[1] => Equal7.IN6
RxData[1] => Equal9.IN6
RxData[1] => AssembledTimerValue~6.DATAB
RxData[1] => AssembledTimerValue~14.DATAB
RxData[1] => Equal1.IN5
RxData[1] => Equal3.IN7
RxData[1] => Equal6.IN6
RxData[1] => Equal8.IN6
RxData[1] => Equal10.IN4
RxData[1] => Equal11.IN5
RxData[2] => Equal0.IN5
RxData[2] => Equal2.IN5
RxData[2] => Equal4.IN5
RxData[2] => Equal5.IN5
RxData[2] => Equal7.IN5
RxData[2] => Equal9.IN5
RxData[2] => AssembledTimerValue~5.DATAB
RxData[2] => AssembledTimerValue~13.DATAB
RxData[2] => Equal1.IN4
RxData[2] => Equal3.IN3
RxData[2] => Equal6.IN5
RxData[2] => Equal8.IN5
RxData[2] => Equal10.IN3
RxData[2] => Equal11.IN4
RxData[3] => Equal0.IN4
RxData[3] => Equal2.IN4
RxData[3] => Equal4.IN4
RxData[3] => Equal5.IN4
RxData[3] => Equal7.IN4
RxData[3] => Equal9.IN4
RxData[3] => AssembledTimerValue~4.DATAB
RxData[3] => AssembledTimerValue~12.DATAB
RxData[3] => Equal1.IN3
RxData[3] => Equal3.IN2
RxData[3] => Equal6.IN4
RxData[3] => Equal8.IN4
RxData[3] => Equal10.IN7
RxData[3] => Equal11.IN7
RxData[4] => Equal0.IN3
RxData[4] => Equal2.IN3
RxData[4] => Equal4.IN3
RxData[4] => Equal5.IN3
RxData[4] => Equal7.IN3
RxData[4] => Equal9.IN3
RxData[4] => AssembledTimerValue~3.DATAB
RxData[4] => AssembledTimerValue~11.DATAB
RxData[4] => Equal1.IN2
RxData[4] => Equal3.IN1
RxData[4] => Equal6.IN3
RxData[4] => Equal8.IN3
RxData[4] => Equal10.IN2
RxData[4] => Equal11.IN3
RxData[5] => Equal0.IN2
RxData[5] => Equal2.IN2
RxData[5] => Equal4.IN2
RxData[5] => Equal5.IN2
RxData[5] => Equal7.IN2
RxData[5] => Equal9.IN2
RxData[5] => AssembledTimerValue~2.DATAB
RxData[5] => AssembledTimerValue~10.DATAB
RxData[5] => Equal1.IN1
RxData[5] => Equal3.IN0
RxData[5] => Equal6.IN2
RxData[5] => Equal8.IN2
RxData[5] => Equal10.IN1
RxData[5] => Equal11.IN2
RxData[6] => Equal0.IN1
RxData[6] => Equal2.IN1
RxData[6] => Equal4.IN1
RxData[6] => Equal5.IN1
RxData[6] => Equal7.IN1
RxData[6] => Equal9.IN1
RxData[6] => AssembledTimerValue~1.DATAB
RxData[6] => AssembledTimerValue~9.DATAB
RxData[6] => Equal1.IN0
RxData[6] => Equal3.IN6
RxData[6] => Equal6.IN1
RxData[6] => Equal8.IN1
RxData[6] => Equal10.IN0
RxData[6] => Equal11.IN1
RxData[7] => Equal0.IN0
RxData[7] => Equal2.IN0
RxData[7] => Equal4.IN0
RxData[7] => Equal5.IN0
RxData[7] => Equal7.IN0
RxData[7] => Equal9.IN0
RxData[7] => AssembledTimerValue~0.DATAB
RxData[7] => AssembledTimerValue~8.DATAB
RxData[7] => Equal1.IN7
RxData[7] => Equal3.IN5
RxData[7] => Equal6.IN0
RxData[7] => Equal8.IN0
RxData[7] => Equal10.IN6
RxData[7] => Equal11.IN0
RxValid => always7~0.IN0
RxValid => always7~1.IN0
RxValid => IncrementByteCnt~0.IN1
RxValid => ByteCntEq0.IN0
RxValid => ByteCntEq1.IN0
RxValid => ByteCntEq2.IN0
RxValid => ByteCntEq3.IN0
RxValid => ByteCntEq4.IN0
RxValid => ByteCntEq5.IN0
RxValid => ByteCntEq12.IN0
RxValid => ByteCntEq13.IN1
RxValid => ByteCntEq14.IN0
RxValid => ByteCntEq15.IN0
RxValid => ByteCntEq16.IN0
RxValid => ByteCntEq17.IN0
RxValid => ByteCntEq18~0.IN0
RxStartFrm => AssembledTimerValue~16.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~17.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~18.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~19.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~20.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~21.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~22.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~23.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~24.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~25.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~26.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~27.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~28.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~29.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~30.OUTPUTSELECT
RxStartFrm => AssembledTimerValue~31.OUTPUTSELECT
RxEndFrm => ByteCnt~5.OUTPUTSELECT
RxEndFrm => ByteCnt~6.OUTPUTSELECT
RxEndFrm => ByteCnt~7.OUTPUTSELECT
RxEndFrm => ByteCnt~8.OUTPUTSELECT
RxEndFrm => ByteCnt~9.OUTPUTSELECT
RxEndFrm => always7~0.IN1
RxEndFrm => always7~1.IN1
RxFlow => SetPauseTimer~3.IN0
RxFlow => Pause~0.IN1
RxFlow => always12~0.IN1
RxFlow => IncrementSlotTimer~0.IN1
ReceiveEnd => AddressOK~11.OUTPUTSELECT
ReceiveEnd => TypeLengthOK~3.OUTPUTSELECT
ReceiveEnd => ReceivedPauseFrmWAddr~1.OUTPUTSELECT
ReceiveEnd => DetectionWindow~0.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~0.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~1.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~2.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~3.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~4.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~5.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~6.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~7.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~8.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~9.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~10.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~11.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~12.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~13.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~14.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue~15.OUTPUTSELECT
ReceiveEnd => SetPauseTimer~0.IN1
MAC[0] => Equal9.IN15
MAC[1] => Equal9.IN14
MAC[2] => Equal9.IN13
MAC[3] => Equal9.IN12
MAC[4] => Equal9.IN11
MAC[5] => Equal9.IN10
MAC[6] => Equal9.IN9
MAC[7] => Equal9.IN8
MAC[8] => Equal7.IN15
MAC[9] => Equal7.IN14
MAC[10] => Equal7.IN13
MAC[11] => Equal7.IN12
MAC[12] => Equal7.IN11
MAC[13] => Equal7.IN10
MAC[14] => Equal7.IN9
MAC[15] => Equal7.IN8
MAC[16] => Equal5.IN15
MAC[17] => Equal5.IN14
MAC[18] => Equal5.IN13
MAC[19] => Equal5.IN12
MAC[20] => Equal5.IN11
MAC[21] => Equal5.IN10
MAC[22] => Equal5.IN9
MAC[23] => Equal5.IN8
MAC[24] => Equal4.IN15
MAC[25] => Equal4.IN14
MAC[26] => Equal4.IN13
MAC[27] => Equal4.IN12
MAC[28] => Equal4.IN11
MAC[29] => Equal4.IN10
MAC[30] => Equal4.IN9
MAC[31] => Equal4.IN8
MAC[32] => Equal2.IN15
MAC[33] => Equal2.IN14
MAC[34] => Equal2.IN13
MAC[35] => Equal2.IN12
MAC[36] => Equal2.IN11
MAC[37] => Equal2.IN10
MAC[38] => Equal2.IN9
MAC[39] => Equal2.IN8
MAC[40] => Equal0.IN15
MAC[41] => Equal0.IN14
MAC[42] => Equal0.IN13
MAC[43] => Equal0.IN12
MAC[44] => Equal0.IN11
MAC[45] => Equal0.IN10
MAC[46] => Equal0.IN9
MAC[47] => Equal0.IN8
DlyCrcEn => IncrementByteCnt~2.IN1
DlyCrcEn => IncrementByteCnt~3.IN0
TxDoneIn => always11~0.IN0
TxAbortIn => always11~0.IN1
TxStartFrmOut => always11~2.IN1
ReceivedLengthOK => SetPauseTimer~2.IN1
ReceivedPacketGood => SetPauseTimer~1.IN1
TxUsedDataOutDetected => always11~1.IN1
Pause <= Pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPauseFrm <= ReceivedPauseFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressOK <= AddressOK~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStatusWriteLatched_sync2 => always14~0.IN0
r_PassAll => always14~0.IN1
r_PassAll => always14~1.IN1
SetPauseTimer <= SetPauseTimer~3.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1
MTxClk => TxCtrlStartFrm~reg0.CLK
MTxClk => TxCtrlEndFrm~reg0.CLK
MTxClk => CtrlMux~reg0.CLK
MTxClk => SendingCtrlFrm~reg0.CLK
MTxClk => TxUsedDataIn_q.CLK
MTxClk => BlockTxDone~reg0.CLK
MTxClk => ControlEnd_q.CLK
MTxClk => TxCtrlStartFrm_q.CLK
MTxClk => DlyCrcCnt[3].CLK
MTxClk => DlyCrcCnt[2].CLK
MTxClk => DlyCrcCnt[1].CLK
MTxClk => DlyCrcCnt[0].CLK
MTxClk => ByteCnt[5].CLK
MTxClk => ByteCnt[4].CLK
MTxClk => ByteCnt[3].CLK
MTxClk => ByteCnt[2].CLK
MTxClk => ByteCnt[1].CLK
MTxClk => ByteCnt[0].CLK
MTxClk => ControlData[7]~reg0.CLK
MTxClk => ControlData[6]~reg0.CLK
MTxClk => ControlData[5]~reg0.CLK
MTxClk => ControlData[4]~reg0.CLK
MTxClk => ControlData[3]~reg0.CLK
MTxClk => ControlData[2]~reg0.CLK
MTxClk => ControlData[1]~reg0.CLK
MTxClk => ControlData[0]~reg0.CLK
MTxClk => WillSendControlFrame~reg0.CLK
TxReset => TxCtrlStartFrm~reg0.ACLR
TxReset => TxCtrlEndFrm~reg0.ACLR
TxReset => CtrlMux~reg0.ACLR
TxReset => SendingCtrlFrm~reg0.ACLR
TxReset => TxUsedDataIn_q.ACLR
TxReset => BlockTxDone~reg0.ACLR
TxReset => DlyCrcCnt[3].ACLR
TxReset => DlyCrcCnt[2].ACLR
TxReset => DlyCrcCnt[1].ACLR
TxReset => DlyCrcCnt[0].ACLR
TxReset => ByteCnt[5].ACLR
TxReset => ResetByteCnt.IN0
TxReset => ByteCnt[4].ACLR
TxReset => ByteCnt[3].ACLR
TxReset => ByteCnt[2].ACLR
TxReset => ByteCnt[1].ACLR
TxReset => ByteCnt[0].ACLR
TxReset => ControlData[7]~reg0.ACLR
TxReset => ControlData[6]~reg0.ACLR
TxReset => ControlData[5]~reg0.ACLR
TxReset => ControlData[4]~reg0.ACLR
TxReset => ControlData[3]~reg0.ACLR
TxReset => ControlData[2]~reg0.ACLR
TxReset => ControlData[1]~reg0.ACLR
TxReset => ControlData[0]~reg0.ACLR
TxReset => WillSendControlFrame~reg0.ACLR
TxUsedDataIn => IncrementDlyCrcCnt~0.IN1
TxUsedDataIn => IncrementByteCnt~2.IN1
TxUsedDataIn => IncrementByteCntBy2.IN0
TxUsedDataIn => TxUsedDataIn_q.DATAIN
TxUsedDataIn => IncrementByteCnt~1.IN0
TxUsedDataOut => always1~1.IN1
TxDoneIn => always1~2.IN0
TxDoneIn => CtrlMux~0.OUTPUTSELECT
TxDoneIn => SendingCtrlFrm~0.OUTPUTSELECT
TxAbortIn => always1~2.IN1
TxStartFrmIn => always1~3.IN1
TxStartFrmIn => BlockTxDone~0.OUTPUTSELECT
TPauseRq => always0~1.IN0
TxUsedDataOutDetected => always1~4.IN1
TxFlow => always0~1.IN1
DlyCrcEn => always10~0.IN0
DlyCrcEn => EnableCnt.IN0
TxPauseTV[0] => Selector7.IN14
TxPauseTV[1] => Selector6.IN13
TxPauseTV[2] => Selector5.IN11
TxPauseTV[3] => Selector4.IN13
TxPauseTV[4] => Selector3.IN11
TxPauseTV[5] => Selector2.IN11
TxPauseTV[6] => Selector1.IN13
TxPauseTV[7] => Selector0.IN13
TxPauseTV[8] => Selector7.IN13
TxPauseTV[9] => Selector6.IN12
TxPauseTV[10] => Selector5.IN10
TxPauseTV[11] => Selector4.IN12
TxPauseTV[12] => Selector3.IN10
TxPauseTV[13] => Selector2.IN10
TxPauseTV[14] => Selector1.IN12
TxPauseTV[15] => Selector0.IN12
MAC[0] => Selector7.IN20
MAC[1] => Selector6.IN19
MAC[2] => Selector5.IN17
MAC[3] => Selector4.IN19
MAC[4] => Selector3.IN17
MAC[5] => Selector2.IN17
MAC[6] => Selector1.IN19
MAC[7] => Selector0.IN19
MAC[8] => Selector7.IN19
MAC[9] => Selector6.IN18
MAC[10] => Selector5.IN16
MAC[11] => Selector4.IN18
MAC[12] => Selector3.IN16
MAC[13] => Selector2.IN16
MAC[14] => Selector1.IN18
MAC[15] => Selector0.IN18
MAC[16] => Selector7.IN18
MAC[17] => Selector6.IN17
MAC[18] => Selector5.IN15
MAC[19] => Selector4.IN17
MAC[20] => Selector3.IN15
MAC[21] => Selector2.IN15
MAC[22] => Selector1.IN17
MAC[23] => Selector0.IN17
MAC[24] => Selector7.IN17
MAC[25] => Selector6.IN16
MAC[26] => Selector5.IN14
MAC[27] => Selector4.IN16
MAC[28] => Selector3.IN14
MAC[29] => Selector2.IN14
MAC[30] => Selector1.IN16
MAC[31] => Selector0.IN16
MAC[32] => Selector7.IN16
MAC[33] => Selector6.IN15
MAC[34] => Selector5.IN13
MAC[35] => Selector4.IN15
MAC[36] => Selector3.IN13
MAC[37] => Selector2.IN13
MAC[38] => Selector1.IN15
MAC[39] => Selector0.IN15
MAC[40] => Selector7.IN15
MAC[41] => Selector6.IN14
MAC[42] => Selector5.IN12
MAC[43] => Selector4.IN14
MAC[44] => Selector3.IN12
MAC[45] => Selector2.IN12
MAC[46] => Selector1.IN14
MAC[47] => Selector0.IN14
TxCtrlStartFrm <= TxCtrlStartFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxCtrlEndFrm <= TxCtrlEndFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
SendingCtrlFrm <= SendingCtrlFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
CtrlMux <= CtrlMux~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[0] <= ControlData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[1] <= ControlData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[2] <= ControlData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[3] <= ControlData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[4] <= ControlData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[5] <= ControlData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[6] <= ControlData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[7] <= ControlData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WillSendControlFrame <= WillSendControlFrame~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlockTxDone <= BlockTxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1
MTxClk => MTxClk~0.IN4
Reset => Reset~0.IN4
TxStartFrm => TxStartFrm~0.IN2
TxEndFrm => TxEndFrm~0.IN1
TxUnderRun => TxUnderRun~0.IN1
TxData[0] => MTxD_d[0].DATAB
TxData[0] => Data_Crc~7.DATAB
TxData[1] => MTxD_d[1].DATAB
TxData[1] => Data_Crc~5.DATAB
TxData[2] => MTxD_d[2].DATAB
TxData[2] => Data_Crc~3.DATAB
TxData[3] => MTxD_d[3].DATAB
TxData[3] => Data_Crc~1.DATAB
TxData[4] => MTxD_d~11.DATAB
TxData[4] => Data_Crc~6.DATAB
TxData[5] => MTxD_d~10.DATAB
TxData[5] => Data_Crc~4.DATAB
TxData[6] => MTxD_d~9.DATAB
TxData[6] => Data_Crc~2.DATAB
TxData[7] => MTxD_d~8.DATAB
TxData[7] => Data_Crc~0.DATAB
CarrierSense => CarrierSense~0.IN1
Collision => Collision~0.IN1
Pad => Pad~0.IN1
CrcEn => CrcEn~0.IN1
FullD => FullD~0.IN1
HugEn => HugEn~0.IN1
DlyCrcEn => DlyCrcEn~0.IN1
MinFL[0] => MinFL[0]~15.IN1
MinFL[1] => MinFL[1]~14.IN1
MinFL[2] => MinFL[2]~13.IN1
MinFL[3] => MinFL[3]~12.IN1
MinFL[4] => MinFL[4]~11.IN1
MinFL[5] => MinFL[5]~10.IN1
MinFL[6] => MinFL[6]~9.IN1
MinFL[7] => MinFL[7]~8.IN1
MinFL[8] => MinFL[8]~7.IN1
MinFL[9] => MinFL[9]~6.IN1
MinFL[10] => MinFL[10]~5.IN1
MinFL[11] => MinFL[11]~4.IN1
MinFL[12] => MinFL[12]~3.IN1
MinFL[13] => MinFL[13]~2.IN1
MinFL[14] => MinFL[14]~1.IN1
MinFL[15] => MinFL[15]~0.IN1
MaxFL[0] => MaxFL[0]~15.IN1
MaxFL[1] => MaxFL[1]~14.IN1
MaxFL[2] => MaxFL[2]~13.IN1
MaxFL[3] => MaxFL[3]~12.IN1
MaxFL[4] => MaxFL[4]~11.IN1
MaxFL[5] => MaxFL[5]~10.IN1
MaxFL[6] => MaxFL[6]~9.IN1
MaxFL[7] => MaxFL[7]~8.IN1
MaxFL[8] => MaxFL[8]~7.IN1
MaxFL[9] => MaxFL[9]~6.IN1
MaxFL[10] => MaxFL[10]~5.IN1
MaxFL[11] => MaxFL[11]~4.IN1
MaxFL[12] => MaxFL[12]~3.IN1
MaxFL[13] => MaxFL[13]~2.IN1
MaxFL[14] => MaxFL[14]~1.IN1
MaxFL[15] => MaxFL[15]~0.IN1
IPGT[0] => IPGT[0]~6.IN1
IPGT[1] => IPGT[1]~5.IN1
IPGT[2] => IPGT[2]~4.IN1
IPGT[3] => IPGT[3]~3.IN1
IPGT[4] => IPGT[4]~2.IN1
IPGT[5] => IPGT[5]~1.IN1
IPGT[6] => IPGT[6]~0.IN1
IPGR1[0] => IPGR1[0]~6.IN1
IPGR1[1] => IPGR1[1]~5.IN1
IPGR1[2] => IPGR1[2]~4.IN1
IPGR1[3] => IPGR1[3]~3.IN1
IPGR1[4] => IPGR1[4]~2.IN1
IPGR1[5] => IPGR1[5]~1.IN1
IPGR1[6] => IPGR1[6]~0.IN1
IPGR2[0] => IPGR2[0]~6.IN1
IPGR2[1] => IPGR2[1]~5.IN1
IPGR2[2] => IPGR2[2]~4.IN1
IPGR2[3] => IPGR2[3]~3.IN1
IPGR2[4] => IPGR2[4]~2.IN1
IPGR2[5] => IPGR2[5]~1.IN1
IPGR2[6] => IPGR2[6]~0.IN1
CollValid[0] => Equal0.IN5
CollValid[1] => Equal0.IN4
CollValid[2] => Equal0.IN3
CollValid[3] => Equal0.IN2
CollValid[4] => Equal0.IN1
CollValid[5] => Equal0.IN0
MaxRet[0] => Equal1.IN3
MaxRet[1] => Equal1.IN2
MaxRet[2] => Equal1.IN1
MaxRet[3] => Equal1.IN0
NoBckof => NoBckof~0.IN1
ExDfrEn => ExDfrEn~0.IN1
MTxD[0] <= MTxD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[1] <= MTxD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[2] <= MTxD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[3] <= MTxD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxEn <= MTxEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxErr <= MTxErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDone <= TxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxRetry <= TxRetry~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAbort <= TxAbort~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxUsedData <= TxUsedData~reg0.DB_MAX_OUTPUT_PORT_TYPE
WillTransmit <= WillTransmit~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResetCollision <= MTxEn~2.DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[0] <= RetryCnt[0]~3.DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[1] <= RetryCnt[1]~2.DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[2] <= RetryCnt[2]~1.DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[3] <= RetryCnt[3]~0.DB_MAX_OUTPUT_PORT_TYPE
StartTxDone <= StartTxDone~8.DB_MAX_OUTPUT_PORT_TYPE
StartTxAbort <= StartTxAbort~2.DB_MAX_OUTPUT_PORT_TYPE
MaxCollisionOccured <= MaxCollisionOccured~1.DB_MAX_OUTPUT_PORT_TYPE
LateCollision <= LateCollision~1.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication <= eth_txstatem:txstatem1.DeferIndication
StatePreamble <= StatePreamble~0.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0]~1.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1
StatePreamble => IncrementNibCnt~0.IN0
StatePreamble => ResetNibCnt~2.IN0
StateIPG => IncrementNibCnt~0.IN1
StateData[0] => WideOr0.IN1
StateData[1] => WideOr0.IN0
StateData[1] => IncrementByteCnt~0.IN0
StateData[1] => always2~0.IN0
StateData[1] => always2~3.IN0
StatePAD => IncrementNibCnt~2.IN1
StatePAD => IncrementByteCnt~3.IN0
StateFCS => IncrementNibCnt~3.IN1
StateFCS => IncrementByteCnt~3.IN1
StateJam => IncrementNibCnt~4.IN1
StateJam => ResetNibCnt~4.IN0
StateBackOff => IncrementNibCnt~5.IN1
StateBackOff => IncrementByteCnt~1.IN0
StateDefer => IncrementNibCnt~6.IN1
StateDefer => ResetNibCnt~0.IN1
StateIdle => ResetNibCnt~6.IN1
StateIdle => ResetByteCnt~0.IN1
StartDefer => ResetNibCnt~7.IN1
StartIPG => ResetNibCnt~8.IN1
StartFCS => ResetNibCnt~9.IN1
StartJam => ResetNibCnt.IN1
StartJam => always2~1.IN0
StartBackoff => ResetByteCnt~1.IN1
TxStartFrm => IncrementNibCnt~7.IN1
TxStartFrm => ResetByteCnt~0.IN0
TxStartFrm => ResetNibCnt~1.IN0
MTxClk => NibCnt[14]~reg0.CLK
MTxClk => NibCnt[13]~reg0.CLK
MTxClk => NibCnt[12]~reg0.CLK
MTxClk => NibCnt[11]~reg0.CLK
MTxClk => NibCnt[10]~reg0.CLK
MTxClk => NibCnt[9]~reg0.CLK
MTxClk => NibCnt[8]~reg0.CLK
MTxClk => NibCnt[7]~reg0.CLK
MTxClk => NibCnt[6]~reg0.CLK
MTxClk => NibCnt[5]~reg0.CLK
MTxClk => NibCnt[4]~reg0.CLK
MTxClk => NibCnt[3]~reg0.CLK
MTxClk => NibCnt[2]~reg0.CLK
MTxClk => NibCnt[1]~reg0.CLK
MTxClk => NibCnt[0]~reg0.CLK
MTxClk => ByteCnt[15]~reg0.CLK
MTxClk => ByteCnt[14]~reg0.CLK
MTxClk => ByteCnt[13]~reg0.CLK
MTxClk => ByteCnt[12]~reg0.CLK
MTxClk => ByteCnt[11]~reg0.CLK
MTxClk => ByteCnt[10]~reg0.CLK
MTxClk => ByteCnt[9]~reg0.CLK
MTxClk => ByteCnt[8]~reg0.CLK
MTxClk => ByteCnt[7]~reg0.CLK
MTxClk => ByteCnt[6]~reg0.CLK
MTxClk => ByteCnt[5]~reg0.CLK
MTxClk => ByteCnt[4]~reg0.CLK
MTxClk => ByteCnt[3]~reg0.CLK
MTxClk => ByteCnt[2]~reg0.CLK
MTxClk => ByteCnt[1]~reg0.CLK
MTxClk => ByteCnt[0]~reg0.CLK
MTxClk => DlyCrcCnt[2]~reg0.CLK
MTxClk => DlyCrcCnt[1]~reg0.CLK
MTxClk => DlyCrcCnt[0]~reg0.CLK
MTxClk => NibCnt[15]~reg0.CLK
Reset => NibCnt[14]~reg0.ACLR
Reset => NibCnt[13]~reg0.ACLR
Reset => NibCnt[12]~reg0.ACLR
Reset => NibCnt[11]~reg0.ACLR
Reset => NibCnt[10]~reg0.ACLR
Reset => NibCnt[9]~reg0.ACLR
Reset => NibCnt[8]~reg0.ACLR
Reset => NibCnt[7]~reg0.ACLR
Reset => NibCnt[6]~reg0.ACLR
Reset => NibCnt[5]~reg0.ACLR
Reset => NibCnt[4]~reg0.ACLR
Reset => NibCnt[3]~reg0.ACLR
Reset => NibCnt[2]~reg0.ACLR
Reset => NibCnt[1]~reg0.ACLR
Reset => NibCnt[0]~reg0.ACLR
Reset => ByteCnt[15]~reg0.ACLR
Reset => ByteCnt[14]~reg0.ACLR
Reset => ByteCnt[13]~reg0.ACLR
Reset => ByteCnt[12]~reg0.ACLR
Reset => ByteCnt[11]~reg0.ACLR
Reset => ByteCnt[10]~reg0.ACLR
Reset => ByteCnt[9]~reg0.ACLR
Reset => ByteCnt[8]~reg0.ACLR
Reset => ByteCnt[7]~reg0.ACLR
Reset => ByteCnt[6]~reg0.ACLR
Reset => ByteCnt[5]~reg0.ACLR
Reset => ByteCnt[4]~reg0.ACLR
Reset => ByteCnt[3]~reg0.ACLR
Reset => ByteCnt[2]~reg0.ACLR
Reset => ByteCnt[1]~reg0.ACLR
Reset => ByteCnt[0]~reg0.ACLR
Reset => DlyCrcCnt[2]~reg0.ACLR
Reset => DlyCrcCnt[1]~reg0.ACLR
Reset => DlyCrcCnt[0]~reg0.ACLR
Reset => NibCnt[15]~reg0.ACLR
MinFL[0] => Add2.IN62
MinFL[1] => Add2.IN61
MinFL[2] => Add1.IN28
MinFL[3] => Add1.IN27
MinFL[4] => Add1.IN26
MinFL[5] => Add1.IN25
MinFL[6] => Add1.IN24
MinFL[7] => Add1.IN23
MinFL[8] => Add1.IN22
MinFL[9] => Add1.IN21
MinFL[10] => Add1.IN20
MinFL[11] => Add1.IN19
MinFL[12] => Add1.IN18
MinFL[13] => Add1.IN17
MinFL[14] => Add1.IN16
MinFL[15] => Add1.IN15
MaxFL[0] => Equal1.IN15
MaxFL[1] => Equal1.IN14
MaxFL[2] => Equal1.IN13
MaxFL[3] => Equal1.IN12
MaxFL[4] => Equal1.IN11
MaxFL[5] => Equal1.IN10
MaxFL[6] => Equal1.IN9
MaxFL[7] => Equal1.IN8
MaxFL[8] => Equal1.IN7
MaxFL[9] => Equal1.IN6
MaxFL[10] => Equal1.IN5
MaxFL[11] => Equal1.IN4
MaxFL[12] => Equal1.IN3
MaxFL[13] => Equal1.IN2
MaxFL[14] => Equal1.IN1
MaxFL[15] => Equal1.IN0
HugEn => MaxFrame~0.IN1
ExDfrEn => ExcessiveDefer~0.IN1
PacketFinished_q => ResetByteCnt.IN1
PacketFinished_q => always2~2.IN0
DlyCrcEn => always2~5.IN1
StateSFD => always2~4.IN1
ByteCnt[0] <= ByteCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[1] <= ByteCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[2] <= ByteCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[3] <= ByteCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[4] <= ByteCnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[5] <= ByteCnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[6] <= ByteCnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[7] <= ByteCnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[8] <= ByteCnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[9] <= ByteCnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[10] <= ByteCnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[11] <= ByteCnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[12] <= ByteCnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[13] <= ByteCnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[14] <= ByteCnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[15] <= ByteCnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[0] <= NibCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[1] <= NibCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[2] <= NibCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[3] <= NibCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[4] <= NibCnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[5] <= NibCnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[6] <= NibCnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[7] <= NibCnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[8] <= NibCnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[9] <= NibCnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[10] <= NibCnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[11] <= NibCnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[12] <= NibCnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[13] <= NibCnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[14] <= NibCnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[15] <= NibCnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExcessiveDefer <= ExcessiveDefer~0.DB_MAX_OUTPUT_PORT_TYPE
NibCntEq7 <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
NibCntEq15 <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
MaxFrame <= MaxFrame~0.DB_MAX_OUTPUT_PORT_TYPE
NibbleMinFl <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[0] <= DlyCrcCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[1] <= DlyCrcCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[2] <= DlyCrcCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1
MTxClk => StateIdle~reg0.CLK
MTxClk => StatePreamble~reg0.CLK
MTxClk => StateData[1]~reg0.CLK
MTxClk => StateData[0]~reg0.CLK
MTxClk => StatePAD~reg0.CLK
MTxClk => StateFCS~reg0.CLK
MTxClk => StateJam~reg0.CLK
MTxClk => StateJam_q~reg0.CLK
MTxClk => StateBackOff~reg0.CLK
MTxClk => StateDefer~reg0.CLK
MTxClk => Rule1.CLK
MTxClk => StateIPG~reg0.CLK
Reset => StateIdle~reg0.ACLR
Reset => StatePreamble~reg0.ACLR
Reset => StateData[1]~reg0.ACLR
Reset => StateData[0]~reg0.ACLR
Reset => StatePAD~reg0.ACLR
Reset => StateFCS~reg0.ACLR
Reset => StateJam~reg0.ACLR
Reset => StateJam_q~reg0.ACLR
Reset => StateBackOff~reg0.ACLR
Reset => StateDefer~reg0.PRESET
Reset => Rule1.ACLR
Reset => StateIPG~reg0.ACLR
ExcessiveDefer => StartIPG~0.IN1
CarrierSense => StartDefer~1.IN1
CarrierSense => StartDefer~4.IN1
CarrierSense => StartPreamble~1.IN0
CarrierSense => StartIPG~1.IN0
NibCnt[0] => LessThan0.IN7
NibCnt[0] => LessThan1.IN7
NibCnt[0] => LessThan2.IN7
NibCnt[0] => Equal0.IN6
NibCnt[1] => LessThan0.IN6
NibCnt[1] => LessThan1.IN6
NibCnt[1] => LessThan2.IN6
NibCnt[1] => Equal0.IN5
NibCnt[2] => LessThan0.IN5
NibCnt[2] => LessThan1.IN5
NibCnt[2] => LessThan2.IN5
NibCnt[2] => Equal0.IN4
NibCnt[3] => LessThan0.IN4
NibCnt[3] => LessThan1.IN4
NibCnt[3] => LessThan2.IN4
NibCnt[3] => Equal0.IN3
NibCnt[4] => LessThan0.IN3
NibCnt[4] => LessThan1.IN3
NibCnt[4] => LessThan2.IN3
NibCnt[4] => Equal0.IN2
NibCnt[5] => LessThan0.IN2
NibCnt[5] => LessThan1.IN2
NibCnt[5] => LessThan2.IN2
NibCnt[5] => Equal0.IN1
NibCnt[6] => LessThan0.IN1
NibCnt[6] => LessThan1.IN1
NibCnt[6] => LessThan2.IN1
NibCnt[6] => Equal0.IN0
IPGT[0] => LessThan0.IN14
IPGT[1] => LessThan0.IN13
IPGT[2] => LessThan0.IN12
IPGT[3] => LessThan0.IN11
IPGT[4] => LessThan0.IN10
IPGT[5] => LessThan0.IN9
IPGT[6] => LessThan0.IN8
IPGR1[0] => LessThan2.IN14
IPGR1[1] => LessThan2.IN13
IPGR1[2] => LessThan2.IN12
IPGR1[3] => LessThan2.IN11
IPGR1[4] => LessThan2.IN10
IPGR1[5] => LessThan2.IN9
IPGR1[6] => LessThan2.IN8
IPGR2[0] => LessThan1.IN14
IPGR2[0] => Equal0.IN13
IPGR2[1] => LessThan1.IN13
IPGR2[1] => Equal0.IN12
IPGR2[2] => LessThan1.IN12
IPGR2[2] => Equal0.IN11
IPGR2[3] => LessThan1.IN11
IPGR2[3] => Equal0.IN10
IPGR2[4] => LessThan1.IN10
IPGR2[4] => Equal0.IN9
IPGR2[5] => LessThan1.IN9
IPGR2[5] => Equal0.IN8
IPGR2[6] => LessThan1.IN8
IPGR2[6] => Equal0.IN7
FullD => always1~1.IN1
TxStartFrm => StartPreamble~0.IN1
TxEndFrm => StartPAD~1.IN0
TxEndFrm => StartData~0.IN1
TxUnderRun => StartDefer~12.IN0
TxUnderRun => StartData~4.IN0
Collision => StartJam~0.IN0
Collision => StartData~2.IN0
Collision => StartData~3.IN1
Collision => StartPAD~0.IN1
Collision => StartFCS~4.IN1
UnderRun => StartJam~0.IN1
StartTxDone => StartDefer~15.IN1
TooBig => StartDefer~16.IN1
NibCntEq7 => StartBackoff~3.IN0
NibCntEq7 => StartDefer~6.IN1
NibCntEq15 => StartJam~1.IN1
MaxFrame => StartData~5.IN1
Pad => StartPAD~2.IN1
Pad => StartFCS~0.IN0
Pad => StartFCS~1.IN0
CrcEn => StartFCS~3.IN1
CrcEn => StartFCS~6.IN0
NibbleMinFl => StartFCS~0.IN1
NibbleMinFl => StartFCS~5.IN0
NibbleMinFl => StartPAD.IN1
RandomEq0 => StartDefer~7.IN0
RandomEq0 => StartBackoff~0.IN1
ColWindow => StartBackoff~1.IN0
ColWindow => StartDefer~8.IN1
RetryMax => StartDefer~9.IN1
RetryMax => StartBackoff~2.IN0
NoBckof => StartDefer~7.IN1
NoBckof => StartBackoff~4.IN0
RandomEqByteCnt => StartDefer~12.IN1
StateIdle <= StateIdle~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateIPG <= StateIPG~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePAD <= StatePAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateFCS <= StateFCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateJam <= StateJam~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateJam_q <= StateJam_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateBackOff <= StateBackOff~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateDefer <= StateDefer~reg0.DB_MAX_OUTPUT_PORT_TYPE
StartFCS <= StartFCS~7.DB_MAX_OUTPUT_PORT_TYPE
StartJam <= StartJam~5.DB_MAX_OUTPUT_PORT_TYPE
StartBackoff <= StartBackoff~4.DB_MAX_OUTPUT_PORT_TYPE
StartDefer <= StartDefer~16.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication <= StartDefer~4.DB_MAX_OUTPUT_PORT_TYPE
StartPreamble <= StartPreamble~1.DB_MAX_OUTPUT_PORT_TYPE
StartData[0] <= StartData~2.DB_MAX_OUTPUT_PORT_TYPE
StartData[1] <= StartData~5.DB_MAX_OUTPUT_PORT_TYPE
StartIPG <= StartIPG~1.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc
Clk => Crc[30]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[0]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[30]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[0]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data[0] => CrcNext~5.IN0
Data[0] => CrcNext~11.IN0
Data[0] => CrcNext~16.IN0
Data[0] => CrcNext~27.IN1
Data[0] => CrcNext~28.IN1
Data[0] => CrcNext~40.IN1
Data[1] => CrcNext~10.IN1
Data[1] => CrcNext~20.IN0
Data[1] => CrcNext~28.IN0
Data[1] => CrcNext~32.IN1
Data[1] => CrcNext~44.IN1
Data[2] => CrcNext~32.IN0
Data[2] => CrcNext~36.IN1
Data[2] => CrcNext~46.IN1
Data[3] => CrcNext~10.IN0
Data[3] => CrcNext~36.IN0
Data[3] => CrcNext~40.IN0
Data[3] => CrcNext~48.IN1
Enable => CrcNext[1].IN0
Enable => CrcNext~4.IN0
Enable => CrcNext~9.IN0
Enable => CrcNext~15.IN0
Enable => CrcNext[2].IN0
Enable => CrcNext[3].IN0
Enable => CrcNext~26.IN0
Enable => CrcNext[0].IN0
Enable => CrcNext~31.IN0
Enable => CrcNext~35.IN0
Enable => CrcNext~39.IN0
Enable => CrcNext~43.IN0
Enable => CrcNext~45.IN0
Enable => CrcNext~47.IN0
Enable => CrcNext~49.IN1
Initialize => Crc~0.OUTPUTSELECT
Initialize => Crc~1.OUTPUTSELECT
Initialize => Crc~2.OUTPUTSELECT
Initialize => Crc~3.OUTPUTSELECT
Initialize => Crc~4.OUTPUTSELECT
Initialize => Crc~5.OUTPUTSELECT
Initialize => Crc~6.OUTPUTSELECT
Initialize => Crc~7.OUTPUTSELECT
Initialize => Crc~8.OUTPUTSELECT
Initialize => Crc~9.OUTPUTSELECT
Initialize => Crc~10.OUTPUTSELECT
Initialize => Crc~11.OUTPUTSELECT
Initialize => Crc~12.OUTPUTSELECT
Initialize => Crc~13.OUTPUTSELECT
Initialize => Crc~14.OUTPUTSELECT
Initialize => Crc~15.OUTPUTSELECT
Initialize => Crc~16.OUTPUTSELECT
Initialize => Crc~17.OUTPUTSELECT
Initialize => Crc~18.OUTPUTSELECT
Initialize => Crc~19.OUTPUTSELECT
Initialize => Crc~20.OUTPUTSELECT
Initialize => Crc~21.OUTPUTSELECT
Initialize => Crc~22.OUTPUTSELECT
Initialize => Crc~23.OUTPUTSELECT
Initialize => Crc~24.OUTPUTSELECT
Initialize => Crc~25.OUTPUTSELECT
Initialize => Crc~26.OUTPUTSELECT
Initialize => Crc~27.OUTPUTSELECT
Initialize => Crc~28.OUTPUTSELECT
Initialize => Crc~29.OUTPUTSELECT
Initialize => Crc~30.OUTPUTSELECT
Initialize => Crc~31.OUTPUTSELECT
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_random:random1
MTxClk => x[8].CLK
MTxClk => x[7].CLK
MTxClk => x[6].CLK
MTxClk => x[5].CLK
MTxClk => x[4].CLK
MTxClk => x[3].CLK
MTxClk => x[2].CLK
MTxClk => x[1].CLK
MTxClk => x[0].CLK
MTxClk => RandomLatched[9].CLK
MTxClk => RandomLatched[8].CLK
MTxClk => RandomLatched[7].CLK
MTxClk => RandomLatched[6].CLK
MTxClk => RandomLatched[5].CLK
MTxClk => RandomLatched[4].CLK
MTxClk => RandomLatched[3].CLK
MTxClk => RandomLatched[2].CLK
MTxClk => RandomLatched[1].CLK
MTxClk => RandomLatched[0].CLK
MTxClk => x[9].CLK
Reset => x[8].ACLR
Reset => x[7].ACLR
Reset => x[6].ACLR
Reset => x[5].ACLR
Reset => x[4].ACLR
Reset => x[3].ACLR
Reset => x[2].ACLR
Reset => x[1].ACLR
Reset => x[0].ACLR
Reset => RandomLatched[9].ACLR
Reset => RandomLatched[8].ACLR
Reset => RandomLatched[7].ACLR
Reset => RandomLatched[6].ACLR
Reset => RandomLatched[5].ACLR
Reset => RandomLatched[4].ACLR
Reset => RandomLatched[3].ACLR
Reset => RandomLatched[2].ACLR
Reset => RandomLatched[1].ACLR
Reset => RandomLatched[0].ACLR
Reset => x[9].ACLR
StateJam => always1~0.IN0
StateJam_q => always1~0.IN1
RetryCnt[0] => LessThan0.IN8
RetryCnt[0] => LessThan1.IN8
RetryCnt[0] => LessThan2.IN8
RetryCnt[0] => LessThan3.IN8
RetryCnt[0] => LessThan4.IN8
RetryCnt[0] => LessThan5.IN8
RetryCnt[0] => LessThan6.IN8
RetryCnt[0] => LessThan7.IN8
RetryCnt[0] => LessThan8.IN8
RetryCnt[1] => LessThan0.IN7
RetryCnt[1] => LessThan1.IN7
RetryCnt[1] => LessThan2.IN7
RetryCnt[1] => LessThan3.IN7
RetryCnt[1] => LessThan4.IN7
RetryCnt[1] => LessThan5.IN7
RetryCnt[1] => LessThan6.IN7
RetryCnt[1] => LessThan7.IN7
RetryCnt[1] => LessThan8.IN7
RetryCnt[2] => LessThan0.IN6
RetryCnt[2] => LessThan1.IN6
RetryCnt[2] => LessThan2.IN6
RetryCnt[2] => LessThan3.IN6
RetryCnt[2] => LessThan4.IN6
RetryCnt[2] => LessThan5.IN6
RetryCnt[2] => LessThan6.IN6
RetryCnt[2] => LessThan7.IN6
RetryCnt[2] => LessThan8.IN6
RetryCnt[3] => LessThan0.IN5
RetryCnt[3] => LessThan1.IN5
RetryCnt[3] => LessThan2.IN5
RetryCnt[3] => LessThan3.IN5
RetryCnt[3] => LessThan4.IN5
RetryCnt[3] => LessThan5.IN5
RetryCnt[3] => LessThan6.IN5
RetryCnt[3] => LessThan7.IN5
RetryCnt[3] => LessThan8.IN5
NibCnt[0] => WideAnd0.IN6
NibCnt[1] => WideAnd0.IN5
NibCnt[2] => WideAnd0.IN4
NibCnt[3] => WideAnd0.IN3
NibCnt[4] => WideAnd0.IN2
NibCnt[5] => WideAnd0.IN1
NibCnt[6] => WideAnd0.IN0
NibCnt[7] => ~NO_FANOUT~
NibCnt[8] => ~NO_FANOUT~
NibCnt[9] => ~NO_FANOUT~
NibCnt[10] => ~NO_FANOUT~
NibCnt[11] => ~NO_FANOUT~
NibCnt[12] => ~NO_FANOUT~
NibCnt[13] => ~NO_FANOUT~
NibCnt[14] => ~NO_FANOUT~
NibCnt[15] => ~NO_FANOUT~
ByteCnt[0] => Equal1.IN9
ByteCnt[1] => Equal1.IN8
ByteCnt[2] => Equal1.IN7
ByteCnt[3] => Equal1.IN6
ByteCnt[4] => Equal1.IN5
ByteCnt[5] => Equal1.IN4
ByteCnt[6] => Equal1.IN3
ByteCnt[7] => Equal1.IN2
ByteCnt[8] => Equal1.IN1
ByteCnt[9] => Equal1.IN0
RandomEq0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
RandomEqByteCnt <= RandomEqByteCnt~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1
MRxClk => MRxClk~0.IN4
MRxDV => MRxDV~0.IN2
MRxD[0] => Data_Crc[3].IN1
MRxD[1] => Data_Crc[2].IN1
MRxD[2] => Data_Crc[1].IN1
MRxD[3] => Data_Crc[0].IN1
Reset => Reset~0.IN4
Transmitting => Transmitting~0.IN2
MaxFL[0] => MaxFL[0]~15.IN1
MaxFL[1] => MaxFL[1]~14.IN1
MaxFL[2] => MaxFL[2]~13.IN1
MaxFL[3] => MaxFL[3]~12.IN1
MaxFL[4] => MaxFL[4]~11.IN1
MaxFL[5] => MaxFL[5]~10.IN1
MaxFL[6] => MaxFL[6]~9.IN1
MaxFL[7] => MaxFL[7]~8.IN1
MaxFL[8] => MaxFL[8]~7.IN1
MaxFL[9] => MaxFL[9]~6.IN1
MaxFL[10] => MaxFL[10]~5.IN1
MaxFL[11] => MaxFL[11]~4.IN1
MaxFL[12] => MaxFL[12]~3.IN1
MaxFL[13] => MaxFL[13]~2.IN1
MaxFL[14] => MaxFL[14]~1.IN1
MaxFL[15] => MaxFL[15]~0.IN1
r_IFG => r_IFG~0.IN1
HugEn => HugEn~0.IN1
DlyCrcEn => DlyCrcEn~0.IN1
RxData[0] <= RxData[0]~7.DB_MAX_OUTPUT_PORT_TYPE
RxData[1] <= RxData[1]~6.DB_MAX_OUTPUT_PORT_TYPE
RxData[2] <= RxData[2]~5.DB_MAX_OUTPUT_PORT_TYPE
RxData[3] <= RxData[3]~4.DB_MAX_OUTPUT_PORT_TYPE
RxData[4] <= RxData[4]~3.DB_MAX_OUTPUT_PORT_TYPE
RxData[5] <= RxData[5]~2.DB_MAX_OUTPUT_PORT_TYPE
RxData[6] <= RxData[6]~1.DB_MAX_OUTPUT_PORT_TYPE
RxData[7] <= RxData[7]~0.DB_MAX_OUTPUT_PORT_TYPE
RxValid <= RxValid~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStartFrm <= RxStartFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxEndFrm <= RxEndFrm~1.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[0] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[1] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[2] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[3] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[4] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[5] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[6] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[7] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[8] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[9] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[10] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[11] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[12] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[13] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[14] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[15] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCntEq0 <= ByteCntEq0~0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntGreat2 <= ByteCntGreat2~0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntMaxFrame <= ByteCntMaxFrame~0.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= eth_crc:crcrx.CrcError
StateIdle <= StateIdle~0.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble~0.DB_MAX_OUTPUT_PORT_TYPE
StateSFD <= StateSFD~0.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0]~1.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1]~0.DB_MAX_OUTPUT_PORT_TYPE
MAC[0] => MAC[0]~47.IN1
MAC[1] => MAC[1]~46.IN1
MAC[2] => MAC[2]~45.IN1
MAC[3] => MAC[3]~44.IN1
MAC[4] => MAC[4]~43.IN1
MAC[5] => MAC[5]~42.IN1
MAC[6] => MAC[6]~41.IN1
MAC[7] => MAC[7]~40.IN1
MAC[8] => MAC[8]~39.IN1
MAC[9] => MAC[9]~38.IN1
MAC[10] => MAC[10]~37.IN1
MAC[11] => MAC[11]~36.IN1
MAC[12] => MAC[12]~35.IN1
MAC[13] => MAC[13]~34.IN1
MAC[14] => MAC[14]~33.IN1
MAC[15] => MAC[15]~32.IN1
MAC[16] => MAC[16]~31.IN1
MAC[17] => MAC[17]~30.IN1
MAC[18] => MAC[18]~29.IN1
MAC[19] => MAC[19]~28.IN1
MAC[20] => MAC[20]~27.IN1
MAC[21] => MAC[21]~26.IN1
MAC[22] => MAC[22]~25.IN1
MAC[23] => MAC[23]~24.IN1
MAC[24] => MAC[24]~23.IN1
MAC[25] => MAC[25]~22.IN1
MAC[26] => MAC[26]~21.IN1
MAC[27] => MAC[27]~20.IN1
MAC[28] => MAC[28]~19.IN1
MAC[29] => MAC[29]~18.IN1
MAC[30] => MAC[30]~17.IN1
MAC[31] => MAC[31]~16.IN1
MAC[32] => MAC[32]~15.IN1
MAC[33] => MAC[33]~14.IN1
MAC[34] => MAC[34]~13.IN1
MAC[35] => MAC[35]~12.IN1
MAC[36] => MAC[36]~11.IN1
MAC[37] => MAC[37]~10.IN1
MAC[38] => MAC[38]~9.IN1
MAC[39] => MAC[39]~8.IN1
MAC[40] => MAC[40]~7.IN1
MAC[41] => MAC[41]~6.IN1
MAC[42] => MAC[42]~5.IN1
MAC[43] => MAC[43]~4.IN1
MAC[44] => MAC[44]~3.IN1
MAC[45] => MAC[45]~2.IN1
MAC[46] => MAC[46]~1.IN1
MAC[47] => MAC[47]~0.IN1
r_Pro => r_Pro~0.IN1
r_Bro => r_Bro~0.IN1
r_HASH0[0] => r_HASH0[0]~31.IN1
r_HASH0[1] => r_HASH0[1]~30.IN1
r_HASH0[2] => r_HASH0[2]~29.IN1
r_HASH0[3] => r_HASH0[3]~28.IN1
r_HASH0[4] => r_HASH0[4]~27.IN1
r_HASH0[5] => r_HASH0[5]~26.IN1
r_HASH0[6] => r_HASH0[6]~25.IN1
r_HASH0[7] => r_HASH0[7]~24.IN1
r_HASH0[8] => r_HASH0[8]~23.IN1
r_HASH0[9] => r_HASH0[9]~22.IN1
r_HASH0[10] => r_HASH0[10]~21.IN1
r_HASH0[11] => r_HASH0[11]~20.IN1
r_HASH0[12] => r_HASH0[12]~19.IN1
r_HASH0[13] => r_HASH0[13]~18.IN1
r_HASH0[14] => r_HASH0[14]~17.IN1
r_HASH0[15] => r_HASH0[15]~16.IN1
r_HASH0[16] => r_HASH0[16]~15.IN1
r_HASH0[17] => r_HASH0[17]~14.IN1
r_HASH0[18] => r_HASH0[18]~13.IN1
r_HASH0[19] => r_HASH0[19]~12.IN1
r_HASH0[20] => r_HASH0[20]~11.IN1
r_HASH0[21] => r_HASH0[21]~10.IN1
r_HASH0[22] => r_HASH0[22]~9.IN1
r_HASH0[23] => r_HASH0[23]~8.IN1
r_HASH0[24] => r_HASH0[24]~7.IN1
r_HASH0[25] => r_HASH0[25]~6.IN1
r_HASH0[26] => r_HASH0[26]~5.IN1
r_HASH0[27] => r_HASH0[27]~4.IN1
r_HASH0[28] => r_HASH0[28]~3.IN1
r_HASH0[29] => r_HASH0[29]~2.IN1
r_HASH0[30] => r_HASH0[30]~1.IN1
r_HASH0[31] => r_HASH0[31]~0.IN1
r_HASH1[0] => r_HASH1[0]~31.IN1
r_HASH1[1] => r_HASH1[1]~30.IN1
r_HASH1[2] => r_HASH1[2]~29.IN1
r_HASH1[3] => r_HASH1[3]~28.IN1
r_HASH1[4] => r_HASH1[4]~27.IN1
r_HASH1[5] => r_HASH1[5]~26.IN1
r_HASH1[6] => r_HASH1[6]~25.IN1
r_HASH1[7] => r_HASH1[7]~24.IN1
r_HASH1[8] => r_HASH1[8]~23.IN1
r_HASH1[9] => r_HASH1[9]~22.IN1
r_HASH1[10] => r_HASH1[10]~21.IN1
r_HASH1[11] => r_HASH1[11]~20.IN1
r_HASH1[12] => r_HASH1[12]~19.IN1
r_HASH1[13] => r_HASH1[13]~18.IN1
r_HASH1[14] => r_HASH1[14]~17.IN1
r_HASH1[15] => r_HASH1[15]~16.IN1
r_HASH1[16] => r_HASH1[16]~15.IN1
r_HASH1[17] => r_HASH1[17]~14.IN1
r_HASH1[18] => r_HASH1[18]~13.IN1
r_HASH1[19] => r_HASH1[19]~12.IN1
r_HASH1[20] => r_HASH1[20]~11.IN1
r_HASH1[21] => r_HASH1[21]~10.IN1
r_HASH1[22] => r_HASH1[22]~9.IN1
r_HASH1[23] => r_HASH1[23]~8.IN1
r_HASH1[24] => r_HASH1[24]~7.IN1
r_HASH1[25] => r_HASH1[25]~6.IN1
r_HASH1[26] => r_HASH1[26]~5.IN1
r_HASH1[27] => r_HASH1[27]~4.IN1
r_HASH1[28] => r_HASH1[28]~3.IN1
r_HASH1[29] => r_HASH1[29]~2.IN1
r_HASH1[30] => r_HASH1[30]~1.IN1
r_HASH1[31] => r_HASH1[31]~0.IN1
RxAbort <= eth_rxaddrcheck:rxaddrcheck1.RxAbort
AddressMiss <= eth_rxaddrcheck:rxaddrcheck1.AddressMiss
PassAll => PassAll~0.IN1
ControlFrmAddressOK => ControlFrmAddressOK~0.IN1


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1
MRxClk => StateDrop~reg0.CLK
MRxClk => StatePreamble~reg0.CLK
MRxClk => StateSFD~reg0.CLK
MRxClk => StateData0.CLK
MRxClk => StateData1.CLK
MRxClk => StateIdle~reg0.CLK
Reset => StateDrop~reg0.PRESET
Reset => StatePreamble~reg0.ACLR
Reset => StateSFD~reg0.ACLR
Reset => StateData0.ACLR
Reset => StateData1.ACLR
Reset => StateIdle~reg0.ACLR
MRxDV => StartPreamble~0.IN1
MRxDV => StartSFD~0.IN1
MRxDV => StartData0.IN0
MRxDV => StartData1~0.IN1
MRxDV => StartDrop.IN0
MRxDV => StartIdle.IN0
ByteCntEq0 => ~NO_FANOUT~
ByteCntGreat2 => ~NO_FANOUT~
Transmitting => StartDrop~0.IN1
Transmitting => StartSFD~1.IN1
MRxDEq5 => StartSFD~0.IN0
MRxDEq5 => StartPreamble~0.IN0
MRxDEqD => StartData0~0.IN1
MRxDEqD => StartDrop~2.IN1
IFGCounterEq24 => StartData0~1.IN0
IFGCounterEq24 => StartDrop~1.IN1
ByteCntMaxFrame => StartDrop~4.IN1
ByteCntMaxFrame => StartData1.IN0
StateData[0] <= StateData0.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData1.DB_MAX_OUTPUT_PORT_TYPE
StateIdle <= StateIdle~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateSFD <= StateSFD~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateDrop <= StateDrop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1
MRxClk => ByteCnt[14].CLK
MRxClk => ByteCnt[13].CLK
MRxClk => ByteCnt[12].CLK
MRxClk => ByteCnt[11].CLK
MRxClk => ByteCnt[10].CLK
MRxClk => ByteCnt[9].CLK
MRxClk => ByteCnt[8].CLK
MRxClk => ByteCnt[7].CLK
MRxClk => ByteCnt[6].CLK
MRxClk => ByteCnt[5].CLK
MRxClk => ByteCnt[4].CLK
MRxClk => ByteCnt[3].CLK
MRxClk => ByteCnt[2].CLK
MRxClk => ByteCnt[1].CLK
MRxClk => ByteCnt[0].CLK
MRxClk => IFGCounter[4].CLK
MRxClk => IFGCounter[3].CLK
MRxClk => IFGCounter[2].CLK
MRxClk => IFGCounter[1].CLK
MRxClk => IFGCounter[0].CLK
MRxClk => DlyCrcCnt[3]~reg0.CLK
MRxClk => DlyCrcCnt[2]~reg0.CLK
MRxClk => DlyCrcCnt[1]~reg0.CLK
MRxClk => DlyCrcCnt[0]~reg0.CLK
MRxClk => ByteCnt[15].CLK
Reset => ByteCnt[14].ACLR
Reset => ByteCnt[13].ACLR
Reset => ByteCnt[12].ACLR
Reset => ByteCnt[11].ACLR
Reset => ByteCnt[10].ACLR
Reset => ByteCnt[9].ACLR
Reset => ByteCnt[8].ACLR
Reset => ByteCnt[7].ACLR
Reset => ByteCnt[6].ACLR
Reset => ByteCnt[5].ACLR
Reset => ByteCnt[4].ACLR
Reset => ByteCnt[3].ACLR
Reset => ByteCnt[2].ACLR
Reset => ByteCnt[1].ACLR
Reset => ByteCnt[0].ACLR
Reset => IFGCounter[4].ACLR
Reset => IFGCounter[3].ACLR
Reset => IFGCounter[2].ACLR
Reset => IFGCounter[1].ACLR
Reset => IFGCounter[0].ACLR
Reset => DlyCrcCnt[3]~reg0.ACLR
Reset => DlyCrcCnt[2]~reg0.ACLR
Reset => DlyCrcCnt[1]~reg0.ACLR
Reset => DlyCrcCnt[0]~reg0.ACLR
Reset => ByteCnt[15].ACLR
MRxDV => ResetByteCounter.IN0
MRxDV => IncrementByteCounter~0.IN0
MRxDV => ResetIFGCounter~0.IN0
StateIdle => IncrementByteCounter~2.IN1
StateIdle => IncrementIFGCounter~0.IN0
StateSFD => ResetByteCounter~0.IN0
StateSFD => IncrementByteCounter~1.IN0
StateSFD => ResetIFGCounter~0.IN1
StateSFD => IncrementIFGCounter~2.IN0
StateSFD => always2~0.IN0
StateData[0] => ResetByteCounter~1.IN0
StateData[1] => IncrementByteCounter~4.IN1
StateDrop => ResetIFGCounter.IN1
StateDrop => IncrementIFGCounter~0.IN1
StatePreamble => IncrementByteCounter~1.IN1
StatePreamble => IncrementIFGCounter~1.IN0
MRxDEqD => ResetByteCounter~0.IN1
MRxDEqD => ResetIFGCounter~1.IN0
DlyCrcEn => ByteCntOut~0.OUTPUTSELECT
DlyCrcEn => ByteCntOut~1.OUTPUTSELECT
DlyCrcEn => ByteCntOut~2.OUTPUTSELECT
DlyCrcEn => ByteCntOut~3.OUTPUTSELECT
DlyCrcEn => ByteCntOut~4.OUTPUTSELECT
DlyCrcEn => ByteCntOut~5.OUTPUTSELECT
DlyCrcEn => ByteCntOut~6.OUTPUTSELECT
DlyCrcEn => ByteCntOut~7.OUTPUTSELECT
DlyCrcEn => ByteCntOut~8.OUTPUTSELECT
DlyCrcEn => ByteCntOut~9.OUTPUTSELECT
DlyCrcEn => ByteCntOut~10.OUTPUTSELECT
DlyCrcEn => ByteCntOut~11.OUTPUTSELECT
DlyCrcEn => ByteCntOut~12.OUTPUTSELECT
DlyCrcEn => ByteCntOut~13.OUTPUTSELECT
DlyCrcEn => always2~0.IN1
DlyCrcEn => always2~1.IN1
DlyCrcCnt[0] <= DlyCrcCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[1] <= DlyCrcCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[2] <= DlyCrcCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[3] <= DlyCrcCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Transmitting => IncrementByteCounter~2.IN0
MaxFL[0] => Equal9.IN15
MaxFL[1] => Equal9.IN14
MaxFL[2] => Equal9.IN13
MaxFL[3] => Equal9.IN12
MaxFL[4] => Equal9.IN11
MaxFL[5] => Equal9.IN10
MaxFL[6] => Equal9.IN9
MaxFL[7] => Equal9.IN8
MaxFL[8] => Equal9.IN7
MaxFL[9] => Equal9.IN6
MaxFL[10] => Equal9.IN5
MaxFL[11] => Equal9.IN4
MaxFL[12] => Equal9.IN3
MaxFL[13] => Equal9.IN2
MaxFL[14] => Equal9.IN1
MaxFL[15] => Equal9.IN0
r_IFG => IFGCounterEq24~0.IN1
HugEn => ByteCntMaxFrame~0.IN1
IFGCounterEq24 <= IFGCounterEq24~0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq2 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq3 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq4 <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq5 <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq6 <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq7 <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ByteCntGreat2 <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntSmall7 <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
ByteCntMaxFrame <= ByteCntMaxFrame~0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[0] <= ByteCnt[0].DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[1] <= ByteCnt[1].DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[2] <= ByteCntOut~13.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[3] <= ByteCntOut~12.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[4] <= ByteCntOut~11.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[5] <= ByteCntOut~10.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[6] <= ByteCntOut~9.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[7] <= ByteCntOut~8.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[8] <= ByteCntOut~7.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[9] <= ByteCntOut~6.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[10] <= ByteCntOut~5.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[11] <= ByteCntOut~4.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[12] <= ByteCntOut~3.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[13] <= ByteCntOut~2.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[14] <= ByteCntOut~1.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[15] <= ByteCntOut~0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1
MRxClk => AddressMiss~reg0.CLK
MRxClk => MulticastOK.CLK
MRxClk => UnicastOK.CLK
MRxClk => RxAbort~reg0.CLK
Reset => AddressMiss~reg0.ACLR
Reset => MulticastOK.ACLR
Reset => UnicastOK.ACLR
Reset => RxAbort~reg0.ACLR
RxData[0] => Equal0.IN7
RxData[0] => Equal1.IN7
RxData[0] => Equal2.IN7
RxData[0] => Equal3.IN7
RxData[0] => Equal4.IN7
RxData[0] => Equal5.IN7
RxData[1] => Equal0.IN6
RxData[1] => Equal1.IN6
RxData[1] => Equal2.IN6
RxData[1] => Equal3.IN6
RxData[1] => Equal4.IN6
RxData[1] => Equal5.IN6
RxData[2] => Equal0.IN5
RxData[2] => Equal1.IN5
RxData[2] => Equal2.IN5
RxData[2] => Equal3.IN5
RxData[2] => Equal4.IN5
RxData[2] => Equal5.IN5
RxData[3] => Equal0.IN4
RxData[3] => Equal1.IN4
RxData[3] => Equal2.IN4
RxData[3] => Equal3.IN4
RxData[3] => Equal4.IN4
RxData[3] => Equal5.IN4
RxData[4] => Equal0.IN3
RxData[4] => Equal1.IN3
RxData[4] => Equal2.IN3
RxData[4] => Equal3.IN3
RxData[4] => Equal4.IN3
RxData[4] => Equal5.IN3
RxData[5] => Equal0.IN2
RxData[5] => Equal1.IN2
RxData[5] => Equal2.IN2
RxData[5] => Equal3.IN2
RxData[5] => Equal4.IN2
RxData[5] => Equal5.IN2
RxData[6] => Equal0.IN1
RxData[6] => Equal1.IN1
RxData[6] => Equal2.IN1
RxData[6] => Equal3.IN1
RxData[6] => Equal4.IN1
RxData[6] => Equal5.IN1
RxData[7] => Equal0.IN0
RxData[7] => Equal1.IN0
RxData[7] => Equal2.IN0
RxData[7] => Equal3.IN0
RxData[7] => Equal4.IN0
RxData[7] => Equal5.IN0
Broadcast => BroadcastOK.IN1
r_Bro => BroadcastOK.IN0
r_Pro => RxAddressInvalid~2.IN1
ByteCntEq2 => always3~0.IN1
ByteCntEq3 => always3~1.IN1
ByteCntEq4 => always3~2.IN1
ByteCntEq5 => always3~3.IN1
ByteCntEq6 => always3~4.IN1
ByteCntEq7 => always0~0.IN0
ByteCntEq7 => always1~0.IN0
HASH0[0] => IntHash[0].DATAA
HASH0[1] => IntHash[1].DATAA
HASH0[2] => IntHash[2].DATAA
HASH0[3] => IntHash[3].DATAA
HASH0[4] => IntHash[4].DATAA
HASH0[5] => IntHash[5].DATAA
HASH0[6] => IntHash[6].DATAA
HASH0[7] => IntHash[7].DATAA
HASH0[8] => IntHash[8].DATAA
HASH0[9] => IntHash[9].DATAA
HASH0[10] => IntHash[10].DATAA
HASH0[11] => IntHash[11].DATAA
HASH0[12] => IntHash[12].DATAA
HASH0[13] => IntHash[13].DATAA
HASH0[14] => IntHash[14].DATAA
HASH0[15] => IntHash[15].DATAA
HASH0[16] => IntHash[16].DATAA
HASH0[17] => IntHash[17].DATAA
HASH0[18] => IntHash[18].DATAA
HASH0[19] => IntHash[19].DATAA
HASH0[20] => IntHash[20].DATAA
HASH0[21] => IntHash[21].DATAA
HASH0[22] => IntHash[22].DATAA
HASH0[23] => IntHash[23].DATAA
HASH0[24] => IntHash[24].DATAA
HASH0[25] => IntHash[25].DATAA
HASH0[26] => IntHash[26].DATAA
HASH0[27] => IntHash[27].DATAA
HASH0[28] => IntHash[28].DATAA
HASH0[29] => IntHash[29].DATAA
HASH0[30] => IntHash[30].DATAA
HASH0[31] => IntHash[31].DATAA
HASH1[0] => IntHash[0].DATAB
HASH1[1] => IntHash[1].DATAB
HASH1[2] => IntHash[2].DATAB
HASH1[3] => IntHash[3].DATAB
HASH1[4] => IntHash[4].DATAB
HASH1[5] => IntHash[5].DATAB
HASH1[6] => IntHash[6].DATAB
HASH1[7] => IntHash[7].DATAB
HASH1[8] => IntHash[8].DATAB
HASH1[9] => IntHash[9].DATAB
HASH1[10] => IntHash[10].DATAB
HASH1[11] => IntHash[11].DATAB
HASH1[12] => IntHash[12].DATAB
HASH1[13] => IntHash[13].DATAB
HASH1[14] => IntHash[14].DATAB
HASH1[15] => IntHash[15].DATAB
HASH1[16] => IntHash[16].DATAB
HASH1[17] => IntHash[17].DATAB
HASH1[18] => IntHash[18].DATAB
HASH1[19] => IntHash[19].DATAB
HASH1[20] => IntHash[20].DATAB
HASH1[21] => IntHash[21].DATAB
HASH1[22] => IntHash[22].DATAB
HASH1[23] => IntHash[23].DATAB
HASH1[24] => IntHash[24].DATAB
HASH1[25] => IntHash[25].DATAB
HASH1[26] => IntHash[26].DATAB
HASH1[27] => IntHash[27].DATAB
HASH1[28] => IntHash[28].DATAB
HASH1[29] => IntHash[29].DATAB
HASH1[30] => IntHash[30].DATAB
HASH1[31] => IntHash[31].DATAB
CrcHash[0] => Mux0.IN2
CrcHash[1] => Mux0.IN1
CrcHash[2] => Mux0.IN0
CrcHash[3] => Decoder0.IN1
CrcHash[4] => Decoder0.IN0
CrcHash[5] => IntHash[31].OUTPUTSELECT
CrcHash[5] => IntHash[30].OUTPUTSELECT
CrcHash[5] => IntHash[29].OUTPUTSELECT
CrcHash[5] => IntHash[28].OUTPUTSELECT
CrcHash[5] => IntHash[27].OUTPUTSELECT
CrcHash[5] => IntHash[26].OUTPUTSELECT
CrcHash[5] => IntHash[25].OUTPUTSELECT
CrcHash[5] => IntHash[24].OUTPUTSELECT
CrcHash[5] => IntHash[23].OUTPUTSELECT
CrcHash[5] => IntHash[22].OUTPUTSELECT
CrcHash[5] => IntHash[21].OUTPUTSELECT
CrcHash[5] => IntHash[20].OUTPUTSELECT
CrcHash[5] => IntHash[19].OUTPUTSELECT
CrcHash[5] => IntHash[18].OUTPUTSELECT
CrcHash[5] => IntHash[17].OUTPUTSELECT
CrcHash[5] => IntHash[16].OUTPUTSELECT
CrcHash[5] => IntHash[15].OUTPUTSELECT
CrcHash[5] => IntHash[14].OUTPUTSELECT
CrcHash[5] => IntHash[13].OUTPUTSELECT
CrcHash[5] => IntHash[12].OUTPUTSELECT
CrcHash[5] => IntHash[11].OUTPUTSELECT
CrcHash[5] => IntHash[10].OUTPUTSELECT
CrcHash[5] => IntHash[9].OUTPUTSELECT
CrcHash[5] => IntHash[8].OUTPUTSELECT
CrcHash[5] => IntHash[7].OUTPUTSELECT
CrcHash[5] => IntHash[6].OUTPUTSELECT
CrcHash[5] => IntHash[5].OUTPUTSELECT
CrcHash[5] => IntHash[4].OUTPUTSELECT
CrcHash[5] => IntHash[3].OUTPUTSELECT
CrcHash[5] => IntHash[2].OUTPUTSELECT
CrcHash[5] => IntHash[1].OUTPUTSELECT
CrcHash[5] => IntHash[0].OUTPUTSELECT
CrcHashGood => always2~1.IN0
StateData[0] => WideOr0.IN1
StateData[1] => WideOr0.IN0
RxEndFrm => always2~0.IN1
Multicast => always2~1.IN1
MAC[0] => Equal5.IN15
MAC[1] => Equal5.IN14
MAC[2] => Equal5.IN13
MAC[3] => Equal5.IN12
MAC[4] => Equal5.IN11
MAC[5] => Equal5.IN10
MAC[6] => Equal5.IN9
MAC[7] => Equal5.IN8
MAC[8] => Equal4.IN15
MAC[9] => Equal4.IN14
MAC[10] => Equal4.IN13
MAC[11] => Equal4.IN12
MAC[12] => Equal4.IN11
MAC[13] => Equal4.IN10
MAC[14] => Equal4.IN9
MAC[15] => Equal4.IN8
MAC[16] => Equal3.IN15
MAC[17] => Equal3.IN14
MAC[18] => Equal3.IN13
MAC[19] => Equal3.IN12
MAC[20] => Equal3.IN11
MAC[21] => Equal3.IN10
MAC[22] => Equal3.IN9
MAC[23] => Equal3.IN8
MAC[24] => Equal2.IN15
MAC[25] => Equal2.IN14
MAC[26] => Equal2.IN13
MAC[27] => Equal2.IN12
MAC[28] => Equal2.IN11
MAC[29] => Equal2.IN10
MAC[30] => Equal2.IN9
MAC[31] => Equal2.IN8
MAC[32] => Equal1.IN15
MAC[33] => Equal1.IN14
MAC[34] => Equal1.IN13
MAC[35] => Equal1.IN12
MAC[36] => Equal1.IN11
MAC[37] => Equal1.IN10
MAC[38] => Equal1.IN9
MAC[39] => Equal1.IN8
MAC[40] => Equal0.IN15
MAC[41] => Equal0.IN14
MAC[42] => Equal0.IN13
MAC[43] => Equal0.IN12
MAC[44] => Equal0.IN11
MAC[45] => Equal0.IN10
MAC[46] => Equal0.IN9
MAC[47] => Equal0.IN8
RxAbort <= RxAbort~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressMiss <= AddressMiss~reg0.DB_MAX_OUTPUT_PORT_TYPE
PassAll => AddressMiss~0.IN0
ControlFrmAddressOK => AddressMiss~0.IN1


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx
Clk => Crc[30]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[0]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[30]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[0]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data[0] => CrcNext~5.IN0
Data[0] => CrcNext~11.IN0
Data[0] => CrcNext~16.IN0
Data[0] => CrcNext~27.IN1
Data[0] => CrcNext~28.IN1
Data[0] => CrcNext~40.IN1
Data[1] => CrcNext~10.IN1
Data[1] => CrcNext~20.IN0
Data[1] => CrcNext~28.IN0
Data[1] => CrcNext~32.IN1
Data[1] => CrcNext~44.IN1
Data[2] => CrcNext~32.IN0
Data[2] => CrcNext~36.IN1
Data[2] => CrcNext~46.IN1
Data[3] => CrcNext~10.IN0
Data[3] => CrcNext~36.IN0
Data[3] => CrcNext~40.IN0
Data[3] => CrcNext~48.IN1
Enable => CrcNext[1].IN0
Enable => CrcNext~4.IN0
Enable => CrcNext~9.IN0
Enable => CrcNext~15.IN0
Enable => CrcNext[2].IN0
Enable => CrcNext[3].IN0
Enable => CrcNext~26.IN0
Enable => CrcNext[0].IN0
Enable => CrcNext~31.IN0
Enable => CrcNext~35.IN0
Enable => CrcNext~39.IN0
Enable => CrcNext~43.IN0
Enable => CrcNext~45.IN0
Enable => CrcNext~47.IN0
Enable => CrcNext~49.IN1
Initialize => Crc~0.OUTPUTSELECT
Initialize => Crc~1.OUTPUTSELECT
Initialize => Crc~2.OUTPUTSELECT
Initialize => Crc~3.OUTPUTSELECT
Initialize => Crc~4.OUTPUTSELECT
Initialize => Crc~5.OUTPUTSELECT
Initialize => Crc~6.OUTPUTSELECT
Initialize => Crc~7.OUTPUTSELECT
Initialize => Crc~8.OUTPUTSELECT
Initialize => Crc~9.OUTPUTSELECT
Initialize => Crc~10.OUTPUTSELECT
Initialize => Crc~11.OUTPUTSELECT
Initialize => Crc~12.OUTPUTSELECT
Initialize => Crc~13.OUTPUTSELECT
Initialize => Crc~14.OUTPUTSELECT
Initialize => Crc~15.OUTPUTSELECT
Initialize => Crc~16.OUTPUTSELECT
Initialize => Crc~17.OUTPUTSELECT
Initialize => Crc~18.OUTPUTSELECT
Initialize => Crc~19.OUTPUTSELECT
Initialize => Crc~20.OUTPUTSELECT
Initialize => Crc~21.OUTPUTSELECT
Initialize => Crc~22.OUTPUTSELECT
Initialize => Crc~23.OUTPUTSELECT
Initialize => Crc~24.OUTPUTSELECT
Initialize => Crc~25.OUTPUTSELECT
Initialize => Crc~26.OUTPUTSELECT
Initialize => Crc~27.OUTPUTSELECT
Initialize => Crc~28.OUTPUTSELECT
Initialize => Crc~29.OUTPUTSELECT
Initialize => Crc~30.OUTPUTSELECT
Initialize => Crc~31.OUTPUTSELECT
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone
WB_CLK_I => WB_CLK_I~0.IN3
WB_DAT_I[0] => Selector42.IN4
WB_DAT_I[1] => Selector41.IN4
WB_DAT_I[2] => Selector40.IN4
WB_DAT_I[3] => Selector39.IN4
WB_DAT_I[4] => Selector38.IN4
WB_DAT_I[5] => Selector37.IN4
WB_DAT_I[6] => Selector36.IN4
WB_DAT_I[7] => Selector35.IN4
WB_DAT_I[8] => Selector34.IN4
WB_DAT_I[9] => Selector33.IN6
WB_DAT_I[10] => Selector32.IN6
WB_DAT_I[11] => Selector31.IN5
WB_DAT_I[12] => Selector30.IN5
WB_DAT_I[13] => Selector29.IN4
WB_DAT_I[14] => Selector28.IN4
WB_DAT_I[15] => Selector27.IN6
WB_DAT_I[16] => Selector26.IN4
WB_DAT_I[17] => Selector25.IN4
WB_DAT_I[18] => Selector24.IN4
WB_DAT_I[19] => Selector23.IN4
WB_DAT_I[20] => Selector22.IN4
WB_DAT_I[21] => Selector21.IN4
WB_DAT_I[22] => Selector20.IN4
WB_DAT_I[23] => Selector19.IN4
WB_DAT_I[24] => Selector18.IN4
WB_DAT_I[25] => Selector17.IN4
WB_DAT_I[26] => Selector16.IN4
WB_DAT_I[27] => Selector15.IN4
WB_DAT_I[28] => Selector14.IN4
WB_DAT_I[29] => Selector13.IN4
WB_DAT_I[30] => Selector12.IN4
WB_DAT_I[31] => Selector11.IN4
WB_DAT_O[0] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[1] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[2] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[3] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[4] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[5] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[6] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[7] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[8] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[9] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[10] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[11] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[12] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[13] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[14] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[15] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[16] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[17] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[18] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[19] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[20] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[21] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[22] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[23] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[24] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[25] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[26] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[27] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[28] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[29] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[30] <= eth_spram_256x32:bd_ram.q
WB_DAT_O[31] <= eth_spram_256x32:bd_ram.q
WB_ADR_I[2] => Selector10.IN4
WB_ADR_I[3] => Selector9.IN4
WB_ADR_I[4] => Selector8.IN4
WB_ADR_I[5] => Selector7.IN4
WB_ADR_I[6] => Selector6.IN4
WB_ADR_I[7] => Selector5.IN4
WB_ADR_I[8] => Selector4.IN4
WB_ADR_I[9] => Selector3.IN4
WB_WE_I => BDWrite~0.IN1
WB_WE_I => BDWrite~1.IN1
WB_WE_I => BDWrite~2.IN1
WB_WE_I => BDWrite~3.IN1
WB_WE_I => BDRead~0.IN1
WB_ACK_O <= WB_ACK_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
BDCs[0] => BDWrite~0.IN0
BDCs[0] => WideOr1.IN3
BDCs[1] => BDWrite~1.IN0
BDCs[1] => WideOr1.IN2
BDCs[2] => BDWrite~2.IN0
BDCs[2] => WideOr1.IN1
BDCs[3] => BDWrite~3.IN0
BDCs[3] => WideOr1.IN0
Reset => Reset~0.IN2
m_wb_adr_o[0] <= m_wb_adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[1] <= m_wb_adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[2] <= m_wb_adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[3] <= m_wb_adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[4] <= m_wb_adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[5] <= m_wb_adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[6] <= m_wb_adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[7] <= m_wb_adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[8] <= m_wb_adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[9] <= m_wb_adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[10] <= m_wb_adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[11] <= m_wb_adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[12] <= m_wb_adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[13] <= m_wb_adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[14] <= m_wb_adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[15] <= m_wb_adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[16] <= m_wb_adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[17] <= m_wb_adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[18] <= m_wb_adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[19] <= m_wb_adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[20] <= m_wb_adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[21] <= m_wb_adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[22] <= m_wb_adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[23] <= m_wb_adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[24] <= m_wb_adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[25] <= m_wb_adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[26] <= m_wb_adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[27] <= m_wb_adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[28] <= m_wb_adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_adr_o[29] <= m_wb_adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_sel_o[0] <= m_wb_sel_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_sel_o[1] <= m_wb_sel_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_sel_o[2] <= m_wb_sel_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_sel_o[3] <= m_wb_sel_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_we_o <= m_wb_we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_dat_o[0] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[1] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[2] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[3] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[4] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[5] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[6] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[7] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[8] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[9] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[10] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[11] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[12] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[13] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[14] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[15] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[16] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[17] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[18] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[19] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[20] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[21] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[22] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[23] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[24] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[25] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[26] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[27] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[28] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[29] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[30] <= eth_fifo:rx_fifo.data_out
m_wb_dat_o[31] <= eth_fifo:rx_fifo.data_out
m_wb_dat_i[0] => m_wb_dat_i[0]~31.IN1
m_wb_dat_i[1] => m_wb_dat_i[1]~30.IN1
m_wb_dat_i[2] => m_wb_dat_i[2]~29.IN1
m_wb_dat_i[3] => m_wb_dat_i[3]~28.IN1
m_wb_dat_i[4] => m_wb_dat_i[4]~27.IN1
m_wb_dat_i[5] => m_wb_dat_i[5]~26.IN1
m_wb_dat_i[6] => m_wb_dat_i[6]~25.IN1
m_wb_dat_i[7] => m_wb_dat_i[7]~24.IN1
m_wb_dat_i[8] => m_wb_dat_i[8]~23.IN1
m_wb_dat_i[9] => m_wb_dat_i[9]~22.IN1
m_wb_dat_i[10] => m_wb_dat_i[10]~21.IN1
m_wb_dat_i[11] => m_wb_dat_i[11]~20.IN1
m_wb_dat_i[12] => m_wb_dat_i[12]~19.IN1
m_wb_dat_i[13] => m_wb_dat_i[13]~18.IN1
m_wb_dat_i[14] => m_wb_dat_i[14]~17.IN1
m_wb_dat_i[15] => m_wb_dat_i[15]~16.IN1
m_wb_dat_i[16] => m_wb_dat_i[16]~15.IN1
m_wb_dat_i[17] => m_wb_dat_i[17]~14.IN1
m_wb_dat_i[18] => m_wb_dat_i[18]~13.IN1
m_wb_dat_i[19] => m_wb_dat_i[19]~12.IN1
m_wb_dat_i[20] => m_wb_dat_i[20]~11.IN1
m_wb_dat_i[21] => m_wb_dat_i[21]~10.IN1
m_wb_dat_i[22] => m_wb_dat_i[22]~9.IN1
m_wb_dat_i[23] => m_wb_dat_i[23]~8.IN1
m_wb_dat_i[24] => m_wb_dat_i[24]~7.IN1
m_wb_dat_i[25] => m_wb_dat_i[25]~6.IN1
m_wb_dat_i[26] => m_wb_dat_i[26]~5.IN1
m_wb_dat_i[27] => m_wb_dat_i[27]~4.IN1
m_wb_dat_i[28] => m_wb_dat_i[28]~3.IN1
m_wb_dat_i[29] => m_wb_dat_i[29]~2.IN1
m_wb_dat_i[30] => m_wb_dat_i[30]~1.IN1
m_wb_dat_i[31] => m_wb_dat_i[31]~0.IN1
m_wb_cyc_o <= m_wb_cyc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_stb_o <= m_wb_cyc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wb_ack_i => always14~0.IN1
m_wb_ack_i => MasterAccessFinished.IN0
m_wb_ack_i => comb~3.IN1
m_wb_ack_i => always73~0.IN1
m_wb_ack_i => comb~6.IN1
m_wb_ack_i => always95~1.IN0
m_wb_err_i => MasterAccessFinished.IN1
MTxClk => BlockingTxStatusWrite_sync1.CLK
MTxClk => BlockingTxStatusWrite_sync2.CLK
MTxClk => BlockingTxStatusWrite_sync3.CLK
MTxClk => TxStartFrm_sync1.CLK
MTxClk => TxStartFrm_sync2.CLK
MTxClk => TxStartFrm~reg0.CLK
MTxClk => TxAbort_q.CLK
MTxClk => TxRetry_q.CLK
MTxClk => TxUsedData_q.CLK
MTxClk => LastWord.CLK
MTxClk => TxEndFrm~reg0.CLK
MTxClk => TxData[7]~reg0.CLK
MTxClk => TxData[6]~reg0.CLK
MTxClk => TxData[5]~reg0.CLK
MTxClk => TxData[4]~reg0.CLK
MTxClk => TxData[3]~reg0.CLK
MTxClk => TxData[2]~reg0.CLK
MTxClk => TxData[1]~reg0.CLK
MTxClk => TxData[0]~reg0.CLK
MTxClk => TxDataLatched[31].CLK
MTxClk => TxDataLatched[30].CLK
MTxClk => TxDataLatched[29].CLK
MTxClk => TxDataLatched[28].CLK
MTxClk => TxDataLatched[27].CLK
MTxClk => TxDataLatched[26].CLK
MTxClk => TxDataLatched[25].CLK
MTxClk => TxDataLatched[24].CLK
MTxClk => TxDataLatched[23].CLK
MTxClk => TxDataLatched[22].CLK
MTxClk => TxDataLatched[21].CLK
MTxClk => TxDataLatched[20].CLK
MTxClk => TxDataLatched[19].CLK
MTxClk => TxDataLatched[18].CLK
MTxClk => TxDataLatched[17].CLK
MTxClk => TxDataLatched[16].CLK
MTxClk => TxDataLatched[15].CLK
MTxClk => TxDataLatched[14].CLK
MTxClk => TxDataLatched[13].CLK
MTxClk => TxDataLatched[12].CLK
MTxClk => TxDataLatched[11].CLK
MTxClk => TxDataLatched[10].CLK
MTxClk => TxDataLatched[9].CLK
MTxClk => TxDataLatched[8].CLK
MTxClk => TxDataLatched[7].CLK
MTxClk => TxDataLatched[6].CLK
MTxClk => TxDataLatched[5].CLK
MTxClk => TxDataLatched[4].CLK
MTxClk => TxDataLatched[3].CLK
MTxClk => TxDataLatched[2].CLK
MTxClk => TxDataLatched[1].CLK
MTxClk => TxDataLatched[0].CLK
MTxClk => TxUnderRun_sync1.CLK
MTxClk => TxUnderRun~reg0.CLK
MTxClk => TxByteCnt[1].CLK
MTxClk => TxByteCnt[0].CLK
MTxClk => ReadTxDataFromFifo_tck.CLK
MTxClk => ReadTxDataFromFifo_syncb1.CLK
MTxClk => ReadTxDataFromFifo_syncb2.CLK
MTxClk => ReadTxDataFromFifo_syncb3.CLK
MTxClk => Flop.CLK
TxStartFrm <= TxStartFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEndFrm <= TxEndFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxUsedData => Flop~0.OUTPUTSELECT
TxUsedData => always30~1.IN0
TxUsedData => always49~1.IN1
TxUsedData => always49~3.IN1
TxUsedData => TxUsedData_q.DATAIN
TxUsedData => always54~1.IN1
TxData[0] <= TxData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxData[1] <= TxData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxData[2] <= TxData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxData[3] <= TxData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxData[4] <= TxData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxData[5] <= TxData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxData[6] <= TxData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxData[7] <= TxData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxRetry => always29~0.IN1
TxRetry => TxRetrySync1.DATAIN
TxRetry => always47~1.IN0
TxRetry => TxRetry_q.DATAIN
TxAbort => always4~0.IN0
TxAbort => always29~1.IN1
TxAbort => TxAbortSync1.DATAIN
TxAbort => always47~0.IN1
TxAbort => always48~1.IN0
TxAbort => TxAbort_q.DATAIN
TxUnderRun <= TxUnderRun~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDone => always4~0.IN1
TxDone => TxDoneSync1.DATAIN
PerPacketCrcEn <= TxStatus[11].DB_MAX_OUTPUT_PORT_TYPE
PerPacketPad <= TxStatus[12].DB_MAX_OUTPUT_PORT_TYPE
MRxClk => ShiftWillEnd.CLK
MRxClk => RxByteCnt[1].CLK
MRxClk => RxByteCnt[0].CLK
MRxClk => RxValidBytes[1].CLK
MRxClk => RxValidBytes[0].CLK
MRxClk => RxDataLatched1[31].CLK
MRxClk => RxDataLatched1[30].CLK
MRxClk => RxDataLatched1[29].CLK
MRxClk => RxDataLatched1[28].CLK
MRxClk => RxDataLatched1[27].CLK
MRxClk => RxDataLatched1[26].CLK
MRxClk => RxDataLatched1[25].CLK
MRxClk => RxDataLatched1[24].CLK
MRxClk => RxDataLatched1[23].CLK
MRxClk => RxDataLatched1[22].CLK
MRxClk => RxDataLatched1[21].CLK
MRxClk => RxDataLatched1[20].CLK
MRxClk => RxDataLatched1[19].CLK
MRxClk => RxDataLatched1[18].CLK
MRxClk => RxDataLatched1[17].CLK
MRxClk => RxDataLatched1[16].CLK
MRxClk => RxDataLatched1[15].CLK
MRxClk => RxDataLatched1[14].CLK
MRxClk => RxDataLatched1[13].CLK
MRxClk => RxDataLatched1[12].CLK
MRxClk => RxDataLatched1[11].CLK
MRxClk => RxDataLatched1[10].CLK
MRxClk => RxDataLatched1[9].CLK
MRxClk => RxDataLatched1[8].CLK
MRxClk => RxDataLatched2[31].CLK
MRxClk => RxDataLatched2[30].CLK
MRxClk => RxDataLatched2[29].CLK
MRxClk => RxDataLatched2[28].CLK
MRxClk => RxDataLatched2[27].CLK
MRxClk => RxDataLatched2[26].CLK
MRxClk => RxDataLatched2[25].CLK
MRxClk => RxDataLatched2[24].CLK
MRxClk => RxDataLatched2[23].CLK
MRxClk => RxDataLatched2[22].CLK
MRxClk => RxDataLatched2[21].CLK
MRxClk => RxDataLatched2[20].CLK
MRxClk => RxDataLatched2[19].CLK
MRxClk => RxDataLatched2[18].CLK
MRxClk => RxDataLatched2[17].CLK
MRxClk => RxDataLatched2[16].CLK
MRxClk => RxDataLatched2[15].CLK
MRxClk => RxDataLatched2[14].CLK
MRxClk => RxDataLatched2[13].CLK
MRxClk => RxDataLatched2[12].CLK
MRxClk => RxDataLatched2[11].CLK
MRxClk => RxDataLatched2[10].CLK
MRxClk => RxDataLatched2[9].CLK
MRxClk => RxDataLatched2[8].CLK
MRxClk => RxDataLatched2[7].CLK
MRxClk => RxDataLatched2[6].CLK
MRxClk => RxDataLatched2[5].CLK
MRxClk => RxDataLatched2[4].CLK
MRxClk => RxDataLatched2[3].CLK
MRxClk => RxDataLatched2[2].CLK
MRxClk => RxDataLatched2[1].CLK
MRxClk => RxDataLatched2[0].CLK
MRxClk => WriteRxDataToFifo.CLK
MRxClk => LatchedRxStartFrm.CLK
MRxClk => ShiftEnded_rck.CLK
MRxClk => ShiftEndedSync_c1.CLK
MRxClk => ShiftEndedSync_c2.CLK
MRxClk => RxEnableWindow.CLK
MRxClk => RxAbortSyncb1.CLK
MRxClk => RxAbortSyncb2.CLK
MRxClk => RxAbortLatched.CLK
MRxClk => LatchedRxLength[15].CLK
MRxClk => LatchedRxLength[14].CLK
MRxClk => LatchedRxLength[13].CLK
MRxClk => LatchedRxLength[12].CLK
MRxClk => LatchedRxLength[11].CLK
MRxClk => LatchedRxLength[10].CLK
MRxClk => LatchedRxLength[9].CLK
MRxClk => LatchedRxLength[8].CLK
MRxClk => LatchedRxLength[7].CLK
MRxClk => LatchedRxLength[6].CLK
MRxClk => LatchedRxLength[5].CLK
MRxClk => LatchedRxLength[4].CLK
MRxClk => LatchedRxLength[3].CLK
MRxClk => LatchedRxLength[2].CLK
MRxClk => LatchedRxLength[1].CLK
MRxClk => LatchedRxLength[0].CLK
MRxClk => RxStatusInLatched[8].CLK
MRxClk => RxStatusInLatched[7].CLK
MRxClk => RxStatusInLatched[6].CLK
MRxClk => RxStatusInLatched[5].CLK
MRxClk => RxStatusInLatched[4].CLK
MRxClk => RxStatusInLatched[3].CLK
MRxClk => RxStatusInLatched[2].CLK
MRxClk => RxStatusInLatched[1].CLK
MRxClk => RxStatusInLatched[0].CLK
MRxClk => RxStatusWriteLatched_sync1.CLK
MRxClk => RxStatusWriteLatched_sync2~reg0.CLK
MRxClk => Busy_IRQ_rck.CLK
MRxClk => Busy_IRQ_syncb1.CLK
MRxClk => Busy_IRQ_syncb2.CLK
MRxClk => LastByteIn.CLK
RxData[0] => RxDataLatched1~7.DATAB
RxData[0] => RxDataLatched1~15.DATAB
RxData[0] => RxDataLatched1~23.DATAB
RxData[0] => RxDataLatched1~31.DATAB
RxData[0] => RxDataLatched1~39.DATAB
RxData[0] => RxDataLatched1~47.DATAB
RxData[0] => RxDataLatched2~56.DATAB
RxData[0] => RxDataLatched2~120.DATAB
RxData[1] => RxDataLatched1~6.DATAB
RxData[1] => RxDataLatched1~14.DATAB
RxData[1] => RxDataLatched1~22.DATAB
RxData[1] => RxDataLatched1~30.DATAB
RxData[1] => RxDataLatched1~38.DATAB
RxData[1] => RxDataLatched1~46.DATAB
RxData[1] => RxDataLatched2~55.DATAB
RxData[1] => RxDataLatched2~119.DATAB
RxData[2] => RxDataLatched1~5.DATAB
RxData[2] => RxDataLatched1~13.DATAB
RxData[2] => RxDataLatched1~21.DATAB
RxData[2] => RxDataLatched1~29.DATAB
RxData[2] => RxDataLatched1~37.DATAB
RxData[2] => RxDataLatched1~45.DATAB
RxData[2] => RxDataLatched2~54.DATAB
RxData[2] => RxDataLatched2~118.DATAB
RxData[3] => RxDataLatched1~4.DATAB
RxData[3] => RxDataLatched1~12.DATAB
RxData[3] => RxDataLatched1~20.DATAB
RxData[3] => RxDataLatched1~28.DATAB
RxData[3] => RxDataLatched1~36.DATAB
RxData[3] => RxDataLatched1~44.DATAB
RxData[3] => RxDataLatched2~53.DATAB
RxData[3] => RxDataLatched2~117.DATAB
RxData[4] => RxDataLatched1~3.DATAB
RxData[4] => RxDataLatched1~11.DATAB
RxData[4] => RxDataLatched1~19.DATAB
RxData[4] => RxDataLatched1~27.DATAB
RxData[4] => RxDataLatched1~35.DATAB
RxData[4] => RxDataLatched1~43.DATAB
RxData[4] => RxDataLatched2~52.DATAB
RxData[4] => RxDataLatched2~116.DATAB
RxData[5] => RxDataLatched1~2.DATAB
RxData[5] => RxDataLatched1~10.DATAB
RxData[5] => RxDataLatched1~18.DATAB
RxData[5] => RxDataLatched1~26.DATAB
RxData[5] => RxDataLatched1~34.DATAB
RxData[5] => RxDataLatched1~42.DATAB
RxData[5] => RxDataLatched2~51.DATAB
RxData[5] => RxDataLatched2~115.DATAB
RxData[6] => RxDataLatched1~1.DATAB
RxData[6] => RxDataLatched1~9.DATAB
RxData[6] => RxDataLatched1~17.DATAB
RxData[6] => RxDataLatched1~25.DATAB
RxData[6] => RxDataLatched1~33.DATAB
RxData[6] => RxDataLatched1~41.DATAB
RxData[6] => RxDataLatched2~50.DATAB
RxData[6] => RxDataLatched2~114.DATAB
RxData[7] => RxDataLatched1~0.DATAB
RxData[7] => RxDataLatched1~8.DATAB
RxData[7] => RxDataLatched1~16.DATAB
RxData[7] => RxDataLatched1~24.DATAB
RxData[7] => RxDataLatched1~32.DATAB
RxData[7] => RxDataLatched1~40.DATAB
RxData[7] => RxDataLatched2~49.DATAB
RxData[7] => RxDataLatched2~113.DATAB
RxValid => always77~2.IN1
RxValid => StartShiftWillEnd~0.IN0
RxValid => always79~0.IN0
RxValid => always79~2.IN1
RxValid => always80~0.IN1
RxStartFrm => always79~0.IN1
RxStartFrm => RxDataLatched1~72.OUTPUTSELECT
RxStartFrm => RxDataLatched1~73.OUTPUTSELECT
RxStartFrm => RxDataLatched1~74.OUTPUTSELECT
RxStartFrm => RxDataLatched1~75.OUTPUTSELECT
RxStartFrm => RxDataLatched1~76.OUTPUTSELECT
RxStartFrm => RxDataLatched1~77.OUTPUTSELECT
RxStartFrm => RxDataLatched1~78.OUTPUTSELECT
RxStartFrm => RxDataLatched1~79.OUTPUTSELECT
RxStartFrm => RxDataLatched1~80.OUTPUTSELECT
RxStartFrm => RxDataLatched1~81.OUTPUTSELECT
RxStartFrm => RxDataLatched1~82.OUTPUTSELECT
RxStartFrm => RxDataLatched1~83.OUTPUTSELECT
RxStartFrm => RxDataLatched1~84.OUTPUTSELECT
RxStartFrm => RxDataLatched1~85.OUTPUTSELECT
RxStartFrm => RxDataLatched1~86.OUTPUTSELECT
RxStartFrm => RxDataLatched1~87.OUTPUTSELECT
RxStartFrm => RxDataLatched1~88.OUTPUTSELECT
RxStartFrm => RxDataLatched1~89.OUTPUTSELECT
RxStartFrm => RxDataLatched1~90.OUTPUTSELECT
RxStartFrm => RxDataLatched1~91.OUTPUTSELECT
RxStartFrm => RxDataLatched1~92.OUTPUTSELECT
RxStartFrm => RxDataLatched1~93.OUTPUTSELECT
RxStartFrm => RxDataLatched1~94.OUTPUTSELECT
RxStartFrm => RxDataLatched1~95.OUTPUTSELECT
RxStartFrm => SetWriteRxDataToFifo~3.IN1
RxStartFrm => always87~0.IN1
RxStartFrm => RxEnableWindow~1.OUTPUTSELECT
RxStartFrm => always80~1.IN0
RxStartFrm => SetWriteRxDataToFifo~0.IN1
RxEndFrm => always77~3.IN1
RxEndFrm => StartShiftWillEnd~0.IN1
RxEndFrm => always98~0.IN0
RxAbort => always77~1.IN1
RxAbort => always78~0.IN1
RxAbort => always83~1.IN1
RxAbort => always91~2.IN0
RxAbort => always98~0.IN1
RxAbort => RxAbortLatched~0.OUTPUTSELECT
RxAbort => always83~0.IN0
RxStatusWriteLatched_sync2 <= RxStatusWriteLatched_sync2~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_TxEn => always1~0.IN1
r_TxEn => always34~0.IN1
r_TxEn => r_TxEn_q.DATAIN
r_RxEn => always35~0.IN1
r_RxEn => always76~0.IN1
r_RxEn => r_RxEn_q.DATAIN
r_RxEn => always71~2.IN1
r_TxBDNum[0] => TempRxBDAddress~0.IN1
r_TxBDNum[0] => RxBDAddress~13.DATAB
r_TxBDNum[1] => TempRxBDAddress~1.IN1
r_TxBDNum[1] => RxBDAddress~12.DATAB
r_TxBDNum[2] => TempRxBDAddress~2.IN1
r_TxBDNum[2] => RxBDAddress~11.DATAB
r_TxBDNum[3] => TempRxBDAddress~3.IN1
r_TxBDNum[3] => RxBDAddress~10.DATAB
r_TxBDNum[4] => TempRxBDAddress~4.IN1
r_TxBDNum[4] => RxBDAddress~9.DATAB
r_TxBDNum[5] => TempRxBDAddress~5.IN1
r_TxBDNum[5] => RxBDAddress~8.DATAB
r_TxBDNum[6] => TempRxBDAddress~6.IN1
r_TxBDNum[6] => RxBDAddress~7.DATAB
r_TxBDNum[7] => ~NO_FANOUT~
r_RxFlow => always114~3.IN1
r_PassAll => always114~2.IN1
TxB_IRQ <= TxB_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxE_IRQ <= TxE_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxB_IRQ <= RxB_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxE_IRQ <= RxE_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy_IRQ <= Busy_IRQ~0.DB_MAX_OUTPUT_PORT_TYPE
InvalidSymbol => RxStatusInLatched[5].DATAIN
LatchedCrcError => RxStatusInLatched[1].DATAIN
RxLateCollision => RxStatusInLatched[0].DATAIN
ShortFrame => RxStatusInLatched[2].DATAIN
DribbleNibble => RxStatusInLatched[4].DATAIN
ReceivedPacketTooBig => RxStatusInLatched[3].DATAIN
RxLength[0] => LatchedRxLength[0].DATAIN
RxLength[1] => LatchedRxLength[1].DATAIN
RxLength[2] => LatchedRxLength[2].DATAIN
RxLength[3] => LatchedRxLength[3].DATAIN
RxLength[4] => LatchedRxLength[4].DATAIN
RxLength[5] => LatchedRxLength[5].DATAIN
RxLength[6] => LatchedRxLength[6].DATAIN
RxLength[7] => LatchedRxLength[7].DATAIN
RxLength[8] => LatchedRxLength[8].DATAIN
RxLength[9] => LatchedRxLength[9].DATAIN
RxLength[10] => LatchedRxLength[10].DATAIN
RxLength[11] => LatchedRxLength[11].DATAIN
RxLength[12] => LatchedRxLength[12].DATAIN
RxLength[13] => LatchedRxLength[13].DATAIN
RxLength[14] => LatchedRxLength[14].DATAIN
RxLength[15] => LatchedRxLength[15].DATAIN
LoadRxStatus => LatchedRxLength[15].ENA
LoadRxStatus => LatchedRxLength[14].ENA
LoadRxStatus => LatchedRxLength[13].ENA
LoadRxStatus => LatchedRxLength[12].ENA
LoadRxStatus => LatchedRxLength[11].ENA
LoadRxStatus => LatchedRxLength[10].ENA
LoadRxStatus => LatchedRxLength[9].ENA
LoadRxStatus => LatchedRxLength[8].ENA
LoadRxStatus => LatchedRxLength[7].ENA
LoadRxStatus => LatchedRxLength[6].ENA
LoadRxStatus => LatchedRxLength[5].ENA
LoadRxStatus => LatchedRxLength[4].ENA
LoadRxStatus => LatchedRxLength[3].ENA
LoadRxStatus => LatchedRxLength[2].ENA
LoadRxStatus => LatchedRxLength[1].ENA
LoadRxStatus => LatchedRxLength[0].ENA
LoadRxStatus => RxStatusInLatched[8].ENA
LoadRxStatus => RxStatusInLatched[7].ENA
LoadRxStatus => RxStatusInLatched[6].ENA
LoadRxStatus => RxStatusInLatched[5].ENA
LoadRxStatus => RxStatusInLatched[4].ENA
LoadRxStatus => RxStatusInLatched[3].ENA
LoadRxStatus => RxStatusInLatched[2].ENA
LoadRxStatus => RxStatusInLatched[1].ENA
LoadRxStatus => RxStatusInLatched[0].ENA
ReceivedPacketGood => always114~1.IN1
AddressMiss => RxStatusInLatched[7].DATAIN
ReceivedPauseFrm => always114~2.IN0
ReceivedPauseFrm => always114~4.IN0
ReceivedPauseFrm => RxStatusInLatched[8].DATAIN
RetryCntLatched[0] => Selector38.IN5
RetryCntLatched[1] => Selector37.IN5
RetryCntLatched[2] => Selector36.IN5
RetryCntLatched[3] => Selector35.IN5
RetryLimit => Selector39.IN5
RetryLimit => TxError~0.IN1
LateCollLatched => Selector40.IN5
LateCollLatched => TxError~1.IN0
DeferLatched => Selector41.IN5
RstDeferLatched <= RstDeferLatched~0.DB_MAX_OUTPUT_PORT_TYPE
CarrierSenseLost => Selector42.IN5
CarrierSenseLost => TxError.IN0


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
byteena[2] => altsyncram:altsyncram_component.byteena_a[2]
byteena[3] => altsyncram:altsyncram_component.byteena_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component
wren_a => altsyncram_11f1:auto_generated.wren_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_11f1:auto_generated.data_a[0]
data_a[1] => altsyncram_11f1:auto_generated.data_a[1]
data_a[2] => altsyncram_11f1:auto_generated.data_a[2]
data_a[3] => altsyncram_11f1:auto_generated.data_a[3]
data_a[4] => altsyncram_11f1:auto_generated.data_a[4]
data_a[5] => altsyncram_11f1:auto_generated.data_a[5]
data_a[6] => altsyncram_11f1:auto_generated.data_a[6]
data_a[7] => altsyncram_11f1:auto_generated.data_a[7]
data_a[8] => altsyncram_11f1:auto_generated.data_a[8]
data_a[9] => altsyncram_11f1:auto_generated.data_a[9]
data_a[10] => altsyncram_11f1:auto_generated.data_a[10]
data_a[11] => altsyncram_11f1:auto_generated.data_a[11]
data_a[12] => altsyncram_11f1:auto_generated.data_a[12]
data_a[13] => altsyncram_11f1:auto_generated.data_a[13]
data_a[14] => altsyncram_11f1:auto_generated.data_a[14]
data_a[15] => altsyncram_11f1:auto_generated.data_a[15]
data_a[16] => altsyncram_11f1:auto_generated.data_a[16]
data_a[17] => altsyncram_11f1:auto_generated.data_a[17]
data_a[18] => altsyncram_11f1:auto_generated.data_a[18]
data_a[19] => altsyncram_11f1:auto_generated.data_a[19]
data_a[20] => altsyncram_11f1:auto_generated.data_a[20]
data_a[21] => altsyncram_11f1:auto_generated.data_a[21]
data_a[22] => altsyncram_11f1:auto_generated.data_a[22]
data_a[23] => altsyncram_11f1:auto_generated.data_a[23]
data_a[24] => altsyncram_11f1:auto_generated.data_a[24]
data_a[25] => altsyncram_11f1:auto_generated.data_a[25]
data_a[26] => altsyncram_11f1:auto_generated.data_a[26]
data_a[27] => altsyncram_11f1:auto_generated.data_a[27]
data_a[28] => altsyncram_11f1:auto_generated.data_a[28]
data_a[29] => altsyncram_11f1:auto_generated.data_a[29]
data_a[30] => altsyncram_11f1:auto_generated.data_a[30]
data_a[31] => altsyncram_11f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_11f1:auto_generated.address_a[0]
address_a[1] => altsyncram_11f1:auto_generated.address_a[1]
address_a[2] => altsyncram_11f1:auto_generated.address_a[2]
address_a[3] => altsyncram_11f1:auto_generated.address_a[3]
address_a[4] => altsyncram_11f1:auto_generated.address_a[4]
address_a[5] => altsyncram_11f1:auto_generated.address_a[5]
address_a[6] => altsyncram_11f1:auto_generated.address_a[6]
address_a[7] => altsyncram_11f1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_11f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_11f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_11f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_11f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_11f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_11f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_11f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_11f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_11f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_11f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_11f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_11f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_11f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_11f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_11f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_11f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_11f1:auto_generated.q_a[11]
q_a[12] <= altsyncram_11f1:auto_generated.q_a[12]
q_a[13] <= altsyncram_11f1:auto_generated.q_a[13]
q_a[14] <= altsyncram_11f1:auto_generated.q_a[14]
q_a[15] <= altsyncram_11f1:auto_generated.q_a[15]
q_a[16] <= altsyncram_11f1:auto_generated.q_a[16]
q_a[17] <= altsyncram_11f1:auto_generated.q_a[17]
q_a[18] <= altsyncram_11f1:auto_generated.q_a[18]
q_a[19] <= altsyncram_11f1:auto_generated.q_a[19]
q_a[20] <= altsyncram_11f1:auto_generated.q_a[20]
q_a[21] <= altsyncram_11f1:auto_generated.q_a[21]
q_a[22] <= altsyncram_11f1:auto_generated.q_a[22]
q_a[23] <= altsyncram_11f1:auto_generated.q_a[23]
q_a[24] <= altsyncram_11f1:auto_generated.q_a[24]
q_a[25] <= altsyncram_11f1:auto_generated.q_a[25]
q_a[26] <= altsyncram_11f1:auto_generated.q_a[26]
q_a[27] <= altsyncram_11f1:auto_generated.q_a[27]
q_a[28] <= altsyncram_11f1:auto_generated.q_a[28]
q_a[29] <= altsyncram_11f1:auto_generated.q_a[29]
q_a[30] <= altsyncram_11f1:auto_generated.q_a[30]
q_a[31] <= altsyncram_11f1:auto_generated.q_a[31]
q_b[0] <= <GND>


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a3.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a0.PORTADATAIN1
data_a[2] => ram_block1a0.PORTADATAIN2
data_a[3] => ram_block1a0.PORTADATAIN3
data_a[4] => ram_block1a0.PORTADATAIN4
data_a[5] => ram_block1a0.PORTADATAIN5
data_a[6] => ram_block1a0.PORTADATAIN6
data_a[7] => ram_block1a0.PORTADATAIN7
data_a[8] => ram_block1a1.PORTADATAIN
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a1.PORTADATAIN2
data_a[11] => ram_block1a1.PORTADATAIN3
data_a[12] => ram_block1a1.PORTADATAIN4
data_a[13] => ram_block1a1.PORTADATAIN5
data_a[14] => ram_block1a1.PORTADATAIN6
data_a[15] => ram_block1a1.PORTADATAIN7
data_a[16] => ram_block1a2.PORTADATAIN
data_a[17] => ram_block1a2.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN2
data_a[19] => ram_block1a2.PORTADATAIN3
data_a[20] => ram_block1a2.PORTADATAIN4
data_a[21] => ram_block1a2.PORTADATAIN5
data_a[22] => ram_block1a2.PORTADATAIN6
data_a[23] => ram_block1a2.PORTADATAIN7
data_a[24] => ram_block1a3.PORTADATAIN
data_a[25] => ram_block1a3.PORTADATAIN1
data_a[26] => ram_block1a3.PORTADATAIN2
data_a[27] => ram_block1a3.PORTADATAIN3
data_a[28] => ram_block1a3.PORTADATAIN4
data_a[29] => ram_block1a3.PORTADATAIN5
data_a[30] => ram_block1a3.PORTADATAIN6
data_a[31] => ram_block1a3.PORTADATAIN7
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a0.PORTADATAOUT1
q_a[2] <= ram_block1a0.PORTADATAOUT2
q_a[3] <= ram_block1a0.PORTADATAOUT3
q_a[4] <= ram_block1a0.PORTADATAOUT4
q_a[5] <= ram_block1a0.PORTADATAOUT5
q_a[6] <= ram_block1a0.PORTADATAOUT6
q_a[7] <= ram_block1a0.PORTADATAOUT7
q_a[8] <= ram_block1a1.PORTADATAOUT
q_a[9] <= ram_block1a1.PORTADATAOUT1
q_a[10] <= ram_block1a1.PORTADATAOUT2
q_a[11] <= ram_block1a1.PORTADATAOUT3
q_a[12] <= ram_block1a1.PORTADATAOUT4
q_a[13] <= ram_block1a1.PORTADATAOUT5
q_a[14] <= ram_block1a1.PORTADATAOUT6
q_a[15] <= ram_block1a1.PORTADATAOUT7
q_a[16] <= ram_block1a2.PORTADATAOUT
q_a[17] <= ram_block1a2.PORTADATAOUT1
q_a[18] <= ram_block1a2.PORTADATAOUT2
q_a[19] <= ram_block1a2.PORTADATAOUT3
q_a[20] <= ram_block1a2.PORTADATAOUT4
q_a[21] <= ram_block1a2.PORTADATAOUT5
q_a[22] <= ram_block1a2.PORTADATAOUT6
q_a[23] <= ram_block1a2.PORTADATAOUT7
q_a[24] <= ram_block1a3.PORTADATAOUT
q_a[25] <= ram_block1a3.PORTADATAOUT1
q_a[26] <= ram_block1a3.PORTADATAOUT2
q_a[27] <= ram_block1a3.PORTADATAOUT3
q_a[28] <= ram_block1a3.PORTADATAOUT4
q_a[29] <= ram_block1a3.PORTADATAOUT5
q_a[30] <= ram_block1a3.PORTADATAOUT6
q_a[31] <= ram_block1a3.PORTADATAOUT7
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo
data_in[0] => fifo.datain[0].DATAIN
data_in[0] => fifo.DATAIN
data_in[1] => fifo.datain[1].DATAIN
data_in[1] => fifo.DATAIN1
data_in[2] => fifo.datain[2].DATAIN
data_in[2] => fifo.DATAIN2
data_in[3] => fifo.datain[3].DATAIN
data_in[3] => fifo.DATAIN3
data_in[4] => fifo.datain[4].DATAIN
data_in[4] => fifo.DATAIN4
data_in[5] => fifo.datain[5].DATAIN
data_in[5] => fifo.DATAIN5
data_in[6] => fifo.datain[6].DATAIN
data_in[6] => fifo.DATAIN6
data_in[7] => fifo.datain[7].DATAIN
data_in[7] => fifo.DATAIN7
data_in[8] => fifo.datain[8].DATAIN
data_in[8] => fifo.DATAIN8
data_in[9] => fifo.datain[9].DATAIN
data_in[9] => fifo.DATAIN9
data_in[10] => fifo.datain[10].DATAIN
data_in[10] => fifo.DATAIN10
data_in[11] => fifo.datain[11].DATAIN
data_in[11] => fifo.DATAIN11
data_in[12] => fifo.datain[12].DATAIN
data_in[12] => fifo.DATAIN12
data_in[13] => fifo.datain[13].DATAIN
data_in[13] => fifo.DATAIN13
data_in[14] => fifo.datain[14].DATAIN
data_in[14] => fifo.DATAIN14
data_in[15] => fifo.datain[15].DATAIN
data_in[15] => fifo.DATAIN15
data_in[16] => fifo.datain[16].DATAIN
data_in[16] => fifo.DATAIN16
data_in[17] => fifo.datain[17].DATAIN
data_in[17] => fifo.DATAIN17
data_in[18] => fifo.datain[18].DATAIN
data_in[18] => fifo.DATAIN18
data_in[19] => fifo.datain[19].DATAIN
data_in[19] => fifo.DATAIN19
data_in[20] => fifo.datain[20].DATAIN
data_in[20] => fifo.DATAIN20
data_in[21] => fifo.datain[21].DATAIN
data_in[21] => fifo.DATAIN21
data_in[22] => fifo.datain[22].DATAIN
data_in[22] => fifo.DATAIN22
data_in[23] => fifo.datain[23].DATAIN
data_in[23] => fifo.DATAIN23
data_in[24] => fifo.datain[24].DATAIN
data_in[24] => fifo.DATAIN24
data_in[25] => fifo.datain[25].DATAIN
data_in[25] => fifo.DATAIN25
data_in[26] => fifo.datain[26].DATAIN
data_in[26] => fifo.DATAIN26
data_in[27] => fifo.datain[27].DATAIN
data_in[27] => fifo.DATAIN27
data_in[28] => fifo.datain[28].DATAIN
data_in[28] => fifo.DATAIN28
data_in[29] => fifo.datain[29].DATAIN
data_in[29] => fifo.DATAIN29
data_in[30] => fifo.datain[30].DATAIN
data_in[30] => fifo.DATAIN30
data_in[31] => fifo.datain[31].DATAIN
data_in[31] => fifo.DATAIN31
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => cnt[3]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[0]~reg0.CLK
clk => read_pointer[3].CLK
clk => read_pointer[2].CLK
clk => read_pointer[1].CLK
clk => read_pointer[0].CLK
clk => write_pointer[3].CLK
clk => write_pointer[2].CLK
clk => write_pointer[1].CLK
clk => write_pointer[0].CLK
clk => fifo.datain[31].CLK
clk => fifo.datain[30].CLK
clk => fifo.datain[29].CLK
clk => fifo.datain[28].CLK
clk => fifo.datain[27].CLK
clk => fifo.datain[26].CLK
clk => fifo.datain[25].CLK
clk => fifo.datain[24].CLK
clk => fifo.datain[23].CLK
clk => fifo.datain[22].CLK
clk => fifo.datain[21].CLK
clk => fifo.datain[20].CLK
clk => fifo.datain[19].CLK
clk => fifo.datain[18].CLK
clk => fifo.datain[17].CLK
clk => fifo.datain[16].CLK
clk => fifo.datain[15].CLK
clk => fifo.datain[14].CLK
clk => fifo.datain[13].CLK
clk => fifo.datain[12].CLK
clk => fifo.datain[11].CLK
clk => fifo.datain[10].CLK
clk => fifo.datain[9].CLK
clk => fifo.datain[8].CLK
clk => fifo.datain[7].CLK
clk => fifo.datain[6].CLK
clk => fifo.datain[5].CLK
clk => fifo.datain[4].CLK
clk => fifo.datain[3].CLK
clk => fifo.datain[2].CLK
clk => fifo.datain[1].CLK
clk => fifo.datain[0].CLK
clk => fifo.waddr[3].CLK
clk => fifo.waddr[2].CLK
clk => fifo.waddr[1].CLK
clk => fifo.waddr[0].CLK
clk => always3~1.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => fifo.CLK0
reset => cnt[3]~reg0.ACLR
reset => cnt[2]~reg0.ACLR
reset => cnt[1]~reg0.ACLR
reset => cnt[0]~reg0.ACLR
reset => read_pointer[3].ACLR
reset => read_pointer[2].ACLR
reset => read_pointer[1].ACLR
reset => read_pointer[0].ACLR
reset => write_pointer[3].ACLR
reset => write_pointer[2].ACLR
reset => write_pointer[1].ACLR
reset => write_pointer[0].ACLR
reset => cnt[4]~reg0.ACLR
write => always0~0.IN1
write => always2~0.IN0
write => write_pointer~7.DATAB
write => always3~0.IN0
read => always0~0.IN0
read => cnt~0.OUTPUTSELECT
read => cnt~1.OUTPUTSELECT
read => cnt~2.OUTPUTSELECT
read => cnt~3.OUTPUTSELECT
read => cnt~4.OUTPUTSELECT
read => always1~0.IN0
read => read_pointer~7.DATAB
clear => cnt~10.OUTPUTSELECT
clear => cnt~11.OUTPUTSELECT
clear => cnt~12.OUTPUTSELECT
clear => cnt~13.OUTPUTSELECT
clear => cnt~14.OUTPUTSELECT
clear => read_pointer~4.OUTPUTSELECT
clear => read_pointer~5.OUTPUTSELECT
clear => read_pointer~6.OUTPUTSELECT
clear => read_pointer~7.OUTPUTSELECT
clear => write_pointer~4.OUTPUTSELECT
clear => write_pointer~5.OUTPUTSELECT
clear => write_pointer~6.OUTPUTSELECT
clear => write_pointer~7.OUTPUTSELECT
clear => always3~0.IN1
clear => fifo.raddr[3].OUTPUTSELECT
clear => fifo.raddr[2].OUTPUTSELECT
clear => fifo.raddr[1].OUTPUTSELECT
clear => fifo.raddr[0].OUTPUTSELECT
almost_full <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
empty <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo
data_in[0] => fifo.datain[0].DATAIN
data_in[0] => fifo.DATAIN
data_in[1] => fifo.datain[1].DATAIN
data_in[1] => fifo.DATAIN1
data_in[2] => fifo.datain[2].DATAIN
data_in[2] => fifo.DATAIN2
data_in[3] => fifo.datain[3].DATAIN
data_in[3] => fifo.DATAIN3
data_in[4] => fifo.datain[4].DATAIN
data_in[4] => fifo.DATAIN4
data_in[5] => fifo.datain[5].DATAIN
data_in[5] => fifo.DATAIN5
data_in[6] => fifo.datain[6].DATAIN
data_in[6] => fifo.DATAIN6
data_in[7] => fifo.datain[7].DATAIN
data_in[7] => fifo.DATAIN7
data_in[8] => fifo.datain[8].DATAIN
data_in[8] => fifo.DATAIN8
data_in[9] => fifo.datain[9].DATAIN
data_in[9] => fifo.DATAIN9
data_in[10] => fifo.datain[10].DATAIN
data_in[10] => fifo.DATAIN10
data_in[11] => fifo.datain[11].DATAIN
data_in[11] => fifo.DATAIN11
data_in[12] => fifo.datain[12].DATAIN
data_in[12] => fifo.DATAIN12
data_in[13] => fifo.datain[13].DATAIN
data_in[13] => fifo.DATAIN13
data_in[14] => fifo.datain[14].DATAIN
data_in[14] => fifo.DATAIN14
data_in[15] => fifo.datain[15].DATAIN
data_in[15] => fifo.DATAIN15
data_in[16] => fifo.datain[16].DATAIN
data_in[16] => fifo.DATAIN16
data_in[17] => fifo.datain[17].DATAIN
data_in[17] => fifo.DATAIN17
data_in[18] => fifo.datain[18].DATAIN
data_in[18] => fifo.DATAIN18
data_in[19] => fifo.datain[19].DATAIN
data_in[19] => fifo.DATAIN19
data_in[20] => fifo.datain[20].DATAIN
data_in[20] => fifo.DATAIN20
data_in[21] => fifo.datain[21].DATAIN
data_in[21] => fifo.DATAIN21
data_in[22] => fifo.datain[22].DATAIN
data_in[22] => fifo.DATAIN22
data_in[23] => fifo.datain[23].DATAIN
data_in[23] => fifo.DATAIN23
data_in[24] => fifo.datain[24].DATAIN
data_in[24] => fifo.DATAIN24
data_in[25] => fifo.datain[25].DATAIN
data_in[25] => fifo.DATAIN25
data_in[26] => fifo.datain[26].DATAIN
data_in[26] => fifo.DATAIN26
data_in[27] => fifo.datain[27].DATAIN
data_in[27] => fifo.DATAIN27
data_in[28] => fifo.datain[28].DATAIN
data_in[28] => fifo.DATAIN28
data_in[29] => fifo.datain[29].DATAIN
data_in[29] => fifo.DATAIN29
data_in[30] => fifo.datain[30].DATAIN
data_in[30] => fifo.DATAIN30
data_in[31] => fifo.datain[31].DATAIN
data_in[31] => fifo.DATAIN31
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => cnt[3]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[0]~reg0.CLK
clk => read_pointer[3].CLK
clk => read_pointer[2].CLK
clk => read_pointer[1].CLK
clk => read_pointer[0].CLK
clk => write_pointer[3].CLK
clk => write_pointer[2].CLK
clk => write_pointer[1].CLK
clk => write_pointer[0].CLK
clk => fifo.datain[31].CLK
clk => fifo.datain[30].CLK
clk => fifo.datain[29].CLK
clk => fifo.datain[28].CLK
clk => fifo.datain[27].CLK
clk => fifo.datain[26].CLK
clk => fifo.datain[25].CLK
clk => fifo.datain[24].CLK
clk => fifo.datain[23].CLK
clk => fifo.datain[22].CLK
clk => fifo.datain[21].CLK
clk => fifo.datain[20].CLK
clk => fifo.datain[19].CLK
clk => fifo.datain[18].CLK
clk => fifo.datain[17].CLK
clk => fifo.datain[16].CLK
clk => fifo.datain[15].CLK
clk => fifo.datain[14].CLK
clk => fifo.datain[13].CLK
clk => fifo.datain[12].CLK
clk => fifo.datain[11].CLK
clk => fifo.datain[10].CLK
clk => fifo.datain[9].CLK
clk => fifo.datain[8].CLK
clk => fifo.datain[7].CLK
clk => fifo.datain[6].CLK
clk => fifo.datain[5].CLK
clk => fifo.datain[4].CLK
clk => fifo.datain[3].CLK
clk => fifo.datain[2].CLK
clk => fifo.datain[1].CLK
clk => fifo.datain[0].CLK
clk => fifo.waddr[3].CLK
clk => fifo.waddr[2].CLK
clk => fifo.waddr[1].CLK
clk => fifo.waddr[0].CLK
clk => always3~1.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => fifo.CLK0
reset => cnt[3]~reg0.ACLR
reset => cnt[2]~reg0.ACLR
reset => cnt[1]~reg0.ACLR
reset => cnt[0]~reg0.ACLR
reset => read_pointer[3].ACLR
reset => read_pointer[2].ACLR
reset => read_pointer[1].ACLR
reset => read_pointer[0].ACLR
reset => write_pointer[3].ACLR
reset => write_pointer[2].ACLR
reset => write_pointer[1].ACLR
reset => write_pointer[0].ACLR
reset => cnt[4]~reg0.ACLR
write => always0~0.IN1
write => always2~0.IN0
write => write_pointer~7.DATAB
write => always3~0.IN0
read => always0~0.IN0
read => cnt~0.OUTPUTSELECT
read => cnt~1.OUTPUTSELECT
read => cnt~2.OUTPUTSELECT
read => cnt~3.OUTPUTSELECT
read => cnt~4.OUTPUTSELECT
read => always1~0.IN0
read => read_pointer~7.DATAB
clear => cnt~10.OUTPUTSELECT
clear => cnt~11.OUTPUTSELECT
clear => cnt~12.OUTPUTSELECT
clear => cnt~13.OUTPUTSELECT
clear => cnt~14.OUTPUTSELECT
clear => read_pointer~4.OUTPUTSELECT
clear => read_pointer~5.OUTPUTSELECT
clear => read_pointer~6.OUTPUTSELECT
clear => read_pointer~7.OUTPUTSELECT
clear => write_pointer~4.OUTPUTSELECT
clear => write_pointer~5.OUTPUTSELECT
clear => write_pointer~6.OUTPUTSELECT
clear => write_pointer~7.OUTPUTSELECT
clear => always3~0.IN1
clear => fifo.raddr[3].OUTPUTSELECT
clear => fifo.raddr[2].OUTPUTSELECT
clear => fifo.raddr[1].OUTPUTSELECT
clear => fifo.raddr[0].OUTPUTSELECT
almost_full <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
empty <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1
MRxClk => LatchedMRxErr~reg0.CLK
MRxClk => LoadRxStatus~reg0.CLK
MRxClk => ReceiveEnd~reg0.CLK
MRxClk => InvalidSymbol~reg0.CLK
MRxClk => RxLateCollision~reg0.CLK
MRxClk => RxColWindow.CLK
MRxClk => ShortFrame~reg0.CLK
MRxClk => DribbleNibble~reg0.CLK
MRxClk => ReceivedPacketTooBig~reg0.CLK
MRxClk => LatchedCrcError~reg0.CLK
Reset => LatchedMRxErr~reg0.ACLR
Reset => LoadRxStatus~reg0.ACLR
Reset => ReceiveEnd~reg0.ACLR
Reset => InvalidSymbol~reg0.ACLR
Reset => RxLateCollision~reg0.ACLR
Reset => RxColWindow.PRESET
Reset => ShortFrame~reg0.ACLR
Reset => DribbleNibble~reg0.ACLR
Reset => ReceivedPacketTooBig~reg0.ACLR
Reset => RetryCntLatched[3]~reg0.ACLR
Reset => RetryCntLatched[2]~reg0.ACLR
Reset => RetryCntLatched[1]~reg0.ACLR
Reset => RetryCntLatched[0]~reg0.ACLR
Reset => RetryLimit~reg0.ACLR
Reset => LateCollLatched~reg0.ACLR
Reset => DeferLatched~reg0.ACLR
Reset => CarrierSenseLost~reg0.ACLR
Reset => LatchedCrcError~reg0.ACLR
ReceivedLengthOK <= ReceivedLengthOK~0.DB_MAX_OUTPUT_PORT_TYPE
ReceiveEnd <= ReceiveEnd~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPacketGood <= LatchedCrcError~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCrcError => LatchedCrcError~0.IN1
MRxErr => SetInvalidSymbol~0.IN0
MRxDV => TakeSample~1.IN1
MRxDV => SetInvalidSymbol~0.IN1
MRxDV => TakeSample~0.IN1
MRxDV => always8~0.IN1
RxStateSFD => LatchedCrcError~2.OUTPUTSELECT
RxStateSFD => always1~0.IN0
RxStateSFD => DribbleNibble~1.OUTPUTSELECT
RxStateData[0] => LatchedCrcError~1.OUTPUTSELECT
RxStateData[0] => WideOr0.IN1
RxStateData[0] => TakeSample~1.IN0
RxStateData[1] => WideOr0.IN0
RxStateData[1] => always6~1.IN0
RxStateData[1] => always8~0.IN0
RxStatePreamble => always1~0.IN1
RxStateIdle => always1~2.IN1
RxStateIdle => RxColWindow~0.OUTPUTSELECT
Transmitting => always1~2.IN0
RxByteCnt[0] => LessThan0.IN16
RxByteCnt[0] => LessThan1.IN16
RxByteCnt[0] => Equal1.IN5
RxByteCnt[0] => LessThan2.IN16
RxByteCnt[0] => LessThan3.IN16
RxByteCnt[1] => LessThan0.IN15
RxByteCnt[1] => LessThan1.IN15
RxByteCnt[1] => Equal1.IN4
RxByteCnt[1] => LessThan2.IN15
RxByteCnt[1] => LessThan3.IN15
RxByteCnt[2] => LessThan0.IN14
RxByteCnt[2] => LessThan1.IN14
RxByteCnt[2] => Equal1.IN3
RxByteCnt[2] => LessThan2.IN14
RxByteCnt[2] => LessThan3.IN14
RxByteCnt[3] => LessThan0.IN13
RxByteCnt[3] => LessThan1.IN13
RxByteCnt[3] => Equal1.IN2
RxByteCnt[3] => LessThan2.IN13
RxByteCnt[3] => LessThan3.IN13
RxByteCnt[4] => LessThan0.IN12
RxByteCnt[4] => LessThan1.IN12
RxByteCnt[4] => Equal1.IN1
RxByteCnt[4] => LessThan2.IN12
RxByteCnt[4] => LessThan3.IN12
RxByteCnt[5] => LessThan0.IN11
RxByteCnt[5] => LessThan1.IN11
RxByteCnt[5] => Equal1.IN0
RxByteCnt[5] => LessThan2.IN11
RxByteCnt[5] => LessThan3.IN11
RxByteCnt[6] => LessThan0.IN10
RxByteCnt[6] => LessThan1.IN10
RxByteCnt[6] => LessThan2.IN10
RxByteCnt[6] => LessThan3.IN10
RxByteCnt[7] => LessThan0.IN9
RxByteCnt[7] => LessThan1.IN9
RxByteCnt[7] => LessThan2.IN9
RxByteCnt[7] => LessThan3.IN9
RxByteCnt[8] => LessThan0.IN8
RxByteCnt[8] => LessThan1.IN8
RxByteCnt[8] => LessThan2.IN8
RxByteCnt[8] => LessThan3.IN8
RxByteCnt[9] => LessThan0.IN7
RxByteCnt[9] => LessThan1.IN7
RxByteCnt[9] => LessThan2.IN7
RxByteCnt[9] => LessThan3.IN7
RxByteCnt[10] => LessThan0.IN6
RxByteCnt[10] => LessThan1.IN6
RxByteCnt[10] => LessThan2.IN6
RxByteCnt[10] => LessThan3.IN6
RxByteCnt[11] => LessThan0.IN5
RxByteCnt[11] => LessThan1.IN5
RxByteCnt[11] => LessThan2.IN5
RxByteCnt[11] => LessThan3.IN5
RxByteCnt[12] => LessThan0.IN4
RxByteCnt[12] => LessThan1.IN4
RxByteCnt[12] => LessThan2.IN4
RxByteCnt[12] => LessThan3.IN4
RxByteCnt[13] => LessThan0.IN3
RxByteCnt[13] => LessThan1.IN3
RxByteCnt[13] => LessThan2.IN3
RxByteCnt[13] => LessThan3.IN3
RxByteCnt[14] => LessThan0.IN2
RxByteCnt[14] => LessThan1.IN2
RxByteCnt[14] => LessThan2.IN2
RxByteCnt[14] => LessThan3.IN2
RxByteCnt[15] => LessThan0.IN1
RxByteCnt[15] => LessThan1.IN1
RxByteCnt[15] => LessThan2.IN1
RxByteCnt[15] => LessThan3.IN1
RxByteCntEq0 => LatchedCrcError~0.IN0
RxByteCntGreat2 => ~NO_FANOUT~
RxByteCntMaxFrame => TakeSample~2.IN1
InvalidSymbol <= InvalidSymbol~reg0.DB_MAX_OUTPUT_PORT_TYPE
MRxD[0] => Equal0.IN0
MRxD[1] => Equal0.IN3
MRxD[2] => Equal0.IN2
MRxD[3] => Equal0.IN1
LatchedCrcError <= LatchedCrcError~reg0.DB_MAX_OUTPUT_PORT_TYPE
Collision => always5~0.IN1
Collision => always14~3.IN0
Collision => always6~0.IN0
CollValid[0] => Equal1.IN11
CollValid[1] => Equal1.IN10
CollValid[2] => Equal1.IN9
CollValid[3] => Equal1.IN8
CollValid[4] => Equal1.IN7
CollValid[5] => Equal1.IN6
RxLateCollision <= RxLateCollision~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_RecSmall => always5~1.IN1
r_MinFL[0] => LessThan0.IN32
r_MinFL[0] => LessThan2.IN32
r_MinFL[1] => LessThan0.IN31
r_MinFL[1] => LessThan2.IN31
r_MinFL[2] => LessThan0.IN30
r_MinFL[2] => LessThan2.IN30
r_MinFL[3] => LessThan0.IN29
r_MinFL[3] => LessThan2.IN29
r_MinFL[4] => LessThan0.IN28
r_MinFL[4] => LessThan2.IN28
r_MinFL[5] => LessThan0.IN27
r_MinFL[5] => LessThan2.IN27
r_MinFL[6] => LessThan0.IN26
r_MinFL[6] => LessThan2.IN26
r_MinFL[7] => LessThan0.IN25
r_MinFL[7] => LessThan2.IN25
r_MinFL[8] => LessThan0.IN24
r_MinFL[8] => LessThan2.IN24
r_MinFL[9] => LessThan0.IN23
r_MinFL[9] => LessThan2.IN23
r_MinFL[10] => LessThan0.IN22
r_MinFL[10] => LessThan2.IN22
r_MinFL[11] => LessThan0.IN21
r_MinFL[11] => LessThan2.IN21
r_MinFL[12] => LessThan0.IN20
r_MinFL[12] => LessThan2.IN20
r_MinFL[13] => LessThan0.IN19
r_MinFL[13] => LessThan2.IN19
r_MinFL[14] => LessThan0.IN18
r_MinFL[14] => LessThan2.IN18
r_MinFL[15] => LessThan0.IN17
r_MinFL[15] => LessThan2.IN17
r_MaxFL[0] => LessThan1.IN32
r_MaxFL[0] => LessThan3.IN32
r_MaxFL[1] => LessThan1.IN31
r_MaxFL[1] => LessThan3.IN31
r_MaxFL[2] => LessThan1.IN30
r_MaxFL[2] => LessThan3.IN30
r_MaxFL[3] => LessThan1.IN29
r_MaxFL[3] => LessThan3.IN29
r_MaxFL[4] => LessThan1.IN28
r_MaxFL[4] => LessThan3.IN28
r_MaxFL[5] => LessThan1.IN27
r_MaxFL[5] => LessThan3.IN27
r_MaxFL[6] => LessThan1.IN26
r_MaxFL[6] => LessThan3.IN26
r_MaxFL[7] => LessThan1.IN25
r_MaxFL[7] => LessThan3.IN25
r_MaxFL[8] => LessThan1.IN24
r_MaxFL[8] => LessThan3.IN24
r_MaxFL[9] => LessThan1.IN23
r_MaxFL[9] => LessThan3.IN23
r_MaxFL[10] => LessThan1.IN22
r_MaxFL[10] => LessThan3.IN22
r_MaxFL[11] => LessThan1.IN21
r_MaxFL[11] => LessThan3.IN21
r_MaxFL[12] => LessThan1.IN20
r_MaxFL[12] => LessThan3.IN20
r_MaxFL[13] => LessThan1.IN19
r_MaxFL[13] => LessThan3.IN19
r_MaxFL[14] => LessThan1.IN18
r_MaxFL[14] => LessThan3.IN18
r_MaxFL[15] => LessThan1.IN17
r_MaxFL[15] => LessThan3.IN17
ShortFrame <= ShortFrame~reg0.DB_MAX_OUTPUT_PORT_TYPE
DribbleNibble <= DribbleNibble~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPacketTooBig <= ReceivedPacketTooBig~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_HugEn => ReceivedPacketTooBig~0.IN0
LoadRxStatus <= LoadRxStatus~reg0.DB_MAX_OUTPUT_PORT_TYPE
StartTxDone => always10~0.IN0
StartTxAbort => always10~0.IN1
RetryCnt[0] => RetryCntLatched[0]~reg0.DATAIN
RetryCnt[1] => RetryCntLatched[1]~reg0.DATAIN
RetryCnt[2] => RetryCntLatched[2]~reg0.DATAIN
RetryCnt[3] => RetryCntLatched[3]~reg0.DATAIN
RetryCntLatched[0] <= RetryCntLatched[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[1] <= RetryCntLatched[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[2] <= RetryCntLatched[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[3] <= RetryCntLatched[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxClk => RetryCntLatched[2]~reg0.CLK
MTxClk => RetryCntLatched[1]~reg0.CLK
MTxClk => RetryCntLatched[0]~reg0.CLK
MTxClk => RetryLimit~reg0.CLK
MTxClk => LateCollLatched~reg0.CLK
MTxClk => DeferLatched~reg0.CLK
MTxClk => CarrierSenseLost~reg0.CLK
MTxClk => RetryCntLatched[3]~reg0.CLK
MaxCollisionOccured => RetryLimit~reg0.DATAIN
RetryLimit <= RetryLimit~reg0.DB_MAX_OUTPUT_PORT_TYPE
LateCollision => LateCollLatched~reg0.DATAIN
LateCollLatched <= LateCollLatched~reg0.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication => DeferLatched~1.OUTPUTSELECT
DeferLatched <= DeferLatched~reg0.DB_MAX_OUTPUT_PORT_TYPE
RstDeferLatched => DeferLatched~0.OUTPUTSELECT
TxStartFrm => CarrierSenseLost~0.OUTPUTSELECT
StatePreamble => always14~0.IN1
StateData[0] => WideOr1.IN1
StateData[1] => WideOr1.IN0
CarrierSense => always14~1.IN1
CarrierSenseLost <= CarrierSenseLost~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxUsedData => ~NO_FANOUT~
LatchedMRxErr <= LatchedMRxErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loopback => always14~2.IN1
r_FullD => always5~0.IN0
r_FullD => always14~4.IN0


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
wren_a => altsyncram:altsyncram_component.wren_a
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
wren_b => altsyncram:altsyncram_component.wren_b
byteena_a[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena_a[1] => altsyncram:altsyncram_component.byteena_a[1]
byteena_a[2] => altsyncram:altsyncram_component.byteena_a[2]
byteena_a[3] => altsyncram:altsyncram_component.byteena_a[3]
byteena_b[0] => altsyncram:altsyncram_component.byteena_b[0]
byteena_b[1] => altsyncram:altsyncram_component.byteena_b[1]
byteena_b[2] => altsyncram:altsyncram_component.byteena_b[2]
byteena_b[3] => altsyncram:altsyncram_component.byteena_b[3]
clock => altsyncram:altsyncram_component.clock0
enable => altsyncram:altsyncram_component.clocken0
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_5dh2:auto_generated.wren_a
wren_b => altsyncram_5dh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5dh2:auto_generated.data_a[0]
data_a[1] => altsyncram_5dh2:auto_generated.data_a[1]
data_a[2] => altsyncram_5dh2:auto_generated.data_a[2]
data_a[3] => altsyncram_5dh2:auto_generated.data_a[3]
data_a[4] => altsyncram_5dh2:auto_generated.data_a[4]
data_a[5] => altsyncram_5dh2:auto_generated.data_a[5]
data_a[6] => altsyncram_5dh2:auto_generated.data_a[6]
data_a[7] => altsyncram_5dh2:auto_generated.data_a[7]
data_a[8] => altsyncram_5dh2:auto_generated.data_a[8]
data_a[9] => altsyncram_5dh2:auto_generated.data_a[9]
data_a[10] => altsyncram_5dh2:auto_generated.data_a[10]
data_a[11] => altsyncram_5dh2:auto_generated.data_a[11]
data_a[12] => altsyncram_5dh2:auto_generated.data_a[12]
data_a[13] => altsyncram_5dh2:auto_generated.data_a[13]
data_a[14] => altsyncram_5dh2:auto_generated.data_a[14]
data_a[15] => altsyncram_5dh2:auto_generated.data_a[15]
data_a[16] => altsyncram_5dh2:auto_generated.data_a[16]
data_a[17] => altsyncram_5dh2:auto_generated.data_a[17]
data_a[18] => altsyncram_5dh2:auto_generated.data_a[18]
data_a[19] => altsyncram_5dh2:auto_generated.data_a[19]
data_a[20] => altsyncram_5dh2:auto_generated.data_a[20]
data_a[21] => altsyncram_5dh2:auto_generated.data_a[21]
data_a[22] => altsyncram_5dh2:auto_generated.data_a[22]
data_a[23] => altsyncram_5dh2:auto_generated.data_a[23]
data_a[24] => altsyncram_5dh2:auto_generated.data_a[24]
data_a[25] => altsyncram_5dh2:auto_generated.data_a[25]
data_a[26] => altsyncram_5dh2:auto_generated.data_a[26]
data_a[27] => altsyncram_5dh2:auto_generated.data_a[27]
data_a[28] => altsyncram_5dh2:auto_generated.data_a[28]
data_a[29] => altsyncram_5dh2:auto_generated.data_a[29]
data_a[30] => altsyncram_5dh2:auto_generated.data_a[30]
data_a[31] => altsyncram_5dh2:auto_generated.data_a[31]
data_b[0] => altsyncram_5dh2:auto_generated.data_b[0]
data_b[1] => altsyncram_5dh2:auto_generated.data_b[1]
data_b[2] => altsyncram_5dh2:auto_generated.data_b[2]
data_b[3] => altsyncram_5dh2:auto_generated.data_b[3]
data_b[4] => altsyncram_5dh2:auto_generated.data_b[4]
data_b[5] => altsyncram_5dh2:auto_generated.data_b[5]
data_b[6] => altsyncram_5dh2:auto_generated.data_b[6]
data_b[7] => altsyncram_5dh2:auto_generated.data_b[7]
data_b[8] => altsyncram_5dh2:auto_generated.data_b[8]
data_b[9] => altsyncram_5dh2:auto_generated.data_b[9]
data_b[10] => altsyncram_5dh2:auto_generated.data_b[10]
data_b[11] => altsyncram_5dh2:auto_generated.data_b[11]
data_b[12] => altsyncram_5dh2:auto_generated.data_b[12]
data_b[13] => altsyncram_5dh2:auto_generated.data_b[13]
data_b[14] => altsyncram_5dh2:auto_generated.data_b[14]
data_b[15] => altsyncram_5dh2:auto_generated.data_b[15]
data_b[16] => altsyncram_5dh2:auto_generated.data_b[16]
data_b[17] => altsyncram_5dh2:auto_generated.data_b[17]
data_b[18] => altsyncram_5dh2:auto_generated.data_b[18]
data_b[19] => altsyncram_5dh2:auto_generated.data_b[19]
data_b[20] => altsyncram_5dh2:auto_generated.data_b[20]
data_b[21] => altsyncram_5dh2:auto_generated.data_b[21]
data_b[22] => altsyncram_5dh2:auto_generated.data_b[22]
data_b[23] => altsyncram_5dh2:auto_generated.data_b[23]
data_b[24] => altsyncram_5dh2:auto_generated.data_b[24]
data_b[25] => altsyncram_5dh2:auto_generated.data_b[25]
data_b[26] => altsyncram_5dh2:auto_generated.data_b[26]
data_b[27] => altsyncram_5dh2:auto_generated.data_b[27]
data_b[28] => altsyncram_5dh2:auto_generated.data_b[28]
data_b[29] => altsyncram_5dh2:auto_generated.data_b[29]
data_b[30] => altsyncram_5dh2:auto_generated.data_b[30]
data_b[31] => altsyncram_5dh2:auto_generated.data_b[31]
address_a[0] => altsyncram_5dh2:auto_generated.address_a[0]
address_a[1] => altsyncram_5dh2:auto_generated.address_a[1]
address_a[2] => altsyncram_5dh2:auto_generated.address_a[2]
address_a[3] => altsyncram_5dh2:auto_generated.address_a[3]
address_a[4] => altsyncram_5dh2:auto_generated.address_a[4]
address_a[5] => altsyncram_5dh2:auto_generated.address_a[5]
address_a[6] => altsyncram_5dh2:auto_generated.address_a[6]
address_a[7] => altsyncram_5dh2:auto_generated.address_a[7]
address_a[8] => altsyncram_5dh2:auto_generated.address_a[8]
address_a[9] => altsyncram_5dh2:auto_generated.address_a[9]
address_a[10] => altsyncram_5dh2:auto_generated.address_a[10]
address_b[0] => altsyncram_5dh2:auto_generated.address_b[0]
address_b[1] => altsyncram_5dh2:auto_generated.address_b[1]
address_b[2] => altsyncram_5dh2:auto_generated.address_b[2]
address_b[3] => altsyncram_5dh2:auto_generated.address_b[3]
address_b[4] => altsyncram_5dh2:auto_generated.address_b[4]
address_b[5] => altsyncram_5dh2:auto_generated.address_b[5]
address_b[6] => altsyncram_5dh2:auto_generated.address_b[6]
address_b[7] => altsyncram_5dh2:auto_generated.address_b[7]
address_b[8] => altsyncram_5dh2:auto_generated.address_b[8]
address_b[9] => altsyncram_5dh2:auto_generated.address_b[9]
address_b[10] => altsyncram_5dh2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5dh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_5dh2:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_5dh2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_5dh2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_5dh2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_5dh2:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_5dh2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_5dh2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_5dh2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_5dh2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_5dh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_5dh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_5dh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_5dh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_5dh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_5dh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_5dh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_5dh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_5dh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_5dh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_5dh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_5dh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_5dh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_5dh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_5dh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_5dh2:auto_generated.q_a[15]
q_a[16] <= altsyncram_5dh2:auto_generated.q_a[16]
q_a[17] <= altsyncram_5dh2:auto_generated.q_a[17]
q_a[18] <= altsyncram_5dh2:auto_generated.q_a[18]
q_a[19] <= altsyncram_5dh2:auto_generated.q_a[19]
q_a[20] <= altsyncram_5dh2:auto_generated.q_a[20]
q_a[21] <= altsyncram_5dh2:auto_generated.q_a[21]
q_a[22] <= altsyncram_5dh2:auto_generated.q_a[22]
q_a[23] <= altsyncram_5dh2:auto_generated.q_a[23]
q_a[24] <= altsyncram_5dh2:auto_generated.q_a[24]
q_a[25] <= altsyncram_5dh2:auto_generated.q_a[25]
q_a[26] <= altsyncram_5dh2:auto_generated.q_a[26]
q_a[27] <= altsyncram_5dh2:auto_generated.q_a[27]
q_a[28] <= altsyncram_5dh2:auto_generated.q_a[28]
q_a[29] <= altsyncram_5dh2:auto_generated.q_a[29]
q_a[30] <= altsyncram_5dh2:auto_generated.q_a[30]
q_a[31] <= altsyncram_5dh2:auto_generated.q_a[31]
q_b[0] <= altsyncram_5dh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_5dh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_5dh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_5dh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_5dh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_5dh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_5dh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_5dh2:auto_generated.q_b[7]
q_b[8] <= altsyncram_5dh2:auto_generated.q_b[8]
q_b[9] <= altsyncram_5dh2:auto_generated.q_b[9]
q_b[10] <= altsyncram_5dh2:auto_generated.q_b[10]
q_b[11] <= altsyncram_5dh2:auto_generated.q_b[11]
q_b[12] <= altsyncram_5dh2:auto_generated.q_b[12]
q_b[13] <= altsyncram_5dh2:auto_generated.q_b[13]
q_b[14] <= altsyncram_5dh2:auto_generated.q_b[14]
q_b[15] <= altsyncram_5dh2:auto_generated.q_b[15]
q_b[16] <= altsyncram_5dh2:auto_generated.q_b[16]
q_b[17] <= altsyncram_5dh2:auto_generated.q_b[17]
q_b[18] <= altsyncram_5dh2:auto_generated.q_b[18]
q_b[19] <= altsyncram_5dh2:auto_generated.q_b[19]
q_b[20] <= altsyncram_5dh2:auto_generated.q_b[20]
q_b[21] <= altsyncram_5dh2:auto_generated.q_b[21]
q_b[22] <= altsyncram_5dh2:auto_generated.q_b[22]
q_b[23] <= altsyncram_5dh2:auto_generated.q_b[23]
q_b[24] <= altsyncram_5dh2:auto_generated.q_b[24]
q_b[25] <= altsyncram_5dh2:auto_generated.q_b[25]
q_b[26] <= altsyncram_5dh2:auto_generated.q_b[26]
q_b[27] <= altsyncram_5dh2:auto_generated.q_b[27]
q_b[28] <= altsyncram_5dh2:auto_generated.q_b[28]
q_b[29] <= altsyncram_5dh2:auto_generated.q_b[29]
q_b[30] <= altsyncram_5dh2:auto_generated.q_b[30]
q_b[31] <= altsyncram_5dh2:auto_generated.q_b[31]


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => address_reg_a[0].DATAIN
address_a[9] => decode_iga:decode2.data[0]
address_a[9] => decode_iga:decode_a.data[0]
address_a[10] => address_reg_a[1].DATAIN
address_a[10] => decode_iga:decode2.data[1]
address_a[10] => decode_iga:decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[5] => ram_block1a120.PORTBADDR5
address_b[5] => ram_block1a121.PORTBADDR5
address_b[5] => ram_block1a122.PORTBADDR5
address_b[5] => ram_block1a123.PORTBADDR5
address_b[5] => ram_block1a124.PORTBADDR5
address_b[5] => ram_block1a125.PORTBADDR5
address_b[5] => ram_block1a126.PORTBADDR5
address_b[5] => ram_block1a127.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[6] => ram_block1a120.PORTBADDR6
address_b[6] => ram_block1a121.PORTBADDR6
address_b[6] => ram_block1a122.PORTBADDR6
address_b[6] => ram_block1a123.PORTBADDR6
address_b[6] => ram_block1a124.PORTBADDR6
address_b[6] => ram_block1a125.PORTBADDR6
address_b[6] => ram_block1a126.PORTBADDR6
address_b[6] => ram_block1a127.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[7] => ram_block1a120.PORTBADDR7
address_b[7] => ram_block1a121.PORTBADDR7
address_b[7] => ram_block1a122.PORTBADDR7
address_b[7] => ram_block1a123.PORTBADDR7
address_b[7] => ram_block1a124.PORTBADDR7
address_b[7] => ram_block1a125.PORTBADDR7
address_b[7] => ram_block1a126.PORTBADDR7
address_b[7] => ram_block1a127.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[8] => ram_block1a120.PORTBADDR8
address_b[8] => ram_block1a121.PORTBADDR8
address_b[8] => ram_block1a122.PORTBADDR8
address_b[8] => ram_block1a123.PORTBADDR8
address_b[8] => ram_block1a124.PORTBADDR8
address_b[8] => ram_block1a125.PORTBADDR8
address_b[8] => ram_block1a126.PORTBADDR8
address_b[8] => ram_block1a127.PORTBADDR8
address_b[9] => address_reg_b[0].DATAIN
address_b[9] => decode_iga:decode3.data[0]
address_b[9] => decode_iga:decode_b.data[0]
address_b[10] => address_reg_b[1].DATAIN
address_b[10] => decode_iga:decode3.data[1]
address_b[10] => decode_iga:decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a64.CLK1
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a65.CLK1
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a66.CLK1
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a67.CLK1
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a68.CLK1
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a69.CLK1
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a70.CLK1
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a71.CLK1
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a72.CLK1
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a73.CLK1
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a74.CLK1
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a75.CLK1
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a76.CLK1
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a77.CLK1
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a78.CLK1
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a79.CLK1
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a80.CLK1
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a81.CLK1
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a82.CLK1
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a83.CLK1
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a84.CLK1
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a85.CLK1
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a86.CLK1
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a87.CLK1
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a88.CLK1
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a89.CLK1
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a90.CLK1
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a91.CLK1
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a92.CLK1
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a93.CLK1
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a94.CLK1
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a95.CLK1
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a96.CLK1
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a97.CLK1
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a98.CLK1
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a99.CLK1
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a100.CLK1
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a101.CLK1
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a102.CLK1
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a103.CLK1
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a104.CLK1
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a105.CLK1
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a106.CLK1
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a107.CLK1
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a108.CLK1
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a109.CLK1
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a110.CLK1
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a111.CLK1
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a112.CLK1
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a113.CLK1
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a114.CLK1
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a115.CLK1
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a116.CLK1
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a117.CLK1
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a118.CLK1
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a119.CLK1
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a120.CLK1
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a121.CLK1
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a122.CLK1
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a123.CLK1
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a124.CLK1
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a125.CLK1
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a126.CLK1
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a127.CLK1
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clocken0 => decode_iga:decode_a.enable
clocken0 => decode_iga:decode_b.enable
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
clocken0 => address_reg_b[1].ENA
clocken0 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[0] => ram_block1a64.PORTBDATAIN
data_b[0] => ram_block1a96.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[1] => ram_block1a65.PORTBDATAIN
data_b[1] => ram_block1a97.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[2] => ram_block1a66.PORTBDATAIN
data_b[2] => ram_block1a98.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[3] => ram_block1a67.PORTBDATAIN
data_b[3] => ram_block1a99.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[4] => ram_block1a68.PORTBDATAIN
data_b[4] => ram_block1a100.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[5] => ram_block1a69.PORTBDATAIN
data_b[5] => ram_block1a101.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[6] => ram_block1a70.PORTBDATAIN
data_b[6] => ram_block1a102.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[7] => ram_block1a71.PORTBDATAIN
data_b[7] => ram_block1a103.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[8] => ram_block1a72.PORTBDATAIN
data_b[8] => ram_block1a104.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[9] => ram_block1a73.PORTBDATAIN
data_b[9] => ram_block1a105.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[10] => ram_block1a74.PORTBDATAIN
data_b[10] => ram_block1a106.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[11] => ram_block1a75.PORTBDATAIN
data_b[11] => ram_block1a107.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[12] => ram_block1a76.PORTBDATAIN
data_b[12] => ram_block1a108.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[13] => ram_block1a77.PORTBDATAIN
data_b[13] => ram_block1a109.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[14] => ram_block1a78.PORTBDATAIN
data_b[14] => ram_block1a110.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[15] => ram_block1a79.PORTBDATAIN
data_b[15] => ram_block1a111.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[16] => ram_block1a80.PORTBDATAIN
data_b[16] => ram_block1a112.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[17] => ram_block1a81.PORTBDATAIN
data_b[17] => ram_block1a113.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[18] => ram_block1a82.PORTBDATAIN
data_b[18] => ram_block1a114.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[19] => ram_block1a83.PORTBDATAIN
data_b[19] => ram_block1a115.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[20] => ram_block1a84.PORTBDATAIN
data_b[20] => ram_block1a116.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[21] => ram_block1a85.PORTBDATAIN
data_b[21] => ram_block1a117.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[22] => ram_block1a86.PORTBDATAIN
data_b[22] => ram_block1a118.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[23] => ram_block1a87.PORTBDATAIN
data_b[23] => ram_block1a119.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[24] => ram_block1a88.PORTBDATAIN
data_b[24] => ram_block1a120.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[25] => ram_block1a89.PORTBDATAIN
data_b[25] => ram_block1a121.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[26] => ram_block1a90.PORTBDATAIN
data_b[26] => ram_block1a122.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[27] => ram_block1a91.PORTBDATAIN
data_b[27] => ram_block1a123.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[28] => ram_block1a92.PORTBDATAIN
data_b[28] => ram_block1a124.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[29] => ram_block1a93.PORTBDATAIN
data_b[29] => ram_block1a125.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[30] => ram_block1a94.PORTBDATAIN
data_b[30] => ram_block1a126.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
data_b[31] => ram_block1a95.PORTBDATAIN
data_b[31] => ram_block1a127.PORTBDATAIN
q_a[0] <= mux_fcb:mux4.result[0]
q_a[1] <= mux_fcb:mux4.result[1]
q_a[2] <= mux_fcb:mux4.result[2]
q_a[3] <= mux_fcb:mux4.result[3]
q_a[4] <= mux_fcb:mux4.result[4]
q_a[5] <= mux_fcb:mux4.result[5]
q_a[6] <= mux_fcb:mux4.result[6]
q_a[7] <= mux_fcb:mux4.result[7]
q_a[8] <= mux_fcb:mux4.result[8]
q_a[9] <= mux_fcb:mux4.result[9]
q_a[10] <= mux_fcb:mux4.result[10]
q_a[11] <= mux_fcb:mux4.result[11]
q_a[12] <= mux_fcb:mux4.result[12]
q_a[13] <= mux_fcb:mux4.result[13]
q_a[14] <= mux_fcb:mux4.result[14]
q_a[15] <= mux_fcb:mux4.result[15]
q_a[16] <= mux_fcb:mux4.result[16]
q_a[17] <= mux_fcb:mux4.result[17]
q_a[18] <= mux_fcb:mux4.result[18]
q_a[19] <= mux_fcb:mux4.result[19]
q_a[20] <= mux_fcb:mux4.result[20]
q_a[21] <= mux_fcb:mux4.result[21]
q_a[22] <= mux_fcb:mux4.result[22]
q_a[23] <= mux_fcb:mux4.result[23]
q_a[24] <= mux_fcb:mux4.result[24]
q_a[25] <= mux_fcb:mux4.result[25]
q_a[26] <= mux_fcb:mux4.result[26]
q_a[27] <= mux_fcb:mux4.result[27]
q_a[28] <= mux_fcb:mux4.result[28]
q_a[29] <= mux_fcb:mux4.result[29]
q_a[30] <= mux_fcb:mux4.result[30]
q_a[31] <= mux_fcb:mux4.result[31]
q_b[0] <= mux_fcb:mux5.result[0]
q_b[1] <= mux_fcb:mux5.result[1]
q_b[2] <= mux_fcb:mux5.result[2]
q_b[3] <= mux_fcb:mux5.result[3]
q_b[4] <= mux_fcb:mux5.result[4]
q_b[5] <= mux_fcb:mux5.result[5]
q_b[6] <= mux_fcb:mux5.result[6]
q_b[7] <= mux_fcb:mux5.result[7]
q_b[8] <= mux_fcb:mux5.result[8]
q_b[9] <= mux_fcb:mux5.result[9]
q_b[10] <= mux_fcb:mux5.result[10]
q_b[11] <= mux_fcb:mux5.result[11]
q_b[12] <= mux_fcb:mux5.result[12]
q_b[13] <= mux_fcb:mux5.result[13]
q_b[14] <= mux_fcb:mux5.result[14]
q_b[15] <= mux_fcb:mux5.result[15]
q_b[16] <= mux_fcb:mux5.result[16]
q_b[17] <= mux_fcb:mux5.result[17]
q_b[18] <= mux_fcb:mux5.result[18]
q_b[19] <= mux_fcb:mux5.result[19]
q_b[20] <= mux_fcb:mux5.result[20]
q_b[21] <= mux_fcb:mux5.result[21]
q_b[22] <= mux_fcb:mux5.result[22]
q_b[23] <= mux_fcb:mux5.result[23]
q_b[24] <= mux_fcb:mux5.result[24]
q_b[25] <= mux_fcb:mux5.result[25]
q_b[26] <= mux_fcb:mux5.result[26]
q_b[27] <= mux_fcb:mux5.result[27]
q_b[28] <= mux_fcb:mux5.result[28]
q_b[29] <= mux_fcb:mux5.result[29]
q_b[30] <= mux_fcb:mux5.result[30]
q_b[31] <= mux_fcb:mux5.result[31]
wren_a => decode_iga:decode2.enable
wren_b => decode_iga:decode3.enable


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode2
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode3
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode_a
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode_b
data[0] => w_anode456w[1].IN1
data[0] => w_anode472w[1].IN1
data[1] => w_anode464w[2].IN1
data[1] => w_anode472w[2].IN1
enable => w_anode443w[1].IN0
enable => w_anode456w[1].IN0
enable => w_anode464w[1].IN0
enable => w_anode472w[1].IN0
eq[0] <= w_anode443w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode456w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode472w[2].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|mux_fcb:mux4
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|mux_fcb:mux5
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISRxd
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSDA
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSCL
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSw2
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSw3
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:ISSw4
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:7:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:6:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:5:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:4:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:3:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:2:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:1:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


|T8052_Toplevel|InputSync:\sync_dp:0:ISDIP
Input => q1[0].DATAIN
clk => q1[0].CLK
clk => q1[1].CLK
clr_n => q1[0].ACLR
clr_n => q1[1].ACLR
q <= q1[1].DB_MAX_OUTPUT_PORT_TYPE


