<profile>

<section name = "Vitis HLS Report for 'v_mix_yuv2rgb_false_4'" level="0">
<item name = "Date">Thu Jul 18 12:04:20 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.802 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 8303041, 10.000 ns, 83.030 ms, 1, 8303041, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82">v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2, 66, 3842, 0.660 us, 38.420 us, 65, 3841, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_895_1">4352, 8303040, 68 ~ 3844, -, -, 64 ~ 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 25, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 15, 82, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 62, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82">v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2, 0, 0, 15, 82, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="y_4_fu_104_p2">+, 0, 0, 12, 12, 1</column>
<column name="icmp_ln895_fu_99_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="layerEnableFlag_blk_n">9, 2, 1, 2</column>
<column name="outLayer0_write">9, 2, 1, 2</column>
<column name="srcLayer0Yuv_read">9, 2, 1, 2</column>
<column name="y_fu_60">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="layerEnableFlag_1_reg_125">1, 0, 1, 0</column>
<column name="y_fu_60">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_mix_yuv2rgb&lt;false&gt;.4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_mix_yuv2rgb&lt;false&gt;.4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_mix_yuv2rgb&lt;false&gt;.4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_mix_yuv2rgb&lt;false&gt;.4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_mix_yuv2rgb&lt;false&gt;.4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_mix_yuv2rgb&lt;false&gt;.4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_mix_yuv2rgb&lt;false&gt;.4, return value</column>
<column name="srcLayer0Yuv_dout">in, 24, ap_fifo, srcLayer0Yuv, pointer</column>
<column name="srcLayer0Yuv_num_data_valid">in, 3, ap_fifo, srcLayer0Yuv, pointer</column>
<column name="srcLayer0Yuv_fifo_cap">in, 3, ap_fifo, srcLayer0Yuv, pointer</column>
<column name="srcLayer0Yuv_empty_n">in, 1, ap_fifo, srcLayer0Yuv, pointer</column>
<column name="srcLayer0Yuv_read">out, 1, ap_fifo, srcLayer0Yuv, pointer</column>
<column name="height">in, 12, ap_stable, height, scalar</column>
<column name="width">in, 12, ap_stable, width, scalar</column>
<column name="layerEnableFlag_dout">in, 1, ap_fifo, layerEnableFlag, pointer</column>
<column name="layerEnableFlag_num_data_valid">in, 3, ap_fifo, layerEnableFlag, pointer</column>
<column name="layerEnableFlag_fifo_cap">in, 3, ap_fifo, layerEnableFlag, pointer</column>
<column name="layerEnableFlag_empty_n">in, 1, ap_fifo, layerEnableFlag, pointer</column>
<column name="layerEnableFlag_read">out, 1, ap_fifo, layerEnableFlag, pointer</column>
<column name="outLayer0_din">out, 24, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_num_data_valid">in, 3, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_fifo_cap">in, 3, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_full_n">in, 1, ap_fifo, outLayer0, pointer</column>
<column name="outLayer0_write">out, 1, ap_fifo, outLayer0, pointer</column>
</table>
</item>
</section>
</profile>
