FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_XOR_64_H
#define _ASM_X86_XOR_64_H

static struct xor_block_template xor_block_sse = {
	.name = "generic_sse",
	.do_2 = xor_sse_2,
/* bench 14175.1.0 faec37355d4c */
/* bench 14175.1.1 5485e51f0d35 */
/* bench 14175.1.2 4852c542a5dc */
/* bench 14175.1.3 1acf67c37845 */
/* bench 14175.1.4 a89293baa483 */
/* bench 14175.1.5 a096614fb0f8 */
/* bench 14175.1.6 43f64b730e8d */
/* bench 14175.1.7 0fce245d0c41 */
/* bench 14175.1.8 732f8756ecdd */
/* bench 14175.1.9 8baef7b34738 */
/* bench 14175.1.10 6e4d703d41a7 */
/* bench 14175.1.11 c22f8d101e63 */
/* bench 14175.1.12 0a44628d0c18 */
/* bench 14175.1.13 3783357df877 */
/* bench 14175.1.14 854cd8e19709 */
};


/* Also try the AVX routines */
#include <asm/xor_avx.h>

/* We force the use of the SSE xor block because it can write around L2.
   We may also be able to load into the L1 only depending on how the cpu
   deals with a load to a line that is being prefetched.  */
#undef XOR_TRY_TEMPLATES
#define XOR_TRY_TEMPLATES			\
do {						\
	AVX_XOR_SPEED;				\
	xor_speed(&xor_block_sse_pf64);		\
	xor_speed(&xor_block_sse);		\
} while (0)

#endif /* _ASM_X86_XOR_64_H */
