{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649265090559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265090559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:11:30 2022 " "Processing started: Thu Apr 07 01:11:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265090559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265090559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265090560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649265090910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649265090910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light " "Found entity 1: Traffic_Light" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265096368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265096368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light_tb " "Found entity 1: Traffic_Light_tb" {  } { { "Traffic_Light_tb.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265096370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265096370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_Light " "Elaborating entity \"Traffic_Light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649265096391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(48) " "Verilog HDL assignment warning at Traffic_Light.v(48): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096392 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(52) " "Verilog HDL assignment warning at Traffic_Light.v(52): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(56) " "Verilog HDL assignment warning at Traffic_Light.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(60) " "Verilog HDL assignment warning at Traffic_Light.v(60): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(64) " "Verilog HDL assignment warning at Traffic_Light.v(64): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(68) " "Verilog HDL assignment warning at Traffic_Light.v(68): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(72) " "Verilog HDL assignment warning at Traffic_Light.v(72): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(79) " "Verilog HDL assignment warning at Traffic_Light.v(79): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(87) " "Verilog HDL assignment warning at Traffic_Light.v(87): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(91) " "Verilog HDL assignment warning at Traffic_Light.v(91): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(95) " "Verilog HDL assignment warning at Traffic_Light.v(95): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(99) " "Verilog HDL assignment warning at Traffic_Light.v(99): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(103) " "Verilog HDL assignment warning at Traffic_Light.v(103): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(107) " "Verilog HDL assignment warning at Traffic_Light.v(107): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(111) " "Verilog HDL assignment warning at Traffic_Light.v(111): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(118) " "Verilog HDL assignment warning at Traffic_Light.v(118): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(126) " "Verilog HDL assignment warning at Traffic_Light.v(126): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(130) " "Verilog HDL assignment warning at Traffic_Light.v(130): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(134) " "Verilog HDL assignment warning at Traffic_Light.v(134): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(138) " "Verilog HDL assignment warning at Traffic_Light.v(138): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(142) " "Verilog HDL assignment warning at Traffic_Light.v(142): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(146) " "Verilog HDL assignment warning at Traffic_Light.v(146): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(150) " "Verilog HDL assignment warning at Traffic_Light.v(150): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Traffic_Light.v(157) " "Verilog HDL assignment warning at Traffic_Light.v(157): truncated value with size 32 to match size of target (5)" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Traffic_Light.v(42) " "Verilog HDL Case Statement information at Traffic_Light.v(42): all case item expressions in this case statement are onehot" {  } { { "Traffic_Light.v" "" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649265096393 "|Traffic_Light"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649265096842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649265097073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265097073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649265097094 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649265097094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649265097094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649265097094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265097104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:11:37 2022 " "Processing ended: Thu Apr 07 01:11:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265097104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265097104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265097104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265097104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649265098233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265098234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:11:37 2022 " "Processing started: Thu Apr 07 01:11:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265098234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649265098234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649265098234 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649265098317 ""}
{ "Info" "0" "" "Project  = Traffic_Light" {  } {  } 0 0 "Project  = Traffic_Light" 0 0 "Fitter" 0 0 1649265098317 ""}
{ "Info" "0" "" "Revision = Traffic_Light" {  } {  } 0 0 "Revision = Traffic_Light" 0 0 "Fitter" 0 0 1649265098317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649265098408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649265098408 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Traffic_Light 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Traffic_Light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649265098413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649265098449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649265098449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649265098795 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649265098813 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649265098907 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649265107951 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50MHz~inputCLKENA0 25 global CLKCTRL_G6 " "CLK_50MHz~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649265108009 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649265108009 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265108009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649265108012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649265108012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649265108012 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649265108012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649265108013 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649265108013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Traffic_Light.sdc " "Synopsys Design Constraints File file not found: 'Traffic_Light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649265108484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649265108484 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649265108486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649265108486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649265108487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649265108495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649265108495 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649265108495 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265108522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649265111773 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649265111882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265113214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649265114508 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649265116404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265116404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649265117284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/FPGA/0321_Hw/Traffic_Light/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649265120306 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649265120306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649265121396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649265121396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265121400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649265122406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649265122439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649265122690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649265122690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649265122935 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649265124765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0321_Hw/Traffic_Light/output_files/Traffic_Light.fit.smsg " "Generated suppressed messages file C:/FPGA/0321_Hw/Traffic_Light/output_files/Traffic_Light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649265125013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6761 " "Peak virtual memory: 6761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265125357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:12:05 2022 " "Processing ended: Thu Apr 07 01:12:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265125357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265125357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265125357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649265125357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649265126409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265126409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:12:06 2022 " "Processing started: Thu Apr 07 01:12:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265126409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649265126409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649265126409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649265127007 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649265131562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265131908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:12:11 2022 " "Processing ended: Thu Apr 07 01:12:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265131908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265131908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265131908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649265131908 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649265132585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649265133085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265133085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:12:12 2022 " "Processing started: Thu Apr 07 01:12:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265133085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649265133085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Traffic_Light -c Traffic_Light " "Command: quartus_sta Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649265133085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649265133173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649265133646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649265133646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265133684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265133685 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Traffic_Light.sdc " "Synopsys Design Constraints File file not found: 'Traffic_Light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649265134117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265134117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz " "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649265134117 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1Hz CLK_1Hz " "create_clock -period 1.000 -name CLK_1Hz CLK_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649265134117 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649265134117 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649265134118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649265134119 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649265134119 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649265134126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649265134135 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649265134135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.313 " "Worst-case setup slack is -4.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.313             -83.756 CLK_50MHz  " "   -4.313             -83.756 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.838             -14.602 CLK_1Hz  " "   -1.838             -14.602 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265134137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 CLK_1Hz  " "    0.346               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 CLK_50MHz  " "    0.457               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265134138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265134140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265134141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.415 " "Worst-case minimum pulse width slack is -0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415             -18.968 CLK_50MHz  " "   -0.415             -18.968 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.227 CLK_1Hz  " "   -0.394              -5.227 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265134142 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649265134149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649265134176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649265134811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649265134846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649265134850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649265134850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.451 " "Worst-case setup slack is -4.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.451             -81.242 CLK_50MHz  " "   -4.451             -81.242 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911             -14.853 CLK_1Hz  " "   -1.911             -14.853 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265134851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 CLK_1Hz  " "    0.329               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 CLK_50MHz  " "    0.459               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265134853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265134854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265134855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.437 " "Worst-case minimum pulse width slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -20.375 CLK_50MHz  " "   -0.437             -20.375 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.202 CLK_1Hz  " "   -0.394              -5.202 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265134857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265134857 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649265134863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649265134997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649265135534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649265135567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649265135568 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649265135568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.161 " "Worst-case setup slack is -3.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.161             -35.241 CLK_50MHz  " "   -3.161             -35.241 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.798              -5.665 CLK_1Hz  " "   -0.798              -5.665 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265135569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 CLK_1Hz  " "    0.142               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 CLK_50MHz  " "    0.249               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265135571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265135572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265135574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.439 " "Worst-case minimum pulse width slack is -0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439              -3.621 CLK_50MHz  " "   -0.439              -3.621 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 CLK_1Hz  " "    0.113               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265135575 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649265135582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649265135714 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649265135715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649265135715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.652 " "Worst-case setup slack is -2.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.652             -29.429 CLK_50MHz  " "   -2.652             -29.429 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -4.921 CLK_1Hz  " "   -0.694              -4.921 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265135716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 CLK_1Hz  " "    0.118               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 CLK_50MHz  " "    0.236               0.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265135718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265135719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649265135721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.440 " "Worst-case minimum pulse width slack is -0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -3.580 CLK_50MHz  " "   -0.440              -3.580 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 CLK_1Hz  " "    0.125               0.000 CLK_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649265135722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649265135722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649265136783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649265136784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5160 " "Peak virtual memory: 5160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265136812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:12:16 2022 " "Processing ended: Thu Apr 07 01:12:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265136812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265136812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265136812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649265136812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1649265137841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265137841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:12:17 2022 " "Processing started: Thu Apr 07 01:12:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265137841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649265137841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649265137841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1649265138570 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1649265138599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Traffic_Light.vo C:/FPGA/0321_Hw/Traffic_Light/simulation/modelsim/ simulation " "Generated file Traffic_Light.vo in folder \"C:/FPGA/0321_Hw/Traffic_Light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649265138610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265138639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:12:18 2022 " "Processing ended: Thu Apr 07 01:12:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265138639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265138639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265138639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649265138639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1649265139709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265139709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:12:19 2022 " "Processing started: Thu Apr 07 01:12:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265139709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1649265139709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Traffic_Light Traffic_Light " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Traffic_Light Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1649265139709 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Traffic_Light Traffic_Light " "Quartus(args): --block_on_gui Traffic_Light Traffic_Light" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1649265139709 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1649265139792 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1649265139865 ""}
{ "Warning" "0" "" "Warning: File Traffic_Light_run_msim_gate_verilog.do already exists - backing up current file as Traffic_Light_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File Traffic_Light_run_msim_gate_verilog.do already exists - backing up current file as Traffic_Light_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1649265139942 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/FPGA/0321_Hw/Traffic_Light/simulation/modelsim/Traffic_Light_run_msim_gate_verilog.do" {  } { { "C:/FPGA/0321_Hw/Traffic_Light/simulation/modelsim/Traffic_Light_run_msim_gate_verilog.do" "0" { Text "C:/FPGA/0321_Hw/Traffic_Light/simulation/modelsim/Traffic_Light_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/FPGA/0321_Hw/Traffic_Light/simulation/modelsim/Traffic_Light_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1649265139946 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do Traffic_Light_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do Traffic_Light_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{Traffic_Light.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{Traffic_Light.vo\}" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 01:12:27 on Apr 07,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 01:12:27 on Apr 07,2022" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" Traffic_Light.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" Traffic_Light.vo " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module Traffic_Light" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module Traffic_Light" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Traffic_Light" {  } {  } 0 0 "ModelSim-Altera Info: #     Traffic_Light" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 01:12:27 on Apr 07,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 01:12:27 on Apr 07,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0321_Hw/Traffic_Light \{C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0321_Hw/Traffic_Light \{C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_tb.v\}" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 01:12:27 on Apr 07,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 01:12:27 on Apr 07,2022" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0321_Hw/Traffic_Light\" C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0321_Hw/Traffic_Light\" C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_tb.v " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module Traffic_Light_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module Traffic_Light_tb" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Traffic_Light_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     Traffic_Light_tb" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 01:12:27 on Apr 07,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 01:12:27 on Apr 07,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Traffic_Light_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Traffic_Light_tb" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Traffic_Light_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Traffic_Light_tb " 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 01:12:27 on Apr 07,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 01:12:27 on Apr 07,2022" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.Traffic_Light_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.Traffic_Light_tb" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.Traffic_Light" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.Traffic_Light" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1649267645204 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run 20 sec" {  } {  } 0 0 "ModelSim-Altera Info: # run 20 sec" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 01:54:03 on Apr 07,2022, Elapsed time: 0:41:36" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 01:54:03 on Apr 07,2022, Elapsed time: 0:41:36" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1649267645209 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1649267645312 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_nativelink_simulation.rpt" {  } { { "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_nativelink_simulation.rpt" "0" { Text "C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/FPGA/0321_Hw/Traffic_Light/Traffic_Light_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1649267645313 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1649267645313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649267645313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:54:05 2022 " "Processing ended: Thu Apr 07 01:54:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649267645313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:41:46 " "Elapsed time: 00:41:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649267645313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649267645313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1649267645313 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1649267645878 ""}
