Classic Timing Analyzer report for part4
Mon Mar 28 18:53:15 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'KEY[0]'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.248 ns                         ; SW[1]             ; State:comb_7|Q[3] ; --         ; KEY[0]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.247 ns                        ; State:comb_7|Q[0] ; HEX0[0]           ; KEY[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.558 ns                        ; SW[1]             ; HEX0[0]           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.076 ns                         ; SW[1]             ; State:comb_7|Q[0] ; --         ; KEY[0]   ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; 340.48 MHz ( period = 2.937 ns ) ; State:comb_7|Q[0] ; State:comb_7|Q[3] ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 340.48 MHz ( period = 2.937 ns )               ; State:comb_7|Q[0] ; State:comb_7|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.723 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; State:comb_7|Q[0] ; State:comb_7|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.573 ns                ;
; N/A   ; 385.06 MHz ( period = 2.597 ns )               ; State:comb_7|Q[1] ; State:comb_7|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 401.45 MHz ( period = 2.491 ns )               ; State:comb_7|Q[2] ; State:comb_7|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; 408.00 MHz ( period = 2.451 ns )               ; State:comb_7|Q[1] ; State:comb_7|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.237 ns                ;
; N/A   ; 408.66 MHz ( period = 2.447 ns )               ; State:comb_7|Q[1] ; State:comb_7|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.233 ns                ;
; N/A   ; 414.59 MHz ( period = 2.412 ns )               ; State:comb_7|Q[0] ; State:comb_7|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; 438.21 MHz ( period = 2.282 ns )               ; State:comb_7|Q[3] ; State:comb_7|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[3] ; State:comb_7|Q[3] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[2] ; State:comb_7|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[2] ; State:comb_7|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[2] ; State:comb_7|Q[1] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[3] ; State:comb_7|Q[2] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.680 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[3] ; State:comb_7|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.444 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[1] ; State:comb_7|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; State:comb_7|Q[0] ; State:comb_7|Q[0] ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+-------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                ; To Clock ;
+-------+--------------+------------+-------+-------------------+----------+
; N/A   ; None         ; 1.248 ns   ; SW[1] ; State:comb_7|Q[3] ; KEY[0]   ;
; N/A   ; None         ; 1.185 ns   ; SW[2] ; State:comb_7|Q[3] ; KEY[0]   ;
; N/A   ; None         ; 1.098 ns   ; SW[1] ; State:comb_7|Q[2] ; KEY[0]   ;
; N/A   ; None         ; 1.059 ns   ; SW[1] ; State:comb_7|Q[1] ; KEY[0]   ;
; N/A   ; None         ; 1.050 ns   ; SW[2] ; State:comb_7|Q[1] ; KEY[0]   ;
; N/A   ; None         ; 1.035 ns   ; SW[2] ; State:comb_7|Q[2] ; KEY[0]   ;
; N/A   ; None         ; 0.748 ns   ; SW[0] ; State:comb_7|Q[1] ; KEY[0]   ;
; N/A   ; None         ; 0.739 ns   ; SW[0] ; State:comb_7|Q[3] ; KEY[0]   ;
; N/A   ; None         ; 0.385 ns   ; SW[0] ; State:comb_7|Q[2] ; KEY[0]   ;
; N/A   ; None         ; 0.225 ns   ; SW[0] ; State:comb_7|Q[0] ; KEY[0]   ;
; N/A   ; None         ; -0.846 ns  ; SW[1] ; State:comb_7|Q[0] ; KEY[0]   ;
+-------+--------------+------------+-------+-------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+-------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To      ; From Clock ;
+-------+--------------+------------+-------------------+---------+------------+
; N/A   ; None         ; 13.247 ns  ; State:comb_7|Q[0] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 13.236 ns  ; State:comb_7|Q[0] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 13.234 ns  ; State:comb_7|Q[0] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 13.024 ns  ; State:comb_7|Q[0] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 13.010 ns  ; State:comb_7|Q[0] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 12.997 ns  ; State:comb_7|Q[0] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 12.993 ns  ; State:comb_7|Q[0] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 12.907 ns  ; State:comb_7|Q[1] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 12.896 ns  ; State:comb_7|Q[1] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 12.894 ns  ; State:comb_7|Q[1] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 12.801 ns  ; State:comb_7|Q[2] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 12.790 ns  ; State:comb_7|Q[2] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 12.788 ns  ; State:comb_7|Q[2] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 12.684 ns  ; State:comb_7|Q[1] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 12.670 ns  ; State:comb_7|Q[1] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 12.657 ns  ; State:comb_7|Q[1] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 12.653 ns  ; State:comb_7|Q[1] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 12.578 ns  ; State:comb_7|Q[2] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 12.564 ns  ; State:comb_7|Q[2] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 12.551 ns  ; State:comb_7|Q[2] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 12.547 ns  ; State:comb_7|Q[2] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 12.529 ns  ; State:comb_7|Q[3] ; HEX0[0] ; KEY[0]     ;
; N/A   ; None         ; 12.518 ns  ; State:comb_7|Q[3] ; HEX0[2] ; KEY[0]     ;
; N/A   ; None         ; 12.516 ns  ; State:comb_7|Q[3] ; HEX0[1] ; KEY[0]     ;
; N/A   ; None         ; 12.306 ns  ; State:comb_7|Q[3] ; HEX0[4] ; KEY[0]     ;
; N/A   ; None         ; 12.292 ns  ; State:comb_7|Q[3] ; HEX0[3] ; KEY[0]     ;
; N/A   ; None         ; 12.279 ns  ; State:comb_7|Q[3] ; HEX0[5] ; KEY[0]     ;
; N/A   ; None         ; 12.275 ns  ; State:comb_7|Q[3] ; HEX0[6] ; KEY[0]     ;
; N/A   ; None         ; 8.766 ns   ; State:comb_7|Q[3] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.762 ns   ; State:comb_7|Q[1] ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 8.736 ns   ; State:comb_7|Q[3] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.686 ns   ; State:comb_7|Q[0] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.645 ns   ; State:comb_7|Q[2] ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 8.639 ns   ; State:comb_7|Q[0] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.621 ns   ; State:comb_7|Q[1] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.566 ns   ; State:comb_7|Q[1] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.559 ns   ; State:comb_7|Q[3] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.546 ns   ; State:comb_7|Q[3] ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 8.513 ns   ; State:comb_7|Q[0] ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 8.481 ns   ; State:comb_7|Q[0] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.470 ns   ; State:comb_7|Q[2] ; HEX1[0] ; KEY[0]     ;
; N/A   ; None         ; 8.439 ns   ; State:comb_7|Q[0] ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 8.421 ns   ; State:comb_7|Q[2] ; HEX1[1] ; KEY[0]     ;
; N/A   ; None         ; 8.415 ns   ; State:comb_7|Q[1] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.374 ns   ; State:comb_7|Q[1] ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 8.336 ns   ; State:comb_7|Q[3] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 8.330 ns   ; State:comb_7|Q[3] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 8.297 ns   ; State:comb_7|Q[3] ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 8.264 ns   ; State:comb_7|Q[0] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 8.244 ns   ; State:comb_7|Q[2] ; HEX1[5] ; KEY[0]     ;
; N/A   ; None         ; 8.237 ns   ; State:comb_7|Q[0] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 8.228 ns   ; State:comb_7|Q[2] ; HEX1[6] ; KEY[0]     ;
; N/A   ; None         ; 8.195 ns   ; State:comb_7|Q[0] ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 8.191 ns   ; State:comb_7|Q[1] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 8.165 ns   ; State:comb_7|Q[1] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 8.125 ns   ; State:comb_7|Q[1] ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 8.043 ns   ; State:comb_7|Q[2] ; HEX1[4] ; KEY[0]     ;
; N/A   ; None         ; 8.010 ns   ; State:comb_7|Q[2] ; HEX1[2] ; KEY[0]     ;
; N/A   ; None         ; 7.977 ns   ; State:comb_7|Q[2] ; HEX1[3] ; KEY[0]     ;
; N/A   ; None         ; 7.962 ns   ; State:comb_7|Q[3] ; LEDG[0] ; KEY[0]     ;
+-------+--------------+------------+-------------------+---------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 11.558 ns       ; SW[1]  ; HEX0[0]  ;
; N/A   ; None              ; 11.547 ns       ; SW[1]  ; HEX0[2]  ;
; N/A   ; None              ; 11.545 ns       ; SW[1]  ; HEX0[1]  ;
; N/A   ; None              ; 11.495 ns       ; SW[2]  ; HEX0[0]  ;
; N/A   ; None              ; 11.484 ns       ; SW[2]  ; HEX0[2]  ;
; N/A   ; None              ; 11.482 ns       ; SW[2]  ; HEX0[1]  ;
; N/A   ; None              ; 11.335 ns       ; SW[1]  ; HEX0[4]  ;
; N/A   ; None              ; 11.321 ns       ; SW[1]  ; HEX0[3]  ;
; N/A   ; None              ; 11.308 ns       ; SW[1]  ; HEX0[5]  ;
; N/A   ; None              ; 11.304 ns       ; SW[1]  ; HEX0[6]  ;
; N/A   ; None              ; 11.272 ns       ; SW[2]  ; HEX0[4]  ;
; N/A   ; None              ; 11.258 ns       ; SW[2]  ; HEX0[3]  ;
; N/A   ; None              ; 11.245 ns       ; SW[2]  ; HEX0[5]  ;
; N/A   ; None              ; 11.241 ns       ; SW[2]  ; HEX0[6]  ;
; N/A   ; None              ; 11.049 ns       ; SW[0]  ; HEX0[0]  ;
; N/A   ; None              ; 11.038 ns       ; SW[0]  ; HEX0[2]  ;
; N/A   ; None              ; 11.036 ns       ; SW[0]  ; HEX0[1]  ;
; N/A   ; None              ; 10.826 ns       ; SW[0]  ; HEX0[4]  ;
; N/A   ; None              ; 10.812 ns       ; SW[0]  ; HEX0[3]  ;
; N/A   ; None              ; 10.799 ns       ; SW[0]  ; HEX0[5]  ;
; N/A   ; None              ; 10.795 ns       ; SW[0]  ; HEX0[6]  ;
; N/A   ; None              ; 9.765 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.634 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.598 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.593 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.404 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 6.279 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.210 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.017 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 5.868 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 5.702 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.696 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.680 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.671 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.638 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.634 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.425 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.338 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.280 ns        ; SW[4]  ; LEDR[4]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+-------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                ; To Clock ;
+---------------+-------------+-----------+-------+-------------------+----------+
; N/A           ; None        ; 1.076 ns  ; SW[1] ; State:comb_7|Q[0] ; KEY[0]   ;
; N/A           ; None        ; 0.038 ns  ; SW[2] ; State:comb_7|Q[2] ; KEY[0]   ;
; N/A           ; None        ; 0.005 ns  ; SW[0] ; State:comb_7|Q[0] ; KEY[0]   ;
; N/A           ; None        ; -0.018 ns ; SW[1] ; State:comb_7|Q[2] ; KEY[0]   ;
; N/A           ; None        ; -0.114 ns ; SW[0] ; State:comb_7|Q[1] ; KEY[0]   ;
; N/A           ; None        ; -0.130 ns ; SW[0] ; State:comb_7|Q[2] ; KEY[0]   ;
; N/A           ; None        ; -0.281 ns ; SW[0] ; State:comb_7|Q[3] ; KEY[0]   ;
; N/A           ; None        ; -0.529 ns ; SW[2] ; State:comb_7|Q[3] ; KEY[0]   ;
; N/A           ; None        ; -0.581 ns ; SW[1] ; State:comb_7|Q[3] ; KEY[0]   ;
; N/A           ; None        ; -0.592 ns ; SW[1] ; State:comb_7|Q[1] ; KEY[0]   ;
; N/A           ; None        ; -0.595 ns ; SW[2] ; State:comb_7|Q[1] ; KEY[0]   ;
+---------------+-------------+-----------+-------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Mar 28 18:53:14 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
Info: Clock "KEY[0]" has Internal fmax of 340.48 MHz between source register "State:comb_7|Q[0]" and destination register "State:comb_7|Q[3]" (period= 2.937 ns)
    Info: + Longest register to register delay is 2.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7|Q[0]'
        Info: 2: + IC(0.548 ns) + CELL(0.275 ns) = 0.823 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'
        Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 2.093 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D[3]~12'
        Info: 4: + IC(0.264 ns) + CELL(0.366 ns) = 2.723 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7|Q[3]'
        Info: Total cell delay = 1.060 ns ( 38.93 % )
        Info: Total interconnect delay = 1.663 ns ( 61.07 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "KEY[0]" to destination register is 3.713 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
            Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7|Q[3]'
            Info: Total cell delay = 1.399 ns ( 37.68 % )
            Info: Total interconnect delay = 2.314 ns ( 62.32 % )
        Info: - Longest clock path from clock "KEY[0]" to source register is 3.713 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
            Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7|Q[0]'
            Info: Total cell delay = 1.399 ns ( 37.68 % )
            Info: Total interconnect delay = 2.314 ns ( 62.32 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "State:comb_7|Q[3]" (data pin = "SW[1]", clock pin = "KEY[0]") is 1.248 ns
    Info: + Longest pin to register delay is 4.997 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'SW[1]'
        Info: 2: + IC(1.685 ns) + CELL(0.413 ns) = 3.097 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'
        Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 4.367 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D[3]~12'
        Info: 4: + IC(0.264 ns) + CELL(0.366 ns) = 4.997 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7|Q[3]'
        Info: Total cell delay = 2.197 ns ( 43.97 % )
        Info: Total interconnect delay = 2.800 ns ( 56.03 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "KEY[0]" to destination register is 3.713 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N19; Fanout = 13; REG Node = 'State:comb_7|Q[3]'
        Info: Total cell delay = 1.399 ns ( 37.68 % )
        Info: Total interconnect delay = 2.314 ns ( 62.32 % )
Info: tco from clock "KEY[0]" to destination pin "HEX0[0]" through register "State:comb_7|Q[0]" is 13.247 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 3.713 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7|Q[0]'
        Info: Total cell delay = 1.399 ns ( 37.68 % )
        Info: Total interconnect delay = 2.314 ns ( 62.32 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7|Q[0]'
        Info: 2: + IC(0.548 ns) + CELL(0.275 ns) = 0.823 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'
        Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 2.093 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D[3]~12'
        Info: 4: + IC(3.246 ns) + CELL(0.275 ns) = 5.614 ns; Loc. = LCCOMB_X28_Y3_N12; Fanout = 1; COMB Node = 'char_7seg:comb_123|WideOr0~0'
        Info: 5: + IC(0.872 ns) + CELL(2.798 ns) = 9.284 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0[0]'
        Info: Total cell delay = 3.767 ns ( 40.58 % )
        Info: Total interconnect delay = 5.517 ns ( 59.42 % )
Info: Longest tpd from source pin "SW[1]" to destination pin "HEX0[0]" is 11.558 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'SW[1]'
    Info: 2: + IC(1.685 ns) + CELL(0.413 ns) = 3.097 ns; Loc. = LCCOMB_X64_Y3_N8; Fanout = 2; COMB Node = 'Mux0~1'
    Info: 3: + IC(0.851 ns) + CELL(0.419 ns) = 4.367 ns; Loc. = LCCOMB_X64_Y3_N14; Fanout = 8; COMB Node = 'Y_D[3]~12'
    Info: 4: + IC(3.246 ns) + CELL(0.275 ns) = 7.888 ns; Loc. = LCCOMB_X28_Y3_N12; Fanout = 1; COMB Node = 'char_7seg:comb_123|WideOr0~0'
    Info: 5: + IC(0.872 ns) + CELL(2.798 ns) = 11.558 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0[0]'
    Info: Total cell delay = 4.904 ns ( 42.43 % )
    Info: Total interconnect delay = 6.654 ns ( 57.57 % )
Info: th for register "State:comb_7|Q[0]" (data pin = "SW[1]", clock pin = "KEY[0]") is 1.076 ns
    Info: + Longest clock path from clock "KEY[0]" to destination register is 3.713 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.314 ns) + CELL(0.537 ns) = 3.713 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7|Q[0]'
        Info: Total cell delay = 1.399 ns ( 37.68 % )
        Info: Total interconnect delay = 2.314 ns ( 62.32 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.903 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'SW[1]'
        Info: 2: + IC(1.670 ns) + CELL(0.150 ns) = 2.819 ns; Loc. = LCCOMB_X64_Y3_N28; Fanout = 8; COMB Node = 'Y_D[0]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.903 ns; Loc. = LCFF_X64_Y3_N29; Fanout = 14; REG Node = 'State:comb_7|Q[0]'
        Info: Total cell delay = 1.233 ns ( 42.47 % )
        Info: Total interconnect delay = 1.670 ns ( 57.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Mon Mar 28 18:53:15 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


