// Seed: 3622387810
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  assign id_7 = id_10;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2
);
  tri1 id_4 = id_1;
  wire id_5;
  wire id_6;
  assign #id_7 id_4 = 1'b0;
  module_0(
      id_5, id_6, id_6, id_5, id_6, id_6, id_6, id_5
  );
  assign id_7 = ~id_1;
endmodule
