<div id="pf2bc" class="pf w0 h0" data-page-no="2bc"><div class="pc pc2bc w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2bc.png"/><div class="t m0 x24 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">I2C<span class="ff7">x</span><span class="ws0">_SMB field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>SMBus alert response address matching is disabled</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SMBus alert response address matching is enabled</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x50 h7 y101d ff2 fs4 fc0 sc0 ls0">SIICAEN</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Second I2C Address Enable</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">Enables or disables SMBus device default address.</div><div class="t m0 x83 h7 y123e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>I2C address register 2 matching is disabled</div><div class="t m0 x83 h7 y123f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>I2C address register 2 matching is enabled</div><div class="t m0 x97 h7 y1240 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x50 h7 y10db ff2 fs4 fc0 sc0 ls0">TCKSEL</div><div class="t m0 x83 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">Timeout Counter Clock Select</div><div class="t m0 x83 h7 y1279 ff2 fs4 fc0 sc0 ls0 ws0">Selects the clock source of the timeout counter.</div><div class="t m0 x83 h7 y1561 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Timeout counter counts at the frequency of the bus clock / 64</div><div class="t m0 x83 h7 y1562 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Timeout counter counts at the frequency of the bus clock</div><div class="t m0 x97 h7 y3da7 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x3a h7 y2202 ff2 fs4 fc0 sc0 ls0">SLTF</div><div class="t m0 x83 h7 y3da7 ff2 fs4 fc0 sc0 ls0 ws0">SCL Low Timeout Flag</div><div class="t m0 x83 h7 y2a17 ff2 fs4 fc0 sc0 ls0 ws0">This bit is set when the SLT register (consisting of the SLTH and SLTL registers) is loaded with a non-zero</div><div class="t m0 x83 h7 y2a18 ff2 fs4 fc0 sc0 ls0 ws0">value (LoValue) and an SCL low timeout occurs. Software clears this bit by writing a logic 1 to it.</div><div class="t m0 x83 h10 y38e9 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">The low timeout function is disabled when the SLT register&apos;s value is zero.</span></div><div class="t m0 x83 h7 y3da8 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No low timeout occurs</div><div class="t m0 x83 h7 y3da9 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Low timeout occurs</div><div class="t m0 x97 h7 y3daa ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x117 h7 y38ee ff2 fs4 fc0 sc0 ls0">SHTF1</div><div class="t m0 x83 h7 y3daa ff2 fs4 fc0 sc0 ls0 ws0">SCL High Timeout Flag 1</div><div class="t m0 x83 h7 y222e ff2 fs4 fc0 sc0 ls0 ws0">This read-only bit sets when SCL and SDA are held high more than clock × LoValue / 512, which indicates</div><div class="t m0 x83 h7 y3dab ff2 fs4 fc0 sc0 ls0 ws0">the bus is free. This bit is cleared automatically.</div><div class="t m0 x83 h7 y3dac ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No SCL high and SDA high timeout occurs</div><div class="t m0 x83 h7 y3dad ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SCL high and SDA high timeout occurs</div><div class="t m0 x97 h7 y3dae ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x117 h7 y3daf ff2 fs4 fc0 sc0 ls0">SHTF2</div><div class="t m0 x83 h7 y3dae ff2 fs4 fc0 sc0 ls0 ws0">SCL High Timeout Flag 2</div><div class="t m0 x83 h7 y3db0 ff2 fs4 fc0 sc0 ls0 ws0">This bit sets when SCL is held high and SDA is held low more than clock × LoValue/512. Software clears</div><div class="t m0 x83 h7 y3db1 ff2 fs4 fc0 sc0 ls0 ws0">this bit by writing a 1 to it.</div><div class="t m0 x83 h7 y3db2 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No SCL high and SDA low timeout occurs</div><div class="t m0 x83 h7 y3db3 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SCL high and SDA low timeout occurs</div><div class="t m0 x97 h7 y3db4 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x50 h7 y3db5 ff2 fs4 fc0 sc0 ls0">SHTF2IE</div><div class="t m0 x83 h7 y3db4 ff2 fs4 fc0 sc0 ls0 ws0">SHTF2 Interrupt Enable</div><div class="t m0 x83 h7 y3db6 ff2 fs4 fc0 sc0 ls0 ws0">Enables SCL high and SDA low timeout interrupt.</div><div class="t m0 x83 h7 y1fa0 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>SHTF2 interrupt is disabled</div><div class="t m0 x83 h7 y3db7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>SHTF2 interrupt is enabled</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">700<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
