{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.439425",
   "Default View_TopLeft":"-1336,-462",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port M02_AXI -pg 1 -lvl 6 -x 2200 -y 480 -defaultsOSRD
preplace port S_AXIS_S2MM -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port sensor_bram -pg 1 -lvl 6 -x 2200 -y 600 -defaultsOSRD
preplace port port-id_dp_aux_data_in_0 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_dp_aux_data_out_0 -pg 1 -lvl 6 -x 2200 -y 60 -defaultsOSRD
preplace port port-id_dp_hot_plug_detect_0 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_pl_clk_200m -pg 1 -lvl 6 -x 2200 -y 220 -defaultsOSRD
preplace port port-id_pl_clk_250m -pg 1 -lvl 6 -x 2200 -y 200 -defaultsOSRD
preplace port port-id_pl_clk_50m -pg 1 -lvl 6 -x 2200 -y 240 -defaultsOSRD
preplace port port-id_pl_resetn -pg 1 -lvl 6 -x 2200 -y 180 -defaultsOSRD
preplace portBus In0 -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus dp_aux_data_oe_n_0 -pg 1 -lvl 6 -x 2200 -y 120 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 2030 -y 600 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 930 -y 410 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 2 -x 580 -y 150 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 530 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x 580 -y 390 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 4 -x 1500 -y 460 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -x 2030 -y 120 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 930 -y 180 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1500 -y 130 -defaultsOSRD
preplace netloc ARESETN_1 1 1 3 N 550 NJ 550 1140J
preplace netloc In0_0_1 1 0 3 NJ 270 NJ 270 780J
preplace netloc axi_vdma_0_s2mm_introut 1 2 1 760 170n
preplace netloc dp_aux_data_in_0_1 1 0 4 NJ 40 NJ 40 NJ 40 1110J
preplace netloc dp_hot_plug_detect_0_1 1 0 4 20J 260 NJ 260 750J 100 1090J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 390 560 NJ 560 1150 620 NJ
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 2 1 760 390n
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 2 760 570 1160J
preplace netloc util_vector_logic_0_Res 1 5 1 NJ 120
preplace netloc xlconcat_0_dout 1 3 1 N 180
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_oe_n 1 4 1 NJ 120
preplace netloc zynq_ultra_ps_e_0_dp_aux_data_out 1 4 2 1880J 60 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 5 410 290 780 290 1120 260 1870 200 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 4 2 1840J 220 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk2 1 0 6 30 250 380 540 NJ 540 1100 270 1860 240 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn1 1 0 6 40 430 400 530 NJ 530 1130J 290 1880 180 NJ
preplace netloc S_AXIS_S2MM_0_1 1 0 2 NJ 120 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 600
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1080 80n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 2 1 770 130n
preplace netloc ps8_0_axi_periph_M00_AXI 1 1 4 400 280 NJ 280 NJ 280 1840
preplace netloc ps8_0_axi_periph_M01_AXI 1 4 1 1840 460n
preplace netloc ps8_0_axi_periph_M02_AXI 1 4 2 NJ 480 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 2 1140 300 1850
levelinfo -pg 1 0 210 580 930 1500 2030 2200
pagesize -pg 1 -db -bbox -sgen -200 0 2420 680
"
}

