# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/iio/adc/adi,ad4000.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Analog Devices AD4000 ADC device driver

maintainers:
  - Marcelo Schmitt <marcelo.schmitt@analog.com>

description: |
  Analog Devices AD4000 family of Analog to Digital Converters with SPI support.
  Specifications can be found at:
    https://www.analog.com/media/en/technical-documentation/data-sheets/ad4000-4004-4008.pdf
    https://www.analog.com/media/en/technical-documentation/data-sheets/ad4001-4005.pdf
    https://www.analog.com/media/en/technical-documentation/data-sheets/ad4002-4006-4010.pdf
    https://www.analog.com/media/en/technical-documentation/data-sheets/ad4003-4007-4011.pdf
    https://www.analog.com/media/en/technical-documentation/data-sheets/ad4020-4021-4022.pdf
    https://www.analog.com/media/en/technical-documentation/data-sheets/adaq4003.pdf

properties:
  compatible:
    enum:
      - adi,ad4000
      - adi,ad4001
      - adi,ad4002
      - adi,ad4003
      - adi,ad4004
      - adi,ad4005
      - adi,ad4006
      - adi,ad4007
      - adi,ad4008
      - adi,ad4010
      - adi,ad4011
      - adi,ad4020
      - adi,ad4021
      - adi,ad4022
      - adi,adaq4003

  reg: true
  spi-max-frequency: true

  adi,spi-high-mode:
    description: |
      The datasheet calls this "3-wire mode". In this mode the SDI line is kept
      high at the digital interface high level (VIO). The ADC CNV line can be
      driven by a CS signal from the SPI controlled or by a GPIO. If a GPIO is
      used, the CS line of the controller is unused.

  cnv-gpios:
    description:
      GPIO connected to the CNV pin.
      This logic input is used to initiate conversions on the analog
      input channels.
    maxItems: 1

  adi,gain-milli:
    description: |
      The hardware gain applied to the ADC input (in milli units).
      The gain provided by the ADC input scaler is defined by the hardware
      connections between chip pins OUT+, R1K-, R1K1-, R1K+, R1K1+, and OUT-.
      If not present, default to 1000 (no actual gain applied).
    enum: [454, 909, 1000, 1909]
    default: 1000

  vref-supply:
    description: Phandle to the regulator for ADC reference voltage.

  '#address-cells':
    const: 1

  '#size-cells':
    const: 0

patternProperties:
  "^channel@([0-1])$":
    $ref: adc.yaml
    type: object
    description: Represents the external channel connected to the ADC.

    properties:
      reg:
        maxItems: 1

      diff-channels: true

    required:
      - reg

    additionalProperties: false

required:
  - compatible
  - reg
  - vref-supply

allOf:
  - $ref: /schemas/spi/spi-peripheral-props.yaml#

unevaluatedProperties: false

examples:
  - |
    spi {
        #address-cells = <1>;
        #size-cells = <0>;
        /* Example for a AD4000 devices */
        adc@0 {
            compatible = "adi,ad4020";
            reg = <0>;
            spi-max-frequency = <71000000>;
            vref-supply = <&vref>;
            #address-cells = <1>;
            #size-cells = <0>;
            channel@0 {
                reg = <0>;
                diff-channels = <0 1>;
            };
        };
    };
  - |
    spi {
        #address-cells = <1>;
        #size-cells = <0>;
        /* Example for a ADAQ4000 devices */
        adc@0 {
            compatible = "adi,adaq4003";
            reg = <0>;
            spi-max-frequency = <80000000>;
            vref-supply = <&vref>;
            cnv-gpios = <&gpio0 88 GPIO_ACTIVE_HIGH>;
            #address-cells = <1>;
            #size-cells = <0>;
            channel@0 {
                reg = <0>;
                diff-channels = <0 1>;
            };
        };
    };
