// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Queue5_ScratchpadMemWriteRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [39:0] io_enq_bits_vaddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_laddr_is_acc_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_laddr_accumulate,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_laddr_read_full_acc_row,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [2:0]  io_enq_bits_laddr_norm_cmd,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [12:0] io_enq_bits_laddr_garbage,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_laddr_garbage_bit,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [11:0] io_enq_bits_laddr_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_dest,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [2:0]  io_enq_bits_acc_act,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_acc_scale,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [15:0] io_enq_bits_acc_igelu_qb,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [15:0] io_enq_bits_acc_igelu_qc,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [15:0] io_enq_bits_acc_iexp_qln2,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [15:0] io_enq_bits_acc_iexp_qln2_inv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [7:0]  io_enq_bits_acc_norm_stats_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [15:0] io_enq_bits_len,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [7:0]  io_enq_bits_block,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [7:0]  io_enq_bits_cmd_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_debug,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_cease,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_wfi,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_status_isa,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_dprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_dv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_prv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_v,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sd,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [22:0] io_enq_bits_status_zero2,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mpv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_gva,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_sxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_uxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sd_rv32,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [7:0]  io_enq_bits_status_zero1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_tsr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_tw,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_tvm,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mxr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sum,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_xs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_fs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_mpp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_vs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_spp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mpie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_ube,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_spie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_upie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_hie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_uie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_pool_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_store_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [39:0] io_deq_bits_vaddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_laddr_is_acc_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_laddr_accumulate,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_laddr_read_full_acc_row,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_laddr_garbage_bit,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [11:0] io_deq_bits_laddr_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_dest,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [15:0] io_deq_bits_len,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]  io_deq_bits_block,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_debug,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_cease,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_wfi,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_status_isa,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_dprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_dv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_prv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_v,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sd,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [22:0] io_deq_bits_status_zero2,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mpv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_gva,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_sxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_uxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sd_rv32,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]  io_deq_bits_status_zero1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_tsr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_tw,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_tvm,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mxr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sum,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_xs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_fs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_mpp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_vs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_spp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mpie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_ube,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_spie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_upie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_hie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_uie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_pool_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_store_en	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire         io_enq_ready_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}]
  wire [187:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [2:0]   enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [2:0]   deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire         empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire         do_enq = io_enq_ready_0 & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}]
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}]
  wire         do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value == 3'h4 ? 3'h0 : enq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :77:{15,24}, :87:{20,28}]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value == 3'h4 ? 3'h0 : deq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :77:{15,24}, :87:{20,28}]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_5x188 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_store_en, io_enq_bits_pool_en, io_enq_bits_status_uie, io_enq_bits_status_sie, io_enq_bits_status_hie, io_enq_bits_status_mie, io_enq_bits_status_upie, io_enq_bits_status_spie, io_enq_bits_status_ube, io_enq_bits_status_mpie, io_enq_bits_status_spp, io_enq_bits_status_vs, io_enq_bits_status_mpp, io_enq_bits_status_fs, io_enq_bits_status_xs, io_enq_bits_status_mprv, io_enq_bits_status_sum, io_enq_bits_status_mxr, io_enq_bits_status_tvm, io_enq_bits_status_tw, io_enq_bits_status_tsr, io_enq_bits_status_zero1, io_enq_bits_status_sd_rv32, io_enq_bits_status_uxl, io_enq_bits_status_sxl, io_enq_bits_status_sbe, io_enq_bits_status_mbe, io_enq_bits_status_gva, io_enq_bits_status_mpv, io_enq_bits_status_zero2, io_enq_bits_status_sd, io_enq_bits_status_v, io_enq_bits_status_prv, io_enq_bits_status_dv, io_enq_bits_status_dprv, io_enq_bits_status_isa, io_enq_bits_status_wfi, io_enq_bits_status_cease, io_enq_bits_status_debug, io_enq_bits_block, io_enq_bits_len, io_enq_bits_dest, io_enq_bits_laddr_data, io_enq_bits_laddr_garbage_bit, io_enq_bits_laddr_read_full_acc_row, io_enq_bits_laddr_accumulate, io_enq_bits_laddr_is_acc_addr, io_enq_bits_vaddr})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = io_enq_ready_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_vaddr = _ram_ext_R0_data[39:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_laddr_is_acc_addr = _ram_ext_R0_data[40];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_laddr_accumulate = _ram_ext_R0_data[41];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_laddr_read_full_acc_row = _ram_ext_R0_data[42];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_laddr_garbage_bit = _ram_ext_R0_data[43];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_laddr_data = _ram_ext_R0_data[55:44];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_dest = _ram_ext_R0_data[56];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_len = _ram_ext_R0_data[72:57];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_block = _ram_ext_R0_data[80:73];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_debug = _ram_ext_R0_data[81];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_cease = _ram_ext_R0_data[82];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_wfi = _ram_ext_R0_data[83];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_isa = _ram_ext_R0_data[115:84];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_dprv = _ram_ext_R0_data[117:116];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_dv = _ram_ext_R0_data[118];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_prv = _ram_ext_R0_data[120:119];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_v = _ram_ext_R0_data[121];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sd = _ram_ext_R0_data[122];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_zero2 = _ram_ext_R0_data[145:123];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mpv = _ram_ext_R0_data[146];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_gva = _ram_ext_R0_data[147];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mbe = _ram_ext_R0_data[148];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sbe = _ram_ext_R0_data[149];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sxl = _ram_ext_R0_data[151:150];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_uxl = _ram_ext_R0_data[153:152];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sd_rv32 = _ram_ext_R0_data[154];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_zero1 = _ram_ext_R0_data[162:155];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_tsr = _ram_ext_R0_data[163];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_tw = _ram_ext_R0_data[164];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_tvm = _ram_ext_R0_data[165];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mxr = _ram_ext_R0_data[166];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sum = _ram_ext_R0_data[167];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mprv = _ram_ext_R0_data[168];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_xs = _ram_ext_R0_data[170:169];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_fs = _ram_ext_R0_data[172:171];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mpp = _ram_ext_R0_data[174:173];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_vs = _ram_ext_R0_data[176:175];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_spp = _ram_ext_R0_data[177];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mpie = _ram_ext_R0_data[178];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_ube = _ram_ext_R0_data[179];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_spie = _ram_ext_R0_data[180];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_upie = _ram_ext_R0_data[181];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mie = _ram_ext_R0_data[182];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_hie = _ram_ext_R0_data[183];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sie = _ram_ext_R0_data[184];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_uie = _ram_ext_R0_data[185];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_pool_en = _ram_ext_R0_data[186];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_store_en = _ram_ext_R0_data[187];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

