//
// Verilog Module mopshub_lib.syn_fifo
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 14:32:44 01/12/22
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module syn_fifo ;


// ### Please start your Verilog code here ### 

endmodule
