# This is an STM32F767ZIT6 board with a single STM32F767ZITx chip.
# Generated by System Workbench for STM32

#source [find interface/stlink-v2-1.cfg]
source [find interface/cmsis-dap.cfg]

set WORKAREASIZE 0x8000
#set WORKAREASIZE 0x50000
#transport select "swd"
#transport select "hla_swd"

set ENABLE_LOW_POWER 1
set STOP_WATCHDOG 1

#source [find target/stm32f4x.cfg]
source [find target/stm32f7x.cfg]

#adapter_khz 500

# use hardware reset, connect under reset
#reset_config srst_only srst_nogate
reset_config none separate
