{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 22:53:49 2017 " "Info: Processing started: Thu Nov 02 22:53:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controlador_can -c controlador_can --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controlador_can -c controlador_can --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controlador_can:inst_buffer\|largo_data\[3\] " "Warning: Node \"controlador_can:inst_buffer\|largo_data\[3\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlador_can:inst_buffer\|largo_data\[5\] " "Warning: Node \"controlador_can:inst_buffer\|largo_data\[5\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlador_can:inst_buffer\|largo_data\[4\] " "Warning: Node \"controlador_can:inst_buffer\|largo_data\[4\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlador_can:inst_buffer\|largo_data\[6\] " "Warning: Node \"controlador_can:inst_buffer\|largo_data\[6\]\" is a latch" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "controlador_can:inst_buffer\|Selector4~1 " "Info: Detected gated clock \"controlador_can:inst_buffer\|Selector4~1\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 84 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|Selector4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|contador_de_control\[5\] " "Info: Detected ripple clock \"controlador_can:inst_buffer\|contador_de_control\[5\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|contador_de_control\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|contador_de_control\[3\] " "Info: Detected ripple clock \"controlador_can:inst_buffer\|contador_de_control\[3\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|contador_de_control\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|contador_de_control\[6\] " "Info: Detected ripple clock \"controlador_can:inst_buffer\|contador_de_control\[6\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|contador_de_control\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|contador_de_control\[1\] " "Info: Detected ripple clock \"controlador_can:inst_buffer\|contador_de_control\[1\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|contador_de_control\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|contador_de_control\[2\] " "Info: Detected ripple clock \"controlador_can:inst_buffer\|contador_de_control\[2\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|contador_de_control\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|contador_de_control\[4\] " "Info: Detected ripple clock \"controlador_can:inst_buffer\|contador_de_control\[4\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|contador_de_control\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlador_can:inst_buffer\|Equal2~0 " "Info: Detected gated clock \"controlador_can:inst_buffer\|Equal2~0\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|contador_de_control\[0\] " "Info: Detected ripple clock \"controlador_can:inst_buffer\|contador_de_control\[0\]\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|contador_de_control\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlador_can:inst_buffer\|Equal2~1 " "Info: Detected gated clock \"controlador_can:inst_buffer\|Equal2~1\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controlador_can:inst_buffer\|state.lee_control " "Info: Detected ripple clock \"controlador_can:inst_buffer\|state.lee_control\" as buffer" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 52 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_can:inst_buffer\|state.lee_control" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controlador_can:inst_buffer\|largo_data\[4\] register controlador_can:inst_buffer\|state.lee_crc 87.2 MHz 11.468 ns Internal " "Info: Clock \"clk\" has Internal fmax of 87.2 MHz between source register \"controlador_can:inst_buffer\|largo_data\[4\]\" and destination register \"controlador_can:inst_buffer\|state.lee_crc\" (period= 11.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.440 ns + Longest register register " "Info: + Longest register to register delay is 1.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador_can:inst_buffer\|largo_data\[4\] 1 REG LCCOMB_X17_Y15_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; REG Node = 'controlador_can:inst_buffer\|largo_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.272 ns) 0.624 ns controlador_can:inst_buffer\|Equal3~2 2 COMB LCCOMB_X17_Y15_N8 1 " "Info: 2: + IC(0.352 ns) + CELL(0.272 ns) = 0.624 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 1; COMB Node = 'controlador_can:inst_buffer\|Equal3~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { controlador_can:inst_buffer|largo_data[4] controlador_can:inst_buffer|Equal3~2 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.154 ns) 1.012 ns controlador_can:inst_buffer\|Equal3~3 3 COMB LCCOMB_X17_Y15_N20 2 " "Info: 3: + IC(0.234 ns) + CELL(0.154 ns) = 1.012 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 2; COMB Node = 'controlador_can:inst_buffer\|Equal3~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { controlador_can:inst_buffer|Equal3~2 controlador_can:inst_buffer|Equal3~3 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 1.285 ns controlador_can:inst_buffer\|Selector5~0 4 COMB LCCOMB_X17_Y15_N4 1 " "Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 1.285 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 1; COMB Node = 'controlador_can:inst_buffer\|Selector5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { controlador_can:inst_buffer|Equal3~3 controlador_can:inst_buffer|Selector5~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.440 ns controlador_can:inst_buffer\|state.lee_crc 5 REG LCFF_X17_Y15_N5 10 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.440 ns; Loc. = LCFF_X17_Y15_N5; Fanout = 10; REG Node = 'controlador_can:inst_buffer\|state.lee_crc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { controlador_can:inst_buffer|Selector5~0 controlador_can:inst_buffer|state.lee_crc } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.634 ns ( 44.03 % ) " "Info: Total cell delay = 0.634 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 55.97 % ) " "Info: Total interconnect delay = 0.806 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { controlador_can:inst_buffer|largo_data[4] controlador_can:inst_buffer|Equal3~2 controlador_can:inst_buffer|Equal3~3 controlador_can:inst_buffer|Selector5~0 controlador_can:inst_buffer|state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.440 ns" { controlador_can:inst_buffer|largo_data[4] {} controlador_can:inst_buffer|Equal3~2 {} controlador_can:inst_buffer|Equal3~3 {} controlador_can:inst_buffer|Selector5~0 {} controlador_can:inst_buffer|state.lee_crc {} } { 0.000ns 0.352ns 0.234ns 0.220ns 0.000ns } { 0.000ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.204 ns - Smallest " "Info: - Smallest clock skew is -4.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns controlador_can:inst_buffer\|state.lee_crc 3 REG LCFF_X17_Y15_N5 10 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N5; Fanout = 10; REG Node = 'controlador_can:inst_buffer\|state.lee_crc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl controlador_can:inst_buffer|state.lee_crc } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|state.lee_crc {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.667 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.712 ns) 2.808 ns controlador_can:inst_buffer\|contador_de_control\[1\] 2 REG LCFF_X9_Y12_N3 3 " "Info: 2: + IC(1.242 ns) + CELL(0.712 ns) = 2.808 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 3; REG Node = 'controlador_can:inst_buffer\|contador_de_control\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk controlador_can:inst_buffer|contador_de_control[1] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.366 ns) 3.444 ns controlador_can:inst_buffer\|Equal2~0 3 COMB LCCOMB_X9_Y12_N24 1 " "Info: 3: + IC(0.270 ns) + CELL(0.366 ns) = 3.444 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 1; COMB Node = 'controlador_can:inst_buffer\|Equal2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.228 ns) 3.905 ns controlador_can:inst_buffer\|Equal2~1 4 COMB LCCOMB_X9_Y12_N30 3 " "Info: 4: + IC(0.233 ns) + CELL(0.228 ns) = 3.905 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 3; COMB Node = 'controlador_can:inst_buffer\|Equal2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 4.387 ns controlador_can:inst_buffer\|Selector4~1 5 COMB LCCOMB_X9_Y12_N16 1 " "Info: 5: + IC(0.254 ns) + CELL(0.228 ns) = 4.387 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'controlador_can:inst_buffer\|Selector4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.000 ns) 5.709 ns controlador_can:inst_buffer\|Selector4~1clkctrl 6 COMB CLKCTRL_G2 4 " "Info: 6: + IC(1.322 ns) + CELL(0.000 ns) = 5.709 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'controlador_can:inst_buffer\|Selector4~1clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.053 ns) 6.667 ns controlador_can:inst_buffer\|largo_data\[4\] 7 REG LCCOMB_X17_Y15_N16 2 " "Info: 7: + IC(0.905 ns) + CELL(0.053 ns) = 6.667 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; REG Node = 'controlador_can:inst_buffer\|largo_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.441 ns ( 36.61 % ) " "Info: Total cell delay = 2.441 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.226 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.226 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { clk controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { clk {} clk~combout {} controlador_can:inst_buffer|contador_de_control[1] {} controlador_can:inst_buffer|Equal2~0 {} controlador_can:inst_buffer|Equal2~1 {} controlador_can:inst_buffer|Selector4~1 {} controlador_can:inst_buffer|Selector4~1clkctrl {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns 1.242ns 0.270ns 0.233ns 0.254ns 1.322ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|state.lee_crc {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { clk controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { clk {} clk~combout {} controlador_can:inst_buffer|contador_de_control[1] {} controlador_can:inst_buffer|Equal2~0 {} controlador_can:inst_buffer|Equal2~1 {} controlador_can:inst_buffer|Selector4~1 {} controlador_can:inst_buffer|Selector4~1clkctrl {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns 1.242ns 0.270ns 0.233ns 0.254ns 1.322ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 52 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { controlador_can:inst_buffer|largo_data[4] controlador_can:inst_buffer|Equal3~2 controlador_can:inst_buffer|Equal3~3 controlador_can:inst_buffer|Selector5~0 controlador_can:inst_buffer|state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.440 ns" { controlador_can:inst_buffer|largo_data[4] {} controlador_can:inst_buffer|Equal3~2 {} controlador_can:inst_buffer|Equal3~3 {} controlador_can:inst_buffer|Selector5~0 {} controlador_can:inst_buffer|state.lee_crc {} } { 0.000ns 0.352ns 0.234ns 0.220ns 0.000ns } { 0.000ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|state.lee_crc } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|state.lee_crc {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { clk controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { clk {} clk~combout {} controlador_can:inst_buffer|contador_de_control[1] {} controlador_can:inst_buffer|Equal2~0 {} controlador_can:inst_buffer|Equal2~1 {} controlador_can:inst_buffer|Selector4~1 {} controlador_can:inst_buffer|Selector4~1clkctrl {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns 1.242ns 0.270ns 0.233ns 0.254ns 1.322ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controlador_can:inst_buffer\|registro_control\[1\] controlador_can:inst_buffer\|largo_data\[4\] clk 3.777 ns " "Info: Found hold time violation between source  pin or register \"controlador_can:inst_buffer\|registro_control\[1\]\" and destination pin or register \"controlador_can:inst_buffer\|largo_data\[4\]\" for clock \"clk\" (Hold time is 3.777 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.204 ns + Largest " "Info: + Largest clock skew is 4.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.667 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.712 ns) 2.808 ns controlador_can:inst_buffer\|contador_de_control\[1\] 2 REG LCFF_X9_Y12_N3 3 " "Info: 2: + IC(1.242 ns) + CELL(0.712 ns) = 2.808 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 3; REG Node = 'controlador_can:inst_buffer\|contador_de_control\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { clk controlador_can:inst_buffer|contador_de_control[1] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.366 ns) 3.444 ns controlador_can:inst_buffer\|Equal2~0 3 COMB LCCOMB_X9_Y12_N24 1 " "Info: 3: + IC(0.270 ns) + CELL(0.366 ns) = 3.444 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 1; COMB Node = 'controlador_can:inst_buffer\|Equal2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.228 ns) 3.905 ns controlador_can:inst_buffer\|Equal2~1 4 COMB LCCOMB_X9_Y12_N30 3 " "Info: 4: + IC(0.233 ns) + CELL(0.228 ns) = 3.905 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 3; COMB Node = 'controlador_can:inst_buffer\|Equal2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 4.387 ns controlador_can:inst_buffer\|Selector4~1 5 COMB LCCOMB_X9_Y12_N16 1 " "Info: 5: + IC(0.254 ns) + CELL(0.228 ns) = 4.387 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 1; COMB Node = 'controlador_can:inst_buffer\|Selector4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.000 ns) 5.709 ns controlador_can:inst_buffer\|Selector4~1clkctrl 6 COMB CLKCTRL_G2 4 " "Info: 6: + IC(1.322 ns) + CELL(0.000 ns) = 5.709 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'controlador_can:inst_buffer\|Selector4~1clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.053 ns) 6.667 ns controlador_can:inst_buffer\|largo_data\[4\] 7 REG LCCOMB_X17_Y15_N16 2 " "Info: 7: + IC(0.905 ns) + CELL(0.053 ns) = 6.667 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; REG Node = 'controlador_can:inst_buffer\|largo_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.441 ns ( 36.61 % ) " "Info: Total cell delay = 2.441 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.226 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.226 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { clk controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { clk {} clk~combout {} controlador_can:inst_buffer|contador_de_control[1] {} controlador_can:inst_buffer|Equal2~0 {} controlador_can:inst_buffer|Equal2~1 {} controlador_can:inst_buffer|Selector4~1 {} controlador_can:inst_buffer|Selector4~1clkctrl {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns 1.242ns 0.270ns 0.233ns 0.254ns 1.322ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns controlador_can:inst_buffer\|registro_control\[1\] 3 REG LCFF_X17_Y15_N17 3 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N17; Fanout = 3; REG Node = 'controlador_can:inst_buffer\|registro_control\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl controlador_can:inst_buffer|registro_control[1] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|registro_control[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|registro_control[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { clk controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { clk {} clk~combout {} controlador_can:inst_buffer|contador_de_control[1] {} controlador_can:inst_buffer|Equal2~0 {} controlador_can:inst_buffer|Equal2~1 {} controlador_can:inst_buffer|Selector4~1 {} controlador_can:inst_buffer|Selector4~1clkctrl {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns 1.242ns 0.270ns 0.233ns 0.254ns 1.322ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|registro_control[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|registro_control[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.333 ns - Shortest register register " "Info: - Shortest register to register delay is 0.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador_can:inst_buffer\|registro_control\[1\] 1 REG LCFF_X17_Y15_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y15_N17; Fanout = 3; REG Node = 'controlador_can:inst_buffer\|registro_control\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador_can:inst_buffer|registro_control[1] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns controlador_can:inst_buffer\|largo_data\[4\] 2 REG LCCOMB_X17_Y15_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; REG Node = 'controlador_can:inst_buffer\|largo_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { controlador_can:inst_buffer|registro_control[1] controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.333 ns ( 100.00 % ) " "Info: Total cell delay = 0.333 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { controlador_can:inst_buffer|registro_control[1] controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { controlador_can:inst_buffer|registro_control[1] {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 63 -1 0 } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 80 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { clk controlador_can:inst_buffer|contador_de_control[1] controlador_can:inst_buffer|Equal2~0 controlador_can:inst_buffer|Equal2~1 controlador_can:inst_buffer|Selector4~1 controlador_can:inst_buffer|Selector4~1clkctrl controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.667 ns" { clk {} clk~combout {} controlador_can:inst_buffer|contador_de_control[1] {} controlador_can:inst_buffer|Equal2~0 {} controlador_can:inst_buffer|Equal2~1 {} controlador_can:inst_buffer|Selector4~1 {} controlador_can:inst_buffer|Selector4~1clkctrl {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns 1.242ns 0.270ns 0.233ns 0.254ns 1.322ns 0.905ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|registro_control[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|registro_control[1] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { controlador_can:inst_buffer|registro_control[1] controlador_can:inst_buffer|largo_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { controlador_can:inst_buffer|registro_control[1] {} controlador_can:inst_buffer|largo_data[4] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controlador_can:inst_buffer\|registro_data\[18\] reset clk 5.762 ns register " "Info: tsu for register \"controlador_can:inst_buffer\|registro_data\[18\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.762 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.153 ns + Longest pin register " "Info: + Longest pin to register delay is 8.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 52 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 52; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.654 ns) + CELL(0.228 ns) 5.746 ns controlador_can:inst_buffer\|registro_data\[0\]~64 2 COMB LCCOMB_X18_Y12_N16 64 " "Info: 2: + IC(4.654 ns) + CELL(0.228 ns) = 5.746 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 64; COMB Node = 'controlador_can:inst_buffer\|registro_data\[0\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { reset controlador_can:inst_buffer|registro_data[0]~64 } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.661 ns) + CELL(0.746 ns) 8.153 ns controlador_can:inst_buffer\|registro_data\[18\] 3 REG LCFF_X7_Y21_N1 2 " "Info: 3: + IC(1.661 ns) + CELL(0.746 ns) = 8.153 ns; Loc. = LCFF_X7_Y21_N1; Fanout = 2; REG Node = 'controlador_can:inst_buffer\|registro_data\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { controlador_can:inst_buffer|registro_data[0]~64 controlador_can:inst_buffer|registro_data[18] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 22.54 % ) " "Info: Total cell delay = 1.838 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.315 ns ( 77.46 % ) " "Info: Total interconnect delay = 6.315 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.153 ns" { reset controlador_can:inst_buffer|registro_data[0]~64 controlador_can:inst_buffer|registro_data[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.153 ns" { reset {} reset~combout {} controlador_can:inst_buffer|registro_data[0]~64 {} controlador_can:inst_buffer|registro_data[18] {} } { 0.000ns 0.000ns 4.654ns 1.661ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns controlador_can:inst_buffer\|registro_data\[18\] 3 REG LCFF_X7_Y21_N1 2 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X7_Y21_N1; Fanout = 2; REG Node = 'controlador_can:inst_buffer\|registro_data\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl controlador_can:inst_buffer|registro_data[18] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl controlador_can:inst_buffer|registro_data[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|registro_data[18] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.153 ns" { reset controlador_can:inst_buffer|registro_data[0]~64 controlador_can:inst_buffer|registro_data[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.153 ns" { reset {} reset~combout {} controlador_can:inst_buffer|registro_data[0]~64 {} controlador_can:inst_buffer|registro_data[18] {} } { 0.000ns 0.000ns 4.654ns 1.661ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl controlador_can:inst_buffer|registro_data[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|registro_data[18] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk fifo_data_out\[61\] fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|ram_block3a54~portb_address_reg0 8.802 ns memory " "Info: tco from clock \"clk\" to destination pin \"fifo_data_out\[61\]\" through memory \"fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|ram_block3a54~portb_address_reg0\" is 8.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.309 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.467 ns) 2.309 ns fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|ram_block3a54~portb_address_reg0 3 MEM M4K_X20_Y18 18 " "Info: 3: + IC(0.645 ns) + CELL(0.467 ns) = 2.309 ns; Loc. = M4K_X20_Y18; Fanout = 18; MEM Node = 'fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|ram_block3a54~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { clk~clkctrl fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_a3k1.tdf" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/db/altsyncram_a3k1.tdf" 1605 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 57.21 % ) " "Info: Total cell delay = 1.321 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 42.79 % ) " "Info: Total interconnect delay = 0.988 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk clk~clkctrl fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} clk~clkctrl {} fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_a3k1.tdf" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/db/altsyncram_a3k1.tdf" 1605 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.357 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|ram_block3a54~portb_address_reg0 1 MEM M4K_X20_Y18 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y18; Fanout = 18; MEM Node = 'fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|ram_block3a54~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_a3k1.tdf" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/db/altsyncram_a3k1.tdf" 1605 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|q_b\[61\] 2 MEM M4K_X20_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y18; Fanout = 1; MEM Node = 'fifo80:inst_fifo\|scfifo:scfifo_component\|scfifo_nc31:auto_generated\|a_dpfifo_ui31:dpfifo\|dpram_k111:FIFOram\|altsyncram_a3k1:altsyncram2\|q_b\[61\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|q_b[61] } "NODE_NAME" } } { "db/altsyncram_a3k1.tdf" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/db/altsyncram_a3k1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(1.942 ns) 6.357 ns fifo_data_out\[61\] 3 PIN PIN_T9 0 " "Info: 3: + IC(2.565 ns) + CELL(1.942 ns) = 6.357 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'fifo_data_out\[61\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.507 ns" { fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|q_b[61] fifo_data_out[61] } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.792 ns ( 59.65 % ) " "Info: Total cell delay = 3.792 ns ( 59.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.565 ns ( 40.35 % ) " "Info: Total interconnect delay = 2.565 ns ( 40.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|q_b[61] fifo_data_out[61] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.357 ns" { fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 {} fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|q_b[61] {} fifo_data_out[61] {} } { 0.000ns 0.000ns 2.565ns } { 0.000ns 1.850ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk clk~clkctrl fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { clk {} clk~combout {} clk~clkctrl {} fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.645ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|q_b[61] fifo_data_out[61] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.357 ns" { fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|ram_block3a54~portb_address_reg0 {} fifo80:inst_fifo|scfifo:scfifo_component|scfifo_nc31:auto_generated|a_dpfifo_ui31:dpfifo|dpram_k111:FIFOram|altsyncram_a3k1:altsyncram2|q_b[61] {} fifo_data_out[61] {} } { 0.000ns 0.000ns 2.565ns } { 0.000ns 1.850ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlador_can:inst_buffer\|contador_de_unos\[2\] reset clk -0.377 ns register " "Info: th for register \"controlador_can:inst_buffer\|contador_de_unos\[2\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 505 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 505; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns controlador_can:inst_buffer\|contador_de_unos\[2\] 3 REG LCFF_X19_Y15_N5 4 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'controlador_can:inst_buffer\|contador_de_unos\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl controlador_can:inst_buffer|contador_de_unos[2] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|contador_de_unos[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|contador_de_unos[2] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.989 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 52 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 52; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "buffer_fifo.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.746 ns) 2.989 ns controlador_can:inst_buffer\|contador_de_unos\[2\] 2 REG LCFF_X19_Y15_N5 4 " "Info: 2: + IC(1.379 ns) + CELL(0.746 ns) = 2.989 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'controlador_can:inst_buffer\|contador_de_unos\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { reset controlador_can:inst_buffer|contador_de_unos[2] } "NODE_NAME" } } { "controlador_can.vhd" "" { Text "C:/Users/Damián/Dropbox/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 53.86 % ) " "Info: Total cell delay = 1.610 ns ( 53.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.379 ns ( 46.14 % ) " "Info: Total interconnect delay = 1.379 ns ( 46.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { reset controlador_can:inst_buffer|contador_de_unos[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { reset {} reset~combout {} controlador_can:inst_buffer|contador_de_unos[2] {} } { 0.000ns 0.000ns 1.379ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl controlador_can:inst_buffer|contador_de_unos[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} controlador_can:inst_buffer|contador_de_unos[2] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { reset controlador_can:inst_buffer|contador_de_unos[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { reset {} reset~combout {} controlador_can:inst_buffer|contador_de_unos[2] {} } { 0.000ns 0.000ns 1.379ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 22:53:50 2017 " "Info: Processing ended: Thu Nov 02 22:53:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
