// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed Dec  9 11:05:40 2020
// Host        : DESKTOP-GR5VLRD running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub {E:/OneDrive - Habib
//               University/Desktop/Project_Demo/Project_Demo.srcs/sources_1/bd/design_1/design_1_stub.v}
// Design      : design_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
module design_1();
endmodule
