{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542953324298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542953324298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 00:08:44 2018 " "Processing started: Fri Nov 23 00:08:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542953324298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542953324298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M5C_ACL_Test -c M5C_ACL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off M5C_ACL_Test -c M5C_ACL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542953324298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542953325408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542953325408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m5c_acl_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m5c_acl_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M5C_ACL_Test " "Found entity 1: M5C_ACL_Test" {  } { { "M5C_ACL_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Mod5_Counter_ACL_Test/M5C_ACL_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542953333246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542953333246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M5C_ACL_Test " "Elaborating entity \"M5C_ACL_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542953333371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Mod5_Counter_ACL_Test/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542953333527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542953333527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL Mod5_Counter_ACL:inst " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"Mod5_Counter_ACL:inst\"" {  } { { "M5C_ACL_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Mod5_Counter_ACL_Test/M5C_ACL_Test.bdf" { { 376 464 704 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542953333527 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Mod5_Counter_ACL_Test/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542953333684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542953333684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL Mod5_Counter_ACL:inst\|Output_Logic_Mod5_Counter_ACL:inst9 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"Mod5_Counter_ACL:inst\|Output_Logic_Mod5_Counter_ACL:inst9\"" {  } { { "mod5_counter_acl.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Mod5_Counter_ACL_Test/mod5_counter_acl.bdf" { { 400 776 928 480 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542953333699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Mod5_Counter_ACL_Test/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542953333872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542953333872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL Mod5_Counter_ACL:inst\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"Mod5_Counter_ACL:inst\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Mod5_Counter_ACL_Test/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542953333872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542953335278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542953336782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542953336782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542953337470 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542953337470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542953337470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542953337470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542953337798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 00:08:57 2018 " "Processing ended: Fri Nov 23 00:08:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542953337798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542953337798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542953337798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542953337798 ""}
