/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * Fweescawe PXP Wegistew Definitions
 *
 * based on pxp_dma_v3.h, Xmw Wevision: 1.77, Tempwate Wevision: 1.3
 *
 * Copywight 2014-2015 Fweescawe Semiconductow, Inc. Aww Wights Wesewved.
 */

#ifndef __IMX_PXP_H__
#define __IMX_PXP_H__

#define HW_PXP_CTWW	(0x00000000)
#define HW_PXP_CTWW_SET	(0x00000004)
#define HW_PXP_CTWW_CWW	(0x00000008)
#define HW_PXP_CTWW_TOG	(0x0000000c)

#define BM_PXP_CTWW_SFTWST 0x80000000
#define BF_PXP_CTWW_SFTWST(v) \
	(((v) << 31) & BM_PXP_CTWW_SFTWST)
#define BM_PXP_CTWW_CWKGATE 0x40000000
#define BF_PXP_CTWW_CWKGATE(v)  \
	(((v) << 30) & BM_PXP_CTWW_CWKGATE)
#define BM_PXP_CTWW_WSVD4 0x20000000
#define BF_PXP_CTWW_WSVD4(v)  \
	(((v) << 29) & BM_PXP_CTWW_WSVD4)
#define BM_PXP_CTWW_EN_WEPEAT 0x10000000
#define BF_PXP_CTWW_EN_WEPEAT(v)  \
	(((v) << 28) & BM_PXP_CTWW_EN_WEPEAT)
#define BM_PXP_CTWW_ENABWE_WOTATE1 0x08000000
#define BF_PXP_CTWW_ENABWE_WOTATE1(v)  \
	(((v) << 27) & BM_PXP_CTWW_ENABWE_WOTATE1)
#define BM_PXP_CTWW_ENABWE_WOTATE0 0x04000000
#define BF_PXP_CTWW_ENABWE_WOTATE0(v)  \
	(((v) << 26) & BM_PXP_CTWW_ENABWE_WOTATE0)
#define BM_PXP_CTWW_ENABWE_WUT 0x02000000
#define BF_PXP_CTWW_ENABWE_WUT(v)  \
	(((v) << 25) & BM_PXP_CTWW_ENABWE_WUT)
#define BM_PXP_CTWW_ENABWE_CSC2 0x01000000
#define BF_PXP_CTWW_ENABWE_CSC2(v)  \
	(((v) << 24) & BM_PXP_CTWW_ENABWE_CSC2)
#define BM_PXP_CTWW_BWOCK_SIZE 0x00800000
#define BF_PXP_CTWW_BWOCK_SIZE(v)  \
	(((v) << 23) & BM_PXP_CTWW_BWOCK_SIZE)
#define BV_PXP_CTWW_BWOCK_SIZE__8X8   0x0
#define BV_PXP_CTWW_BWOCK_SIZE__16X16 0x1
#define BM_PXP_CTWW_WSVD1 0x00400000
#define BF_PXP_CTWW_WSVD1(v)  \
	(((v) << 22) & BM_PXP_CTWW_WSVD1)
#define BM_PXP_CTWW_ENABWE_AWPHA_B 0x00200000
#define BF_PXP_CTWW_ENABWE_AWPHA_B(v)  \
	(((v) << 21) & BM_PXP_CTWW_ENABWE_AWPHA_B)
#define BM_PXP_CTWW_ENABWE_INPUT_FETCH_STOWE 0x00100000
#define BF_PXP_CTWW_ENABWE_INPUT_FETCH_STOWE(v)  \
	(((v) << 20) & BM_PXP_CTWW_ENABWE_INPUT_FETCH_STOWE)
#define BM_PXP_CTWW_ENABWE_WFE_B 0x00080000
#define BF_PXP_CTWW_ENABWE_WFE_B(v)  \
	(((v) << 19) & BM_PXP_CTWW_ENABWE_WFE_B)
#define BM_PXP_CTWW_ENABWE_WFE_A 0x00040000
#define BF_PXP_CTWW_ENABWE_WFE_A(v)  \
	(((v) << 18) & BM_PXP_CTWW_ENABWE_WFE_A)
#define BM_PXP_CTWW_ENABWE_DITHEW 0x00020000
#define BF_PXP_CTWW_ENABWE_DITHEW(v)  \
	(((v) << 17) & BM_PXP_CTWW_ENABWE_DITHEW)
#define BM_PXP_CTWW_ENABWE_PS_AS_OUT 0x00010000
#define BF_PXP_CTWW_ENABWE_PS_AS_OUT(v)  \
	(((v) << 16) & BM_PXP_CTWW_ENABWE_PS_AS_OUT)
#define BM_PXP_CTWW_VFWIP1 0x00008000
#define BF_PXP_CTWW_VFWIP1(v)  \
	(((v) << 15) & BM_PXP_CTWW_VFWIP1)
#define BM_PXP_CTWW_HFWIP1 0x00004000
#define BF_PXP_CTWW_HFWIP1(v)  \
	(((v) << 14) & BM_PXP_CTWW_HFWIP1)
#define BP_PXP_CTWW_WOTATE1      12
#define BM_PXP_CTWW_WOTATE1 0x00003000
#define BF_PXP_CTWW_WOTATE1(v)  \
	(((v) << 12) & BM_PXP_CTWW_WOTATE1)
#define BV_PXP_CTWW_WOTATE1__WOT_0   0x0
#define BV_PXP_CTWW_WOTATE1__WOT_90  0x1
#define BV_PXP_CTWW_WOTATE1__WOT_180 0x2
#define BV_PXP_CTWW_WOTATE1__WOT_270 0x3
#define BM_PXP_CTWW_VFWIP0 0x00000800
#define BF_PXP_CTWW_VFWIP0(v)  \
	(((v) << 11) & BM_PXP_CTWW_VFWIP0)
#define BM_PXP_CTWW_HFWIP0 0x00000400
#define BF_PXP_CTWW_HFWIP0(v)  \
	(((v) << 10) & BM_PXP_CTWW_HFWIP0)
#define BP_PXP_CTWW_WOTATE0      8
#define BM_PXP_CTWW_WOTATE0 0x00000300
#define BF_PXP_CTWW_WOTATE0(v)  \
	(((v) << 8) & BM_PXP_CTWW_WOTATE0)
#define BV_PXP_CTWW_WOTATE0__WOT_0   0x0
#define BV_PXP_CTWW_WOTATE0__WOT_90  0x1
#define BV_PXP_CTWW_WOTATE0__WOT_180 0x2
#define BV_PXP_CTWW_WOTATE0__WOT_270 0x3
#define BP_PXP_CTWW_WSVD0      6
#define BM_PXP_CTWW_WSVD0 0x000000C0
#define BF_PXP_CTWW_WSVD0(v)  \
	(((v) << 6) & BM_PXP_CTWW_WSVD0)
#define BM_PXP_CTWW_HANDSHAKE_ABOWT_SKIP 0x00000020
#define BF_PXP_CTWW_HANDSHAKE_ABOWT_SKIP(v)  \
	(((v) << 5) & BM_PXP_CTWW_HANDSHAKE_ABOWT_SKIP)
#define BM_PXP_CTWW_ENABWE_WCD0_HANDSHAKE 0x00000010
#define BF_PXP_CTWW_ENABWE_WCD0_HANDSHAKE(v)  \
	(((v) << 4) & BM_PXP_CTWW_ENABWE_WCD0_HANDSHAKE)
#define BM_PXP_CTWW_WUT_DMA_IWQ_ENABWE 0x00000008
#define BF_PXP_CTWW_WUT_DMA_IWQ_ENABWE(v)  \
	(((v) << 3) & BM_PXP_CTWW_WUT_DMA_IWQ_ENABWE)
#define BM_PXP_CTWW_NEXT_IWQ_ENABWE 0x00000004
#define BF_PXP_CTWW_NEXT_IWQ_ENABWE(v)  \
	(((v) << 2) & BM_PXP_CTWW_NEXT_IWQ_ENABWE)
#define BM_PXP_CTWW_IWQ_ENABWE 0x00000002
#define BF_PXP_CTWW_IWQ_ENABWE(v)  \
	(((v) << 1) & BM_PXP_CTWW_IWQ_ENABWE)
#define BM_PXP_CTWW_ENABWE 0x00000001
#define BF_PXP_CTWW_ENABWE(v)  \
	(((v) << 0) & BM_PXP_CTWW_ENABWE)

#define HW_PXP_STAT	(0x00000010)
#define HW_PXP_STAT_SET	(0x00000014)
#define HW_PXP_STAT_CWW	(0x00000018)
#define HW_PXP_STAT_TOG	(0x0000001c)

#define BP_PXP_STAT_BWOCKX      24
#define BM_PXP_STAT_BWOCKX 0xFF000000
#define BF_PXP_STAT_BWOCKX(v) \
	(((v) << 24) & BM_PXP_STAT_BWOCKX)
#define BP_PXP_STAT_BWOCKY      16
#define BM_PXP_STAT_BWOCKY 0x00FF0000
#define BF_PXP_STAT_BWOCKY(v)  \
	(((v) << 16) & BM_PXP_STAT_BWOCKY)
#define BP_PXP_STAT_AXI_EWWOW_ID_1      12
#define BM_PXP_STAT_AXI_EWWOW_ID_1 0x0000F000
#define BF_PXP_STAT_AXI_EWWOW_ID_1(v)  \
	(((v) << 12) & BM_PXP_STAT_AXI_EWWOW_ID_1)
#define BM_PXP_STAT_WSVD2 0x00000800
#define BF_PXP_STAT_WSVD2(v)  \
	(((v) << 11) & BM_PXP_STAT_WSVD2)
#define BM_PXP_STAT_AXI_WEAD_EWWOW_1 0x00000400
#define BF_PXP_STAT_AXI_WEAD_EWWOW_1(v)  \
	(((v) << 10) & BM_PXP_STAT_AXI_WEAD_EWWOW_1)
#define BM_PXP_STAT_AXI_WWITE_EWWOW_1 0x00000200
#define BF_PXP_STAT_AXI_WWITE_EWWOW_1(v)  \
	(((v) << 9) & BM_PXP_STAT_AXI_WWITE_EWWOW_1)
#define BM_PXP_STAT_WUT_DMA_WOAD_DONE_IWQ 0x00000100
#define BF_PXP_STAT_WUT_DMA_WOAD_DONE_IWQ(v)  \
	(((v) << 8) & BM_PXP_STAT_WUT_DMA_WOAD_DONE_IWQ)
#define BP_PXP_STAT_AXI_EWWOW_ID_0      4
#define BM_PXP_STAT_AXI_EWWOW_ID_0 0x000000F0
#define BF_PXP_STAT_AXI_EWWOW_ID_0(v)  \
	(((v) << 4) & BM_PXP_STAT_AXI_EWWOW_ID_0)
#define BM_PXP_STAT_NEXT_IWQ 0x00000008
#define BF_PXP_STAT_NEXT_IWQ(v)  \
	(((v) << 3) & BM_PXP_STAT_NEXT_IWQ)
#define BM_PXP_STAT_AXI_WEAD_EWWOW_0 0x00000004
#define BF_PXP_STAT_AXI_WEAD_EWWOW_0(v)  \
	(((v) << 2) & BM_PXP_STAT_AXI_WEAD_EWWOW_0)
#define BM_PXP_STAT_AXI_WWITE_EWWOW_0 0x00000002
#define BF_PXP_STAT_AXI_WWITE_EWWOW_0(v)  \
	(((v) << 1) & BM_PXP_STAT_AXI_WWITE_EWWOW_0)
#define BM_PXP_STAT_IWQ0 0x00000001
#define BF_PXP_STAT_IWQ0(v)  \
	(((v) << 0) & BM_PXP_STAT_IWQ0)

#define HW_PXP_OUT_CTWW	(0x00000020)
#define HW_PXP_OUT_CTWW_SET	(0x00000024)
#define HW_PXP_OUT_CTWW_CWW	(0x00000028)
#define HW_PXP_OUT_CTWW_TOG	(0x0000002c)

#define BP_PXP_OUT_CTWW_AWPHA      24
#define BM_PXP_OUT_CTWW_AWPHA 0xFF000000
#define BF_PXP_OUT_CTWW_AWPHA(v) \
	(((v) << 24) & BM_PXP_OUT_CTWW_AWPHA)
#define BM_PXP_OUT_CTWW_AWPHA_OUTPUT 0x00800000
#define BF_PXP_OUT_CTWW_AWPHA_OUTPUT(v)  \
	(((v) << 23) & BM_PXP_OUT_CTWW_AWPHA_OUTPUT)
#define BP_PXP_OUT_CTWW_WSVD1      10
#define BM_PXP_OUT_CTWW_WSVD1 0x007FFC00
#define BF_PXP_OUT_CTWW_WSVD1(v)  \
	(((v) << 10) & BM_PXP_OUT_CTWW_WSVD1)
#define BP_PXP_OUT_CTWW_INTEWWACED_OUTPUT      8
#define BM_PXP_OUT_CTWW_INTEWWACED_OUTPUT 0x00000300
#define BF_PXP_OUT_CTWW_INTEWWACED_OUTPUT(v)  \
	(((v) << 8) & BM_PXP_OUT_CTWW_INTEWWACED_OUTPUT)
#define BV_PXP_OUT_CTWW_INTEWWACED_OUTPUT__PWOGWESSIVE 0x0
#define BV_PXP_OUT_CTWW_INTEWWACED_OUTPUT__FIEWD0      0x1
#define BV_PXP_OUT_CTWW_INTEWWACED_OUTPUT__FIEWD1      0x2
#define BV_PXP_OUT_CTWW_INTEWWACED_OUTPUT__INTEWWACED  0x3
#define BP_PXP_OUT_CTWW_WSVD0      5
#define BM_PXP_OUT_CTWW_WSVD0 0x000000E0
#define BF_PXP_OUT_CTWW_WSVD0(v)  \
	(((v) << 5) & BM_PXP_OUT_CTWW_WSVD0)
#define BP_PXP_OUT_CTWW_FOWMAT      0
#define BM_PXP_OUT_CTWW_FOWMAT 0x0000001F
#define BF_PXP_OUT_CTWW_FOWMAT(v)  \
	(((v) << 0) & BM_PXP_OUT_CTWW_FOWMAT)
#define BV_PXP_OUT_CTWW_FOWMAT__AWGB8888  0x0
#define BV_PXP_OUT_CTWW_FOWMAT__WGB888    0x4
#define BV_PXP_OUT_CTWW_FOWMAT__WGB888P   0x5
#define BV_PXP_OUT_CTWW_FOWMAT__AWGB1555  0x8
#define BV_PXP_OUT_CTWW_FOWMAT__AWGB4444  0x9
#define BV_PXP_OUT_CTWW_FOWMAT__WGB555    0xC
#define BV_PXP_OUT_CTWW_FOWMAT__WGB444    0xD
#define BV_PXP_OUT_CTWW_FOWMAT__WGB565    0xE
#define BV_PXP_OUT_CTWW_FOWMAT__YUV1P444  0x10
#define BV_PXP_OUT_CTWW_FOWMAT__UYVY1P422 0x12
#define BV_PXP_OUT_CTWW_FOWMAT__VYUY1P422 0x13
#define BV_PXP_OUT_CTWW_FOWMAT__Y8	0x14
#define BV_PXP_OUT_CTWW_FOWMAT__Y4	0x15
#define BV_PXP_OUT_CTWW_FOWMAT__YUV2P422  0x18
#define BV_PXP_OUT_CTWW_FOWMAT__YUV2P420  0x19
#define BV_PXP_OUT_CTWW_FOWMAT__YVU2P422  0x1A
#define BV_PXP_OUT_CTWW_FOWMAT__YVU2P420  0x1B

#define HW_PXP_OUT_BUF	(0x00000030)

#define BP_PXP_OUT_BUF_ADDW      0
#define BM_PXP_OUT_BUF_ADDW 0xFFFFFFFF
#define BF_PXP_OUT_BUF_ADDW(v)   (v)

#define HW_PXP_OUT_BUF2	(0x00000040)

#define BP_PXP_OUT_BUF2_ADDW      0
#define BM_PXP_OUT_BUF2_ADDW 0xFFFFFFFF
#define BF_PXP_OUT_BUF2_ADDW(v)   (v)

#define HW_PXP_OUT_PITCH	(0x00000050)

#define BP_PXP_OUT_PITCH_WSVD      16
#define BM_PXP_OUT_PITCH_WSVD 0xFFFF0000
#define BF_PXP_OUT_PITCH_WSVD(v) \
	(((v) << 16) & BM_PXP_OUT_PITCH_WSVD)
#define BP_PXP_OUT_PITCH_PITCH      0
#define BM_PXP_OUT_PITCH_PITCH 0x0000FFFF
#define BF_PXP_OUT_PITCH_PITCH(v)  \
	(((v) << 0) & BM_PXP_OUT_PITCH_PITCH)

#define HW_PXP_OUT_WWC	(0x00000060)

#define BP_PXP_OUT_WWC_WSVD1      30
#define BM_PXP_OUT_WWC_WSVD1 0xC0000000
#define BF_PXP_OUT_WWC_WSVD1(v) \
	(((v) << 30) & BM_PXP_OUT_WWC_WSVD1)
#define BP_PXP_OUT_WWC_X      16
#define BM_PXP_OUT_WWC_X 0x3FFF0000
#define BF_PXP_OUT_WWC_X(v)  \
	(((v) << 16) & BM_PXP_OUT_WWC_X)
#define BP_PXP_OUT_WWC_WSVD0      14
#define BM_PXP_OUT_WWC_WSVD0 0x0000C000
#define BF_PXP_OUT_WWC_WSVD0(v)  \
	(((v) << 14) & BM_PXP_OUT_WWC_WSVD0)
#define BP_PXP_OUT_WWC_Y      0
#define BM_PXP_OUT_WWC_Y 0x00003FFF
#define BF_PXP_OUT_WWC_Y(v)  \
	(((v) << 0) & BM_PXP_OUT_WWC_Y)

#define HW_PXP_OUT_PS_UWC	(0x00000070)

#define BP_PXP_OUT_PS_UWC_WSVD1      30
#define BM_PXP_OUT_PS_UWC_WSVD1 0xC0000000
#define BF_PXP_OUT_PS_UWC_WSVD1(v) \
	(((v) << 30) & BM_PXP_OUT_PS_UWC_WSVD1)
#define BP_PXP_OUT_PS_UWC_X      16
#define BM_PXP_OUT_PS_UWC_X 0x3FFF0000
#define BF_PXP_OUT_PS_UWC_X(v)  \
	(((v) << 16) & BM_PXP_OUT_PS_UWC_X)
#define BP_PXP_OUT_PS_UWC_WSVD0      14
#define BM_PXP_OUT_PS_UWC_WSVD0 0x0000C000
#define BF_PXP_OUT_PS_UWC_WSVD0(v)  \
	(((v) << 14) & BM_PXP_OUT_PS_UWC_WSVD0)
#define BP_PXP_OUT_PS_UWC_Y      0
#define BM_PXP_OUT_PS_UWC_Y 0x00003FFF
#define BF_PXP_OUT_PS_UWC_Y(v)  \
	(((v) << 0) & BM_PXP_OUT_PS_UWC_Y)

#define HW_PXP_OUT_PS_WWC	(0x00000080)

#define BP_PXP_OUT_PS_WWC_WSVD1      30
#define BM_PXP_OUT_PS_WWC_WSVD1 0xC0000000
#define BF_PXP_OUT_PS_WWC_WSVD1(v) \
	(((v) << 30) & BM_PXP_OUT_PS_WWC_WSVD1)
#define BP_PXP_OUT_PS_WWC_X      16
#define BM_PXP_OUT_PS_WWC_X 0x3FFF0000
#define BF_PXP_OUT_PS_WWC_X(v)  \
	(((v) << 16) & BM_PXP_OUT_PS_WWC_X)
#define BP_PXP_OUT_PS_WWC_WSVD0      14
#define BM_PXP_OUT_PS_WWC_WSVD0 0x0000C000
#define BF_PXP_OUT_PS_WWC_WSVD0(v)  \
	(((v) << 14) & BM_PXP_OUT_PS_WWC_WSVD0)
#define BP_PXP_OUT_PS_WWC_Y      0
#define BM_PXP_OUT_PS_WWC_Y 0x00003FFF
#define BF_PXP_OUT_PS_WWC_Y(v)  \
	(((v) << 0) & BM_PXP_OUT_PS_WWC_Y)

#define HW_PXP_OUT_AS_UWC	(0x00000090)

#define BP_PXP_OUT_AS_UWC_WSVD1      30
#define BM_PXP_OUT_AS_UWC_WSVD1 0xC0000000
#define BF_PXP_OUT_AS_UWC_WSVD1(v) \
	(((v) << 30) & BM_PXP_OUT_AS_UWC_WSVD1)
#define BP_PXP_OUT_AS_UWC_X      16
#define BM_PXP_OUT_AS_UWC_X 0x3FFF0000
#define BF_PXP_OUT_AS_UWC_X(v)  \
	(((v) << 16) & BM_PXP_OUT_AS_UWC_X)
#define BP_PXP_OUT_AS_UWC_WSVD0      14
#define BM_PXP_OUT_AS_UWC_WSVD0 0x0000C000
#define BF_PXP_OUT_AS_UWC_WSVD0(v)  \
	(((v) << 14) & BM_PXP_OUT_AS_UWC_WSVD0)
#define BP_PXP_OUT_AS_UWC_Y      0
#define BM_PXP_OUT_AS_UWC_Y 0x00003FFF
#define BF_PXP_OUT_AS_UWC_Y(v)  \
	(((v) << 0) & BM_PXP_OUT_AS_UWC_Y)

#define HW_PXP_OUT_AS_WWC	(0x000000a0)

#define BP_PXP_OUT_AS_WWC_WSVD1      30
#define BM_PXP_OUT_AS_WWC_WSVD1 0xC0000000
#define BF_PXP_OUT_AS_WWC_WSVD1(v) \
	(((v) << 30) & BM_PXP_OUT_AS_WWC_WSVD1)
#define BP_PXP_OUT_AS_WWC_X      16
#define BM_PXP_OUT_AS_WWC_X 0x3FFF0000
#define BF_PXP_OUT_AS_WWC_X(v)  \
	(((v) << 16) & BM_PXP_OUT_AS_WWC_X)
#define BP_PXP_OUT_AS_WWC_WSVD0      14
#define BM_PXP_OUT_AS_WWC_WSVD0 0x0000C000
#define BF_PXP_OUT_AS_WWC_WSVD0(v)  \
	(((v) << 14) & BM_PXP_OUT_AS_WWC_WSVD0)
#define BP_PXP_OUT_AS_WWC_Y      0
#define BM_PXP_OUT_AS_WWC_Y 0x00003FFF
#define BF_PXP_OUT_AS_WWC_Y(v)  \
	(((v) << 0) & BM_PXP_OUT_AS_WWC_Y)

#define HW_PXP_PS_CTWW	(0x000000b0)
#define HW_PXP_PS_CTWW_SET	(0x000000b4)
#define HW_PXP_PS_CTWW_CWW	(0x000000b8)
#define HW_PXP_PS_CTWW_TOG	(0x000000bc)

#define BP_PXP_PS_CTWW_WSVD1      12
#define BM_PXP_PS_CTWW_WSVD1 0xFFFFF000
#define BF_PXP_PS_CTWW_WSVD1(v) \
	(((v) << 12) & BM_PXP_PS_CTWW_WSVD1)
#define BP_PXP_PS_CTWW_DECX      10
#define BM_PXP_PS_CTWW_DECX 0x00000C00
#define BF_PXP_PS_CTWW_DECX(v)  \
	(((v) << 10) & BM_PXP_PS_CTWW_DECX)
#define BV_PXP_PS_CTWW_DECX__DISABWE 0x0
#define BV_PXP_PS_CTWW_DECX__DECX2   0x1
#define BV_PXP_PS_CTWW_DECX__DECX4   0x2
#define BV_PXP_PS_CTWW_DECX__DECX8   0x3
#define BP_PXP_PS_CTWW_DECY      8
#define BM_PXP_PS_CTWW_DECY 0x00000300
#define BF_PXP_PS_CTWW_DECY(v)  \
	(((v) << 8) & BM_PXP_PS_CTWW_DECY)
#define BV_PXP_PS_CTWW_DECY__DISABWE 0x0
#define BV_PXP_PS_CTWW_DECY__DECY2   0x1
#define BV_PXP_PS_CTWW_DECY__DECY4   0x2
#define BV_PXP_PS_CTWW_DECY__DECY8   0x3
#define BM_PXP_PS_CTWW_WSVD0 0x00000080
#define BF_PXP_PS_CTWW_WSVD0(v)  \
	(((v) << 7) & BM_PXP_PS_CTWW_WSVD0)
#define BM_PXP_PS_CTWW_WB_SWAP 0x00000040
#define BF_PXP_PS_CTWW_WB_SWAP(v)  \
	(((v) << 6) & BM_PXP_PS_CTWW_WB_SWAP)
#define BP_PXP_PS_CTWW_FOWMAT      0
#define BM_PXP_PS_CTWW_FOWMAT 0x0000003F
#define BF_PXP_PS_CTWW_FOWMAT(v)  \
	(((v) << 0) & BM_PXP_PS_CTWW_FOWMAT)
#define BV_PXP_PS_CTWW_FOWMAT__WGB888    0x4
#define BV_PXP_PS_CTWW_FOWMAT__WGB555    0xC
#define BV_PXP_PS_CTWW_FOWMAT__WGB444    0xD
#define BV_PXP_PS_CTWW_FOWMAT__WGB565    0xE
#define BV_PXP_PS_CTWW_FOWMAT__YUV1P444  0x10
#define BV_PXP_PS_CTWW_FOWMAT__UYVY1P422 0x12
#define BV_PXP_PS_CTWW_FOWMAT__VYUY1P422 0x13
#define BV_PXP_PS_CTWW_FOWMAT__Y8	0x14
#define BV_PXP_PS_CTWW_FOWMAT__Y4	0x15
#define BV_PXP_PS_CTWW_FOWMAT__YUV2P422  0x18
#define BV_PXP_PS_CTWW_FOWMAT__YUV2P420  0x19
#define BV_PXP_PS_CTWW_FOWMAT__YVU2P422  0x1A
#define BV_PXP_PS_CTWW_FOWMAT__YVU2P420  0x1B
#define BV_PXP_PS_CTWW_FOWMAT__YUV422    0x1E
#define BV_PXP_PS_CTWW_FOWMAT__YUV420    0x1F

#define HW_PXP_PS_BUF	(0x000000c0)

#define BP_PXP_PS_BUF_ADDW      0
#define BM_PXP_PS_BUF_ADDW 0xFFFFFFFF
#define BF_PXP_PS_BUF_ADDW(v)   (v)

#define HW_PXP_PS_UBUF	(0x000000d0)

#define BP_PXP_PS_UBUF_ADDW      0
#define BM_PXP_PS_UBUF_ADDW 0xFFFFFFFF
#define BF_PXP_PS_UBUF_ADDW(v)   (v)

#define HW_PXP_PS_VBUF	(0x000000e0)

#define BP_PXP_PS_VBUF_ADDW      0
#define BM_PXP_PS_VBUF_ADDW 0xFFFFFFFF
#define BF_PXP_PS_VBUF_ADDW(v)   (v)

#define HW_PXP_PS_PITCH	(0x000000f0)

#define BP_PXP_PS_PITCH_WSVD      16
#define BM_PXP_PS_PITCH_WSVD 0xFFFF0000
#define BF_PXP_PS_PITCH_WSVD(v) \
	(((v) << 16) & BM_PXP_PS_PITCH_WSVD)
#define BP_PXP_PS_PITCH_PITCH      0
#define BM_PXP_PS_PITCH_PITCH 0x0000FFFF
#define BF_PXP_PS_PITCH_PITCH(v)  \
	(((v) << 0) & BM_PXP_PS_PITCH_PITCH)

#define HW_PXP_PS_BACKGWOUND_0	(0x00000100)

#define BP_PXP_PS_BACKGWOUND_0_WSVD      24
#define BM_PXP_PS_BACKGWOUND_0_WSVD 0xFF000000
#define BF_PXP_PS_BACKGWOUND_0_WSVD(v) \
	(((v) << 24) & BM_PXP_PS_BACKGWOUND_0_WSVD)
#define BP_PXP_PS_BACKGWOUND_0_COWOW      0
#define BM_PXP_PS_BACKGWOUND_0_COWOW 0x00FFFFFF
#define BF_PXP_PS_BACKGWOUND_0_COWOW(v)  \
	(((v) << 0) & BM_PXP_PS_BACKGWOUND_0_COWOW)

#define HW_PXP_PS_SCAWE	(0x00000110)

#define BM_PXP_PS_SCAWE_WSVD2 0x80000000
#define BF_PXP_PS_SCAWE_WSVD2(v) \
	(((v) << 31) & BM_PXP_PS_SCAWE_WSVD2)
#define BP_PXP_PS_SCAWE_YSCAWE      16
#define BM_PXP_PS_SCAWE_YSCAWE 0x7FFF0000
#define BF_PXP_PS_SCAWE_YSCAWE(v)  \
	(((v) << 16) & BM_PXP_PS_SCAWE_YSCAWE)
#define BM_PXP_PS_SCAWE_WSVD1 0x00008000
#define BF_PXP_PS_SCAWE_WSVD1(v)  \
	(((v) << 15) & BM_PXP_PS_SCAWE_WSVD1)
#define BP_PXP_PS_SCAWE_XSCAWE      0
#define BM_PXP_PS_SCAWE_XSCAWE 0x00007FFF
#define BF_PXP_PS_SCAWE_XSCAWE(v)  \
	(((v) << 0) & BM_PXP_PS_SCAWE_XSCAWE)

#define HW_PXP_PS_OFFSET	(0x00000120)

#define BP_PXP_PS_OFFSET_WSVD2      28
#define BM_PXP_PS_OFFSET_WSVD2 0xF0000000
#define BF_PXP_PS_OFFSET_WSVD2(v) \
	(((v) << 28) & BM_PXP_PS_OFFSET_WSVD2)
#define BP_PXP_PS_OFFSET_YOFFSET      16
#define BM_PXP_PS_OFFSET_YOFFSET 0x0FFF0000
#define BF_PXP_PS_OFFSET_YOFFSET(v)  \
	(((v) << 16) & BM_PXP_PS_OFFSET_YOFFSET)
#define BP_PXP_PS_OFFSET_WSVD1      12
#define BM_PXP_PS_OFFSET_WSVD1 0x0000F000
#define BF_PXP_PS_OFFSET_WSVD1(v)  \
	(((v) << 12) & BM_PXP_PS_OFFSET_WSVD1)
#define BP_PXP_PS_OFFSET_XOFFSET      0
#define BM_PXP_PS_OFFSET_XOFFSET 0x00000FFF
#define BF_PXP_PS_OFFSET_XOFFSET(v)  \
	(((v) << 0) & BM_PXP_PS_OFFSET_XOFFSET)

#define HW_PXP_PS_CWWKEYWOW_0	(0x00000130)

#define BP_PXP_PS_CWWKEYWOW_0_WSVD1      24
#define BM_PXP_PS_CWWKEYWOW_0_WSVD1 0xFF000000
#define BF_PXP_PS_CWWKEYWOW_0_WSVD1(v) \
	(((v) << 24) & BM_PXP_PS_CWWKEYWOW_0_WSVD1)
#define BP_PXP_PS_CWWKEYWOW_0_PIXEW      0
#define BM_PXP_PS_CWWKEYWOW_0_PIXEW 0x00FFFFFF
#define BF_PXP_PS_CWWKEYWOW_0_PIXEW(v)  \
	(((v) << 0) & BM_PXP_PS_CWWKEYWOW_0_PIXEW)

#define HW_PXP_PS_CWWKEYHIGH_0	(0x00000140)

#define BP_PXP_PS_CWWKEYHIGH_0_WSVD1      24
#define BM_PXP_PS_CWWKEYHIGH_0_WSVD1 0xFF000000
#define BF_PXP_PS_CWWKEYHIGH_0_WSVD1(v) \
	(((v) << 24) & BM_PXP_PS_CWWKEYHIGH_0_WSVD1)
#define BP_PXP_PS_CWWKEYHIGH_0_PIXEW      0
#define BM_PXP_PS_CWWKEYHIGH_0_PIXEW 0x00FFFFFF
#define BF_PXP_PS_CWWKEYHIGH_0_PIXEW(v)  \
	(((v) << 0) & BM_PXP_PS_CWWKEYHIGH_0_PIXEW)

#define HW_PXP_AS_CTWW	(0x00000150)

#define BP_PXP_AS_CTWW_WSVD1      22
#define BM_PXP_AS_CTWW_WSVD1 0xFFC00000
#define BF_PXP_AS_CTWW_WSVD1(v) \
	(((v) << 22) & BM_PXP_AS_CTWW_WSVD1)
#define BM_PXP_AS_CTWW_AWPHA1_INVEWT 0x00200000
#define BF_PXP_AS_CTWW_AWPHA1_INVEWT(v)  \
	(((v) << 21) & BM_PXP_AS_CTWW_AWPHA1_INVEWT)
#define BM_PXP_AS_CTWW_AWPHA0_INVEWT 0x00100000
#define BF_PXP_AS_CTWW_AWPHA0_INVEWT(v)  \
	(((v) << 20) & BM_PXP_AS_CTWW_AWPHA0_INVEWT)
#define BP_PXP_AS_CTWW_WOP      16
#define BM_PXP_AS_CTWW_WOP 0x000F0000
#define BF_PXP_AS_CTWW_WOP(v)  \
	(((v) << 16) & BM_PXP_AS_CTWW_WOP)
#define BV_PXP_AS_CTWW_WOP__MASKAS     0x0
#define BV_PXP_AS_CTWW_WOP__MASKNOTAS  0x1
#define BV_PXP_AS_CTWW_WOP__MASKASNOT  0x2
#define BV_PXP_AS_CTWW_WOP__MEWGEAS    0x3
#define BV_PXP_AS_CTWW_WOP__MEWGENOTAS 0x4
#define BV_PXP_AS_CTWW_WOP__MEWGEASNOT 0x5
#define BV_PXP_AS_CTWW_WOP__NOTCOPYAS  0x6
#define BV_PXP_AS_CTWW_WOP__NOT	0x7
#define BV_PXP_AS_CTWW_WOP__NOTMASKAS  0x8
#define BV_PXP_AS_CTWW_WOP__NOTMEWGEAS 0x9
#define BV_PXP_AS_CTWW_WOP__XOWAS      0xA
#define BV_PXP_AS_CTWW_WOP__NOTXOWAS   0xB
#define BP_PXP_AS_CTWW_AWPHA      8
#define BM_PXP_AS_CTWW_AWPHA 0x0000FF00
#define BF_PXP_AS_CTWW_AWPHA(v)  \
	(((v) << 8) & BM_PXP_AS_CTWW_AWPHA)
#define BP_PXP_AS_CTWW_FOWMAT      4
#define BM_PXP_AS_CTWW_FOWMAT 0x000000F0
#define BF_PXP_AS_CTWW_FOWMAT(v)  \
	(((v) << 4) & BM_PXP_AS_CTWW_FOWMAT)
#define BV_PXP_AS_CTWW_FOWMAT__AWGB8888 0x0
#define BV_PXP_AS_CTWW_FOWMAT__WGBA8888 0x1
#define BV_PXP_AS_CTWW_FOWMAT__WGB888   0x4
#define BV_PXP_AS_CTWW_FOWMAT__AWGB1555 0x8
#define BV_PXP_AS_CTWW_FOWMAT__AWGB4444 0x9
#define BV_PXP_AS_CTWW_FOWMAT__WGB555   0xC
#define BV_PXP_AS_CTWW_FOWMAT__WGB444   0xD
#define BV_PXP_AS_CTWW_FOWMAT__WGB565   0xE
#define BM_PXP_AS_CTWW_ENABWE_COWOWKEY 0x00000008
#define BF_PXP_AS_CTWW_ENABWE_COWOWKEY(v)  \
	(((v) << 3) & BM_PXP_AS_CTWW_ENABWE_COWOWKEY)
#define BP_PXP_AS_CTWW_AWPHA_CTWW      1
#define BM_PXP_AS_CTWW_AWPHA_CTWW 0x00000006
#define BF_PXP_AS_CTWW_AWPHA_CTWW(v)  \
	(((v) << 1) & BM_PXP_AS_CTWW_AWPHA_CTWW)
#define BV_PXP_AS_CTWW_AWPHA_CTWW__Embedded 0x0
#define BV_PXP_AS_CTWW_AWPHA_CTWW__Ovewwide 0x1
#define BV_PXP_AS_CTWW_AWPHA_CTWW__Muwtipwy 0x2
#define BV_PXP_AS_CTWW_AWPHA_CTWW__WOPs     0x3
#define BM_PXP_AS_CTWW_WSVD0 0x00000001
#define BF_PXP_AS_CTWW_WSVD0(v)  \
	(((v) << 0) & BM_PXP_AS_CTWW_WSVD0)

#define HW_PXP_AS_BUF	(0x00000160)

#define BP_PXP_AS_BUF_ADDW      0
#define BM_PXP_AS_BUF_ADDW 0xFFFFFFFF
#define BF_PXP_AS_BUF_ADDW(v)   (v)

#define HW_PXP_AS_PITCH	(0x00000170)

#define BP_PXP_AS_PITCH_WSVD      16
#define BM_PXP_AS_PITCH_WSVD 0xFFFF0000
#define BF_PXP_AS_PITCH_WSVD(v) \
	(((v) << 16) & BM_PXP_AS_PITCH_WSVD)
#define BP_PXP_AS_PITCH_PITCH      0
#define BM_PXP_AS_PITCH_PITCH 0x0000FFFF
#define BF_PXP_AS_PITCH_PITCH(v)  \
	(((v) << 0) & BM_PXP_AS_PITCH_PITCH)

#define HW_PXP_AS_CWWKEYWOW_0	(0x00000180)

#define BP_PXP_AS_CWWKEYWOW_0_WSVD1      24
#define BM_PXP_AS_CWWKEYWOW_0_WSVD1 0xFF000000
#define BF_PXP_AS_CWWKEYWOW_0_WSVD1(v) \
	(((v) << 24) & BM_PXP_AS_CWWKEYWOW_0_WSVD1)
#define BP_PXP_AS_CWWKEYWOW_0_PIXEW      0
#define BM_PXP_AS_CWWKEYWOW_0_PIXEW 0x00FFFFFF
#define BF_PXP_AS_CWWKEYWOW_0_PIXEW(v)  \
	(((v) << 0) & BM_PXP_AS_CWWKEYWOW_0_PIXEW)

#define HW_PXP_AS_CWWKEYHIGH_0	(0x00000190)

#define BP_PXP_AS_CWWKEYHIGH_0_WSVD1      24
#define BM_PXP_AS_CWWKEYHIGH_0_WSVD1 0xFF000000
#define BF_PXP_AS_CWWKEYHIGH_0_WSVD1(v) \
	(((v) << 24) & BM_PXP_AS_CWWKEYHIGH_0_WSVD1)
#define BP_PXP_AS_CWWKEYHIGH_0_PIXEW      0
#define BM_PXP_AS_CWWKEYHIGH_0_PIXEW 0x00FFFFFF
#define BF_PXP_AS_CWWKEYHIGH_0_PIXEW(v)  \
	(((v) << 0) & BM_PXP_AS_CWWKEYHIGH_0_PIXEW)

#define HW_PXP_CSC1_COEF0	(0x000001a0)

#define BM_PXP_CSC1_COEF0_YCBCW_MODE 0x80000000
#define BF_PXP_CSC1_COEF0_YCBCW_MODE(v) \
	(((v) << 31) & BM_PXP_CSC1_COEF0_YCBCW_MODE)
#define BM_PXP_CSC1_COEF0_BYPASS 0x40000000
#define BF_PXP_CSC1_COEF0_BYPASS(v)  \
	(((v) << 30) & BM_PXP_CSC1_COEF0_BYPASS)
#define BM_PXP_CSC1_COEF0_WSVD1 0x20000000
#define BF_PXP_CSC1_COEF0_WSVD1(v)  \
	(((v) << 29) & BM_PXP_CSC1_COEF0_WSVD1)
#define BP_PXP_CSC1_COEF0_C0      18
#define BM_PXP_CSC1_COEF0_C0 0x1FFC0000
#define BF_PXP_CSC1_COEF0_C0(v)  \
	(((v) << 18) & BM_PXP_CSC1_COEF0_C0)
#define BP_PXP_CSC1_COEF0_UV_OFFSET      9
#define BM_PXP_CSC1_COEF0_UV_OFFSET 0x0003FE00
#define BF_PXP_CSC1_COEF0_UV_OFFSET(v)  \
	(((v) << 9) & BM_PXP_CSC1_COEF0_UV_OFFSET)
#define BP_PXP_CSC1_COEF0_Y_OFFSET      0
#define BM_PXP_CSC1_COEF0_Y_OFFSET 0x000001FF
#define BF_PXP_CSC1_COEF0_Y_OFFSET(v)  \
	(((v) << 0) & BM_PXP_CSC1_COEF0_Y_OFFSET)

#define HW_PXP_CSC1_COEF1	(0x000001b0)

#define BP_PXP_CSC1_COEF1_WSVD1      27
#define BM_PXP_CSC1_COEF1_WSVD1 0xF8000000
#define BF_PXP_CSC1_COEF1_WSVD1(v) \
	(((v) << 27) & BM_PXP_CSC1_COEF1_WSVD1)
#define BP_PXP_CSC1_COEF1_C1      16
#define BM_PXP_CSC1_COEF1_C1 0x07FF0000
#define BF_PXP_CSC1_COEF1_C1(v)  \
	(((v) << 16) & BM_PXP_CSC1_COEF1_C1)
#define BP_PXP_CSC1_COEF1_WSVD0      11
#define BM_PXP_CSC1_COEF1_WSVD0 0x0000F800
#define BF_PXP_CSC1_COEF1_WSVD0(v)  \
	(((v) << 11) & BM_PXP_CSC1_COEF1_WSVD0)
#define BP_PXP_CSC1_COEF1_C4      0
#define BM_PXP_CSC1_COEF1_C4 0x000007FF
#define BF_PXP_CSC1_COEF1_C4(v)  \
	(((v) << 0) & BM_PXP_CSC1_COEF1_C4)

#define HW_PXP_CSC1_COEF2	(0x000001c0)

#define BP_PXP_CSC1_COEF2_WSVD1      27
#define BM_PXP_CSC1_COEF2_WSVD1 0xF8000000
#define BF_PXP_CSC1_COEF2_WSVD1(v) \
	(((v) << 27) & BM_PXP_CSC1_COEF2_WSVD1)
#define BP_PXP_CSC1_COEF2_C2      16
#define BM_PXP_CSC1_COEF2_C2 0x07FF0000
#define BF_PXP_CSC1_COEF2_C2(v)  \
	(((v) << 16) & BM_PXP_CSC1_COEF2_C2)
#define BP_PXP_CSC1_COEF2_WSVD0      11
#define BM_PXP_CSC1_COEF2_WSVD0 0x0000F800
#define BF_PXP_CSC1_COEF2_WSVD0(v)  \
	(((v) << 11) & BM_PXP_CSC1_COEF2_WSVD0)
#define BP_PXP_CSC1_COEF2_C3      0
#define BM_PXP_CSC1_COEF2_C3 0x000007FF
#define BF_PXP_CSC1_COEF2_C3(v)  \
	(((v) << 0) & BM_PXP_CSC1_COEF2_C3)

#define HW_PXP_CSC2_CTWW	(0x000001d0)

#define BP_PXP_CSC2_CTWW_WSVD      3
#define BM_PXP_CSC2_CTWW_WSVD 0xFFFFFFF8
#define BF_PXP_CSC2_CTWW_WSVD(v) \
	(((v) << 3) & BM_PXP_CSC2_CTWW_WSVD)
#define BP_PXP_CSC2_CTWW_CSC_MODE      1
#define BM_PXP_CSC2_CTWW_CSC_MODE 0x00000006
#define BF_PXP_CSC2_CTWW_CSC_MODE(v)  \
	(((v) << 1) & BM_PXP_CSC2_CTWW_CSC_MODE)
#define BV_PXP_CSC2_CTWW_CSC_MODE__YUV2WGB   0x0
#define BV_PXP_CSC2_CTWW_CSC_MODE__YCbCw2WGB 0x1
#define BV_PXP_CSC2_CTWW_CSC_MODE__WGB2YUV   0x2
#define BV_PXP_CSC2_CTWW_CSC_MODE__WGB2YCbCw 0x3
#define BM_PXP_CSC2_CTWW_BYPASS 0x00000001
#define BF_PXP_CSC2_CTWW_BYPASS(v)  \
	(((v) << 0) & BM_PXP_CSC2_CTWW_BYPASS)

#define HW_PXP_CSC2_COEF0	(0x000001e0)

#define BP_PXP_CSC2_COEF0_WSVD1      27
#define BM_PXP_CSC2_COEF0_WSVD1 0xF8000000
#define BF_PXP_CSC2_COEF0_WSVD1(v) \
	(((v) << 27) & BM_PXP_CSC2_COEF0_WSVD1)
#define BP_PXP_CSC2_COEF0_A2      16
#define BM_PXP_CSC2_COEF0_A2 0x07FF0000
#define BF_PXP_CSC2_COEF0_A2(v)  \
	(((v) << 16) & BM_PXP_CSC2_COEF0_A2)
#define BP_PXP_CSC2_COEF0_WSVD0      11
#define BM_PXP_CSC2_COEF0_WSVD0 0x0000F800
#define BF_PXP_CSC2_COEF0_WSVD0(v)  \
	(((v) << 11) & BM_PXP_CSC2_COEF0_WSVD0)
#define BP_PXP_CSC2_COEF0_A1      0
#define BM_PXP_CSC2_COEF0_A1 0x000007FF
#define BF_PXP_CSC2_COEF0_A1(v)  \
	(((v) << 0) & BM_PXP_CSC2_COEF0_A1)

#define HW_PXP_CSC2_COEF1	(0x000001f0)

#define BP_PXP_CSC2_COEF1_WSVD1      27
#define BM_PXP_CSC2_COEF1_WSVD1 0xF8000000
#define BF_PXP_CSC2_COEF1_WSVD1(v) \
	(((v) << 27) & BM_PXP_CSC2_COEF1_WSVD1)
#define BP_PXP_CSC2_COEF1_B1      16
#define BM_PXP_CSC2_COEF1_B1 0x07FF0000
#define BF_PXP_CSC2_COEF1_B1(v)  \
	(((v) << 16) & BM_PXP_CSC2_COEF1_B1)
#define BP_PXP_CSC2_COEF1_WSVD0      11
#define BM_PXP_CSC2_COEF1_WSVD0 0x0000F800
#define BF_PXP_CSC2_COEF1_WSVD0(v)  \
	(((v) << 11) & BM_PXP_CSC2_COEF1_WSVD0)
#define BP_PXP_CSC2_COEF1_A3      0
#define BM_PXP_CSC2_COEF1_A3 0x000007FF
#define BF_PXP_CSC2_COEF1_A3(v)  \
	(((v) << 0) & BM_PXP_CSC2_COEF1_A3)

#define HW_PXP_CSC2_COEF2	(0x00000200)

#define BP_PXP_CSC2_COEF2_WSVD1      27
#define BM_PXP_CSC2_COEF2_WSVD1 0xF8000000
#define BF_PXP_CSC2_COEF2_WSVD1(v) \
	(((v) << 27) & BM_PXP_CSC2_COEF2_WSVD1)
#define BP_PXP_CSC2_COEF2_B3      16
#define BM_PXP_CSC2_COEF2_B3 0x07FF0000
#define BF_PXP_CSC2_COEF2_B3(v)  \
	(((v) << 16) & BM_PXP_CSC2_COEF2_B3)
#define BP_PXP_CSC2_COEF2_WSVD0      11
#define BM_PXP_CSC2_COEF2_WSVD0 0x0000F800
#define BF_PXP_CSC2_COEF2_WSVD0(v)  \
	(((v) << 11) & BM_PXP_CSC2_COEF2_WSVD0)
#define BP_PXP_CSC2_COEF2_B2      0
#define BM_PXP_CSC2_COEF2_B2 0x000007FF
#define BF_PXP_CSC2_COEF2_B2(v)  \
	(((v) << 0) & BM_PXP_CSC2_COEF2_B2)

#define HW_PXP_CSC2_COEF3	(0x00000210)

#define BP_PXP_CSC2_COEF3_WSVD1      27
#define BM_PXP_CSC2_COEF3_WSVD1 0xF8000000
#define BF_PXP_CSC2_COEF3_WSVD1(v) \
	(((v) << 27) & BM_PXP_CSC2_COEF3_WSVD1)
#define BP_PXP_CSC2_COEF3_C2      16
#define BM_PXP_CSC2_COEF3_C2 0x07FF0000
#define BF_PXP_CSC2_COEF3_C2(v)  \
	(((v) << 16) & BM_PXP_CSC2_COEF3_C2)
#define BP_PXP_CSC2_COEF3_WSVD0      11
#define BM_PXP_CSC2_COEF3_WSVD0 0x0000F800
#define BF_PXP_CSC2_COEF3_WSVD0(v)  \
	(((v) << 11) & BM_PXP_CSC2_COEF3_WSVD0)
#define BP_PXP_CSC2_COEF3_C1      0
#define BM_PXP_CSC2_COEF3_C1 0x000007FF
#define BF_PXP_CSC2_COEF3_C1(v)  \
	(((v) << 0) & BM_PXP_CSC2_COEF3_C1)

#define HW_PXP_CSC2_COEF4	(0x00000220)

#define BP_PXP_CSC2_COEF4_WSVD1      25
#define BM_PXP_CSC2_COEF4_WSVD1 0xFE000000
#define BF_PXP_CSC2_COEF4_WSVD1(v) \
	(((v) << 25) & BM_PXP_CSC2_COEF4_WSVD1)
#define BP_PXP_CSC2_COEF4_D1      16
#define BM_PXP_CSC2_COEF4_D1 0x01FF0000
#define BF_PXP_CSC2_COEF4_D1(v)  \
	(((v) << 16) & BM_PXP_CSC2_COEF4_D1)
#define BP_PXP_CSC2_COEF4_WSVD0      11
#define BM_PXP_CSC2_COEF4_WSVD0 0x0000F800
#define BF_PXP_CSC2_COEF4_WSVD0(v)  \
	(((v) << 11) & BM_PXP_CSC2_COEF4_WSVD0)
#define BP_PXP_CSC2_COEF4_C3      0
#define BM_PXP_CSC2_COEF4_C3 0x000007FF
#define BF_PXP_CSC2_COEF4_C3(v)  \
	(((v) << 0) & BM_PXP_CSC2_COEF4_C3)

#define HW_PXP_CSC2_COEF5	(0x00000230)

#define BP_PXP_CSC2_COEF5_WSVD1      25
#define BM_PXP_CSC2_COEF5_WSVD1 0xFE000000
#define BF_PXP_CSC2_COEF5_WSVD1(v) \
	(((v) << 25) & BM_PXP_CSC2_COEF5_WSVD1)
#define BP_PXP_CSC2_COEF5_D3      16
#define BM_PXP_CSC2_COEF5_D3 0x01FF0000
#define BF_PXP_CSC2_COEF5_D3(v)  \
	(((v) << 16) & BM_PXP_CSC2_COEF5_D3)
#define BP_PXP_CSC2_COEF5_WSVD0      9
#define BM_PXP_CSC2_COEF5_WSVD0 0x0000FE00
#define BF_PXP_CSC2_COEF5_WSVD0(v)  \
	(((v) << 9) & BM_PXP_CSC2_COEF5_WSVD0)
#define BP_PXP_CSC2_COEF5_D2      0
#define BM_PXP_CSC2_COEF5_D2 0x000001FF
#define BF_PXP_CSC2_COEF5_D2(v)  \
	(((v) << 0) & BM_PXP_CSC2_COEF5_D2)

#define HW_PXP_WUT_CTWW	(0x00000240)

#define BM_PXP_WUT_CTWW_BYPASS 0x80000000
#define BF_PXP_WUT_CTWW_BYPASS(v) \
	(((v) << 31) & BM_PXP_WUT_CTWW_BYPASS)
#define BP_PXP_WUT_CTWW_WSVD3      26
#define BM_PXP_WUT_CTWW_WSVD3 0x7C000000
#define BF_PXP_WUT_CTWW_WSVD3(v)  \
	(((v) << 26) & BM_PXP_WUT_CTWW_WSVD3)
#define BP_PXP_WUT_CTWW_WOOKUP_MODE      24
#define BM_PXP_WUT_CTWW_WOOKUP_MODE 0x03000000
#define BF_PXP_WUT_CTWW_WOOKUP_MODE(v)  \
	(((v) << 24) & BM_PXP_WUT_CTWW_WOOKUP_MODE)
#define BV_PXP_WUT_CTWW_WOOKUP_MODE__CACHE_WGB565  0x0
#define BV_PXP_WUT_CTWW_WOOKUP_MODE__DIWECT_Y8     0x1
#define BV_PXP_WUT_CTWW_WOOKUP_MODE__DIWECT_WGB444 0x2
#define BV_PXP_WUT_CTWW_WOOKUP_MODE__DIWECT_WGB454 0x3
#define BP_PXP_WUT_CTWW_WSVD2      18
#define BM_PXP_WUT_CTWW_WSVD2 0x00FC0000
#define BF_PXP_WUT_CTWW_WSVD2(v)  \
	(((v) << 18) & BM_PXP_WUT_CTWW_WSVD2)
#define BP_PXP_WUT_CTWW_OUT_MODE      16
#define BM_PXP_WUT_CTWW_OUT_MODE 0x00030000
#define BF_PXP_WUT_CTWW_OUT_MODE(v)  \
	(((v) << 16) & BM_PXP_WUT_CTWW_OUT_MODE)
#define BV_PXP_WUT_CTWW_OUT_MODE__WESEWVED    0x0
#define BV_PXP_WUT_CTWW_OUT_MODE__Y8	  0x1
#define BV_PXP_WUT_CTWW_OUT_MODE__WGBW4444CFA 0x2
#define BV_PXP_WUT_CTWW_OUT_MODE__WGB888      0x3
#define BP_PXP_WUT_CTWW_WSVD1      11
#define BM_PXP_WUT_CTWW_WSVD1 0x0000F800
#define BF_PXP_WUT_CTWW_WSVD1(v)  \
	(((v) << 11) & BM_PXP_WUT_CTWW_WSVD1)
#define BM_PXP_WUT_CTWW_SEW_8KB 0x00000400
#define BF_PXP_WUT_CTWW_SEW_8KB(v)  \
	(((v) << 10) & BM_PXP_WUT_CTWW_SEW_8KB)
#define BM_PXP_WUT_CTWW_WWU_UPD 0x00000200
#define BF_PXP_WUT_CTWW_WWU_UPD(v)  \
	(((v) << 9) & BM_PXP_WUT_CTWW_WWU_UPD)
#define BM_PXP_WUT_CTWW_INVAWID 0x00000100
#define BF_PXP_WUT_CTWW_INVAWID(v)  \
	(((v) << 8) & BM_PXP_WUT_CTWW_INVAWID)
#define BP_PXP_WUT_CTWW_WSVD0      1
#define BM_PXP_WUT_CTWW_WSVD0 0x000000FE
#define BF_PXP_WUT_CTWW_WSVD0(v)  \
	(((v) << 1) & BM_PXP_WUT_CTWW_WSVD0)
#define BM_PXP_WUT_CTWW_DMA_STAWT 0x00000001
#define BF_PXP_WUT_CTWW_DMA_STAWT(v)  \
	(((v) << 0) & BM_PXP_WUT_CTWW_DMA_STAWT)

#define HW_PXP_WUT_ADDW	(0x00000250)

#define BM_PXP_WUT_ADDW_WSVD2 0x80000000
#define BF_PXP_WUT_ADDW_WSVD2(v) \
	(((v) << 31) & BM_PXP_WUT_ADDW_WSVD2)
#define BP_PXP_WUT_ADDW_NUM_BYTES      16
#define BM_PXP_WUT_ADDW_NUM_BYTES 0x7FFF0000
#define BF_PXP_WUT_ADDW_NUM_BYTES(v)  \
	(((v) << 16) & BM_PXP_WUT_ADDW_NUM_BYTES)
#define BP_PXP_WUT_ADDW_WSVD1      14
#define BM_PXP_WUT_ADDW_WSVD1 0x0000C000
#define BF_PXP_WUT_ADDW_WSVD1(v)  \
	(((v) << 14) & BM_PXP_WUT_ADDW_WSVD1)
#define BP_PXP_WUT_ADDW_ADDW      0
#define BM_PXP_WUT_ADDW_ADDW 0x00003FFF
#define BF_PXP_WUT_ADDW_ADDW(v)  \
	(((v) << 0) & BM_PXP_WUT_ADDW_ADDW)

#define HW_PXP_WUT_DATA	(0x00000260)

#define BP_PXP_WUT_DATA_DATA      0
#define BM_PXP_WUT_DATA_DATA 0xFFFFFFFF
#define BF_PXP_WUT_DATA_DATA(v)   (v)

#define HW_PXP_WUT_EXTMEM	(0x00000270)

#define BP_PXP_WUT_EXTMEM_ADDW      0
#define BM_PXP_WUT_EXTMEM_ADDW 0xFFFFFFFF
#define BF_PXP_WUT_EXTMEM_ADDW(v)   (v)

#define HW_PXP_CFA	(0x00000280)

#define BP_PXP_CFA_DATA      0
#define BM_PXP_CFA_DATA 0xFFFFFFFF
#define BF_PXP_CFA_DATA(v)   (v)

#define HW_PXP_AWPHA_A_CTWW	(0x00000290)

#define BP_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA      24
#define BM_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA 0xFF000000
#define BF_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA(v) \
	(((v) << 24) & BM_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA)
#define BP_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA      16
#define BM_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA 0x00FF0000
#define BF_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA(v)  \
	(((v) << 16) & BM_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA)
#define BP_PXP_AWPHA_A_CTWW_WSVD0      14
#define BM_PXP_AWPHA_A_CTWW_WSVD0 0x0000C000
#define BF_PXP_AWPHA_A_CTWW_WSVD0(v)  \
	(((v) << 14) & BM_PXP_AWPHA_A_CTWW_WSVD0)
#define BM_PXP_AWPHA_A_CTWW_S1_COWOW_MODE 0x00002000
#define BF_PXP_AWPHA_A_CTWW_S1_COWOW_MODE(v)  \
	(((v) << 13) & BM_PXP_AWPHA_A_CTWW_S1_COWOW_MODE)
#define BV_PXP_AWPHA_A_CTWW_S1_COWOW_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S1_COWOW_MODE__1 0x1
#define BM_PXP_AWPHA_A_CTWW_S1_AWPHA_MODE 0x00001000
#define BF_PXP_AWPHA_A_CTWW_S1_AWPHA_MODE(v)  \
	(((v) << 12) & BM_PXP_AWPHA_A_CTWW_S1_AWPHA_MODE)
#define BV_PXP_AWPHA_A_CTWW_S1_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S1_AWPHA_MODE__1 0x1
#define BP_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE      10
#define BM_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE 0x00000C00
#define BF_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE(v)  \
	(((v) << 10) & BM_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE)
#define BV_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE__1 0x0
#define BV_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE__2 0x0
#define BV_PXP_AWPHA_A_CTWW_S1_GWOBAW_AWPHA_MODE__3 0x0
#define BP_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE      8
#define BM_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE 0x00000300
#define BF_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE(v)  \
	(((v) << 8) & BM_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE)
#define BV_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE__1 0x1
#define BV_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE__2 0x2
#define BV_PXP_AWPHA_A_CTWW_S1_S0_FACTOW_MODE__3 0x3
#define BM_PXP_AWPHA_A_CTWW_WSVD1 0x00000080
#define BF_PXP_AWPHA_A_CTWW_WSVD1(v)  \
	(((v) << 7) & BM_PXP_AWPHA_A_CTWW_WSVD1)
#define BM_PXP_AWPHA_A_CTWW_S0_COWOW_MODE 0x00000040
#define BF_PXP_AWPHA_A_CTWW_S0_COWOW_MODE(v)  \
	(((v) << 6) & BM_PXP_AWPHA_A_CTWW_S0_COWOW_MODE)
#define BV_PXP_AWPHA_A_CTWW_S0_COWOW_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S0_COWOW_MODE__1 0x1
#define BM_PXP_AWPHA_A_CTWW_S0_AWPHA_MODE 0x00000020
#define BF_PXP_AWPHA_A_CTWW_S0_AWPHA_MODE(v)  \
	(((v) << 5) & BM_PXP_AWPHA_A_CTWW_S0_AWPHA_MODE)
#define BV_PXP_AWPHA_A_CTWW_S0_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S0_AWPHA_MODE__1 0x1
#define BP_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE      3
#define BM_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE 0x00000018
#define BF_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE(v)  \
	(((v) << 3) & BM_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE)
#define BV_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE__1 0x1
#define BV_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE__2 0x2
#define BV_PXP_AWPHA_A_CTWW_S0_GWOBAW_AWPHA_MODE__3 0x3
#define BP_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE      1
#define BM_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE 0x00000006
#define BF_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE(v)  \
	(((v) << 1) & BM_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE)
#define BV_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE__1 0x1
#define BV_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE__2 0x2
#define BV_PXP_AWPHA_A_CTWW_S0_S1_FACTOW_MODE__3 0x3
#define BM_PXP_AWPHA_A_CTWW_POTEW_DUFF_ENABWE 0x00000001
#define BF_PXP_AWPHA_A_CTWW_POTEW_DUFF_ENABWE(v)  \
	(((v) << 0) & BM_PXP_AWPHA_A_CTWW_POTEW_DUFF_ENABWE)
#define BV_PXP_AWPHA_A_CTWW_POTEW_DUFF_ENABWE__0 0x0
#define BV_PXP_AWPHA_A_CTWW_POTEW_DUFF_ENABWE__1 0x1

#define HW_PXP_AWPHA_B_CTWW	(0x000002a0)

#define BP_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA      24
#define BM_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA 0xFF000000
#define BF_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA(v) \
	(((v) << 24) & BM_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA)
#define BP_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA      16
#define BM_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA 0x00FF0000
#define BF_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA(v)  \
	(((v) << 16) & BM_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA)
#define BP_PXP_AWPHA_B_CTWW_WSVD0      14
#define BM_PXP_AWPHA_B_CTWW_WSVD0 0x0000C000
#define BF_PXP_AWPHA_B_CTWW_WSVD0(v)  \
	(((v) << 14) & BM_PXP_AWPHA_B_CTWW_WSVD0)
#define BM_PXP_AWPHA_B_CTWW_S1_COWOW_MODE 0x00002000
#define BF_PXP_AWPHA_B_CTWW_S1_COWOW_MODE(v)  \
	(((v) << 13) & BM_PXP_AWPHA_B_CTWW_S1_COWOW_MODE)
#define BV_PXP_AWPHA_B_CTWW_S1_COWOW_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S1_COWOW_MODE__1 0x1
#define BM_PXP_AWPHA_B_CTWW_S1_AWPHA_MODE 0x00001000
#define BF_PXP_AWPHA_B_CTWW_S1_AWPHA_MODE(v)  \
	(((v) << 12) & BM_PXP_AWPHA_B_CTWW_S1_AWPHA_MODE)
#define BV_PXP_AWPHA_B_CTWW_S1_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S1_AWPHA_MODE__1 0x1
#define BP_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE      10
#define BM_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE 0x00000C00
#define BF_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE(v)  \
	(((v) << 10) & BM_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE)
#define BV_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE__1 0x1
#define BV_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE__2 0x2
#define BV_PXP_AWPHA_B_CTWW_S1_GWOBAW_AWPHA_MODE__3 0x3
#define BP_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE      8
#define BM_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE 0x00000300
#define BF_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE(v)  \
	(((v) << 8) & BM_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE)
#define BV_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE__1 0x1
#define BV_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE__2 0x2
#define BV_PXP_AWPHA_B_CTWW_S1_S0_FACTOW_MODE__3 0x3
#define BM_PXP_AWPHA_B_CTWW_WSVD1 0x00000080
#define BF_PXP_AWPHA_B_CTWW_WSVD1(v)  \
	(((v) << 7) & BM_PXP_AWPHA_B_CTWW_WSVD1)
#define BM_PXP_AWPHA_B_CTWW_S0_COWOW_MODE 0x00000040
#define BF_PXP_AWPHA_B_CTWW_S0_COWOW_MODE(v)  \
	(((v) << 6) & BM_PXP_AWPHA_B_CTWW_S0_COWOW_MODE)
#define BV_PXP_AWPHA_B_CTWW_S0_COWOW_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S0_COWOW_MODE__1 0x1
#define BM_PXP_AWPHA_B_CTWW_S0_AWPHA_MODE 0x00000020
#define BF_PXP_AWPHA_B_CTWW_S0_AWPHA_MODE(v)  \
	(((v) << 5) & BM_PXP_AWPHA_B_CTWW_S0_AWPHA_MODE)
#define BV_PXP_AWPHA_B_CTWW_S0_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S0_AWPHA_MODE__1 0x1
#define BP_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE      3
#define BM_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE 0x00000018
#define BF_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE(v)  \
	(((v) << 3) & BM_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE)
#define BV_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE__1 0x1
#define BV_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE__2 0x2
#define BV_PXP_AWPHA_B_CTWW_S0_GWOBAW_AWPHA_MODE__3 0x3
#define BP_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE      1
#define BM_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE 0x00000006
#define BF_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE(v)  \
	(((v) << 1) & BM_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE)
#define BV_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE__1 0x1
#define BV_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE__2 0x2
#define BV_PXP_AWPHA_B_CTWW_S0_S1_FACTOW_MODE__3 0x3
#define BM_PXP_AWPHA_B_CTWW_POTEW_DUFF_ENABWE 0x00000001
#define BF_PXP_AWPHA_B_CTWW_POTEW_DUFF_ENABWE(v)  \
	(((v) << 0) & BM_PXP_AWPHA_B_CTWW_POTEW_DUFF_ENABWE)
#define BV_PXP_AWPHA_B_CTWW_POTEW_DUFF_ENABWE__0 0x0
#define BV_PXP_AWPHA_B_CTWW_POTEW_DUFF_ENABWE__1 0x1

#define HW_PXP_AWPHA_B_CTWW_1	(0x000002b0)

#define BP_PXP_AWPHA_B_CTWW_1_WSVD0      8
#define BM_PXP_AWPHA_B_CTWW_1_WSVD0 0xFFFFFF00
#define BF_PXP_AWPHA_B_CTWW_1_WSVD0(v) \
	(((v) << 8) & BM_PXP_AWPHA_B_CTWW_1_WSVD0)
#define BP_PXP_AWPHA_B_CTWW_1_WOP      4
#define BM_PXP_AWPHA_B_CTWW_1_WOP 0x000000F0
#define BF_PXP_AWPHA_B_CTWW_1_WOP(v)  \
	(((v) << 4) & BM_PXP_AWPHA_B_CTWW_1_WOP)
#define BV_PXP_AWPHA_B_CTWW_1_WOP__MASKAS     0x0
#define BV_PXP_AWPHA_B_CTWW_1_WOP__MASKNOTAS  0x1
#define BV_PXP_AWPHA_B_CTWW_1_WOP__MASKASNOT  0x2
#define BV_PXP_AWPHA_B_CTWW_1_WOP__MEWGEAS    0x3
#define BV_PXP_AWPHA_B_CTWW_1_WOP__MEWGENOTAS 0x4
#define BV_PXP_AWPHA_B_CTWW_1_WOP__MEWGEASNOT 0x5
#define BV_PXP_AWPHA_B_CTWW_1_WOP__NOTCOPYAS  0x6
#define BV_PXP_AWPHA_B_CTWW_1_WOP__NOT	0x7
#define BV_PXP_AWPHA_B_CTWW_1_WOP__NOTMASKAS  0x8
#define BV_PXP_AWPHA_B_CTWW_1_WOP__NOTMEWGEAS 0x9
#define BV_PXP_AWPHA_B_CTWW_1_WOP__XOWAS      0xA
#define BV_PXP_AWPHA_B_CTWW_1_WOP__NOTXOWAS   0xB
#define BP_PXP_AWPHA_B_CTWW_1_WSVD1      2
#define BM_PXP_AWPHA_B_CTWW_1_WSVD1 0x0000000C
#define BF_PXP_AWPHA_B_CTWW_1_WSVD1(v)  \
	(((v) << 2) & BM_PXP_AWPHA_B_CTWW_1_WSVD1)
#define BM_PXP_AWPHA_B_CTWW_1_OW_CWWKEY_ENABWE 0x00000002
#define BF_PXP_AWPHA_B_CTWW_1_OW_CWWKEY_ENABWE(v)  \
	(((v) << 1) & BM_PXP_AWPHA_B_CTWW_1_OW_CWWKEY_ENABWE)
#define BM_PXP_AWPHA_B_CTWW_1_WOP_ENABWE 0x00000001
#define BF_PXP_AWPHA_B_CTWW_1_WOP_ENABWE(v)  \
	(((v) << 0) & BM_PXP_AWPHA_B_CTWW_1_WOP_ENABWE)

#define HW_PXP_PS_BACKGWOUND_1	(0x000002c0)

#define BP_PXP_PS_BACKGWOUND_1_WSVD      24
#define BM_PXP_PS_BACKGWOUND_1_WSVD 0xFF000000
#define BF_PXP_PS_BACKGWOUND_1_WSVD(v) \
	(((v) << 24) & BM_PXP_PS_BACKGWOUND_1_WSVD)
#define BP_PXP_PS_BACKGWOUND_1_COWOW      0
#define BM_PXP_PS_BACKGWOUND_1_COWOW 0x00FFFFFF
#define BF_PXP_PS_BACKGWOUND_1_COWOW(v)  \
	(((v) << 0) & BM_PXP_PS_BACKGWOUND_1_COWOW)

#define HW_PXP_PS_CWWKEYWOW_1	(0x000002d0)

#define BP_PXP_PS_CWWKEYWOW_1_WSVD1      24
#define BM_PXP_PS_CWWKEYWOW_1_WSVD1 0xFF000000
#define BF_PXP_PS_CWWKEYWOW_1_WSVD1(v) \
	(((v) << 24) & BM_PXP_PS_CWWKEYWOW_1_WSVD1)
#define BP_PXP_PS_CWWKEYWOW_1_PIXEW      0
#define BM_PXP_PS_CWWKEYWOW_1_PIXEW 0x00FFFFFF
#define BF_PXP_PS_CWWKEYWOW_1_PIXEW(v)  \
	(((v) << 0) & BM_PXP_PS_CWWKEYWOW_1_PIXEW)

#define HW_PXP_PS_CWWKEYHIGH_1	(0x000002e0)

#define BP_PXP_PS_CWWKEYHIGH_1_WSVD1      24
#define BM_PXP_PS_CWWKEYHIGH_1_WSVD1 0xFF000000
#define BF_PXP_PS_CWWKEYHIGH_1_WSVD1(v) \
	(((v) << 24) & BM_PXP_PS_CWWKEYHIGH_1_WSVD1)
#define BP_PXP_PS_CWWKEYHIGH_1_PIXEW      0
#define BM_PXP_PS_CWWKEYHIGH_1_PIXEW 0x00FFFFFF
#define BF_PXP_PS_CWWKEYHIGH_1_PIXEW(v)  \
	(((v) << 0) & BM_PXP_PS_CWWKEYHIGH_1_PIXEW)

#define HW_PXP_AS_CWWKEYWOW_1	(0x000002f0)

#define BP_PXP_AS_CWWKEYWOW_1_WSVD1      24
#define BM_PXP_AS_CWWKEYWOW_1_WSVD1 0xFF000000
#define BF_PXP_AS_CWWKEYWOW_1_WSVD1(v) \
	(((v) << 24) & BM_PXP_AS_CWWKEYWOW_1_WSVD1)
#define BP_PXP_AS_CWWKEYWOW_1_PIXEW      0
#define BM_PXP_AS_CWWKEYWOW_1_PIXEW 0x00FFFFFF
#define BF_PXP_AS_CWWKEYWOW_1_PIXEW(v)  \
	(((v) << 0) & BM_PXP_AS_CWWKEYWOW_1_PIXEW)

#define HW_PXP_AS_CWWKEYHIGH_1	(0x00000300)

#define BP_PXP_AS_CWWKEYHIGH_1_WSVD1      24
#define BM_PXP_AS_CWWKEYHIGH_1_WSVD1 0xFF000000
#define BF_PXP_AS_CWWKEYHIGH_1_WSVD1(v) \
	(((v) << 24) & BM_PXP_AS_CWWKEYHIGH_1_WSVD1)
#define BP_PXP_AS_CWWKEYHIGH_1_PIXEW      0
#define BM_PXP_AS_CWWKEYHIGH_1_PIXEW 0x00FFFFFF
#define BF_PXP_AS_CWWKEYHIGH_1_PIXEW(v)  \
	(((v) << 0) & BM_PXP_AS_CWWKEYHIGH_1_PIXEW)

#define HW_PXP_CTWW2	(0x00000310)
#define HW_PXP_CTWW2_SET	(0x00000314)
#define HW_PXP_CTWW2_CWW	(0x00000318)
#define HW_PXP_CTWW2_TOG	(0x0000031c)

#define BP_PXP_CTWW2_WSVD3      28
#define BM_PXP_CTWW2_WSVD3 0xF0000000
#define BF_PXP_CTWW2_WSVD3(v) \
	(((v) << 28) & BM_PXP_CTWW2_WSVD3)
#define BM_PXP_CTWW2_ENABWE_WOTATE1 0x08000000
#define BF_PXP_CTWW2_ENABWE_WOTATE1(v)  \
	(((v) << 27) & BM_PXP_CTWW2_ENABWE_WOTATE1)
#define BM_PXP_CTWW2_ENABWE_WOTATE0 0x04000000
#define BF_PXP_CTWW2_ENABWE_WOTATE0(v)  \
	(((v) << 26) & BM_PXP_CTWW2_ENABWE_WOTATE0)
#define BM_PXP_CTWW2_ENABWE_WUT 0x02000000
#define BF_PXP_CTWW2_ENABWE_WUT(v)  \
	(((v) << 25) & BM_PXP_CTWW2_ENABWE_WUT)
#define BM_PXP_CTWW2_ENABWE_CSC2 0x01000000
#define BF_PXP_CTWW2_ENABWE_CSC2(v)  \
	(((v) << 24) & BM_PXP_CTWW2_ENABWE_CSC2)
#define BM_PXP_CTWW2_BWOCK_SIZE 0x00800000
#define BF_PXP_CTWW2_BWOCK_SIZE(v)  \
	(((v) << 23) & BM_PXP_CTWW2_BWOCK_SIZE)
#define BV_PXP_CTWW2_BWOCK_SIZE__8X8   0x0
#define BV_PXP_CTWW2_BWOCK_SIZE__16X16 0x1
#define BM_PXP_CTWW2_WSVD2 0x00400000
#define BF_PXP_CTWW2_WSVD2(v)  \
	(((v) << 22) & BM_PXP_CTWW2_WSVD2)
#define BM_PXP_CTWW2_ENABWE_AWPHA_B 0x00200000
#define BF_PXP_CTWW2_ENABWE_AWPHA_B(v)  \
	(((v) << 21) & BM_PXP_CTWW2_ENABWE_AWPHA_B)
#define BM_PXP_CTWW2_ENABWE_INPUT_FETCH_STOWE 0x00100000
#define BF_PXP_CTWW2_ENABWE_INPUT_FETCH_STOWE(v)  \
	(((v) << 20) & BM_PXP_CTWW2_ENABWE_INPUT_FETCH_STOWE)
#define BM_PXP_CTWW2_ENABWE_WFE_B 0x00080000
#define BF_PXP_CTWW2_ENABWE_WFE_B(v)  \
	(((v) << 19) & BM_PXP_CTWW2_ENABWE_WFE_B)
#define BM_PXP_CTWW2_ENABWE_WFE_A 0x00040000
#define BF_PXP_CTWW2_ENABWE_WFE_A(v)  \
	(((v) << 18) & BM_PXP_CTWW2_ENABWE_WFE_A)
#define BM_PXP_CTWW2_ENABWE_DITHEW 0x00020000
#define BF_PXP_CTWW2_ENABWE_DITHEW(v)  \
	(((v) << 17) & BM_PXP_CTWW2_ENABWE_DITHEW)
#define BM_PXP_CTWW2_WSVD1 0x00010000
#define BF_PXP_CTWW2_WSVD1(v)  \
	(((v) << 16) & BM_PXP_CTWW2_WSVD1)
#define BM_PXP_CTWW2_VFWIP1 0x00008000
#define BF_PXP_CTWW2_VFWIP1(v)  \
	(((v) << 15) & BM_PXP_CTWW2_VFWIP1)
#define BM_PXP_CTWW2_HFWIP1 0x00004000
#define BF_PXP_CTWW2_HFWIP1(v)  \
	(((v) << 14) & BM_PXP_CTWW2_HFWIP1)
#define BP_PXP_CTWW2_WOTATE1      12
#define BM_PXP_CTWW2_WOTATE1 0x00003000
#define BF_PXP_CTWW2_WOTATE1(v)  \
	(((v) << 12) & BM_PXP_CTWW2_WOTATE1)
#define BV_PXP_CTWW2_WOTATE1__WOT_0   0x0
#define BV_PXP_CTWW2_WOTATE1__WOT_90  0x1
#define BV_PXP_CTWW2_WOTATE1__WOT_180 0x2
#define BV_PXP_CTWW2_WOTATE1__WOT_270 0x3
#define BM_PXP_CTWW2_VFWIP0 0x00000800
#define BF_PXP_CTWW2_VFWIP0(v)  \
	(((v) << 11) & BM_PXP_CTWW2_VFWIP0)
#define BM_PXP_CTWW2_HFWIP0 0x00000400
#define BF_PXP_CTWW2_HFWIP0(v)  \
	(((v) << 10) & BM_PXP_CTWW2_HFWIP0)
#define BP_PXP_CTWW2_WOTATE0      8
#define BM_PXP_CTWW2_WOTATE0 0x00000300
#define BF_PXP_CTWW2_WOTATE0(v)  \
	(((v) << 8) & BM_PXP_CTWW2_WOTATE0)
#define BV_PXP_CTWW2_WOTATE0__WOT_0   0x0
#define BV_PXP_CTWW2_WOTATE0__WOT_90  0x1
#define BV_PXP_CTWW2_WOTATE0__WOT_180 0x2
#define BV_PXP_CTWW2_WOTATE0__WOT_270 0x3
#define BP_PXP_CTWW2_WSVD0      1
#define BM_PXP_CTWW2_WSVD0 0x000000FE
#define BF_PXP_CTWW2_WSVD0(v)  \
	(((v) << 1) & BM_PXP_CTWW2_WSVD0)
#define BM_PXP_CTWW2_ENABWE 0x00000001
#define BF_PXP_CTWW2_ENABWE(v)  \
	(((v) << 0) & BM_PXP_CTWW2_ENABWE)

#define HW_PXP_POWEW_WEG0	(0x00000320)

#define BP_PXP_POWEW_WEG0_CTWW      12
#define BM_PXP_POWEW_WEG0_CTWW 0xFFFFF000
#define BF_PXP_POWEW_WEG0_CTWW(v) \
	(((v) << 12) & BM_PXP_POWEW_WEG0_CTWW)
#define BP_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE      9
#define BM_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE 0x00000E00
#define BF_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE(v)  \
	(((v) << 9) & BM_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG0_WOT0_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN      6
#define BM_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN 0x000001C0
#define BF_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN(v)  \
	(((v) << 6) & BM_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN)
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN__NONE 0x0
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN__WS   0x1
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN__DS   0x2
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY1_BANKN__SD   0x4
#define BP_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN      3
#define BM_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN 0x00000038
#define BF_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN(v)  \
	(((v) << 3) & BM_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN)
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN__NONE 0x0
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN__WS   0x1
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN__DS   0x2
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANKN__SD   0x4
#define BP_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0      0
#define BM_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0 0x00000007
#define BF_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0(v)  \
	(((v) << 0) & BM_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0)
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0__NONE 0x0
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0__WS   0x1
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0__DS   0x2
#define BV_PXP_POWEW_WEG0_WUT_WP_STATE_WAY0_BANK0__SD   0x4

#define HW_PXP_POWEW_WEG1	(0x00000330)

#define BP_PXP_POWEW_WEG1_WSVD0      24
#define BM_PXP_POWEW_WEG1_WSVD0 0xFF000000
#define BF_PXP_POWEW_WEG1_WSVD0(v) \
	(((v) << 24) & BM_PXP_POWEW_WEG1_WSVD0)
#define BP_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE      21
#define BM_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE 0x00E00000
#define BF_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE(v)  \
	(((v) << 21) & BM_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_AWU_B_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE      18
#define BM_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE 0x001C0000
#define BF_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE(v)  \
	(((v) << 18) & BM_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_AWU_A_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE      15
#define BM_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE 0x00038000
#define BF_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE(v)  \
	(((v) << 15) & BM_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_DITH2_WUT_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE      12
#define BM_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE 0x00007000
#define BF_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE(v)  \
	(((v) << 12) & BM_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_DITH1_WUT_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE      9
#define BM_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE 0x00000E00
#define BF_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE(v)  \
	(((v) << 9) & BM_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_DITH0_EWW1_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE      6
#define BM_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE 0x000001C0
#define BF_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE(v)  \
	(((v) << 6) & BM_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_DITH0_EWW0_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE      3
#define BM_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE 0x00000038
#define BF_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE(v)  \
	(((v) << 3) & BM_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_DITH0_WUT_MEM_WP_STATE__SD   0x4
#define BP_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE      0
#define BM_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE 0x00000007
#define BF_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE(v)  \
	(((v) << 0) & BM_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE)
#define BV_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE__NONE 0x0
#define BV_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE__WS   0x1
#define BV_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE__DS   0x2
#define BV_PXP_POWEW_WEG1_WOT1_MEM_WP_STATE__SD   0x4

#define HW_PXP_DATA_PATH_CTWW0	(0x00000340)
#define HW_PXP_DATA_PATH_CTWW0_SET	(0x00000344)
#define HW_PXP_DATA_PATH_CTWW0_CWW	(0x00000348)
#define HW_PXP_DATA_PATH_CTWW0_TOG	(0x0000034c)

#define BP_PXP_DATA_PATH_CTWW0_MUX15_SEW      30
#define BM_PXP_DATA_PATH_CTWW0_MUX15_SEW 0xC0000000
#define BF_PXP_DATA_PATH_CTWW0_MUX15_SEW(v) \
	(((v) << 30) & BM_PXP_DATA_PATH_CTWW0_MUX15_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX15_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX15_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX15_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX15_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX14_SEW      28
#define BM_PXP_DATA_PATH_CTWW0_MUX14_SEW 0x30000000
#define BF_PXP_DATA_PATH_CTWW0_MUX14_SEW(v)  \
	(((v) << 28) & BM_PXP_DATA_PATH_CTWW0_MUX14_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX14_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX14_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX14_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX14_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX13_SEW      26
#define BM_PXP_DATA_PATH_CTWW0_MUX13_SEW 0x0C000000
#define BF_PXP_DATA_PATH_CTWW0_MUX13_SEW(v)  \
	(((v) << 26) & BM_PXP_DATA_PATH_CTWW0_MUX13_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX13_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX13_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX13_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX13_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX12_SEW      24
#define BM_PXP_DATA_PATH_CTWW0_MUX12_SEW 0x03000000
#define BF_PXP_DATA_PATH_CTWW0_MUX12_SEW(v)  \
	(((v) << 24) & BM_PXP_DATA_PATH_CTWW0_MUX12_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX12_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX12_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX12_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX12_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX11_SEW      22
#define BM_PXP_DATA_PATH_CTWW0_MUX11_SEW 0x00C00000
#define BF_PXP_DATA_PATH_CTWW0_MUX11_SEW(v)  \
	(((v) << 22) & BM_PXP_DATA_PATH_CTWW0_MUX11_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX11_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX11_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX11_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX11_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX10_SEW      20
#define BM_PXP_DATA_PATH_CTWW0_MUX10_SEW 0x00300000
#define BF_PXP_DATA_PATH_CTWW0_MUX10_SEW(v)  \
	(((v) << 20) & BM_PXP_DATA_PATH_CTWW0_MUX10_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX10_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX10_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX10_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX10_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX9_SEW      18
#define BM_PXP_DATA_PATH_CTWW0_MUX9_SEW 0x000C0000
#define BF_PXP_DATA_PATH_CTWW0_MUX9_SEW(v)  \
	(((v) << 18) & BM_PXP_DATA_PATH_CTWW0_MUX9_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX9_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX9_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX9_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX9_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX8_SEW      16
#define BM_PXP_DATA_PATH_CTWW0_MUX8_SEW 0x00030000
#define BF_PXP_DATA_PATH_CTWW0_MUX8_SEW(v)  \
	(((v) << 16) & BM_PXP_DATA_PATH_CTWW0_MUX8_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX8_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX8_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX8_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX8_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX7_SEW      14
#define BM_PXP_DATA_PATH_CTWW0_MUX7_SEW 0x0000C000
#define BF_PXP_DATA_PATH_CTWW0_MUX7_SEW(v)  \
	(((v) << 14) & BM_PXP_DATA_PATH_CTWW0_MUX7_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX7_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX7_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX7_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX7_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX6_SEW      12
#define BM_PXP_DATA_PATH_CTWW0_MUX6_SEW 0x00003000
#define BF_PXP_DATA_PATH_CTWW0_MUX6_SEW(v)  \
	(((v) << 12) & BM_PXP_DATA_PATH_CTWW0_MUX6_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX6_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX6_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX6_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX6_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX5_SEW      10
#define BM_PXP_DATA_PATH_CTWW0_MUX5_SEW 0x00000C00
#define BF_PXP_DATA_PATH_CTWW0_MUX5_SEW(v)  \
	(((v) << 10) & BM_PXP_DATA_PATH_CTWW0_MUX5_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX5_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX5_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX5_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX5_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX4_SEW      8
#define BM_PXP_DATA_PATH_CTWW0_MUX4_SEW 0x00000300
#define BF_PXP_DATA_PATH_CTWW0_MUX4_SEW(v)  \
	(((v) << 8) & BM_PXP_DATA_PATH_CTWW0_MUX4_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX4_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX4_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX4_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX4_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX3_SEW      6
#define BM_PXP_DATA_PATH_CTWW0_MUX3_SEW 0x000000C0
#define BF_PXP_DATA_PATH_CTWW0_MUX3_SEW(v)  \
	(((v) << 6) & BM_PXP_DATA_PATH_CTWW0_MUX3_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX3_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX3_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX3_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX3_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX2_SEW      4
#define BM_PXP_DATA_PATH_CTWW0_MUX2_SEW 0x00000030
#define BF_PXP_DATA_PATH_CTWW0_MUX2_SEW(v)  \
	(((v) << 4) & BM_PXP_DATA_PATH_CTWW0_MUX2_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX2_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX2_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX2_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX2_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX1_SEW      2
#define BM_PXP_DATA_PATH_CTWW0_MUX1_SEW 0x0000000C
#define BF_PXP_DATA_PATH_CTWW0_MUX1_SEW(v)  \
	(((v) << 2) & BM_PXP_DATA_PATH_CTWW0_MUX1_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX1_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX1_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX1_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX1_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW0_MUX0_SEW      0
#define BM_PXP_DATA_PATH_CTWW0_MUX0_SEW 0x00000003
#define BF_PXP_DATA_PATH_CTWW0_MUX0_SEW(v)  \
	(((v) << 0) & BM_PXP_DATA_PATH_CTWW0_MUX0_SEW)
#define BV_PXP_DATA_PATH_CTWW0_MUX0_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW0_MUX0_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW0_MUX0_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW0_MUX0_SEW__3 0x3

#define HW_PXP_DATA_PATH_CTWW1	(0x00000350)
#define HW_PXP_DATA_PATH_CTWW1_SET	(0x00000354)
#define HW_PXP_DATA_PATH_CTWW1_CWW	(0x00000358)
#define HW_PXP_DATA_PATH_CTWW1_TOG	(0x0000035c)

#define BP_PXP_DATA_PATH_CTWW1_WSVD0      4
#define BM_PXP_DATA_PATH_CTWW1_WSVD0 0xFFFFFFF0
#define BF_PXP_DATA_PATH_CTWW1_WSVD0(v) \
	(((v) << 4) & BM_PXP_DATA_PATH_CTWW1_WSVD0)
#define BP_PXP_DATA_PATH_CTWW1_MUX17_SEW      2
#define BM_PXP_DATA_PATH_CTWW1_MUX17_SEW 0x0000000C
#define BF_PXP_DATA_PATH_CTWW1_MUX17_SEW(v)  \
	(((v) << 2) & BM_PXP_DATA_PATH_CTWW1_MUX17_SEW)
#define BV_PXP_DATA_PATH_CTWW1_MUX17_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW1_MUX17_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW1_MUX17_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW1_MUX17_SEW__3 0x3
#define BP_PXP_DATA_PATH_CTWW1_MUX16_SEW      0
#define BM_PXP_DATA_PATH_CTWW1_MUX16_SEW 0x00000003
#define BF_PXP_DATA_PATH_CTWW1_MUX16_SEW(v)  \
	(((v) << 0) & BM_PXP_DATA_PATH_CTWW1_MUX16_SEW)
#define BV_PXP_DATA_PATH_CTWW1_MUX16_SEW__0 0x0
#define BV_PXP_DATA_PATH_CTWW1_MUX16_SEW__1 0x1
#define BV_PXP_DATA_PATH_CTWW1_MUX16_SEW__2 0x2
#define BV_PXP_DATA_PATH_CTWW1_MUX16_SEW__3 0x3

#define HW_PXP_INIT_MEM_CTWW	(0x00000360)
#define HW_PXP_INIT_MEM_CTWW_SET	(0x00000364)
#define HW_PXP_INIT_MEM_CTWW_CWW	(0x00000368)
#define HW_PXP_INIT_MEM_CTWW_TOG	(0x0000036c)

#define BM_PXP_INIT_MEM_CTWW_STAWT 0x80000000
#define BF_PXP_INIT_MEM_CTWW_STAWT(v) \
	(((v) << 31) & BM_PXP_INIT_MEM_CTWW_STAWT)
#define BP_PXP_INIT_MEM_CTWW_SEWECT      27
#define BM_PXP_INIT_MEM_CTWW_SEWECT 0x78000000
#define BF_PXP_INIT_MEM_CTWW_SEWECT(v)  \
	(((v) << 27) & BM_PXP_INIT_MEM_CTWW_SEWECT)
#define BV_PXP_INIT_MEM_CTWW_SEWECT__DITHEW0_WUT  0x0
#define BV_PXP_INIT_MEM_CTWW_SEWECT__DITHEW0_EWW0 0x1
#define BV_PXP_INIT_MEM_CTWW_SEWECT__DITHEW0_EWW1 0x2
#define BV_PXP_INIT_MEM_CTWW_SEWECT__DITHEW1_WUT  0x3
#define BV_PXP_INIT_MEM_CTWW_SEWECT__DITHEW2_WUT  0x4
#define BV_PXP_INIT_MEM_CTWW_SEWECT__AWU_A	0x5
#define BV_PXP_INIT_MEM_CTWW_SEWECT__AWU_B	0x6
#define BV_PXP_INIT_MEM_CTWW_SEWECT__WFE_A_FETCH  0x7
#define BV_PXP_INIT_MEM_CTWW_SEWECT__WFE_B_FETCH  0x8
#define BV_PXP_INIT_MEM_CTWW_SEWECT__WESEWVED     0x15
#define BP_PXP_INIT_MEM_CTWW_WSVD0      16
#define BM_PXP_INIT_MEM_CTWW_WSVD0 0x07FF0000
#define BF_PXP_INIT_MEM_CTWW_WSVD0(v)  \
	(((v) << 16) & BM_PXP_INIT_MEM_CTWW_WSVD0)
#define BP_PXP_INIT_MEM_CTWW_ADDW      0
#define BM_PXP_INIT_MEM_CTWW_ADDW 0x0000FFFF
#define BF_PXP_INIT_MEM_CTWW_ADDW(v)  \
	(((v) << 0) & BM_PXP_INIT_MEM_CTWW_ADDW)

#define HW_PXP_INIT_MEM_DATA	(0x00000370)

#define BP_PXP_INIT_MEM_DATA_DATA      0
#define BM_PXP_INIT_MEM_DATA_DATA 0xFFFFFFFF
#define BF_PXP_INIT_MEM_DATA_DATA(v)   (v)

#define HW_PXP_INIT_MEM_DATA_HIGH	(0x00000380)

#define BP_PXP_INIT_MEM_DATA_HIGH_DATA      0
#define BM_PXP_INIT_MEM_DATA_HIGH_DATA 0xFFFFFFFF
#define BF_PXP_INIT_MEM_DATA_HIGH_DATA(v)   (v)

#define HW_PXP_IWQ_MASK	(0x00000390)
#define HW_PXP_IWQ_MASK_SET	(0x00000394)
#define HW_PXP_IWQ_MASK_CWW	(0x00000398)
#define HW_PXP_IWQ_MASK_TOG	(0x0000039c)

#define BM_PXP_IWQ_MASK_COMPWESS_DONE_IWQ_EN 0x80000000
#define BF_PXP_IWQ_MASK_COMPWESS_DONE_IWQ_EN(v) \
	(((v) << 31) & BM_PXP_IWQ_MASK_COMPWESS_DONE_IWQ_EN)
#define BP_PXP_IWQ_MASK_WSVD1      16
#define BM_PXP_IWQ_MASK_WSVD1 0x7FFF0000
#define BF_PXP_IWQ_MASK_WSVD1(v)  \
	(((v) << 16) & BM_PXP_IWQ_MASK_WSVD1)
#define BM_PXP_IWQ_MASK_WFE_B_STOWE_IWQ_EN 0x00008000
#define BF_PXP_IWQ_MASK_WFE_B_STOWE_IWQ_EN(v)  \
	(((v) << 15) & BM_PXP_IWQ_MASK_WFE_B_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_WFE_A_STOWE_IWQ_EN 0x00004000
#define BF_PXP_IWQ_MASK_WFE_A_STOWE_IWQ_EN(v)  \
	(((v) << 14) & BM_PXP_IWQ_MASK_WFE_A_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_DITHEW_STOWE_IWQ_EN 0x00002000
#define BF_PXP_IWQ_MASK_DITHEW_STOWE_IWQ_EN(v)  \
	(((v) << 13) & BM_PXP_IWQ_MASK_DITHEW_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_FIWST_STOWE_IWQ_EN 0x00001000
#define BF_PXP_IWQ_MASK_FIWST_STOWE_IWQ_EN(v)  \
	(((v) << 12) & BM_PXP_IWQ_MASK_FIWST_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_WFE_B_CH1_STOWE_IWQ_EN 0x00000800
#define BF_PXP_IWQ_MASK_WFE_B_CH1_STOWE_IWQ_EN(v)  \
	(((v) << 11) & BM_PXP_IWQ_MASK_WFE_B_CH1_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_WFE_B_CH0_STOWE_IWQ_EN 0x00000400
#define BF_PXP_IWQ_MASK_WFE_B_CH0_STOWE_IWQ_EN(v)  \
	(((v) << 10) & BM_PXP_IWQ_MASK_WFE_B_CH0_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_WFE_A_CH1_STOWE_IWQ_EN 0x00000200
#define BF_PXP_IWQ_MASK_WFE_A_CH1_STOWE_IWQ_EN(v)  \
	(((v) << 9) & BM_PXP_IWQ_MASK_WFE_A_CH1_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_WFE_A_CH0_STOWE_IWQ_EN 0x00000100
#define BF_PXP_IWQ_MASK_WFE_A_CH0_STOWE_IWQ_EN(v)  \
	(((v) << 8) & BM_PXP_IWQ_MASK_WFE_A_CH0_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_DITHEW_CH1_STOWE_IWQ_EN 0x00000080
#define BF_PXP_IWQ_MASK_DITHEW_CH1_STOWE_IWQ_EN(v)  \
	(((v) << 7) & BM_PXP_IWQ_MASK_DITHEW_CH1_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_DITHEW_CH0_STOWE_IWQ_EN 0x00000040
#define BF_PXP_IWQ_MASK_DITHEW_CH0_STOWE_IWQ_EN(v)  \
	(((v) << 6) & BM_PXP_IWQ_MASK_DITHEW_CH0_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_DITHEW_CH1_PWEFETCH_IWQ_EN 0x00000020
#define BF_PXP_IWQ_MASK_DITHEW_CH1_PWEFETCH_IWQ_EN(v)  \
	(((v) << 5) & BM_PXP_IWQ_MASK_DITHEW_CH1_PWEFETCH_IWQ_EN)
#define BM_PXP_IWQ_MASK_DITHEW_CH0_PWEFETCH_IWQ_EN 0x00000010
#define BF_PXP_IWQ_MASK_DITHEW_CH0_PWEFETCH_IWQ_EN(v)  \
	(((v) << 4) & BM_PXP_IWQ_MASK_DITHEW_CH0_PWEFETCH_IWQ_EN)
#define BM_PXP_IWQ_MASK_FIWST_CH1_STOWE_IWQ_EN 0x00000008
#define BF_PXP_IWQ_MASK_FIWST_CH1_STOWE_IWQ_EN(v)  \
	(((v) << 3) & BM_PXP_IWQ_MASK_FIWST_CH1_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_FIWST_CH0_STOWE_IWQ_EN 0x00000004
#define BF_PXP_IWQ_MASK_FIWST_CH0_STOWE_IWQ_EN(v)  \
	(((v) << 2) & BM_PXP_IWQ_MASK_FIWST_CH0_STOWE_IWQ_EN)
#define BM_PXP_IWQ_MASK_FIWST_CH1_PWEFETCH_IWQ_EN 0x00000002
#define BF_PXP_IWQ_MASK_FIWST_CH1_PWEFETCH_IWQ_EN(v)  \
	(((v) << 1) & BM_PXP_IWQ_MASK_FIWST_CH1_PWEFETCH_IWQ_EN)
#define BM_PXP_IWQ_MASK_FIWST_CH0_PWEFETCH_IWQ_EN 0x00000001
#define BF_PXP_IWQ_MASK_FIWST_CH0_PWEFETCH_IWQ_EN(v)  \
	(((v) << 0) & BM_PXP_IWQ_MASK_FIWST_CH0_PWEFETCH_IWQ_EN)

#define HW_PXP_IWQ	(0x000003a0)
#define HW_PXP_IWQ_SET	(0x000003a4)
#define HW_PXP_IWQ_CWW	(0x000003a8)
#define HW_PXP_IWQ_TOG	(0x000003ac)

#define BM_PXP_IWQ_COMPWESS_DONE_IWQ 0x80000000
#define BF_PXP_IWQ_COMPWESS_DONE_IWQ(v) \
	(((v) << 31) & BM_PXP_IWQ_COMPWESS_DONE_IWQ)
#define BP_PXP_IWQ_WSVD1      16
#define BM_PXP_IWQ_WSVD1 0x7FFF0000
#define BF_PXP_IWQ_WSVD1(v)  \
	(((v) << 16) & BM_PXP_IWQ_WSVD1)
#define BM_PXP_IWQ_WFE_B_STOWE_IWQ 0x00008000
#define BF_PXP_IWQ_WFE_B_STOWE_IWQ(v)  \
	(((v) << 15) & BM_PXP_IWQ_WFE_B_STOWE_IWQ)
#define BM_PXP_IWQ_WFE_A_STOWE_IWQ 0x00004000
#define BF_PXP_IWQ_WFE_A_STOWE_IWQ(v)  \
	(((v) << 14) & BM_PXP_IWQ_WFE_A_STOWE_IWQ)
#define BM_PXP_IWQ_DITHEW_STOWE_IWQ 0x00002000
#define BF_PXP_IWQ_DITHEW_STOWE_IWQ(v)  \
	(((v) << 13) & BM_PXP_IWQ_DITHEW_STOWE_IWQ)
#define BM_PXP_IWQ_FIWST_STOWE_IWQ 0x00001000
#define BF_PXP_IWQ_FIWST_STOWE_IWQ(v)  \
	(((v) << 12) & BM_PXP_IWQ_FIWST_STOWE_IWQ)
#define BM_PXP_IWQ_WFE_B_CH1_STOWE_IWQ 0x00000800
#define BF_PXP_IWQ_WFE_B_CH1_STOWE_IWQ(v)  \
	(((v) << 11) & BM_PXP_IWQ_WFE_B_CH1_STOWE_IWQ)
#define BM_PXP_IWQ_WFE_B_CH0_STOWE_IWQ 0x00000400
#define BF_PXP_IWQ_WFE_B_CH0_STOWE_IWQ(v)  \
	(((v) << 10) & BM_PXP_IWQ_WFE_B_CH0_STOWE_IWQ)
#define BM_PXP_IWQ_WFE_A_CH1_STOWE_IWQ 0x00000200
#define BF_PXP_IWQ_WFE_A_CH1_STOWE_IWQ(v)  \
	(((v) << 9) & BM_PXP_IWQ_WFE_A_CH1_STOWE_IWQ)
#define BM_PXP_IWQ_WFE_A_CH0_STOWE_IWQ 0x00000100
#define BF_PXP_IWQ_WFE_A_CH0_STOWE_IWQ(v)  \
	(((v) << 8) & BM_PXP_IWQ_WFE_A_CH0_STOWE_IWQ)
#define BM_PXP_IWQ_DITHEW_CH1_STOWE_IWQ 0x00000080
#define BF_PXP_IWQ_DITHEW_CH1_STOWE_IWQ(v)  \
	(((v) << 7) & BM_PXP_IWQ_DITHEW_CH1_STOWE_IWQ)
#define BM_PXP_IWQ_DITHEW_CH0_STOWE_IWQ 0x00000040
#define BF_PXP_IWQ_DITHEW_CH0_STOWE_IWQ(v)  \
	(((v) << 6) & BM_PXP_IWQ_DITHEW_CH0_STOWE_IWQ)
#define BM_PXP_IWQ_DITHEW_CH1_PWEFETCH_IWQ 0x00000020
#define BF_PXP_IWQ_DITHEW_CH1_PWEFETCH_IWQ(v)  \
	(((v) << 5) & BM_PXP_IWQ_DITHEW_CH1_PWEFETCH_IWQ)
#define BM_PXP_IWQ_DITHEW_CH0_PWEFETCH_IWQ 0x00000010
#define BF_PXP_IWQ_DITHEW_CH0_PWEFETCH_IWQ(v)  \
	(((v) << 4) & BM_PXP_IWQ_DITHEW_CH0_PWEFETCH_IWQ)
#define BM_PXP_IWQ_FIWST_CH1_STOWE_IWQ 0x00000008
#define BF_PXP_IWQ_FIWST_CH1_STOWE_IWQ(v)  \
	(((v) << 3) & BM_PXP_IWQ_FIWST_CH1_STOWE_IWQ)
#define BM_PXP_IWQ_FIWST_CH0_STOWE_IWQ 0x00000004
#define BF_PXP_IWQ_FIWST_CH0_STOWE_IWQ(v)  \
	(((v) << 2) & BM_PXP_IWQ_FIWST_CH0_STOWE_IWQ)
#define BM_PXP_IWQ_FIWST_CH1_PWEFETCH_IWQ 0x00000002
#define BF_PXP_IWQ_FIWST_CH1_PWEFETCH_IWQ(v)  \
	(((v) << 1) & BM_PXP_IWQ_FIWST_CH1_PWEFETCH_IWQ)
#define BM_PXP_IWQ_FIWST_CH0_PWEFETCH_IWQ 0x00000001
#define BF_PXP_IWQ_FIWST_CH0_PWEFETCH_IWQ(v)  \
	(((v) << 0) & BM_PXP_IWQ_FIWST_CH0_PWEFETCH_IWQ)

#define HW_PXP_NEXT	(0x00000400)

#define BP_PXP_NEXT_POINTEW      2
#define BM_PXP_NEXT_POINTEW 0xFFFFFFFC
#define BF_PXP_NEXT_POINTEW(v) \
	(((v) << 2) & BM_PXP_NEXT_POINTEW)
#define BM_PXP_NEXT_WSVD 0x00000002
#define BF_PXP_NEXT_WSVD(v)  \
	(((v) << 1) & BM_PXP_NEXT_WSVD)
#define BM_PXP_NEXT_ENABWED 0x00000001
#define BF_PXP_NEXT_ENABWED(v)  \
	(((v) << 0) & BM_PXP_NEXT_ENABWED)

#define HW_PXP_DEBUGCTWW	(0x00000410)

#define BP_PXP_DEBUGCTWW_WSVD      12
#define BM_PXP_DEBUGCTWW_WSVD 0xFFFFF000
#define BF_PXP_DEBUGCTWW_WSVD(v) \
	(((v) << 12) & BM_PXP_DEBUGCTWW_WSVD)
#define BP_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT      8
#define BM_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT 0x00000F00
#define BF_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT(v)  \
	(((v) << 8) & BM_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT)
#define BV_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT__NONE     0x0
#define BV_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT__MISS_CNT 0x1
#define BV_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT__HIT_CNT  0x2
#define BV_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT__WAT_CNT  0x4
#define BV_PXP_DEBUGCTWW_WUT_CWW_STAT_CNT__MAX_WAT  0x8
#define BP_PXP_DEBUGCTWW_SEWECT      0
#define BM_PXP_DEBUGCTWW_SEWECT 0x000000FF
#define BF_PXP_DEBUGCTWW_SEWECT(v)  \
	(((v) << 0) & BM_PXP_DEBUGCTWW_SEWECT)
#define BV_PXP_DEBUGCTWW_SEWECT__NONE	0x0
#define BV_PXP_DEBUGCTWW_SEWECT__CTWW	0x1
#define BV_PXP_DEBUGCTWW_SEWECT__PSBUF       0x2
#define BV_PXP_DEBUGCTWW_SEWECT__PSBAX       0x3
#define BV_PXP_DEBUGCTWW_SEWECT__PSBAY       0x4
#define BV_PXP_DEBUGCTWW_SEWECT__ASBUF       0x5
#define BV_PXP_DEBUGCTWW_SEWECT__WOTATION    0x6
#define BV_PXP_DEBUGCTWW_SEWECT__OUTBUF0     0x7
#define BV_PXP_DEBUGCTWW_SEWECT__OUTBUF1     0x8
#define BV_PXP_DEBUGCTWW_SEWECT__OUTBUF2     0x9
#define BV_PXP_DEBUGCTWW_SEWECT__WUT_STAT    0x10
#define BV_PXP_DEBUGCTWW_SEWECT__WUT_MISS    0x11
#define BV_PXP_DEBUGCTWW_SEWECT__WUT_HIT     0x12
#define BV_PXP_DEBUGCTWW_SEWECT__WUT_WAT     0x13
#define BV_PXP_DEBUGCTWW_SEWECT__WUT_MAX_WAT 0x14

#define HW_PXP_DEBUG	(0x00000420)

#define BP_PXP_DEBUG_DATA      0
#define BM_PXP_DEBUG_DATA 0xFFFFFFFF
#define BF_PXP_DEBUG_DATA(v)   (v)

#define HW_PXP_VEWSION	(0x00000430)

#define BP_PXP_VEWSION_MAJOW      24
#define BM_PXP_VEWSION_MAJOW 0xFF000000
#define BF_PXP_VEWSION_MAJOW(v) \
	(((v) << 24) & BM_PXP_VEWSION_MAJOW)
#define BP_PXP_VEWSION_MINOW      16
#define BM_PXP_VEWSION_MINOW 0x00FF0000
#define BF_PXP_VEWSION_MINOW(v)  \
	(((v) << 16) & BM_PXP_VEWSION_MINOW)
#define BP_PXP_VEWSION_STEP      0
#define BM_PXP_VEWSION_STEP 0x0000FFFF
#define BF_PXP_VEWSION_STEP(v)  \
	(((v) << 0) & BM_PXP_VEWSION_STEP)

#endif /* __IMX_PXP_H__ */
