s3c_nand_setname	,	F_4
s3c_device_lcd	,	V_9
s3c24xx_irq_syscore_ops	,	V_44
"s3c2412-spi"	,	L_5
mdelay	,	F_11
pclk	,	V_34
S3C2412_CLKDIVN_PDIVN	,	V_41
S3C2412_PWRCFG_STANDBYWFI_IDLE	,	V_21
S3C2410_MPLLCON	,	V_35
hclk	,	V_33
s3c2412_init_gpio2	,	F_1
"s3c2412-sdi"	,	L_2
"s3c2412-lcd"	,	L_3
s3c2412_restart	,	F_9
xtal_clk	,	V_30
mode	,	V_22
s3c24xx_va_gpio2	,	V_1
"s3c2412-uart"	,	L_1
tmp	,	V_18
clk_put	,	F_18
S3C2412_SPI1	,	V_17
xtal	,	V_31
ARRAY_SIZE	,	F_14
S3C2412_PWRCFG_STANDBYWFI_MASK	,	V_20
clk	,	V_29
s3c2412_subsys	,	V_42
resource	,	V_10
s3c2412_init	,	F_28
s3c_device_sdi	,	V_7
"s3c2412-nand"	,	L_4
"xtal"	,	L_6
s3c2412_core_init	,	F_26
clk_get_rate	,	F_17
s3c_device_spi0	,	V_14
s3c24xx_register_baseclocks	,	F_24
s3c_device_spi1	,	V_16
s3c24xx_idle	,	V_27
s3c2412_map_io	,	F_12
S3C2412_CLKDIVN_ARMDIVN	,	V_40
name	,	V_8
S3C2412_CLKSRC	,	V_24
cmd	,	V_23
S3C2412_PWRCFG	,	V_19
"S3C2412: Initialising architecture\n"	,	L_8
IRQ_S3C2412_SDI	,	V_12
CONFIG_PM	,	F_29
S3C24XX_PA_SPI	,	V_15
no	,	V_5
print_mhz	,	F_21
s3c2412_pm_syscore_ops	,	V_43
printk	,	F_20
device_register	,	F_31
__init_or_cpufreq	,	T_2
s3c24xx_init_uartdevs	,	F_3
soft_restart	,	F_10
s3c2412_setup_clocks	,	F_15
S3C2410_CLKDIVN	,	V_38
"S3C2412: core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n"	,	L_7
s3c24xx_setup_clocks	,	F_22
s3c2410_uart_resources	,	V_6
s3c2412_baseclk_add	,	F_25
iotable_init	,	F_13
fclk	,	V_32
__raw_writel	,	F_7
rate	,	V_37
S3C2412_SWRST	,	V_26
s3c2412_init_clocks	,	F_23
clk_mpll	,	V_36
end	,	V_13
subsys_system_register	,	F_27
__raw_readl	,	F_6
clk_get	,	F_16
S3C24XX_VA_GPIO	,	V_2
cpu_do_idle	,	F_8
s3c24xx_get_pll	,	F_19
s3c2412_dev	,	V_45
s3c2412_idle	,	F_5
cfg	,	V_4
start	,	V_11
s3c2412_init_uarts	,	F_2
S3C2412_CLKDIVN_HDIVN_MASK	,	V_39
s3c2412_iodesc	,	V_28
__init	,	T_1
s3c2410_uartcfg	,	V_3
S3C2412_SWRST_RESET	,	V_25
register_syscore_ops	,	F_30
