<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='327' type='unsigned int'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='378' u='r' c='_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_'/>
<offset>1856</offset>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='742' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='818' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='951' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='958' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='969' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1018' u='r' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1053' u='r' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1086' u='r' c='_ZNK4llvm20CodeGenRegisterClass18getSuperRegClassesEPKNS_18CodeGenSubRegIndexERNS_9BitVectorE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1218' u='w' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherGen.cpp' l='719' u='r' c='_ZN12_GLOBAL__N_110MatcherGen23EmitResultLeafAsOperandEPKN4llvm15TreePatternNodeERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/utils/TableGen/DAGISelMatcherGen.cpp' l='724' u='r' c='_ZN12_GLOBAL__N_110MatcherGen23EmitResultLeafAsOperandEPKN4llvm15TreePatternNodeERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='202' u='r' c='_ZL24visitRegisterBankClassesRKN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassERKNS_5TwineESt8functionIFvS5_NS_9StringRefEEERNS_15SmallPtrSetImplIS5_EE'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='224' u='r' c='_ZN12_GLOBAL__N_119RegisterBankEmitter27emitBaseClassImplementationERN4llvm11raw_ostreamENS1_9StringRefERSt6vectorINS_12RegisterBankESaIS6_EE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='148' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1338' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1414' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1486' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1662' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
