INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'video_pll' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'video_pll'...
WARNING:sim - A core named 'video_pll' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'video_pll'...
Delivering associated files for 'video_pll'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'video_pll'...
Delivered 3 files into directory
E:/BaiduYunDownload/AX516.190526/18_3_sd_ddr_an870_lcd/ipcore_dir/tmp/_cg/video_
pll
Delivered 1 file into directory
E:/BaiduYunDownload/AX516.190526/18_3_sd_ddr_an870_lcd/ipcore_dir/tmp/_cg/video_
pll
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'video_pll'...
Generating ISE project...
XCO file found: video_pll.xco
XMDF file found: video_pll_xmdf.tcl
Adding
E:/BaiduYunDownload/AX516.190526/18_3_sd_ddr_an870_lcd/ipcore_dir/tmp/_cg/video_
pll.asy -view all -origin_type imported
Adding
E:/BaiduYunDownload/AX516.190526/18_3_sd_ddr_an870_lcd/ipcore_dir/tmp/_cg/video_
pll.ucf -view all -origin_type created
Adding
E:/BaiduYunDownload/AX516.190526/18_3_sd_ddr_an870_lcd/ipcore_dir/tmp/_cg/video_
pll.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/BaiduYunDownload/AX516.190526/18_3_sd_ddr_an870_lcd/ipcore_dir/tmp/_cg/vi
   deo_pll.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
E:/BaiduYunDownload/AX516.190526/18_3_sd_ddr_an870_lcd/ipcore_dir/tmp/_cg/video_
pll.veo -view all -origin_type imported
WARNING:TclTasksC:1880 - Project is still closed. Use the [project new] or
[project open] commands first.
    while executing
"search * -type instance"
    (procedure "core2ise" line 57)
    invoked from within
"core2ise $corename"
    invoked from within
"if {[info exists argc]} {
   if {$argc==1} {
      set corename [lindex $argv 0]
      core2ise $corename
   } elseif {$argc==2} {
      set corepath ..."
    (file "C:\Xilinx\14.7\ISE_DS\ISE\coregen\tcl\core2ise.tcl" line 250)
ERROR:coreutil:1012 - Command
   'C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\xtclsh.exe
   "C:\Xilinx\14.7\ISE_DS\ISE\coregen\tcl\core2ise.tcl" "./tmp/_cg/" "video_pll"
   ' returned a non-zero exit code '1'
WARNING:sim:968 - ISE project './tmp/_cg/video_pll.xise' will not be released.
WARNING:sim - ISE file could not be generated.
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'video_pll'.
