// Seed: 3297376010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output uwire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd42,
    parameter id_2  = 32'd68,
    parameter id_3  = 32'd28,
    parameter id_4  = 32'd89,
    parameter id_5  = 32'd72,
    parameter id_9  = 32'd8
) (
    input  tri1  id_0,
    input  wire  id_1,
    input  tri0  _id_2,
    input  wor   _id_3,
    input  tri1  _id_4,
    input  tri   _id_5,
    input  tri   id_6,
    input  tri   id_7,
    output uwire id_8,
    output tri1  _id_9,
    output wor   id_10
);
  genvar _id_12, id_13;
  logic [7:0][id_5 : -1] id_14;
  wire [id_12 : -1] id_15;
  logic [id_9 : 1  !=  1 'h0] id_16[id_4 : 1] = id_15;
  wor [id_2 : id_3] id_17;
  wire [-1 : -1] id_18;
  assign id_14[1'b0] = -1;
  module_0 modCall_1 (
      id_17,
      id_15,
      id_15,
      id_17,
      id_18,
      id_17,
      id_17,
      id_15,
      id_13,
      id_13
  );
  always_latch @(posedge -1)
    if (1'd0) id_16 = -1;
    else id_16 = id_4;
  assign id_14[(1)] = 1;
  assign id_17 = 1;
endmodule
