5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd inc3.1.vcd -o inc3.1.cdd -v inc3.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" inc3.1.v 1 21 1
2 1 6 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 3 830008 1 0 0 0 1 33 2
1 i 4 830008 1 0 31 0 32 97 1aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" inc3.1.v 0 10 1
2 2 7 c000c 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 3 7 80008 0 1 400 0 0 i
2 4 7 8000c 1 37 11006 2 3
2 5 8 60009 1 0 20004 0 0 1 36 0
2 6 8 20002 0 1 400 0 0 a
2 7 8 20009 1 37 6 5 6
2 8 9 c000c 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 9 9 50006 1 1 14 0 0 i
2 10 9 50007 1 51 20010 0 9 32 34 aa aa aa aa aa aa aa aa
2 11 9 5000c 1 11 20014 8 10 1 34 102
2 12 9 1000e 1 39 6 11 0
2 13 9 140017 0 0 20010 0 0 1 36 1
2 14 9 100010 0 1 400 0 0 a
2 15 9 100017 0 37 22 13 14
4 15 0 0
4 12 15 0
4 7 12 12
4 4 7 7
3 1 main.$u1 "main.$u1" inc3.1.v 0 19 1
