static void\r\nF_1 ( struct V_1 * V_2 , const char * V_3 , unsigned V_4 )\r\n{\r\nF_2 ( V_3 , V_4 ) ;\r\n}\r\nstatic void T_1 F_3 ( char V_5 )\r\n{\r\nswitch ( V_5 ) {\r\ncase 'd' :\r\ncase 's' :\r\nbreak;\r\ncase 'h' :\r\nF_4 ( L_1 ) ;\r\nF_5 () ;\r\nbreak;\r\ncase 'p' :\r\nV_6 . V_7 &= ~ V_8 ;\r\nbreak;\r\ncase 'P' :\r\nif ( V_9 != V_10 ) {\r\nF_6 ( L_2 ) ;\r\nbreak;\r\n}\r\nV_11 = 1 ;\r\nF_7 ( V_12 ) ;\r\nF_8 () ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_3 , V_5 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void T_1 F_9 ( char * V_13 )\r\n{\r\nwhile ( * V_13 ) {\r\nwhile ( * V_13 && * V_13 == ' ' )\r\nV_13 ++ ;\r\nif ( * V_13 == '\0' )\r\nbreak;\r\nif ( * V_13 == '-' ) {\r\nV_13 ++ ;\r\nwhile ( * V_13 && * V_13 != ' ' )\r\nF_3 ( * V_13 ++ ) ;\r\ncontinue;\r\n}\r\nif ( ! strncmp ( V_13 , L_4 , 4 ) ) {\r\nV_14 = F_10 ( V_13 + 4 ,\r\n& V_13 , 0 ) ;\r\nif ( * V_13 == 'K' || * V_13 == 'k' ) {\r\nV_14 <<= 10 ;\r\nV_13 ++ ;\r\n} else if ( * V_13 == 'M' || * V_13 == 'm' ) {\r\nV_14 <<= 20 ;\r\nV_13 ++ ;\r\n}\r\n}\r\nwhile ( * V_13 && * V_13 != ' ' )\r\nV_13 ++ ;\r\n}\r\n}\r\nvoid T_1 F_11 ( void )\r\n{\r\nstruct V_15 * V_16 ;\r\nunsigned long V_17 ;\r\nint V_18 ;\r\nif ( V_9 == V_19 && ! V_20 )\r\nreturn;\r\nV_18 = 0 ;\r\nif ( V_9 != V_21 ) {\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_18 = ( ( V_17 >> 32UL ) == V_22 ||\r\n( V_17 >> 32UL ) == V_23 ) ;\r\n}\r\nV_16 = & V_24 ;\r\nwhile ( V_16 < & V_25 ) {\r\nunsigned long V_26 = V_16 -> V_26 ;\r\nunsigned int * V_27 ;\r\nswitch ( V_9 ) {\r\ncase V_19 :\r\nV_27 = & V_16 -> V_28 [ 0 ] ;\r\nbreak;\r\ncase V_10 :\r\ncase V_29 :\r\nif ( V_18 )\r\nV_27 = & V_16 -> V_30 [ 0 ] ;\r\nelse\r\nV_27 = & V_16 -> V_31 [ 0 ] ;\r\nbreak;\r\ncase V_21 :\r\nV_27 = & V_16 -> V_32 [ 0 ] ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_5 ) ;\r\nF_5 () ;\r\n}\r\n* ( unsigned int * ) ( V_26 + 0 ) = V_27 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_26 + 4 ) = V_27 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\n* ( unsigned int * ) ( V_26 + 8 ) = V_27 [ 2 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 8));\r\n* ( unsigned int * ) ( V_26 + 12 ) = V_27 [ 3 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 12));\r\nV_16 ++ ;\r\n}\r\n}\r\nvoid F_13 ( struct V_33 * V_34 ,\r\nstruct V_33 * V_35 )\r\n{\r\nwhile ( V_34 < V_35 ) {\r\nunsigned long V_26 = V_34 -> V_26 ;\r\n* ( unsigned int * ) ( V_26 + 0 ) = V_34 -> V_36 ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\nV_34 ++ ;\r\n}\r\n}\r\nvoid F_14 ( struct V_37 * V_34 ,\r\nstruct V_37 * V_35 )\r\n{\r\nwhile ( V_34 < V_35 ) {\r\nunsigned long V_26 = V_34 -> V_26 ;\r\n* ( unsigned int * ) ( V_26 + 0 ) = V_34 -> V_27 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_26 + 4 ) = V_34 -> V_27 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_34 ++ ;\r\n}\r\n}\r\nvoid T_1 F_15 ( void )\r\n{\r\nextern void V_38 ( void ) ;\r\nif ( V_9 != V_21 )\r\nreturn;\r\nF_13 ( & V_39 ,\r\n& V_40 ) ;\r\nF_14 ( & V_41 ,\r\n& V_42 ) ;\r\nV_38 () ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nstruct V_43 * V_44 ;\r\nstruct V_45 * V_46 ;\r\nV_44 = & V_47 ;\r\nwhile ( V_44 < & V_48 ) {\r\nunsigned long V_49 , V_26 = V_44 -> V_26 ;\r\nfor ( V_49 = 0 ; V_49 < 3 ; V_49 ++ ) {\r\n* ( unsigned int * ) ( V_26 + ( V_49 * 4 ) ) = V_44 -> V_27 [ V_49 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_44 ++ ;\r\n}\r\nV_46 = & V_50 ;\r\nwhile ( V_46 < & V_51 ) {\r\nunsigned long V_49 , V_26 = V_46 -> V_26 ;\r\nfor ( V_49 = 0 ; V_49 < 6 ; V_49 ++ ) {\r\n* ( unsigned int * ) ( V_26 + ( V_49 * 4 ) ) = V_46 -> V_27 [ V_49 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_46 ++ ;\r\n}\r\n}\r\nvoid T_1 F_17 ( int V_52 )\r\n{\r\nF_4 ( L_6 ,\r\nV_52 , V_53 ) ;\r\nF_5 () ;\r\n}\r\nvoid F_18 ( struct V_54 * V_55 )\r\n{\r\nunsigned long V_56 = V_57 ;\r\nint V_49 , V_58 = 0 ;\r\nF_19 ( V_55 , L_7 ) ;\r\nfor ( V_49 = 0 ; V_49 < F_20 ( V_59 ) ; V_49 ++ ) {\r\nunsigned long V_60 = 1UL << V_49 ;\r\nif ( V_56 & V_60 ) {\r\nF_21 ( V_55 , L_8 ,\r\nV_58 ? L_9 : L_10 , V_59 [ V_49 ] ) ;\r\nV_58 ++ ;\r\n}\r\n}\r\nF_22 ( V_55 , '\n' ) ;\r\n}\r\nstatic void T_1 F_23 ( unsigned long V_56 )\r\n{\r\nint V_49 , V_58 = 0 ;\r\nF_6 ( V_61 L_11 ) ;\r\nfor ( V_49 = 0 ; V_49 < F_20 ( V_59 ) ; V_49 ++ ) {\r\nunsigned long V_60 = 1UL << V_49 ;\r\nif ( V_56 & V_60 ) {\r\nF_6 ( V_62 L_8 ,\r\nV_58 ? L_9 : L_10 , V_59 [ V_49 ] ) ;\r\nif ( ++ V_58 == 8 ) {\r\nF_6 ( V_62 L_12 ) ;\r\nF_6 ( V_61 L_11 ) ;\r\nV_58 = 0 ;\r\n}\r\n}\r\n}\r\nF_6 ( V_62 L_12 ) ;\r\n}\r\nstatic unsigned long T_1 F_24 ( void )\r\n{\r\nstruct V_63 * V_64 ;\r\nunsigned long V_56 = 0 ;\r\nconst char * V_65 ;\r\nint V_66 ;\r\nT_2 V_67 ;\r\nV_64 = F_25 () ;\r\nif ( ! V_64 )\r\nreturn 0 ;\r\nV_67 = F_26 ( V_64 , V_68 , L_13 ) ;\r\nif ( V_67 == V_68 )\r\ngoto V_69;\r\nV_65 = F_27 ( V_64 , V_67 , L_14 , & V_66 ) ;\r\nif ( ! V_65 )\r\ngoto V_69;\r\nwhile ( V_66 ) {\r\nint V_49 , V_70 ;\r\nfor ( V_49 = 0 ; V_49 < F_20 ( V_59 ) ; V_49 ++ ) {\r\nunsigned long V_60 = 1UL << V_49 ;\r\nif ( ! strcmp ( V_65 , V_59 [ V_49 ] ) ) {\r\nV_56 |= V_60 ;\r\nbreak;\r\n}\r\n}\r\nV_70 = strlen ( V_65 ) + 1 ;\r\nV_65 += V_70 ;\r\nV_66 -= V_70 ;\r\n}\r\nV_69:\r\nF_28 ( V_64 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic void T_1 F_29 ( void )\r\n{\r\nunsigned long V_71 = V_57 ;\r\nunsigned long V_72 ;\r\nif ( V_9 == V_10 || V_9 == V_29 )\r\nV_71 |= V_73 ;\r\nelse if ( V_9 == V_21 ) {\r\nif ( V_74 == V_75 ||\r\nV_74 == V_76 ||\r\nV_74 == V_77 ||\r\nV_74 == V_78 ||\r\nV_74 == V_79 )\r\nV_71 |= V_80 ;\r\nif ( V_74 == V_76 ||\r\nV_74 == V_77 ||\r\nV_74 == V_78 ||\r\nV_74 == V_79 )\r\nV_71 |= V_81 ;\r\n}\r\nV_71 |= ( V_82 | V_83 | V_84 ) ;\r\nV_72 = F_24 () ;\r\nif ( ! V_72 ) {\r\nif ( V_9 == V_19 )\r\nV_71 |= V_85 ;\r\nif ( V_9 == V_10 || V_9 == V_29 )\r\nV_71 |= V_85 | V_86 ;\r\nif ( V_9 == V_29 ) {\r\nunsigned long V_87 , V_17 ;\r\n__asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver));\r\nV_87 = ( ( V_17 >> 32 ) & 0xffff ) ;\r\nif ( V_87 == V_88 )\r\nV_71 |= V_89 ;\r\n}\r\nif ( V_9 == V_21 ) {\r\nif ( V_74 == V_75 )\r\nV_71 |= V_90 ;\r\nif ( V_74 == V_76 ||\r\nV_74 == V_77 ||\r\nV_74 == V_78 ||\r\nV_74 == V_79 )\r\nV_71 |= ( V_85 | V_86 |\r\nV_90 |\r\nV_89 ) ;\r\nif ( V_74 == V_77 ||\r\nV_74 == V_78 ||\r\nV_74 == V_79 )\r\nV_71 |= ( V_91 | V_92 |\r\nV_93 ) ;\r\n}\r\n}\r\nV_57 = V_71 | V_72 ;\r\nF_23 ( V_57 ) ;\r\nif ( V_57 & V_89 )\r\nF_16 () ;\r\n}\r\nvoid T_1 F_30 ( char * * V_94 )\r\n{\r\n* V_94 = F_31 () ;\r\nstrcpy ( V_95 , * V_94 ) ;\r\nF_32 () ;\r\nF_9 ( * V_94 ) ;\r\n#ifdef F_33\r\nif ( F_34 () )\r\n#endif\r\nF_35 ( & V_6 ) ;\r\nif ( V_9 == V_21 )\r\nF_6 ( L_15 ) ;\r\nelse\r\nF_6 ( L_16 ) ;\r\n#ifdef F_36\r\nV_96 = & V_97 ;\r\n#endif\r\nF_37 () ;\r\nif ( ! V_98 )\r\nV_99 &= ~ V_100 ;\r\nV_101 = F_38 ( V_102 ) ;\r\n#ifdef F_39\r\nV_103 = V_104 & V_105 ;\r\nV_106 = ( ( V_104 & V_107 ) != 0 ) ;\r\nV_108 = ( ( V_104 & V_109 ) != 0 ) ;\r\n#endif\r\nF_40 ( & V_110 ) -> V_111 = & V_112 ;\r\n#ifdef F_41\r\nif ( ! V_113 ) {\r\nT_3 V_114 = F_42 ( L_17 ) ;\r\nT_4 V_115 , V_116 , V_117 ;\r\nV_115 = F_43 ( V_114 , L_18 , 0 ) ;\r\nV_116 = F_43 ( V_114 , L_19 , 0 ) ;\r\nV_117 = F_43 ( V_114 , L_20 , 0 ) ;\r\nif ( V_115 && V_116 ) {\r\nV_118 = V_115 ;\r\nV_119 = V_116 ;\r\nif ( V_117 )\r\nV_120 = V_117 ;\r\n#if F_44 ( V_121 ) || F_44 ( V_122 )\r\nV_123 = 0 ;\r\n#endif\r\n}\r\n}\r\n#endif\r\nF_45 ( F_46 () ) ;\r\nF_47 () ;\r\nF_29 () ;\r\n}\r\nvoid F_48 ( void )\r\n{\r\nif ( ! V_124 )\r\nreturn;\r\nF_4 ( L_21 ) ;\r\nF_49 () ;\r\nF_50 () ;\r\n}
