{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Systolic Array Design\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The autoreload extension is already loaded. To reload it, use:\n",
      "  %reload_ext autoreload\n"
     ]
    }
   ],
   "source": [
    "%load_ext autoreload\n",
    "%autoreload 2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pyrtl\n",
    "from pyrtl import *\n",
    "\n",
    "from hardware_accelerators import *\n",
    "from hardware_accelerators.dtypes import BaseFloat\n",
    "\n",
    "from IPython.display import *\n",
    "import numpy as np\n",
    "from dataclasses import dataclass\n",
    "from typing import Callable, Type, Self, List, Type"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Configuration Class\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pydantic import BaseModel, Field, validator\n",
    "from typing import Callable, Type, Annotated\n",
    "from enum import Enum\n",
    "from pyrtl import WireVector\n",
    "\n",
    "\n",
    "class ProcessingElementType(Enum):\n",
    "    STANDARD = \"standard\"\n",
    "    SIMPLE = \"simple\"\n",
    "\n",
    "\n",
    "class SystolicArrayConfig(BaseModel):\n",
    "    # Array configuration\n",
    "    array_size: Annotated[\n",
    "        int, Field(gt=0, description=\"Size N of the NxN systolic array matrix\")\n",
    "    ]\n",
    "\n",
    "    # Data types\n",
    "    data_type: Annotated[\n",
    "        Type[BaseFloat],\n",
    "        Field(\n",
    "            description=\"Floating point format for input data and weights (e.g. Float8, BF16)\"\n",
    "        ),\n",
    "    ]\n",
    "\n",
    "    accum_type: Annotated[\n",
    "        Type[BaseFloat],\n",
    "        Field(\n",
    "            description=\"Floating point format for accumulation, typically wider than data_type\"\n",
    "        ),\n",
    "    ]\n",
    "\n",
    "    # Arithmetic operations\n",
    "    multiplier: Annotated[\n",
    "        Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        Field(description=\"Floating point multiplier implementation function\"),\n",
    "    ]\n",
    "\n",
    "    adder: Annotated[\n",
    "        Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        Field(description=\"Floating point adder implementation function\"),\n",
    "    ]\n",
    "\n",
    "    # Processing element configuration\n",
    "    pe_type: Annotated[\n",
    "        ProcessingElementType,\n",
    "        Field(\n",
    "            default=ProcessingElementType.STANDARD,\n",
    "            description=\"Type of processing element to use in the array\",\n",
    "        ),\n",
    "    ]\n",
    "\n",
    "    pipeline_mult: Annotated[\n",
    "        bool,\n",
    "        Field(\n",
    "            default=False,\n",
    "            description=\"Whether to add a pipeline register after multiplication\",\n",
    "        ),\n",
    "    ]\n",
    "\n",
    "    class Config:\n",
    "        arbitrary_types_allowed = True\n",
    "        validate_assignment = True\n",
    "\n",
    "    @property\n",
    "    def data_width(self) -> int:\n",
    "        \"\"\"Bit width of data/weight values\"\"\"\n",
    "        return self.data_type.bitwidth()\n",
    "\n",
    "    @property\n",
    "    def accum_width(self) -> int:\n",
    "        \"\"\"Bit width of accumulator values\"\"\"\n",
    "        return self.accum_type.bitwidth()\n",
    "\n",
    "    @classmethod\n",
    "    def standard_config(\n",
    "        cls,\n",
    "        array_size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        pipeline_mult: bool = False,\n",
    "    ) -> \"SystolicArrayConfig\":\n",
    "        \"\"\"Create a standard configuration with the STANDARD processing element type\n",
    "\n",
    "        Args:\n",
    "            array_size: Size N of the NxN systolic array\n",
    "            data_type: Floating point format for input data\n",
    "            accum_type: Floating point format for accumulation\n",
    "            multiplier: Multiplier implementation function\n",
    "            adder: Adder implementation function\n",
    "            pipeline_mult: Whether to pipeline multiplication\n",
    "\n",
    "        Returns:\n",
    "            Configured SystolicArrayConfig instance\n",
    "        \"\"\"\n",
    "        return cls(\n",
    "            array_size=array_size,\n",
    "            data_type=data_type,\n",
    "            accum_type=accum_type,\n",
    "            multiplier=multiplier,\n",
    "            adder=adder,\n",
    "            pipeline_mult=pipeline_mult,\n",
    "            pe_type=ProcessingElementType.STANDARD,\n",
    "        )\n",
    "\n",
    "    def model_post_init(self) -> None:\n",
    "        \"\"\"Additional validation after initialization\"\"\"\n",
    "        if self.accum_width < self.data_width:\n",
    "            raise ValueError(\n",
    "                f\"Accumulator width ({self.accum_width}) must be >= \"\n",
    "                f\"data width ({self.data_width})\"\n",
    "            )\n",
    "\n",
    "\n",
    "SystolicArrayConfig(\n",
    "    array_size=4,\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Weight Stationary Dataflow\n",
    "\n",
    "like TPU architecture\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simple Processing Element\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will use a weight stationary dataflow in our systolic array. Since weights need to be updated less frequently than the inputs or activations flowing through them, this will reduce the amount of memory IO and therefore the power requirements.\n",
    "\n",
    "To start, lets focus on building the most simple version of the processing element. Each element in the array will have the following inputs and outputs:\n",
    "\n",
    "- activation value\n",
    "- weight value\n",
    "- partial sum\n",
    "\n",
    "Activations will flow from left to right, weights will flow from top to bottom, and both are passed through unchanged.  \n",
    "The accumulated value output will be the result of adding the accumulation input with the product of the current activation and weight.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "@dataclass\n",
    "class PEOutputs:\n",
    "    \"\"\"Container for PE outputs to make connections clear\"\"\"\n",
    "\n",
    "    data: Register\n",
    "    weight: Register\n",
    "    accum: Register"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "class SimpleProcessingElement:\n",
    "    def __init__(\n",
    "        self,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        *args,\n",
    "        **kwargs\n",
    "    ):\n",
    "        \"\"\"Initialize processing element hardware\n",
    "\n",
    "        Args:\n",
    "            data_type: Float type for data/weight (Float8, BF16 etc)\n",
    "            accum_type: Float type for accumulation\n",
    "            multiplier_type: Floating point multiplier implementation\n",
    "            adder_type: Floating point adder implementation\n",
    "            pipeline_mult: If True, register multiplication output before passing to accumulator\n",
    "        \"\"\"\n",
    "        # Get bit widths from format specs\n",
    "        data_width = data_type.bitwidth()\n",
    "        accum_width = accum_type.bitwidth()\n",
    "\n",
    "        # Input/output registers\n",
    "        self.data_reg = Register(bitwidth=data_width)\n",
    "        self.weight_reg = Register(bitwidth=data_width)\n",
    "        self.accum_in = WireVector(bitwidth=accum_width)\n",
    "        self.accum_reg = Register(bitwidth=accum_width)\n",
    "\n",
    "        # Control signals\n",
    "        self.weight_we = WireVector(bitwidth=1)  # Weight write enable\n",
    "\n",
    "        # Multiply-accumulate logic\n",
    "        product = multiplier(self.data_reg, self.weight_reg, data_type)\n",
    "\n",
    "        # TODO: Add float type conversion logic to pass different bitwidths to the accumulator\n",
    "\n",
    "        sum_result = adder(product, self.accum_in, accum_type)\n",
    "\n",
    "        self.accum_reg.next <<= sum_result\n",
    "\n",
    "        # Store registers in output container\n",
    "        self.outputs = PEOutputs(\n",
    "            data=self.data_reg, weight=self.weight_reg, accum=self.accum_reg\n",
    "        )\n",
    "\n",
    "    def connect_data(self, source: Self | WireVector):\n",
    "        \"\"\"Connect data input from source (PE or external input)\"\"\"\n",
    "        if isinstance(source, SimpleProcessingElement):\n",
    "            self.data_reg.next <<= source.outputs.data\n",
    "        else:\n",
    "            self.data_reg.next <<= source\n",
    "\n",
    "    def connect_weight(self, source: Self | WireVector):\n",
    "        \"\"\"Connect weight input from source (PE or external input)\"\"\"\n",
    "        if isinstance(source, SimpleProcessingElement):\n",
    "            weight_in = source.outputs.weight\n",
    "        else:\n",
    "            weight_in = source\n",
    "\n",
    "        # Conditional weight update based on enable signal\n",
    "        with pyrtl.conditional_assignment:\n",
    "            with self.weight_we:\n",
    "                self.weight_reg.next |= weight_in\n",
    "\n",
    "    def connect_accum(self, source: Self | WireVector):\n",
    "        \"\"\"Connect accumulator input from source (PE or external input)\"\"\"\n",
    "        if isinstance(source, SimpleProcessingElement):\n",
    "            self.accum_in <<= source.outputs.accum\n",
    "        else:\n",
    "            self.accum_in <<= source\n",
    "\n",
    "    def connect_weight_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect weight write enable signal\"\"\"\n",
    "        self.weight_we <<= enable"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Processing Element with Control Signals\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "class ProcessingElement:\n",
    "    def __init__(\n",
    "        self,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        pipeline_mult: bool = False,\n",
    "    ):\n",
    "        \"\"\"Initialize processing element hardware\n",
    "\n",
    "        Args:\n",
    "            data_type: Float type for data/weight (Float8, BF16 etc)\n",
    "            accum_type: Float type for accumulation\n",
    "            multiplier_type: Floating point multiplier implementation\n",
    "            adder_type: Floating point adder implementation\n",
    "            pipeline_mult: If True, register multiplication output before passing to accumulator\n",
    "        \"\"\"\n",
    "        self.pipeline = pipeline_mult\n",
    "\n",
    "        # Get bit widths from format specs\n",
    "        data_width = data_type.bitwidth()\n",
    "        acc_width = accum_type.bitwidth()\n",
    "\n",
    "        # Input wires\n",
    "        self.data_in = WireVector(data_width)\n",
    "        self.weight_in = WireVector(data_width)\n",
    "        self.accum_in = WireVector(acc_width)\n",
    "\n",
    "        # Registers\n",
    "        self.data_reg = Register(data_width)\n",
    "        self.weight_reg = Register(data_width)\n",
    "        self.accum_reg = Register(acc_width)\n",
    "\n",
    "        # Control signals\n",
    "        self.weight_en = WireVector(1)  # Weight write enable\n",
    "        self.data_en = WireVector(1)  # Enable writing to the data input register\n",
    "        self.adder_en = WireVector(1)  # Enable writing to the accumulator register\n",
    "\n",
    "        # Multiply logic\n",
    "        product = multiplier(self.data_reg, self.weight_reg, data_type)\n",
    "        adder_input = product\n",
    "\n",
    "        # TODO: Add float type conversion logic to pass different bitwidths to the accumulator\n",
    "\n",
    "        # Optionally build a pipeline register to hold the multiplier result\n",
    "        if self.pipeline:\n",
    "            self.mul_en = WireVector(1)\n",
    "            product_reg = Register(data_width)\n",
    "            adder_input = product_reg\n",
    "            with conditional_assignment:\n",
    "                with self.mul_en:  # Enable writing to product register\n",
    "                    product_reg.next |= product\n",
    "\n",
    "        # Add the product and previous accumulation value to get partial sum\n",
    "        sum_result = adder(adder_input, self.accum_in, accum_type)\n",
    "\n",
    "        # Enable writing to data input register\n",
    "        with conditional_assignment:\n",
    "            with self.data_en:\n",
    "                self.data_reg.next |= self.data_in\n",
    "\n",
    "        # Enable writing to weight input register\n",
    "        with conditional_assignment:\n",
    "            with self.weight_en:\n",
    "                self.weight_reg.next |= self.weight_in\n",
    "\n",
    "        # Enable writing to accumulator register\n",
    "        with conditional_assignment:\n",
    "            with self.adder_en:\n",
    "                self.accum_reg.next |= sum_result\n",
    "\n",
    "        # Store registers in output container\n",
    "        self.outputs = PEOutputs(\n",
    "            data=self.data_reg, weight=self.weight_reg, accum=self.accum_reg\n",
    "        )\n",
    "\n",
    "    def connect_data(self, source: Self | WireVector):\n",
    "        \"\"\"Connect data input from source (PE or external input)\"\"\"\n",
    "        if isinstance(source, ProcessingElement):\n",
    "            self.data_in <<= source.outputs.data\n",
    "        else:\n",
    "            self.data_in <<= source\n",
    "\n",
    "    def connect_weight(self, source: Self | WireVector):\n",
    "        \"\"\"Connect weight input from source (PE or external input)\"\"\"\n",
    "        if isinstance(source, ProcessingElement):\n",
    "            self.weight_in <<= source.outputs.weight\n",
    "        else:\n",
    "            self.weight_in <<= source\n",
    "\n",
    "    def connect_accum(self, source: Self | WireVector):\n",
    "        \"\"\"Connect accumulator input from source (PE or external input)\"\"\"\n",
    "        if isinstance(source, ProcessingElement):\n",
    "            self.accum_in <<= source.outputs.accum\n",
    "        else:\n",
    "            self.accum_in <<= source\n",
    "\n",
    "    def connect_weight_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect weight write enable signal\"\"\"\n",
    "        self.weight_en <<= enable\n",
    "\n",
    "    def connect_data_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect PE enable signal. Controls writing to the data input register\"\"\"\n",
    "        self.data_en <<= enable\n",
    "\n",
    "    def connect_mul_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect multiplier enable signal. Controls writing to the product register\"\"\"\n",
    "        if self.pipeline:\n",
    "            self.mul_en <<= enable\n",
    "        else:\n",
    "            raise Warning(\n",
    "                \"Pipelining is disabled. There is no product register to enable. Skipping.\"\n",
    "            )\n",
    "\n",
    "    def connect_adder_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect adder enable signal. Controls writing to the accumulator register\"\"\"\n",
    "        self.adder_en <<= enable\n",
    "\n",
    "    def connect_control_signals(\n",
    "        self,\n",
    "        weight_en: WireVector | None = None,\n",
    "        data_en: WireVector | None = None,\n",
    "        mul_en: WireVector | None = None,\n",
    "        adder_en: WireVector | None = None,\n",
    "    ):\n",
    "        \"\"\"Connect control signals to the processing element\n",
    "\n",
    "        Args:\n",
    "            weight_en (WireVector): Weight write enable signal. Controls writing to the weight register\n",
    "            data_en (WireVector): PE enable signal. Controls writing to the data input register\n",
    "            mul_en (WireVector): Multiplier enable signal. Controls writing to the product register\n",
    "            adder_en (WireVector): Adder enable signal. Controls writing to the accumulator register\n",
    "        \"\"\"\n",
    "        if data_en is not None:\n",
    "            self.connect_data_enable(data_en)\n",
    "        if weight_en is not None:\n",
    "            self.connect_weight_enable(weight_en)\n",
    "        if mul_en is not None:\n",
    "            self.connect_mul_enable(mul_en)\n",
    "        if adder_en is not None:\n",
    "            self.connect_adder_enable(adder_en)\n",
    "\n",
    "        return self"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "       --- Values in base 10 ---\n",
      "acc_en     0 0 0 0 0 0\n",
      "acc_in     0 0 0 0 0 0\n",
      "acc_reg    0 0 0 0 0 0\n",
      "d_en       1 1 1 1 1 1\n",
      "data_in    1 2 3 4 5 6\n",
      "data_reg   0 1 2 3 4 5\n",
      "w_en       1 0 0 0 0 0\n",
      "weight_in  1 2 3 4 5 6\n",
      "weight_reg 0 1 1 1 1 1\n"
     ]
    }
   ],
   "source": [
    "reset_working_block()\n",
    "set_debug_mode(False)\n",
    "\n",
    "\n",
    "pe = ProcessingElement(BF16, BF16, lmul_fast, float_adder)\n",
    "\n",
    "\n",
    "w_en, d_en, acc_en = input_list([\"w_en\", \"d_en\", \"acc_en\"], 1)\n",
    "\n",
    "data_in, weight_in, acc_in = input_list([\"data_in\", \"weight_in\", \"acc_in\"], 16)\n",
    "data_reg, weight_reg, acc_reg = output_list([\"data_reg\", \"weight_reg\", \"acc_reg\"], 16)\n",
    "\n",
    "pe.connect_control_signals(weight_en=w_en, data_en=d_en, adder_en=acc_en)\n",
    "pe.connect_data(data_in)\n",
    "\n",
    "pe.connect_weight(weight_in)\n",
    "pe.connect_accum(acc_in)\n",
    "\n",
    "\n",
    "data_reg <<= pe.outputs.data\n",
    "weight_reg <<= pe.outputs.weight\n",
    "acc_reg <<= pe.outputs.accum\n",
    "\n",
    "\n",
    "trace = SimulationTrace(\n",
    "    [w_en, d_en, acc_en, data_in, weight_in, acc_in, data_reg, weight_reg, acc_reg]\n",
    ")\n",
    "\n",
    "\n",
    "sim = Simulation(tracer=trace)\n",
    "\n",
    "\n",
    "inputs = {\n",
    "\n",
    "    \"w_en\": [1] + [0] * 5,  # ,0,0,0,0,0],\n",
    "    \"d_en\": [1] * 6,\n",
    "    \"acc_en\": [0] * 6,\n",
    "    \"weight_in\": [1, 2, 3, 4, 5, 6],\n",
    "    \"data_in\": [1, 2, 3, 4, 5, 6],\n",
    "    \"acc_in\": [0] * 6,\n",
    "}\n",
    "\n",
    "\n",
    "sim.step_multiple(inputs)\n",
    "trace.print_trace()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "BF16(binary='0000000010000000', decimal=1.1754943508222875e-38, decimal_approx=1.1754943508222875e-38)"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "BF16(binint=128)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(0, 5, 0)"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "sim.inspect(\"weight_out\"), sim.inspect(\"data_out\"), sim.inspect(\"acc_out\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Systolic Array Class\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 58,
   "metadata": {},
   "outputs": [],
   "source": [
    "from typing import Literal\n",
    "\n",
    "\n",
    "@dataclass\n",
    "class SystolicArrayPorts:\n",
    "    \"\"\"Container for array I/O ports\"\"\"\n",
    "\n",
    "    # Input ports for each row/column\n",
    "    data_in: List[WireVector]  # Input activations flowing left->right\n",
    "    weights_in: List[WireVector]  # Input weights flowing top->bottom\n",
    "    weight_load: WireVector  # Weight load enable signal (1-bit)\n",
    "    # Output ports from bottom row\n",
    "    results_out: List[WireVector]  # Output partial sums\n",
    "\n",
    "\n",
    "class SystolicArray:\n",
    "    def __init__(\n",
    "        self,\n",
    "        size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        dip_dataflow: bool = True,\n",
    "        pipeline_mult: bool = False,\n",
    "    ):\n",
    "        \"\"\"Initialize systolic array hardware structure\n",
    "\n",
    "        Args:\n",
    "            size: N for NxN array\n",
    "            data_type: Number format for inputs (Float8, BF16)\n",
    "            accum_type: Number format for accumulation\n",
    "            multiplier_type: Multiplier implementation to use\n",
    "            adder_type: Adder implementation to use\n",
    "            dip_dataflow: Ḏiagonal-I̱nput and P̱ermutated weight-stationary (DiP) dataflow\n",
    "            pipeline_mult: Add pipeline register after multiplication\n",
    "        \"\"\"\n",
    "        self.size = size\n",
    "        self.dip = dip_dataflow\n",
    "        self.pipeline_mult = pipeline_mult\n",
    "\n",
    "        # Create interface wires\n",
    "        data_width = data_type.bitwidth()\n",
    "        accum_width = accum_type.bitwidth()\n",
    "\n",
    "        # Input wires\n",
    "        self.data_in = [WireVector(data_width) for _ in range(size)]\n",
    "        self.weights_in = [WireVector(data_width) for _ in range(size)]\n",
    "        self.results_out = [WireVector(accum_width) for _ in range(size)]\n",
    "\n",
    "        # Control wires\n",
    "        self.weight_load = WireVector(1)  # Enable writing weights, shared by all PEs\n",
    "        self.data_enable_in = WireVector(1)  # Enable writing to the data input register\n",
    "        self.adder_enable_in = WireVector(1)  # Enable writing to the accum register\n",
    "\n",
    "        # Control signal registers to propogate signal down the array\n",
    "        self.data_controls = [Register(1) for _ in range(size)]\n",
    "        self.adder_controls = [Register(1) for _ in range(size)]\n",
    "        if self.pipeline_mult:\n",
    "            self.mul_enable_in = WireVector(1)  # Enable writing to the product register\n",
    "            self.mult_controls = [Register(1) for _ in range(size)]\n",
    "\n",
    "        # Create PE array\n",
    "        self.pe_array = [\n",
    "            [\n",
    "                ProcessingElement(\n",
    "                    data_type,\n",
    "                    accum_type,\n",
    "                    multiplier,\n",
    "                    adder,\n",
    "                    pipeline_mult,\n",
    "                )\n",
    "                for _ in range(size)\n",
    "            ]\n",
    "            for _ in range(size)\n",
    "        ]\n",
    "\n",
    "        # Connect PEs in systolic pattern\n",
    "        self._connect_array()\n",
    "\n",
    "        # Package ports for external access\n",
    "        self.ports = SystolicArrayPorts(\n",
    "            data_in=self.data_in,\n",
    "            weights_in=self.weights_in,\n",
    "            weight_load=self.weight_load,\n",
    "            results_out=self.results_out,\n",
    "        )\n",
    "\n",
    "    def _connect_array(self):\n",
    "        \"\"\"Connect processing elements in systolic pattern\n",
    "\n",
    "        Data flow patterns:\n",
    "        - Activations flow left to right\n",
    "        - Weights flow top to bottom\n",
    "        - Partial sums flow top to bottom\n",
    "        \"\"\"\n",
    "        for row in range(self.size):\n",
    "            if row == 0:\n",
    "                # Connect top row of control signals to input wire\n",
    "                self.data_controls[row].next <<= self.data_enable_in\n",
    "                self.adder_controls[row].next <<= self.adder_enable_in\n",
    "                if self.pipeline_mult:\n",
    "                    self.mult_controls[row].next <<= self.mul_enable_in\n",
    "            else:\n",
    "                # Connect to previous row so signals propogate with data\n",
    "                self.data_controls[row].next <<= self.data_controls[row - 1]\n",
    "                self.adder_controls[row].next <<= self.adder_controls[row - 1]\n",
    "                if self.pipeline_mult:\n",
    "                    self.mult_controls[row].next <<= self.mult_controls[row - 1]\n",
    "\n",
    "            for col in range(self.size):\n",
    "                pe = self.pe_array[row][col]\n",
    "\n",
    "                # Connect control signals\n",
    "                pe.connect_control_signals(\n",
    "                    weight_en=self.weight_load,\n",
    "                    data_en=self.data_controls[row],\n",
    "                    adder_en=self.adder_controls[row],\n",
    "                )\n",
    "\n",
    "                if self.pipeline_mult:\n",
    "                    pe.connect_mul_enable(self.mult_controls[row])\n",
    "\n",
    "                # Connect activation input:\n",
    "                # First column gets external input, others connect to PE on left\n",
    "                if not self.dip:\n",
    "                    if col == 0:\n",
    "                        pe.connect_data(self.data_in[row])\n",
    "                    else:\n",
    "                        pe.connect_data(self.pe_array[row][col - 1])\n",
    "\n",
    "                # Connect weight input:\n",
    "                # First row gets external input, others connect to PE above\n",
    "                if row == 0:\n",
    "                    pe.connect_weight(self.weights_in[col])\n",
    "                    pe.connect_accum(Const(0))\n",
    "                    if self.dip:\n",
    "                        pe.connect_data(self.data_in[col])\n",
    "                else:\n",
    "                    pe.connect_weight(self.pe_array[row - 1][col])\n",
    "                    pe.connect_accum(self.pe_array[row - 1][col])\n",
    "                    if self.dip:\n",
    "                        pe.connect_data(self.pe_array[row - 1][col - self.size + 1])\n",
    "\n",
    "                # Connect bottom row results to output ports\n",
    "                if row == self.size - 1:\n",
    "                    self.results_out[col] <<= pe.outputs.accum\n",
    "\n",
    "    def connect_weight_load(self, source: WireVector):\n",
    "        \"\"\"Connect weight load enable signal\"\"\"\n",
    "        self.weight_load <<= source\n",
    "\n",
    "    def connect_data_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect PE enable signal. Controls writing to the data input register\"\"\"\n",
    "        self.data_enable_in <<= enable\n",
    "\n",
    "    def connect_mul_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect multiplier enable signal. Controls writing to the product register\"\"\"\n",
    "        if self.pipeline_mult:\n",
    "            self.mul_enable_in <<= enable\n",
    "        else:\n",
    "            raise Warning(\n",
    "                \"Pipelining is disabled. There is no product register to enable. Skipping.\"\n",
    "            )\n",
    "\n",
    "    def connect_adder_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect adder enable signal. Controls writing to the accumulator register\"\"\"\n",
    "        self.adder_enable_in <<= enable\n",
    "\n",
    "    def connect_control_signals(\n",
    "        self,\n",
    "        weight_en: WireVector | None = None,\n",
    "        data_en: WireVector | None = None,\n",
    "        mul_en: WireVector | None = None,\n",
    "        adder_en: WireVector | None = None,\n",
    "    ):\n",
    "        \"\"\"Connect wires to the systolic array control signal inputs. Values propogate down a chain of registers.\n",
    "\n",
    "        Args:\n",
    "            weight_en (WireVector): Weight write enable signal. Controls shifting weights in all PEs\n",
    "            data_en (WireVector): PE enable signal. Controls writing to the data input register\n",
    "            mul_en (WireVector): Multiplier enable signal. Controls writing to the product register\n",
    "            adder_en (WireVector): Adder enable signal. Controls writing to the accumulator register\n",
    "        \"\"\"\n",
    "        if data_en is not None:\n",
    "            self.connect_data_enable(data_en)\n",
    "        if weight_en is not None:\n",
    "            self.connect_weight_load(weight_en)\n",
    "        if mul_en is not None:\n",
    "            self.connect_mul_enable(mul_en)\n",
    "        if adder_en is not None:\n",
    "            self.connect_adder_enable(adder_en)\n",
    "\n",
    "        return self\n",
    "\n",
    "    def connect_data_input(self, row: int, source: WireVector):\n",
    "        \"\"\"Connect data input for specified row\"\"\"\n",
    "        assert 0 <= row < self.size\n",
    "        self.data_in[row] <<= source\n",
    "\n",
    "    def connect_weight_input(self, col: int, source: WireVector):\n",
    "        \"\"\"Connect weight input for specified column\"\"\"\n",
    "        assert 0 <= col < self.size\n",
    "        self.weights_in[col] <<= source\n",
    "\n",
    "    def connect_result_output(self, col: int, dest: WireVector):\n",
    "        \"\"\"Connect result output from specified column\"\"\"\n",
    "        assert 0 <= col < self.size\n",
    "        dest <<= self.results_out[col]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Systolic Data Setup\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "metadata": {},
   "outputs": [],
   "source": [
    "class SystolicSetup:\n",
    "    \"\"\"Creates diagonal delay pattern for systolic array I/O\n",
    "\n",
    "    For a 3x3 array, creates following pattern of registers:\n",
    "    (R = register, -> = connection)\n",
    "\n",
    "    Row 0:  [R] ------->\n",
    "    Row 1:  [R]->[R] -->\n",
    "    Row 2:  [R]->[R]->[R]\n",
    "\n",
    "    - Each row i contains i+1 registers\n",
    "    - Input connects to leftmost register\n",
    "    - Output reads from rightmost register\n",
    "    - Can be used for both input and output buffering\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, size: int, dtype: Type[BaseFloat]):\n",
    "        \"\"\"Initialize delay register network\n",
    "\n",
    "        Args:\n",
    "            size: Number of rows in network\n",
    "            bitwidth: Bit width of data values\n",
    "        \"\"\"\n",
    "        self.size = size\n",
    "        self.dtype = dtype\n",
    "        self.bitwidth = dtype.bitwidth()\n",
    "\n",
    "        # Create input wires for each row\n",
    "        self.inputs = [WireVector(self.bitwidth) for _ in range(size)]\n",
    "\n",
    "        # Create delay register network - more delays for lower rows\n",
    "        self.delay_regs = []\n",
    "        self.outputs = [WireVector(self.bitwidth) for _ in range(size)]\n",
    "\n",
    "        for i in range(size):  # Create num rows equal to the size of systolic array\n",
    "            row: List[Register] = []\n",
    "            # Number of buffer registers equals row index for lower triangular config\n",
    "            for j in range(i + 1):\n",
    "                row.append(Register(self.bitwidth))\n",
    "                if j != 0:\n",
    "                    # Left most register connects to inputs, others connect to previous reg\n",
    "                    row[j].next <<= row[j - 1]\n",
    "\n",
    "            # Connect row input and output\n",
    "            row[0].next <<= self.inputs[i]\n",
    "            self.outputs[i] <<= row[-1]\n",
    "            self.delay_regs.append(row)\n",
    "\n",
    "    def connect_input(self, row: int, source: WireVector):\n",
    "        \"\"\"Connect input for specified row\"\"\"\n",
    "        assert (\n",
    "            len(source) == self.bitwidth\n",
    "        ), f\"Source bitwidth ({len(source)}) must match configured bitwidth ({self.bitwidth})\"\n",
    "        self.inputs[row] <<= source\n",
    "\n",
    "    def connect_output(self, row, dest: WireVector):\n",
    "        \"\"\"Connect final register in a buffer row to an output destination\"\"\"\n",
    "        assert (\n",
    "            len(dest) == self.bitwidth\n",
    "        ), f\"Destination bitwidth ({len(dest)}) must match configured bitwidth ({self.bitwidth})\"\n",
    "        dest <<= self.outputs[row]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Matrix Multiply Unit Top Level\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MatrixMultiplier:\n",
    "    \"\"\"Top level systolic array matrix multiplier hardware\"\"\"\n",
    "\n",
    "    def __init__(\n",
    "        self,\n",
    "        size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        pipeline_mult: bool = False,\n",
    "    ):\n",
    "        self.size = size\n",
    "        self.data_type = data_type\n",
    "        self.accum_type = accum_type\n",
    "        self.data_width = data_type.bitwidth()\n",
    "        self.accum_width = accum_type.bitwidth()\n",
    "\n",
    "        # Create hardware components\n",
    "        self.systolic_array = SystolicArray(\n",
    "            size, data_type, accum_type, multiplier, adder, pipeline_mult\n",
    "        )\n",
    "        self.systolic_setup = SystolicSetup(size, data_type)\n",
    "        self.result_buffer = SystolicSetup(size, accum_type)\n",
    "\n",
    "        # Connect internal components\n",
    "        self._connect_internal_components()\n",
    "\n",
    "    def _connect_internal_components(self):\n",
    "        \"\"\"Connect systolic array to input/output buffers\"\"\"\n",
    "        for i in range(self.size):\n",
    "            self.systolic_array.connect_data_input(i, self.systolic_setup.outputs[i])\n",
    "            self.systolic_array.connect_result_output(\n",
    "                i, self.result_buffer.inputs[-i - 1]\n",
    "            )\n",
    "\n",
    "    def _validate_wire_list(\n",
    "        self, wires: List[WireVector], expected_width: int, purpose: str\n",
    "    ):\n",
    "        \"\"\"Validate a list of wires meets requirements\"\"\"\n",
    "        if len(wires) != self.size:\n",
    "            raise ValueError(f\"{purpose} requires {self.size} wires, got {len(wires)}\")\n",
    "        if not all(isinstance(w, WireVector) for w in wires):\n",
    "            raise TypeError(f\"All {purpose} must be WireVector instances\")\n",
    "        if not all(w.bitwidth == expected_width for w in wires):\n",
    "            raise ValueError(f\"All {purpose} must have bitwidth {expected_width}\")\n",
    "\n",
    "    def _split_wide_wire(\n",
    "        self, wire: WireVector, width_per_slice: int\n",
    "    ) -> List[WireVector]:\n",
    "        \"\"\"Split a wide wire into equal slices\"\"\"\n",
    "        expected_width = width_per_slice * self.size\n",
    "        if wire.bitwidth != expected_width:\n",
    "            raise ValueError(\n",
    "                f\"Wide wire must have bitwidth {expected_width}, got {wire.bitwidth}\"\n",
    "            )\n",
    "        # Use chop instead of manual slicing\n",
    "        return chop(wire, *([width_per_slice] * self.size))\n",
    "\n",
    "    def connect_weight_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect weight enable signal\"\"\"\n",
    "        if not isinstance(enable, WireVector) or enable.bitwidth != 1:\n",
    "            raise ValueError(\"Weight enable must be 1-bit WireVector\")\n",
    "        self.systolic_array.connect_weight_load(enable)\n",
    "\n",
    "    def connect_weight(self, index: int, weight: WireVector):\n",
    "        \"\"\"Connect an individual weight wire to the systolic array\"\"\"\n",
    "        assert len(weight) == self.data_width\n",
    "        self.systolic_array.connect_weight_input(index, weight)\n",
    "\n",
    "    def connect_data(self, index: int, data: WireVector):\n",
    "        \"\"\"Connect an individual data wire to the systolic setup buffer\"\"\"\n",
    "        assert len(data) == self.data_width\n",
    "        self.systolic_setup.connect_input(index, data)\n",
    "\n",
    "    def connect_output(self, index: int, output: WireVector):\n",
    "        \"\"\"Connect an individual output wire to the result buffer\"\"\"\n",
    "        assert len(output) == self.accum_width\n",
    "        self.result_buffer.connect_output(-index - 1, output)\n",
    "\n",
    "    def connect_all_weights(self, weights: WireVector | List[WireVector]):\n",
    "        \"\"\"Connect weight inputs either as list of wires or single wide wire\"\"\"\n",
    "        if isinstance(weights, list):\n",
    "            self._validate_wire_list(weights, self.data_width, \"weight inputs\")\n",
    "            weight_wires = weights\n",
    "        else:\n",
    "            # Split wide wire into individual weight wires\n",
    "            weight_wires = chop(weights, *([self.data_width] * self.size))\n",
    "\n",
    "        for i, wire in enumerate(weight_wires):\n",
    "            self.systolic_array.connect_weight_input(i, wire)\n",
    "\n",
    "    def connect_all_data(self, data: WireVector | List[WireVector]):\n",
    "        \"\"\"Connect data inputs either as list of wires or single wide wire\"\"\"\n",
    "        if isinstance(data, list):\n",
    "            self._validate_wire_list(data, self.data_width, \"data inputs\")\n",
    "            data_wires = data\n",
    "        else:\n",
    "            # Split wide wire into individual data wires\n",
    "            data_wires = chop(data, *([self.data_width] * self.size))\n",
    "\n",
    "        for i, wire in enumerate(data_wires):\n",
    "            self.systolic_setup.connect_input(i, wire)\n",
    "\n",
    "    def connect_all_outputs(self, results: WireVector | List[WireVector]):\n",
    "        \"\"\"Connect result outputs either as list of wires or single wide wire\"\"\"\n",
    "        if isinstance(results, list):\n",
    "            self._validate_wire_list(results, self.accum_width, \"result outputs\")\n",
    "            result_wires = results\n",
    "        else:\n",
    "            # Split wide wire into individual result wires\n",
    "            result_wires = chop(results, *([self.accum_width] * self.size))\n",
    "\n",
    "        for i, wire in enumerate(result_wires):\n",
    "            self.result_buffer.connect_output(-i - 1, wire)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation Class\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MatrixMultiplierSimulator:\n",
    "    def __init__(self, matrix_multiplier: MatrixMultiplier):\n",
    "        self.mmu = matrix_multiplier\n",
    "        self.size = matrix_multiplier.size\n",
    "        self.data_type = matrix_multiplier.data_type\n",
    "        self.accum_type = matrix_multiplier.accum_type\n",
    "\n",
    "        # Create I/O ports\n",
    "        self.mmu.connect_weight_enable(Input(1, \"weight_enable\"))\n",
    "\n",
    "        for i in range(self.size):\n",
    "            self.mmu.connect_weight(i, Input(self.mmu.data_width, f\"weight_{i}\"))\n",
    "            self.mmu.connect_data(i, Input(self.mmu.data_width, f\"data_{i}\"))\n",
    "            self.mmu.connect_output(i, Output(self.mmu.accum_width, f\"result_{i}\"))\n",
    "\n",
    "        # Initialize simulation\n",
    "        self.sim = Simulation()\n",
    "        self.sim_inputs = {\n",
    "            \"weight_enable\": 0,\n",
    "            **{f\"weight_{i}\": 0 for i in range(self.size)},\n",
    "            **{f\"data_{i}\": 0 for i in range(self.size)},\n",
    "        }\n",
    "\n",
    "        self._iter_state = None\n",
    "        self.result_matrix = np.zeros((self.size, self.size))\n",
    "\n",
    "    def set_matrices(self, matrix_a: np.ndarray, matrix_b: np.ndarray):\n",
    "        \"\"\"Set input matrices and prepare simulation state\"\"\"\n",
    "        # Verify dimensions\n",
    "        assert (\n",
    "            matrix_a.shape == matrix_b.shape == (self.size, self.size)\n",
    "        ), f\"Matrices must be {self.size}x{self.size}\"\n",
    "\n",
    "        # Convert matrices to specified datatype\n",
    "        self.matrix_a = self._convert_matrix(matrix_a)\n",
    "        self.matrix_b = self._convert_matrix(matrix_b)\n",
    "\n",
    "        # Load weights into PEs\n",
    "        self._load_weights()\n",
    "\n",
    "    def calculate(self):\n",
    "        while next(self):\n",
    "            continue\n",
    "        return self.result_matrix\n",
    "\n",
    "    def matmul(self, matrix_a: np.ndarray, matrix_b: np.ndarray):\n",
    "        self.set_matrices(matrix_a, matrix_b)\n",
    "        return self.calculate()\n",
    "\n",
    "    def _convert_matrix(self, matrix: np.ndarray) -> List[List[int]]:\n",
    "        \"\"\"Convert numpy matrix to list of binary values in specified datatype\"\"\"\n",
    "        return [[self.data_type(x).binint for x in row] for row in matrix]\n",
    "\n",
    "    def _load_weights(self):\n",
    "        \"\"\"Load weights into processing elements in reverse row order\"\"\"\n",
    "        for row in reversed(range(self.size)):\n",
    "            for col in range(self.size):\n",
    "                self.sim_inputs[f\"weight_{col}\"] = self.matrix_b[row][col]\n",
    "            self.sim_inputs[\"weight_enable\"] = 1\n",
    "            self.sim.step(self.sim_inputs)\n",
    "\n",
    "        # Reset weight inputs\n",
    "        for i in range(self.size):\n",
    "            self.sim_inputs[f\"weight_{i}\"] = 0\n",
    "        self.sim_inputs[\"weight_enable\"] = 0\n",
    "        self.sim.step(self.sim_inputs)\n",
    "\n",
    "    def __iter__(self):\n",
    "        \"\"\"Initialize iterator state\"\"\"\n",
    "        if self.matrix_a is None or self.matrix_b is None:\n",
    "            raise RuntimeError(\"Matrices must be set before iteration\")\n",
    "\n",
    "        self._iter_state = {\n",
    "            \"row\": self.size - 1,  # Start from last row\n",
    "            \"extra_cycles\": self.size * 3 - 1,  # Cycles needed to flush results\n",
    "            \"phase\": \"input\",  # 'input' or 'flush' phase\n",
    "        }\n",
    "        return self\n",
    "\n",
    "    def __next__(self):\n",
    "        \"\"\"Return next simulation step results\"\"\"\n",
    "        if self._iter_state is None:\n",
    "            raise RuntimeError(\"Iterator not initialized\")\n",
    "\n",
    "        # If we're done with both phases, stop iteration\n",
    "        if (\n",
    "            self._iter_state[\"phase\"] == \"flush\"\n",
    "            and self._iter_state[\"extra_cycles\"] == 0\n",
    "        ):\n",
    "            raise StopIteration\n",
    "\n",
    "        # Handle input phase\n",
    "        if self._iter_state[\"phase\"] == \"input\":\n",
    "            if self._iter_state[\"row\"] < 0:\n",
    "                # Transition to flush phase\n",
    "                self._iter_state[\"phase\"] = \"flush\"\n",
    "                # Clear inputs\n",
    "                for i in range(self.size):\n",
    "                    self.sim_inputs[f\"data_{i}\"] = 0\n",
    "            else:\n",
    "                # Load next row of input data\n",
    "                for col in range(self.size):\n",
    "                    self.sim_inputs[f\"data_{col}\"] = self.matrix_a[\n",
    "                        self._iter_state[\"row\"]\n",
    "                    ][col]\n",
    "                self._iter_state[\"row\"] -= 1\n",
    "\n",
    "        # Handle flush phase\n",
    "        if self._iter_state[\"phase\"] == \"flush\":\n",
    "            self._iter_state[\"extra_cycles\"] -= 1\n",
    "\n",
    "        # Step simulation\n",
    "        self.sim.step(self.sim_inputs)\n",
    "\n",
    "        # Return current results\n",
    "        current_outputs = self.get_current_results()\n",
    "\n",
    "        # Shift previous results down and insert new results at top\n",
    "        self.result_matrix[1:] = self.result_matrix[:-1]\n",
    "        self.result_matrix[0] = current_outputs\n",
    "\n",
    "        return current_outputs\n",
    "\n",
    "    def get_current_results(self) -> List[BaseFloat]:\n",
    "        \"\"\"Get current values from result output ports\n",
    "\n",
    "        Returns:\n",
    "            List of values currently present on the result output ports.\n",
    "            Length will equal systolic array size (one value per column).\n",
    "        \"\"\"\n",
    "        return [\n",
    "            self.accum_type(binint=self.sim.inspect(f\"result_{i}\"))\n",
    "            for i in range(self.size)\n",
    "        ]\n",
    "\n",
    "    def inspect_pe_array(self) -> dict[str, np.ndarray]:\n",
    "        \"\"\"Get current state of processing element array as dictionary of matrices\n",
    "\n",
    "        Returns:\n",
    "            Dictionary with keys 'data', 'weights', 'accum', where each value is\n",
    "            a matrix showing the current values in the corresponding registers\n",
    "            across the PE array\n",
    "        \"\"\"\n",
    "        # Initialize matrices to store PE values\n",
    "        data_matrix = np.zeros((self.size, self.size))\n",
    "        weight_matrix = np.zeros((self.size, self.size))\n",
    "        accum_matrix = np.zeros((self.size, self.size))\n",
    "\n",
    "        # Populate matrices with current PE values\n",
    "        for row in range(self.size):\n",
    "            for col in range(self.size):\n",
    "                pe = self.mmu.systolic_array.pe_array[row][col]\n",
    "\n",
    "                # Convert binary values to float using appropriate data types\n",
    "                data_matrix[row, col] = self.data_type(\n",
    "                    binint=self.sim.inspect(pe.outputs.data.name)\n",
    "                )\n",
    "                weight_matrix[row, col] = self.data_type(\n",
    "                    binint=self.sim.inspect(pe.outputs.weight.name)\n",
    "                )\n",
    "                accum_matrix[row, col] = self.accum_type(\n",
    "                    binint=self.sim.inspect(pe.outputs.accum.name)\n",
    "                )\n",
    "\n",
    "        return {\"data\": data_matrix, \"weights\": weight_matrix, \"accum\": accum_matrix}\n",
    "\n",
    "    def inspect_systolic_setup(self) -> str:\n",
    "        \"\"\"Visualize current state of systolic setup registers\"\"\"\n",
    "        repr_str = \"\"\n",
    "        for row in range(self.size):\n",
    "            input_val = self.data_type(binint=self.sim.inspect(f\"data_{row}\"))\n",
    "            repr_str += f\"(input={input_val}) => \"\n",
    "\n",
    "            for reg in self.mmu.systolic_setup.delay_regs[row]:\n",
    "                val = self.data_type(binint=self.sim.inspect(reg.name))\n",
    "                repr_str += f\"{val} -> \"\n",
    "            repr_str += \"\\n\"\n",
    "        return repr_str"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {},
   "outputs": [
    {
     "ename": "PyrtlError",
     "evalue": "Wires used but never driven: ['tmp54994', 'tmp54993'] \n\n tmp54994/1W:\nWire Traceback, most recent call last \n  File \"<frozen runpy>\", line 198, in _run_module_as_main\n   File \"<frozen runpy>\", line 88, in _run_code\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel_launcher.py\", line 18, in <module>\n    app.launch_new_instance()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/traitlets/config/application.py\", line 1075, in launch_instance\n    app.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelapp.py\", line 739, in start\n    self.io_loop.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/tornado/platform/asyncio.py\", line 205, in start\n    self.asyncio_loop.run_forever()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 640, in run_forever\n    self._run_once()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 1992, in _run_once\n    handle._run()\n   File \"/usr/local/lib/python3.12/asyncio/events.py\", line 88, in _run\n    self._context.run(self._callback, *self._args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 545, in dispatch_queue\n    await self.process_one()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 534, in process_one\n    await dispatch(*args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 437, in dispatch_shell\n    await result\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 362, in execute_request\n    await super().execute_request(stream, ident, parent)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 778, in execute_request\n    reply_content = await reply_content\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 449, in do_execute\n    res = shell.run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/zmqshell.py\", line 549, in run_cell\n    return super().run_cell(*args, **kwargs)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3009, in run_cell\n    result = self._run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3064, in _run_cell\n    result = runner(coro)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/async_helpers.py\", line 129, in _pseudo_sync_runner\n    coro.send(None)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3269, in run_cell_async\n    has_raised = await self.run_ast_nodes(code_ast.body, cell_name,\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3448, in run_ast_nodes\n    if await self.run_code(code, result, async_=asy):\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3508, in run_code\n    exec(code_obj, self.user_global_ns, self.user_ns)\n   File \"/tmp/ipykernel_86117/814662598.py\", line 5, in <module>\n    mmu = MatrixMultiplier(\n   File \"/tmp/ipykernel_86117/1758568244.py\", line 20, in __init__\n    self.systolic_array = SystolicArray(\n   File \"/tmp/ipykernel_86117/2341231167.py\", line 54, in __init__\n    self.adder_enable_in = WireVector(1)  # Enable writing to the accum register\n\n\ntmp54993/1W:\nWire Traceback, most recent call last \n  File \"<frozen runpy>\", line 198, in _run_module_as_main\n   File \"<frozen runpy>\", line 88, in _run_code\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel_launcher.py\", line 18, in <module>\n    app.launch_new_instance()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/traitlets/config/application.py\", line 1075, in launch_instance\n    app.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelapp.py\", line 739, in start\n    self.io_loop.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/tornado/platform/asyncio.py\", line 205, in start\n    self.asyncio_loop.run_forever()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 640, in run_forever\n    self._run_once()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 1992, in _run_once\n    handle._run()\n   File \"/usr/local/lib/python3.12/asyncio/events.py\", line 88, in _run\n    self._context.run(self._callback, *self._args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 545, in dispatch_queue\n    await self.process_one()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 534, in process_one\n    await dispatch(*args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 437, in dispatch_shell\n    await result\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 362, in execute_request\n    await super().execute_request(stream, ident, parent)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 778, in execute_request\n    reply_content = await reply_content\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 449, in do_execute\n    res = shell.run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/zmqshell.py\", line 549, in run_cell\n    return super().run_cell(*args, **kwargs)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3009, in run_cell\n    result = self._run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3064, in _run_cell\n    result = runner(coro)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/async_helpers.py\", line 129, in _pseudo_sync_runner\n    coro.send(None)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3269, in run_cell_async\n    has_raised = await self.run_ast_nodes(code_ast.body, cell_name,\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3448, in run_ast_nodes\n    if await self.run_code(code, result, async_=asy):\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3508, in run_code\n    exec(code_obj, self.user_global_ns, self.user_ns)\n   File \"/tmp/ipykernel_86117/814662598.py\", line 5, in <module>\n    mmu = MatrixMultiplier(\n   File \"/tmp/ipykernel_86117/1758568244.py\", line 20, in __init__\n    self.systolic_array = SystolicArray(\n   File \"/tmp/ipykernel_86117/2341231167.py\", line 53, in __init__\n    self.data_enable_in = WireVector(1)  # Enable writing to the data input register\n\n",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mPyrtlError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[64], line 12\u001b[0m\n\u001b[1;32m      4\u001b[0m \u001b[38;5;66;03m# Create hardware and simulator\u001b[39;00m\n\u001b[1;32m      5\u001b[0m mmu \u001b[38;5;241m=\u001b[39m MatrixMultiplier(\n\u001b[1;32m      6\u001b[0m     size\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m4\u001b[39m,\n\u001b[1;32m      7\u001b[0m     data_type\u001b[38;5;241m=\u001b[39mBF16,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     10\u001b[0m     adder\u001b[38;5;241m=\u001b[39mfloat_adder,\n\u001b[1;32m     11\u001b[0m )\n\u001b[0;32m---> 12\u001b[0m simulator \u001b[38;5;241m=\u001b[39m \u001b[43mMatrixMultiplierSimulator\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmmu\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     14\u001b[0m \u001b[38;5;66;03m# Set input matrices\u001b[39;00m\n\u001b[1;32m     15\u001b[0m data \u001b[38;5;241m=\u001b[39m np\u001b[38;5;241m.\u001b[39marray([[\u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m2\u001b[39m, \u001b[38;5;241m3\u001b[39m], [\u001b[38;5;241m4\u001b[39m, \u001b[38;5;241m5\u001b[39m, \u001b[38;5;241m6\u001b[39m], [\u001b[38;5;241m7\u001b[39m, \u001b[38;5;241m8\u001b[39m, \u001b[38;5;241m9\u001b[39m]])\n",
      "Cell \u001b[0;32mIn[61], line 17\u001b[0m, in \u001b[0;36mMatrixMultiplierSimulator.__init__\u001b[0;34m(self, matrix_multiplier)\u001b[0m\n\u001b[1;32m     14\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmmu\u001b[38;5;241m.\u001b[39mconnect_output(i, Output(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmmu\u001b[38;5;241m.\u001b[39maccum_width, \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mresult_\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mi\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m))\n\u001b[1;32m     16\u001b[0m \u001b[38;5;66;03m# Initialize simulation\u001b[39;00m\n\u001b[0;32m---> 17\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msim \u001b[38;5;241m=\u001b[39m \u001b[43mSimulation\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     18\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msim_inputs \u001b[38;5;241m=\u001b[39m {\n\u001b[1;32m     19\u001b[0m     \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mweight_enable\u001b[39m\u001b[38;5;124m\"\u001b[39m: \u001b[38;5;241m0\u001b[39m,\n\u001b[1;32m     20\u001b[0m     \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39m{\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mweight_\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mi\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m: \u001b[38;5;241m0\u001b[39m \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msize)},\n\u001b[1;32m     21\u001b[0m     \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39m{\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mdata_\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mi\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m: \u001b[38;5;241m0\u001b[39m \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msize)},\n\u001b[1;32m     22\u001b[0m }\n\u001b[1;32m     24\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_iter_state \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mNone\u001b[39;00m\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/simulation.py:118\u001b[0m, in \u001b[0;36mSimulation.__init__\u001b[0;34m(self, tracer, register_value_map, memory_value_map, default_value, block)\u001b[0m\n\u001b[1;32m    113\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\" Creates object and initializes it with self._initialize.\u001b[39;00m\n\u001b[1;32m    114\u001b[0m \u001b[38;5;124;03mregister_value_map, memory_value_map, and default_value are passed on to _initialize.\u001b[39;00m\n\u001b[1;32m    115\u001b[0m \u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m    117\u001b[0m block \u001b[38;5;241m=\u001b[39m working_block(block)\n\u001b[0;32m--> 118\u001b[0m \u001b[43mblock\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msanity_check\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m  \u001b[38;5;66;03m# check that this is a good hw block\u001b[39;00m\n\u001b[1;32m    120\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvalue \u001b[38;5;241m=\u001b[39m {}  \u001b[38;5;66;03m# map from signal->value\u001b[39;00m\n\u001b[1;32m    121\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mregvalue \u001b[38;5;241m=\u001b[39m {}  \u001b[38;5;66;03m# map from register->value on next tick\u001b[39;00m\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/core.py:684\u001b[0m, in \u001b[0;36mBlock.sanity_check\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    682\u001b[0m undriven \u001b[38;5;241m=\u001b[39m ins\u001b[38;5;241m.\u001b[39mdifference(all_input_and_consts)\n\u001b[1;32m    683\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mlen\u001b[39m(undriven) \u001b[38;5;241m>\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[0;32m--> 684\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m PyrtlError(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mWires used but never driven: \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m \u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124m \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m'\u001b[39m \u001b[38;5;241m%\u001b[39m\n\u001b[1;32m    685\u001b[0m                      ([w\u001b[38;5;241m.\u001b[39mname \u001b[38;5;28;01mfor\u001b[39;00m w \u001b[38;5;129;01min\u001b[39;00m undriven], get_stacks(\u001b[38;5;241m*\u001b[39mundriven)))\n\u001b[1;32m    687\u001b[0m \u001b[38;5;66;03m# Check for async memories not specified as such\u001b[39;00m\n\u001b[1;32m    688\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msanity_check_memory_sync(wire_src_dict)\n",
      "\u001b[0;31mPyrtlError\u001b[0m: Wires used but never driven: ['tmp54994', 'tmp54993'] \n\n tmp54994/1W:\nWire Traceback, most recent call last \n  File \"<frozen runpy>\", line 198, in _run_module_as_main\n   File \"<frozen runpy>\", line 88, in _run_code\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel_launcher.py\", line 18, in <module>\n    app.launch_new_instance()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/traitlets/config/application.py\", line 1075, in launch_instance\n    app.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelapp.py\", line 739, in start\n    self.io_loop.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/tornado/platform/asyncio.py\", line 205, in start\n    self.asyncio_loop.run_forever()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 640, in run_forever\n    self._run_once()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 1992, in _run_once\n    handle._run()\n   File \"/usr/local/lib/python3.12/asyncio/events.py\", line 88, in _run\n    self._context.run(self._callback, *self._args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 545, in dispatch_queue\n    await self.process_one()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 534, in process_one\n    await dispatch(*args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 437, in dispatch_shell\n    await result\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 362, in execute_request\n    await super().execute_request(stream, ident, parent)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 778, in execute_request\n    reply_content = await reply_content\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 449, in do_execute\n    res = shell.run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/zmqshell.py\", line 549, in run_cell\n    return super().run_cell(*args, **kwargs)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3009, in run_cell\n    result = self._run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3064, in _run_cell\n    result = runner(coro)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/async_helpers.py\", line 129, in _pseudo_sync_runner\n    coro.send(None)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3269, in run_cell_async\n    has_raised = await self.run_ast_nodes(code_ast.body, cell_name,\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3448, in run_ast_nodes\n    if await self.run_code(code, result, async_=asy):\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3508, in run_code\n    exec(code_obj, self.user_global_ns, self.user_ns)\n   File \"/tmp/ipykernel_86117/814662598.py\", line 5, in <module>\n    mmu = MatrixMultiplier(\n   File \"/tmp/ipykernel_86117/1758568244.py\", line 20, in __init__\n    self.systolic_array = SystolicArray(\n   File \"/tmp/ipykernel_86117/2341231167.py\", line 54, in __init__\n    self.adder_enable_in = WireVector(1)  # Enable writing to the accum register\n\n\ntmp54993/1W:\nWire Traceback, most recent call last \n  File \"<frozen runpy>\", line 198, in _run_module_as_main\n   File \"<frozen runpy>\", line 88, in _run_code\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel_launcher.py\", line 18, in <module>\n    app.launch_new_instance()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/traitlets/config/application.py\", line 1075, in launch_instance\n    app.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelapp.py\", line 739, in start\n    self.io_loop.start()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/tornado/platform/asyncio.py\", line 205, in start\n    self.asyncio_loop.run_forever()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 640, in run_forever\n    self._run_once()\n   File \"/usr/local/lib/python3.12/asyncio/base_events.py\", line 1992, in _run_once\n    handle._run()\n   File \"/usr/local/lib/python3.12/asyncio/events.py\", line 88, in _run\n    self._context.run(self._callback, *self._args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 545, in dispatch_queue\n    await self.process_one()\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 534, in process_one\n    await dispatch(*args)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 437, in dispatch_shell\n    await result\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 362, in execute_request\n    await super().execute_request(stream, ident, parent)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/kernelbase.py\", line 778, in execute_request\n    reply_content = await reply_content\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/ipkernel.py\", line 449, in do_execute\n    res = shell.run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/ipykernel/zmqshell.py\", line 549, in run_cell\n    return super().run_cell(*args, **kwargs)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3009, in run_cell\n    result = self._run_cell(\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3064, in _run_cell\n    result = runner(coro)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/async_helpers.py\", line 129, in _pseudo_sync_runner\n    coro.send(None)\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3269, in run_cell_async\n    has_raised = await self.run_ast_nodes(code_ast.body, cell_name,\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3448, in run_ast_nodes\n    if await self.run_code(code, result, async_=asy):\n   File \"/home/vscode/.local/lib/python3.12/site-packages/IPython/core/interactiveshell.py\", line 3508, in run_code\n    exec(code_obj, self.user_global_ns, self.user_ns)\n   File \"/tmp/ipykernel_86117/814662598.py\", line 5, in <module>\n    mmu = MatrixMultiplier(\n   File \"/tmp/ipykernel_86117/1758568244.py\", line 20, in __init__\n    self.systolic_array = SystolicArray(\n   File \"/tmp/ipykernel_86117/2341231167.py\", line 53, in __init__\n    self.data_enable_in = WireVector(1)  # Enable writing to the data input register\n\n"
     ]
    }
   ],
   "source": [
    "reset_working_block()\n",
    "set_debug_mode()\n",
    "\n",
    "# Create hardware and simulator\n",
    "mmu = MatrixMultiplier(\n",
    "    size=4,\n",
    "    data_type=BF16,\n",
    "    accum_type=BF16,\n",
    "    multiplier=lmul_simple,\n",
    "    adder=float_adder,\n",
    ")\n",
    "simulator = MatrixMultiplierSimulator(mmu)\n",
    "\n",
    "# Set input matrices\n",
    "data = np.array([[1, 2, 3], [4, 5, 6], [7, 8, 9]])\n",
    "weights = np.identity(4)\n",
    "simulator.set_matrices(weights, weights)\n",
    "\n",
    "# Iterate over simulation steps\n",
    "for step, results in enumerate(simulator):\n",
    "    print(f\"Step {step} ({simulator._iter_state}):\")\n",
    "\n",
    "    print(\"Systolic Setup State:\")\n",
    "    print(simulator.inspect_systolic_setup())\n",
    "\n",
    "    # Get PE array state\n",
    "    print(\"PE Array State:\")\n",
    "    pe_state = simulator.inspect_pe_array()\n",
    "    print(\"Data Values:\")\n",
    "    print(pe_state[\"data\"])\n",
    "    print(\"\\nWeight Values:\")\n",
    "    print(pe_state[\"weights\"])\n",
    "    print(\"\\nAccumulator Values:\")\n",
    "    print(pe_state[\"accum\"])\n",
    "\n",
    "    print(\"Current Results:\")\n",
    "    print([f\"{float(x):.3f}\" for x in results])\n",
    "\n",
    "    print(\"-\" * 80 + \"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[[12.75, 12.75, 12.75, 12.75],\n",
       " [13.8125, 8.5, 8.5, 8.5],\n",
       " [8.5, 13.8125, 8.5, 8.5],\n",
       " [8.5, 8.5, 13.8125, 8.5],\n",
       " [8.5, 8.5, 8.5, 13.8125],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75],\n",
       " [12.75, 12.75, 12.75, 12.75]]"
      ]
     },
     "execution_count": 63,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "[[x.decimal_approx for x in result] for result in simulator][::-1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[1.0625, 2.125 , 3.125 ],\n",
       "       [4.25  , 5.25  , 6.25  ],\n",
       "       [7.25  , 8.5   , 9.5   ]])"
      ]
     },
     "execution_count": 36,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "simulator.result_matrix"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# DiP: (diagonal input and permutated weight stationary)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Implementing the design found in the recent paper **[DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration](https://arc.net/l/quote/wllrwuvk)**\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Weight Matrix Permutation\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 316,
   "metadata": {},
   "outputs": [],
   "source": [
    "def permutate_weight_matrix(arr: np.ndarray):\n",
    "    # verify matrix is square\n",
    "    rows, cols = arr.shape\n",
    "    permutated = np.zeros((rows, cols))\n",
    "    for i in range(cols):\n",
    "        for j in range(rows):\n",
    "            permutated[j][i] = arr[(j + i) % rows][i]\n",
    "    return permutated"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(array([[1, 2, 3],\n",
       "        [3, 4, 5],\n",
       "        [5, 6, 7]]),\n",
       " array([[1., 4., 7.],\n",
       "        [3., 6., 3.],\n",
       "        [5., 2., 5.]]))"
      ]
     },
     "execution_count": 321,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x = np.array([[1, 2, 3], [3, 4, 5], [5, 6, 7]])\n",
    "x, permutate_weight_matrix(x)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## New Systolic Array\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "TODO: Need to combine this with other systolic array class and make the behavior parametrizeable!\n",
    "\n",
    "This version does not require any FIFO or systolic setup making it much more efficient than the standard weight stationary approach!\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 322,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[['dataIn0', 'dataIn1', 'dataIn2', 'dataIn3'],\n",
       " ['dataIn1', 'dataIn2', 'dataIn3', 'dataIn0'],\n",
       " ['dataIn2', 'dataIn3', 'dataIn0', 'dataIn1'],\n",
       " ['dataIn3', 'dataIn0', 'dataIn1', 'dataIn2']]"
      ]
     },
     "execution_count": 322,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "size = 4\n",
    "\n",
    "pe_array = [[\"\" for _ in range(size)] for _ in range(size)]\n",
    "\n",
    "for row in range(size):\n",
    "    for col in range(size):\n",
    "        pe = pe_array[row][col]\n",
    "\n",
    "        # Connect weight input:\n",
    "        # First row gets external input, others connect to PE above\n",
    "        if row == 0:\n",
    "            pe_array[row][col] = f\"dataIn{col}\"\n",
    "        else:\n",
    "            pe_array[row][col] = pe_array[row - 1][col - size + 1]\n",
    "\n",
    "pe_array"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {},
   "outputs": [],
   "source": [
    "class SystolicArrayDiP(SystolicArray):\n",
    "    def __init__(self, *args, **kwargs):\n",
    "        \"\"\"Initialize systolic array hardware structure in the DiP dataflow configuration\n",
    "\n",
    "        Args:\n",
    "            size: N for NxN array\n",
    "            data_type: Number format for inputs (Float8, BF16)\n",
    "            accum_type: Number format for accumulation\n",
    "            multiplier_type: Multiplier implementation to use\n",
    "            adder_type: Adder implementation to use\n",
    "            pipeline_mult: Add pipeline register after multiplication\n",
    "        \"\"\"\n",
    "        super().__init__(*args, **kwargs)\n",
    "\n",
    "    def _connect_array(self):\n",
    "        \"\"\"Connect processing elements in the DiP pattern\n",
    "\n",
    "        Data flow patterns:\n",
    "        - Activations flow top to bottom, the last one in a row connects to the first of the next row\n",
    "        - Weights flow top to bottom\n",
    "        - Partial sums flow top to bottom\n",
    "        \"\"\"\n",
    "        for row in range(self.size):\n",
    "            for col in range(self.size):\n",
    "                pe = self.pe_array[row][col]\n",
    "\n",
    "                # Connect weight input:\n",
    "                # First row gets external input, others connect to PE above\n",
    "                if row == 0:\n",
    "                    pe.connect_data(self.data_in[col])\n",
    "                    pe.connect_weight(self.weights_in[col])\n",
    "                else:\n",
    "                    pe.connect_data(self.pe_array[row - 1][col - self.size + 1])\n",
    "                    pe.connect_weight(self.pe_array[row - 1][col])\n",
    "\n",
    "                # Connect accumulator input:\n",
    "                # First row starts at 0, others connect to PE above\n",
    "                if row == 0:\n",
    "                    pe.connect_accum(Const(0))\n",
    "                else:\n",
    "                    pe.connect_accum(self.pe_array[row - 1][col])\n",
    "\n",
    "                # Connect weight enable to all PEs\n",
    "                pe.connect_weight_enable(self.weight_load)\n",
    "\n",
    "                # Connect bottom row results to output ports\n",
    "                if row == self.size - 1:\n",
    "                    self.results_out[col] <<= pe.outputs.accum"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<__main__.SystolicArrayDiP at 0xffff953e8320>"
      ]
     },
     "execution_count": 49,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "SystolicArrayDiP(3, BF16, BF16, lmul_fast, float_adder)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "dsc180",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
