#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 30 22:52:05 2024
# Process ID: 11568
# Current directory: C:/Users/rayan/Desktop/Final_Project_ExtraCredit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1756 C:\Users\rayan\Desktop\Final_Project_ExtraCredit\Final_Project.xpr
# Log file: C:/Users/rayan/Desktop/Final_Project_ExtraCredit/vivado.log
# Journal file: C:/Users/rayan/Desktop/Final_Project_ExtraCredit\vivado.jou
# Running On: Rayans-Laptop, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16856 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/jacop/Desktop/College/SPRING 24/CMPEN 331/Final_Project_ExtraCredit' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Final_Project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1468.980 ; gain = 281.570
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Apr 30 23:34:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PcAdder
INFO: [VRFC 10-311] analyzing module IFIDPipeline
INFO: [VRFC 10-311] analyzing module npcModule
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Fwda_Mux
INFO: [VRFC 10-311] analyzing module Fwdb_Mux
INFO: [VRFC 10-311] analyzing module Regrt_Mux
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-311] analyzing module Imm_Ext
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:721]
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline
INFO: [VRFC 10-311] analyzing module WriteBackMux
INFO: [VRFC 10-311] analyzing module Lextender
INFO: [VRFC 10-311] analyzing module Rextender
INFO: [VRFC 10-311] analyzing module bpcadd
INFO: [VRFC 10-311] analyzing module equal
INFO: [VRFC 10-311] analyzing module exeadd
INFO: [VRFC 10-311] analyzing module Alumux1
INFO: [VRFC 10-311] analyzing module jalMux
INFO: [VRFC 10-311] analyzing module jalf
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PcAdder
Compiling module xil_defaultlib.IFIDPipeline
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regrt_Mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Imm_Ext
Compiling module xil_defaultlib.Fwdb_Mux
Compiling module xil_defaultlib.Fwda_Mux
Compiling module xil_defaultlib.IDEXE_Pipeline
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM_Pipeline
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_Pipeline
Compiling module xil_defaultlib.WriteBackMux
Compiling module xil_defaultlib.npcModule
Compiling module xil_defaultlib.Lextender
Compiling module xil_defaultlib.Rextender
Compiling module xil_defaultlib.bpcadd
Compiling module xil_defaultlib.equal
Compiling module xil_defaultlib.exeadd
Compiling module xil_defaultlib.Alumux1
Compiling module xil_defaultlib.jalf
Compiling module xil_defaultlib.jalMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1998.152 ; gain = 29.961
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Apr 30 23:45:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module PcAdder
INFO: [VRFC 10-311] analyzing module IFIDPipeline
INFO: [VRFC 10-311] analyzing module npcModule
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module fwdaMux
INFO: [VRFC 10-311] analyzing module fwdbMux
INFO: [VRFC 10-311] analyzing module RegrtMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module ImmExt
INFO: [VRFC 10-311] analyzing module IDEXEPipeline
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:721]
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline
INFO: [VRFC 10-311] analyzing module WriteBackMux
INFO: [VRFC 10-311] analyzing module Lextender
INFO: [VRFC 10-311] analyzing module Rextender
INFO: [VRFC 10-311] analyzing module bpcadd
INFO: [VRFC 10-311] analyzing module equal
INFO: [VRFC 10-311] analyzing module exeadd
INFO: [VRFC 10-311] analyzing module Alumux1
INFO: [VRFC 10-311] analyzing module jalMux
INFO: [VRFC 10-311] analyzing module jalf
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PcAdder
Compiling module xil_defaultlib.IFIDPipeline
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmExt
Compiling module xil_defaultlib.fwdbMux
Compiling module xil_defaultlib.fwdaMux
Compiling module xil_defaultlib.IDEXEPipeline
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM_Pipeline
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_Pipeline
Compiling module xil_defaultlib.WriteBackMux
Compiling module xil_defaultlib.npcModule
Compiling module xil_defaultlib.Lextender
Compiling module xil_defaultlib.Rextender
Compiling module xil_defaultlib.bpcadd
Compiling module xil_defaultlib.equal
Compiling module xil_defaultlib.exeadd
Compiling module xil_defaultlib.Alumux1
Compiling module xil_defaultlib.jalf
Compiling module xil_defaultlib.jalMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2600.242 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30524
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.090 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-9694] invalid size of integer constant literal [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:721]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:884]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:41]
INFO: [Synth 8-6157] synthesizing module 'PcAdder' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:94]
INFO: [Synth 8-6155] done synthesizing module 'PcAdder' (3#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:94]
INFO: [Synth 8-6157] synthesizing module 'IFIDPipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:106]
INFO: [Synth 8-6155] done synthesizing module 'IFIDPipeline' (4#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:106]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:148]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:245]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:241]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:148]
INFO: [Synth 8-6157] synthesizing module 'RegrtMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:503]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMux' (6#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:503]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:518]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (7#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:518]
INFO: [Synth 8-6157] synthesizing module 'ImmExt' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:551]
INFO: [Synth 8-6155] done synthesizing module 'ImmExt' (8#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:551]
INFO: [Synth 8-6157] synthesizing module 'fwdbMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:473]
INFO: [Synth 8-6155] done synthesizing module 'fwdbMux' (9#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:473]
INFO: [Synth 8-6157] synthesizing module 'fwdaMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:442]
INFO: [Synth 8-6155] done synthesizing module 'fwdaMux' (10#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:442]
INFO: [Synth 8-6157] synthesizing module 'IDEXEPipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:567]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEPipeline' (11#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:567]
INFO: [Synth 8-6157] synthesizing module 'ALU_Mux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:613]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Mux' (12#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:613]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:629]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:637]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:629]
INFO: [Synth 8-6157] synthesizing module 'EXEMEM_Pipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:652]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEM_Pipeline' (14#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:652]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:680]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:720]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (15#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:680]
INFO: [Synth 8-6157] synthesizing module 'MEMWB_Pipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:729]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB_Pipeline' (16#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:729]
INFO: [Synth 8-6157] synthesizing module 'WriteBackMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:753]
INFO: [Synth 8-6155] done synthesizing module 'WriteBackMux' (17#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:753]
INFO: [Synth 8-6157] synthesizing module 'npcModule' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:123]
INFO: [Synth 8-6155] done synthesizing module 'npcModule' (18#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:123]
INFO: [Synth 8-6157] synthesizing module 'Lextender' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:770]
INFO: [Synth 8-6155] done synthesizing module 'Lextender' (19#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:770]
INFO: [Synth 8-6157] synthesizing module 'Rextender' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:781]
INFO: [Synth 8-6155] done synthesizing module 'Rextender' (20#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:781]
INFO: [Synth 8-6157] synthesizing module 'bpcadd' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:792]
INFO: [Synth 8-6155] done synthesizing module 'bpcadd' (21#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:792]
INFO: [Synth 8-6157] synthesizing module 'equal' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:804]
INFO: [Synth 8-6155] done synthesizing module 'equal' (22#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:804]
INFO: [Synth 8-6157] synthesizing module 'exeadd' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:821]
INFO: [Synth 8-6155] done synthesizing module 'exeadd' (23#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:821]
INFO: [Synth 8-6157] synthesizing module 'Alumux1' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:831]
INFO: [Synth 8-6155] done synthesizing module 'Alumux1' (24#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:831]
INFO: [Synth 8-6157] synthesizing module 'jalf' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:865]
INFO: [Synth 8-6155] done synthesizing module 'jalf' (25#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:865]
INFO: [Synth 8-6157] synthesizing module 'jalMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:848]
INFO: [Synth 8-6155] done synthesizing module 'jalMux' (26#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:848]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (27#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:884]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.090 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 30 23:57:44 2024
| Host         : Rayans-Laptop running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 2            | 0        |
| ASSIGN-6  | 1            | 0        |
| ASSIGN-10 | 4            | 0        |
| INFER-1   | 13           | 0        |
| INFER-2   | 3            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'instOut1' are not set. First unset bit index is 0. 
RTL Name 'instOut1', Hierarchy 'Datapath', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 948.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'nextPc' are not set. First unset bit index is 0. 
RTL Name 'nextPc', Hierarchy 'Datapath', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 947.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'shamt' was assigned but not read. 
RTL Name 'shamt', Hierarchy 'Datapath', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 913.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'dpc4' are not read. First unused bit index is 0. 
RTL Name 'dpc4', Hierarchy 'Lextender', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 772.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'eimm32' are not read. First unused bit index is 0. 
RTL Name 'eimm32', Hierarchy 'Alumux1', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 833.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 42.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'r' are not read. First unused bit index is 0. 
RTL Name 'r', Hierarchy 'EXEMEM_Pipeline', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 658.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for aluc_reg. 
RTL Name 'aluc_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 237.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for aluimm_reg. 
RTL Name 'aluimm_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 251.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for i_rs_reg. 
RTL Name 'i_rs_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 222.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for i_rt_reg. 
RTL Name 'i_rt_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 223.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for jal_reg. 
RTL Name 'jal_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 243.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for m2reg_reg. 
RTL Name 'm2reg_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 235.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for npc_reg. 
RTL Name 'npc_reg', Hierarchy 'npcModule', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 134.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for pcsrc_reg. 
RTL Name 'pcsrc_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 244.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 638.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for regrt_reg. 
RTL Name 'regrt_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 252.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sext_reg. 
RTL Name 'sext_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 330.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 236.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 234.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 241.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ControlUnit', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 245.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v', Line 637.
INFO: [Synth 37-85] Total of 23 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.090 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2611.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2611.090 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Datapath
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2997.785 ; gain = 130.688
---------------------------------------------------------------------------------
WARNING: [Synth 8-9694] invalid size of integer constant literal [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:721]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:884]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:41]
INFO: [Synth 8-6157] synthesizing module 'PcAdder' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:94]
INFO: [Synth 8-6155] done synthesizing module 'PcAdder' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:94]
INFO: [Synth 8-6157] synthesizing module 'IFIDPipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:106]
INFO: [Synth 8-6155] done synthesizing module 'IFIDPipeline' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:106]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:148]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:245]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:241]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:148]
INFO: [Synth 8-6157] synthesizing module 'RegrtMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:503]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMux' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:503]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:518]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:518]
INFO: [Synth 8-6157] synthesizing module 'ImmExt' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:551]
INFO: [Synth 8-6155] done synthesizing module 'ImmExt' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:551]
INFO: [Synth 8-6157] synthesizing module 'fwdbMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:473]
INFO: [Synth 8-6155] done synthesizing module 'fwdbMux' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:473]
INFO: [Synth 8-6157] synthesizing module 'fwdaMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:442]
INFO: [Synth 8-6155] done synthesizing module 'fwdaMux' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:442]
INFO: [Synth 8-6157] synthesizing module 'IDEXEPipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:567]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEPipeline' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:567]
INFO: [Synth 8-6157] synthesizing module 'ALU_Mux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:613]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Mux' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:613]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:629]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:637]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:629]
INFO: [Synth 8-6157] synthesizing module 'EXEMEM_Pipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:652]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEM_Pipeline' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:652]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:680]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:720]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:680]
INFO: [Synth 8-6157] synthesizing module 'MEMWB_Pipeline' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:729]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB_Pipeline' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:729]
INFO: [Synth 8-6157] synthesizing module 'WriteBackMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:753]
INFO: [Synth 8-6155] done synthesizing module 'WriteBackMux' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:753]
INFO: [Synth 8-6157] synthesizing module 'npcModule' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:123]
INFO: [Synth 8-6155] done synthesizing module 'npcModule' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:123]
INFO: [Synth 8-6157] synthesizing module 'Lextender' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:770]
INFO: [Synth 8-6155] done synthesizing module 'Lextender' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:770]
INFO: [Synth 8-6157] synthesizing module 'Rextender' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:781]
INFO: [Synth 8-6155] done synthesizing module 'Rextender' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:781]
INFO: [Synth 8-6157] synthesizing module 'bpcadd' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:792]
INFO: [Synth 8-6155] done synthesizing module 'bpcadd' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:792]
INFO: [Synth 8-6157] synthesizing module 'equal' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:804]
INFO: [Synth 8-6155] done synthesizing module 'equal' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:804]
INFO: [Synth 8-6157] synthesizing module 'exeadd' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:821]
INFO: [Synth 8-6155] done synthesizing module 'exeadd' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:821]
INFO: [Synth 8-6157] synthesizing module 'Alumux1' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:831]
INFO: [Synth 8-6155] done synthesizing module 'Alumux1' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:831]
INFO: [Synth 8-6157] synthesizing module 'jalf' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:865]
INFO: [Synth 8-6155] done synthesizing module 'jalf' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:865]
INFO: [Synth 8-6157] synthesizing module 'jalMux' [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:848]
INFO: [Synth 8-6155] done synthesizing module 'jalMux' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:848]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/rayan/Desktop/Final_Project_ExtraCredit/Final_Project.srcs/sources_1/new/CPU.v:884]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.746 ; gain = 241.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3132.637 ; gain = 265.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3132.637 ; gain = 265.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3132.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.566 ; gain = 394.469
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.566 ; gain = 394.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  1 00:03:22 2024...
