
ER_Angle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f54  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08008138  08008138  00018138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008584  08008584  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08008584  08008584  00018584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800858c  0800858c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800858c  0800858c  0001858c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008590  08008590  00018590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08008594  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001f4  08008788  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  08008788  000203c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013861  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002493  00000000  00000000  00033a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  00035f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc8  00000000  00000000  00036fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f09c  00000000  00000000  00037f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012524  00000000  00000000  0005701c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8019  00000000  00000000  00069540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00131559  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005808  00000000  00000000  001315ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800811c 	.word	0x0800811c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f8 	.word	0x200001f8
 800021c:	0800811c 	.word	0x0800811c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <__io_putchar>:
float ki = 50;

float fil = 0.2;

//UART
int __io_putchar(int ch) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);
 8000fa4:	1d39      	adds	r1, r7, #4
 8000fa6:	2364      	movs	r3, #100	; 0x64
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4804      	ldr	r0, [pc, #16]	; (8000fbc <__io_putchar+0x20>)
 8000fac:	f003 fbfa 	bl	80047a4 <HAL_UART_Transmit>
    return ch;
 8000fb0:	687b      	ldr	r3, [r7, #4]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200002f4 	.word	0x200002f4

08000fc0 <read_encoder_value>:

//Read encoder
int16_t read_encoder_value(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
  uint16_t enc_buff = TIM1->CNT;
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <read_encoder_value+0x30>)
 8000fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fca:	80fb      	strh	r3, [r7, #6]
  TIM1->CNT = 0;
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <read_encoder_value+0x30>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	625a      	str	r2, [r3, #36]	; 0x24
  if (enc_buff > 32767)
 8000fd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	da02      	bge.n	8000fe0 <read_encoder_value+0x20>
  {
    return (int16_t)enc_buff;
 8000fda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fde:	e001      	b.n	8000fe4 <read_encoder_value+0x24>
  }
  else
  {
    return (int16_t)enc_buff;
 8000fe0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
  }
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	40012c00 	.word	0x40012c00
 8000ff4:	00000000 	.word	0x00000000

08000ff8 <HAL_TIM_PeriodElapsedCallback>:

//timer control
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
    if (htim == &htim6){
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a7d      	ldr	r2, [pc, #500]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001004:	4293      	cmp	r3, r2
 8001006:	f040 80ee 	bne.w	80011e6 <HAL_TIM_PeriodElapsedCallback+0x1ee>
    	if(setup_flag){
 800100a:	4b7c      	ldr	r3, [pc, #496]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x204>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d025      	beq.n	800105e <HAL_TIM_PeriodElapsedCallback+0x66>
    		//setup mode-------------------------------------------
    		if(end_setup_flag){
 8001012:	4b7b      	ldr	r3, [pc, #492]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d013      	beq.n	8001042 <HAL_TIM_PeriodElapsedCallback+0x4a>
    			//stop and end setup-------------------------------
    			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,0);
 800101a:	2200      	movs	r2, #0
 800101c:	2110      	movs	r1, #16
 800101e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001022:	f001 f8f9 	bl	8002218 <HAL_GPIO_WritePin>
    			pwm = 980;
 8001026:	4b77      	ldr	r3, [pc, #476]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001028:	f44f 7275 	mov.w	r2, #980	; 0x3d4
 800102c:	601a      	str	r2, [r3, #0]
    			move_flag = 1;
 800102e:	4b76      	ldr	r3, [pc, #472]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001030:	2201      	movs	r2, #1
 8001032:	601a      	str	r2, [r3, #0]
    			setup_flag = 0;
 8001034:	4b71      	ldr	r3, [pc, #452]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
    			printf("stop! end setup\r\n");
 800103a:	4874      	ldr	r0, [pc, #464]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x214>)
 800103c:	f004 feee 	bl	8005e1c <puts>
    		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,0);
    		pwm = 980;
    		printf("no data\r\n");
    	}
    }
}
 8001040:	e0d1      	b.n	80011e6 <HAL_TIM_PeriodElapsedCallback+0x1ee>
    			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,0);
 8001042:	2200      	movs	r2, #0
 8001044:	2110      	movs	r1, #16
 8001046:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800104a:	f001 f8e5 	bl	8002218 <HAL_GPIO_WritePin>
    			pwm = 700;
 800104e:	4b6d      	ldr	r3, [pc, #436]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001050:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8001054:	601a      	str	r2, [r3, #0]
    			printf("setup now\r\n");
 8001056:	486e      	ldr	r0, [pc, #440]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001058:	f004 fee0 	bl	8005e1c <puts>
}
 800105c:	e0c3      	b.n	80011e6 <HAL_TIM_PeriodElapsedCallback+0x1ee>
    	}else if(move_flag){
 800105e:	4b6a      	ldr	r3, [pc, #424]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	f000 80b2 	beq.w	80011cc <HAL_TIM_PeriodElapsedCallback+0x1d4>
    		x -= gain*read_encoder_value();			//get x
 8001068:	f7ff ffaa 	bl	8000fc0 <read_encoder_value>
 800106c:	4603      	mov	r3, r0
 800106e:	ee07 3a90 	vmov	s15, r3
 8001072:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001076:	4b67      	ldr	r3, [pc, #412]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001078:	edd3 7a00 	vldr	s15, [r3]
 800107c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001080:	4b65      	ldr	r3, [pc, #404]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001082:	ed93 7a00 	vldr	s14, [r3]
 8001086:	ee77 7a67 	vsub.f32	s15, s14, s15
 800108a:	4b63      	ldr	r3, [pc, #396]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800108c:	edc3 7a00 	vstr	s15, [r3]
    		e = x_ref - x;							//calculate error
 8001090:	4b62      	ldr	r3, [pc, #392]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001092:	ed93 7a00 	vldr	s14, [r3]
 8001096:	4b60      	ldr	r3, [pc, #384]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010a0:	4b5f      	ldr	r3, [pc, #380]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80010a2:	edc3 7a00 	vstr	s15, [r3]
    		x_dif += fil*((x - x_last) - x_dif);	//calculate x_diff
 80010a6:	4b5c      	ldr	r3, [pc, #368]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80010a8:	ed93 7a00 	vldr	s14, [r3]
 80010ac:	4b5d      	ldr	r3, [pc, #372]	; (8001224 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80010ae:	edd3 7a00 	vldr	s15, [r3]
 80010b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010b6:	4b5c      	ldr	r3, [pc, #368]	; (8001228 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80010b8:	edd3 7a00 	vldr	s15, [r3]
 80010bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010c0:	4b5a      	ldr	r3, [pc, #360]	; (800122c <HAL_TIM_PeriodElapsedCallback+0x234>)
 80010c2:	edd3 7a00 	vldr	s15, [r3]
 80010c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ca:	4b57      	ldr	r3, [pc, #348]	; (8001228 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d4:	4b54      	ldr	r3, [pc, #336]	; (8001228 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80010d6:	edc3 7a00 	vstr	s15, [r3]
    		if(pwm > 600){
 80010da:	4b4a      	ldr	r3, [pc, #296]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80010e2:	dd1f      	ble.n	8001124 <HAL_TIM_PeriodElapsedCallback+0x12c>
    			e_int += 0.01*e;					//calculate x_int
 80010e4:	4b52      	ldr	r3, [pc, #328]	; (8001230 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fa55 	bl	8000598 <__aeabi_f2d>
 80010ee:	4604      	mov	r4, r0
 80010f0:	460d      	mov	r5, r1
 80010f2:	4b4b      	ldr	r3, [pc, #300]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fa4e 	bl	8000598 <__aeabi_f2d>
 80010fc:	a33c      	add	r3, pc, #240	; (adr r3, 80011f0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80010fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001102:	f7ff faa1 	bl	8000648 <__aeabi_dmul>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	4620      	mov	r0, r4
 800110c:	4629      	mov	r1, r5
 800110e:	f7ff f8e5 	bl	80002dc <__adddf3>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4610      	mov	r0, r2
 8001118:	4619      	mov	r1, r3
 800111a:	f7ff fd6d 	bl	8000bf8 <__aeabi_d2f>
 800111e:	4603      	mov	r3, r0
 8001120:	4a43      	ldr	r2, [pc, #268]	; (8001230 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8001122:	6013      	str	r3, [r2, #0]
    		pwm = kp*e + ki*e_int - kd*x_dif;								//calculate pwm
 8001124:	4b43      	ldr	r3, [pc, #268]	; (8001234 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8001126:	ed93 7a00 	vldr	s14, [r3]
 800112a:	4b3d      	ldr	r3, [pc, #244]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800112c:	edd3 7a00 	vldr	s15, [r3]
 8001130:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001134:	4b40      	ldr	r3, [pc, #256]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001136:	edd3 6a00 	vldr	s13, [r3]
 800113a:	4b3d      	ldr	r3, [pc, #244]	; (8001230 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800113c:	edd3 7a00 	vldr	s15, [r3]
 8001140:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001144:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001148:	4b3c      	ldr	r3, [pc, #240]	; (800123c <HAL_TIM_PeriodElapsedCallback+0x244>)
 800114a:	edd3 6a00 	vldr	s13, [r3]
 800114e:	4b36      	ldr	r3, [pc, #216]	; (8001228 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8001150:	edd3 7a00 	vldr	s15, [r3]
 8001154:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800115c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001160:	ee17 2a90 	vmov	r2, s15
 8001164:	4b27      	ldr	r3, [pc, #156]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001166:	601a      	str	r2, [r3, #0]
    		if(pwm > 0){
 8001168:	4b26      	ldr	r3, [pc, #152]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	dd06      	ble.n	800117e <HAL_TIM_PeriodElapsedCallback+0x186>
    			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,1);
 8001170:	2201      	movs	r2, #1
 8001172:	2110      	movs	r1, #16
 8001174:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001178:	f001 f84e 	bl	8002218 <HAL_GPIO_WritePin>
 800117c:	e005      	b.n	800118a <HAL_TIM_PeriodElapsedCallback+0x192>
    			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,0);
 800117e:	2200      	movs	r2, #0
 8001180:	2110      	movs	r1, #16
 8001182:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001186:	f001 f847 	bl	8002218 <HAL_GPIO_WritePin>
    		pwm = abs(pwm);
 800118a:	4b1e      	ldr	r3, [pc, #120]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	bfb8      	it	lt
 8001192:	425b      	neglt	r3, r3
 8001194:	4a1b      	ldr	r2, [pc, #108]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8001196:	6013      	str	r3, [r2, #0]
    		if(pwm > 980){
 8001198:	4b1a      	ldr	r3, [pc, #104]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f5b3 7f75 	cmp.w	r3, #980	; 0x3d4
 80011a0:	dd03      	ble.n	80011aa <HAL_TIM_PeriodElapsedCallback+0x1b2>
    			pwm = 980;
 80011a2:	4b18      	ldr	r3, [pc, #96]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80011a4:	f44f 7275 	mov.w	r2, #980	; 0x3d4
 80011a8:	601a      	str	r2, [r3, #0]
    		printf("%.3f\r\n",x);		//print x
 80011aa:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f9f2 	bl	8000598 <__aeabi_f2d>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4821      	ldr	r0, [pc, #132]	; (8001240 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80011ba:	f004 fda9 	bl	8005d10 <iprintf>
    		pwm = 1000 - pwm;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80011c6:	4a0f      	ldr	r2, [pc, #60]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80011c8:	6013      	str	r3, [r2, #0]
}
 80011ca:	e00c      	b.n	80011e6 <HAL_TIM_PeriodElapsedCallback+0x1ee>
    		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4,0);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2110      	movs	r1, #16
 80011d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d4:	f001 f820 	bl	8002218 <HAL_GPIO_WritePin>
    		pwm = 980;
 80011d8:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80011da:	f44f 7275 	mov.w	r2, #980	; 0x3d4
 80011de:	601a      	str	r2, [r3, #0]
    		printf("no data\r\n");
 80011e0:	4818      	ldr	r0, [pc, #96]	; (8001244 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80011e2:	f004 fe1b 	bl	8005e1c <puts>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bdb0      	pop	{r4, r5, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	47ae147b 	.word	0x47ae147b
 80011f4:	3f847ae1 	.word	0x3f847ae1
 80011f8:	200002a8 	.word	0x200002a8
 80011fc:	20000000 	.word	0x20000000
 8001200:	20000384 	.word	0x20000384
 8001204:	2000038c 	.word	0x2000038c
 8001208:	20000388 	.word	0x20000388
 800120c:	08008138 	.word	0x08008138
 8001210:	0800814c 	.word	0x0800814c
 8001214:	20000008 	.word	0x20000008
 8001218:	20000390 	.word	0x20000390
 800121c:	20000004 	.word	0x20000004
 8001220:	2000039c 	.word	0x2000039c
 8001224:	20000394 	.word	0x20000394
 8001228:	20000398 	.word	0x20000398
 800122c:	20000014 	.word	0x20000014
 8001230:	200003a0 	.word	0x200003a0
 8001234:	2000000c 	.word	0x2000000c
 8001238:	20000010 	.word	0x20000010
 800123c:	200003a4 	.word	0x200003a4
 8001240:	08008158 	.word	0x08008158
 8001244:	08008160 	.word	0x08008160

08001248 <HAL_GPIO_EXTI_Callback>:

//switch(continue setup or end it)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1) {
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	2b02      	cmp	r3, #2
 8001256:	d102      	bne.n	800125e <HAL_GPIO_EXTI_Callback+0x16>
	  end_setup_flag = 1;
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <HAL_GPIO_EXTI_Callback+0x24>)
 800125a:	2201      	movs	r2, #1
 800125c:	601a      	str	r2, [r3, #0]
  }
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	20000384 	.word	0x20000384

08001270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001274:	f000 fccd 	bl	8001c12 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001278:	f000 f82c 	bl	80012d4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800127c:	f000 f9ac 	bl	80015d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001280:	f000 f95e 	bl	8001540 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001284:	f000 f872 	bl	800136c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001288:	f000 f8ca 	bl	8001420 <MX_TIM2_Init>
  MX_TIM6_Init();
 800128c:	f000 f922 	bl	80014d4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start( &htim1, TIM_CHANNEL_ALL );
 8001290:	213c      	movs	r1, #60	; 0x3c
 8001292:	480b      	ldr	r0, [pc, #44]	; (80012c0 <main+0x50>)
 8001294:	f002 fa78 	bl	8003788 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8001298:	2100      	movs	r1, #0
 800129a:	480a      	ldr	r0, [pc, #40]	; (80012c4 <main+0x54>)
 800129c:	f002 f8ce 	bl	800343c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 80012a0:	4809      	ldr	r0, [pc, #36]	; (80012c8 <main+0x58>)
 80012a2:	f002 f809 	bl	80032b8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setbuf(stdout, NULL);
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <main+0x5c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f004 fdbc 	bl	8005e2c <setbuf>
  while (1)
  {
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm);
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <main+0x60>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b02      	ldr	r3, [pc, #8]	; (80012c4 <main+0x54>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	635a      	str	r2, [r3, #52]	; 0x34
 80012be:	e7f9      	b.n	80012b4 <main+0x44>
 80012c0:	20000210 	.word	0x20000210
 80012c4:	2000025c 	.word	0x2000025c
 80012c8:	200002a8 	.word	0x200002a8
 80012cc:	20000024 	.word	0x20000024
 80012d0:	2000038c 	.word	0x2000038c

080012d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b094      	sub	sp, #80	; 0x50
 80012d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012da:	f107 0318 	add.w	r3, r7, #24
 80012de:	2238      	movs	r2, #56	; 0x38
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f004 f8a2 	bl	800542c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012fa:	f000 ffbd 	bl	8002278 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012fe:	2302      	movs	r3, #2
 8001300:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001302:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001308:	2340      	movs	r3, #64	; 0x40
 800130a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800130c:	2302      	movs	r3, #2
 800130e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001310:	2302      	movs	r3, #2
 8001312:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001314:	2301      	movs	r3, #1
 8001316:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001318:	230a      	movs	r3, #10
 800131a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800131c:	2302      	movs	r3, #2
 800131e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001320:	2302      	movs	r3, #2
 8001322:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001324:	2302      	movs	r3, #2
 8001326:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001328:	f107 0318 	add.w	r3, r7, #24
 800132c:	4618      	mov	r0, r3
 800132e:	f001 f847 	bl	80023c0 <HAL_RCC_OscConfig>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001338:	f000 f9ba 	bl	80016b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133c:	230f      	movs	r3, #15
 800133e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001340:	2303      	movs	r3, #3
 8001342:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001350:	1d3b      	adds	r3, r7, #4
 8001352:	2102      	movs	r1, #2
 8001354:	4618      	mov	r0, r3
 8001356:	f001 fb4b 	bl	80029f0 <HAL_RCC_ClockConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001360:	f000 f9a6 	bl	80016b0 <Error_Handler>
  }
}
 8001364:	bf00      	nop
 8001366:	3750      	adds	r7, #80	; 0x50
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08c      	sub	sp, #48	; 0x30
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	2224      	movs	r2, #36	; 0x24
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f004 f856 	bl	800542c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001380:	463b      	mov	r3, r7
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800138a:	4b23      	ldr	r3, [pc, #140]	; (8001418 <MX_TIM1_Init+0xac>)
 800138c:	4a23      	ldr	r2, [pc, #140]	; (800141c <MX_TIM1_Init+0xb0>)
 800138e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001390:	4b21      	ldr	r3, [pc, #132]	; (8001418 <MX_TIM1_Init+0xac>)
 8001392:	2200      	movs	r2, #0
 8001394:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001396:	4b20      	ldr	r3, [pc, #128]	; (8001418 <MX_TIM1_Init+0xac>)
 8001398:	2200      	movs	r2, #0
 800139a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800139c:	4b1e      	ldr	r3, [pc, #120]	; (8001418 <MX_TIM1_Init+0xac>)
 800139e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013a2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a4:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <MX_TIM1_Init+0xac>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013aa:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <MX_TIM1_Init+0xac>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b0:	4b19      	ldr	r3, [pc, #100]	; (8001418 <MX_TIM1_Init+0xac>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80013b6:	2303      	movs	r3, #3
 80013b8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013be:	2301      	movs	r3, #1
 80013c0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013ca:	2300      	movs	r3, #0
 80013cc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013ce:	2301      	movs	r3, #1
 80013d0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013d2:	2300      	movs	r3, #0
 80013d4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	4619      	mov	r1, r3
 80013e0:	480d      	ldr	r0, [pc, #52]	; (8001418 <MX_TIM1_Init+0xac>)
 80013e2:	f002 f92b 	bl	800363c <HAL_TIM_Encoder_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80013ec:	f000 f960 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f0:	2300      	movs	r3, #0
 80013f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013f4:	2300      	movs	r3, #0
 80013f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013fc:	463b      	mov	r3, r7
 80013fe:	4619      	mov	r1, r3
 8001400:	4805      	ldr	r0, [pc, #20]	; (8001418 <MX_TIM1_Init+0xac>)
 8001402:	f003 f8b7 	bl	8004574 <HAL_TIMEx_MasterConfigSynchronization>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800140c:	f000 f950 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	3730      	adds	r7, #48	; 0x30
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000210 	.word	0x20000210
 800141c:	40012c00 	.word	0x40012c00

08001420 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001426:	f107 031c 	add.w	r3, r7, #28
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001432:	463b      	mov	r3, r7
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]
 8001440:	615a      	str	r2, [r3, #20]
 8001442:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001444:	4b22      	ldr	r3, [pc, #136]	; (80014d0 <MX_TIM2_Init+0xb0>)
 8001446:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800144a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 800144c:	4b20      	ldr	r3, [pc, #128]	; (80014d0 <MX_TIM2_Init+0xb0>)
 800144e:	2207      	movs	r2, #7
 8001450:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001452:	4b1f      	ldr	r3, [pc, #124]	; (80014d0 <MX_TIM2_Init+0xb0>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001458:	4b1d      	ldr	r3, [pc, #116]	; (80014d0 <MX_TIM2_Init+0xb0>)
 800145a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800145e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001460:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <MX_TIM2_Init+0xb0>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001466:	4b1a      	ldr	r3, [pc, #104]	; (80014d0 <MX_TIM2_Init+0xb0>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800146c:	4818      	ldr	r0, [pc, #96]	; (80014d0 <MX_TIM2_Init+0xb0>)
 800146e:	f001 ff8d 	bl	800338c <HAL_TIM_PWM_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001478:	f000 f91a 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001484:	f107 031c 	add.w	r3, r7, #28
 8001488:	4619      	mov	r1, r3
 800148a:	4811      	ldr	r0, [pc, #68]	; (80014d0 <MX_TIM2_Init+0xb0>)
 800148c:	f003 f872 	bl	8004574 <HAL_TIMEx_MasterConfigSynchronization>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001496:	f000 f90b 	bl	80016b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800149a:	2360      	movs	r3, #96	; 0x60
 800149c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a2:	2300      	movs	r3, #0
 80014a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014aa:	463b      	mov	r3, r7
 80014ac:	2200      	movs	r2, #0
 80014ae:	4619      	mov	r1, r3
 80014b0:	4807      	ldr	r0, [pc, #28]	; (80014d0 <MX_TIM2_Init+0xb0>)
 80014b2:	f002 fb77 	bl	8003ba4 <HAL_TIM_PWM_ConfigChannel>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80014bc:	f000 f8f8 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014c0:	4803      	ldr	r0, [pc, #12]	; (80014d0 <MX_TIM2_Init+0xb0>)
 80014c2:	f000 f9d3 	bl	800186c <HAL_TIM_MspPostInit>

}
 80014c6:	bf00      	nop
 80014c8:	3728      	adds	r7, #40	; 0x28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	2000025c 	.word	0x2000025c

080014d4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80014e4:	4b14      	ldr	r3, [pc, #80]	; (8001538 <MX_TIM6_Init+0x64>)
 80014e6:	4a15      	ldr	r2, [pc, #84]	; (800153c <MX_TIM6_Init+0x68>)
 80014e8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 159;
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <MX_TIM6_Init+0x64>)
 80014ec:	229f      	movs	r2, #159	; 0x9f
 80014ee:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <MX_TIM6_Init+0x64>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80014f6:	4b10      	ldr	r3, [pc, #64]	; (8001538 <MX_TIM6_Init+0x64>)
 80014f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014fc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <MX_TIM6_Init+0x64>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001504:	480c      	ldr	r0, [pc, #48]	; (8001538 <MX_TIM6_Init+0x64>)
 8001506:	f001 fe7f 	bl	8003208 <HAL_TIM_Base_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001510:	f000 f8ce 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001514:	2300      	movs	r3, #0
 8001516:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	4619      	mov	r1, r3
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <MX_TIM6_Init+0x64>)
 8001522:	f003 f827 	bl	8004574 <HAL_TIMEx_MasterConfigSynchronization>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800152c:	f000 f8c0 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001530:	bf00      	nop
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	200002a8 	.word	0x200002a8
 800153c:	40001000 	.word	0x40001000

08001540 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001544:	4b22      	ldr	r3, [pc, #136]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 8001546:	4a23      	ldr	r2, [pc, #140]	; (80015d4 <MX_USART2_UART_Init+0x94>)
 8001548:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800154a:	4b21      	ldr	r3, [pc, #132]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 800154c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001550:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001552:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001558:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800155e:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 8001560:	2200      	movs	r2, #0
 8001562:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001564:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 8001566:	220c      	movs	r2, #12
 8001568:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156a:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001570:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 8001572:	2200      	movs	r2, #0
 8001574:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800157c:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 8001584:	2200      	movs	r2, #0
 8001586:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001588:	4811      	ldr	r0, [pc, #68]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 800158a:	f003 f8bb 	bl	8004704 <HAL_UART_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001594:	f000 f88c 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001598:	2100      	movs	r1, #0
 800159a:	480d      	ldr	r0, [pc, #52]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 800159c:	f003 fe52 	bl	8005244 <HAL_UARTEx_SetTxFifoThreshold>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80015a6:	f000 f883 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015aa:	2100      	movs	r1, #0
 80015ac:	4808      	ldr	r0, [pc, #32]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 80015ae:	f003 fe87 	bl	80052c0 <HAL_UARTEx_SetRxFifoThreshold>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80015b8:	f000 f87a 	bl	80016b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <MX_USART2_UART_Init+0x90>)
 80015be:	f003 fe08 	bl	80051d2 <HAL_UARTEx_DisableFifoMode>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80015c8:	f000 f872 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	200002f4 	.word	0x200002f4
 80015d4:	40004400 	.word	0x40004400

080015d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015de:	f107 030c 	add.w	r3, r7, #12
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <MX_GPIO_Init+0xd0>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f2:	4a2d      	ldr	r2, [pc, #180]	; (80016a8 <MX_GPIO_Init+0xd0>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015fa:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <MX_GPIO_Init+0xd0>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001606:	4b28      	ldr	r3, [pc, #160]	; (80016a8 <MX_GPIO_Init+0xd0>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160a:	4a27      	ldr	r2, [pc, #156]	; (80016a8 <MX_GPIO_Init+0xd0>)
 800160c:	f043 0302 	orr.w	r3, r3, #2
 8001610:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001612:	4b25      	ldr	r3, [pc, #148]	; (80016a8 <MX_GPIO_Init+0xd0>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800161e:	2200      	movs	r2, #0
 8001620:	2110      	movs	r1, #16
 8001622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001626:	f000 fdf7 	bl	8002218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800162a:	2200      	movs	r2, #0
 800162c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001630:	481e      	ldr	r0, [pc, #120]	; (80016ac <MX_GPIO_Init+0xd4>)
 8001632:	f000 fdf1 	bl	8002218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001636:	2302      	movs	r3, #2
 8001638:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800163a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800163e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001640:	2302      	movs	r3, #2
 8001642:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001644:	f107 030c 	add.w	r3, r7, #12
 8001648:	4619      	mov	r1, r3
 800164a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164e:	f000 fc61 	bl	8001f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001652:	2310      	movs	r3, #16
 8001654:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	2301      	movs	r3, #1
 8001658:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 030c 	add.w	r3, r7, #12
 8001666:	4619      	mov	r1, r3
 8001668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800166c:	f000 fc52 	bl	8001f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001670:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001674:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 030c 	add.w	r3, r7, #12
 8001686:	4619      	mov	r1, r3
 8001688:	4808      	ldr	r0, [pc, #32]	; (80016ac <MX_GPIO_Init+0xd4>)
 800168a:	f000 fc43 	bl	8001f14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2100      	movs	r1, #0
 8001692:	2007      	movs	r0, #7
 8001694:	f000 fc09 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001698:	2007      	movs	r0, #7
 800169a:	f000 fc20 	bl	8001ede <HAL_NVIC_EnableIRQ>

}
 800169e:	bf00      	nop
 80016a0:	3720      	adds	r7, #32
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40021000 	.word	0x40021000
 80016ac:	48000400 	.word	0x48000400

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b4:	b672      	cpsid	i
}
 80016b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b8:	e7fe      	b.n	80016b8 <Error_Handler+0x8>
	...

080016bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <HAL_MspInit+0x44>)
 80016c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c6:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <HAL_MspInit+0x44>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6613      	str	r3, [r2, #96]	; 0x60
 80016ce:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <HAL_MspInit+0x44>)
 80016d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_MspInit+0x44>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016de:	4a08      	ldr	r2, [pc, #32]	; (8001700 <HAL_MspInit+0x44>)
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e4:	6593      	str	r3, [r2, #88]	; 0x58
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_MspInit+0x44>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000

08001704 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	; 0x28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a18      	ldr	r2, [pc, #96]	; (8001784 <HAL_TIM_Encoder_MspInit+0x80>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d129      	bne.n	800177a <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001726:	4b18      	ldr	r3, [pc, #96]	; (8001788 <HAL_TIM_Encoder_MspInit+0x84>)
 8001728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800172a:	4a17      	ldr	r2, [pc, #92]	; (8001788 <HAL_TIM_Encoder_MspInit+0x84>)
 800172c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001730:	6613      	str	r3, [r2, #96]	; 0x60
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <HAL_TIM_Encoder_MspInit+0x84>)
 8001734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001736:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	4b12      	ldr	r3, [pc, #72]	; (8001788 <HAL_TIM_Encoder_MspInit+0x84>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001742:	4a11      	ldr	r2, [pc, #68]	; (8001788 <HAL_TIM_Encoder_MspInit+0x84>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800174a:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <HAL_TIM_Encoder_MspInit+0x84>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001756:	f44f 7340 	mov.w	r3, #768	; 0x300
 800175a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001768:	2306      	movs	r3, #6
 800176a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001776:	f000 fbcd 	bl	8001f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800177a:	bf00      	nop
 800177c:	3728      	adds	r7, #40	; 0x28
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40012c00 	.word	0x40012c00
 8001788:	40021000 	.word	0x40021000

0800178c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	; 0x28
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017ac:	d12f      	bne.n	800180e <HAL_TIM_PWM_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ae:	4b1a      	ldr	r3, [pc, #104]	; (8001818 <HAL_TIM_PWM_MspInit+0x8c>)
 80017b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b2:	4a19      	ldr	r2, [pc, #100]	; (8001818 <HAL_TIM_PWM_MspInit+0x8c>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6593      	str	r3, [r2, #88]	; 0x58
 80017ba:	4b17      	ldr	r3, [pc, #92]	; (8001818 <HAL_TIM_PWM_MspInit+0x8c>)
 80017bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	4b14      	ldr	r3, [pc, #80]	; (8001818 <HAL_TIM_PWM_MspInit+0x8c>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ca:	4a13      	ldr	r2, [pc, #76]	; (8001818 <HAL_TIM_PWM_MspInit+0x8c>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017d2:	4b11      	ldr	r3, [pc, #68]	; (8001818 <HAL_TIM_PWM_MspInit+0x8c>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017de:	2308      	movs	r3, #8
 80017e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ea:	2300      	movs	r3, #0
 80017ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017ee:	2301      	movs	r3, #1
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	f107 0314 	add.w	r3, r7, #20
 80017f6:	4619      	mov	r1, r3
 80017f8:	4808      	ldr	r0, [pc, #32]	; (800181c <HAL_TIM_PWM_MspInit+0x90>)
 80017fa:	f000 fb8b 	bl	8001f14 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017fe:	2200      	movs	r2, #0
 8001800:	2100      	movs	r1, #0
 8001802:	201c      	movs	r0, #28
 8001804:	f000 fb51 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001808:	201c      	movs	r0, #28
 800180a:	f000 fb68 	bl	8001ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800180e:	bf00      	nop
 8001810:	3728      	adds	r7, #40	; 0x28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40021000 	.word	0x40021000
 800181c:	48000400 	.word	0x48000400

08001820 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0d      	ldr	r2, [pc, #52]	; (8001864 <HAL_TIM_Base_MspInit+0x44>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d113      	bne.n	800185a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001832:	4b0d      	ldr	r3, [pc, #52]	; (8001868 <HAL_TIM_Base_MspInit+0x48>)
 8001834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001836:	4a0c      	ldr	r2, [pc, #48]	; (8001868 <HAL_TIM_Base_MspInit+0x48>)
 8001838:	f043 0310 	orr.w	r3, r3, #16
 800183c:	6593      	str	r3, [r2, #88]	; 0x58
 800183e:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <HAL_TIM_Base_MspInit+0x48>)
 8001840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001842:	f003 0310 	and.w	r3, r3, #16
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2100      	movs	r1, #0
 800184e:	2036      	movs	r0, #54	; 0x36
 8001850:	f000 fb2b 	bl	8001eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001854:	2036      	movs	r0, #54	; 0x36
 8001856:	f000 fb42 	bl	8001ede <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40001000 	.word	0x40001000
 8001868:	40021000 	.word	0x40021000

0800186c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 030c 	add.w	r3, r7, #12
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800188c:	d11c      	bne.n	80018c8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188e:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <HAL_TIM_MspPostInit+0x64>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	4a0f      	ldr	r2, [pc, #60]	; (80018d0 <HAL_TIM_MspPostInit+0x64>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800189a:	4b0d      	ldr	r3, [pc, #52]	; (80018d0 <HAL_TIM_MspPostInit+0x64>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018a6:	2301      	movs	r3, #1
 80018a8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80018b6:	2301      	movs	r3, #1
 80018b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4619      	mov	r1, r3
 80018c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c4:	f000 fb26 	bl	8001f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80018c8:	bf00      	nop
 80018ca:	3720      	adds	r7, #32
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40021000 	.word	0x40021000

080018d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b09a      	sub	sp, #104	; 0x68
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	2244      	movs	r2, #68	; 0x44
 80018f2:	2100      	movs	r1, #0
 80018f4:	4618      	mov	r0, r3
 80018f6:	f003 fd99 	bl	800542c <memset>
  if(huart->Instance==USART2)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a1f      	ldr	r2, [pc, #124]	; (800197c <HAL_UART_MspInit+0xa8>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d136      	bne.n	8001972 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001904:	2302      	movs	r3, #2
 8001906:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001908:	2300      	movs	r3, #0
 800190a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	4618      	mov	r0, r3
 8001912:	f001 fa89 	bl	8002e28 <HAL_RCCEx_PeriphCLKConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800191c:	f7ff fec8 	bl	80016b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001920:	4b17      	ldr	r3, [pc, #92]	; (8001980 <HAL_UART_MspInit+0xac>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001924:	4a16      	ldr	r2, [pc, #88]	; (8001980 <HAL_UART_MspInit+0xac>)
 8001926:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800192a:	6593      	str	r3, [r2, #88]	; 0x58
 800192c:	4b14      	ldr	r3, [pc, #80]	; (8001980 <HAL_UART_MspInit+0xac>)
 800192e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <HAL_UART_MspInit+0xac>)
 800193a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800193c:	4a10      	ldr	r2, [pc, #64]	; (8001980 <HAL_UART_MspInit+0xac>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001944:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <HAL_UART_MspInit+0xac>)
 8001946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001950:	230c      	movs	r3, #12
 8001952:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001954:	2302      	movs	r3, #2
 8001956:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195c:	2300      	movs	r3, #0
 800195e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001960:	2307      	movs	r3, #7
 8001962:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001964:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001968:	4619      	mov	r1, r3
 800196a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800196e:	f000 fad1 	bl	8001f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001972:	bf00      	nop
 8001974:	3768      	adds	r7, #104	; 0x68
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40004400 	.word	0x40004400
 8001980:	40021000 	.word	0x40021000

08001984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001988:	e7fe      	b.n	8001988 <NMI_Handler+0x4>

0800198a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800198e:	e7fe      	b.n	800198e <HardFault_Handler+0x4>

08001990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001994:	e7fe      	b.n	8001994 <MemManage_Handler+0x4>

08001996 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199a:	e7fe      	b.n	800199a <BusFault_Handler+0x4>

0800199c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <UsageFault_Handler+0x4>

080019a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d0:	f000 f972 	bl	8001cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80019dc:	2002      	movs	r0, #2
 80019de:	f000 fc33 	bl	8002248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <TIM2_IRQHandler+0x10>)
 80019ee:	f001 ff59 	bl	80038a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	2000025c 	.word	0x2000025c

080019fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a00:	4802      	ldr	r0, [pc, #8]	; (8001a0c <TIM6_DAC_IRQHandler+0x10>)
 8001a02:	f001 ff4f 	bl	80038a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200002a8 	.word	0x200002a8

08001a10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
	return 1;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <_kill>:

int _kill(int pid, int sig)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a2a:	f003 fcd5 	bl	80053d8 <__errno>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2216      	movs	r2, #22
 8001a32:	601a      	str	r2, [r3, #0]
	return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_exit>:

void _exit (int status)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ffe7 	bl	8001a20 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001a52:	e7fe      	b.n	8001a52 <_exit+0x12>

08001a54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	e00a      	b.n	8001a7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a66:	f3af 8000 	nop.w
 8001a6a:	4601      	mov	r1, r0
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	60ba      	str	r2, [r7, #8]
 8001a72:	b2ca      	uxtb	r2, r1
 8001a74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	dbf0      	blt.n	8001a66 <_read+0x12>
	}

return len;
 8001a84:	687b      	ldr	r3, [r7, #4]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e009      	b.n	8001ab4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	60ba      	str	r2, [r7, #8]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fa77 	bl	8000f9c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	dbf1      	blt.n	8001aa0 <_write+0x12>
	}
	return len;
 8001abc:	687b      	ldr	r3, [r7, #4]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_close>:

int _close(int file)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
	return -1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
 8001ae6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aee:	605a      	str	r2, [r3, #4]
	return 0;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <_isatty>:

int _isatty(int file)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
	return 1;
 8001b06:	2301      	movs	r3, #1
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	60b9      	str	r1, [r7, #8]
 8001b1e:	607a      	str	r2, [r7, #4]
	return 0;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b38:	4a14      	ldr	r2, [pc, #80]	; (8001b8c <_sbrk+0x5c>)
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <_sbrk+0x60>)
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <_sbrk+0x64>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d102      	bne.n	8001b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b4c:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <_sbrk+0x64>)
 8001b4e:	4a12      	ldr	r2, [pc, #72]	; (8001b98 <_sbrk+0x68>)
 8001b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b52:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d207      	bcs.n	8001b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b60:	f003 fc3a 	bl	80053d8 <__errno>
 8001b64:	4603      	mov	r3, r0
 8001b66:	220c      	movs	r2, #12
 8001b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	e009      	b.n	8001b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b70:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b76:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <_sbrk+0x64>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a05      	ldr	r2, [pc, #20]	; (8001b94 <_sbrk+0x64>)
 8001b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20008000 	.word	0x20008000
 8001b90:	00000400 	.word	0x00000400
 8001b94:	200003a8 	.word	0x200003a8
 8001b98:	200003c0 	.word	0x200003c0

08001b9c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ba0:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <SystemInit+0x20>)
 8001ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ba6:	4a05      	ldr	r2, [pc, #20]	; (8001bbc <SystemInit+0x20>)
 8001ba8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bc0:	480d      	ldr	r0, [pc, #52]	; (8001bf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bc2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc4:	480d      	ldr	r0, [pc, #52]	; (8001bfc <LoopForever+0x6>)
  ldr r1, =_edata
 8001bc6:	490e      	ldr	r1, [pc, #56]	; (8001c00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bc8:	4a0e      	ldr	r2, [pc, #56]	; (8001c04 <LoopForever+0xe>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a0b      	ldr	r2, [pc, #44]	; (8001c08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bdc:	4c0b      	ldr	r4, [pc, #44]	; (8001c0c <LoopForever+0x16>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bea:	f7ff ffd7 	bl	8001b9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bee:	f003 fbf9 	bl	80053e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bf2:	f7ff fb3d 	bl	8001270 <main>

08001bf6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bf6:	e7fe      	b.n	8001bf6 <LoopForever>
  ldr   r0, =_estack
 8001bf8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c00:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001c04:	08008594 	.word	0x08008594
  ldr r2, =_sbss
 8001c08:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001c0c:	200003c0 	.word	0x200003c0

08001c10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c10:	e7fe      	b.n	8001c10 <ADC1_2_IRQHandler>

08001c12 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f000 f939 	bl	8001e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c22:	2000      	movs	r0, #0
 8001c24:	f000 f80e 	bl	8001c44 <HAL_InitTick>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d002      	beq.n	8001c34 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	71fb      	strb	r3, [r7, #7]
 8001c32:	e001      	b.n	8001c38 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c34:	f7ff fd42 	bl	80016bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c38:	79fb      	ldrb	r3, [r7, #7]

}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c50:	4b16      	ldr	r3, [pc, #88]	; (8001cac <HAL_InitTick+0x68>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d022      	beq.n	8001c9e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c58:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <HAL_InitTick+0x6c>)
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4b13      	ldr	r3, [pc, #76]	; (8001cac <HAL_InitTick+0x68>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c64:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 f944 	bl	8001efa <HAL_SYSTICK_Config>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d10f      	bne.n	8001c98 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b0f      	cmp	r3, #15
 8001c7c:	d809      	bhi.n	8001c92 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	f04f 30ff 	mov.w	r0, #4294967295
 8001c86:	f000 f910 	bl	8001eaa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c8a:	4a0a      	ldr	r2, [pc, #40]	; (8001cb4 <HAL_InitTick+0x70>)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6013      	str	r3, [r2, #0]
 8001c90:	e007      	b.n	8001ca2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	73fb      	strb	r3, [r7, #15]
 8001c96:	e004      	b.n	8001ca2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	73fb      	strb	r3, [r7, #15]
 8001c9c:	e001      	b.n	8001ca2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000020 	.word	0x20000020
 8001cb0:	20000018 	.word	0x20000018
 8001cb4:	2000001c 	.word	0x2000001c

08001cb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_IncTick+0x1c>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <HAL_IncTick+0x20>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	4a03      	ldr	r2, [pc, #12]	; (8001cd4 <HAL_IncTick+0x1c>)
 8001cc8:	6013      	str	r3, [r2, #0]
}
 8001cca:	bf00      	nop
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	200003ac 	.word	0x200003ac
 8001cd8:	20000020 	.word	0x20000020

08001cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce0:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <HAL_GetTick+0x14>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	200003ac 	.word	0x200003ac

08001cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d04:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <__NVIC_SetPriorityGrouping+0x44>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d10:	4013      	ands	r3, r2
 8001d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d26:	4a04      	ldr	r2, [pc, #16]	; (8001d38 <__NVIC_SetPriorityGrouping+0x44>)
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	60d3      	str	r3, [r2, #12]
}
 8001d2c:	bf00      	nop
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d40:	4b04      	ldr	r3, [pc, #16]	; (8001d54 <__NVIC_GetPriorityGrouping+0x18>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	0a1b      	lsrs	r3, r3, #8
 8001d46:	f003 0307 	and.w	r3, r3, #7
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	db0b      	blt.n	8001d82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	f003 021f 	and.w	r2, r3, #31
 8001d70:	4907      	ldr	r1, [pc, #28]	; (8001d90 <__NVIC_EnableIRQ+0x38>)
 8001d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d76:	095b      	lsrs	r3, r3, #5
 8001d78:	2001      	movs	r0, #1
 8001d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d82:	bf00      	nop
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000e100 	.word	0xe000e100

08001d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	6039      	str	r1, [r7, #0]
 8001d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	db0a      	blt.n	8001dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	490c      	ldr	r1, [pc, #48]	; (8001de0 <__NVIC_SetPriority+0x4c>)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	0112      	lsls	r2, r2, #4
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	440b      	add	r3, r1
 8001db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dbc:	e00a      	b.n	8001dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4908      	ldr	r1, [pc, #32]	; (8001de4 <__NVIC_SetPriority+0x50>)
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	3b04      	subs	r3, #4
 8001dcc:	0112      	lsls	r2, r2, #4
 8001dce:	b2d2      	uxtb	r2, r2
 8001dd0:	440b      	add	r3, r1
 8001dd2:	761a      	strb	r2, [r3, #24]
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	e000e100 	.word	0xe000e100
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b089      	sub	sp, #36	; 0x24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f1c3 0307 	rsb	r3, r3, #7
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	bf28      	it	cs
 8001e06:	2304      	movcs	r3, #4
 8001e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	2b06      	cmp	r3, #6
 8001e10:	d902      	bls.n	8001e18 <NVIC_EncodePriority+0x30>
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3b03      	subs	r3, #3
 8001e16:	e000      	b.n	8001e1a <NVIC_EncodePriority+0x32>
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43da      	mvns	r2, r3
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	401a      	ands	r2, r3
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e30:	f04f 31ff 	mov.w	r1, #4294967295
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3a:	43d9      	mvns	r1, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e40:	4313      	orrs	r3, r2
         );
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3724      	adds	r7, #36	; 0x24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e60:	d301      	bcc.n	8001e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e62:	2301      	movs	r3, #1
 8001e64:	e00f      	b.n	8001e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e66:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <SysTick_Config+0x40>)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e6e:	210f      	movs	r1, #15
 8001e70:	f04f 30ff 	mov.w	r0, #4294967295
 8001e74:	f7ff ff8e 	bl	8001d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <SysTick_Config+0x40>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <SysTick_Config+0x40>)
 8001e80:	2207      	movs	r2, #7
 8001e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	e000e010 	.word	0xe000e010

08001e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff ff29 	bl	8001cf4 <__NVIC_SetPriorityGrouping>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b086      	sub	sp, #24
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
 8001eb6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb8:	f7ff ff40 	bl	8001d3c <__NVIC_GetPriorityGrouping>
 8001ebc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	68b9      	ldr	r1, [r7, #8]
 8001ec2:	6978      	ldr	r0, [r7, #20]
 8001ec4:	f7ff ff90 	bl	8001de8 <NVIC_EncodePriority>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ece:	4611      	mov	r1, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ff5f 	bl	8001d94 <__NVIC_SetPriority>
}
 8001ed6:	bf00      	nop
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff33 	bl	8001d58 <__NVIC_EnableIRQ>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ffa4 	bl	8001e50 <SysTick_Config>
 8001f08:	4603      	mov	r3, r0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b087      	sub	sp, #28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f22:	e15a      	b.n	80021da <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	2101      	movs	r1, #1
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	4013      	ands	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 814c 	beq.w	80021d4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d005      	beq.n	8001f54 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d130      	bne.n	8001fb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	2203      	movs	r2, #3
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	091b      	lsrs	r3, r3, #4
 8001fa0:	f003 0201 	and.w	r2, r3, #1
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	2b03      	cmp	r3, #3
 8001fc0:	d017      	beq.n	8001ff2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	2203      	movs	r2, #3
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	689a      	ldr	r2, [r3, #8]
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d123      	bne.n	8002046 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	08da      	lsrs	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3208      	adds	r2, #8
 8002006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800200a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	220f      	movs	r2, #15
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	4013      	ands	r3, r2
 8002020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	691a      	ldr	r2, [r3, #16]
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	08da      	lsrs	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3208      	adds	r2, #8
 8002040:	6939      	ldr	r1, [r7, #16]
 8002042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	2203      	movs	r2, #3
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 0203 	and.w	r2, r3, #3
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002082:	2b00      	cmp	r3, #0
 8002084:	f000 80a6 	beq.w	80021d4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002088:	4b5b      	ldr	r3, [pc, #364]	; (80021f8 <HAL_GPIO_Init+0x2e4>)
 800208a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800208c:	4a5a      	ldr	r2, [pc, #360]	; (80021f8 <HAL_GPIO_Init+0x2e4>)
 800208e:	f043 0301 	orr.w	r3, r3, #1
 8002092:	6613      	str	r3, [r2, #96]	; 0x60
 8002094:	4b58      	ldr	r3, [pc, #352]	; (80021f8 <HAL_GPIO_Init+0x2e4>)
 8002096:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020a0:	4a56      	ldr	r2, [pc, #344]	; (80021fc <HAL_GPIO_Init+0x2e8>)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	089b      	lsrs	r3, r3, #2
 80020a6:	3302      	adds	r3, #2
 80020a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	f003 0303 	and.w	r3, r3, #3
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	220f      	movs	r2, #15
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4013      	ands	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020ca:	d01f      	beq.n	800210c <HAL_GPIO_Init+0x1f8>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a4c      	ldr	r2, [pc, #304]	; (8002200 <HAL_GPIO_Init+0x2ec>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d019      	beq.n	8002108 <HAL_GPIO_Init+0x1f4>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a4b      	ldr	r2, [pc, #300]	; (8002204 <HAL_GPIO_Init+0x2f0>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d013      	beq.n	8002104 <HAL_GPIO_Init+0x1f0>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a4a      	ldr	r2, [pc, #296]	; (8002208 <HAL_GPIO_Init+0x2f4>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d00d      	beq.n	8002100 <HAL_GPIO_Init+0x1ec>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a49      	ldr	r2, [pc, #292]	; (800220c <HAL_GPIO_Init+0x2f8>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d007      	beq.n	80020fc <HAL_GPIO_Init+0x1e8>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a48      	ldr	r2, [pc, #288]	; (8002210 <HAL_GPIO_Init+0x2fc>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d101      	bne.n	80020f8 <HAL_GPIO_Init+0x1e4>
 80020f4:	2305      	movs	r3, #5
 80020f6:	e00a      	b.n	800210e <HAL_GPIO_Init+0x1fa>
 80020f8:	2306      	movs	r3, #6
 80020fa:	e008      	b.n	800210e <HAL_GPIO_Init+0x1fa>
 80020fc:	2304      	movs	r3, #4
 80020fe:	e006      	b.n	800210e <HAL_GPIO_Init+0x1fa>
 8002100:	2303      	movs	r3, #3
 8002102:	e004      	b.n	800210e <HAL_GPIO_Init+0x1fa>
 8002104:	2302      	movs	r3, #2
 8002106:	e002      	b.n	800210e <HAL_GPIO_Init+0x1fa>
 8002108:	2301      	movs	r3, #1
 800210a:	e000      	b.n	800210e <HAL_GPIO_Init+0x1fa>
 800210c:	2300      	movs	r3, #0
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	f002 0203 	and.w	r2, r2, #3
 8002114:	0092      	lsls	r2, r2, #2
 8002116:	4093      	lsls	r3, r2
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	4313      	orrs	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800211e:	4937      	ldr	r1, [pc, #220]	; (80021fc <HAL_GPIO_Init+0x2e8>)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	089b      	lsrs	r3, r3, #2
 8002124:	3302      	adds	r3, #2
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800212c:	4b39      	ldr	r3, [pc, #228]	; (8002214 <HAL_GPIO_Init+0x300>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	43db      	mvns	r3, r3
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4013      	ands	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002150:	4a30      	ldr	r2, [pc, #192]	; (8002214 <HAL_GPIO_Init+0x300>)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002156:	4b2f      	ldr	r3, [pc, #188]	; (8002214 <HAL_GPIO_Init+0x300>)
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	43db      	mvns	r3, r3
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	4013      	ands	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d003      	beq.n	800217a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800217a:	4a26      	ldr	r2, [pc, #152]	; (8002214 <HAL_GPIO_Init+0x300>)
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002180:	4b24      	ldr	r3, [pc, #144]	; (8002214 <HAL_GPIO_Init+0x300>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	43db      	mvns	r3, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4013      	ands	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d003      	beq.n	80021a4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021a4:	4a1b      	ldr	r2, [pc, #108]	; (8002214 <HAL_GPIO_Init+0x300>)
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021aa:	4b1a      	ldr	r3, [pc, #104]	; (8002214 <HAL_GPIO_Init+0x300>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	43db      	mvns	r3, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4013      	ands	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021ce:	4a11      	ldr	r2, [pc, #68]	; (8002214 <HAL_GPIO_Init+0x300>)
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	3301      	adds	r3, #1
 80021d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	fa22 f303 	lsr.w	r3, r2, r3
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f47f ae9d 	bne.w	8001f24 <HAL_GPIO_Init+0x10>
  }
}
 80021ea:	bf00      	nop
 80021ec:	bf00      	nop
 80021ee:	371c      	adds	r7, #28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010000 	.word	0x40010000
 8002200:	48000400 	.word	0x48000400
 8002204:	48000800 	.word	0x48000800
 8002208:	48000c00 	.word	0x48000c00
 800220c:	48001000 	.word	0x48001000
 8002210:	48001400 	.word	0x48001400
 8002214:	40010400 	.word	0x40010400

08002218 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	807b      	strh	r3, [r7, #2]
 8002224:	4613      	mov	r3, r2
 8002226:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002228:	787b      	ldrb	r3, [r7, #1]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800222e:	887a      	ldrh	r2, [r7, #2]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002234:	e002      	b.n	800223c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002236:	887a      	ldrh	r2, [r7, #2]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002254:	695a      	ldr	r2, [r3, #20]
 8002256:	88fb      	ldrh	r3, [r7, #6]
 8002258:	4013      	ands	r3, r2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d006      	beq.n	800226c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800225e:	4a05      	ldr	r2, [pc, #20]	; (8002274 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002264:	88fb      	ldrh	r3, [r7, #6]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe ffee 	bl	8001248 <HAL_GPIO_EXTI_Callback>
  }
}
 800226c:	bf00      	nop
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40010400 	.word	0x40010400

08002278 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d141      	bne.n	800230a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002286:	4b4b      	ldr	r3, [pc, #300]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800228e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002292:	d131      	bne.n	80022f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002294:	4b47      	ldr	r3, [pc, #284]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002296:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800229a:	4a46      	ldr	r2, [pc, #280]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800229c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022a4:	4b43      	ldr	r3, [pc, #268]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022ac:	4a41      	ldr	r2, [pc, #260]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022b4:	4b40      	ldr	r3, [pc, #256]	; (80023b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2232      	movs	r2, #50	; 0x32
 80022ba:	fb02 f303 	mul.w	r3, r2, r3
 80022be:	4a3f      	ldr	r2, [pc, #252]	; (80023bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022c0:	fba2 2303 	umull	r2, r3, r2, r3
 80022c4:	0c9b      	lsrs	r3, r3, #18
 80022c6:	3301      	adds	r3, #1
 80022c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ca:	e002      	b.n	80022d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	3b01      	subs	r3, #1
 80022d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022d2:	4b38      	ldr	r3, [pc, #224]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022de:	d102      	bne.n	80022e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f2      	bne.n	80022cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022e6:	4b33      	ldr	r3, [pc, #204]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022f2:	d158      	bne.n	80023a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e057      	b.n	80023a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022f8:	4b2e      	ldr	r3, [pc, #184]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022fe:	4a2d      	ldr	r2, [pc, #180]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002300:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002304:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002308:	e04d      	b.n	80023a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002310:	d141      	bne.n	8002396 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002312:	4b28      	ldr	r3, [pc, #160]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800231a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800231e:	d131      	bne.n	8002384 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002320:	4b24      	ldr	r3, [pc, #144]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002322:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002326:	4a23      	ldr	r2, [pc, #140]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800232c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002330:	4b20      	ldr	r3, [pc, #128]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002338:	4a1e      	ldr	r2, [pc, #120]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800233a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800233e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002340:	4b1d      	ldr	r3, [pc, #116]	; (80023b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2232      	movs	r2, #50	; 0x32
 8002346:	fb02 f303 	mul.w	r3, r2, r3
 800234a:	4a1c      	ldr	r2, [pc, #112]	; (80023bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800234c:	fba2 2303 	umull	r2, r3, r2, r3
 8002350:	0c9b      	lsrs	r3, r3, #18
 8002352:	3301      	adds	r3, #1
 8002354:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002356:	e002      	b.n	800235e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	3b01      	subs	r3, #1
 800235c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800235e:	4b15      	ldr	r3, [pc, #84]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800236a:	d102      	bne.n	8002372 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f2      	bne.n	8002358 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800237a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800237e:	d112      	bne.n	80023a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e011      	b.n	80023a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002384:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002386:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800238a:	4a0a      	ldr	r2, [pc, #40]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800238c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002390:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002394:	e007      	b.n	80023a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002396:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800239e:	4a05      	ldr	r2, [pc, #20]	; (80023b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3714      	adds	r7, #20
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	40007000 	.word	0x40007000
 80023b8:	20000018 	.word	0x20000018
 80023bc:	431bde83 	.word	0x431bde83

080023c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b088      	sub	sp, #32
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e306      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d075      	beq.n	80024ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023de:	4b97      	ldr	r3, [pc, #604]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 030c 	and.w	r3, r3, #12
 80023e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023e8:	4b94      	ldr	r3, [pc, #592]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	f003 0303 	and.w	r3, r3, #3
 80023f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	2b0c      	cmp	r3, #12
 80023f6:	d102      	bne.n	80023fe <HAL_RCC_OscConfig+0x3e>
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	2b03      	cmp	r3, #3
 80023fc:	d002      	beq.n	8002404 <HAL_RCC_OscConfig+0x44>
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	2b08      	cmp	r3, #8
 8002402:	d10b      	bne.n	800241c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002404:	4b8d      	ldr	r3, [pc, #564]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d05b      	beq.n	80024c8 <HAL_RCC_OscConfig+0x108>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d157      	bne.n	80024c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e2e1      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002424:	d106      	bne.n	8002434 <HAL_RCC_OscConfig+0x74>
 8002426:	4b85      	ldr	r3, [pc, #532]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a84      	ldr	r2, [pc, #528]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800242c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	e01d      	b.n	8002470 <HAL_RCC_OscConfig+0xb0>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800243c:	d10c      	bne.n	8002458 <HAL_RCC_OscConfig+0x98>
 800243e:	4b7f      	ldr	r3, [pc, #508]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a7e      	ldr	r2, [pc, #504]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002444:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	4b7c      	ldr	r3, [pc, #496]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a7b      	ldr	r2, [pc, #492]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e00b      	b.n	8002470 <HAL_RCC_OscConfig+0xb0>
 8002458:	4b78      	ldr	r3, [pc, #480]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a77      	ldr	r2, [pc, #476]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800245e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	4b75      	ldr	r3, [pc, #468]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a74      	ldr	r2, [pc, #464]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800246a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800246e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d013      	beq.n	80024a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002478:	f7ff fc30 	bl	8001cdc <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002480:	f7ff fc2c 	bl	8001cdc <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b64      	cmp	r3, #100	; 0x64
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e2a6      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002492:	4b6a      	ldr	r3, [pc, #424]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d0f0      	beq.n	8002480 <HAL_RCC_OscConfig+0xc0>
 800249e:	e014      	b.n	80024ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a0:	f7ff fc1c 	bl	8001cdc <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a8:	f7ff fc18 	bl	8001cdc <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b64      	cmp	r3, #100	; 0x64
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e292      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ba:	4b60      	ldr	r3, [pc, #384]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1f0      	bne.n	80024a8 <HAL_RCC_OscConfig+0xe8>
 80024c6:	e000      	b.n	80024ca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d075      	beq.n	80025c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024d6:	4b59      	ldr	r3, [pc, #356]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 030c 	and.w	r3, r3, #12
 80024de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024e0:	4b56      	ldr	r3, [pc, #344]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	f003 0303 	and.w	r3, r3, #3
 80024e8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	2b0c      	cmp	r3, #12
 80024ee:	d102      	bne.n	80024f6 <HAL_RCC_OscConfig+0x136>
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d002      	beq.n	80024fc <HAL_RCC_OscConfig+0x13c>
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d11f      	bne.n	800253c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024fc:	4b4f      	ldr	r3, [pc, #316]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002504:	2b00      	cmp	r3, #0
 8002506:	d005      	beq.n	8002514 <HAL_RCC_OscConfig+0x154>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e265      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002514:	4b49      	ldr	r3, [pc, #292]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	061b      	lsls	r3, r3, #24
 8002522:	4946      	ldr	r1, [pc, #280]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002524:	4313      	orrs	r3, r2
 8002526:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002528:	4b45      	ldr	r3, [pc, #276]	; (8002640 <HAL_RCC_OscConfig+0x280>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff fb89 	bl	8001c44 <HAL_InitTick>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d043      	beq.n	80025c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e251      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d023      	beq.n	800258c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002544:	4b3d      	ldr	r3, [pc, #244]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a3c      	ldr	r2, [pc, #240]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800254a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800254e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7ff fbc4 	bl	8001cdc <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002558:	f7ff fbc0 	bl	8001cdc <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e23a      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800256a:	4b34      	ldr	r3, [pc, #208]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0f0      	beq.n	8002558 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002576:	4b31      	ldr	r3, [pc, #196]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	061b      	lsls	r3, r3, #24
 8002584:	492d      	ldr	r1, [pc, #180]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002586:	4313      	orrs	r3, r2
 8002588:	604b      	str	r3, [r1, #4]
 800258a:	e01a      	b.n	80025c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800258c:	4b2b      	ldr	r3, [pc, #172]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a2a      	ldr	r2, [pc, #168]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002592:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002596:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002598:	f7ff fba0 	bl	8001cdc <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025a0:	f7ff fb9c 	bl	8001cdc <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e216      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025b2:	4b22      	ldr	r3, [pc, #136]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f0      	bne.n	80025a0 <HAL_RCC_OscConfig+0x1e0>
 80025be:	e000      	b.n	80025c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0308 	and.w	r3, r3, #8
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d041      	beq.n	8002652 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d01c      	beq.n	8002610 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025d6:	4b19      	ldr	r3, [pc, #100]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80025d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025dc:	4a17      	ldr	r2, [pc, #92]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025e6:	f7ff fb79 	bl	8001cdc <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025ec:	e008      	b.n	8002600 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ee:	f7ff fb75 	bl	8001cdc <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e1ef      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002602:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d0ef      	beq.n	80025ee <HAL_RCC_OscConfig+0x22e>
 800260e:	e020      	b.n	8002652 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002610:	4b0a      	ldr	r3, [pc, #40]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002612:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002616:	4a09      	ldr	r2, [pc, #36]	; (800263c <HAL_RCC_OscConfig+0x27c>)
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002620:	f7ff fb5c 	bl	8001cdc <HAL_GetTick>
 8002624:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002626:	e00d      	b.n	8002644 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002628:	f7ff fb58 	bl	8001cdc <HAL_GetTick>
 800262c:	4602      	mov	r2, r0
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	2b02      	cmp	r3, #2
 8002634:	d906      	bls.n	8002644 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e1d2      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
 800263a:	bf00      	nop
 800263c:	40021000 	.word	0x40021000
 8002640:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002644:	4b8c      	ldr	r3, [pc, #560]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002646:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1ea      	bne.n	8002628 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0304 	and.w	r3, r3, #4
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 80a6 	beq.w	80027ac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002660:	2300      	movs	r3, #0
 8002662:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002664:	4b84      	ldr	r3, [pc, #528]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_RCC_OscConfig+0x2b4>
 8002670:	2301      	movs	r3, #1
 8002672:	e000      	b.n	8002676 <HAL_RCC_OscConfig+0x2b6>
 8002674:	2300      	movs	r3, #0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00d      	beq.n	8002696 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800267a:	4b7f      	ldr	r3, [pc, #508]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 800267c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267e:	4a7e      	ldr	r2, [pc, #504]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002684:	6593      	str	r3, [r2, #88]	; 0x58
 8002686:	4b7c      	ldr	r3, [pc, #496]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002692:	2301      	movs	r3, #1
 8002694:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002696:	4b79      	ldr	r3, [pc, #484]	; (800287c <HAL_RCC_OscConfig+0x4bc>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d118      	bne.n	80026d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026a2:	4b76      	ldr	r3, [pc, #472]	; (800287c <HAL_RCC_OscConfig+0x4bc>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a75      	ldr	r2, [pc, #468]	; (800287c <HAL_RCC_OscConfig+0x4bc>)
 80026a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ae:	f7ff fb15 	bl	8001cdc <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b6:	f7ff fb11 	bl	8001cdc <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e18b      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026c8:	4b6c      	ldr	r3, [pc, #432]	; (800287c <HAL_RCC_OscConfig+0x4bc>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f0      	beq.n	80026b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d108      	bne.n	80026ee <HAL_RCC_OscConfig+0x32e>
 80026dc:	4b66      	ldr	r3, [pc, #408]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80026de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e2:	4a65      	ldr	r2, [pc, #404]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026ec:	e024      	b.n	8002738 <HAL_RCC_OscConfig+0x378>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	2b05      	cmp	r3, #5
 80026f4:	d110      	bne.n	8002718 <HAL_RCC_OscConfig+0x358>
 80026f6:	4b60      	ldr	r3, [pc, #384]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80026f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026fc:	4a5e      	ldr	r2, [pc, #376]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80026fe:	f043 0304 	orr.w	r3, r3, #4
 8002702:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002706:	4b5c      	ldr	r3, [pc, #368]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800270c:	4a5a      	ldr	r2, [pc, #360]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 800270e:	f043 0301 	orr.w	r3, r3, #1
 8002712:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002716:	e00f      	b.n	8002738 <HAL_RCC_OscConfig+0x378>
 8002718:	4b57      	ldr	r3, [pc, #348]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 800271a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271e:	4a56      	ldr	r2, [pc, #344]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002720:	f023 0301 	bic.w	r3, r3, #1
 8002724:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002728:	4b53      	ldr	r3, [pc, #332]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 800272a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800272e:	4a52      	ldr	r2, [pc, #328]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002730:	f023 0304 	bic.w	r3, r3, #4
 8002734:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d016      	beq.n	800276e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7ff facc 	bl	8001cdc <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002746:	e00a      	b.n	800275e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002748:	f7ff fac8 	bl	8001cdc <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	; 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e140      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800275e:	4b46      	ldr	r3, [pc, #280]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0ed      	beq.n	8002748 <HAL_RCC_OscConfig+0x388>
 800276c:	e015      	b.n	800279a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800276e:	f7ff fab5 	bl	8001cdc <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002774:	e00a      	b.n	800278c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002776:	f7ff fab1 	bl	8001cdc <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	f241 3288 	movw	r2, #5000	; 0x1388
 8002784:	4293      	cmp	r3, r2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e129      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800278c:	4b3a      	ldr	r3, [pc, #232]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 800278e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1ed      	bne.n	8002776 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800279a:	7ffb      	ldrb	r3, [r7, #31]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d105      	bne.n	80027ac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a0:	4b35      	ldr	r3, [pc, #212]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80027a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a4:	4a34      	ldr	r2, [pc, #208]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80027a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027aa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d03c      	beq.n	8002832 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01c      	beq.n	80027fa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027c0:	4b2d      	ldr	r3, [pc, #180]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80027c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027c6:	4a2c      	ldr	r2, [pc, #176]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d0:	f7ff fa84 	bl	8001cdc <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027d8:	f7ff fa80 	bl	8001cdc <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e0fa      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027ea:	4b23      	ldr	r3, [pc, #140]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80027ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d0ef      	beq.n	80027d8 <HAL_RCC_OscConfig+0x418>
 80027f8:	e01b      	b.n	8002832 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027fa:	4b1f      	ldr	r3, [pc, #124]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 80027fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002800:	4a1d      	ldr	r2, [pc, #116]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002802:	f023 0301 	bic.w	r3, r3, #1
 8002806:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280a:	f7ff fa67 	bl	8001cdc <HAL_GetTick>
 800280e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002810:	e008      	b.n	8002824 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002812:	f7ff fa63 	bl	8001cdc <HAL_GetTick>
 8002816:	4602      	mov	r2, r0
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e0dd      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002824:	4b14      	ldr	r3, [pc, #80]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002826:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1ef      	bne.n	8002812 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 80d1 	beq.w	80029de <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800283c:	4b0e      	ldr	r3, [pc, #56]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 030c 	and.w	r3, r3, #12
 8002844:	2b0c      	cmp	r3, #12
 8002846:	f000 808b 	beq.w	8002960 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d15e      	bne.n	8002910 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002852:	4b09      	ldr	r3, [pc, #36]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a08      	ldr	r2, [pc, #32]	; (8002878 <HAL_RCC_OscConfig+0x4b8>)
 8002858:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800285c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285e:	f7ff fa3d 	bl	8001cdc <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002864:	e00c      	b.n	8002880 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002866:	f7ff fa39 	bl	8001cdc <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d905      	bls.n	8002880 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e0b3      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
 8002878:	40021000 	.word	0x40021000
 800287c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002880:	4b59      	ldr	r3, [pc, #356]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1ec      	bne.n	8002866 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800288c:	4b56      	ldr	r3, [pc, #344]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	4b56      	ldr	r3, [pc, #344]	; (80029ec <HAL_RCC_OscConfig+0x62c>)
 8002892:	4013      	ands	r3, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6a11      	ldr	r1, [r2, #32]
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800289c:	3a01      	subs	r2, #1
 800289e:	0112      	lsls	r2, r2, #4
 80028a0:	4311      	orrs	r1, r2
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80028a6:	0212      	lsls	r2, r2, #8
 80028a8:	4311      	orrs	r1, r2
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028ae:	0852      	lsrs	r2, r2, #1
 80028b0:	3a01      	subs	r2, #1
 80028b2:	0552      	lsls	r2, r2, #21
 80028b4:	4311      	orrs	r1, r2
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028ba:	0852      	lsrs	r2, r2, #1
 80028bc:	3a01      	subs	r2, #1
 80028be:	0652      	lsls	r2, r2, #25
 80028c0:	4311      	orrs	r1, r2
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80028c6:	06d2      	lsls	r2, r2, #27
 80028c8:	430a      	orrs	r2, r1
 80028ca:	4947      	ldr	r1, [pc, #284]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028d0:	4b45      	ldr	r3, [pc, #276]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a44      	ldr	r2, [pc, #272]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 80028d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028da:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028dc:	4b42      	ldr	r3, [pc, #264]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	4a41      	ldr	r2, [pc, #260]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 80028e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e8:	f7ff f9f8 	bl	8001cdc <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f0:	f7ff f9f4 	bl	8001cdc <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e06e      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002902:	4b39      	ldr	r3, [pc, #228]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0f0      	beq.n	80028f0 <HAL_RCC_OscConfig+0x530>
 800290e:	e066      	b.n	80029de <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002910:	4b35      	ldr	r3, [pc, #212]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a34      	ldr	r2, [pc, #208]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 8002916:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800291a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800291c:	4b32      	ldr	r3, [pc, #200]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	4a31      	ldr	r2, [pc, #196]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 8002922:	f023 0303 	bic.w	r3, r3, #3
 8002926:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002928:	4b2f      	ldr	r3, [pc, #188]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	4a2e      	ldr	r2, [pc, #184]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 800292e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002936:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002938:	f7ff f9d0 	bl	8001cdc <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002940:	f7ff f9cc 	bl	8001cdc <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e046      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002952:	4b25      	ldr	r3, [pc, #148]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f0      	bne.n	8002940 <HAL_RCC_OscConfig+0x580>
 800295e:	e03e      	b.n	80029de <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	69db      	ldr	r3, [r3, #28]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d101      	bne.n	800296c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e039      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800296c:	4b1e      	ldr	r3, [pc, #120]	; (80029e8 <HAL_RCC_OscConfig+0x628>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f003 0203 	and.w	r2, r3, #3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	429a      	cmp	r2, r3
 800297e:	d12c      	bne.n	80029da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298a:	3b01      	subs	r3, #1
 800298c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298e:	429a      	cmp	r2, r3
 8002990:	d123      	bne.n	80029da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800299e:	429a      	cmp	r2, r3
 80029a0:	d11b      	bne.n	80029da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d113      	bne.n	80029da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029bc:	085b      	lsrs	r3, r3, #1
 80029be:	3b01      	subs	r3, #1
 80029c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d109      	bne.n	80029da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d0:	085b      	lsrs	r3, r3, #1
 80029d2:	3b01      	subs	r3, #1
 80029d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d001      	beq.n	80029de <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3720      	adds	r7, #32
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40021000 	.word	0x40021000
 80029ec:	019f800c 	.word	0x019f800c

080029f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029fa:	2300      	movs	r3, #0
 80029fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e11e      	b.n	8002c46 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a08:	4b91      	ldr	r3, [pc, #580]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 030f 	and.w	r3, r3, #15
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d910      	bls.n	8002a38 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a16:	4b8e      	ldr	r3, [pc, #568]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f023 020f 	bic.w	r2, r3, #15
 8002a1e:	498c      	ldr	r1, [pc, #560]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a26:	4b8a      	ldr	r3, [pc, #552]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d001      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e106      	b.n	8002c46 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d073      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b03      	cmp	r3, #3
 8002a4a:	d129      	bne.n	8002aa0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a4c:	4b81      	ldr	r3, [pc, #516]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0f4      	b.n	8002c46 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a5c:	f000 f99e 	bl	8002d9c <RCC_GetSysClockFreqFromPLLSource>
 8002a60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	4a7c      	ldr	r2, [pc, #496]	; (8002c58 <HAL_RCC_ClockConfig+0x268>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d93f      	bls.n	8002aea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a6a:	4b7a      	ldr	r3, [pc, #488]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d009      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d033      	beq.n	8002aea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d12f      	bne.n	8002aea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a8a:	4b72      	ldr	r3, [pc, #456]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a92:	4a70      	ldr	r2, [pc, #448]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a98:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a9a:	2380      	movs	r3, #128	; 0x80
 8002a9c:	617b      	str	r3, [r7, #20]
 8002a9e:	e024      	b.n	8002aea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d107      	bne.n	8002ab8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aa8:	4b6a      	ldr	r3, [pc, #424]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d109      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0c6      	b.n	8002c46 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab8:	4b66      	ldr	r3, [pc, #408]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e0be      	b.n	8002c46 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002ac8:	f000 f8ce 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 8002acc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4a61      	ldr	r2, [pc, #388]	; (8002c58 <HAL_RCC_ClockConfig+0x268>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d909      	bls.n	8002aea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ad6:	4b5f      	ldr	r3, [pc, #380]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ade:	4a5d      	ldr	r2, [pc, #372]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002ae6:	2380      	movs	r3, #128	; 0x80
 8002ae8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002aea:	4b5a      	ldr	r3, [pc, #360]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f023 0203 	bic.w	r2, r3, #3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	4957      	ldr	r1, [pc, #348]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002afc:	f7ff f8ee 	bl	8001cdc <HAL_GetTick>
 8002b00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b02:	e00a      	b.n	8002b1a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b04:	f7ff f8ea 	bl	8001cdc <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e095      	b.n	8002c46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	4b4e      	ldr	r3, [pc, #312]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 020c 	and.w	r2, r3, #12
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d1eb      	bne.n	8002b04 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d023      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0304 	and.w	r3, r3, #4
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d005      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b44:	4b43      	ldr	r3, [pc, #268]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	4a42      	ldr	r2, [pc, #264]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b4a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b4e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0308 	and.w	r3, r3, #8
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d007      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b5c:	4b3d      	ldr	r3, [pc, #244]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002b64:	4a3b      	ldr	r2, [pc, #236]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b66:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b6c:	4b39      	ldr	r3, [pc, #228]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	4936      	ldr	r1, [pc, #216]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	608b      	str	r3, [r1, #8]
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	2b80      	cmp	r3, #128	; 0x80
 8002b84:	d105      	bne.n	8002b92 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b86:	4b33      	ldr	r3, [pc, #204]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	4a32      	ldr	r2, [pc, #200]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002b8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b90:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b92:	4b2f      	ldr	r3, [pc, #188]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d21d      	bcs.n	8002bdc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba0:	4b2b      	ldr	r3, [pc, #172]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f023 020f 	bic.w	r2, r3, #15
 8002ba8:	4929      	ldr	r1, [pc, #164]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002bb0:	f7ff f894 	bl	8001cdc <HAL_GetTick>
 8002bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb6:	e00a      	b.n	8002bce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb8:	f7ff f890 	bl	8001cdc <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e03b      	b.n	8002c46 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bce:	4b20      	ldr	r3, [pc, #128]	; (8002c50 <HAL_RCC_ClockConfig+0x260>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d1ed      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d008      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002be8:	4b1a      	ldr	r3, [pc, #104]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	4917      	ldr	r1, [pc, #92]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d009      	beq.n	8002c1a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c06:	4b13      	ldr	r3, [pc, #76]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	490f      	ldr	r1, [pc, #60]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c1a:	f000 f825 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <HAL_RCC_ClockConfig+0x264>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	091b      	lsrs	r3, r3, #4
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	490c      	ldr	r1, [pc, #48]	; (8002c5c <HAL_RCC_ClockConfig+0x26c>)
 8002c2c:	5ccb      	ldrb	r3, [r1, r3]
 8002c2e:	f003 031f 	and.w	r3, r3, #31
 8002c32:	fa22 f303 	lsr.w	r3, r2, r3
 8002c36:	4a0a      	ldr	r2, [pc, #40]	; (8002c60 <HAL_RCC_ClockConfig+0x270>)
 8002c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002c3a:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <HAL_RCC_ClockConfig+0x274>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff f800 	bl	8001c44 <HAL_InitTick>
 8002c44:	4603      	mov	r3, r0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40022000 	.word	0x40022000
 8002c54:	40021000 	.word	0x40021000
 8002c58:	04c4b400 	.word	0x04c4b400
 8002c5c:	0800816c 	.word	0x0800816c
 8002c60:	20000018 	.word	0x20000018
 8002c64:	2000001c 	.word	0x2000001c

08002c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b087      	sub	sp, #28
 8002c6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c6e:	4b2c      	ldr	r3, [pc, #176]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 030c 	and.w	r3, r3, #12
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d102      	bne.n	8002c80 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c7a:	4b2a      	ldr	r3, [pc, #168]	; (8002d24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	e047      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c80:	4b27      	ldr	r3, [pc, #156]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 030c 	and.w	r3, r3, #12
 8002c88:	2b08      	cmp	r3, #8
 8002c8a:	d102      	bne.n	8002c92 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c8c:	4b26      	ldr	r3, [pc, #152]	; (8002d28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c8e:	613b      	str	r3, [r7, #16]
 8002c90:	e03e      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002c92:	4b23      	ldr	r3, [pc, #140]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 030c 	and.w	r3, r3, #12
 8002c9a:	2b0c      	cmp	r3, #12
 8002c9c:	d136      	bne.n	8002d0c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c9e:	4b20      	ldr	r3, [pc, #128]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ca8:	4b1d      	ldr	r3, [pc, #116]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	091b      	lsrs	r3, r3, #4
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d10c      	bne.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cbc:	4a1a      	ldr	r2, [pc, #104]	; (8002d28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc4:	4a16      	ldr	r2, [pc, #88]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cc6:	68d2      	ldr	r2, [r2, #12]
 8002cc8:	0a12      	lsrs	r2, r2, #8
 8002cca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002cce:	fb02 f303 	mul.w	r3, r2, r3
 8002cd2:	617b      	str	r3, [r7, #20]
      break;
 8002cd4:	e00c      	b.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002cd6:	4a13      	ldr	r2, [pc, #76]	; (8002d24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cde:	4a10      	ldr	r2, [pc, #64]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ce0:	68d2      	ldr	r2, [r2, #12]
 8002ce2:	0a12      	lsrs	r2, r2, #8
 8002ce4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ce8:	fb02 f303 	mul.w	r3, r2, r3
 8002cec:	617b      	str	r3, [r7, #20]
      break;
 8002cee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cf0:	4b0b      	ldr	r3, [pc, #44]	; (8002d20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	0e5b      	lsrs	r3, r3, #25
 8002cf6:	f003 0303 	and.w	r3, r3, #3
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	e001      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002d10:	693b      	ldr	r3, [r7, #16]
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	371c      	adds	r7, #28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	00f42400 	.word	0x00f42400
 8002d28:	007a1200 	.word	0x007a1200

08002d2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d30:	4b03      	ldr	r3, [pc, #12]	; (8002d40 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d32:	681b      	ldr	r3, [r3, #0]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000018 	.word	0x20000018

08002d44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d48:	f7ff fff0 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	4904      	ldr	r1, [pc, #16]	; (8002d6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d5a:	5ccb      	ldrb	r3, [r1, r3]
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	0800817c 	.word	0x0800817c

08002d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d74:	f7ff ffda 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	0adb      	lsrs	r3, r3, #11
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	4904      	ldr	r1, [pc, #16]	; (8002d98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d86:	5ccb      	ldrb	r3, [r1, r3]
 8002d88:	f003 031f 	and.w	r3, r3, #31
 8002d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40021000 	.word	0x40021000
 8002d98:	0800817c 	.word	0x0800817c

08002d9c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002da2:	4b1e      	ldr	r3, [pc, #120]	; (8002e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dac:	4b1b      	ldr	r3, [pc, #108]	; (8002e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	3301      	adds	r3, #1
 8002db8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d10c      	bne.n	8002dda <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dc0:	4a17      	ldr	r2, [pc, #92]	; (8002e20 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc8:	4a14      	ldr	r2, [pc, #80]	; (8002e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dca:	68d2      	ldr	r2, [r2, #12]
 8002dcc:	0a12      	lsrs	r2, r2, #8
 8002dce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	617b      	str	r3, [r7, #20]
    break;
 8002dd8:	e00c      	b.n	8002df4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dda:	4a12      	ldr	r2, [pc, #72]	; (8002e24 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de2:	4a0e      	ldr	r2, [pc, #56]	; (8002e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002de4:	68d2      	ldr	r2, [r2, #12]
 8002de6:	0a12      	lsrs	r2, r2, #8
 8002de8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002dec:	fb02 f303 	mul.w	r3, r2, r3
 8002df0:	617b      	str	r3, [r7, #20]
    break;
 8002df2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	0e5b      	lsrs	r3, r3, #25
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	3301      	adds	r3, #1
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002e0e:	687b      	ldr	r3, [r7, #4]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	371c      	adds	r7, #28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	007a1200 	.word	0x007a1200
 8002e24:	00f42400 	.word	0x00f42400

08002e28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e30:	2300      	movs	r3, #0
 8002e32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e34:	2300      	movs	r3, #0
 8002e36:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	f000 8098 	beq.w	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e46:	2300      	movs	r3, #0
 8002e48:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e4a:	4b43      	ldr	r3, [pc, #268]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10d      	bne.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e56:	4b40      	ldr	r3, [pc, #256]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5a:	4a3f      	ldr	r2, [pc, #252]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e60:	6593      	str	r3, [r2, #88]	; 0x58
 8002e62:	4b3d      	ldr	r3, [pc, #244]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6a:	60bb      	str	r3, [r7, #8]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e72:	4b3a      	ldr	r3, [pc, #232]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a39      	ldr	r2, [pc, #228]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e7e:	f7fe ff2d 	bl	8001cdc <HAL_GetTick>
 8002e82:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e84:	e009      	b.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e86:	f7fe ff29 	bl	8001cdc <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d902      	bls.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	74fb      	strb	r3, [r7, #19]
        break;
 8002e98:	e005      	b.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e9a:	4b30      	ldr	r3, [pc, #192]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0ef      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002ea6:	7cfb      	ldrb	r3, [r7, #19]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d159      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002eac:	4b2a      	ldr	r3, [pc, #168]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eb6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d01e      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	697a      	ldr	r2, [r7, #20]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d019      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ec8:	4b23      	ldr	r3, [pc, #140]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ed2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ed4:	4b20      	ldr	r3, [pc, #128]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eda:	4a1f      	ldr	r2, [pc, #124]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ee4:	4b1c      	ldr	r3, [pc, #112]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eea:	4a1b      	ldr	r2, [pc, #108]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ef0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ef4:	4a18      	ldr	r2, [pc, #96]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d016      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f06:	f7fe fee9 	bl	8001cdc <HAL_GetTick>
 8002f0a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f0c:	e00b      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f0e:	f7fe fee5 	bl	8001cdc <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d902      	bls.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	74fb      	strb	r3, [r7, #19]
            break;
 8002f24:	e006      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f26:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d0ec      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002f34:	7cfb      	ldrb	r3, [r7, #19]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10b      	bne.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f3a:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f48:	4903      	ldr	r1, [pc, #12]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f50:	e008      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f52:	7cfb      	ldrb	r3, [r7, #19]
 8002f54:	74bb      	strb	r3, [r7, #18]
 8002f56:	e005      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f60:	7cfb      	ldrb	r3, [r7, #19]
 8002f62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f64:	7c7b      	ldrb	r3, [r7, #17]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d105      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f6a:	4ba6      	ldr	r3, [pc, #664]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6e:	4aa5      	ldr	r2, [pc, #660]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f74:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f82:	4ba0      	ldr	r3, [pc, #640]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f88:	f023 0203 	bic.w	r2, r3, #3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	499c      	ldr	r1, [pc, #624]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fa4:	4b97      	ldr	r3, [pc, #604]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002faa:	f023 020c 	bic.w	r2, r3, #12
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	4994      	ldr	r1, [pc, #592]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fc6:	4b8f      	ldr	r3, [pc, #572]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fcc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	498b      	ldr	r1, [pc, #556]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fe8:	4b86      	ldr	r3, [pc, #536]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	4983      	ldr	r1, [pc, #524]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0320 	and.w	r3, r3, #32
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800300a:	4b7e      	ldr	r3, [pc, #504]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003010:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	497a      	ldr	r1, [pc, #488]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800302c:	4b75      	ldr	r3, [pc, #468]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003032:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	4972      	ldr	r1, [pc, #456]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800303c:	4313      	orrs	r3, r2
 800303e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00a      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800304e:	4b6d      	ldr	r3, [pc, #436]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003054:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	4969      	ldr	r1, [pc, #420]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00a      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003070:	4b64      	ldr	r3, [pc, #400]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003076:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	4961      	ldr	r1, [pc, #388]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003080:	4313      	orrs	r3, r2
 8003082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003092:	4b5c      	ldr	r3, [pc, #368]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003098:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	4958      	ldr	r1, [pc, #352]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d015      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030b4:	4b53      	ldr	r3, [pc, #332]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c2:	4950      	ldr	r1, [pc, #320]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030d2:	d105      	bne.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030d4:	4b4b      	ldr	r3, [pc, #300]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a4a      	ldr	r2, [pc, #296]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d015      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80030ec:	4b45      	ldr	r3, [pc, #276]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	4942      	ldr	r1, [pc, #264]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003106:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800310a:	d105      	bne.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800310c:	4b3d      	ldr	r3, [pc, #244]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	4a3c      	ldr	r2, [pc, #240]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003112:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003116:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d015      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003124:	4b37      	ldr	r3, [pc, #220]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	4934      	ldr	r1, [pc, #208]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003142:	d105      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003144:	4b2f      	ldr	r3, [pc, #188]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	4a2e      	ldr	r2, [pc, #184]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800314a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800314e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d015      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800315c:	4b29      	ldr	r3, [pc, #164]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800315e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003162:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800316a:	4926      	ldr	r1, [pc, #152]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800316c:	4313      	orrs	r3, r2
 800316e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003176:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800317a:	d105      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800317c:	4b21      	ldr	r3, [pc, #132]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	4a20      	ldr	r2, [pc, #128]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003182:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003186:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d015      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003194:	4b1b      	ldr	r3, [pc, #108]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a2:	4918      	ldr	r1, [pc, #96]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031b2:	d105      	bne.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031b4:	4b13      	ldr	r3, [pc, #76]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4a12      	ldr	r2, [pc, #72]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d015      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80031cc:	4b0d      	ldr	r3, [pc, #52]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031da:	490a      	ldr	r1, [pc, #40]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031ea:	d105      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80031ec:	4b05      	ldr	r3, [pc, #20]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	4a04      	ldr	r2, [pc, #16]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80031f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3718      	adds	r7, #24
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	40021000 	.word	0x40021000

08003208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e049      	b.n	80032ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d106      	bne.n	8003234 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7fe faf6 	bl	8001820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3304      	adds	r3, #4
 8003244:	4619      	mov	r1, r3
 8003246:	4610      	mov	r0, r2
 8003248:	f000 fde8 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d001      	beq.n	80032d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e04a      	b.n	8003366 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2202      	movs	r2, #2
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0201 	orr.w	r2, r2, #1
 80032e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a21      	ldr	r2, [pc, #132]	; (8003374 <HAL_TIM_Base_Start_IT+0xbc>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d018      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x6c>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032fa:	d013      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x6c>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a1d      	ldr	r2, [pc, #116]	; (8003378 <HAL_TIM_Base_Start_IT+0xc0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d00e      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x6c>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a1c      	ldr	r2, [pc, #112]	; (800337c <HAL_TIM_Base_Start_IT+0xc4>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d009      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x6c>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a1a      	ldr	r2, [pc, #104]	; (8003380 <HAL_TIM_Base_Start_IT+0xc8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d004      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x6c>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a19      	ldr	r2, [pc, #100]	; (8003384 <HAL_TIM_Base_Start_IT+0xcc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d115      	bne.n	8003350 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	4b17      	ldr	r3, [pc, #92]	; (8003388 <HAL_TIM_Base_Start_IT+0xd0>)
 800332c:	4013      	ands	r3, r2
 800332e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2b06      	cmp	r3, #6
 8003334:	d015      	beq.n	8003362 <HAL_TIM_Base_Start_IT+0xaa>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800333c:	d011      	beq.n	8003362 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f042 0201 	orr.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800334e:	e008      	b.n	8003362 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	e000      	b.n	8003364 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003362:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40012c00 	.word	0x40012c00
 8003378:	40000400 	.word	0x40000400
 800337c:	40000800 	.word	0x40000800
 8003380:	40013400 	.word	0x40013400
 8003384:	40014000 	.word	0x40014000
 8003388:	00010007 	.word	0x00010007

0800338c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e049      	b.n	8003432 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7fe f9ea 	bl	800178c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2202      	movs	r2, #2
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3304      	adds	r3, #4
 80033c8:	4619      	mov	r1, r3
 80033ca:	4610      	mov	r0, r2
 80033cc:	f000 fd26 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d109      	bne.n	8003460 <HAL_TIM_PWM_Start+0x24>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	bf14      	ite	ne
 8003458:	2301      	movne	r3, #1
 800345a:	2300      	moveq	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	e03c      	b.n	80034da <HAL_TIM_PWM_Start+0x9e>
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	2b04      	cmp	r3, #4
 8003464:	d109      	bne.n	800347a <HAL_TIM_PWM_Start+0x3e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b01      	cmp	r3, #1
 8003470:	bf14      	ite	ne
 8003472:	2301      	movne	r3, #1
 8003474:	2300      	moveq	r3, #0
 8003476:	b2db      	uxtb	r3, r3
 8003478:	e02f      	b.n	80034da <HAL_TIM_PWM_Start+0x9e>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b08      	cmp	r3, #8
 800347e:	d109      	bne.n	8003494 <HAL_TIM_PWM_Start+0x58>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b01      	cmp	r3, #1
 800348a:	bf14      	ite	ne
 800348c:	2301      	movne	r3, #1
 800348e:	2300      	moveq	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	e022      	b.n	80034da <HAL_TIM_PWM_Start+0x9e>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b0c      	cmp	r3, #12
 8003498:	d109      	bne.n	80034ae <HAL_TIM_PWM_Start+0x72>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	bf14      	ite	ne
 80034a6:	2301      	movne	r3, #1
 80034a8:	2300      	moveq	r3, #0
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	e015      	b.n	80034da <HAL_TIM_PWM_Start+0x9e>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b10      	cmp	r3, #16
 80034b2:	d109      	bne.n	80034c8 <HAL_TIM_PWM_Start+0x8c>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2b01      	cmp	r3, #1
 80034be:	bf14      	ite	ne
 80034c0:	2301      	movne	r3, #1
 80034c2:	2300      	moveq	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	e008      	b.n	80034da <HAL_TIM_PWM_Start+0x9e>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	bf14      	ite	ne
 80034d4:	2301      	movne	r3, #1
 80034d6:	2300      	moveq	r3, #0
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e097      	b.n	8003612 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <HAL_TIM_PWM_Start+0xb6>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034f0:	e023      	b.n	800353a <HAL_TIM_PWM_Start+0xfe>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d104      	bne.n	8003502 <HAL_TIM_PWM_Start+0xc6>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003500:	e01b      	b.n	800353a <HAL_TIM_PWM_Start+0xfe>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2b08      	cmp	r3, #8
 8003506:	d104      	bne.n	8003512 <HAL_TIM_PWM_Start+0xd6>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003510:	e013      	b.n	800353a <HAL_TIM_PWM_Start+0xfe>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	2b0c      	cmp	r3, #12
 8003516:	d104      	bne.n	8003522 <HAL_TIM_PWM_Start+0xe6>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003520:	e00b      	b.n	800353a <HAL_TIM_PWM_Start+0xfe>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	2b10      	cmp	r3, #16
 8003526:	d104      	bne.n	8003532 <HAL_TIM_PWM_Start+0xf6>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2202      	movs	r2, #2
 800352c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003530:	e003      	b.n	800353a <HAL_TIM_PWM_Start+0xfe>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2202      	movs	r2, #2
 8003536:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2201      	movs	r2, #1
 8003540:	6839      	ldr	r1, [r7, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f000 fff0 	bl	8004528 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a33      	ldr	r2, [pc, #204]	; (800361c <HAL_TIM_PWM_Start+0x1e0>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d013      	beq.n	800357a <HAL_TIM_PWM_Start+0x13e>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a32      	ldr	r2, [pc, #200]	; (8003620 <HAL_TIM_PWM_Start+0x1e4>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d00e      	beq.n	800357a <HAL_TIM_PWM_Start+0x13e>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a30      	ldr	r2, [pc, #192]	; (8003624 <HAL_TIM_PWM_Start+0x1e8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d009      	beq.n	800357a <HAL_TIM_PWM_Start+0x13e>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a2f      	ldr	r2, [pc, #188]	; (8003628 <HAL_TIM_PWM_Start+0x1ec>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d004      	beq.n	800357a <HAL_TIM_PWM_Start+0x13e>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a2d      	ldr	r2, [pc, #180]	; (800362c <HAL_TIM_PWM_Start+0x1f0>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d101      	bne.n	800357e <HAL_TIM_PWM_Start+0x142>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <HAL_TIM_PWM_Start+0x144>
 800357e:	2300      	movs	r3, #0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d007      	beq.n	8003594 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003592:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a20      	ldr	r2, [pc, #128]	; (800361c <HAL_TIM_PWM_Start+0x1e0>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d018      	beq.n	80035d0 <HAL_TIM_PWM_Start+0x194>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a6:	d013      	beq.n	80035d0 <HAL_TIM_PWM_Start+0x194>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a20      	ldr	r2, [pc, #128]	; (8003630 <HAL_TIM_PWM_Start+0x1f4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d00e      	beq.n	80035d0 <HAL_TIM_PWM_Start+0x194>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a1f      	ldr	r2, [pc, #124]	; (8003634 <HAL_TIM_PWM_Start+0x1f8>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d009      	beq.n	80035d0 <HAL_TIM_PWM_Start+0x194>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a17      	ldr	r2, [pc, #92]	; (8003620 <HAL_TIM_PWM_Start+0x1e4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d004      	beq.n	80035d0 <HAL_TIM_PWM_Start+0x194>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a16      	ldr	r2, [pc, #88]	; (8003624 <HAL_TIM_PWM_Start+0x1e8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d115      	bne.n	80035fc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	4b18      	ldr	r3, [pc, #96]	; (8003638 <HAL_TIM_PWM_Start+0x1fc>)
 80035d8:	4013      	ands	r3, r2
 80035da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2b06      	cmp	r3, #6
 80035e0:	d015      	beq.n	800360e <HAL_TIM_PWM_Start+0x1d2>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035e8:	d011      	beq.n	800360e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f042 0201 	orr.w	r2, r2, #1
 80035f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035fa:	e008      	b.n	800360e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f042 0201 	orr.w	r2, r2, #1
 800360a:	601a      	str	r2, [r3, #0]
 800360c:	e000      	b.n	8003610 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800360e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40012c00 	.word	0x40012c00
 8003620:	40013400 	.word	0x40013400
 8003624:	40014000 	.word	0x40014000
 8003628:	40014400 	.word	0x40014400
 800362c:	40014800 	.word	0x40014800
 8003630:	40000400 	.word	0x40000400
 8003634:	40000800 	.word	0x40000800
 8003638:	00010007 	.word	0x00010007

0800363c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e097      	b.n	8003780 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b00      	cmp	r3, #0
 800365a:	d106      	bne.n	800366a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f7fe f84d 	bl	8001704 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2202      	movs	r2, #2
 800366e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6812      	ldr	r2, [r2, #0]
 800367c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8003680:	f023 0307 	bic.w	r3, r3, #7
 8003684:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3304      	adds	r3, #4
 800368e:	4619      	mov	r1, r3
 8003690:	4610      	mov	r0, r2
 8003692:	f000 fbc3 	bl	8003e1c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036be:	f023 0303 	bic.w	r3, r3, #3
 80036c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	021b      	lsls	r3, r3, #8
 80036ce:	4313      	orrs	r3, r2
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80036dc:	f023 030c 	bic.w	r3, r3, #12
 80036e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	68da      	ldr	r2, [r3, #12]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	69db      	ldr	r3, [r3, #28]
 80036f6:	021b      	lsls	r3, r3, #8
 80036f8:	4313      	orrs	r3, r2
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	011a      	lsls	r2, r3, #4
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	031b      	lsls	r3, r3, #12
 800370c:	4313      	orrs	r3, r2
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800371a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003722:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	4313      	orrs	r3, r2
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2201      	movs	r2, #1
 800375a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2201      	movs	r2, #1
 8003772:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3718      	adds	r7, #24
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003798:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037a0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80037a8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037b0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d110      	bne.n	80037da <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d102      	bne.n	80037c4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80037be:	7b7b      	ldrb	r3, [r7, #13]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d001      	beq.n	80037c8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e069      	b.n	800389c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037d8:	e031      	b.n	800383e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	2b04      	cmp	r3, #4
 80037de:	d110      	bne.n	8003802 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80037e0:	7bbb      	ldrb	r3, [r7, #14]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d102      	bne.n	80037ec <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80037e6:	7b3b      	ldrb	r3, [r7, #12]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d001      	beq.n	80037f0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e055      	b.n	800389c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003800:	e01d      	b.n	800383e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003802:	7bfb      	ldrb	r3, [r7, #15]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d108      	bne.n	800381a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003808:	7bbb      	ldrb	r3, [r7, #14]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d105      	bne.n	800381a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800380e:	7b7b      	ldrb	r3, [r7, #13]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d102      	bne.n	800381a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003814:	7b3b      	ldrb	r3, [r7, #12]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d001      	beq.n	800381e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e03e      	b.n	800389c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2202      	movs	r2, #2
 8003822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2202      	movs	r2, #2
 800382a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2202      	movs	r2, #2
 8003832:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2202      	movs	r2, #2
 800383a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d003      	beq.n	800384c <HAL_TIM_Encoder_Start+0xc4>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2b04      	cmp	r3, #4
 8003848:	d008      	beq.n	800385c <HAL_TIM_Encoder_Start+0xd4>
 800384a:	e00f      	b.n	800386c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2201      	movs	r2, #1
 8003852:	2100      	movs	r1, #0
 8003854:	4618      	mov	r0, r3
 8003856:	f000 fe67 	bl	8004528 <TIM_CCxChannelCmd>
      break;
 800385a:	e016      	b.n	800388a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2201      	movs	r2, #1
 8003862:	2104      	movs	r1, #4
 8003864:	4618      	mov	r0, r3
 8003866:	f000 fe5f 	bl	8004528 <TIM_CCxChannelCmd>
      break;
 800386a:	e00e      	b.n	800388a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2201      	movs	r2, #1
 8003872:	2100      	movs	r1, #0
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fe57 	bl	8004528 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2201      	movs	r2, #1
 8003880:	2104      	movs	r1, #4
 8003882:	4618      	mov	r0, r3
 8003884:	f000 fe50 	bl	8004528 <TIM_CCxChannelCmd>
      break;
 8003888:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f042 0201 	orr.w	r2, r2, #1
 8003898:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d122      	bne.n	8003900 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d11b      	bne.n	8003900 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f06f 0202 	mvn.w	r2, #2
 80038d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	f003 0303 	and.w	r3, r3, #3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 fa7a 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 80038ec:	e005      	b.n	80038fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 fa6c 	bl	8003dcc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fa7d 	bl	8003df4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	f003 0304 	and.w	r3, r3, #4
 800390a:	2b04      	cmp	r3, #4
 800390c:	d122      	bne.n	8003954 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b04      	cmp	r3, #4
 800391a:	d11b      	bne.n	8003954 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f06f 0204 	mvn.w	r2, #4
 8003924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2202      	movs	r2, #2
 800392a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fa50 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 8003940:	e005      	b.n	800394e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 fa42 	bl	8003dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 fa53 	bl	8003df4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b08      	cmp	r3, #8
 8003960:	d122      	bne.n	80039a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f003 0308 	and.w	r3, r3, #8
 800396c:	2b08      	cmp	r3, #8
 800396e:	d11b      	bne.n	80039a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f06f 0208 	mvn.w	r2, #8
 8003978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2204      	movs	r2, #4
 800397e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 fa26 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 8003994:	e005      	b.n	80039a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fa18 	bl	8003dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 fa29 	bl	8003df4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	2b10      	cmp	r3, #16
 80039b4:	d122      	bne.n	80039fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f003 0310 	and.w	r3, r3, #16
 80039c0:	2b10      	cmp	r3, #16
 80039c2:	d11b      	bne.n	80039fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f06f 0210 	mvn.w	r2, #16
 80039cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2208      	movs	r2, #8
 80039d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 f9fc 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 80039e8:	e005      	b.n	80039f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f9ee 	bl	8003dcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 f9ff 	bl	8003df4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d10e      	bne.n	8003a28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d107      	bne.n	8003a28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f06f 0201 	mvn.w	r2, #1
 8003a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7fd fae8 	bl	8000ff8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a32:	2b80      	cmp	r3, #128	; 0x80
 8003a34:	d10e      	bne.n	8003a54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a40:	2b80      	cmp	r3, #128	; 0x80
 8003a42:	d107      	bne.n	8003a54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 fe1c 	bl	800468c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a62:	d10e      	bne.n	8003a82 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a6e:	2b80      	cmp	r3, #128	; 0x80
 8003a70:	d107      	bne.n	8003a82 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 fe0f 	bl	80046a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8c:	2b40      	cmp	r3, #64	; 0x40
 8003a8e:	d10e      	bne.n	8003aae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9a:	2b40      	cmp	r3, #64	; 0x40
 8003a9c:	d107      	bne.n	8003aae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f9ad 	bl	8003e08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	f003 0320 	and.w	r3, r3, #32
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	d10e      	bne.n	8003ada <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	f003 0320 	and.w	r3, r3, #32
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d107      	bne.n	8003ada <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f06f 0220 	mvn.w	r2, #32
 8003ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fdcf 	bl	8004678 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ae4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ae8:	d10f      	bne.n	8003b0a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003af4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003af8:	d107      	bne.n	8003b0a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8003b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 fdd5 	bl	80046b4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b14:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b18:	d10f      	bne.n	8003b3a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b24:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b28:	d107      	bne.n	8003b3a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8003b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 fdc7 	bl	80046c8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b48:	d10f      	bne.n	8003b6a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b58:	d107      	bne.n	8003b6a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8003b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 fdb9 	bl	80046dc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b74:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b78:	d10f      	bne.n	8003b9a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b88:	d107      	bne.n	8003b9a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8003b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 fdab 	bl	80046f0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e0ff      	b.n	8003dc2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b14      	cmp	r3, #20
 8003bce:	f200 80f0 	bhi.w	8003db2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003bd2:	a201      	add	r2, pc, #4	; (adr r2, 8003bd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd8:	08003c2d 	.word	0x08003c2d
 8003bdc:	08003db3 	.word	0x08003db3
 8003be0:	08003db3 	.word	0x08003db3
 8003be4:	08003db3 	.word	0x08003db3
 8003be8:	08003c6d 	.word	0x08003c6d
 8003bec:	08003db3 	.word	0x08003db3
 8003bf0:	08003db3 	.word	0x08003db3
 8003bf4:	08003db3 	.word	0x08003db3
 8003bf8:	08003caf 	.word	0x08003caf
 8003bfc:	08003db3 	.word	0x08003db3
 8003c00:	08003db3 	.word	0x08003db3
 8003c04:	08003db3 	.word	0x08003db3
 8003c08:	08003cef 	.word	0x08003cef
 8003c0c:	08003db3 	.word	0x08003db3
 8003c10:	08003db3 	.word	0x08003db3
 8003c14:	08003db3 	.word	0x08003db3
 8003c18:	08003d31 	.word	0x08003d31
 8003c1c:	08003db3 	.word	0x08003db3
 8003c20:	08003db3 	.word	0x08003db3
 8003c24:	08003db3 	.word	0x08003db3
 8003c28:	08003d71 	.word	0x08003d71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68b9      	ldr	r1, [r7, #8]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 f982 	bl	8003f3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699a      	ldr	r2, [r3, #24]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0208 	orr.w	r2, r2, #8
 8003c46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699a      	ldr	r2, [r3, #24]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0204 	bic.w	r2, r2, #4
 8003c56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6999      	ldr	r1, [r3, #24]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	619a      	str	r2, [r3, #24]
      break;
 8003c6a:	e0a5      	b.n	8003db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68b9      	ldr	r1, [r7, #8]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f9f2 	bl	800405c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699a      	ldr	r2, [r3, #24]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699a      	ldr	r2, [r3, #24]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6999      	ldr	r1, [r3, #24]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	021a      	lsls	r2, r3, #8
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	619a      	str	r2, [r3, #24]
      break;
 8003cac:	e084      	b.n	8003db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68b9      	ldr	r1, [r7, #8]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 fa5b 	bl	8004170 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	69da      	ldr	r2, [r3, #28]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0208 	orr.w	r2, r2, #8
 8003cc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	69da      	ldr	r2, [r3, #28]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0204 	bic.w	r2, r2, #4
 8003cd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69d9      	ldr	r1, [r3, #28]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	61da      	str	r2, [r3, #28]
      break;
 8003cec:	e064      	b.n	8003db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68b9      	ldr	r1, [r7, #8]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fac3 	bl	8004280 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69da      	ldr	r2, [r3, #28]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69d9      	ldr	r1, [r3, #28]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	021a      	lsls	r2, r3, #8
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	61da      	str	r2, [r3, #28]
      break;
 8003d2e:	e043      	b.n	8003db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	68b9      	ldr	r1, [r7, #8]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 fb2c 	bl	8004394 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0208 	orr.w	r2, r2, #8
 8003d4a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 0204 	bic.w	r2, r2, #4
 8003d5a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003d6e:	e023      	b.n	8003db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68b9      	ldr	r1, [r7, #8]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fb70 	bl	800445c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d8a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d9a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	021a      	lsls	r2, r3, #8
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	430a      	orrs	r2, r1
 8003dae:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003db0:	e002      	b.n	8003db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	75fb      	strb	r3, [r7, #23]
      break;
 8003db6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3718      	adds	r7, #24
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop

08003dcc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a3c      	ldr	r2, [pc, #240]	; (8003f20 <TIM_Base_SetConfig+0x104>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d00f      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e3a:	d00b      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a39      	ldr	r2, [pc, #228]	; (8003f24 <TIM_Base_SetConfig+0x108>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d007      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a38      	ldr	r2, [pc, #224]	; (8003f28 <TIM_Base_SetConfig+0x10c>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d003      	beq.n	8003e54 <TIM_Base_SetConfig+0x38>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a37      	ldr	r2, [pc, #220]	; (8003f2c <TIM_Base_SetConfig+0x110>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d108      	bne.n	8003e66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a2d      	ldr	r2, [pc, #180]	; (8003f20 <TIM_Base_SetConfig+0x104>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d01b      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e74:	d017      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a2a      	ldr	r2, [pc, #168]	; (8003f24 <TIM_Base_SetConfig+0x108>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d013      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a29      	ldr	r2, [pc, #164]	; (8003f28 <TIM_Base_SetConfig+0x10c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d00f      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a28      	ldr	r2, [pc, #160]	; (8003f2c <TIM_Base_SetConfig+0x110>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d00b      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a27      	ldr	r2, [pc, #156]	; (8003f30 <TIM_Base_SetConfig+0x114>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d007      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a26      	ldr	r2, [pc, #152]	; (8003f34 <TIM_Base_SetConfig+0x118>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d003      	beq.n	8003ea6 <TIM_Base_SetConfig+0x8a>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a25      	ldr	r2, [pc, #148]	; (8003f38 <TIM_Base_SetConfig+0x11c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d108      	bne.n	8003eb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a10      	ldr	r2, [pc, #64]	; (8003f20 <TIM_Base_SetConfig+0x104>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d00f      	beq.n	8003f04 <TIM_Base_SetConfig+0xe8>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a11      	ldr	r2, [pc, #68]	; (8003f2c <TIM_Base_SetConfig+0x110>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d00b      	beq.n	8003f04 <TIM_Base_SetConfig+0xe8>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a10      	ldr	r2, [pc, #64]	; (8003f30 <TIM_Base_SetConfig+0x114>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d007      	beq.n	8003f04 <TIM_Base_SetConfig+0xe8>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a0f      	ldr	r2, [pc, #60]	; (8003f34 <TIM_Base_SetConfig+0x118>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d003      	beq.n	8003f04 <TIM_Base_SetConfig+0xe8>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a0e      	ldr	r2, [pc, #56]	; (8003f38 <TIM_Base_SetConfig+0x11c>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d103      	bne.n	8003f0c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	691a      	ldr	r2, [r3, #16]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	615a      	str	r2, [r3, #20]
}
 8003f12:	bf00      	nop
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	40012c00 	.word	0x40012c00
 8003f24:	40000400 	.word	0x40000400
 8003f28:	40000800 	.word	0x40000800
 8003f2c:	40013400 	.word	0x40013400
 8003f30:	40014000 	.word	0x40014000
 8003f34:	40014400 	.word	0x40014400
 8003f38:	40014800 	.word	0x40014800

08003f3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f023 0201 	bic.w	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f023 0303 	bic.w	r3, r3, #3
 8003f76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f023 0302 	bic.w	r3, r3, #2
 8003f88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a2c      	ldr	r2, [pc, #176]	; (8004048 <TIM_OC1_SetConfig+0x10c>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d00f      	beq.n	8003fbc <TIM_OC1_SetConfig+0x80>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a2b      	ldr	r2, [pc, #172]	; (800404c <TIM_OC1_SetConfig+0x110>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d00b      	beq.n	8003fbc <TIM_OC1_SetConfig+0x80>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4a2a      	ldr	r2, [pc, #168]	; (8004050 <TIM_OC1_SetConfig+0x114>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d007      	beq.n	8003fbc <TIM_OC1_SetConfig+0x80>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a29      	ldr	r2, [pc, #164]	; (8004054 <TIM_OC1_SetConfig+0x118>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d003      	beq.n	8003fbc <TIM_OC1_SetConfig+0x80>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a28      	ldr	r2, [pc, #160]	; (8004058 <TIM_OC1_SetConfig+0x11c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d10c      	bne.n	8003fd6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	f023 0308 	bic.w	r3, r3, #8
 8003fc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f023 0304 	bic.w	r3, r3, #4
 8003fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a1b      	ldr	r2, [pc, #108]	; (8004048 <TIM_OC1_SetConfig+0x10c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d00f      	beq.n	8003ffe <TIM_OC1_SetConfig+0xc2>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a1a      	ldr	r2, [pc, #104]	; (800404c <TIM_OC1_SetConfig+0x110>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d00b      	beq.n	8003ffe <TIM_OC1_SetConfig+0xc2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a19      	ldr	r2, [pc, #100]	; (8004050 <TIM_OC1_SetConfig+0x114>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d007      	beq.n	8003ffe <TIM_OC1_SetConfig+0xc2>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a18      	ldr	r2, [pc, #96]	; (8004054 <TIM_OC1_SetConfig+0x118>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d003      	beq.n	8003ffe <TIM_OC1_SetConfig+0xc2>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a17      	ldr	r2, [pc, #92]	; (8004058 <TIM_OC1_SetConfig+0x11c>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d111      	bne.n	8004022 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800400c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4313      	orrs	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4313      	orrs	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	621a      	str	r2, [r3, #32]
}
 800403c:	bf00      	nop
 800403e:	371c      	adds	r7, #28
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	40012c00 	.word	0x40012c00
 800404c:	40013400 	.word	0x40013400
 8004050:	40014000 	.word	0x40014000
 8004054:	40014400 	.word	0x40014400
 8004058:	40014800 	.word	0x40014800

0800405c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	f023 0210 	bic.w	r2, r3, #16
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800408a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800408e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	021b      	lsls	r3, r3, #8
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	f023 0320 	bic.w	r3, r3, #32
 80040aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a28      	ldr	r2, [pc, #160]	; (800415c <TIM_OC2_SetConfig+0x100>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d003      	beq.n	80040c8 <TIM_OC2_SetConfig+0x6c>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a27      	ldr	r2, [pc, #156]	; (8004160 <TIM_OC2_SetConfig+0x104>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d10d      	bne.n	80040e4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a1d      	ldr	r2, [pc, #116]	; (800415c <TIM_OC2_SetConfig+0x100>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00f      	beq.n	800410c <TIM_OC2_SetConfig+0xb0>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a1c      	ldr	r2, [pc, #112]	; (8004160 <TIM_OC2_SetConfig+0x104>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d00b      	beq.n	800410c <TIM_OC2_SetConfig+0xb0>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a1b      	ldr	r2, [pc, #108]	; (8004164 <TIM_OC2_SetConfig+0x108>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d007      	beq.n	800410c <TIM_OC2_SetConfig+0xb0>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a1a      	ldr	r2, [pc, #104]	; (8004168 <TIM_OC2_SetConfig+0x10c>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d003      	beq.n	800410c <TIM_OC2_SetConfig+0xb0>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a19      	ldr	r2, [pc, #100]	; (800416c <TIM_OC2_SetConfig+0x110>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d113      	bne.n	8004134 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004112:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800411a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	4313      	orrs	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	621a      	str	r2, [r3, #32]
}
 800414e:	bf00      	nop
 8004150:	371c      	adds	r7, #28
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	40012c00 	.word	0x40012c00
 8004160:	40013400 	.word	0x40013400
 8004164:	40014000 	.word	0x40014000
 8004168:	40014400 	.word	0x40014400
 800416c:	40014800 	.word	0x40014800

08004170 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004170:	b480      	push	{r7}
 8004172:	b087      	sub	sp, #28
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69db      	ldr	r3, [r3, #28]
 8004196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800419e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f023 0303 	bic.w	r3, r3, #3
 80041aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	021b      	lsls	r3, r3, #8
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a27      	ldr	r2, [pc, #156]	; (800426c <TIM_OC3_SetConfig+0xfc>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d003      	beq.n	80041da <TIM_OC3_SetConfig+0x6a>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a26      	ldr	r2, [pc, #152]	; (8004270 <TIM_OC3_SetConfig+0x100>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d10d      	bne.n	80041f6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	021b      	lsls	r3, r3, #8
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a1c      	ldr	r2, [pc, #112]	; (800426c <TIM_OC3_SetConfig+0xfc>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d00f      	beq.n	800421e <TIM_OC3_SetConfig+0xae>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a1b      	ldr	r2, [pc, #108]	; (8004270 <TIM_OC3_SetConfig+0x100>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d00b      	beq.n	800421e <TIM_OC3_SetConfig+0xae>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a1a      	ldr	r2, [pc, #104]	; (8004274 <TIM_OC3_SetConfig+0x104>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d007      	beq.n	800421e <TIM_OC3_SetConfig+0xae>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a19      	ldr	r2, [pc, #100]	; (8004278 <TIM_OC3_SetConfig+0x108>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d003      	beq.n	800421e <TIM_OC3_SetConfig+0xae>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a18      	ldr	r2, [pc, #96]	; (800427c <TIM_OC3_SetConfig+0x10c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d113      	bne.n	8004246 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800422c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	4313      	orrs	r3, r2
 8004244:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	621a      	str	r2, [r3, #32]
}
 8004260:	bf00      	nop
 8004262:	371c      	adds	r7, #28
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	40012c00 	.word	0x40012c00
 8004270:	40013400 	.word	0x40013400
 8004274:	40014000 	.word	0x40014000
 8004278:	40014400 	.word	0x40014400
 800427c:	40014800 	.word	0x40014800

08004280 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	021b      	lsls	r3, r3, #8
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	031b      	lsls	r3, r3, #12
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a28      	ldr	r2, [pc, #160]	; (8004380 <TIM_OC4_SetConfig+0x100>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d003      	beq.n	80042ec <TIM_OC4_SetConfig+0x6c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a27      	ldr	r2, [pc, #156]	; (8004384 <TIM_OC4_SetConfig+0x104>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d10d      	bne.n	8004308 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80042f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	031b      	lsls	r3, r3, #12
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004306:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a1d      	ldr	r2, [pc, #116]	; (8004380 <TIM_OC4_SetConfig+0x100>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d00f      	beq.n	8004330 <TIM_OC4_SetConfig+0xb0>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a1c      	ldr	r2, [pc, #112]	; (8004384 <TIM_OC4_SetConfig+0x104>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d00b      	beq.n	8004330 <TIM_OC4_SetConfig+0xb0>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a1b      	ldr	r2, [pc, #108]	; (8004388 <TIM_OC4_SetConfig+0x108>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d007      	beq.n	8004330 <TIM_OC4_SetConfig+0xb0>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a1a      	ldr	r2, [pc, #104]	; (800438c <TIM_OC4_SetConfig+0x10c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d003      	beq.n	8004330 <TIM_OC4_SetConfig+0xb0>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	4a19      	ldr	r2, [pc, #100]	; (8004390 <TIM_OC4_SetConfig+0x110>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d113      	bne.n	8004358 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004336:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800433e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	019b      	lsls	r3, r3, #6
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	4313      	orrs	r3, r2
 800434a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	019b      	lsls	r3, r3, #6
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685a      	ldr	r2, [r3, #4]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	621a      	str	r2, [r3, #32]
}
 8004372:	bf00      	nop
 8004374:	371c      	adds	r7, #28
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	40012c00 	.word	0x40012c00
 8004384:	40013400 	.word	0x40013400
 8004388:	40014000 	.word	0x40014000
 800438c:	40014400 	.word	0x40014400
 8004390:	40014800 	.word	0x40014800

08004394 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004394:	b480      	push	{r7}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80043d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	041b      	lsls	r3, r3, #16
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a17      	ldr	r2, [pc, #92]	; (8004448 <TIM_OC5_SetConfig+0xb4>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00f      	beq.n	800440e <TIM_OC5_SetConfig+0x7a>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a16      	ldr	r2, [pc, #88]	; (800444c <TIM_OC5_SetConfig+0xb8>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d00b      	beq.n	800440e <TIM_OC5_SetConfig+0x7a>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a15      	ldr	r2, [pc, #84]	; (8004450 <TIM_OC5_SetConfig+0xbc>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d007      	beq.n	800440e <TIM_OC5_SetConfig+0x7a>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a14      	ldr	r2, [pc, #80]	; (8004454 <TIM_OC5_SetConfig+0xc0>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d003      	beq.n	800440e <TIM_OC5_SetConfig+0x7a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a13      	ldr	r2, [pc, #76]	; (8004458 <TIM_OC5_SetConfig+0xc4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d109      	bne.n	8004422 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004414:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	021b      	lsls	r3, r3, #8
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	4313      	orrs	r3, r2
 8004420:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	621a      	str	r2, [r3, #32]
}
 800443c:	bf00      	nop
 800443e:	371c      	adds	r7, #28
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	40012c00 	.word	0x40012c00
 800444c:	40013400 	.word	0x40013400
 8004450:	40014000 	.word	0x40014000
 8004454:	40014400 	.word	0x40014400
 8004458:	40014800 	.word	0x40014800

0800445c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800448a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800448e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	021b      	lsls	r3, r3, #8
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	4313      	orrs	r3, r2
 800449a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80044a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	051b      	lsls	r3, r3, #20
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a18      	ldr	r2, [pc, #96]	; (8004514 <TIM_OC6_SetConfig+0xb8>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00f      	beq.n	80044d8 <TIM_OC6_SetConfig+0x7c>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a17      	ldr	r2, [pc, #92]	; (8004518 <TIM_OC6_SetConfig+0xbc>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d00b      	beq.n	80044d8 <TIM_OC6_SetConfig+0x7c>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a16      	ldr	r2, [pc, #88]	; (800451c <TIM_OC6_SetConfig+0xc0>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d007      	beq.n	80044d8 <TIM_OC6_SetConfig+0x7c>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a15      	ldr	r2, [pc, #84]	; (8004520 <TIM_OC6_SetConfig+0xc4>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d003      	beq.n	80044d8 <TIM_OC6_SetConfig+0x7c>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a14      	ldr	r2, [pc, #80]	; (8004524 <TIM_OC6_SetConfig+0xc8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d109      	bne.n	80044ec <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	029b      	lsls	r3, r3, #10
 80044e6:	697a      	ldr	r2, [r7, #20]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	621a      	str	r2, [r3, #32]
}
 8004506:	bf00      	nop
 8004508:	371c      	adds	r7, #28
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40012c00 	.word	0x40012c00
 8004518:	40013400 	.word	0x40013400
 800451c:	40014000 	.word	0x40014000
 8004520:	40014400 	.word	0x40014400
 8004524:	40014800 	.word	0x40014800

08004528 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 031f 	and.w	r3, r3, #31
 800453a:	2201      	movs	r2, #1
 800453c:	fa02 f303 	lsl.w	r3, r2, r3
 8004540:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	43db      	mvns	r3, r3
 800454a:	401a      	ands	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a1a      	ldr	r2, [r3, #32]
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f003 031f 	and.w	r3, r3, #31
 800455a:	6879      	ldr	r1, [r7, #4]
 800455c:	fa01 f303 	lsl.w	r3, r1, r3
 8004560:	431a      	orrs	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	621a      	str	r2, [r3, #32]
}
 8004566:	bf00      	nop
 8004568:	371c      	adds	r7, #28
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004588:	2302      	movs	r3, #2
 800458a:	e065      	b.n	8004658 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a2c      	ldr	r2, [pc, #176]	; (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d004      	beq.n	80045c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a2b      	ldr	r2, [pc, #172]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d108      	bne.n	80045d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80045c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80045d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a1b      	ldr	r2, [pc, #108]	; (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d018      	beq.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004602:	d013      	beq.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a18      	ldr	r2, [pc, #96]	; (800466c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d00e      	beq.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a17      	ldr	r2, [pc, #92]	; (8004670 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d009      	beq.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a12      	ldr	r2, [pc, #72]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d004      	beq.n	800462c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a13      	ldr	r2, [pc, #76]	; (8004674 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d10c      	bne.n	8004646 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004632:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	4313      	orrs	r3, r2
 800463c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40012c00 	.word	0x40012c00
 8004668:	40013400 	.word	0x40013400
 800466c:	40000400 	.word	0x40000400
 8004670:	40000800 	.word	0x40000800
 8004674:	40014000 	.word	0x40014000

08004678 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80046f8:	bf00      	nop
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e042      	b.n	800479c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800471c:	2b00      	cmp	r3, #0
 800471e:	d106      	bne.n	800472e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7fd f8d3 	bl	80018d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2224      	movs	r2, #36	; 0x24
 8004732:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f022 0201 	bic.w	r2, r2, #1
 8004744:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 f8c2 	bl	80048d0 <UART_SetConfig>
 800474c:	4603      	mov	r3, r0
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e022      	b.n	800479c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475a:	2b00      	cmp	r3, #0
 800475c:	d002      	beq.n	8004764 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 fb82 	bl	8004e68 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	685a      	ldr	r2, [r3, #4]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004772:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004782:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0201 	orr.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 fc09 	bl	8004fac <UART_CheckIdleState>
 800479a:	4603      	mov	r3, r0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08a      	sub	sp, #40	; 0x28
 80047a8:	af02      	add	r7, sp, #8
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	603b      	str	r3, [r7, #0]
 80047b0:	4613      	mov	r3, r2
 80047b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047ba:	2b20      	cmp	r3, #32
 80047bc:	f040 8083 	bne.w	80048c6 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <HAL_UART_Transmit+0x28>
 80047c6:	88fb      	ldrh	r3, [r7, #6]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d101      	bne.n	80047d0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e07b      	b.n	80048c8 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d101      	bne.n	80047de <HAL_UART_Transmit+0x3a>
 80047da:	2302      	movs	r3, #2
 80047dc:	e074      	b.n	80048c8 <HAL_UART_Transmit+0x124>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2201      	movs	r2, #1
 80047e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2221      	movs	r2, #33	; 0x21
 80047f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047f6:	f7fd fa71 	bl	8001cdc <HAL_GetTick>
 80047fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	88fa      	ldrh	r2, [r7, #6]
 8004800:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	88fa      	ldrh	r2, [r7, #6]
 8004808:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004814:	d108      	bne.n	8004828 <HAL_UART_Transmit+0x84>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d104      	bne.n	8004828 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800481e:	2300      	movs	r3, #0
 8004820:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	61bb      	str	r3, [r7, #24]
 8004826:	e003      	b.n	8004830 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800482c:	2300      	movs	r3, #0
 800482e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004838:	e02c      	b.n	8004894 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2200      	movs	r2, #0
 8004842:	2180      	movs	r1, #128	; 0x80
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f000 fbfc 	bl	8005042 <UART_WaitOnFlagUntilTimeout>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e039      	b.n	80048c8 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10b      	bne.n	8004872 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	881b      	ldrh	r3, [r3, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004868:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	3302      	adds	r3, #2
 800486e:	61bb      	str	r3, [r7, #24]
 8004870:	e007      	b.n	8004882 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	781a      	ldrb	r2, [r3, #0]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	3301      	adds	r3, #1
 8004880:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004888:	b29b      	uxth	r3, r3
 800488a:	3b01      	subs	r3, #1
 800488c:	b29a      	uxth	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800489a:	b29b      	uxth	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1cc      	bne.n	800483a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	2200      	movs	r2, #0
 80048a8:	2140      	movs	r1, #64	; 0x40
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 fbc9 	bl	8005042 <UART_WaitOnFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e006      	b.n	80048c8 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2220      	movs	r2, #32
 80048be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80048c2:	2300      	movs	r3, #0
 80048c4:	e000      	b.n	80048c8 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80048c6:	2302      	movs	r3, #2
  }
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3720      	adds	r7, #32
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048d4:	b08c      	sub	sp, #48	; 0x30
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048da:	2300      	movs	r3, #0
 80048dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	689a      	ldr	r2, [r3, #8]
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	431a      	orrs	r2, r3
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	431a      	orrs	r2, r3
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	69db      	ldr	r3, [r3, #28]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	4bab      	ldr	r3, [pc, #684]	; (8004bac <UART_SetConfig+0x2dc>)
 8004900:	4013      	ands	r3, r2
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	6812      	ldr	r2, [r2, #0]
 8004906:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004908:	430b      	orrs	r3, r1
 800490a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4aa0      	ldr	r2, [pc, #640]	; (8004bb0 <UART_SetConfig+0x2e0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d004      	beq.n	800493c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004938:	4313      	orrs	r3, r2
 800493a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004946:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	6812      	ldr	r2, [r2, #0]
 800494e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004950:	430b      	orrs	r3, r1
 8004952:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800495a:	f023 010f 	bic.w	r1, r3, #15
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a91      	ldr	r2, [pc, #580]	; (8004bb4 <UART_SetConfig+0x2e4>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d125      	bne.n	80049c0 <UART_SetConfig+0xf0>
 8004974:	4b90      	ldr	r3, [pc, #576]	; (8004bb8 <UART_SetConfig+0x2e8>)
 8004976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497a:	f003 0303 	and.w	r3, r3, #3
 800497e:	2b03      	cmp	r3, #3
 8004980:	d81a      	bhi.n	80049b8 <UART_SetConfig+0xe8>
 8004982:	a201      	add	r2, pc, #4	; (adr r2, 8004988 <UART_SetConfig+0xb8>)
 8004984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004988:	08004999 	.word	0x08004999
 800498c:	080049a9 	.word	0x080049a9
 8004990:	080049a1 	.word	0x080049a1
 8004994:	080049b1 	.word	0x080049b1
 8004998:	2301      	movs	r3, #1
 800499a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800499e:	e0d6      	b.n	8004b4e <UART_SetConfig+0x27e>
 80049a0:	2302      	movs	r3, #2
 80049a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049a6:	e0d2      	b.n	8004b4e <UART_SetConfig+0x27e>
 80049a8:	2304      	movs	r3, #4
 80049aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049ae:	e0ce      	b.n	8004b4e <UART_SetConfig+0x27e>
 80049b0:	2308      	movs	r3, #8
 80049b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049b6:	e0ca      	b.n	8004b4e <UART_SetConfig+0x27e>
 80049b8:	2310      	movs	r3, #16
 80049ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049be:	e0c6      	b.n	8004b4e <UART_SetConfig+0x27e>
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a7d      	ldr	r2, [pc, #500]	; (8004bbc <UART_SetConfig+0x2ec>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d138      	bne.n	8004a3c <UART_SetConfig+0x16c>
 80049ca:	4b7b      	ldr	r3, [pc, #492]	; (8004bb8 <UART_SetConfig+0x2e8>)
 80049cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d0:	f003 030c 	and.w	r3, r3, #12
 80049d4:	2b0c      	cmp	r3, #12
 80049d6:	d82d      	bhi.n	8004a34 <UART_SetConfig+0x164>
 80049d8:	a201      	add	r2, pc, #4	; (adr r2, 80049e0 <UART_SetConfig+0x110>)
 80049da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049de:	bf00      	nop
 80049e0:	08004a15 	.word	0x08004a15
 80049e4:	08004a35 	.word	0x08004a35
 80049e8:	08004a35 	.word	0x08004a35
 80049ec:	08004a35 	.word	0x08004a35
 80049f0:	08004a25 	.word	0x08004a25
 80049f4:	08004a35 	.word	0x08004a35
 80049f8:	08004a35 	.word	0x08004a35
 80049fc:	08004a35 	.word	0x08004a35
 8004a00:	08004a1d 	.word	0x08004a1d
 8004a04:	08004a35 	.word	0x08004a35
 8004a08:	08004a35 	.word	0x08004a35
 8004a0c:	08004a35 	.word	0x08004a35
 8004a10:	08004a2d 	.word	0x08004a2d
 8004a14:	2300      	movs	r3, #0
 8004a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a1a:	e098      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a22:	e094      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a24:	2304      	movs	r3, #4
 8004a26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a2a:	e090      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a2c:	2308      	movs	r3, #8
 8004a2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a32:	e08c      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a34:	2310      	movs	r3, #16
 8004a36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a3a:	e088      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a5f      	ldr	r2, [pc, #380]	; (8004bc0 <UART_SetConfig+0x2f0>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d125      	bne.n	8004a92 <UART_SetConfig+0x1c2>
 8004a46:	4b5c      	ldr	r3, [pc, #368]	; (8004bb8 <UART_SetConfig+0x2e8>)
 8004a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004a50:	2b30      	cmp	r3, #48	; 0x30
 8004a52:	d016      	beq.n	8004a82 <UART_SetConfig+0x1b2>
 8004a54:	2b30      	cmp	r3, #48	; 0x30
 8004a56:	d818      	bhi.n	8004a8a <UART_SetConfig+0x1ba>
 8004a58:	2b20      	cmp	r3, #32
 8004a5a:	d00a      	beq.n	8004a72 <UART_SetConfig+0x1a2>
 8004a5c:	2b20      	cmp	r3, #32
 8004a5e:	d814      	bhi.n	8004a8a <UART_SetConfig+0x1ba>
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d002      	beq.n	8004a6a <UART_SetConfig+0x19a>
 8004a64:	2b10      	cmp	r3, #16
 8004a66:	d008      	beq.n	8004a7a <UART_SetConfig+0x1aa>
 8004a68:	e00f      	b.n	8004a8a <UART_SetConfig+0x1ba>
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a70:	e06d      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a72:	2302      	movs	r3, #2
 8004a74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a78:	e069      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a7a:	2304      	movs	r3, #4
 8004a7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a80:	e065      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a82:	2308      	movs	r3, #8
 8004a84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a88:	e061      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a8a:	2310      	movs	r3, #16
 8004a8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a90:	e05d      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a4b      	ldr	r2, [pc, #300]	; (8004bc4 <UART_SetConfig+0x2f4>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d125      	bne.n	8004ae8 <UART_SetConfig+0x218>
 8004a9c:	4b46      	ldr	r3, [pc, #280]	; (8004bb8 <UART_SetConfig+0x2e8>)
 8004a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aa2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004aa6:	2bc0      	cmp	r3, #192	; 0xc0
 8004aa8:	d016      	beq.n	8004ad8 <UART_SetConfig+0x208>
 8004aaa:	2bc0      	cmp	r3, #192	; 0xc0
 8004aac:	d818      	bhi.n	8004ae0 <UART_SetConfig+0x210>
 8004aae:	2b80      	cmp	r3, #128	; 0x80
 8004ab0:	d00a      	beq.n	8004ac8 <UART_SetConfig+0x1f8>
 8004ab2:	2b80      	cmp	r3, #128	; 0x80
 8004ab4:	d814      	bhi.n	8004ae0 <UART_SetConfig+0x210>
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <UART_SetConfig+0x1f0>
 8004aba:	2b40      	cmp	r3, #64	; 0x40
 8004abc:	d008      	beq.n	8004ad0 <UART_SetConfig+0x200>
 8004abe:	e00f      	b.n	8004ae0 <UART_SetConfig+0x210>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ac6:	e042      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004ac8:	2302      	movs	r3, #2
 8004aca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ace:	e03e      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004ad0:	2304      	movs	r3, #4
 8004ad2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ad6:	e03a      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004ad8:	2308      	movs	r3, #8
 8004ada:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ade:	e036      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004ae0:	2310      	movs	r3, #16
 8004ae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ae6:	e032      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a30      	ldr	r2, [pc, #192]	; (8004bb0 <UART_SetConfig+0x2e0>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d12a      	bne.n	8004b48 <UART_SetConfig+0x278>
 8004af2:	4b31      	ldr	r3, [pc, #196]	; (8004bb8 <UART_SetConfig+0x2e8>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004afc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b00:	d01a      	beq.n	8004b38 <UART_SetConfig+0x268>
 8004b02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b06:	d81b      	bhi.n	8004b40 <UART_SetConfig+0x270>
 8004b08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b0c:	d00c      	beq.n	8004b28 <UART_SetConfig+0x258>
 8004b0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b12:	d815      	bhi.n	8004b40 <UART_SetConfig+0x270>
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <UART_SetConfig+0x250>
 8004b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b1c:	d008      	beq.n	8004b30 <UART_SetConfig+0x260>
 8004b1e:	e00f      	b.n	8004b40 <UART_SetConfig+0x270>
 8004b20:	2300      	movs	r3, #0
 8004b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b26:	e012      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b2e:	e00e      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004b30:	2304      	movs	r3, #4
 8004b32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b36:	e00a      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004b38:	2308      	movs	r3, #8
 8004b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b3e:	e006      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004b40:	2310      	movs	r3, #16
 8004b42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b46:	e002      	b.n	8004b4e <UART_SetConfig+0x27e>
 8004b48:	2310      	movs	r3, #16
 8004b4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a17      	ldr	r2, [pc, #92]	; (8004bb0 <UART_SetConfig+0x2e0>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	f040 80a8 	bne.w	8004caa <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b5e:	2b08      	cmp	r3, #8
 8004b60:	d834      	bhi.n	8004bcc <UART_SetConfig+0x2fc>
 8004b62:	a201      	add	r2, pc, #4	; (adr r2, 8004b68 <UART_SetConfig+0x298>)
 8004b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b68:	08004b8d 	.word	0x08004b8d
 8004b6c:	08004bcd 	.word	0x08004bcd
 8004b70:	08004b95 	.word	0x08004b95
 8004b74:	08004bcd 	.word	0x08004bcd
 8004b78:	08004b9b 	.word	0x08004b9b
 8004b7c:	08004bcd 	.word	0x08004bcd
 8004b80:	08004bcd 	.word	0x08004bcd
 8004b84:	08004bcd 	.word	0x08004bcd
 8004b88:	08004ba3 	.word	0x08004ba3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b8c:	f7fe f8da 	bl	8002d44 <HAL_RCC_GetPCLK1Freq>
 8004b90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b92:	e021      	b.n	8004bd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b94:	4b0c      	ldr	r3, [pc, #48]	; (8004bc8 <UART_SetConfig+0x2f8>)
 8004b96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b98:	e01e      	b.n	8004bd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b9a:	f7fe f865 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 8004b9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ba0:	e01a      	b.n	8004bd8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ba2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ba8:	e016      	b.n	8004bd8 <UART_SetConfig+0x308>
 8004baa:	bf00      	nop
 8004bac:	cfff69f3 	.word	0xcfff69f3
 8004bb0:	40008000 	.word	0x40008000
 8004bb4:	40013800 	.word	0x40013800
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	40004400 	.word	0x40004400
 8004bc0:	40004800 	.word	0x40004800
 8004bc4:	40004c00 	.word	0x40004c00
 8004bc8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004bd6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 812a 	beq.w	8004e34 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be4:	4a9e      	ldr	r2, [pc, #632]	; (8004e60 <UART_SetConfig+0x590>)
 8004be6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004bea:	461a      	mov	r2, r3
 8004bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bee:	fbb3 f3f2 	udiv	r3, r3, r2
 8004bf2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	4413      	add	r3, r2
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d305      	bcc.n	8004c10 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d903      	bls.n	8004c18 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004c16:	e10d      	b.n	8004e34 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	60bb      	str	r3, [r7, #8]
 8004c1e:	60fa      	str	r2, [r7, #12]
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	4a8e      	ldr	r2, [pc, #568]	; (8004e60 <UART_SetConfig+0x590>)
 8004c26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	607a      	str	r2, [r7, #4]
 8004c32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c3a:	f7fc f82d 	bl	8000c98 <__aeabi_uldivmod>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	460b      	mov	r3, r1
 8004c42:	4610      	mov	r0, r2
 8004c44:	4619      	mov	r1, r3
 8004c46:	f04f 0200 	mov.w	r2, #0
 8004c4a:	f04f 0300 	mov.w	r3, #0
 8004c4e:	020b      	lsls	r3, r1, #8
 8004c50:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004c54:	0202      	lsls	r2, r0, #8
 8004c56:	6979      	ldr	r1, [r7, #20]
 8004c58:	6849      	ldr	r1, [r1, #4]
 8004c5a:	0849      	lsrs	r1, r1, #1
 8004c5c:	2000      	movs	r0, #0
 8004c5e:	460c      	mov	r4, r1
 8004c60:	4605      	mov	r5, r0
 8004c62:	eb12 0804 	adds.w	r8, r2, r4
 8004c66:	eb43 0905 	adc.w	r9, r3, r5
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	469a      	mov	sl, r3
 8004c72:	4693      	mov	fp, r2
 8004c74:	4652      	mov	r2, sl
 8004c76:	465b      	mov	r3, fp
 8004c78:	4640      	mov	r0, r8
 8004c7a:	4649      	mov	r1, r9
 8004c7c:	f7fc f80c 	bl	8000c98 <__aeabi_uldivmod>
 8004c80:	4602      	mov	r2, r0
 8004c82:	460b      	mov	r3, r1
 8004c84:	4613      	mov	r3, r2
 8004c86:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c8e:	d308      	bcc.n	8004ca2 <UART_SetConfig+0x3d2>
 8004c90:	6a3b      	ldr	r3, [r7, #32]
 8004c92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c96:	d204      	bcs.n	8004ca2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6a3a      	ldr	r2, [r7, #32]
 8004c9e:	60da      	str	r2, [r3, #12]
 8004ca0:	e0c8      	b.n	8004e34 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004ca8:	e0c4      	b.n	8004e34 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cb2:	d167      	bne.n	8004d84 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004cb4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004cb8:	2b08      	cmp	r3, #8
 8004cba:	d828      	bhi.n	8004d0e <UART_SetConfig+0x43e>
 8004cbc:	a201      	add	r2, pc, #4	; (adr r2, 8004cc4 <UART_SetConfig+0x3f4>)
 8004cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc2:	bf00      	nop
 8004cc4:	08004ce9 	.word	0x08004ce9
 8004cc8:	08004cf1 	.word	0x08004cf1
 8004ccc:	08004cf9 	.word	0x08004cf9
 8004cd0:	08004d0f 	.word	0x08004d0f
 8004cd4:	08004cff 	.word	0x08004cff
 8004cd8:	08004d0f 	.word	0x08004d0f
 8004cdc:	08004d0f 	.word	0x08004d0f
 8004ce0:	08004d0f 	.word	0x08004d0f
 8004ce4:	08004d07 	.word	0x08004d07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ce8:	f7fe f82c 	bl	8002d44 <HAL_RCC_GetPCLK1Freq>
 8004cec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004cee:	e014      	b.n	8004d1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cf0:	f7fe f83e 	bl	8002d70 <HAL_RCC_GetPCLK2Freq>
 8004cf4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004cf6:	e010      	b.n	8004d1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cf8:	4b5a      	ldr	r3, [pc, #360]	; (8004e64 <UART_SetConfig+0x594>)
 8004cfa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004cfc:	e00d      	b.n	8004d1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cfe:	f7fd ffb3 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 8004d02:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d04:	e009      	b.n	8004d1a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004d0c:	e005      	b.n	8004d1a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004d18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f000 8089 	beq.w	8004e34 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	4a4e      	ldr	r2, [pc, #312]	; (8004e60 <UART_SetConfig+0x590>)
 8004d28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d34:	005a      	lsls	r2, r3, #1
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	441a      	add	r2, r3
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d46:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d48:	6a3b      	ldr	r3, [r7, #32]
 8004d4a:	2b0f      	cmp	r3, #15
 8004d4c:	d916      	bls.n	8004d7c <UART_SetConfig+0x4ac>
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d54:	d212      	bcs.n	8004d7c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	f023 030f 	bic.w	r3, r3, #15
 8004d5e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	085b      	lsrs	r3, r3, #1
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	8bfb      	ldrh	r3, [r7, #30]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	8bfa      	ldrh	r2, [r7, #30]
 8004d78:	60da      	str	r2, [r3, #12]
 8004d7a:	e05b      	b.n	8004e34 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004d82:	e057      	b.n	8004e34 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d84:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	d828      	bhi.n	8004dde <UART_SetConfig+0x50e>
 8004d8c:	a201      	add	r2, pc, #4	; (adr r2, 8004d94 <UART_SetConfig+0x4c4>)
 8004d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d92:	bf00      	nop
 8004d94:	08004db9 	.word	0x08004db9
 8004d98:	08004dc1 	.word	0x08004dc1
 8004d9c:	08004dc9 	.word	0x08004dc9
 8004da0:	08004ddf 	.word	0x08004ddf
 8004da4:	08004dcf 	.word	0x08004dcf
 8004da8:	08004ddf 	.word	0x08004ddf
 8004dac:	08004ddf 	.word	0x08004ddf
 8004db0:	08004ddf 	.word	0x08004ddf
 8004db4:	08004dd7 	.word	0x08004dd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004db8:	f7fd ffc4 	bl	8002d44 <HAL_RCC_GetPCLK1Freq>
 8004dbc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004dbe:	e014      	b.n	8004dea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004dc0:	f7fd ffd6 	bl	8002d70 <HAL_RCC_GetPCLK2Freq>
 8004dc4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004dc6:	e010      	b.n	8004dea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004dc8:	4b26      	ldr	r3, [pc, #152]	; (8004e64 <UART_SetConfig+0x594>)
 8004dca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004dcc:	e00d      	b.n	8004dea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dce:	f7fd ff4b 	bl	8002c68 <HAL_RCC_GetSysClockFreq>
 8004dd2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004dd4:	e009      	b.n	8004dea <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004dda:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ddc:	e005      	b.n	8004dea <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004dde:	2300      	movs	r3, #0
 8004de0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004de8:	bf00      	nop
    }

    if (pclk != 0U)
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d021      	beq.n	8004e34 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df4:	4a1a      	ldr	r2, [pc, #104]	; (8004e60 <UART_SetConfig+0x590>)
 8004df6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfe:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	085b      	lsrs	r3, r3, #1
 8004e08:	441a      	add	r2, r3
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e12:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	2b0f      	cmp	r3, #15
 8004e18:	d909      	bls.n	8004e2e <UART_SetConfig+0x55e>
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e20:	d205      	bcs.n	8004e2e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e22:	6a3b      	ldr	r3, [r7, #32]
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	60da      	str	r2, [r3, #12]
 8004e2c:	e002      	b.n	8004e34 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	2200      	movs	r2, #0
 8004e48:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004e50:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3730      	adds	r7, #48	; 0x30
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e5e:	bf00      	nop
 8004e60:	08008184 	.word	0x08008184
 8004e64:	00f42400 	.word	0x00f42400

08004e68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00a      	beq.n	8004ed6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eda:	f003 0308 	and.w	r3, r3, #8
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efc:	f003 0310 	and.w	r3, r3, #16
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00a      	beq.n	8004f1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f1e:	f003 0320 	and.w	r3, r3, #32
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00a      	beq.n	8004f3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d01a      	beq.n	8004f7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f66:	d10a      	bne.n	8004f7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00a      	beq.n	8004fa0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	605a      	str	r2, [r3, #4]
  }
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fbc:	f7fc fe8e 	bl	8001cdc <HAL_GetTick>
 8004fc0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0308 	and.w	r3, r3, #8
 8004fcc:	2b08      	cmp	r3, #8
 8004fce:	d10e      	bne.n	8004fee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fd4:	9300      	str	r3, [sp, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f82f 	bl	8005042 <UART_WaitOnFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e025      	b.n	800503a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d10e      	bne.n	800501a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ffc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005000:	9300      	str	r3, [sp, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f819 	bl	8005042 <UART_WaitOnFlagUntilTimeout>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e00f      	b.n	800503a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2220      	movs	r2, #32
 8005026:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b09c      	sub	sp, #112	; 0x70
 8005046:	af00      	add	r7, sp, #0
 8005048:	60f8      	str	r0, [r7, #12]
 800504a:	60b9      	str	r1, [r7, #8]
 800504c:	603b      	str	r3, [r7, #0]
 800504e:	4613      	mov	r3, r2
 8005050:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005052:	e0a9      	b.n	80051a8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005054:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800505a:	f000 80a5 	beq.w	80051a8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800505e:	f7fc fe3d 	bl	8001cdc <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800506a:	429a      	cmp	r2, r3
 800506c:	d302      	bcc.n	8005074 <UART_WaitOnFlagUntilTimeout+0x32>
 800506e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005070:	2b00      	cmp	r3, #0
 8005072:	d140      	bne.n	80050f6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800507a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800507c:	e853 3f00 	ldrex	r3, [r3]
 8005080:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005084:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005088:	667b      	str	r3, [r7, #100]	; 0x64
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	461a      	mov	r2, r3
 8005090:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005092:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005094:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005096:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005098:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800509a:	e841 2300 	strex	r3, r2, [r1]
 800509e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80050a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1e6      	bne.n	8005074 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	3308      	adds	r3, #8
 80050ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b0:	e853 3f00 	ldrex	r3, [r3]
 80050b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80050b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b8:	f023 0301 	bic.w	r3, r3, #1
 80050bc:	663b      	str	r3, [r7, #96]	; 0x60
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	3308      	adds	r3, #8
 80050c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80050c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80050c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80050cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80050d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1e5      	bne.n	80050a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2220      	movs	r2, #32
 80050de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e069      	b.n	80051ca <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b00      	cmp	r3, #0
 8005102:	d051      	beq.n	80051a8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800510e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005112:	d149      	bne.n	80051a8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800511c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	e853 3f00 	ldrex	r3, [r3]
 800512a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800512c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005132:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	461a      	mov	r2, r3
 800513a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800513c:	637b      	str	r3, [r7, #52]	; 0x34
 800513e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005140:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005144:	e841 2300 	strex	r3, r2, [r1]
 8005148:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800514a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1e6      	bne.n	800511e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3308      	adds	r3, #8
 8005156:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	e853 3f00 	ldrex	r3, [r3]
 800515e:	613b      	str	r3, [r7, #16]
   return(result);
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	f023 0301 	bic.w	r3, r3, #1
 8005166:	66bb      	str	r3, [r7, #104]	; 0x68
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	3308      	adds	r3, #8
 800516e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005170:	623a      	str	r2, [r7, #32]
 8005172:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005174:	69f9      	ldr	r1, [r7, #28]
 8005176:	6a3a      	ldr	r2, [r7, #32]
 8005178:	e841 2300 	strex	r3, r2, [r1]
 800517c:	61bb      	str	r3, [r7, #24]
   return(result);
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1e5      	bne.n	8005150 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2220      	movs	r2, #32
 8005188:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2220      	movs	r2, #32
 8005198:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e010      	b.n	80051ca <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	69da      	ldr	r2, [r3, #28]
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	4013      	ands	r3, r2
 80051b2:	68ba      	ldr	r2, [r7, #8]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	bf0c      	ite	eq
 80051b8:	2301      	moveq	r3, #1
 80051ba:	2300      	movne	r3, #0
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	461a      	mov	r2, r3
 80051c0:	79fb      	ldrb	r3, [r7, #7]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	f43f af46 	beq.w	8005054 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3770      	adds	r7, #112	; 0x70
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80051d2:	b480      	push	{r7}
 80051d4:	b085      	sub	sp, #20
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e027      	b.n	8005238 <HAL_UARTEx_DisableFifoMode+0x66>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2224      	movs	r2, #36	; 0x24
 80051f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0201 	bic.w	r2, r2, #1
 800520e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005216:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005254:	2b01      	cmp	r3, #1
 8005256:	d101      	bne.n	800525c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005258:	2302      	movs	r3, #2
 800525a:	e02d      	b.n	80052b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2224      	movs	r2, #36	; 0x24
 8005268:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f022 0201 	bic.w	r2, r2, #1
 8005282:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f84f 	bl	800533c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2220      	movs	r2, #32
 80052aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d101      	bne.n	80052d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80052d4:	2302      	movs	r3, #2
 80052d6:	e02d      	b.n	8005334 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2224      	movs	r2, #36	; 0x24
 80052e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f022 0201 	bic.w	r2, r2, #1
 80052fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	430a      	orrs	r2, r1
 8005312:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f811 	bl	800533c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2220      	movs	r2, #32
 8005326:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005348:	2b00      	cmp	r3, #0
 800534a:	d108      	bne.n	800535e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800535c:	e031      	b.n	80053c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800535e:	2308      	movs	r3, #8
 8005360:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005362:	2308      	movs	r3, #8
 8005364:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	0e5b      	lsrs	r3, r3, #25
 800536e:	b2db      	uxtb	r3, r3
 8005370:	f003 0307 	and.w	r3, r3, #7
 8005374:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	0f5b      	lsrs	r3, r3, #29
 800537e:	b2db      	uxtb	r3, r3
 8005380:	f003 0307 	and.w	r3, r3, #7
 8005384:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005386:	7bbb      	ldrb	r3, [r7, #14]
 8005388:	7b3a      	ldrb	r2, [r7, #12]
 800538a:	4911      	ldr	r1, [pc, #68]	; (80053d0 <UARTEx_SetNbDataToProcess+0x94>)
 800538c:	5c8a      	ldrb	r2, [r1, r2]
 800538e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005392:	7b3a      	ldrb	r2, [r7, #12]
 8005394:	490f      	ldr	r1, [pc, #60]	; (80053d4 <UARTEx_SetNbDataToProcess+0x98>)
 8005396:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005398:	fb93 f3f2 	sdiv	r3, r3, r2
 800539c:	b29a      	uxth	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053a4:	7bfb      	ldrb	r3, [r7, #15]
 80053a6:	7b7a      	ldrb	r2, [r7, #13]
 80053a8:	4909      	ldr	r1, [pc, #36]	; (80053d0 <UARTEx_SetNbDataToProcess+0x94>)
 80053aa:	5c8a      	ldrb	r2, [r1, r2]
 80053ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80053b0:	7b7a      	ldrb	r2, [r7, #13]
 80053b2:	4908      	ldr	r1, [pc, #32]	; (80053d4 <UARTEx_SetNbDataToProcess+0x98>)
 80053b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80053c2:	bf00      	nop
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	0800819c 	.word	0x0800819c
 80053d4:	080081a4 	.word	0x080081a4

080053d8 <__errno>:
 80053d8:	4b01      	ldr	r3, [pc, #4]	; (80053e0 <__errno+0x8>)
 80053da:	6818      	ldr	r0, [r3, #0]
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	20000024 	.word	0x20000024

080053e4 <__libc_init_array>:
 80053e4:	b570      	push	{r4, r5, r6, lr}
 80053e6:	4d0d      	ldr	r5, [pc, #52]	; (800541c <__libc_init_array+0x38>)
 80053e8:	4c0d      	ldr	r4, [pc, #52]	; (8005420 <__libc_init_array+0x3c>)
 80053ea:	1b64      	subs	r4, r4, r5
 80053ec:	10a4      	asrs	r4, r4, #2
 80053ee:	2600      	movs	r6, #0
 80053f0:	42a6      	cmp	r6, r4
 80053f2:	d109      	bne.n	8005408 <__libc_init_array+0x24>
 80053f4:	4d0b      	ldr	r5, [pc, #44]	; (8005424 <__libc_init_array+0x40>)
 80053f6:	4c0c      	ldr	r4, [pc, #48]	; (8005428 <__libc_init_array+0x44>)
 80053f8:	f002 fe90 	bl	800811c <_init>
 80053fc:	1b64      	subs	r4, r4, r5
 80053fe:	10a4      	asrs	r4, r4, #2
 8005400:	2600      	movs	r6, #0
 8005402:	42a6      	cmp	r6, r4
 8005404:	d105      	bne.n	8005412 <__libc_init_array+0x2e>
 8005406:	bd70      	pop	{r4, r5, r6, pc}
 8005408:	f855 3b04 	ldr.w	r3, [r5], #4
 800540c:	4798      	blx	r3
 800540e:	3601      	adds	r6, #1
 8005410:	e7ee      	b.n	80053f0 <__libc_init_array+0xc>
 8005412:	f855 3b04 	ldr.w	r3, [r5], #4
 8005416:	4798      	blx	r3
 8005418:	3601      	adds	r6, #1
 800541a:	e7f2      	b.n	8005402 <__libc_init_array+0x1e>
 800541c:	0800858c 	.word	0x0800858c
 8005420:	0800858c 	.word	0x0800858c
 8005424:	0800858c 	.word	0x0800858c
 8005428:	08008590 	.word	0x08008590

0800542c <memset>:
 800542c:	4402      	add	r2, r0
 800542e:	4603      	mov	r3, r0
 8005430:	4293      	cmp	r3, r2
 8005432:	d100      	bne.n	8005436 <memset+0xa>
 8005434:	4770      	bx	lr
 8005436:	f803 1b01 	strb.w	r1, [r3], #1
 800543a:	e7f9      	b.n	8005430 <memset+0x4>

0800543c <__cvt>:
 800543c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005440:	ec55 4b10 	vmov	r4, r5, d0
 8005444:	2d00      	cmp	r5, #0
 8005446:	460e      	mov	r6, r1
 8005448:	4619      	mov	r1, r3
 800544a:	462b      	mov	r3, r5
 800544c:	bfbb      	ittet	lt
 800544e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005452:	461d      	movlt	r5, r3
 8005454:	2300      	movge	r3, #0
 8005456:	232d      	movlt	r3, #45	; 0x2d
 8005458:	700b      	strb	r3, [r1, #0]
 800545a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800545c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005460:	4691      	mov	r9, r2
 8005462:	f023 0820 	bic.w	r8, r3, #32
 8005466:	bfbc      	itt	lt
 8005468:	4622      	movlt	r2, r4
 800546a:	4614      	movlt	r4, r2
 800546c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005470:	d005      	beq.n	800547e <__cvt+0x42>
 8005472:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005476:	d100      	bne.n	800547a <__cvt+0x3e>
 8005478:	3601      	adds	r6, #1
 800547a:	2102      	movs	r1, #2
 800547c:	e000      	b.n	8005480 <__cvt+0x44>
 800547e:	2103      	movs	r1, #3
 8005480:	ab03      	add	r3, sp, #12
 8005482:	9301      	str	r3, [sp, #4]
 8005484:	ab02      	add	r3, sp, #8
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	ec45 4b10 	vmov	d0, r4, r5
 800548c:	4653      	mov	r3, sl
 800548e:	4632      	mov	r2, r6
 8005490:	f000 fee6 	bl	8006260 <_dtoa_r>
 8005494:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005498:	4607      	mov	r7, r0
 800549a:	d102      	bne.n	80054a2 <__cvt+0x66>
 800549c:	f019 0f01 	tst.w	r9, #1
 80054a0:	d022      	beq.n	80054e8 <__cvt+0xac>
 80054a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054a6:	eb07 0906 	add.w	r9, r7, r6
 80054aa:	d110      	bne.n	80054ce <__cvt+0x92>
 80054ac:	783b      	ldrb	r3, [r7, #0]
 80054ae:	2b30      	cmp	r3, #48	; 0x30
 80054b0:	d10a      	bne.n	80054c8 <__cvt+0x8c>
 80054b2:	2200      	movs	r2, #0
 80054b4:	2300      	movs	r3, #0
 80054b6:	4620      	mov	r0, r4
 80054b8:	4629      	mov	r1, r5
 80054ba:	f7fb fb2d 	bl	8000b18 <__aeabi_dcmpeq>
 80054be:	b918      	cbnz	r0, 80054c8 <__cvt+0x8c>
 80054c0:	f1c6 0601 	rsb	r6, r6, #1
 80054c4:	f8ca 6000 	str.w	r6, [sl]
 80054c8:	f8da 3000 	ldr.w	r3, [sl]
 80054cc:	4499      	add	r9, r3
 80054ce:	2200      	movs	r2, #0
 80054d0:	2300      	movs	r3, #0
 80054d2:	4620      	mov	r0, r4
 80054d4:	4629      	mov	r1, r5
 80054d6:	f7fb fb1f 	bl	8000b18 <__aeabi_dcmpeq>
 80054da:	b108      	cbz	r0, 80054e0 <__cvt+0xa4>
 80054dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80054e0:	2230      	movs	r2, #48	; 0x30
 80054e2:	9b03      	ldr	r3, [sp, #12]
 80054e4:	454b      	cmp	r3, r9
 80054e6:	d307      	bcc.n	80054f8 <__cvt+0xbc>
 80054e8:	9b03      	ldr	r3, [sp, #12]
 80054ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054ec:	1bdb      	subs	r3, r3, r7
 80054ee:	4638      	mov	r0, r7
 80054f0:	6013      	str	r3, [r2, #0]
 80054f2:	b004      	add	sp, #16
 80054f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f8:	1c59      	adds	r1, r3, #1
 80054fa:	9103      	str	r1, [sp, #12]
 80054fc:	701a      	strb	r2, [r3, #0]
 80054fe:	e7f0      	b.n	80054e2 <__cvt+0xa6>

08005500 <__exponent>:
 8005500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005502:	4603      	mov	r3, r0
 8005504:	2900      	cmp	r1, #0
 8005506:	bfb8      	it	lt
 8005508:	4249      	neglt	r1, r1
 800550a:	f803 2b02 	strb.w	r2, [r3], #2
 800550e:	bfb4      	ite	lt
 8005510:	222d      	movlt	r2, #45	; 0x2d
 8005512:	222b      	movge	r2, #43	; 0x2b
 8005514:	2909      	cmp	r1, #9
 8005516:	7042      	strb	r2, [r0, #1]
 8005518:	dd2a      	ble.n	8005570 <__exponent+0x70>
 800551a:	f10d 0407 	add.w	r4, sp, #7
 800551e:	46a4      	mov	ip, r4
 8005520:	270a      	movs	r7, #10
 8005522:	46a6      	mov	lr, r4
 8005524:	460a      	mov	r2, r1
 8005526:	fb91 f6f7 	sdiv	r6, r1, r7
 800552a:	fb07 1516 	mls	r5, r7, r6, r1
 800552e:	3530      	adds	r5, #48	; 0x30
 8005530:	2a63      	cmp	r2, #99	; 0x63
 8005532:	f104 34ff 	add.w	r4, r4, #4294967295
 8005536:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800553a:	4631      	mov	r1, r6
 800553c:	dcf1      	bgt.n	8005522 <__exponent+0x22>
 800553e:	3130      	adds	r1, #48	; 0x30
 8005540:	f1ae 0502 	sub.w	r5, lr, #2
 8005544:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005548:	1c44      	adds	r4, r0, #1
 800554a:	4629      	mov	r1, r5
 800554c:	4561      	cmp	r1, ip
 800554e:	d30a      	bcc.n	8005566 <__exponent+0x66>
 8005550:	f10d 0209 	add.w	r2, sp, #9
 8005554:	eba2 020e 	sub.w	r2, r2, lr
 8005558:	4565      	cmp	r5, ip
 800555a:	bf88      	it	hi
 800555c:	2200      	movhi	r2, #0
 800555e:	4413      	add	r3, r2
 8005560:	1a18      	subs	r0, r3, r0
 8005562:	b003      	add	sp, #12
 8005564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005566:	f811 2b01 	ldrb.w	r2, [r1], #1
 800556a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800556e:	e7ed      	b.n	800554c <__exponent+0x4c>
 8005570:	2330      	movs	r3, #48	; 0x30
 8005572:	3130      	adds	r1, #48	; 0x30
 8005574:	7083      	strb	r3, [r0, #2]
 8005576:	70c1      	strb	r1, [r0, #3]
 8005578:	1d03      	adds	r3, r0, #4
 800557a:	e7f1      	b.n	8005560 <__exponent+0x60>

0800557c <_printf_float>:
 800557c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005580:	ed2d 8b02 	vpush	{d8}
 8005584:	b08d      	sub	sp, #52	; 0x34
 8005586:	460c      	mov	r4, r1
 8005588:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800558c:	4616      	mov	r6, r2
 800558e:	461f      	mov	r7, r3
 8005590:	4605      	mov	r5, r0
 8005592:	f001 fe0b 	bl	80071ac <_localeconv_r>
 8005596:	f8d0 a000 	ldr.w	sl, [r0]
 800559a:	4650      	mov	r0, sl
 800559c:	f7fa fe40 	bl	8000220 <strlen>
 80055a0:	2300      	movs	r3, #0
 80055a2:	930a      	str	r3, [sp, #40]	; 0x28
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	9305      	str	r3, [sp, #20]
 80055a8:	f8d8 3000 	ldr.w	r3, [r8]
 80055ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055b0:	3307      	adds	r3, #7
 80055b2:	f023 0307 	bic.w	r3, r3, #7
 80055b6:	f103 0208 	add.w	r2, r3, #8
 80055ba:	f8c8 2000 	str.w	r2, [r8]
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80055ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80055ce:	9307      	str	r3, [sp, #28]
 80055d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80055d4:	ee08 0a10 	vmov	s16, r0
 80055d8:	4b9f      	ldr	r3, [pc, #636]	; (8005858 <_printf_float+0x2dc>)
 80055da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055de:	f04f 32ff 	mov.w	r2, #4294967295
 80055e2:	f7fb facb 	bl	8000b7c <__aeabi_dcmpun>
 80055e6:	bb88      	cbnz	r0, 800564c <_printf_float+0xd0>
 80055e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ec:	4b9a      	ldr	r3, [pc, #616]	; (8005858 <_printf_float+0x2dc>)
 80055ee:	f04f 32ff 	mov.w	r2, #4294967295
 80055f2:	f7fb faa5 	bl	8000b40 <__aeabi_dcmple>
 80055f6:	bb48      	cbnz	r0, 800564c <_printf_float+0xd0>
 80055f8:	2200      	movs	r2, #0
 80055fa:	2300      	movs	r3, #0
 80055fc:	4640      	mov	r0, r8
 80055fe:	4649      	mov	r1, r9
 8005600:	f7fb fa94 	bl	8000b2c <__aeabi_dcmplt>
 8005604:	b110      	cbz	r0, 800560c <_printf_float+0x90>
 8005606:	232d      	movs	r3, #45	; 0x2d
 8005608:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800560c:	4b93      	ldr	r3, [pc, #588]	; (800585c <_printf_float+0x2e0>)
 800560e:	4894      	ldr	r0, [pc, #592]	; (8005860 <_printf_float+0x2e4>)
 8005610:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005614:	bf94      	ite	ls
 8005616:	4698      	movls	r8, r3
 8005618:	4680      	movhi	r8, r0
 800561a:	2303      	movs	r3, #3
 800561c:	6123      	str	r3, [r4, #16]
 800561e:	9b05      	ldr	r3, [sp, #20]
 8005620:	f023 0204 	bic.w	r2, r3, #4
 8005624:	6022      	str	r2, [r4, #0]
 8005626:	f04f 0900 	mov.w	r9, #0
 800562a:	9700      	str	r7, [sp, #0]
 800562c:	4633      	mov	r3, r6
 800562e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005630:	4621      	mov	r1, r4
 8005632:	4628      	mov	r0, r5
 8005634:	f000 f9d8 	bl	80059e8 <_printf_common>
 8005638:	3001      	adds	r0, #1
 800563a:	f040 8090 	bne.w	800575e <_printf_float+0x1e2>
 800563e:	f04f 30ff 	mov.w	r0, #4294967295
 8005642:	b00d      	add	sp, #52	; 0x34
 8005644:	ecbd 8b02 	vpop	{d8}
 8005648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800564c:	4642      	mov	r2, r8
 800564e:	464b      	mov	r3, r9
 8005650:	4640      	mov	r0, r8
 8005652:	4649      	mov	r1, r9
 8005654:	f7fb fa92 	bl	8000b7c <__aeabi_dcmpun>
 8005658:	b140      	cbz	r0, 800566c <_printf_float+0xf0>
 800565a:	464b      	mov	r3, r9
 800565c:	2b00      	cmp	r3, #0
 800565e:	bfbc      	itt	lt
 8005660:	232d      	movlt	r3, #45	; 0x2d
 8005662:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005666:	487f      	ldr	r0, [pc, #508]	; (8005864 <_printf_float+0x2e8>)
 8005668:	4b7f      	ldr	r3, [pc, #508]	; (8005868 <_printf_float+0x2ec>)
 800566a:	e7d1      	b.n	8005610 <_printf_float+0x94>
 800566c:	6863      	ldr	r3, [r4, #4]
 800566e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005672:	9206      	str	r2, [sp, #24]
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	d13f      	bne.n	80056f8 <_printf_float+0x17c>
 8005678:	2306      	movs	r3, #6
 800567a:	6063      	str	r3, [r4, #4]
 800567c:	9b05      	ldr	r3, [sp, #20]
 800567e:	6861      	ldr	r1, [r4, #4]
 8005680:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005684:	2300      	movs	r3, #0
 8005686:	9303      	str	r3, [sp, #12]
 8005688:	ab0a      	add	r3, sp, #40	; 0x28
 800568a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800568e:	ab09      	add	r3, sp, #36	; 0x24
 8005690:	ec49 8b10 	vmov	d0, r8, r9
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	6022      	str	r2, [r4, #0]
 8005698:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800569c:	4628      	mov	r0, r5
 800569e:	f7ff fecd 	bl	800543c <__cvt>
 80056a2:	9b06      	ldr	r3, [sp, #24]
 80056a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056a6:	2b47      	cmp	r3, #71	; 0x47
 80056a8:	4680      	mov	r8, r0
 80056aa:	d108      	bne.n	80056be <_printf_float+0x142>
 80056ac:	1cc8      	adds	r0, r1, #3
 80056ae:	db02      	blt.n	80056b6 <_printf_float+0x13a>
 80056b0:	6863      	ldr	r3, [r4, #4]
 80056b2:	4299      	cmp	r1, r3
 80056b4:	dd41      	ble.n	800573a <_printf_float+0x1be>
 80056b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80056ba:	fa5f fb8b 	uxtb.w	fp, fp
 80056be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056c2:	d820      	bhi.n	8005706 <_printf_float+0x18a>
 80056c4:	3901      	subs	r1, #1
 80056c6:	465a      	mov	r2, fp
 80056c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056cc:	9109      	str	r1, [sp, #36]	; 0x24
 80056ce:	f7ff ff17 	bl	8005500 <__exponent>
 80056d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056d4:	1813      	adds	r3, r2, r0
 80056d6:	2a01      	cmp	r2, #1
 80056d8:	4681      	mov	r9, r0
 80056da:	6123      	str	r3, [r4, #16]
 80056dc:	dc02      	bgt.n	80056e4 <_printf_float+0x168>
 80056de:	6822      	ldr	r2, [r4, #0]
 80056e0:	07d2      	lsls	r2, r2, #31
 80056e2:	d501      	bpl.n	80056e8 <_printf_float+0x16c>
 80056e4:	3301      	adds	r3, #1
 80056e6:	6123      	str	r3, [r4, #16]
 80056e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d09c      	beq.n	800562a <_printf_float+0xae>
 80056f0:	232d      	movs	r3, #45	; 0x2d
 80056f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056f6:	e798      	b.n	800562a <_printf_float+0xae>
 80056f8:	9a06      	ldr	r2, [sp, #24]
 80056fa:	2a47      	cmp	r2, #71	; 0x47
 80056fc:	d1be      	bne.n	800567c <_printf_float+0x100>
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1bc      	bne.n	800567c <_printf_float+0x100>
 8005702:	2301      	movs	r3, #1
 8005704:	e7b9      	b.n	800567a <_printf_float+0xfe>
 8005706:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800570a:	d118      	bne.n	800573e <_printf_float+0x1c2>
 800570c:	2900      	cmp	r1, #0
 800570e:	6863      	ldr	r3, [r4, #4]
 8005710:	dd0b      	ble.n	800572a <_printf_float+0x1ae>
 8005712:	6121      	str	r1, [r4, #16]
 8005714:	b913      	cbnz	r3, 800571c <_printf_float+0x1a0>
 8005716:	6822      	ldr	r2, [r4, #0]
 8005718:	07d0      	lsls	r0, r2, #31
 800571a:	d502      	bpl.n	8005722 <_printf_float+0x1a6>
 800571c:	3301      	adds	r3, #1
 800571e:	440b      	add	r3, r1
 8005720:	6123      	str	r3, [r4, #16]
 8005722:	65a1      	str	r1, [r4, #88]	; 0x58
 8005724:	f04f 0900 	mov.w	r9, #0
 8005728:	e7de      	b.n	80056e8 <_printf_float+0x16c>
 800572a:	b913      	cbnz	r3, 8005732 <_printf_float+0x1b6>
 800572c:	6822      	ldr	r2, [r4, #0]
 800572e:	07d2      	lsls	r2, r2, #31
 8005730:	d501      	bpl.n	8005736 <_printf_float+0x1ba>
 8005732:	3302      	adds	r3, #2
 8005734:	e7f4      	b.n	8005720 <_printf_float+0x1a4>
 8005736:	2301      	movs	r3, #1
 8005738:	e7f2      	b.n	8005720 <_printf_float+0x1a4>
 800573a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800573e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005740:	4299      	cmp	r1, r3
 8005742:	db05      	blt.n	8005750 <_printf_float+0x1d4>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	6121      	str	r1, [r4, #16]
 8005748:	07d8      	lsls	r0, r3, #31
 800574a:	d5ea      	bpl.n	8005722 <_printf_float+0x1a6>
 800574c:	1c4b      	adds	r3, r1, #1
 800574e:	e7e7      	b.n	8005720 <_printf_float+0x1a4>
 8005750:	2900      	cmp	r1, #0
 8005752:	bfd4      	ite	le
 8005754:	f1c1 0202 	rsble	r2, r1, #2
 8005758:	2201      	movgt	r2, #1
 800575a:	4413      	add	r3, r2
 800575c:	e7e0      	b.n	8005720 <_printf_float+0x1a4>
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	055a      	lsls	r2, r3, #21
 8005762:	d407      	bmi.n	8005774 <_printf_float+0x1f8>
 8005764:	6923      	ldr	r3, [r4, #16]
 8005766:	4642      	mov	r2, r8
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	d12c      	bne.n	80057cc <_printf_float+0x250>
 8005772:	e764      	b.n	800563e <_printf_float+0xc2>
 8005774:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005778:	f240 80e0 	bls.w	800593c <_printf_float+0x3c0>
 800577c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005780:	2200      	movs	r2, #0
 8005782:	2300      	movs	r3, #0
 8005784:	f7fb f9c8 	bl	8000b18 <__aeabi_dcmpeq>
 8005788:	2800      	cmp	r0, #0
 800578a:	d034      	beq.n	80057f6 <_printf_float+0x27a>
 800578c:	4a37      	ldr	r2, [pc, #220]	; (800586c <_printf_float+0x2f0>)
 800578e:	2301      	movs	r3, #1
 8005790:	4631      	mov	r1, r6
 8005792:	4628      	mov	r0, r5
 8005794:	47b8      	blx	r7
 8005796:	3001      	adds	r0, #1
 8005798:	f43f af51 	beq.w	800563e <_printf_float+0xc2>
 800579c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057a0:	429a      	cmp	r2, r3
 80057a2:	db02      	blt.n	80057aa <_printf_float+0x22e>
 80057a4:	6823      	ldr	r3, [r4, #0]
 80057a6:	07d8      	lsls	r0, r3, #31
 80057a8:	d510      	bpl.n	80057cc <_printf_float+0x250>
 80057aa:	ee18 3a10 	vmov	r3, s16
 80057ae:	4652      	mov	r2, sl
 80057b0:	4631      	mov	r1, r6
 80057b2:	4628      	mov	r0, r5
 80057b4:	47b8      	blx	r7
 80057b6:	3001      	adds	r0, #1
 80057b8:	f43f af41 	beq.w	800563e <_printf_float+0xc2>
 80057bc:	f04f 0800 	mov.w	r8, #0
 80057c0:	f104 091a 	add.w	r9, r4, #26
 80057c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057c6:	3b01      	subs	r3, #1
 80057c8:	4543      	cmp	r3, r8
 80057ca:	dc09      	bgt.n	80057e0 <_printf_float+0x264>
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	079b      	lsls	r3, r3, #30
 80057d0:	f100 8105 	bmi.w	80059de <_printf_float+0x462>
 80057d4:	68e0      	ldr	r0, [r4, #12]
 80057d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057d8:	4298      	cmp	r0, r3
 80057da:	bfb8      	it	lt
 80057dc:	4618      	movlt	r0, r3
 80057de:	e730      	b.n	8005642 <_printf_float+0xc6>
 80057e0:	2301      	movs	r3, #1
 80057e2:	464a      	mov	r2, r9
 80057e4:	4631      	mov	r1, r6
 80057e6:	4628      	mov	r0, r5
 80057e8:	47b8      	blx	r7
 80057ea:	3001      	adds	r0, #1
 80057ec:	f43f af27 	beq.w	800563e <_printf_float+0xc2>
 80057f0:	f108 0801 	add.w	r8, r8, #1
 80057f4:	e7e6      	b.n	80057c4 <_printf_float+0x248>
 80057f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	dc39      	bgt.n	8005870 <_printf_float+0x2f4>
 80057fc:	4a1b      	ldr	r2, [pc, #108]	; (800586c <_printf_float+0x2f0>)
 80057fe:	2301      	movs	r3, #1
 8005800:	4631      	mov	r1, r6
 8005802:	4628      	mov	r0, r5
 8005804:	47b8      	blx	r7
 8005806:	3001      	adds	r0, #1
 8005808:	f43f af19 	beq.w	800563e <_printf_float+0xc2>
 800580c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005810:	4313      	orrs	r3, r2
 8005812:	d102      	bne.n	800581a <_printf_float+0x29e>
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	07d9      	lsls	r1, r3, #31
 8005818:	d5d8      	bpl.n	80057cc <_printf_float+0x250>
 800581a:	ee18 3a10 	vmov	r3, s16
 800581e:	4652      	mov	r2, sl
 8005820:	4631      	mov	r1, r6
 8005822:	4628      	mov	r0, r5
 8005824:	47b8      	blx	r7
 8005826:	3001      	adds	r0, #1
 8005828:	f43f af09 	beq.w	800563e <_printf_float+0xc2>
 800582c:	f04f 0900 	mov.w	r9, #0
 8005830:	f104 0a1a 	add.w	sl, r4, #26
 8005834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005836:	425b      	negs	r3, r3
 8005838:	454b      	cmp	r3, r9
 800583a:	dc01      	bgt.n	8005840 <_printf_float+0x2c4>
 800583c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800583e:	e792      	b.n	8005766 <_printf_float+0x1ea>
 8005840:	2301      	movs	r3, #1
 8005842:	4652      	mov	r2, sl
 8005844:	4631      	mov	r1, r6
 8005846:	4628      	mov	r0, r5
 8005848:	47b8      	blx	r7
 800584a:	3001      	adds	r0, #1
 800584c:	f43f aef7 	beq.w	800563e <_printf_float+0xc2>
 8005850:	f109 0901 	add.w	r9, r9, #1
 8005854:	e7ee      	b.n	8005834 <_printf_float+0x2b8>
 8005856:	bf00      	nop
 8005858:	7fefffff 	.word	0x7fefffff
 800585c:	080081b0 	.word	0x080081b0
 8005860:	080081b4 	.word	0x080081b4
 8005864:	080081bc 	.word	0x080081bc
 8005868:	080081b8 	.word	0x080081b8
 800586c:	080081c0 	.word	0x080081c0
 8005870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005872:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005874:	429a      	cmp	r2, r3
 8005876:	bfa8      	it	ge
 8005878:	461a      	movge	r2, r3
 800587a:	2a00      	cmp	r2, #0
 800587c:	4691      	mov	r9, r2
 800587e:	dc37      	bgt.n	80058f0 <_printf_float+0x374>
 8005880:	f04f 0b00 	mov.w	fp, #0
 8005884:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005888:	f104 021a 	add.w	r2, r4, #26
 800588c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800588e:	9305      	str	r3, [sp, #20]
 8005890:	eba3 0309 	sub.w	r3, r3, r9
 8005894:	455b      	cmp	r3, fp
 8005896:	dc33      	bgt.n	8005900 <_printf_float+0x384>
 8005898:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800589c:	429a      	cmp	r2, r3
 800589e:	db3b      	blt.n	8005918 <_printf_float+0x39c>
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	07da      	lsls	r2, r3, #31
 80058a4:	d438      	bmi.n	8005918 <_printf_float+0x39c>
 80058a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058a8:	9a05      	ldr	r2, [sp, #20]
 80058aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058ac:	1a9a      	subs	r2, r3, r2
 80058ae:	eba3 0901 	sub.w	r9, r3, r1
 80058b2:	4591      	cmp	r9, r2
 80058b4:	bfa8      	it	ge
 80058b6:	4691      	movge	r9, r2
 80058b8:	f1b9 0f00 	cmp.w	r9, #0
 80058bc:	dc35      	bgt.n	800592a <_printf_float+0x3ae>
 80058be:	f04f 0800 	mov.w	r8, #0
 80058c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058c6:	f104 0a1a 	add.w	sl, r4, #26
 80058ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058ce:	1a9b      	subs	r3, r3, r2
 80058d0:	eba3 0309 	sub.w	r3, r3, r9
 80058d4:	4543      	cmp	r3, r8
 80058d6:	f77f af79 	ble.w	80057cc <_printf_float+0x250>
 80058da:	2301      	movs	r3, #1
 80058dc:	4652      	mov	r2, sl
 80058de:	4631      	mov	r1, r6
 80058e0:	4628      	mov	r0, r5
 80058e2:	47b8      	blx	r7
 80058e4:	3001      	adds	r0, #1
 80058e6:	f43f aeaa 	beq.w	800563e <_printf_float+0xc2>
 80058ea:	f108 0801 	add.w	r8, r8, #1
 80058ee:	e7ec      	b.n	80058ca <_printf_float+0x34e>
 80058f0:	4613      	mov	r3, r2
 80058f2:	4631      	mov	r1, r6
 80058f4:	4642      	mov	r2, r8
 80058f6:	4628      	mov	r0, r5
 80058f8:	47b8      	blx	r7
 80058fa:	3001      	adds	r0, #1
 80058fc:	d1c0      	bne.n	8005880 <_printf_float+0x304>
 80058fe:	e69e      	b.n	800563e <_printf_float+0xc2>
 8005900:	2301      	movs	r3, #1
 8005902:	4631      	mov	r1, r6
 8005904:	4628      	mov	r0, r5
 8005906:	9205      	str	r2, [sp, #20]
 8005908:	47b8      	blx	r7
 800590a:	3001      	adds	r0, #1
 800590c:	f43f ae97 	beq.w	800563e <_printf_float+0xc2>
 8005910:	9a05      	ldr	r2, [sp, #20]
 8005912:	f10b 0b01 	add.w	fp, fp, #1
 8005916:	e7b9      	b.n	800588c <_printf_float+0x310>
 8005918:	ee18 3a10 	vmov	r3, s16
 800591c:	4652      	mov	r2, sl
 800591e:	4631      	mov	r1, r6
 8005920:	4628      	mov	r0, r5
 8005922:	47b8      	blx	r7
 8005924:	3001      	adds	r0, #1
 8005926:	d1be      	bne.n	80058a6 <_printf_float+0x32a>
 8005928:	e689      	b.n	800563e <_printf_float+0xc2>
 800592a:	9a05      	ldr	r2, [sp, #20]
 800592c:	464b      	mov	r3, r9
 800592e:	4442      	add	r2, r8
 8005930:	4631      	mov	r1, r6
 8005932:	4628      	mov	r0, r5
 8005934:	47b8      	blx	r7
 8005936:	3001      	adds	r0, #1
 8005938:	d1c1      	bne.n	80058be <_printf_float+0x342>
 800593a:	e680      	b.n	800563e <_printf_float+0xc2>
 800593c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800593e:	2a01      	cmp	r2, #1
 8005940:	dc01      	bgt.n	8005946 <_printf_float+0x3ca>
 8005942:	07db      	lsls	r3, r3, #31
 8005944:	d538      	bpl.n	80059b8 <_printf_float+0x43c>
 8005946:	2301      	movs	r3, #1
 8005948:	4642      	mov	r2, r8
 800594a:	4631      	mov	r1, r6
 800594c:	4628      	mov	r0, r5
 800594e:	47b8      	blx	r7
 8005950:	3001      	adds	r0, #1
 8005952:	f43f ae74 	beq.w	800563e <_printf_float+0xc2>
 8005956:	ee18 3a10 	vmov	r3, s16
 800595a:	4652      	mov	r2, sl
 800595c:	4631      	mov	r1, r6
 800595e:	4628      	mov	r0, r5
 8005960:	47b8      	blx	r7
 8005962:	3001      	adds	r0, #1
 8005964:	f43f ae6b 	beq.w	800563e <_printf_float+0xc2>
 8005968:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800596c:	2200      	movs	r2, #0
 800596e:	2300      	movs	r3, #0
 8005970:	f7fb f8d2 	bl	8000b18 <__aeabi_dcmpeq>
 8005974:	b9d8      	cbnz	r0, 80059ae <_printf_float+0x432>
 8005976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005978:	f108 0201 	add.w	r2, r8, #1
 800597c:	3b01      	subs	r3, #1
 800597e:	4631      	mov	r1, r6
 8005980:	4628      	mov	r0, r5
 8005982:	47b8      	blx	r7
 8005984:	3001      	adds	r0, #1
 8005986:	d10e      	bne.n	80059a6 <_printf_float+0x42a>
 8005988:	e659      	b.n	800563e <_printf_float+0xc2>
 800598a:	2301      	movs	r3, #1
 800598c:	4652      	mov	r2, sl
 800598e:	4631      	mov	r1, r6
 8005990:	4628      	mov	r0, r5
 8005992:	47b8      	blx	r7
 8005994:	3001      	adds	r0, #1
 8005996:	f43f ae52 	beq.w	800563e <_printf_float+0xc2>
 800599a:	f108 0801 	add.w	r8, r8, #1
 800599e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059a0:	3b01      	subs	r3, #1
 80059a2:	4543      	cmp	r3, r8
 80059a4:	dcf1      	bgt.n	800598a <_printf_float+0x40e>
 80059a6:	464b      	mov	r3, r9
 80059a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059ac:	e6dc      	b.n	8005768 <_printf_float+0x1ec>
 80059ae:	f04f 0800 	mov.w	r8, #0
 80059b2:	f104 0a1a 	add.w	sl, r4, #26
 80059b6:	e7f2      	b.n	800599e <_printf_float+0x422>
 80059b8:	2301      	movs	r3, #1
 80059ba:	4642      	mov	r2, r8
 80059bc:	e7df      	b.n	800597e <_printf_float+0x402>
 80059be:	2301      	movs	r3, #1
 80059c0:	464a      	mov	r2, r9
 80059c2:	4631      	mov	r1, r6
 80059c4:	4628      	mov	r0, r5
 80059c6:	47b8      	blx	r7
 80059c8:	3001      	adds	r0, #1
 80059ca:	f43f ae38 	beq.w	800563e <_printf_float+0xc2>
 80059ce:	f108 0801 	add.w	r8, r8, #1
 80059d2:	68e3      	ldr	r3, [r4, #12]
 80059d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059d6:	1a5b      	subs	r3, r3, r1
 80059d8:	4543      	cmp	r3, r8
 80059da:	dcf0      	bgt.n	80059be <_printf_float+0x442>
 80059dc:	e6fa      	b.n	80057d4 <_printf_float+0x258>
 80059de:	f04f 0800 	mov.w	r8, #0
 80059e2:	f104 0919 	add.w	r9, r4, #25
 80059e6:	e7f4      	b.n	80059d2 <_printf_float+0x456>

080059e8 <_printf_common>:
 80059e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059ec:	4616      	mov	r6, r2
 80059ee:	4699      	mov	r9, r3
 80059f0:	688a      	ldr	r2, [r1, #8]
 80059f2:	690b      	ldr	r3, [r1, #16]
 80059f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059f8:	4293      	cmp	r3, r2
 80059fa:	bfb8      	it	lt
 80059fc:	4613      	movlt	r3, r2
 80059fe:	6033      	str	r3, [r6, #0]
 8005a00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a04:	4607      	mov	r7, r0
 8005a06:	460c      	mov	r4, r1
 8005a08:	b10a      	cbz	r2, 8005a0e <_printf_common+0x26>
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	6033      	str	r3, [r6, #0]
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	0699      	lsls	r1, r3, #26
 8005a12:	bf42      	ittt	mi
 8005a14:	6833      	ldrmi	r3, [r6, #0]
 8005a16:	3302      	addmi	r3, #2
 8005a18:	6033      	strmi	r3, [r6, #0]
 8005a1a:	6825      	ldr	r5, [r4, #0]
 8005a1c:	f015 0506 	ands.w	r5, r5, #6
 8005a20:	d106      	bne.n	8005a30 <_printf_common+0x48>
 8005a22:	f104 0a19 	add.w	sl, r4, #25
 8005a26:	68e3      	ldr	r3, [r4, #12]
 8005a28:	6832      	ldr	r2, [r6, #0]
 8005a2a:	1a9b      	subs	r3, r3, r2
 8005a2c:	42ab      	cmp	r3, r5
 8005a2e:	dc26      	bgt.n	8005a7e <_printf_common+0x96>
 8005a30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a34:	1e13      	subs	r3, r2, #0
 8005a36:	6822      	ldr	r2, [r4, #0]
 8005a38:	bf18      	it	ne
 8005a3a:	2301      	movne	r3, #1
 8005a3c:	0692      	lsls	r2, r2, #26
 8005a3e:	d42b      	bmi.n	8005a98 <_printf_common+0xb0>
 8005a40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a44:	4649      	mov	r1, r9
 8005a46:	4638      	mov	r0, r7
 8005a48:	47c0      	blx	r8
 8005a4a:	3001      	adds	r0, #1
 8005a4c:	d01e      	beq.n	8005a8c <_printf_common+0xa4>
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	68e5      	ldr	r5, [r4, #12]
 8005a52:	6832      	ldr	r2, [r6, #0]
 8005a54:	f003 0306 	and.w	r3, r3, #6
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	bf08      	it	eq
 8005a5c:	1aad      	subeq	r5, r5, r2
 8005a5e:	68a3      	ldr	r3, [r4, #8]
 8005a60:	6922      	ldr	r2, [r4, #16]
 8005a62:	bf0c      	ite	eq
 8005a64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a68:	2500      	movne	r5, #0
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	bfc4      	itt	gt
 8005a6e:	1a9b      	subgt	r3, r3, r2
 8005a70:	18ed      	addgt	r5, r5, r3
 8005a72:	2600      	movs	r6, #0
 8005a74:	341a      	adds	r4, #26
 8005a76:	42b5      	cmp	r5, r6
 8005a78:	d11a      	bne.n	8005ab0 <_printf_common+0xc8>
 8005a7a:	2000      	movs	r0, #0
 8005a7c:	e008      	b.n	8005a90 <_printf_common+0xa8>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	4652      	mov	r2, sl
 8005a82:	4649      	mov	r1, r9
 8005a84:	4638      	mov	r0, r7
 8005a86:	47c0      	blx	r8
 8005a88:	3001      	adds	r0, #1
 8005a8a:	d103      	bne.n	8005a94 <_printf_common+0xac>
 8005a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a94:	3501      	adds	r5, #1
 8005a96:	e7c6      	b.n	8005a26 <_printf_common+0x3e>
 8005a98:	18e1      	adds	r1, r4, r3
 8005a9a:	1c5a      	adds	r2, r3, #1
 8005a9c:	2030      	movs	r0, #48	; 0x30
 8005a9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005aa2:	4422      	add	r2, r4
 8005aa4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005aa8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005aac:	3302      	adds	r3, #2
 8005aae:	e7c7      	b.n	8005a40 <_printf_common+0x58>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	4622      	mov	r2, r4
 8005ab4:	4649      	mov	r1, r9
 8005ab6:	4638      	mov	r0, r7
 8005ab8:	47c0      	blx	r8
 8005aba:	3001      	adds	r0, #1
 8005abc:	d0e6      	beq.n	8005a8c <_printf_common+0xa4>
 8005abe:	3601      	adds	r6, #1
 8005ac0:	e7d9      	b.n	8005a76 <_printf_common+0x8e>
	...

08005ac4 <_printf_i>:
 8005ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ac8:	7e0f      	ldrb	r7, [r1, #24]
 8005aca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005acc:	2f78      	cmp	r7, #120	; 0x78
 8005ace:	4691      	mov	r9, r2
 8005ad0:	4680      	mov	r8, r0
 8005ad2:	460c      	mov	r4, r1
 8005ad4:	469a      	mov	sl, r3
 8005ad6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ada:	d807      	bhi.n	8005aec <_printf_i+0x28>
 8005adc:	2f62      	cmp	r7, #98	; 0x62
 8005ade:	d80a      	bhi.n	8005af6 <_printf_i+0x32>
 8005ae0:	2f00      	cmp	r7, #0
 8005ae2:	f000 80d8 	beq.w	8005c96 <_printf_i+0x1d2>
 8005ae6:	2f58      	cmp	r7, #88	; 0x58
 8005ae8:	f000 80a3 	beq.w	8005c32 <_printf_i+0x16e>
 8005aec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005af0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005af4:	e03a      	b.n	8005b6c <_printf_i+0xa8>
 8005af6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005afa:	2b15      	cmp	r3, #21
 8005afc:	d8f6      	bhi.n	8005aec <_printf_i+0x28>
 8005afe:	a101      	add	r1, pc, #4	; (adr r1, 8005b04 <_printf_i+0x40>)
 8005b00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b04:	08005b5d 	.word	0x08005b5d
 8005b08:	08005b71 	.word	0x08005b71
 8005b0c:	08005aed 	.word	0x08005aed
 8005b10:	08005aed 	.word	0x08005aed
 8005b14:	08005aed 	.word	0x08005aed
 8005b18:	08005aed 	.word	0x08005aed
 8005b1c:	08005b71 	.word	0x08005b71
 8005b20:	08005aed 	.word	0x08005aed
 8005b24:	08005aed 	.word	0x08005aed
 8005b28:	08005aed 	.word	0x08005aed
 8005b2c:	08005aed 	.word	0x08005aed
 8005b30:	08005c7d 	.word	0x08005c7d
 8005b34:	08005ba1 	.word	0x08005ba1
 8005b38:	08005c5f 	.word	0x08005c5f
 8005b3c:	08005aed 	.word	0x08005aed
 8005b40:	08005aed 	.word	0x08005aed
 8005b44:	08005c9f 	.word	0x08005c9f
 8005b48:	08005aed 	.word	0x08005aed
 8005b4c:	08005ba1 	.word	0x08005ba1
 8005b50:	08005aed 	.word	0x08005aed
 8005b54:	08005aed 	.word	0x08005aed
 8005b58:	08005c67 	.word	0x08005c67
 8005b5c:	682b      	ldr	r3, [r5, #0]
 8005b5e:	1d1a      	adds	r2, r3, #4
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	602a      	str	r2, [r5, #0]
 8005b64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e0a3      	b.n	8005cb8 <_printf_i+0x1f4>
 8005b70:	6820      	ldr	r0, [r4, #0]
 8005b72:	6829      	ldr	r1, [r5, #0]
 8005b74:	0606      	lsls	r6, r0, #24
 8005b76:	f101 0304 	add.w	r3, r1, #4
 8005b7a:	d50a      	bpl.n	8005b92 <_printf_i+0xce>
 8005b7c:	680e      	ldr	r6, [r1, #0]
 8005b7e:	602b      	str	r3, [r5, #0]
 8005b80:	2e00      	cmp	r6, #0
 8005b82:	da03      	bge.n	8005b8c <_printf_i+0xc8>
 8005b84:	232d      	movs	r3, #45	; 0x2d
 8005b86:	4276      	negs	r6, r6
 8005b88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b8c:	485e      	ldr	r0, [pc, #376]	; (8005d08 <_printf_i+0x244>)
 8005b8e:	230a      	movs	r3, #10
 8005b90:	e019      	b.n	8005bc6 <_printf_i+0x102>
 8005b92:	680e      	ldr	r6, [r1, #0]
 8005b94:	602b      	str	r3, [r5, #0]
 8005b96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b9a:	bf18      	it	ne
 8005b9c:	b236      	sxthne	r6, r6
 8005b9e:	e7ef      	b.n	8005b80 <_printf_i+0xbc>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	6820      	ldr	r0, [r4, #0]
 8005ba4:	1d19      	adds	r1, r3, #4
 8005ba6:	6029      	str	r1, [r5, #0]
 8005ba8:	0601      	lsls	r1, r0, #24
 8005baa:	d501      	bpl.n	8005bb0 <_printf_i+0xec>
 8005bac:	681e      	ldr	r6, [r3, #0]
 8005bae:	e002      	b.n	8005bb6 <_printf_i+0xf2>
 8005bb0:	0646      	lsls	r6, r0, #25
 8005bb2:	d5fb      	bpl.n	8005bac <_printf_i+0xe8>
 8005bb4:	881e      	ldrh	r6, [r3, #0]
 8005bb6:	4854      	ldr	r0, [pc, #336]	; (8005d08 <_printf_i+0x244>)
 8005bb8:	2f6f      	cmp	r7, #111	; 0x6f
 8005bba:	bf0c      	ite	eq
 8005bbc:	2308      	moveq	r3, #8
 8005bbe:	230a      	movne	r3, #10
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bc6:	6865      	ldr	r5, [r4, #4]
 8005bc8:	60a5      	str	r5, [r4, #8]
 8005bca:	2d00      	cmp	r5, #0
 8005bcc:	bfa2      	ittt	ge
 8005bce:	6821      	ldrge	r1, [r4, #0]
 8005bd0:	f021 0104 	bicge.w	r1, r1, #4
 8005bd4:	6021      	strge	r1, [r4, #0]
 8005bd6:	b90e      	cbnz	r6, 8005bdc <_printf_i+0x118>
 8005bd8:	2d00      	cmp	r5, #0
 8005bda:	d04d      	beq.n	8005c78 <_printf_i+0x1b4>
 8005bdc:	4615      	mov	r5, r2
 8005bde:	fbb6 f1f3 	udiv	r1, r6, r3
 8005be2:	fb03 6711 	mls	r7, r3, r1, r6
 8005be6:	5dc7      	ldrb	r7, [r0, r7]
 8005be8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bec:	4637      	mov	r7, r6
 8005bee:	42bb      	cmp	r3, r7
 8005bf0:	460e      	mov	r6, r1
 8005bf2:	d9f4      	bls.n	8005bde <_printf_i+0x11a>
 8005bf4:	2b08      	cmp	r3, #8
 8005bf6:	d10b      	bne.n	8005c10 <_printf_i+0x14c>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	07de      	lsls	r6, r3, #31
 8005bfc:	d508      	bpl.n	8005c10 <_printf_i+0x14c>
 8005bfe:	6923      	ldr	r3, [r4, #16]
 8005c00:	6861      	ldr	r1, [r4, #4]
 8005c02:	4299      	cmp	r1, r3
 8005c04:	bfde      	ittt	le
 8005c06:	2330      	movle	r3, #48	; 0x30
 8005c08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c10:	1b52      	subs	r2, r2, r5
 8005c12:	6122      	str	r2, [r4, #16]
 8005c14:	f8cd a000 	str.w	sl, [sp]
 8005c18:	464b      	mov	r3, r9
 8005c1a:	aa03      	add	r2, sp, #12
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	4640      	mov	r0, r8
 8005c20:	f7ff fee2 	bl	80059e8 <_printf_common>
 8005c24:	3001      	adds	r0, #1
 8005c26:	d14c      	bne.n	8005cc2 <_printf_i+0x1fe>
 8005c28:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2c:	b004      	add	sp, #16
 8005c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c32:	4835      	ldr	r0, [pc, #212]	; (8005d08 <_printf_i+0x244>)
 8005c34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c38:	6829      	ldr	r1, [r5, #0]
 8005c3a:	6823      	ldr	r3, [r4, #0]
 8005c3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c40:	6029      	str	r1, [r5, #0]
 8005c42:	061d      	lsls	r5, r3, #24
 8005c44:	d514      	bpl.n	8005c70 <_printf_i+0x1ac>
 8005c46:	07df      	lsls	r7, r3, #31
 8005c48:	bf44      	itt	mi
 8005c4a:	f043 0320 	orrmi.w	r3, r3, #32
 8005c4e:	6023      	strmi	r3, [r4, #0]
 8005c50:	b91e      	cbnz	r6, 8005c5a <_printf_i+0x196>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	f023 0320 	bic.w	r3, r3, #32
 8005c58:	6023      	str	r3, [r4, #0]
 8005c5a:	2310      	movs	r3, #16
 8005c5c:	e7b0      	b.n	8005bc0 <_printf_i+0xfc>
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	f043 0320 	orr.w	r3, r3, #32
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	2378      	movs	r3, #120	; 0x78
 8005c68:	4828      	ldr	r0, [pc, #160]	; (8005d0c <_printf_i+0x248>)
 8005c6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c6e:	e7e3      	b.n	8005c38 <_printf_i+0x174>
 8005c70:	0659      	lsls	r1, r3, #25
 8005c72:	bf48      	it	mi
 8005c74:	b2b6      	uxthmi	r6, r6
 8005c76:	e7e6      	b.n	8005c46 <_printf_i+0x182>
 8005c78:	4615      	mov	r5, r2
 8005c7a:	e7bb      	b.n	8005bf4 <_printf_i+0x130>
 8005c7c:	682b      	ldr	r3, [r5, #0]
 8005c7e:	6826      	ldr	r6, [r4, #0]
 8005c80:	6961      	ldr	r1, [r4, #20]
 8005c82:	1d18      	adds	r0, r3, #4
 8005c84:	6028      	str	r0, [r5, #0]
 8005c86:	0635      	lsls	r5, r6, #24
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	d501      	bpl.n	8005c90 <_printf_i+0x1cc>
 8005c8c:	6019      	str	r1, [r3, #0]
 8005c8e:	e002      	b.n	8005c96 <_printf_i+0x1d2>
 8005c90:	0670      	lsls	r0, r6, #25
 8005c92:	d5fb      	bpl.n	8005c8c <_printf_i+0x1c8>
 8005c94:	8019      	strh	r1, [r3, #0]
 8005c96:	2300      	movs	r3, #0
 8005c98:	6123      	str	r3, [r4, #16]
 8005c9a:	4615      	mov	r5, r2
 8005c9c:	e7ba      	b.n	8005c14 <_printf_i+0x150>
 8005c9e:	682b      	ldr	r3, [r5, #0]
 8005ca0:	1d1a      	adds	r2, r3, #4
 8005ca2:	602a      	str	r2, [r5, #0]
 8005ca4:	681d      	ldr	r5, [r3, #0]
 8005ca6:	6862      	ldr	r2, [r4, #4]
 8005ca8:	2100      	movs	r1, #0
 8005caa:	4628      	mov	r0, r5
 8005cac:	f7fa fac0 	bl	8000230 <memchr>
 8005cb0:	b108      	cbz	r0, 8005cb6 <_printf_i+0x1f2>
 8005cb2:	1b40      	subs	r0, r0, r5
 8005cb4:	6060      	str	r0, [r4, #4]
 8005cb6:	6863      	ldr	r3, [r4, #4]
 8005cb8:	6123      	str	r3, [r4, #16]
 8005cba:	2300      	movs	r3, #0
 8005cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cc0:	e7a8      	b.n	8005c14 <_printf_i+0x150>
 8005cc2:	6923      	ldr	r3, [r4, #16]
 8005cc4:	462a      	mov	r2, r5
 8005cc6:	4649      	mov	r1, r9
 8005cc8:	4640      	mov	r0, r8
 8005cca:	47d0      	blx	sl
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d0ab      	beq.n	8005c28 <_printf_i+0x164>
 8005cd0:	6823      	ldr	r3, [r4, #0]
 8005cd2:	079b      	lsls	r3, r3, #30
 8005cd4:	d413      	bmi.n	8005cfe <_printf_i+0x23a>
 8005cd6:	68e0      	ldr	r0, [r4, #12]
 8005cd8:	9b03      	ldr	r3, [sp, #12]
 8005cda:	4298      	cmp	r0, r3
 8005cdc:	bfb8      	it	lt
 8005cde:	4618      	movlt	r0, r3
 8005ce0:	e7a4      	b.n	8005c2c <_printf_i+0x168>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	4632      	mov	r2, r6
 8005ce6:	4649      	mov	r1, r9
 8005ce8:	4640      	mov	r0, r8
 8005cea:	47d0      	blx	sl
 8005cec:	3001      	adds	r0, #1
 8005cee:	d09b      	beq.n	8005c28 <_printf_i+0x164>
 8005cf0:	3501      	adds	r5, #1
 8005cf2:	68e3      	ldr	r3, [r4, #12]
 8005cf4:	9903      	ldr	r1, [sp, #12]
 8005cf6:	1a5b      	subs	r3, r3, r1
 8005cf8:	42ab      	cmp	r3, r5
 8005cfa:	dcf2      	bgt.n	8005ce2 <_printf_i+0x21e>
 8005cfc:	e7eb      	b.n	8005cd6 <_printf_i+0x212>
 8005cfe:	2500      	movs	r5, #0
 8005d00:	f104 0619 	add.w	r6, r4, #25
 8005d04:	e7f5      	b.n	8005cf2 <_printf_i+0x22e>
 8005d06:	bf00      	nop
 8005d08:	080081c2 	.word	0x080081c2
 8005d0c:	080081d3 	.word	0x080081d3

08005d10 <iprintf>:
 8005d10:	b40f      	push	{r0, r1, r2, r3}
 8005d12:	4b0a      	ldr	r3, [pc, #40]	; (8005d3c <iprintf+0x2c>)
 8005d14:	b513      	push	{r0, r1, r4, lr}
 8005d16:	681c      	ldr	r4, [r3, #0]
 8005d18:	b124      	cbz	r4, 8005d24 <iprintf+0x14>
 8005d1a:	69a3      	ldr	r3, [r4, #24]
 8005d1c:	b913      	cbnz	r3, 8005d24 <iprintf+0x14>
 8005d1e:	4620      	mov	r0, r4
 8005d20:	f001 f9a6 	bl	8007070 <__sinit>
 8005d24:	ab05      	add	r3, sp, #20
 8005d26:	9a04      	ldr	r2, [sp, #16]
 8005d28:	68a1      	ldr	r1, [r4, #8]
 8005d2a:	9301      	str	r3, [sp, #4]
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	f001 ff63 	bl	8007bf8 <_vfiprintf_r>
 8005d32:	b002      	add	sp, #8
 8005d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d38:	b004      	add	sp, #16
 8005d3a:	4770      	bx	lr
 8005d3c:	20000024 	.word	0x20000024

08005d40 <_puts_r>:
 8005d40:	b570      	push	{r4, r5, r6, lr}
 8005d42:	460e      	mov	r6, r1
 8005d44:	4605      	mov	r5, r0
 8005d46:	b118      	cbz	r0, 8005d50 <_puts_r+0x10>
 8005d48:	6983      	ldr	r3, [r0, #24]
 8005d4a:	b90b      	cbnz	r3, 8005d50 <_puts_r+0x10>
 8005d4c:	f001 f990 	bl	8007070 <__sinit>
 8005d50:	69ab      	ldr	r3, [r5, #24]
 8005d52:	68ac      	ldr	r4, [r5, #8]
 8005d54:	b913      	cbnz	r3, 8005d5c <_puts_r+0x1c>
 8005d56:	4628      	mov	r0, r5
 8005d58:	f001 f98a 	bl	8007070 <__sinit>
 8005d5c:	4b2c      	ldr	r3, [pc, #176]	; (8005e10 <_puts_r+0xd0>)
 8005d5e:	429c      	cmp	r4, r3
 8005d60:	d120      	bne.n	8005da4 <_puts_r+0x64>
 8005d62:	686c      	ldr	r4, [r5, #4]
 8005d64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d66:	07db      	lsls	r3, r3, #31
 8005d68:	d405      	bmi.n	8005d76 <_puts_r+0x36>
 8005d6a:	89a3      	ldrh	r3, [r4, #12]
 8005d6c:	0598      	lsls	r0, r3, #22
 8005d6e:	d402      	bmi.n	8005d76 <_puts_r+0x36>
 8005d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d72:	f001 fa20 	bl	80071b6 <__retarget_lock_acquire_recursive>
 8005d76:	89a3      	ldrh	r3, [r4, #12]
 8005d78:	0719      	lsls	r1, r3, #28
 8005d7a:	d51d      	bpl.n	8005db8 <_puts_r+0x78>
 8005d7c:	6923      	ldr	r3, [r4, #16]
 8005d7e:	b1db      	cbz	r3, 8005db8 <_puts_r+0x78>
 8005d80:	3e01      	subs	r6, #1
 8005d82:	68a3      	ldr	r3, [r4, #8]
 8005d84:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	60a3      	str	r3, [r4, #8]
 8005d8c:	bb39      	cbnz	r1, 8005dde <_puts_r+0x9e>
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	da38      	bge.n	8005e04 <_puts_r+0xc4>
 8005d92:	4622      	mov	r2, r4
 8005d94:	210a      	movs	r1, #10
 8005d96:	4628      	mov	r0, r5
 8005d98:	f000 f916 	bl	8005fc8 <__swbuf_r>
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	d011      	beq.n	8005dc4 <_puts_r+0x84>
 8005da0:	250a      	movs	r5, #10
 8005da2:	e011      	b.n	8005dc8 <_puts_r+0x88>
 8005da4:	4b1b      	ldr	r3, [pc, #108]	; (8005e14 <_puts_r+0xd4>)
 8005da6:	429c      	cmp	r4, r3
 8005da8:	d101      	bne.n	8005dae <_puts_r+0x6e>
 8005daa:	68ac      	ldr	r4, [r5, #8]
 8005dac:	e7da      	b.n	8005d64 <_puts_r+0x24>
 8005dae:	4b1a      	ldr	r3, [pc, #104]	; (8005e18 <_puts_r+0xd8>)
 8005db0:	429c      	cmp	r4, r3
 8005db2:	bf08      	it	eq
 8005db4:	68ec      	ldreq	r4, [r5, #12]
 8005db6:	e7d5      	b.n	8005d64 <_puts_r+0x24>
 8005db8:	4621      	mov	r1, r4
 8005dba:	4628      	mov	r0, r5
 8005dbc:	f000 f956 	bl	800606c <__swsetup_r>
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	d0dd      	beq.n	8005d80 <_puts_r+0x40>
 8005dc4:	f04f 35ff 	mov.w	r5, #4294967295
 8005dc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005dca:	07da      	lsls	r2, r3, #31
 8005dcc:	d405      	bmi.n	8005dda <_puts_r+0x9a>
 8005dce:	89a3      	ldrh	r3, [r4, #12]
 8005dd0:	059b      	lsls	r3, r3, #22
 8005dd2:	d402      	bmi.n	8005dda <_puts_r+0x9a>
 8005dd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dd6:	f001 f9ef 	bl	80071b8 <__retarget_lock_release_recursive>
 8005dda:	4628      	mov	r0, r5
 8005ddc:	bd70      	pop	{r4, r5, r6, pc}
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	da04      	bge.n	8005dec <_puts_r+0xac>
 8005de2:	69a2      	ldr	r2, [r4, #24]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	dc06      	bgt.n	8005df6 <_puts_r+0xb6>
 8005de8:	290a      	cmp	r1, #10
 8005dea:	d004      	beq.n	8005df6 <_puts_r+0xb6>
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	6022      	str	r2, [r4, #0]
 8005df2:	7019      	strb	r1, [r3, #0]
 8005df4:	e7c5      	b.n	8005d82 <_puts_r+0x42>
 8005df6:	4622      	mov	r2, r4
 8005df8:	4628      	mov	r0, r5
 8005dfa:	f000 f8e5 	bl	8005fc8 <__swbuf_r>
 8005dfe:	3001      	adds	r0, #1
 8005e00:	d1bf      	bne.n	8005d82 <_puts_r+0x42>
 8005e02:	e7df      	b.n	8005dc4 <_puts_r+0x84>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	250a      	movs	r5, #10
 8005e08:	1c5a      	adds	r2, r3, #1
 8005e0a:	6022      	str	r2, [r4, #0]
 8005e0c:	701d      	strb	r5, [r3, #0]
 8005e0e:	e7db      	b.n	8005dc8 <_puts_r+0x88>
 8005e10:	08008294 	.word	0x08008294
 8005e14:	080082b4 	.word	0x080082b4
 8005e18:	08008274 	.word	0x08008274

08005e1c <puts>:
 8005e1c:	4b02      	ldr	r3, [pc, #8]	; (8005e28 <puts+0xc>)
 8005e1e:	4601      	mov	r1, r0
 8005e20:	6818      	ldr	r0, [r3, #0]
 8005e22:	f7ff bf8d 	b.w	8005d40 <_puts_r>
 8005e26:	bf00      	nop
 8005e28:	20000024 	.word	0x20000024

08005e2c <setbuf>:
 8005e2c:	2900      	cmp	r1, #0
 8005e2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e32:	bf0c      	ite	eq
 8005e34:	2202      	moveq	r2, #2
 8005e36:	2200      	movne	r2, #0
 8005e38:	f000 b800 	b.w	8005e3c <setvbuf>

08005e3c <setvbuf>:
 8005e3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e40:	461d      	mov	r5, r3
 8005e42:	4b5d      	ldr	r3, [pc, #372]	; (8005fb8 <setvbuf+0x17c>)
 8005e44:	681f      	ldr	r7, [r3, #0]
 8005e46:	4604      	mov	r4, r0
 8005e48:	460e      	mov	r6, r1
 8005e4a:	4690      	mov	r8, r2
 8005e4c:	b127      	cbz	r7, 8005e58 <setvbuf+0x1c>
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	b913      	cbnz	r3, 8005e58 <setvbuf+0x1c>
 8005e52:	4638      	mov	r0, r7
 8005e54:	f001 f90c 	bl	8007070 <__sinit>
 8005e58:	4b58      	ldr	r3, [pc, #352]	; (8005fbc <setvbuf+0x180>)
 8005e5a:	429c      	cmp	r4, r3
 8005e5c:	d167      	bne.n	8005f2e <setvbuf+0xf2>
 8005e5e:	687c      	ldr	r4, [r7, #4]
 8005e60:	f1b8 0f02 	cmp.w	r8, #2
 8005e64:	d006      	beq.n	8005e74 <setvbuf+0x38>
 8005e66:	f1b8 0f01 	cmp.w	r8, #1
 8005e6a:	f200 809f 	bhi.w	8005fac <setvbuf+0x170>
 8005e6e:	2d00      	cmp	r5, #0
 8005e70:	f2c0 809c 	blt.w	8005fac <setvbuf+0x170>
 8005e74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e76:	07db      	lsls	r3, r3, #31
 8005e78:	d405      	bmi.n	8005e86 <setvbuf+0x4a>
 8005e7a:	89a3      	ldrh	r3, [r4, #12]
 8005e7c:	0598      	lsls	r0, r3, #22
 8005e7e:	d402      	bmi.n	8005e86 <setvbuf+0x4a>
 8005e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e82:	f001 f998 	bl	80071b6 <__retarget_lock_acquire_recursive>
 8005e86:	4621      	mov	r1, r4
 8005e88:	4638      	mov	r0, r7
 8005e8a:	f001 f85d 	bl	8006f48 <_fflush_r>
 8005e8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e90:	b141      	cbz	r1, 8005ea4 <setvbuf+0x68>
 8005e92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e96:	4299      	cmp	r1, r3
 8005e98:	d002      	beq.n	8005ea0 <setvbuf+0x64>
 8005e9a:	4638      	mov	r0, r7
 8005e9c:	f001 fda2 	bl	80079e4 <_free_r>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	6363      	str	r3, [r4, #52]	; 0x34
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	61a3      	str	r3, [r4, #24]
 8005ea8:	6063      	str	r3, [r4, #4]
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	0619      	lsls	r1, r3, #24
 8005eae:	d503      	bpl.n	8005eb8 <setvbuf+0x7c>
 8005eb0:	6921      	ldr	r1, [r4, #16]
 8005eb2:	4638      	mov	r0, r7
 8005eb4:	f001 fd96 	bl	80079e4 <_free_r>
 8005eb8:	89a3      	ldrh	r3, [r4, #12]
 8005eba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005ebe:	f023 0303 	bic.w	r3, r3, #3
 8005ec2:	f1b8 0f02 	cmp.w	r8, #2
 8005ec6:	81a3      	strh	r3, [r4, #12]
 8005ec8:	d06c      	beq.n	8005fa4 <setvbuf+0x168>
 8005eca:	ab01      	add	r3, sp, #4
 8005ecc:	466a      	mov	r2, sp
 8005ece:	4621      	mov	r1, r4
 8005ed0:	4638      	mov	r0, r7
 8005ed2:	f001 f972 	bl	80071ba <__swhatbuf_r>
 8005ed6:	89a3      	ldrh	r3, [r4, #12]
 8005ed8:	4318      	orrs	r0, r3
 8005eda:	81a0      	strh	r0, [r4, #12]
 8005edc:	2d00      	cmp	r5, #0
 8005ede:	d130      	bne.n	8005f42 <setvbuf+0x106>
 8005ee0:	9d00      	ldr	r5, [sp, #0]
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	f001 f9ce 	bl	8007284 <malloc>
 8005ee8:	4606      	mov	r6, r0
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d155      	bne.n	8005f9a <setvbuf+0x15e>
 8005eee:	f8dd 9000 	ldr.w	r9, [sp]
 8005ef2:	45a9      	cmp	r9, r5
 8005ef4:	d14a      	bne.n	8005f8c <setvbuf+0x150>
 8005ef6:	f04f 35ff 	mov.w	r5, #4294967295
 8005efa:	2200      	movs	r2, #0
 8005efc:	60a2      	str	r2, [r4, #8]
 8005efe:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005f02:	6022      	str	r2, [r4, #0]
 8005f04:	6122      	str	r2, [r4, #16]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f0c:	6162      	str	r2, [r4, #20]
 8005f0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f10:	f043 0302 	orr.w	r3, r3, #2
 8005f14:	07d2      	lsls	r2, r2, #31
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	d405      	bmi.n	8005f26 <setvbuf+0xea>
 8005f1a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005f1e:	d102      	bne.n	8005f26 <setvbuf+0xea>
 8005f20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f22:	f001 f949 	bl	80071b8 <__retarget_lock_release_recursive>
 8005f26:	4628      	mov	r0, r5
 8005f28:	b003      	add	sp, #12
 8005f2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f2e:	4b24      	ldr	r3, [pc, #144]	; (8005fc0 <setvbuf+0x184>)
 8005f30:	429c      	cmp	r4, r3
 8005f32:	d101      	bne.n	8005f38 <setvbuf+0xfc>
 8005f34:	68bc      	ldr	r4, [r7, #8]
 8005f36:	e793      	b.n	8005e60 <setvbuf+0x24>
 8005f38:	4b22      	ldr	r3, [pc, #136]	; (8005fc4 <setvbuf+0x188>)
 8005f3a:	429c      	cmp	r4, r3
 8005f3c:	bf08      	it	eq
 8005f3e:	68fc      	ldreq	r4, [r7, #12]
 8005f40:	e78e      	b.n	8005e60 <setvbuf+0x24>
 8005f42:	2e00      	cmp	r6, #0
 8005f44:	d0cd      	beq.n	8005ee2 <setvbuf+0xa6>
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	b913      	cbnz	r3, 8005f50 <setvbuf+0x114>
 8005f4a:	4638      	mov	r0, r7
 8005f4c:	f001 f890 	bl	8007070 <__sinit>
 8005f50:	f1b8 0f01 	cmp.w	r8, #1
 8005f54:	bf08      	it	eq
 8005f56:	89a3      	ldrheq	r3, [r4, #12]
 8005f58:	6026      	str	r6, [r4, #0]
 8005f5a:	bf04      	itt	eq
 8005f5c:	f043 0301 	orreq.w	r3, r3, #1
 8005f60:	81a3      	strheq	r3, [r4, #12]
 8005f62:	89a2      	ldrh	r2, [r4, #12]
 8005f64:	f012 0308 	ands.w	r3, r2, #8
 8005f68:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005f6c:	d01c      	beq.n	8005fa8 <setvbuf+0x16c>
 8005f6e:	07d3      	lsls	r3, r2, #31
 8005f70:	bf41      	itttt	mi
 8005f72:	2300      	movmi	r3, #0
 8005f74:	426d      	negmi	r5, r5
 8005f76:	60a3      	strmi	r3, [r4, #8]
 8005f78:	61a5      	strmi	r5, [r4, #24]
 8005f7a:	bf58      	it	pl
 8005f7c:	60a5      	strpl	r5, [r4, #8]
 8005f7e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005f80:	f015 0501 	ands.w	r5, r5, #1
 8005f84:	d115      	bne.n	8005fb2 <setvbuf+0x176>
 8005f86:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005f8a:	e7c8      	b.n	8005f1e <setvbuf+0xe2>
 8005f8c:	4648      	mov	r0, r9
 8005f8e:	f001 f979 	bl	8007284 <malloc>
 8005f92:	4606      	mov	r6, r0
 8005f94:	2800      	cmp	r0, #0
 8005f96:	d0ae      	beq.n	8005ef6 <setvbuf+0xba>
 8005f98:	464d      	mov	r5, r9
 8005f9a:	89a3      	ldrh	r3, [r4, #12]
 8005f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fa0:	81a3      	strh	r3, [r4, #12]
 8005fa2:	e7d0      	b.n	8005f46 <setvbuf+0x10a>
 8005fa4:	2500      	movs	r5, #0
 8005fa6:	e7a8      	b.n	8005efa <setvbuf+0xbe>
 8005fa8:	60a3      	str	r3, [r4, #8]
 8005faa:	e7e8      	b.n	8005f7e <setvbuf+0x142>
 8005fac:	f04f 35ff 	mov.w	r5, #4294967295
 8005fb0:	e7b9      	b.n	8005f26 <setvbuf+0xea>
 8005fb2:	2500      	movs	r5, #0
 8005fb4:	e7b7      	b.n	8005f26 <setvbuf+0xea>
 8005fb6:	bf00      	nop
 8005fb8:	20000024 	.word	0x20000024
 8005fbc:	08008294 	.word	0x08008294
 8005fc0:	080082b4 	.word	0x080082b4
 8005fc4:	08008274 	.word	0x08008274

08005fc8 <__swbuf_r>:
 8005fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fca:	460e      	mov	r6, r1
 8005fcc:	4614      	mov	r4, r2
 8005fce:	4605      	mov	r5, r0
 8005fd0:	b118      	cbz	r0, 8005fda <__swbuf_r+0x12>
 8005fd2:	6983      	ldr	r3, [r0, #24]
 8005fd4:	b90b      	cbnz	r3, 8005fda <__swbuf_r+0x12>
 8005fd6:	f001 f84b 	bl	8007070 <__sinit>
 8005fda:	4b21      	ldr	r3, [pc, #132]	; (8006060 <__swbuf_r+0x98>)
 8005fdc:	429c      	cmp	r4, r3
 8005fde:	d12b      	bne.n	8006038 <__swbuf_r+0x70>
 8005fe0:	686c      	ldr	r4, [r5, #4]
 8005fe2:	69a3      	ldr	r3, [r4, #24]
 8005fe4:	60a3      	str	r3, [r4, #8]
 8005fe6:	89a3      	ldrh	r3, [r4, #12]
 8005fe8:	071a      	lsls	r2, r3, #28
 8005fea:	d52f      	bpl.n	800604c <__swbuf_r+0x84>
 8005fec:	6923      	ldr	r3, [r4, #16]
 8005fee:	b36b      	cbz	r3, 800604c <__swbuf_r+0x84>
 8005ff0:	6923      	ldr	r3, [r4, #16]
 8005ff2:	6820      	ldr	r0, [r4, #0]
 8005ff4:	1ac0      	subs	r0, r0, r3
 8005ff6:	6963      	ldr	r3, [r4, #20]
 8005ff8:	b2f6      	uxtb	r6, r6
 8005ffa:	4283      	cmp	r3, r0
 8005ffc:	4637      	mov	r7, r6
 8005ffe:	dc04      	bgt.n	800600a <__swbuf_r+0x42>
 8006000:	4621      	mov	r1, r4
 8006002:	4628      	mov	r0, r5
 8006004:	f000 ffa0 	bl	8006f48 <_fflush_r>
 8006008:	bb30      	cbnz	r0, 8006058 <__swbuf_r+0x90>
 800600a:	68a3      	ldr	r3, [r4, #8]
 800600c:	3b01      	subs	r3, #1
 800600e:	60a3      	str	r3, [r4, #8]
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	1c5a      	adds	r2, r3, #1
 8006014:	6022      	str	r2, [r4, #0]
 8006016:	701e      	strb	r6, [r3, #0]
 8006018:	6963      	ldr	r3, [r4, #20]
 800601a:	3001      	adds	r0, #1
 800601c:	4283      	cmp	r3, r0
 800601e:	d004      	beq.n	800602a <__swbuf_r+0x62>
 8006020:	89a3      	ldrh	r3, [r4, #12]
 8006022:	07db      	lsls	r3, r3, #31
 8006024:	d506      	bpl.n	8006034 <__swbuf_r+0x6c>
 8006026:	2e0a      	cmp	r6, #10
 8006028:	d104      	bne.n	8006034 <__swbuf_r+0x6c>
 800602a:	4621      	mov	r1, r4
 800602c:	4628      	mov	r0, r5
 800602e:	f000 ff8b 	bl	8006f48 <_fflush_r>
 8006032:	b988      	cbnz	r0, 8006058 <__swbuf_r+0x90>
 8006034:	4638      	mov	r0, r7
 8006036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006038:	4b0a      	ldr	r3, [pc, #40]	; (8006064 <__swbuf_r+0x9c>)
 800603a:	429c      	cmp	r4, r3
 800603c:	d101      	bne.n	8006042 <__swbuf_r+0x7a>
 800603e:	68ac      	ldr	r4, [r5, #8]
 8006040:	e7cf      	b.n	8005fe2 <__swbuf_r+0x1a>
 8006042:	4b09      	ldr	r3, [pc, #36]	; (8006068 <__swbuf_r+0xa0>)
 8006044:	429c      	cmp	r4, r3
 8006046:	bf08      	it	eq
 8006048:	68ec      	ldreq	r4, [r5, #12]
 800604a:	e7ca      	b.n	8005fe2 <__swbuf_r+0x1a>
 800604c:	4621      	mov	r1, r4
 800604e:	4628      	mov	r0, r5
 8006050:	f000 f80c 	bl	800606c <__swsetup_r>
 8006054:	2800      	cmp	r0, #0
 8006056:	d0cb      	beq.n	8005ff0 <__swbuf_r+0x28>
 8006058:	f04f 37ff 	mov.w	r7, #4294967295
 800605c:	e7ea      	b.n	8006034 <__swbuf_r+0x6c>
 800605e:	bf00      	nop
 8006060:	08008294 	.word	0x08008294
 8006064:	080082b4 	.word	0x080082b4
 8006068:	08008274 	.word	0x08008274

0800606c <__swsetup_r>:
 800606c:	4b32      	ldr	r3, [pc, #200]	; (8006138 <__swsetup_r+0xcc>)
 800606e:	b570      	push	{r4, r5, r6, lr}
 8006070:	681d      	ldr	r5, [r3, #0]
 8006072:	4606      	mov	r6, r0
 8006074:	460c      	mov	r4, r1
 8006076:	b125      	cbz	r5, 8006082 <__swsetup_r+0x16>
 8006078:	69ab      	ldr	r3, [r5, #24]
 800607a:	b913      	cbnz	r3, 8006082 <__swsetup_r+0x16>
 800607c:	4628      	mov	r0, r5
 800607e:	f000 fff7 	bl	8007070 <__sinit>
 8006082:	4b2e      	ldr	r3, [pc, #184]	; (800613c <__swsetup_r+0xd0>)
 8006084:	429c      	cmp	r4, r3
 8006086:	d10f      	bne.n	80060a8 <__swsetup_r+0x3c>
 8006088:	686c      	ldr	r4, [r5, #4]
 800608a:	89a3      	ldrh	r3, [r4, #12]
 800608c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006090:	0719      	lsls	r1, r3, #28
 8006092:	d42c      	bmi.n	80060ee <__swsetup_r+0x82>
 8006094:	06dd      	lsls	r5, r3, #27
 8006096:	d411      	bmi.n	80060bc <__swsetup_r+0x50>
 8006098:	2309      	movs	r3, #9
 800609a:	6033      	str	r3, [r6, #0]
 800609c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060a0:	81a3      	strh	r3, [r4, #12]
 80060a2:	f04f 30ff 	mov.w	r0, #4294967295
 80060a6:	e03e      	b.n	8006126 <__swsetup_r+0xba>
 80060a8:	4b25      	ldr	r3, [pc, #148]	; (8006140 <__swsetup_r+0xd4>)
 80060aa:	429c      	cmp	r4, r3
 80060ac:	d101      	bne.n	80060b2 <__swsetup_r+0x46>
 80060ae:	68ac      	ldr	r4, [r5, #8]
 80060b0:	e7eb      	b.n	800608a <__swsetup_r+0x1e>
 80060b2:	4b24      	ldr	r3, [pc, #144]	; (8006144 <__swsetup_r+0xd8>)
 80060b4:	429c      	cmp	r4, r3
 80060b6:	bf08      	it	eq
 80060b8:	68ec      	ldreq	r4, [r5, #12]
 80060ba:	e7e6      	b.n	800608a <__swsetup_r+0x1e>
 80060bc:	0758      	lsls	r0, r3, #29
 80060be:	d512      	bpl.n	80060e6 <__swsetup_r+0x7a>
 80060c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060c2:	b141      	cbz	r1, 80060d6 <__swsetup_r+0x6a>
 80060c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060c8:	4299      	cmp	r1, r3
 80060ca:	d002      	beq.n	80060d2 <__swsetup_r+0x66>
 80060cc:	4630      	mov	r0, r6
 80060ce:	f001 fc89 	bl	80079e4 <_free_r>
 80060d2:	2300      	movs	r3, #0
 80060d4:	6363      	str	r3, [r4, #52]	; 0x34
 80060d6:	89a3      	ldrh	r3, [r4, #12]
 80060d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80060dc:	81a3      	strh	r3, [r4, #12]
 80060de:	2300      	movs	r3, #0
 80060e0:	6063      	str	r3, [r4, #4]
 80060e2:	6923      	ldr	r3, [r4, #16]
 80060e4:	6023      	str	r3, [r4, #0]
 80060e6:	89a3      	ldrh	r3, [r4, #12]
 80060e8:	f043 0308 	orr.w	r3, r3, #8
 80060ec:	81a3      	strh	r3, [r4, #12]
 80060ee:	6923      	ldr	r3, [r4, #16]
 80060f0:	b94b      	cbnz	r3, 8006106 <__swsetup_r+0x9a>
 80060f2:	89a3      	ldrh	r3, [r4, #12]
 80060f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80060f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060fc:	d003      	beq.n	8006106 <__swsetup_r+0x9a>
 80060fe:	4621      	mov	r1, r4
 8006100:	4630      	mov	r0, r6
 8006102:	f001 f87f 	bl	8007204 <__smakebuf_r>
 8006106:	89a0      	ldrh	r0, [r4, #12]
 8006108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800610c:	f010 0301 	ands.w	r3, r0, #1
 8006110:	d00a      	beq.n	8006128 <__swsetup_r+0xbc>
 8006112:	2300      	movs	r3, #0
 8006114:	60a3      	str	r3, [r4, #8]
 8006116:	6963      	ldr	r3, [r4, #20]
 8006118:	425b      	negs	r3, r3
 800611a:	61a3      	str	r3, [r4, #24]
 800611c:	6923      	ldr	r3, [r4, #16]
 800611e:	b943      	cbnz	r3, 8006132 <__swsetup_r+0xc6>
 8006120:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006124:	d1ba      	bne.n	800609c <__swsetup_r+0x30>
 8006126:	bd70      	pop	{r4, r5, r6, pc}
 8006128:	0781      	lsls	r1, r0, #30
 800612a:	bf58      	it	pl
 800612c:	6963      	ldrpl	r3, [r4, #20]
 800612e:	60a3      	str	r3, [r4, #8]
 8006130:	e7f4      	b.n	800611c <__swsetup_r+0xb0>
 8006132:	2000      	movs	r0, #0
 8006134:	e7f7      	b.n	8006126 <__swsetup_r+0xba>
 8006136:	bf00      	nop
 8006138:	20000024 	.word	0x20000024
 800613c:	08008294 	.word	0x08008294
 8006140:	080082b4 	.word	0x080082b4
 8006144:	08008274 	.word	0x08008274

08006148 <quorem>:
 8006148:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614c:	6903      	ldr	r3, [r0, #16]
 800614e:	690c      	ldr	r4, [r1, #16]
 8006150:	42a3      	cmp	r3, r4
 8006152:	4607      	mov	r7, r0
 8006154:	f2c0 8081 	blt.w	800625a <quorem+0x112>
 8006158:	3c01      	subs	r4, #1
 800615a:	f101 0814 	add.w	r8, r1, #20
 800615e:	f100 0514 	add.w	r5, r0, #20
 8006162:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800616c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006170:	3301      	adds	r3, #1
 8006172:	429a      	cmp	r2, r3
 8006174:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006178:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800617c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006180:	d331      	bcc.n	80061e6 <quorem+0x9e>
 8006182:	f04f 0e00 	mov.w	lr, #0
 8006186:	4640      	mov	r0, r8
 8006188:	46ac      	mov	ip, r5
 800618a:	46f2      	mov	sl, lr
 800618c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006190:	b293      	uxth	r3, r2
 8006192:	fb06 e303 	mla	r3, r6, r3, lr
 8006196:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800619a:	b29b      	uxth	r3, r3
 800619c:	ebaa 0303 	sub.w	r3, sl, r3
 80061a0:	f8dc a000 	ldr.w	sl, [ip]
 80061a4:	0c12      	lsrs	r2, r2, #16
 80061a6:	fa13 f38a 	uxtah	r3, r3, sl
 80061aa:	fb06 e202 	mla	r2, r6, r2, lr
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	9b00      	ldr	r3, [sp, #0]
 80061b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80061b6:	b292      	uxth	r2, r2
 80061b8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80061bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80061c0:	f8bd 3000 	ldrh.w	r3, [sp]
 80061c4:	4581      	cmp	r9, r0
 80061c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061ca:	f84c 3b04 	str.w	r3, [ip], #4
 80061ce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80061d2:	d2db      	bcs.n	800618c <quorem+0x44>
 80061d4:	f855 300b 	ldr.w	r3, [r5, fp]
 80061d8:	b92b      	cbnz	r3, 80061e6 <quorem+0x9e>
 80061da:	9b01      	ldr	r3, [sp, #4]
 80061dc:	3b04      	subs	r3, #4
 80061de:	429d      	cmp	r5, r3
 80061e0:	461a      	mov	r2, r3
 80061e2:	d32e      	bcc.n	8006242 <quorem+0xfa>
 80061e4:	613c      	str	r4, [r7, #16]
 80061e6:	4638      	mov	r0, r7
 80061e8:	f001 fae4 	bl	80077b4 <__mcmp>
 80061ec:	2800      	cmp	r0, #0
 80061ee:	db24      	blt.n	800623a <quorem+0xf2>
 80061f0:	3601      	adds	r6, #1
 80061f2:	4628      	mov	r0, r5
 80061f4:	f04f 0c00 	mov.w	ip, #0
 80061f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80061fc:	f8d0 e000 	ldr.w	lr, [r0]
 8006200:	b293      	uxth	r3, r2
 8006202:	ebac 0303 	sub.w	r3, ip, r3
 8006206:	0c12      	lsrs	r2, r2, #16
 8006208:	fa13 f38e 	uxtah	r3, r3, lr
 800620c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006210:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006214:	b29b      	uxth	r3, r3
 8006216:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800621a:	45c1      	cmp	r9, r8
 800621c:	f840 3b04 	str.w	r3, [r0], #4
 8006220:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006224:	d2e8      	bcs.n	80061f8 <quorem+0xb0>
 8006226:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800622a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800622e:	b922      	cbnz	r2, 800623a <quorem+0xf2>
 8006230:	3b04      	subs	r3, #4
 8006232:	429d      	cmp	r5, r3
 8006234:	461a      	mov	r2, r3
 8006236:	d30a      	bcc.n	800624e <quorem+0x106>
 8006238:	613c      	str	r4, [r7, #16]
 800623a:	4630      	mov	r0, r6
 800623c:	b003      	add	sp, #12
 800623e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006242:	6812      	ldr	r2, [r2, #0]
 8006244:	3b04      	subs	r3, #4
 8006246:	2a00      	cmp	r2, #0
 8006248:	d1cc      	bne.n	80061e4 <quorem+0x9c>
 800624a:	3c01      	subs	r4, #1
 800624c:	e7c7      	b.n	80061de <quorem+0x96>
 800624e:	6812      	ldr	r2, [r2, #0]
 8006250:	3b04      	subs	r3, #4
 8006252:	2a00      	cmp	r2, #0
 8006254:	d1f0      	bne.n	8006238 <quorem+0xf0>
 8006256:	3c01      	subs	r4, #1
 8006258:	e7eb      	b.n	8006232 <quorem+0xea>
 800625a:	2000      	movs	r0, #0
 800625c:	e7ee      	b.n	800623c <quorem+0xf4>
	...

08006260 <_dtoa_r>:
 8006260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006264:	ed2d 8b04 	vpush	{d8-d9}
 8006268:	ec57 6b10 	vmov	r6, r7, d0
 800626c:	b093      	sub	sp, #76	; 0x4c
 800626e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006270:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006274:	9106      	str	r1, [sp, #24]
 8006276:	ee10 aa10 	vmov	sl, s0
 800627a:	4604      	mov	r4, r0
 800627c:	9209      	str	r2, [sp, #36]	; 0x24
 800627e:	930c      	str	r3, [sp, #48]	; 0x30
 8006280:	46bb      	mov	fp, r7
 8006282:	b975      	cbnz	r5, 80062a2 <_dtoa_r+0x42>
 8006284:	2010      	movs	r0, #16
 8006286:	f000 fffd 	bl	8007284 <malloc>
 800628a:	4602      	mov	r2, r0
 800628c:	6260      	str	r0, [r4, #36]	; 0x24
 800628e:	b920      	cbnz	r0, 800629a <_dtoa_r+0x3a>
 8006290:	4ba7      	ldr	r3, [pc, #668]	; (8006530 <_dtoa_r+0x2d0>)
 8006292:	21ea      	movs	r1, #234	; 0xea
 8006294:	48a7      	ldr	r0, [pc, #668]	; (8006534 <_dtoa_r+0x2d4>)
 8006296:	f001 fe45 	bl	8007f24 <__assert_func>
 800629a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800629e:	6005      	str	r5, [r0, #0]
 80062a0:	60c5      	str	r5, [r0, #12]
 80062a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062a4:	6819      	ldr	r1, [r3, #0]
 80062a6:	b151      	cbz	r1, 80062be <_dtoa_r+0x5e>
 80062a8:	685a      	ldr	r2, [r3, #4]
 80062aa:	604a      	str	r2, [r1, #4]
 80062ac:	2301      	movs	r3, #1
 80062ae:	4093      	lsls	r3, r2
 80062b0:	608b      	str	r3, [r1, #8]
 80062b2:	4620      	mov	r0, r4
 80062b4:	f001 f83c 	bl	8007330 <_Bfree>
 80062b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062ba:	2200      	movs	r2, #0
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	1e3b      	subs	r3, r7, #0
 80062c0:	bfaa      	itet	ge
 80062c2:	2300      	movge	r3, #0
 80062c4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80062c8:	f8c8 3000 	strge.w	r3, [r8]
 80062cc:	4b9a      	ldr	r3, [pc, #616]	; (8006538 <_dtoa_r+0x2d8>)
 80062ce:	bfbc      	itt	lt
 80062d0:	2201      	movlt	r2, #1
 80062d2:	f8c8 2000 	strlt.w	r2, [r8]
 80062d6:	ea33 030b 	bics.w	r3, r3, fp
 80062da:	d11b      	bne.n	8006314 <_dtoa_r+0xb4>
 80062dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062de:	f242 730f 	movw	r3, #9999	; 0x270f
 80062e2:	6013      	str	r3, [r2, #0]
 80062e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062e8:	4333      	orrs	r3, r6
 80062ea:	f000 8592 	beq.w	8006e12 <_dtoa_r+0xbb2>
 80062ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062f0:	b963      	cbnz	r3, 800630c <_dtoa_r+0xac>
 80062f2:	4b92      	ldr	r3, [pc, #584]	; (800653c <_dtoa_r+0x2dc>)
 80062f4:	e022      	b.n	800633c <_dtoa_r+0xdc>
 80062f6:	4b92      	ldr	r3, [pc, #584]	; (8006540 <_dtoa_r+0x2e0>)
 80062f8:	9301      	str	r3, [sp, #4]
 80062fa:	3308      	adds	r3, #8
 80062fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80062fe:	6013      	str	r3, [r2, #0]
 8006300:	9801      	ldr	r0, [sp, #4]
 8006302:	b013      	add	sp, #76	; 0x4c
 8006304:	ecbd 8b04 	vpop	{d8-d9}
 8006308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800630c:	4b8b      	ldr	r3, [pc, #556]	; (800653c <_dtoa_r+0x2dc>)
 800630e:	9301      	str	r3, [sp, #4]
 8006310:	3303      	adds	r3, #3
 8006312:	e7f3      	b.n	80062fc <_dtoa_r+0x9c>
 8006314:	2200      	movs	r2, #0
 8006316:	2300      	movs	r3, #0
 8006318:	4650      	mov	r0, sl
 800631a:	4659      	mov	r1, fp
 800631c:	f7fa fbfc 	bl	8000b18 <__aeabi_dcmpeq>
 8006320:	ec4b ab19 	vmov	d9, sl, fp
 8006324:	4680      	mov	r8, r0
 8006326:	b158      	cbz	r0, 8006340 <_dtoa_r+0xe0>
 8006328:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800632a:	2301      	movs	r3, #1
 800632c:	6013      	str	r3, [r2, #0]
 800632e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006330:	2b00      	cmp	r3, #0
 8006332:	f000 856b 	beq.w	8006e0c <_dtoa_r+0xbac>
 8006336:	4883      	ldr	r0, [pc, #524]	; (8006544 <_dtoa_r+0x2e4>)
 8006338:	6018      	str	r0, [r3, #0]
 800633a:	1e43      	subs	r3, r0, #1
 800633c:	9301      	str	r3, [sp, #4]
 800633e:	e7df      	b.n	8006300 <_dtoa_r+0xa0>
 8006340:	ec4b ab10 	vmov	d0, sl, fp
 8006344:	aa10      	add	r2, sp, #64	; 0x40
 8006346:	a911      	add	r1, sp, #68	; 0x44
 8006348:	4620      	mov	r0, r4
 800634a:	f001 fad9 	bl	8007900 <__d2b>
 800634e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006352:	ee08 0a10 	vmov	s16, r0
 8006356:	2d00      	cmp	r5, #0
 8006358:	f000 8084 	beq.w	8006464 <_dtoa_r+0x204>
 800635c:	ee19 3a90 	vmov	r3, s19
 8006360:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006364:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006368:	4656      	mov	r6, sl
 800636a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800636e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006372:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006376:	4b74      	ldr	r3, [pc, #464]	; (8006548 <_dtoa_r+0x2e8>)
 8006378:	2200      	movs	r2, #0
 800637a:	4630      	mov	r0, r6
 800637c:	4639      	mov	r1, r7
 800637e:	f7f9 ffab 	bl	80002d8 <__aeabi_dsub>
 8006382:	a365      	add	r3, pc, #404	; (adr r3, 8006518 <_dtoa_r+0x2b8>)
 8006384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006388:	f7fa f95e 	bl	8000648 <__aeabi_dmul>
 800638c:	a364      	add	r3, pc, #400	; (adr r3, 8006520 <_dtoa_r+0x2c0>)
 800638e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006392:	f7f9 ffa3 	bl	80002dc <__adddf3>
 8006396:	4606      	mov	r6, r0
 8006398:	4628      	mov	r0, r5
 800639a:	460f      	mov	r7, r1
 800639c:	f7fa f8ea 	bl	8000574 <__aeabi_i2d>
 80063a0:	a361      	add	r3, pc, #388	; (adr r3, 8006528 <_dtoa_r+0x2c8>)
 80063a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a6:	f7fa f94f 	bl	8000648 <__aeabi_dmul>
 80063aa:	4602      	mov	r2, r0
 80063ac:	460b      	mov	r3, r1
 80063ae:	4630      	mov	r0, r6
 80063b0:	4639      	mov	r1, r7
 80063b2:	f7f9 ff93 	bl	80002dc <__adddf3>
 80063b6:	4606      	mov	r6, r0
 80063b8:	460f      	mov	r7, r1
 80063ba:	f7fa fbf5 	bl	8000ba8 <__aeabi_d2iz>
 80063be:	2200      	movs	r2, #0
 80063c0:	9000      	str	r0, [sp, #0]
 80063c2:	2300      	movs	r3, #0
 80063c4:	4630      	mov	r0, r6
 80063c6:	4639      	mov	r1, r7
 80063c8:	f7fa fbb0 	bl	8000b2c <__aeabi_dcmplt>
 80063cc:	b150      	cbz	r0, 80063e4 <_dtoa_r+0x184>
 80063ce:	9800      	ldr	r0, [sp, #0]
 80063d0:	f7fa f8d0 	bl	8000574 <__aeabi_i2d>
 80063d4:	4632      	mov	r2, r6
 80063d6:	463b      	mov	r3, r7
 80063d8:	f7fa fb9e 	bl	8000b18 <__aeabi_dcmpeq>
 80063dc:	b910      	cbnz	r0, 80063e4 <_dtoa_r+0x184>
 80063de:	9b00      	ldr	r3, [sp, #0]
 80063e0:	3b01      	subs	r3, #1
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	9b00      	ldr	r3, [sp, #0]
 80063e6:	2b16      	cmp	r3, #22
 80063e8:	d85a      	bhi.n	80064a0 <_dtoa_r+0x240>
 80063ea:	9a00      	ldr	r2, [sp, #0]
 80063ec:	4b57      	ldr	r3, [pc, #348]	; (800654c <_dtoa_r+0x2ec>)
 80063ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f6:	ec51 0b19 	vmov	r0, r1, d9
 80063fa:	f7fa fb97 	bl	8000b2c <__aeabi_dcmplt>
 80063fe:	2800      	cmp	r0, #0
 8006400:	d050      	beq.n	80064a4 <_dtoa_r+0x244>
 8006402:	9b00      	ldr	r3, [sp, #0]
 8006404:	3b01      	subs	r3, #1
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	2300      	movs	r3, #0
 800640a:	930b      	str	r3, [sp, #44]	; 0x2c
 800640c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800640e:	1b5d      	subs	r5, r3, r5
 8006410:	1e6b      	subs	r3, r5, #1
 8006412:	9305      	str	r3, [sp, #20]
 8006414:	bf45      	ittet	mi
 8006416:	f1c5 0301 	rsbmi	r3, r5, #1
 800641a:	9304      	strmi	r3, [sp, #16]
 800641c:	2300      	movpl	r3, #0
 800641e:	2300      	movmi	r3, #0
 8006420:	bf4c      	ite	mi
 8006422:	9305      	strmi	r3, [sp, #20]
 8006424:	9304      	strpl	r3, [sp, #16]
 8006426:	9b00      	ldr	r3, [sp, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	db3d      	blt.n	80064a8 <_dtoa_r+0x248>
 800642c:	9b05      	ldr	r3, [sp, #20]
 800642e:	9a00      	ldr	r2, [sp, #0]
 8006430:	920a      	str	r2, [sp, #40]	; 0x28
 8006432:	4413      	add	r3, r2
 8006434:	9305      	str	r3, [sp, #20]
 8006436:	2300      	movs	r3, #0
 8006438:	9307      	str	r3, [sp, #28]
 800643a:	9b06      	ldr	r3, [sp, #24]
 800643c:	2b09      	cmp	r3, #9
 800643e:	f200 8089 	bhi.w	8006554 <_dtoa_r+0x2f4>
 8006442:	2b05      	cmp	r3, #5
 8006444:	bfc4      	itt	gt
 8006446:	3b04      	subgt	r3, #4
 8006448:	9306      	strgt	r3, [sp, #24]
 800644a:	9b06      	ldr	r3, [sp, #24]
 800644c:	f1a3 0302 	sub.w	r3, r3, #2
 8006450:	bfcc      	ite	gt
 8006452:	2500      	movgt	r5, #0
 8006454:	2501      	movle	r5, #1
 8006456:	2b03      	cmp	r3, #3
 8006458:	f200 8087 	bhi.w	800656a <_dtoa_r+0x30a>
 800645c:	e8df f003 	tbb	[pc, r3]
 8006460:	59383a2d 	.word	0x59383a2d
 8006464:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006468:	441d      	add	r5, r3
 800646a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800646e:	2b20      	cmp	r3, #32
 8006470:	bfc1      	itttt	gt
 8006472:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006476:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800647a:	fa0b f303 	lslgt.w	r3, fp, r3
 800647e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006482:	bfda      	itte	le
 8006484:	f1c3 0320 	rsble	r3, r3, #32
 8006488:	fa06 f003 	lslle.w	r0, r6, r3
 800648c:	4318      	orrgt	r0, r3
 800648e:	f7fa f861 	bl	8000554 <__aeabi_ui2d>
 8006492:	2301      	movs	r3, #1
 8006494:	4606      	mov	r6, r0
 8006496:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800649a:	3d01      	subs	r5, #1
 800649c:	930e      	str	r3, [sp, #56]	; 0x38
 800649e:	e76a      	b.n	8006376 <_dtoa_r+0x116>
 80064a0:	2301      	movs	r3, #1
 80064a2:	e7b2      	b.n	800640a <_dtoa_r+0x1aa>
 80064a4:	900b      	str	r0, [sp, #44]	; 0x2c
 80064a6:	e7b1      	b.n	800640c <_dtoa_r+0x1ac>
 80064a8:	9b04      	ldr	r3, [sp, #16]
 80064aa:	9a00      	ldr	r2, [sp, #0]
 80064ac:	1a9b      	subs	r3, r3, r2
 80064ae:	9304      	str	r3, [sp, #16]
 80064b0:	4253      	negs	r3, r2
 80064b2:	9307      	str	r3, [sp, #28]
 80064b4:	2300      	movs	r3, #0
 80064b6:	930a      	str	r3, [sp, #40]	; 0x28
 80064b8:	e7bf      	b.n	800643a <_dtoa_r+0x1da>
 80064ba:	2300      	movs	r3, #0
 80064bc:	9308      	str	r3, [sp, #32]
 80064be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	dc55      	bgt.n	8006570 <_dtoa_r+0x310>
 80064c4:	2301      	movs	r3, #1
 80064c6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80064ca:	461a      	mov	r2, r3
 80064cc:	9209      	str	r2, [sp, #36]	; 0x24
 80064ce:	e00c      	b.n	80064ea <_dtoa_r+0x28a>
 80064d0:	2301      	movs	r3, #1
 80064d2:	e7f3      	b.n	80064bc <_dtoa_r+0x25c>
 80064d4:	2300      	movs	r3, #0
 80064d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064d8:	9308      	str	r3, [sp, #32]
 80064da:	9b00      	ldr	r3, [sp, #0]
 80064dc:	4413      	add	r3, r2
 80064de:	9302      	str	r3, [sp, #8]
 80064e0:	3301      	adds	r3, #1
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	9303      	str	r3, [sp, #12]
 80064e6:	bfb8      	it	lt
 80064e8:	2301      	movlt	r3, #1
 80064ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80064ec:	2200      	movs	r2, #0
 80064ee:	6042      	str	r2, [r0, #4]
 80064f0:	2204      	movs	r2, #4
 80064f2:	f102 0614 	add.w	r6, r2, #20
 80064f6:	429e      	cmp	r6, r3
 80064f8:	6841      	ldr	r1, [r0, #4]
 80064fa:	d93d      	bls.n	8006578 <_dtoa_r+0x318>
 80064fc:	4620      	mov	r0, r4
 80064fe:	f000 fed7 	bl	80072b0 <_Balloc>
 8006502:	9001      	str	r0, [sp, #4]
 8006504:	2800      	cmp	r0, #0
 8006506:	d13b      	bne.n	8006580 <_dtoa_r+0x320>
 8006508:	4b11      	ldr	r3, [pc, #68]	; (8006550 <_dtoa_r+0x2f0>)
 800650a:	4602      	mov	r2, r0
 800650c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006510:	e6c0      	b.n	8006294 <_dtoa_r+0x34>
 8006512:	2301      	movs	r3, #1
 8006514:	e7df      	b.n	80064d6 <_dtoa_r+0x276>
 8006516:	bf00      	nop
 8006518:	636f4361 	.word	0x636f4361
 800651c:	3fd287a7 	.word	0x3fd287a7
 8006520:	8b60c8b3 	.word	0x8b60c8b3
 8006524:	3fc68a28 	.word	0x3fc68a28
 8006528:	509f79fb 	.word	0x509f79fb
 800652c:	3fd34413 	.word	0x3fd34413
 8006530:	080081f1 	.word	0x080081f1
 8006534:	08008208 	.word	0x08008208
 8006538:	7ff00000 	.word	0x7ff00000
 800653c:	080081ed 	.word	0x080081ed
 8006540:	080081e4 	.word	0x080081e4
 8006544:	080081c1 	.word	0x080081c1
 8006548:	3ff80000 	.word	0x3ff80000
 800654c:	08008358 	.word	0x08008358
 8006550:	08008263 	.word	0x08008263
 8006554:	2501      	movs	r5, #1
 8006556:	2300      	movs	r3, #0
 8006558:	9306      	str	r3, [sp, #24]
 800655a:	9508      	str	r5, [sp, #32]
 800655c:	f04f 33ff 	mov.w	r3, #4294967295
 8006560:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006564:	2200      	movs	r2, #0
 8006566:	2312      	movs	r3, #18
 8006568:	e7b0      	b.n	80064cc <_dtoa_r+0x26c>
 800656a:	2301      	movs	r3, #1
 800656c:	9308      	str	r3, [sp, #32]
 800656e:	e7f5      	b.n	800655c <_dtoa_r+0x2fc>
 8006570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006572:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006576:	e7b8      	b.n	80064ea <_dtoa_r+0x28a>
 8006578:	3101      	adds	r1, #1
 800657a:	6041      	str	r1, [r0, #4]
 800657c:	0052      	lsls	r2, r2, #1
 800657e:	e7b8      	b.n	80064f2 <_dtoa_r+0x292>
 8006580:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006582:	9a01      	ldr	r2, [sp, #4]
 8006584:	601a      	str	r2, [r3, #0]
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	2b0e      	cmp	r3, #14
 800658a:	f200 809d 	bhi.w	80066c8 <_dtoa_r+0x468>
 800658e:	2d00      	cmp	r5, #0
 8006590:	f000 809a 	beq.w	80066c8 <_dtoa_r+0x468>
 8006594:	9b00      	ldr	r3, [sp, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	dd32      	ble.n	8006600 <_dtoa_r+0x3a0>
 800659a:	4ab7      	ldr	r2, [pc, #732]	; (8006878 <_dtoa_r+0x618>)
 800659c:	f003 030f 	and.w	r3, r3, #15
 80065a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80065a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80065a8:	9b00      	ldr	r3, [sp, #0]
 80065aa:	05d8      	lsls	r0, r3, #23
 80065ac:	ea4f 1723 	mov.w	r7, r3, asr #4
 80065b0:	d516      	bpl.n	80065e0 <_dtoa_r+0x380>
 80065b2:	4bb2      	ldr	r3, [pc, #712]	; (800687c <_dtoa_r+0x61c>)
 80065b4:	ec51 0b19 	vmov	r0, r1, d9
 80065b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065bc:	f7fa f96e 	bl	800089c <__aeabi_ddiv>
 80065c0:	f007 070f 	and.w	r7, r7, #15
 80065c4:	4682      	mov	sl, r0
 80065c6:	468b      	mov	fp, r1
 80065c8:	2503      	movs	r5, #3
 80065ca:	4eac      	ldr	r6, [pc, #688]	; (800687c <_dtoa_r+0x61c>)
 80065cc:	b957      	cbnz	r7, 80065e4 <_dtoa_r+0x384>
 80065ce:	4642      	mov	r2, r8
 80065d0:	464b      	mov	r3, r9
 80065d2:	4650      	mov	r0, sl
 80065d4:	4659      	mov	r1, fp
 80065d6:	f7fa f961 	bl	800089c <__aeabi_ddiv>
 80065da:	4682      	mov	sl, r0
 80065dc:	468b      	mov	fp, r1
 80065de:	e028      	b.n	8006632 <_dtoa_r+0x3d2>
 80065e0:	2502      	movs	r5, #2
 80065e2:	e7f2      	b.n	80065ca <_dtoa_r+0x36a>
 80065e4:	07f9      	lsls	r1, r7, #31
 80065e6:	d508      	bpl.n	80065fa <_dtoa_r+0x39a>
 80065e8:	4640      	mov	r0, r8
 80065ea:	4649      	mov	r1, r9
 80065ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80065f0:	f7fa f82a 	bl	8000648 <__aeabi_dmul>
 80065f4:	3501      	adds	r5, #1
 80065f6:	4680      	mov	r8, r0
 80065f8:	4689      	mov	r9, r1
 80065fa:	107f      	asrs	r7, r7, #1
 80065fc:	3608      	adds	r6, #8
 80065fe:	e7e5      	b.n	80065cc <_dtoa_r+0x36c>
 8006600:	f000 809b 	beq.w	800673a <_dtoa_r+0x4da>
 8006604:	9b00      	ldr	r3, [sp, #0]
 8006606:	4f9d      	ldr	r7, [pc, #628]	; (800687c <_dtoa_r+0x61c>)
 8006608:	425e      	negs	r6, r3
 800660a:	4b9b      	ldr	r3, [pc, #620]	; (8006878 <_dtoa_r+0x618>)
 800660c:	f006 020f 	and.w	r2, r6, #15
 8006610:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006618:	ec51 0b19 	vmov	r0, r1, d9
 800661c:	f7fa f814 	bl	8000648 <__aeabi_dmul>
 8006620:	1136      	asrs	r6, r6, #4
 8006622:	4682      	mov	sl, r0
 8006624:	468b      	mov	fp, r1
 8006626:	2300      	movs	r3, #0
 8006628:	2502      	movs	r5, #2
 800662a:	2e00      	cmp	r6, #0
 800662c:	d17a      	bne.n	8006724 <_dtoa_r+0x4c4>
 800662e:	2b00      	cmp	r3, #0
 8006630:	d1d3      	bne.n	80065da <_dtoa_r+0x37a>
 8006632:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006634:	2b00      	cmp	r3, #0
 8006636:	f000 8082 	beq.w	800673e <_dtoa_r+0x4de>
 800663a:	4b91      	ldr	r3, [pc, #580]	; (8006880 <_dtoa_r+0x620>)
 800663c:	2200      	movs	r2, #0
 800663e:	4650      	mov	r0, sl
 8006640:	4659      	mov	r1, fp
 8006642:	f7fa fa73 	bl	8000b2c <__aeabi_dcmplt>
 8006646:	2800      	cmp	r0, #0
 8006648:	d079      	beq.n	800673e <_dtoa_r+0x4de>
 800664a:	9b03      	ldr	r3, [sp, #12]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d076      	beq.n	800673e <_dtoa_r+0x4de>
 8006650:	9b02      	ldr	r3, [sp, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	dd36      	ble.n	80066c4 <_dtoa_r+0x464>
 8006656:	9b00      	ldr	r3, [sp, #0]
 8006658:	4650      	mov	r0, sl
 800665a:	4659      	mov	r1, fp
 800665c:	1e5f      	subs	r7, r3, #1
 800665e:	2200      	movs	r2, #0
 8006660:	4b88      	ldr	r3, [pc, #544]	; (8006884 <_dtoa_r+0x624>)
 8006662:	f7f9 fff1 	bl	8000648 <__aeabi_dmul>
 8006666:	9e02      	ldr	r6, [sp, #8]
 8006668:	4682      	mov	sl, r0
 800666a:	468b      	mov	fp, r1
 800666c:	3501      	adds	r5, #1
 800666e:	4628      	mov	r0, r5
 8006670:	f7f9 ff80 	bl	8000574 <__aeabi_i2d>
 8006674:	4652      	mov	r2, sl
 8006676:	465b      	mov	r3, fp
 8006678:	f7f9 ffe6 	bl	8000648 <__aeabi_dmul>
 800667c:	4b82      	ldr	r3, [pc, #520]	; (8006888 <_dtoa_r+0x628>)
 800667e:	2200      	movs	r2, #0
 8006680:	f7f9 fe2c 	bl	80002dc <__adddf3>
 8006684:	46d0      	mov	r8, sl
 8006686:	46d9      	mov	r9, fp
 8006688:	4682      	mov	sl, r0
 800668a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800668e:	2e00      	cmp	r6, #0
 8006690:	d158      	bne.n	8006744 <_dtoa_r+0x4e4>
 8006692:	4b7e      	ldr	r3, [pc, #504]	; (800688c <_dtoa_r+0x62c>)
 8006694:	2200      	movs	r2, #0
 8006696:	4640      	mov	r0, r8
 8006698:	4649      	mov	r1, r9
 800669a:	f7f9 fe1d 	bl	80002d8 <__aeabi_dsub>
 800669e:	4652      	mov	r2, sl
 80066a0:	465b      	mov	r3, fp
 80066a2:	4680      	mov	r8, r0
 80066a4:	4689      	mov	r9, r1
 80066a6:	f7fa fa5f 	bl	8000b68 <__aeabi_dcmpgt>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	f040 8295 	bne.w	8006bda <_dtoa_r+0x97a>
 80066b0:	4652      	mov	r2, sl
 80066b2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80066b6:	4640      	mov	r0, r8
 80066b8:	4649      	mov	r1, r9
 80066ba:	f7fa fa37 	bl	8000b2c <__aeabi_dcmplt>
 80066be:	2800      	cmp	r0, #0
 80066c0:	f040 8289 	bne.w	8006bd6 <_dtoa_r+0x976>
 80066c4:	ec5b ab19 	vmov	sl, fp, d9
 80066c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	f2c0 8148 	blt.w	8006960 <_dtoa_r+0x700>
 80066d0:	9a00      	ldr	r2, [sp, #0]
 80066d2:	2a0e      	cmp	r2, #14
 80066d4:	f300 8144 	bgt.w	8006960 <_dtoa_r+0x700>
 80066d8:	4b67      	ldr	r3, [pc, #412]	; (8006878 <_dtoa_r+0x618>)
 80066da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066de:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f280 80d5 	bge.w	8006894 <_dtoa_r+0x634>
 80066ea:	9b03      	ldr	r3, [sp, #12]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f300 80d1 	bgt.w	8006894 <_dtoa_r+0x634>
 80066f2:	f040 826f 	bne.w	8006bd4 <_dtoa_r+0x974>
 80066f6:	4b65      	ldr	r3, [pc, #404]	; (800688c <_dtoa_r+0x62c>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	4640      	mov	r0, r8
 80066fc:	4649      	mov	r1, r9
 80066fe:	f7f9 ffa3 	bl	8000648 <__aeabi_dmul>
 8006702:	4652      	mov	r2, sl
 8006704:	465b      	mov	r3, fp
 8006706:	f7fa fa25 	bl	8000b54 <__aeabi_dcmpge>
 800670a:	9e03      	ldr	r6, [sp, #12]
 800670c:	4637      	mov	r7, r6
 800670e:	2800      	cmp	r0, #0
 8006710:	f040 8245 	bne.w	8006b9e <_dtoa_r+0x93e>
 8006714:	9d01      	ldr	r5, [sp, #4]
 8006716:	2331      	movs	r3, #49	; 0x31
 8006718:	f805 3b01 	strb.w	r3, [r5], #1
 800671c:	9b00      	ldr	r3, [sp, #0]
 800671e:	3301      	adds	r3, #1
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	e240      	b.n	8006ba6 <_dtoa_r+0x946>
 8006724:	07f2      	lsls	r2, r6, #31
 8006726:	d505      	bpl.n	8006734 <_dtoa_r+0x4d4>
 8006728:	e9d7 2300 	ldrd	r2, r3, [r7]
 800672c:	f7f9 ff8c 	bl	8000648 <__aeabi_dmul>
 8006730:	3501      	adds	r5, #1
 8006732:	2301      	movs	r3, #1
 8006734:	1076      	asrs	r6, r6, #1
 8006736:	3708      	adds	r7, #8
 8006738:	e777      	b.n	800662a <_dtoa_r+0x3ca>
 800673a:	2502      	movs	r5, #2
 800673c:	e779      	b.n	8006632 <_dtoa_r+0x3d2>
 800673e:	9f00      	ldr	r7, [sp, #0]
 8006740:	9e03      	ldr	r6, [sp, #12]
 8006742:	e794      	b.n	800666e <_dtoa_r+0x40e>
 8006744:	9901      	ldr	r1, [sp, #4]
 8006746:	4b4c      	ldr	r3, [pc, #304]	; (8006878 <_dtoa_r+0x618>)
 8006748:	4431      	add	r1, r6
 800674a:	910d      	str	r1, [sp, #52]	; 0x34
 800674c:	9908      	ldr	r1, [sp, #32]
 800674e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006752:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006756:	2900      	cmp	r1, #0
 8006758:	d043      	beq.n	80067e2 <_dtoa_r+0x582>
 800675a:	494d      	ldr	r1, [pc, #308]	; (8006890 <_dtoa_r+0x630>)
 800675c:	2000      	movs	r0, #0
 800675e:	f7fa f89d 	bl	800089c <__aeabi_ddiv>
 8006762:	4652      	mov	r2, sl
 8006764:	465b      	mov	r3, fp
 8006766:	f7f9 fdb7 	bl	80002d8 <__aeabi_dsub>
 800676a:	9d01      	ldr	r5, [sp, #4]
 800676c:	4682      	mov	sl, r0
 800676e:	468b      	mov	fp, r1
 8006770:	4649      	mov	r1, r9
 8006772:	4640      	mov	r0, r8
 8006774:	f7fa fa18 	bl	8000ba8 <__aeabi_d2iz>
 8006778:	4606      	mov	r6, r0
 800677a:	f7f9 fefb 	bl	8000574 <__aeabi_i2d>
 800677e:	4602      	mov	r2, r0
 8006780:	460b      	mov	r3, r1
 8006782:	4640      	mov	r0, r8
 8006784:	4649      	mov	r1, r9
 8006786:	f7f9 fda7 	bl	80002d8 <__aeabi_dsub>
 800678a:	3630      	adds	r6, #48	; 0x30
 800678c:	f805 6b01 	strb.w	r6, [r5], #1
 8006790:	4652      	mov	r2, sl
 8006792:	465b      	mov	r3, fp
 8006794:	4680      	mov	r8, r0
 8006796:	4689      	mov	r9, r1
 8006798:	f7fa f9c8 	bl	8000b2c <__aeabi_dcmplt>
 800679c:	2800      	cmp	r0, #0
 800679e:	d163      	bne.n	8006868 <_dtoa_r+0x608>
 80067a0:	4642      	mov	r2, r8
 80067a2:	464b      	mov	r3, r9
 80067a4:	4936      	ldr	r1, [pc, #216]	; (8006880 <_dtoa_r+0x620>)
 80067a6:	2000      	movs	r0, #0
 80067a8:	f7f9 fd96 	bl	80002d8 <__aeabi_dsub>
 80067ac:	4652      	mov	r2, sl
 80067ae:	465b      	mov	r3, fp
 80067b0:	f7fa f9bc 	bl	8000b2c <__aeabi_dcmplt>
 80067b4:	2800      	cmp	r0, #0
 80067b6:	f040 80b5 	bne.w	8006924 <_dtoa_r+0x6c4>
 80067ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067bc:	429d      	cmp	r5, r3
 80067be:	d081      	beq.n	80066c4 <_dtoa_r+0x464>
 80067c0:	4b30      	ldr	r3, [pc, #192]	; (8006884 <_dtoa_r+0x624>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	4650      	mov	r0, sl
 80067c6:	4659      	mov	r1, fp
 80067c8:	f7f9 ff3e 	bl	8000648 <__aeabi_dmul>
 80067cc:	4b2d      	ldr	r3, [pc, #180]	; (8006884 <_dtoa_r+0x624>)
 80067ce:	4682      	mov	sl, r0
 80067d0:	468b      	mov	fp, r1
 80067d2:	4640      	mov	r0, r8
 80067d4:	4649      	mov	r1, r9
 80067d6:	2200      	movs	r2, #0
 80067d8:	f7f9 ff36 	bl	8000648 <__aeabi_dmul>
 80067dc:	4680      	mov	r8, r0
 80067de:	4689      	mov	r9, r1
 80067e0:	e7c6      	b.n	8006770 <_dtoa_r+0x510>
 80067e2:	4650      	mov	r0, sl
 80067e4:	4659      	mov	r1, fp
 80067e6:	f7f9 ff2f 	bl	8000648 <__aeabi_dmul>
 80067ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067ec:	9d01      	ldr	r5, [sp, #4]
 80067ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80067f0:	4682      	mov	sl, r0
 80067f2:	468b      	mov	fp, r1
 80067f4:	4649      	mov	r1, r9
 80067f6:	4640      	mov	r0, r8
 80067f8:	f7fa f9d6 	bl	8000ba8 <__aeabi_d2iz>
 80067fc:	4606      	mov	r6, r0
 80067fe:	f7f9 feb9 	bl	8000574 <__aeabi_i2d>
 8006802:	3630      	adds	r6, #48	; 0x30
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	4640      	mov	r0, r8
 800680a:	4649      	mov	r1, r9
 800680c:	f7f9 fd64 	bl	80002d8 <__aeabi_dsub>
 8006810:	f805 6b01 	strb.w	r6, [r5], #1
 8006814:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006816:	429d      	cmp	r5, r3
 8006818:	4680      	mov	r8, r0
 800681a:	4689      	mov	r9, r1
 800681c:	f04f 0200 	mov.w	r2, #0
 8006820:	d124      	bne.n	800686c <_dtoa_r+0x60c>
 8006822:	4b1b      	ldr	r3, [pc, #108]	; (8006890 <_dtoa_r+0x630>)
 8006824:	4650      	mov	r0, sl
 8006826:	4659      	mov	r1, fp
 8006828:	f7f9 fd58 	bl	80002dc <__adddf3>
 800682c:	4602      	mov	r2, r0
 800682e:	460b      	mov	r3, r1
 8006830:	4640      	mov	r0, r8
 8006832:	4649      	mov	r1, r9
 8006834:	f7fa f998 	bl	8000b68 <__aeabi_dcmpgt>
 8006838:	2800      	cmp	r0, #0
 800683a:	d173      	bne.n	8006924 <_dtoa_r+0x6c4>
 800683c:	4652      	mov	r2, sl
 800683e:	465b      	mov	r3, fp
 8006840:	4913      	ldr	r1, [pc, #76]	; (8006890 <_dtoa_r+0x630>)
 8006842:	2000      	movs	r0, #0
 8006844:	f7f9 fd48 	bl	80002d8 <__aeabi_dsub>
 8006848:	4602      	mov	r2, r0
 800684a:	460b      	mov	r3, r1
 800684c:	4640      	mov	r0, r8
 800684e:	4649      	mov	r1, r9
 8006850:	f7fa f96c 	bl	8000b2c <__aeabi_dcmplt>
 8006854:	2800      	cmp	r0, #0
 8006856:	f43f af35 	beq.w	80066c4 <_dtoa_r+0x464>
 800685a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800685c:	1e6b      	subs	r3, r5, #1
 800685e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006860:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006864:	2b30      	cmp	r3, #48	; 0x30
 8006866:	d0f8      	beq.n	800685a <_dtoa_r+0x5fa>
 8006868:	9700      	str	r7, [sp, #0]
 800686a:	e049      	b.n	8006900 <_dtoa_r+0x6a0>
 800686c:	4b05      	ldr	r3, [pc, #20]	; (8006884 <_dtoa_r+0x624>)
 800686e:	f7f9 feeb 	bl	8000648 <__aeabi_dmul>
 8006872:	4680      	mov	r8, r0
 8006874:	4689      	mov	r9, r1
 8006876:	e7bd      	b.n	80067f4 <_dtoa_r+0x594>
 8006878:	08008358 	.word	0x08008358
 800687c:	08008330 	.word	0x08008330
 8006880:	3ff00000 	.word	0x3ff00000
 8006884:	40240000 	.word	0x40240000
 8006888:	401c0000 	.word	0x401c0000
 800688c:	40140000 	.word	0x40140000
 8006890:	3fe00000 	.word	0x3fe00000
 8006894:	9d01      	ldr	r5, [sp, #4]
 8006896:	4656      	mov	r6, sl
 8006898:	465f      	mov	r7, fp
 800689a:	4642      	mov	r2, r8
 800689c:	464b      	mov	r3, r9
 800689e:	4630      	mov	r0, r6
 80068a0:	4639      	mov	r1, r7
 80068a2:	f7f9 fffb 	bl	800089c <__aeabi_ddiv>
 80068a6:	f7fa f97f 	bl	8000ba8 <__aeabi_d2iz>
 80068aa:	4682      	mov	sl, r0
 80068ac:	f7f9 fe62 	bl	8000574 <__aeabi_i2d>
 80068b0:	4642      	mov	r2, r8
 80068b2:	464b      	mov	r3, r9
 80068b4:	f7f9 fec8 	bl	8000648 <__aeabi_dmul>
 80068b8:	4602      	mov	r2, r0
 80068ba:	460b      	mov	r3, r1
 80068bc:	4630      	mov	r0, r6
 80068be:	4639      	mov	r1, r7
 80068c0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80068c4:	f7f9 fd08 	bl	80002d8 <__aeabi_dsub>
 80068c8:	f805 6b01 	strb.w	r6, [r5], #1
 80068cc:	9e01      	ldr	r6, [sp, #4]
 80068ce:	9f03      	ldr	r7, [sp, #12]
 80068d0:	1bae      	subs	r6, r5, r6
 80068d2:	42b7      	cmp	r7, r6
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	d135      	bne.n	8006946 <_dtoa_r+0x6e6>
 80068da:	f7f9 fcff 	bl	80002dc <__adddf3>
 80068de:	4642      	mov	r2, r8
 80068e0:	464b      	mov	r3, r9
 80068e2:	4606      	mov	r6, r0
 80068e4:	460f      	mov	r7, r1
 80068e6:	f7fa f93f 	bl	8000b68 <__aeabi_dcmpgt>
 80068ea:	b9d0      	cbnz	r0, 8006922 <_dtoa_r+0x6c2>
 80068ec:	4642      	mov	r2, r8
 80068ee:	464b      	mov	r3, r9
 80068f0:	4630      	mov	r0, r6
 80068f2:	4639      	mov	r1, r7
 80068f4:	f7fa f910 	bl	8000b18 <__aeabi_dcmpeq>
 80068f8:	b110      	cbz	r0, 8006900 <_dtoa_r+0x6a0>
 80068fa:	f01a 0f01 	tst.w	sl, #1
 80068fe:	d110      	bne.n	8006922 <_dtoa_r+0x6c2>
 8006900:	4620      	mov	r0, r4
 8006902:	ee18 1a10 	vmov	r1, s16
 8006906:	f000 fd13 	bl	8007330 <_Bfree>
 800690a:	2300      	movs	r3, #0
 800690c:	9800      	ldr	r0, [sp, #0]
 800690e:	702b      	strb	r3, [r5, #0]
 8006910:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006912:	3001      	adds	r0, #1
 8006914:	6018      	str	r0, [r3, #0]
 8006916:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006918:	2b00      	cmp	r3, #0
 800691a:	f43f acf1 	beq.w	8006300 <_dtoa_r+0xa0>
 800691e:	601d      	str	r5, [r3, #0]
 8006920:	e4ee      	b.n	8006300 <_dtoa_r+0xa0>
 8006922:	9f00      	ldr	r7, [sp, #0]
 8006924:	462b      	mov	r3, r5
 8006926:	461d      	mov	r5, r3
 8006928:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800692c:	2a39      	cmp	r2, #57	; 0x39
 800692e:	d106      	bne.n	800693e <_dtoa_r+0x6de>
 8006930:	9a01      	ldr	r2, [sp, #4]
 8006932:	429a      	cmp	r2, r3
 8006934:	d1f7      	bne.n	8006926 <_dtoa_r+0x6c6>
 8006936:	9901      	ldr	r1, [sp, #4]
 8006938:	2230      	movs	r2, #48	; 0x30
 800693a:	3701      	adds	r7, #1
 800693c:	700a      	strb	r2, [r1, #0]
 800693e:	781a      	ldrb	r2, [r3, #0]
 8006940:	3201      	adds	r2, #1
 8006942:	701a      	strb	r2, [r3, #0]
 8006944:	e790      	b.n	8006868 <_dtoa_r+0x608>
 8006946:	4ba6      	ldr	r3, [pc, #664]	; (8006be0 <_dtoa_r+0x980>)
 8006948:	2200      	movs	r2, #0
 800694a:	f7f9 fe7d 	bl	8000648 <__aeabi_dmul>
 800694e:	2200      	movs	r2, #0
 8006950:	2300      	movs	r3, #0
 8006952:	4606      	mov	r6, r0
 8006954:	460f      	mov	r7, r1
 8006956:	f7fa f8df 	bl	8000b18 <__aeabi_dcmpeq>
 800695a:	2800      	cmp	r0, #0
 800695c:	d09d      	beq.n	800689a <_dtoa_r+0x63a>
 800695e:	e7cf      	b.n	8006900 <_dtoa_r+0x6a0>
 8006960:	9a08      	ldr	r2, [sp, #32]
 8006962:	2a00      	cmp	r2, #0
 8006964:	f000 80d7 	beq.w	8006b16 <_dtoa_r+0x8b6>
 8006968:	9a06      	ldr	r2, [sp, #24]
 800696a:	2a01      	cmp	r2, #1
 800696c:	f300 80ba 	bgt.w	8006ae4 <_dtoa_r+0x884>
 8006970:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006972:	2a00      	cmp	r2, #0
 8006974:	f000 80b2 	beq.w	8006adc <_dtoa_r+0x87c>
 8006978:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800697c:	9e07      	ldr	r6, [sp, #28]
 800697e:	9d04      	ldr	r5, [sp, #16]
 8006980:	9a04      	ldr	r2, [sp, #16]
 8006982:	441a      	add	r2, r3
 8006984:	9204      	str	r2, [sp, #16]
 8006986:	9a05      	ldr	r2, [sp, #20]
 8006988:	2101      	movs	r1, #1
 800698a:	441a      	add	r2, r3
 800698c:	4620      	mov	r0, r4
 800698e:	9205      	str	r2, [sp, #20]
 8006990:	f000 fd86 	bl	80074a0 <__i2b>
 8006994:	4607      	mov	r7, r0
 8006996:	2d00      	cmp	r5, #0
 8006998:	dd0c      	ble.n	80069b4 <_dtoa_r+0x754>
 800699a:	9b05      	ldr	r3, [sp, #20]
 800699c:	2b00      	cmp	r3, #0
 800699e:	dd09      	ble.n	80069b4 <_dtoa_r+0x754>
 80069a0:	42ab      	cmp	r3, r5
 80069a2:	9a04      	ldr	r2, [sp, #16]
 80069a4:	bfa8      	it	ge
 80069a6:	462b      	movge	r3, r5
 80069a8:	1ad2      	subs	r2, r2, r3
 80069aa:	9204      	str	r2, [sp, #16]
 80069ac:	9a05      	ldr	r2, [sp, #20]
 80069ae:	1aed      	subs	r5, r5, r3
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	9305      	str	r3, [sp, #20]
 80069b4:	9b07      	ldr	r3, [sp, #28]
 80069b6:	b31b      	cbz	r3, 8006a00 <_dtoa_r+0x7a0>
 80069b8:	9b08      	ldr	r3, [sp, #32]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f000 80af 	beq.w	8006b1e <_dtoa_r+0x8be>
 80069c0:	2e00      	cmp	r6, #0
 80069c2:	dd13      	ble.n	80069ec <_dtoa_r+0x78c>
 80069c4:	4639      	mov	r1, r7
 80069c6:	4632      	mov	r2, r6
 80069c8:	4620      	mov	r0, r4
 80069ca:	f000 fe29 	bl	8007620 <__pow5mult>
 80069ce:	ee18 2a10 	vmov	r2, s16
 80069d2:	4601      	mov	r1, r0
 80069d4:	4607      	mov	r7, r0
 80069d6:	4620      	mov	r0, r4
 80069d8:	f000 fd78 	bl	80074cc <__multiply>
 80069dc:	ee18 1a10 	vmov	r1, s16
 80069e0:	4680      	mov	r8, r0
 80069e2:	4620      	mov	r0, r4
 80069e4:	f000 fca4 	bl	8007330 <_Bfree>
 80069e8:	ee08 8a10 	vmov	s16, r8
 80069ec:	9b07      	ldr	r3, [sp, #28]
 80069ee:	1b9a      	subs	r2, r3, r6
 80069f0:	d006      	beq.n	8006a00 <_dtoa_r+0x7a0>
 80069f2:	ee18 1a10 	vmov	r1, s16
 80069f6:	4620      	mov	r0, r4
 80069f8:	f000 fe12 	bl	8007620 <__pow5mult>
 80069fc:	ee08 0a10 	vmov	s16, r0
 8006a00:	2101      	movs	r1, #1
 8006a02:	4620      	mov	r0, r4
 8006a04:	f000 fd4c 	bl	80074a0 <__i2b>
 8006a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	4606      	mov	r6, r0
 8006a0e:	f340 8088 	ble.w	8006b22 <_dtoa_r+0x8c2>
 8006a12:	461a      	mov	r2, r3
 8006a14:	4601      	mov	r1, r0
 8006a16:	4620      	mov	r0, r4
 8006a18:	f000 fe02 	bl	8007620 <__pow5mult>
 8006a1c:	9b06      	ldr	r3, [sp, #24]
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	4606      	mov	r6, r0
 8006a22:	f340 8081 	ble.w	8006b28 <_dtoa_r+0x8c8>
 8006a26:	f04f 0800 	mov.w	r8, #0
 8006a2a:	6933      	ldr	r3, [r6, #16]
 8006a2c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006a30:	6918      	ldr	r0, [r3, #16]
 8006a32:	f000 fce5 	bl	8007400 <__hi0bits>
 8006a36:	f1c0 0020 	rsb	r0, r0, #32
 8006a3a:	9b05      	ldr	r3, [sp, #20]
 8006a3c:	4418      	add	r0, r3
 8006a3e:	f010 001f 	ands.w	r0, r0, #31
 8006a42:	f000 8092 	beq.w	8006b6a <_dtoa_r+0x90a>
 8006a46:	f1c0 0320 	rsb	r3, r0, #32
 8006a4a:	2b04      	cmp	r3, #4
 8006a4c:	f340 808a 	ble.w	8006b64 <_dtoa_r+0x904>
 8006a50:	f1c0 001c 	rsb	r0, r0, #28
 8006a54:	9b04      	ldr	r3, [sp, #16]
 8006a56:	4403      	add	r3, r0
 8006a58:	9304      	str	r3, [sp, #16]
 8006a5a:	9b05      	ldr	r3, [sp, #20]
 8006a5c:	4403      	add	r3, r0
 8006a5e:	4405      	add	r5, r0
 8006a60:	9305      	str	r3, [sp, #20]
 8006a62:	9b04      	ldr	r3, [sp, #16]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	dd07      	ble.n	8006a78 <_dtoa_r+0x818>
 8006a68:	ee18 1a10 	vmov	r1, s16
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	4620      	mov	r0, r4
 8006a70:	f000 fe30 	bl	80076d4 <__lshift>
 8006a74:	ee08 0a10 	vmov	s16, r0
 8006a78:	9b05      	ldr	r3, [sp, #20]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	dd05      	ble.n	8006a8a <_dtoa_r+0x82a>
 8006a7e:	4631      	mov	r1, r6
 8006a80:	461a      	mov	r2, r3
 8006a82:	4620      	mov	r0, r4
 8006a84:	f000 fe26 	bl	80076d4 <__lshift>
 8006a88:	4606      	mov	r6, r0
 8006a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d06e      	beq.n	8006b6e <_dtoa_r+0x90e>
 8006a90:	ee18 0a10 	vmov	r0, s16
 8006a94:	4631      	mov	r1, r6
 8006a96:	f000 fe8d 	bl	80077b4 <__mcmp>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	da67      	bge.n	8006b6e <_dtoa_r+0x90e>
 8006a9e:	9b00      	ldr	r3, [sp, #0]
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	ee18 1a10 	vmov	r1, s16
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	220a      	movs	r2, #10
 8006aaa:	2300      	movs	r3, #0
 8006aac:	4620      	mov	r0, r4
 8006aae:	f000 fc61 	bl	8007374 <__multadd>
 8006ab2:	9b08      	ldr	r3, [sp, #32]
 8006ab4:	ee08 0a10 	vmov	s16, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f000 81b1 	beq.w	8006e20 <_dtoa_r+0xbc0>
 8006abe:	2300      	movs	r3, #0
 8006ac0:	4639      	mov	r1, r7
 8006ac2:	220a      	movs	r2, #10
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f000 fc55 	bl	8007374 <__multadd>
 8006aca:	9b02      	ldr	r3, [sp, #8]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	4607      	mov	r7, r0
 8006ad0:	f300 808e 	bgt.w	8006bf0 <_dtoa_r+0x990>
 8006ad4:	9b06      	ldr	r3, [sp, #24]
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	dc51      	bgt.n	8006b7e <_dtoa_r+0x91e>
 8006ada:	e089      	b.n	8006bf0 <_dtoa_r+0x990>
 8006adc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ade:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ae2:	e74b      	b.n	800697c <_dtoa_r+0x71c>
 8006ae4:	9b03      	ldr	r3, [sp, #12]
 8006ae6:	1e5e      	subs	r6, r3, #1
 8006ae8:	9b07      	ldr	r3, [sp, #28]
 8006aea:	42b3      	cmp	r3, r6
 8006aec:	bfbf      	itttt	lt
 8006aee:	9b07      	ldrlt	r3, [sp, #28]
 8006af0:	9607      	strlt	r6, [sp, #28]
 8006af2:	1af2      	sublt	r2, r6, r3
 8006af4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006af6:	bfb6      	itet	lt
 8006af8:	189b      	addlt	r3, r3, r2
 8006afa:	1b9e      	subge	r6, r3, r6
 8006afc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	bfb8      	it	lt
 8006b02:	2600      	movlt	r6, #0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	bfb7      	itett	lt
 8006b08:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006b0c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006b10:	1a9d      	sublt	r5, r3, r2
 8006b12:	2300      	movlt	r3, #0
 8006b14:	e734      	b.n	8006980 <_dtoa_r+0x720>
 8006b16:	9e07      	ldr	r6, [sp, #28]
 8006b18:	9d04      	ldr	r5, [sp, #16]
 8006b1a:	9f08      	ldr	r7, [sp, #32]
 8006b1c:	e73b      	b.n	8006996 <_dtoa_r+0x736>
 8006b1e:	9a07      	ldr	r2, [sp, #28]
 8006b20:	e767      	b.n	80069f2 <_dtoa_r+0x792>
 8006b22:	9b06      	ldr	r3, [sp, #24]
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	dc18      	bgt.n	8006b5a <_dtoa_r+0x8fa>
 8006b28:	f1ba 0f00 	cmp.w	sl, #0
 8006b2c:	d115      	bne.n	8006b5a <_dtoa_r+0x8fa>
 8006b2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b32:	b993      	cbnz	r3, 8006b5a <_dtoa_r+0x8fa>
 8006b34:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006b38:	0d1b      	lsrs	r3, r3, #20
 8006b3a:	051b      	lsls	r3, r3, #20
 8006b3c:	b183      	cbz	r3, 8006b60 <_dtoa_r+0x900>
 8006b3e:	9b04      	ldr	r3, [sp, #16]
 8006b40:	3301      	adds	r3, #1
 8006b42:	9304      	str	r3, [sp, #16]
 8006b44:	9b05      	ldr	r3, [sp, #20]
 8006b46:	3301      	adds	r3, #1
 8006b48:	9305      	str	r3, [sp, #20]
 8006b4a:	f04f 0801 	mov.w	r8, #1
 8006b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f47f af6a 	bne.w	8006a2a <_dtoa_r+0x7ca>
 8006b56:	2001      	movs	r0, #1
 8006b58:	e76f      	b.n	8006a3a <_dtoa_r+0x7da>
 8006b5a:	f04f 0800 	mov.w	r8, #0
 8006b5e:	e7f6      	b.n	8006b4e <_dtoa_r+0x8ee>
 8006b60:	4698      	mov	r8, r3
 8006b62:	e7f4      	b.n	8006b4e <_dtoa_r+0x8ee>
 8006b64:	f43f af7d 	beq.w	8006a62 <_dtoa_r+0x802>
 8006b68:	4618      	mov	r0, r3
 8006b6a:	301c      	adds	r0, #28
 8006b6c:	e772      	b.n	8006a54 <_dtoa_r+0x7f4>
 8006b6e:	9b03      	ldr	r3, [sp, #12]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	dc37      	bgt.n	8006be4 <_dtoa_r+0x984>
 8006b74:	9b06      	ldr	r3, [sp, #24]
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	dd34      	ble.n	8006be4 <_dtoa_r+0x984>
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	9302      	str	r3, [sp, #8]
 8006b7e:	9b02      	ldr	r3, [sp, #8]
 8006b80:	b96b      	cbnz	r3, 8006b9e <_dtoa_r+0x93e>
 8006b82:	4631      	mov	r1, r6
 8006b84:	2205      	movs	r2, #5
 8006b86:	4620      	mov	r0, r4
 8006b88:	f000 fbf4 	bl	8007374 <__multadd>
 8006b8c:	4601      	mov	r1, r0
 8006b8e:	4606      	mov	r6, r0
 8006b90:	ee18 0a10 	vmov	r0, s16
 8006b94:	f000 fe0e 	bl	80077b4 <__mcmp>
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	f73f adbb 	bgt.w	8006714 <_dtoa_r+0x4b4>
 8006b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba0:	9d01      	ldr	r5, [sp, #4]
 8006ba2:	43db      	mvns	r3, r3
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	f04f 0800 	mov.w	r8, #0
 8006baa:	4631      	mov	r1, r6
 8006bac:	4620      	mov	r0, r4
 8006bae:	f000 fbbf 	bl	8007330 <_Bfree>
 8006bb2:	2f00      	cmp	r7, #0
 8006bb4:	f43f aea4 	beq.w	8006900 <_dtoa_r+0x6a0>
 8006bb8:	f1b8 0f00 	cmp.w	r8, #0
 8006bbc:	d005      	beq.n	8006bca <_dtoa_r+0x96a>
 8006bbe:	45b8      	cmp	r8, r7
 8006bc0:	d003      	beq.n	8006bca <_dtoa_r+0x96a>
 8006bc2:	4641      	mov	r1, r8
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	f000 fbb3 	bl	8007330 <_Bfree>
 8006bca:	4639      	mov	r1, r7
 8006bcc:	4620      	mov	r0, r4
 8006bce:	f000 fbaf 	bl	8007330 <_Bfree>
 8006bd2:	e695      	b.n	8006900 <_dtoa_r+0x6a0>
 8006bd4:	2600      	movs	r6, #0
 8006bd6:	4637      	mov	r7, r6
 8006bd8:	e7e1      	b.n	8006b9e <_dtoa_r+0x93e>
 8006bda:	9700      	str	r7, [sp, #0]
 8006bdc:	4637      	mov	r7, r6
 8006bde:	e599      	b.n	8006714 <_dtoa_r+0x4b4>
 8006be0:	40240000 	.word	0x40240000
 8006be4:	9b08      	ldr	r3, [sp, #32]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f000 80ca 	beq.w	8006d80 <_dtoa_r+0xb20>
 8006bec:	9b03      	ldr	r3, [sp, #12]
 8006bee:	9302      	str	r3, [sp, #8]
 8006bf0:	2d00      	cmp	r5, #0
 8006bf2:	dd05      	ble.n	8006c00 <_dtoa_r+0x9a0>
 8006bf4:	4639      	mov	r1, r7
 8006bf6:	462a      	mov	r2, r5
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f000 fd6b 	bl	80076d4 <__lshift>
 8006bfe:	4607      	mov	r7, r0
 8006c00:	f1b8 0f00 	cmp.w	r8, #0
 8006c04:	d05b      	beq.n	8006cbe <_dtoa_r+0xa5e>
 8006c06:	6879      	ldr	r1, [r7, #4]
 8006c08:	4620      	mov	r0, r4
 8006c0a:	f000 fb51 	bl	80072b0 <_Balloc>
 8006c0e:	4605      	mov	r5, r0
 8006c10:	b928      	cbnz	r0, 8006c1e <_dtoa_r+0x9be>
 8006c12:	4b87      	ldr	r3, [pc, #540]	; (8006e30 <_dtoa_r+0xbd0>)
 8006c14:	4602      	mov	r2, r0
 8006c16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c1a:	f7ff bb3b 	b.w	8006294 <_dtoa_r+0x34>
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	3202      	adds	r2, #2
 8006c22:	0092      	lsls	r2, r2, #2
 8006c24:	f107 010c 	add.w	r1, r7, #12
 8006c28:	300c      	adds	r0, #12
 8006c2a:	f000 fb33 	bl	8007294 <memcpy>
 8006c2e:	2201      	movs	r2, #1
 8006c30:	4629      	mov	r1, r5
 8006c32:	4620      	mov	r0, r4
 8006c34:	f000 fd4e 	bl	80076d4 <__lshift>
 8006c38:	9b01      	ldr	r3, [sp, #4]
 8006c3a:	f103 0901 	add.w	r9, r3, #1
 8006c3e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006c42:	4413      	add	r3, r2
 8006c44:	9305      	str	r3, [sp, #20]
 8006c46:	f00a 0301 	and.w	r3, sl, #1
 8006c4a:	46b8      	mov	r8, r7
 8006c4c:	9304      	str	r3, [sp, #16]
 8006c4e:	4607      	mov	r7, r0
 8006c50:	4631      	mov	r1, r6
 8006c52:	ee18 0a10 	vmov	r0, s16
 8006c56:	f7ff fa77 	bl	8006148 <quorem>
 8006c5a:	4641      	mov	r1, r8
 8006c5c:	9002      	str	r0, [sp, #8]
 8006c5e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006c62:	ee18 0a10 	vmov	r0, s16
 8006c66:	f000 fda5 	bl	80077b4 <__mcmp>
 8006c6a:	463a      	mov	r2, r7
 8006c6c:	9003      	str	r0, [sp, #12]
 8006c6e:	4631      	mov	r1, r6
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 fdbb 	bl	80077ec <__mdiff>
 8006c76:	68c2      	ldr	r2, [r0, #12]
 8006c78:	f109 3bff 	add.w	fp, r9, #4294967295
 8006c7c:	4605      	mov	r5, r0
 8006c7e:	bb02      	cbnz	r2, 8006cc2 <_dtoa_r+0xa62>
 8006c80:	4601      	mov	r1, r0
 8006c82:	ee18 0a10 	vmov	r0, s16
 8006c86:	f000 fd95 	bl	80077b4 <__mcmp>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	4629      	mov	r1, r5
 8006c8e:	4620      	mov	r0, r4
 8006c90:	9207      	str	r2, [sp, #28]
 8006c92:	f000 fb4d 	bl	8007330 <_Bfree>
 8006c96:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006c9a:	ea43 0102 	orr.w	r1, r3, r2
 8006c9e:	9b04      	ldr	r3, [sp, #16]
 8006ca0:	430b      	orrs	r3, r1
 8006ca2:	464d      	mov	r5, r9
 8006ca4:	d10f      	bne.n	8006cc6 <_dtoa_r+0xa66>
 8006ca6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006caa:	d02a      	beq.n	8006d02 <_dtoa_r+0xaa2>
 8006cac:	9b03      	ldr	r3, [sp, #12]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	dd02      	ble.n	8006cb8 <_dtoa_r+0xa58>
 8006cb2:	9b02      	ldr	r3, [sp, #8]
 8006cb4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006cb8:	f88b a000 	strb.w	sl, [fp]
 8006cbc:	e775      	b.n	8006baa <_dtoa_r+0x94a>
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	e7ba      	b.n	8006c38 <_dtoa_r+0x9d8>
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	e7e2      	b.n	8006c8c <_dtoa_r+0xa2c>
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	db04      	blt.n	8006cd6 <_dtoa_r+0xa76>
 8006ccc:	9906      	ldr	r1, [sp, #24]
 8006cce:	430b      	orrs	r3, r1
 8006cd0:	9904      	ldr	r1, [sp, #16]
 8006cd2:	430b      	orrs	r3, r1
 8006cd4:	d122      	bne.n	8006d1c <_dtoa_r+0xabc>
 8006cd6:	2a00      	cmp	r2, #0
 8006cd8:	ddee      	ble.n	8006cb8 <_dtoa_r+0xa58>
 8006cda:	ee18 1a10 	vmov	r1, s16
 8006cde:	2201      	movs	r2, #1
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	f000 fcf7 	bl	80076d4 <__lshift>
 8006ce6:	4631      	mov	r1, r6
 8006ce8:	ee08 0a10 	vmov	s16, r0
 8006cec:	f000 fd62 	bl	80077b4 <__mcmp>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	dc03      	bgt.n	8006cfc <_dtoa_r+0xa9c>
 8006cf4:	d1e0      	bne.n	8006cb8 <_dtoa_r+0xa58>
 8006cf6:	f01a 0f01 	tst.w	sl, #1
 8006cfa:	d0dd      	beq.n	8006cb8 <_dtoa_r+0xa58>
 8006cfc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d00:	d1d7      	bne.n	8006cb2 <_dtoa_r+0xa52>
 8006d02:	2339      	movs	r3, #57	; 0x39
 8006d04:	f88b 3000 	strb.w	r3, [fp]
 8006d08:	462b      	mov	r3, r5
 8006d0a:	461d      	mov	r5, r3
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d12:	2a39      	cmp	r2, #57	; 0x39
 8006d14:	d071      	beq.n	8006dfa <_dtoa_r+0xb9a>
 8006d16:	3201      	adds	r2, #1
 8006d18:	701a      	strb	r2, [r3, #0]
 8006d1a:	e746      	b.n	8006baa <_dtoa_r+0x94a>
 8006d1c:	2a00      	cmp	r2, #0
 8006d1e:	dd07      	ble.n	8006d30 <_dtoa_r+0xad0>
 8006d20:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d24:	d0ed      	beq.n	8006d02 <_dtoa_r+0xaa2>
 8006d26:	f10a 0301 	add.w	r3, sl, #1
 8006d2a:	f88b 3000 	strb.w	r3, [fp]
 8006d2e:	e73c      	b.n	8006baa <_dtoa_r+0x94a>
 8006d30:	9b05      	ldr	r3, [sp, #20]
 8006d32:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006d36:	4599      	cmp	r9, r3
 8006d38:	d047      	beq.n	8006dca <_dtoa_r+0xb6a>
 8006d3a:	ee18 1a10 	vmov	r1, s16
 8006d3e:	2300      	movs	r3, #0
 8006d40:	220a      	movs	r2, #10
 8006d42:	4620      	mov	r0, r4
 8006d44:	f000 fb16 	bl	8007374 <__multadd>
 8006d48:	45b8      	cmp	r8, r7
 8006d4a:	ee08 0a10 	vmov	s16, r0
 8006d4e:	f04f 0300 	mov.w	r3, #0
 8006d52:	f04f 020a 	mov.w	r2, #10
 8006d56:	4641      	mov	r1, r8
 8006d58:	4620      	mov	r0, r4
 8006d5a:	d106      	bne.n	8006d6a <_dtoa_r+0xb0a>
 8006d5c:	f000 fb0a 	bl	8007374 <__multadd>
 8006d60:	4680      	mov	r8, r0
 8006d62:	4607      	mov	r7, r0
 8006d64:	f109 0901 	add.w	r9, r9, #1
 8006d68:	e772      	b.n	8006c50 <_dtoa_r+0x9f0>
 8006d6a:	f000 fb03 	bl	8007374 <__multadd>
 8006d6e:	4639      	mov	r1, r7
 8006d70:	4680      	mov	r8, r0
 8006d72:	2300      	movs	r3, #0
 8006d74:	220a      	movs	r2, #10
 8006d76:	4620      	mov	r0, r4
 8006d78:	f000 fafc 	bl	8007374 <__multadd>
 8006d7c:	4607      	mov	r7, r0
 8006d7e:	e7f1      	b.n	8006d64 <_dtoa_r+0xb04>
 8006d80:	9b03      	ldr	r3, [sp, #12]
 8006d82:	9302      	str	r3, [sp, #8]
 8006d84:	9d01      	ldr	r5, [sp, #4]
 8006d86:	ee18 0a10 	vmov	r0, s16
 8006d8a:	4631      	mov	r1, r6
 8006d8c:	f7ff f9dc 	bl	8006148 <quorem>
 8006d90:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006d94:	9b01      	ldr	r3, [sp, #4]
 8006d96:	f805 ab01 	strb.w	sl, [r5], #1
 8006d9a:	1aea      	subs	r2, r5, r3
 8006d9c:	9b02      	ldr	r3, [sp, #8]
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	dd09      	ble.n	8006db6 <_dtoa_r+0xb56>
 8006da2:	ee18 1a10 	vmov	r1, s16
 8006da6:	2300      	movs	r3, #0
 8006da8:	220a      	movs	r2, #10
 8006daa:	4620      	mov	r0, r4
 8006dac:	f000 fae2 	bl	8007374 <__multadd>
 8006db0:	ee08 0a10 	vmov	s16, r0
 8006db4:	e7e7      	b.n	8006d86 <_dtoa_r+0xb26>
 8006db6:	9b02      	ldr	r3, [sp, #8]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	bfc8      	it	gt
 8006dbc:	461d      	movgt	r5, r3
 8006dbe:	9b01      	ldr	r3, [sp, #4]
 8006dc0:	bfd8      	it	le
 8006dc2:	2501      	movle	r5, #1
 8006dc4:	441d      	add	r5, r3
 8006dc6:	f04f 0800 	mov.w	r8, #0
 8006dca:	ee18 1a10 	vmov	r1, s16
 8006dce:	2201      	movs	r2, #1
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	f000 fc7f 	bl	80076d4 <__lshift>
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	ee08 0a10 	vmov	s16, r0
 8006ddc:	f000 fcea 	bl	80077b4 <__mcmp>
 8006de0:	2800      	cmp	r0, #0
 8006de2:	dc91      	bgt.n	8006d08 <_dtoa_r+0xaa8>
 8006de4:	d102      	bne.n	8006dec <_dtoa_r+0xb8c>
 8006de6:	f01a 0f01 	tst.w	sl, #1
 8006dea:	d18d      	bne.n	8006d08 <_dtoa_r+0xaa8>
 8006dec:	462b      	mov	r3, r5
 8006dee:	461d      	mov	r5, r3
 8006df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006df4:	2a30      	cmp	r2, #48	; 0x30
 8006df6:	d0fa      	beq.n	8006dee <_dtoa_r+0xb8e>
 8006df8:	e6d7      	b.n	8006baa <_dtoa_r+0x94a>
 8006dfa:	9a01      	ldr	r2, [sp, #4]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d184      	bne.n	8006d0a <_dtoa_r+0xaaa>
 8006e00:	9b00      	ldr	r3, [sp, #0]
 8006e02:	3301      	adds	r3, #1
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	2331      	movs	r3, #49	; 0x31
 8006e08:	7013      	strb	r3, [r2, #0]
 8006e0a:	e6ce      	b.n	8006baa <_dtoa_r+0x94a>
 8006e0c:	4b09      	ldr	r3, [pc, #36]	; (8006e34 <_dtoa_r+0xbd4>)
 8006e0e:	f7ff ba95 	b.w	800633c <_dtoa_r+0xdc>
 8006e12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f47f aa6e 	bne.w	80062f6 <_dtoa_r+0x96>
 8006e1a:	4b07      	ldr	r3, [pc, #28]	; (8006e38 <_dtoa_r+0xbd8>)
 8006e1c:	f7ff ba8e 	b.w	800633c <_dtoa_r+0xdc>
 8006e20:	9b02      	ldr	r3, [sp, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	dcae      	bgt.n	8006d84 <_dtoa_r+0xb24>
 8006e26:	9b06      	ldr	r3, [sp, #24]
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	f73f aea8 	bgt.w	8006b7e <_dtoa_r+0x91e>
 8006e2e:	e7a9      	b.n	8006d84 <_dtoa_r+0xb24>
 8006e30:	08008263 	.word	0x08008263
 8006e34:	080081c0 	.word	0x080081c0
 8006e38:	080081e4 	.word	0x080081e4

08006e3c <__sflush_r>:
 8006e3c:	898a      	ldrh	r2, [r1, #12]
 8006e3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e42:	4605      	mov	r5, r0
 8006e44:	0710      	lsls	r0, r2, #28
 8006e46:	460c      	mov	r4, r1
 8006e48:	d458      	bmi.n	8006efc <__sflush_r+0xc0>
 8006e4a:	684b      	ldr	r3, [r1, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	dc05      	bgt.n	8006e5c <__sflush_r+0x20>
 8006e50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	dc02      	bgt.n	8006e5c <__sflush_r+0x20>
 8006e56:	2000      	movs	r0, #0
 8006e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e5e:	2e00      	cmp	r6, #0
 8006e60:	d0f9      	beq.n	8006e56 <__sflush_r+0x1a>
 8006e62:	2300      	movs	r3, #0
 8006e64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e68:	682f      	ldr	r7, [r5, #0]
 8006e6a:	602b      	str	r3, [r5, #0]
 8006e6c:	d032      	beq.n	8006ed4 <__sflush_r+0x98>
 8006e6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e70:	89a3      	ldrh	r3, [r4, #12]
 8006e72:	075a      	lsls	r2, r3, #29
 8006e74:	d505      	bpl.n	8006e82 <__sflush_r+0x46>
 8006e76:	6863      	ldr	r3, [r4, #4]
 8006e78:	1ac0      	subs	r0, r0, r3
 8006e7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006e7c:	b10b      	cbz	r3, 8006e82 <__sflush_r+0x46>
 8006e7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e80:	1ac0      	subs	r0, r0, r3
 8006e82:	2300      	movs	r3, #0
 8006e84:	4602      	mov	r2, r0
 8006e86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e88:	6a21      	ldr	r1, [r4, #32]
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	47b0      	blx	r6
 8006e8e:	1c43      	adds	r3, r0, #1
 8006e90:	89a3      	ldrh	r3, [r4, #12]
 8006e92:	d106      	bne.n	8006ea2 <__sflush_r+0x66>
 8006e94:	6829      	ldr	r1, [r5, #0]
 8006e96:	291d      	cmp	r1, #29
 8006e98:	d82c      	bhi.n	8006ef4 <__sflush_r+0xb8>
 8006e9a:	4a2a      	ldr	r2, [pc, #168]	; (8006f44 <__sflush_r+0x108>)
 8006e9c:	40ca      	lsrs	r2, r1
 8006e9e:	07d6      	lsls	r6, r2, #31
 8006ea0:	d528      	bpl.n	8006ef4 <__sflush_r+0xb8>
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	6062      	str	r2, [r4, #4]
 8006ea6:	04d9      	lsls	r1, r3, #19
 8006ea8:	6922      	ldr	r2, [r4, #16]
 8006eaa:	6022      	str	r2, [r4, #0]
 8006eac:	d504      	bpl.n	8006eb8 <__sflush_r+0x7c>
 8006eae:	1c42      	adds	r2, r0, #1
 8006eb0:	d101      	bne.n	8006eb6 <__sflush_r+0x7a>
 8006eb2:	682b      	ldr	r3, [r5, #0]
 8006eb4:	b903      	cbnz	r3, 8006eb8 <__sflush_r+0x7c>
 8006eb6:	6560      	str	r0, [r4, #84]	; 0x54
 8006eb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006eba:	602f      	str	r7, [r5, #0]
 8006ebc:	2900      	cmp	r1, #0
 8006ebe:	d0ca      	beq.n	8006e56 <__sflush_r+0x1a>
 8006ec0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ec4:	4299      	cmp	r1, r3
 8006ec6:	d002      	beq.n	8006ece <__sflush_r+0x92>
 8006ec8:	4628      	mov	r0, r5
 8006eca:	f000 fd8b 	bl	80079e4 <_free_r>
 8006ece:	2000      	movs	r0, #0
 8006ed0:	6360      	str	r0, [r4, #52]	; 0x34
 8006ed2:	e7c1      	b.n	8006e58 <__sflush_r+0x1c>
 8006ed4:	6a21      	ldr	r1, [r4, #32]
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	4628      	mov	r0, r5
 8006eda:	47b0      	blx	r6
 8006edc:	1c41      	adds	r1, r0, #1
 8006ede:	d1c7      	bne.n	8006e70 <__sflush_r+0x34>
 8006ee0:	682b      	ldr	r3, [r5, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0c4      	beq.n	8006e70 <__sflush_r+0x34>
 8006ee6:	2b1d      	cmp	r3, #29
 8006ee8:	d001      	beq.n	8006eee <__sflush_r+0xb2>
 8006eea:	2b16      	cmp	r3, #22
 8006eec:	d101      	bne.n	8006ef2 <__sflush_r+0xb6>
 8006eee:	602f      	str	r7, [r5, #0]
 8006ef0:	e7b1      	b.n	8006e56 <__sflush_r+0x1a>
 8006ef2:	89a3      	ldrh	r3, [r4, #12]
 8006ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ef8:	81a3      	strh	r3, [r4, #12]
 8006efa:	e7ad      	b.n	8006e58 <__sflush_r+0x1c>
 8006efc:	690f      	ldr	r7, [r1, #16]
 8006efe:	2f00      	cmp	r7, #0
 8006f00:	d0a9      	beq.n	8006e56 <__sflush_r+0x1a>
 8006f02:	0793      	lsls	r3, r2, #30
 8006f04:	680e      	ldr	r6, [r1, #0]
 8006f06:	bf08      	it	eq
 8006f08:	694b      	ldreq	r3, [r1, #20]
 8006f0a:	600f      	str	r7, [r1, #0]
 8006f0c:	bf18      	it	ne
 8006f0e:	2300      	movne	r3, #0
 8006f10:	eba6 0807 	sub.w	r8, r6, r7
 8006f14:	608b      	str	r3, [r1, #8]
 8006f16:	f1b8 0f00 	cmp.w	r8, #0
 8006f1a:	dd9c      	ble.n	8006e56 <__sflush_r+0x1a>
 8006f1c:	6a21      	ldr	r1, [r4, #32]
 8006f1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f20:	4643      	mov	r3, r8
 8006f22:	463a      	mov	r2, r7
 8006f24:	4628      	mov	r0, r5
 8006f26:	47b0      	blx	r6
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	dc06      	bgt.n	8006f3a <__sflush_r+0xfe>
 8006f2c:	89a3      	ldrh	r3, [r4, #12]
 8006f2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f32:	81a3      	strh	r3, [r4, #12]
 8006f34:	f04f 30ff 	mov.w	r0, #4294967295
 8006f38:	e78e      	b.n	8006e58 <__sflush_r+0x1c>
 8006f3a:	4407      	add	r7, r0
 8006f3c:	eba8 0800 	sub.w	r8, r8, r0
 8006f40:	e7e9      	b.n	8006f16 <__sflush_r+0xda>
 8006f42:	bf00      	nop
 8006f44:	20400001 	.word	0x20400001

08006f48 <_fflush_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	690b      	ldr	r3, [r1, #16]
 8006f4c:	4605      	mov	r5, r0
 8006f4e:	460c      	mov	r4, r1
 8006f50:	b913      	cbnz	r3, 8006f58 <_fflush_r+0x10>
 8006f52:	2500      	movs	r5, #0
 8006f54:	4628      	mov	r0, r5
 8006f56:	bd38      	pop	{r3, r4, r5, pc}
 8006f58:	b118      	cbz	r0, 8006f62 <_fflush_r+0x1a>
 8006f5a:	6983      	ldr	r3, [r0, #24]
 8006f5c:	b90b      	cbnz	r3, 8006f62 <_fflush_r+0x1a>
 8006f5e:	f000 f887 	bl	8007070 <__sinit>
 8006f62:	4b14      	ldr	r3, [pc, #80]	; (8006fb4 <_fflush_r+0x6c>)
 8006f64:	429c      	cmp	r4, r3
 8006f66:	d11b      	bne.n	8006fa0 <_fflush_r+0x58>
 8006f68:	686c      	ldr	r4, [r5, #4]
 8006f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d0ef      	beq.n	8006f52 <_fflush_r+0xa>
 8006f72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f74:	07d0      	lsls	r0, r2, #31
 8006f76:	d404      	bmi.n	8006f82 <_fflush_r+0x3a>
 8006f78:	0599      	lsls	r1, r3, #22
 8006f7a:	d402      	bmi.n	8006f82 <_fflush_r+0x3a>
 8006f7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f7e:	f000 f91a 	bl	80071b6 <__retarget_lock_acquire_recursive>
 8006f82:	4628      	mov	r0, r5
 8006f84:	4621      	mov	r1, r4
 8006f86:	f7ff ff59 	bl	8006e3c <__sflush_r>
 8006f8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f8c:	07da      	lsls	r2, r3, #31
 8006f8e:	4605      	mov	r5, r0
 8006f90:	d4e0      	bmi.n	8006f54 <_fflush_r+0xc>
 8006f92:	89a3      	ldrh	r3, [r4, #12]
 8006f94:	059b      	lsls	r3, r3, #22
 8006f96:	d4dd      	bmi.n	8006f54 <_fflush_r+0xc>
 8006f98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f9a:	f000 f90d 	bl	80071b8 <__retarget_lock_release_recursive>
 8006f9e:	e7d9      	b.n	8006f54 <_fflush_r+0xc>
 8006fa0:	4b05      	ldr	r3, [pc, #20]	; (8006fb8 <_fflush_r+0x70>)
 8006fa2:	429c      	cmp	r4, r3
 8006fa4:	d101      	bne.n	8006faa <_fflush_r+0x62>
 8006fa6:	68ac      	ldr	r4, [r5, #8]
 8006fa8:	e7df      	b.n	8006f6a <_fflush_r+0x22>
 8006faa:	4b04      	ldr	r3, [pc, #16]	; (8006fbc <_fflush_r+0x74>)
 8006fac:	429c      	cmp	r4, r3
 8006fae:	bf08      	it	eq
 8006fb0:	68ec      	ldreq	r4, [r5, #12]
 8006fb2:	e7da      	b.n	8006f6a <_fflush_r+0x22>
 8006fb4:	08008294 	.word	0x08008294
 8006fb8:	080082b4 	.word	0x080082b4
 8006fbc:	08008274 	.word	0x08008274

08006fc0 <std>:
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	b510      	push	{r4, lr}
 8006fc4:	4604      	mov	r4, r0
 8006fc6:	e9c0 3300 	strd	r3, r3, [r0]
 8006fca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fce:	6083      	str	r3, [r0, #8]
 8006fd0:	8181      	strh	r1, [r0, #12]
 8006fd2:	6643      	str	r3, [r0, #100]	; 0x64
 8006fd4:	81c2      	strh	r2, [r0, #14]
 8006fd6:	6183      	str	r3, [r0, #24]
 8006fd8:	4619      	mov	r1, r3
 8006fda:	2208      	movs	r2, #8
 8006fdc:	305c      	adds	r0, #92	; 0x5c
 8006fde:	f7fe fa25 	bl	800542c <memset>
 8006fe2:	4b05      	ldr	r3, [pc, #20]	; (8006ff8 <std+0x38>)
 8006fe4:	6263      	str	r3, [r4, #36]	; 0x24
 8006fe6:	4b05      	ldr	r3, [pc, #20]	; (8006ffc <std+0x3c>)
 8006fe8:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fea:	4b05      	ldr	r3, [pc, #20]	; (8007000 <std+0x40>)
 8006fec:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fee:	4b05      	ldr	r3, [pc, #20]	; (8007004 <std+0x44>)
 8006ff0:	6224      	str	r4, [r4, #32]
 8006ff2:	6323      	str	r3, [r4, #48]	; 0x30
 8006ff4:	bd10      	pop	{r4, pc}
 8006ff6:	bf00      	nop
 8006ff8:	08007e79 	.word	0x08007e79
 8006ffc:	08007e9b 	.word	0x08007e9b
 8007000:	08007ed3 	.word	0x08007ed3
 8007004:	08007ef7 	.word	0x08007ef7

08007008 <_cleanup_r>:
 8007008:	4901      	ldr	r1, [pc, #4]	; (8007010 <_cleanup_r+0x8>)
 800700a:	f000 b8af 	b.w	800716c <_fwalk_reent>
 800700e:	bf00      	nop
 8007010:	08006f49 	.word	0x08006f49

08007014 <__sfmoreglue>:
 8007014:	b570      	push	{r4, r5, r6, lr}
 8007016:	2268      	movs	r2, #104	; 0x68
 8007018:	1e4d      	subs	r5, r1, #1
 800701a:	4355      	muls	r5, r2
 800701c:	460e      	mov	r6, r1
 800701e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007022:	f000 fd4b 	bl	8007abc <_malloc_r>
 8007026:	4604      	mov	r4, r0
 8007028:	b140      	cbz	r0, 800703c <__sfmoreglue+0x28>
 800702a:	2100      	movs	r1, #0
 800702c:	e9c0 1600 	strd	r1, r6, [r0]
 8007030:	300c      	adds	r0, #12
 8007032:	60a0      	str	r0, [r4, #8]
 8007034:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007038:	f7fe f9f8 	bl	800542c <memset>
 800703c:	4620      	mov	r0, r4
 800703e:	bd70      	pop	{r4, r5, r6, pc}

08007040 <__sfp_lock_acquire>:
 8007040:	4801      	ldr	r0, [pc, #4]	; (8007048 <__sfp_lock_acquire+0x8>)
 8007042:	f000 b8b8 	b.w	80071b6 <__retarget_lock_acquire_recursive>
 8007046:	bf00      	nop
 8007048:	200003b1 	.word	0x200003b1

0800704c <__sfp_lock_release>:
 800704c:	4801      	ldr	r0, [pc, #4]	; (8007054 <__sfp_lock_release+0x8>)
 800704e:	f000 b8b3 	b.w	80071b8 <__retarget_lock_release_recursive>
 8007052:	bf00      	nop
 8007054:	200003b1 	.word	0x200003b1

08007058 <__sinit_lock_acquire>:
 8007058:	4801      	ldr	r0, [pc, #4]	; (8007060 <__sinit_lock_acquire+0x8>)
 800705a:	f000 b8ac 	b.w	80071b6 <__retarget_lock_acquire_recursive>
 800705e:	bf00      	nop
 8007060:	200003b2 	.word	0x200003b2

08007064 <__sinit_lock_release>:
 8007064:	4801      	ldr	r0, [pc, #4]	; (800706c <__sinit_lock_release+0x8>)
 8007066:	f000 b8a7 	b.w	80071b8 <__retarget_lock_release_recursive>
 800706a:	bf00      	nop
 800706c:	200003b2 	.word	0x200003b2

08007070 <__sinit>:
 8007070:	b510      	push	{r4, lr}
 8007072:	4604      	mov	r4, r0
 8007074:	f7ff fff0 	bl	8007058 <__sinit_lock_acquire>
 8007078:	69a3      	ldr	r3, [r4, #24]
 800707a:	b11b      	cbz	r3, 8007084 <__sinit+0x14>
 800707c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007080:	f7ff bff0 	b.w	8007064 <__sinit_lock_release>
 8007084:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007088:	6523      	str	r3, [r4, #80]	; 0x50
 800708a:	4b13      	ldr	r3, [pc, #76]	; (80070d8 <__sinit+0x68>)
 800708c:	4a13      	ldr	r2, [pc, #76]	; (80070dc <__sinit+0x6c>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	62a2      	str	r2, [r4, #40]	; 0x28
 8007092:	42a3      	cmp	r3, r4
 8007094:	bf04      	itt	eq
 8007096:	2301      	moveq	r3, #1
 8007098:	61a3      	streq	r3, [r4, #24]
 800709a:	4620      	mov	r0, r4
 800709c:	f000 f820 	bl	80070e0 <__sfp>
 80070a0:	6060      	str	r0, [r4, #4]
 80070a2:	4620      	mov	r0, r4
 80070a4:	f000 f81c 	bl	80070e0 <__sfp>
 80070a8:	60a0      	str	r0, [r4, #8]
 80070aa:	4620      	mov	r0, r4
 80070ac:	f000 f818 	bl	80070e0 <__sfp>
 80070b0:	2200      	movs	r2, #0
 80070b2:	60e0      	str	r0, [r4, #12]
 80070b4:	2104      	movs	r1, #4
 80070b6:	6860      	ldr	r0, [r4, #4]
 80070b8:	f7ff ff82 	bl	8006fc0 <std>
 80070bc:	68a0      	ldr	r0, [r4, #8]
 80070be:	2201      	movs	r2, #1
 80070c0:	2109      	movs	r1, #9
 80070c2:	f7ff ff7d 	bl	8006fc0 <std>
 80070c6:	68e0      	ldr	r0, [r4, #12]
 80070c8:	2202      	movs	r2, #2
 80070ca:	2112      	movs	r1, #18
 80070cc:	f7ff ff78 	bl	8006fc0 <std>
 80070d0:	2301      	movs	r3, #1
 80070d2:	61a3      	str	r3, [r4, #24]
 80070d4:	e7d2      	b.n	800707c <__sinit+0xc>
 80070d6:	bf00      	nop
 80070d8:	080081ac 	.word	0x080081ac
 80070dc:	08007009 	.word	0x08007009

080070e0 <__sfp>:
 80070e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e2:	4607      	mov	r7, r0
 80070e4:	f7ff ffac 	bl	8007040 <__sfp_lock_acquire>
 80070e8:	4b1e      	ldr	r3, [pc, #120]	; (8007164 <__sfp+0x84>)
 80070ea:	681e      	ldr	r6, [r3, #0]
 80070ec:	69b3      	ldr	r3, [r6, #24]
 80070ee:	b913      	cbnz	r3, 80070f6 <__sfp+0x16>
 80070f0:	4630      	mov	r0, r6
 80070f2:	f7ff ffbd 	bl	8007070 <__sinit>
 80070f6:	3648      	adds	r6, #72	; 0x48
 80070f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80070fc:	3b01      	subs	r3, #1
 80070fe:	d503      	bpl.n	8007108 <__sfp+0x28>
 8007100:	6833      	ldr	r3, [r6, #0]
 8007102:	b30b      	cbz	r3, 8007148 <__sfp+0x68>
 8007104:	6836      	ldr	r6, [r6, #0]
 8007106:	e7f7      	b.n	80070f8 <__sfp+0x18>
 8007108:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800710c:	b9d5      	cbnz	r5, 8007144 <__sfp+0x64>
 800710e:	4b16      	ldr	r3, [pc, #88]	; (8007168 <__sfp+0x88>)
 8007110:	60e3      	str	r3, [r4, #12]
 8007112:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007116:	6665      	str	r5, [r4, #100]	; 0x64
 8007118:	f000 f84c 	bl	80071b4 <__retarget_lock_init_recursive>
 800711c:	f7ff ff96 	bl	800704c <__sfp_lock_release>
 8007120:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007124:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007128:	6025      	str	r5, [r4, #0]
 800712a:	61a5      	str	r5, [r4, #24]
 800712c:	2208      	movs	r2, #8
 800712e:	4629      	mov	r1, r5
 8007130:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007134:	f7fe f97a 	bl	800542c <memset>
 8007138:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800713c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007140:	4620      	mov	r0, r4
 8007142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007144:	3468      	adds	r4, #104	; 0x68
 8007146:	e7d9      	b.n	80070fc <__sfp+0x1c>
 8007148:	2104      	movs	r1, #4
 800714a:	4638      	mov	r0, r7
 800714c:	f7ff ff62 	bl	8007014 <__sfmoreglue>
 8007150:	4604      	mov	r4, r0
 8007152:	6030      	str	r0, [r6, #0]
 8007154:	2800      	cmp	r0, #0
 8007156:	d1d5      	bne.n	8007104 <__sfp+0x24>
 8007158:	f7ff ff78 	bl	800704c <__sfp_lock_release>
 800715c:	230c      	movs	r3, #12
 800715e:	603b      	str	r3, [r7, #0]
 8007160:	e7ee      	b.n	8007140 <__sfp+0x60>
 8007162:	bf00      	nop
 8007164:	080081ac 	.word	0x080081ac
 8007168:	ffff0001 	.word	0xffff0001

0800716c <_fwalk_reent>:
 800716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007170:	4606      	mov	r6, r0
 8007172:	4688      	mov	r8, r1
 8007174:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007178:	2700      	movs	r7, #0
 800717a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800717e:	f1b9 0901 	subs.w	r9, r9, #1
 8007182:	d505      	bpl.n	8007190 <_fwalk_reent+0x24>
 8007184:	6824      	ldr	r4, [r4, #0]
 8007186:	2c00      	cmp	r4, #0
 8007188:	d1f7      	bne.n	800717a <_fwalk_reent+0xe>
 800718a:	4638      	mov	r0, r7
 800718c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007190:	89ab      	ldrh	r3, [r5, #12]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d907      	bls.n	80071a6 <_fwalk_reent+0x3a>
 8007196:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800719a:	3301      	adds	r3, #1
 800719c:	d003      	beq.n	80071a6 <_fwalk_reent+0x3a>
 800719e:	4629      	mov	r1, r5
 80071a0:	4630      	mov	r0, r6
 80071a2:	47c0      	blx	r8
 80071a4:	4307      	orrs	r7, r0
 80071a6:	3568      	adds	r5, #104	; 0x68
 80071a8:	e7e9      	b.n	800717e <_fwalk_reent+0x12>
	...

080071ac <_localeconv_r>:
 80071ac:	4800      	ldr	r0, [pc, #0]	; (80071b0 <_localeconv_r+0x4>)
 80071ae:	4770      	bx	lr
 80071b0:	20000178 	.word	0x20000178

080071b4 <__retarget_lock_init_recursive>:
 80071b4:	4770      	bx	lr

080071b6 <__retarget_lock_acquire_recursive>:
 80071b6:	4770      	bx	lr

080071b8 <__retarget_lock_release_recursive>:
 80071b8:	4770      	bx	lr

080071ba <__swhatbuf_r>:
 80071ba:	b570      	push	{r4, r5, r6, lr}
 80071bc:	460e      	mov	r6, r1
 80071be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c2:	2900      	cmp	r1, #0
 80071c4:	b096      	sub	sp, #88	; 0x58
 80071c6:	4614      	mov	r4, r2
 80071c8:	461d      	mov	r5, r3
 80071ca:	da08      	bge.n	80071de <__swhatbuf_r+0x24>
 80071cc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	602a      	str	r2, [r5, #0]
 80071d4:	061a      	lsls	r2, r3, #24
 80071d6:	d410      	bmi.n	80071fa <__swhatbuf_r+0x40>
 80071d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071dc:	e00e      	b.n	80071fc <__swhatbuf_r+0x42>
 80071de:	466a      	mov	r2, sp
 80071e0:	f000 fee0 	bl	8007fa4 <_fstat_r>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	dbf1      	blt.n	80071cc <__swhatbuf_r+0x12>
 80071e8:	9a01      	ldr	r2, [sp, #4]
 80071ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80071ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80071f2:	425a      	negs	r2, r3
 80071f4:	415a      	adcs	r2, r3
 80071f6:	602a      	str	r2, [r5, #0]
 80071f8:	e7ee      	b.n	80071d8 <__swhatbuf_r+0x1e>
 80071fa:	2340      	movs	r3, #64	; 0x40
 80071fc:	2000      	movs	r0, #0
 80071fe:	6023      	str	r3, [r4, #0]
 8007200:	b016      	add	sp, #88	; 0x58
 8007202:	bd70      	pop	{r4, r5, r6, pc}

08007204 <__smakebuf_r>:
 8007204:	898b      	ldrh	r3, [r1, #12]
 8007206:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007208:	079d      	lsls	r5, r3, #30
 800720a:	4606      	mov	r6, r0
 800720c:	460c      	mov	r4, r1
 800720e:	d507      	bpl.n	8007220 <__smakebuf_r+0x1c>
 8007210:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007214:	6023      	str	r3, [r4, #0]
 8007216:	6123      	str	r3, [r4, #16]
 8007218:	2301      	movs	r3, #1
 800721a:	6163      	str	r3, [r4, #20]
 800721c:	b002      	add	sp, #8
 800721e:	bd70      	pop	{r4, r5, r6, pc}
 8007220:	ab01      	add	r3, sp, #4
 8007222:	466a      	mov	r2, sp
 8007224:	f7ff ffc9 	bl	80071ba <__swhatbuf_r>
 8007228:	9900      	ldr	r1, [sp, #0]
 800722a:	4605      	mov	r5, r0
 800722c:	4630      	mov	r0, r6
 800722e:	f000 fc45 	bl	8007abc <_malloc_r>
 8007232:	b948      	cbnz	r0, 8007248 <__smakebuf_r+0x44>
 8007234:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007238:	059a      	lsls	r2, r3, #22
 800723a:	d4ef      	bmi.n	800721c <__smakebuf_r+0x18>
 800723c:	f023 0303 	bic.w	r3, r3, #3
 8007240:	f043 0302 	orr.w	r3, r3, #2
 8007244:	81a3      	strh	r3, [r4, #12]
 8007246:	e7e3      	b.n	8007210 <__smakebuf_r+0xc>
 8007248:	4b0d      	ldr	r3, [pc, #52]	; (8007280 <__smakebuf_r+0x7c>)
 800724a:	62b3      	str	r3, [r6, #40]	; 0x28
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	6020      	str	r0, [r4, #0]
 8007250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007254:	81a3      	strh	r3, [r4, #12]
 8007256:	9b00      	ldr	r3, [sp, #0]
 8007258:	6163      	str	r3, [r4, #20]
 800725a:	9b01      	ldr	r3, [sp, #4]
 800725c:	6120      	str	r0, [r4, #16]
 800725e:	b15b      	cbz	r3, 8007278 <__smakebuf_r+0x74>
 8007260:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007264:	4630      	mov	r0, r6
 8007266:	f000 feaf 	bl	8007fc8 <_isatty_r>
 800726a:	b128      	cbz	r0, 8007278 <__smakebuf_r+0x74>
 800726c:	89a3      	ldrh	r3, [r4, #12]
 800726e:	f023 0303 	bic.w	r3, r3, #3
 8007272:	f043 0301 	orr.w	r3, r3, #1
 8007276:	81a3      	strh	r3, [r4, #12]
 8007278:	89a0      	ldrh	r0, [r4, #12]
 800727a:	4305      	orrs	r5, r0
 800727c:	81a5      	strh	r5, [r4, #12]
 800727e:	e7cd      	b.n	800721c <__smakebuf_r+0x18>
 8007280:	08007009 	.word	0x08007009

08007284 <malloc>:
 8007284:	4b02      	ldr	r3, [pc, #8]	; (8007290 <malloc+0xc>)
 8007286:	4601      	mov	r1, r0
 8007288:	6818      	ldr	r0, [r3, #0]
 800728a:	f000 bc17 	b.w	8007abc <_malloc_r>
 800728e:	bf00      	nop
 8007290:	20000024 	.word	0x20000024

08007294 <memcpy>:
 8007294:	440a      	add	r2, r1
 8007296:	4291      	cmp	r1, r2
 8007298:	f100 33ff 	add.w	r3, r0, #4294967295
 800729c:	d100      	bne.n	80072a0 <memcpy+0xc>
 800729e:	4770      	bx	lr
 80072a0:	b510      	push	{r4, lr}
 80072a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072aa:	4291      	cmp	r1, r2
 80072ac:	d1f9      	bne.n	80072a2 <memcpy+0xe>
 80072ae:	bd10      	pop	{r4, pc}

080072b0 <_Balloc>:
 80072b0:	b570      	push	{r4, r5, r6, lr}
 80072b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80072b4:	4604      	mov	r4, r0
 80072b6:	460d      	mov	r5, r1
 80072b8:	b976      	cbnz	r6, 80072d8 <_Balloc+0x28>
 80072ba:	2010      	movs	r0, #16
 80072bc:	f7ff ffe2 	bl	8007284 <malloc>
 80072c0:	4602      	mov	r2, r0
 80072c2:	6260      	str	r0, [r4, #36]	; 0x24
 80072c4:	b920      	cbnz	r0, 80072d0 <_Balloc+0x20>
 80072c6:	4b18      	ldr	r3, [pc, #96]	; (8007328 <_Balloc+0x78>)
 80072c8:	4818      	ldr	r0, [pc, #96]	; (800732c <_Balloc+0x7c>)
 80072ca:	2166      	movs	r1, #102	; 0x66
 80072cc:	f000 fe2a 	bl	8007f24 <__assert_func>
 80072d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072d4:	6006      	str	r6, [r0, #0]
 80072d6:	60c6      	str	r6, [r0, #12]
 80072d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80072da:	68f3      	ldr	r3, [r6, #12]
 80072dc:	b183      	cbz	r3, 8007300 <_Balloc+0x50>
 80072de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80072e6:	b9b8      	cbnz	r0, 8007318 <_Balloc+0x68>
 80072e8:	2101      	movs	r1, #1
 80072ea:	fa01 f605 	lsl.w	r6, r1, r5
 80072ee:	1d72      	adds	r2, r6, #5
 80072f0:	0092      	lsls	r2, r2, #2
 80072f2:	4620      	mov	r0, r4
 80072f4:	f000 fb60 	bl	80079b8 <_calloc_r>
 80072f8:	b160      	cbz	r0, 8007314 <_Balloc+0x64>
 80072fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80072fe:	e00e      	b.n	800731e <_Balloc+0x6e>
 8007300:	2221      	movs	r2, #33	; 0x21
 8007302:	2104      	movs	r1, #4
 8007304:	4620      	mov	r0, r4
 8007306:	f000 fb57 	bl	80079b8 <_calloc_r>
 800730a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800730c:	60f0      	str	r0, [r6, #12]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1e4      	bne.n	80072de <_Balloc+0x2e>
 8007314:	2000      	movs	r0, #0
 8007316:	bd70      	pop	{r4, r5, r6, pc}
 8007318:	6802      	ldr	r2, [r0, #0]
 800731a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800731e:	2300      	movs	r3, #0
 8007320:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007324:	e7f7      	b.n	8007316 <_Balloc+0x66>
 8007326:	bf00      	nop
 8007328:	080081f1 	.word	0x080081f1
 800732c:	080082d4 	.word	0x080082d4

08007330 <_Bfree>:
 8007330:	b570      	push	{r4, r5, r6, lr}
 8007332:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007334:	4605      	mov	r5, r0
 8007336:	460c      	mov	r4, r1
 8007338:	b976      	cbnz	r6, 8007358 <_Bfree+0x28>
 800733a:	2010      	movs	r0, #16
 800733c:	f7ff ffa2 	bl	8007284 <malloc>
 8007340:	4602      	mov	r2, r0
 8007342:	6268      	str	r0, [r5, #36]	; 0x24
 8007344:	b920      	cbnz	r0, 8007350 <_Bfree+0x20>
 8007346:	4b09      	ldr	r3, [pc, #36]	; (800736c <_Bfree+0x3c>)
 8007348:	4809      	ldr	r0, [pc, #36]	; (8007370 <_Bfree+0x40>)
 800734a:	218a      	movs	r1, #138	; 0x8a
 800734c:	f000 fdea 	bl	8007f24 <__assert_func>
 8007350:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007354:	6006      	str	r6, [r0, #0]
 8007356:	60c6      	str	r6, [r0, #12]
 8007358:	b13c      	cbz	r4, 800736a <_Bfree+0x3a>
 800735a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800735c:	6862      	ldr	r2, [r4, #4]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007364:	6021      	str	r1, [r4, #0]
 8007366:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800736a:	bd70      	pop	{r4, r5, r6, pc}
 800736c:	080081f1 	.word	0x080081f1
 8007370:	080082d4 	.word	0x080082d4

08007374 <__multadd>:
 8007374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007378:	690d      	ldr	r5, [r1, #16]
 800737a:	4607      	mov	r7, r0
 800737c:	460c      	mov	r4, r1
 800737e:	461e      	mov	r6, r3
 8007380:	f101 0c14 	add.w	ip, r1, #20
 8007384:	2000      	movs	r0, #0
 8007386:	f8dc 3000 	ldr.w	r3, [ip]
 800738a:	b299      	uxth	r1, r3
 800738c:	fb02 6101 	mla	r1, r2, r1, r6
 8007390:	0c1e      	lsrs	r6, r3, #16
 8007392:	0c0b      	lsrs	r3, r1, #16
 8007394:	fb02 3306 	mla	r3, r2, r6, r3
 8007398:	b289      	uxth	r1, r1
 800739a:	3001      	adds	r0, #1
 800739c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073a0:	4285      	cmp	r5, r0
 80073a2:	f84c 1b04 	str.w	r1, [ip], #4
 80073a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073aa:	dcec      	bgt.n	8007386 <__multadd+0x12>
 80073ac:	b30e      	cbz	r6, 80073f2 <__multadd+0x7e>
 80073ae:	68a3      	ldr	r3, [r4, #8]
 80073b0:	42ab      	cmp	r3, r5
 80073b2:	dc19      	bgt.n	80073e8 <__multadd+0x74>
 80073b4:	6861      	ldr	r1, [r4, #4]
 80073b6:	4638      	mov	r0, r7
 80073b8:	3101      	adds	r1, #1
 80073ba:	f7ff ff79 	bl	80072b0 <_Balloc>
 80073be:	4680      	mov	r8, r0
 80073c0:	b928      	cbnz	r0, 80073ce <__multadd+0x5a>
 80073c2:	4602      	mov	r2, r0
 80073c4:	4b0c      	ldr	r3, [pc, #48]	; (80073f8 <__multadd+0x84>)
 80073c6:	480d      	ldr	r0, [pc, #52]	; (80073fc <__multadd+0x88>)
 80073c8:	21b5      	movs	r1, #181	; 0xb5
 80073ca:	f000 fdab 	bl	8007f24 <__assert_func>
 80073ce:	6922      	ldr	r2, [r4, #16]
 80073d0:	3202      	adds	r2, #2
 80073d2:	f104 010c 	add.w	r1, r4, #12
 80073d6:	0092      	lsls	r2, r2, #2
 80073d8:	300c      	adds	r0, #12
 80073da:	f7ff ff5b 	bl	8007294 <memcpy>
 80073de:	4621      	mov	r1, r4
 80073e0:	4638      	mov	r0, r7
 80073e2:	f7ff ffa5 	bl	8007330 <_Bfree>
 80073e6:	4644      	mov	r4, r8
 80073e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80073ec:	3501      	adds	r5, #1
 80073ee:	615e      	str	r6, [r3, #20]
 80073f0:	6125      	str	r5, [r4, #16]
 80073f2:	4620      	mov	r0, r4
 80073f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073f8:	08008263 	.word	0x08008263
 80073fc:	080082d4 	.word	0x080082d4

08007400 <__hi0bits>:
 8007400:	0c03      	lsrs	r3, r0, #16
 8007402:	041b      	lsls	r3, r3, #16
 8007404:	b9d3      	cbnz	r3, 800743c <__hi0bits+0x3c>
 8007406:	0400      	lsls	r0, r0, #16
 8007408:	2310      	movs	r3, #16
 800740a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800740e:	bf04      	itt	eq
 8007410:	0200      	lsleq	r0, r0, #8
 8007412:	3308      	addeq	r3, #8
 8007414:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007418:	bf04      	itt	eq
 800741a:	0100      	lsleq	r0, r0, #4
 800741c:	3304      	addeq	r3, #4
 800741e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007422:	bf04      	itt	eq
 8007424:	0080      	lsleq	r0, r0, #2
 8007426:	3302      	addeq	r3, #2
 8007428:	2800      	cmp	r0, #0
 800742a:	db05      	blt.n	8007438 <__hi0bits+0x38>
 800742c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007430:	f103 0301 	add.w	r3, r3, #1
 8007434:	bf08      	it	eq
 8007436:	2320      	moveq	r3, #32
 8007438:	4618      	mov	r0, r3
 800743a:	4770      	bx	lr
 800743c:	2300      	movs	r3, #0
 800743e:	e7e4      	b.n	800740a <__hi0bits+0xa>

08007440 <__lo0bits>:
 8007440:	6803      	ldr	r3, [r0, #0]
 8007442:	f013 0207 	ands.w	r2, r3, #7
 8007446:	4601      	mov	r1, r0
 8007448:	d00b      	beq.n	8007462 <__lo0bits+0x22>
 800744a:	07da      	lsls	r2, r3, #31
 800744c:	d423      	bmi.n	8007496 <__lo0bits+0x56>
 800744e:	0798      	lsls	r0, r3, #30
 8007450:	bf49      	itett	mi
 8007452:	085b      	lsrmi	r3, r3, #1
 8007454:	089b      	lsrpl	r3, r3, #2
 8007456:	2001      	movmi	r0, #1
 8007458:	600b      	strmi	r3, [r1, #0]
 800745a:	bf5c      	itt	pl
 800745c:	600b      	strpl	r3, [r1, #0]
 800745e:	2002      	movpl	r0, #2
 8007460:	4770      	bx	lr
 8007462:	b298      	uxth	r0, r3
 8007464:	b9a8      	cbnz	r0, 8007492 <__lo0bits+0x52>
 8007466:	0c1b      	lsrs	r3, r3, #16
 8007468:	2010      	movs	r0, #16
 800746a:	b2da      	uxtb	r2, r3
 800746c:	b90a      	cbnz	r2, 8007472 <__lo0bits+0x32>
 800746e:	3008      	adds	r0, #8
 8007470:	0a1b      	lsrs	r3, r3, #8
 8007472:	071a      	lsls	r2, r3, #28
 8007474:	bf04      	itt	eq
 8007476:	091b      	lsreq	r3, r3, #4
 8007478:	3004      	addeq	r0, #4
 800747a:	079a      	lsls	r2, r3, #30
 800747c:	bf04      	itt	eq
 800747e:	089b      	lsreq	r3, r3, #2
 8007480:	3002      	addeq	r0, #2
 8007482:	07da      	lsls	r2, r3, #31
 8007484:	d403      	bmi.n	800748e <__lo0bits+0x4e>
 8007486:	085b      	lsrs	r3, r3, #1
 8007488:	f100 0001 	add.w	r0, r0, #1
 800748c:	d005      	beq.n	800749a <__lo0bits+0x5a>
 800748e:	600b      	str	r3, [r1, #0]
 8007490:	4770      	bx	lr
 8007492:	4610      	mov	r0, r2
 8007494:	e7e9      	b.n	800746a <__lo0bits+0x2a>
 8007496:	2000      	movs	r0, #0
 8007498:	4770      	bx	lr
 800749a:	2020      	movs	r0, #32
 800749c:	4770      	bx	lr
	...

080074a0 <__i2b>:
 80074a0:	b510      	push	{r4, lr}
 80074a2:	460c      	mov	r4, r1
 80074a4:	2101      	movs	r1, #1
 80074a6:	f7ff ff03 	bl	80072b0 <_Balloc>
 80074aa:	4602      	mov	r2, r0
 80074ac:	b928      	cbnz	r0, 80074ba <__i2b+0x1a>
 80074ae:	4b05      	ldr	r3, [pc, #20]	; (80074c4 <__i2b+0x24>)
 80074b0:	4805      	ldr	r0, [pc, #20]	; (80074c8 <__i2b+0x28>)
 80074b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80074b6:	f000 fd35 	bl	8007f24 <__assert_func>
 80074ba:	2301      	movs	r3, #1
 80074bc:	6144      	str	r4, [r0, #20]
 80074be:	6103      	str	r3, [r0, #16]
 80074c0:	bd10      	pop	{r4, pc}
 80074c2:	bf00      	nop
 80074c4:	08008263 	.word	0x08008263
 80074c8:	080082d4 	.word	0x080082d4

080074cc <__multiply>:
 80074cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d0:	4691      	mov	r9, r2
 80074d2:	690a      	ldr	r2, [r1, #16]
 80074d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80074d8:	429a      	cmp	r2, r3
 80074da:	bfb8      	it	lt
 80074dc:	460b      	movlt	r3, r1
 80074de:	460c      	mov	r4, r1
 80074e0:	bfbc      	itt	lt
 80074e2:	464c      	movlt	r4, r9
 80074e4:	4699      	movlt	r9, r3
 80074e6:	6927      	ldr	r7, [r4, #16]
 80074e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80074ec:	68a3      	ldr	r3, [r4, #8]
 80074ee:	6861      	ldr	r1, [r4, #4]
 80074f0:	eb07 060a 	add.w	r6, r7, sl
 80074f4:	42b3      	cmp	r3, r6
 80074f6:	b085      	sub	sp, #20
 80074f8:	bfb8      	it	lt
 80074fa:	3101      	addlt	r1, #1
 80074fc:	f7ff fed8 	bl	80072b0 <_Balloc>
 8007500:	b930      	cbnz	r0, 8007510 <__multiply+0x44>
 8007502:	4602      	mov	r2, r0
 8007504:	4b44      	ldr	r3, [pc, #272]	; (8007618 <__multiply+0x14c>)
 8007506:	4845      	ldr	r0, [pc, #276]	; (800761c <__multiply+0x150>)
 8007508:	f240 115d 	movw	r1, #349	; 0x15d
 800750c:	f000 fd0a 	bl	8007f24 <__assert_func>
 8007510:	f100 0514 	add.w	r5, r0, #20
 8007514:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007518:	462b      	mov	r3, r5
 800751a:	2200      	movs	r2, #0
 800751c:	4543      	cmp	r3, r8
 800751e:	d321      	bcc.n	8007564 <__multiply+0x98>
 8007520:	f104 0314 	add.w	r3, r4, #20
 8007524:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007528:	f109 0314 	add.w	r3, r9, #20
 800752c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007530:	9202      	str	r2, [sp, #8]
 8007532:	1b3a      	subs	r2, r7, r4
 8007534:	3a15      	subs	r2, #21
 8007536:	f022 0203 	bic.w	r2, r2, #3
 800753a:	3204      	adds	r2, #4
 800753c:	f104 0115 	add.w	r1, r4, #21
 8007540:	428f      	cmp	r7, r1
 8007542:	bf38      	it	cc
 8007544:	2204      	movcc	r2, #4
 8007546:	9201      	str	r2, [sp, #4]
 8007548:	9a02      	ldr	r2, [sp, #8]
 800754a:	9303      	str	r3, [sp, #12]
 800754c:	429a      	cmp	r2, r3
 800754e:	d80c      	bhi.n	800756a <__multiply+0x9e>
 8007550:	2e00      	cmp	r6, #0
 8007552:	dd03      	ble.n	800755c <__multiply+0x90>
 8007554:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007558:	2b00      	cmp	r3, #0
 800755a:	d05a      	beq.n	8007612 <__multiply+0x146>
 800755c:	6106      	str	r6, [r0, #16]
 800755e:	b005      	add	sp, #20
 8007560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007564:	f843 2b04 	str.w	r2, [r3], #4
 8007568:	e7d8      	b.n	800751c <__multiply+0x50>
 800756a:	f8b3 a000 	ldrh.w	sl, [r3]
 800756e:	f1ba 0f00 	cmp.w	sl, #0
 8007572:	d024      	beq.n	80075be <__multiply+0xf2>
 8007574:	f104 0e14 	add.w	lr, r4, #20
 8007578:	46a9      	mov	r9, r5
 800757a:	f04f 0c00 	mov.w	ip, #0
 800757e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007582:	f8d9 1000 	ldr.w	r1, [r9]
 8007586:	fa1f fb82 	uxth.w	fp, r2
 800758a:	b289      	uxth	r1, r1
 800758c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007590:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007594:	f8d9 2000 	ldr.w	r2, [r9]
 8007598:	4461      	add	r1, ip
 800759a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800759e:	fb0a c20b 	mla	r2, sl, fp, ip
 80075a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80075a6:	b289      	uxth	r1, r1
 80075a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80075ac:	4577      	cmp	r7, lr
 80075ae:	f849 1b04 	str.w	r1, [r9], #4
 80075b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80075b6:	d8e2      	bhi.n	800757e <__multiply+0xb2>
 80075b8:	9a01      	ldr	r2, [sp, #4]
 80075ba:	f845 c002 	str.w	ip, [r5, r2]
 80075be:	9a03      	ldr	r2, [sp, #12]
 80075c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80075c4:	3304      	adds	r3, #4
 80075c6:	f1b9 0f00 	cmp.w	r9, #0
 80075ca:	d020      	beq.n	800760e <__multiply+0x142>
 80075cc:	6829      	ldr	r1, [r5, #0]
 80075ce:	f104 0c14 	add.w	ip, r4, #20
 80075d2:	46ae      	mov	lr, r5
 80075d4:	f04f 0a00 	mov.w	sl, #0
 80075d8:	f8bc b000 	ldrh.w	fp, [ip]
 80075dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80075e0:	fb09 220b 	mla	r2, r9, fp, r2
 80075e4:	4492      	add	sl, r2
 80075e6:	b289      	uxth	r1, r1
 80075e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80075ec:	f84e 1b04 	str.w	r1, [lr], #4
 80075f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80075f4:	f8be 1000 	ldrh.w	r1, [lr]
 80075f8:	0c12      	lsrs	r2, r2, #16
 80075fa:	fb09 1102 	mla	r1, r9, r2, r1
 80075fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007602:	4567      	cmp	r7, ip
 8007604:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007608:	d8e6      	bhi.n	80075d8 <__multiply+0x10c>
 800760a:	9a01      	ldr	r2, [sp, #4]
 800760c:	50a9      	str	r1, [r5, r2]
 800760e:	3504      	adds	r5, #4
 8007610:	e79a      	b.n	8007548 <__multiply+0x7c>
 8007612:	3e01      	subs	r6, #1
 8007614:	e79c      	b.n	8007550 <__multiply+0x84>
 8007616:	bf00      	nop
 8007618:	08008263 	.word	0x08008263
 800761c:	080082d4 	.word	0x080082d4

08007620 <__pow5mult>:
 8007620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007624:	4615      	mov	r5, r2
 8007626:	f012 0203 	ands.w	r2, r2, #3
 800762a:	4606      	mov	r6, r0
 800762c:	460f      	mov	r7, r1
 800762e:	d007      	beq.n	8007640 <__pow5mult+0x20>
 8007630:	4c25      	ldr	r4, [pc, #148]	; (80076c8 <__pow5mult+0xa8>)
 8007632:	3a01      	subs	r2, #1
 8007634:	2300      	movs	r3, #0
 8007636:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800763a:	f7ff fe9b 	bl	8007374 <__multadd>
 800763e:	4607      	mov	r7, r0
 8007640:	10ad      	asrs	r5, r5, #2
 8007642:	d03d      	beq.n	80076c0 <__pow5mult+0xa0>
 8007644:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007646:	b97c      	cbnz	r4, 8007668 <__pow5mult+0x48>
 8007648:	2010      	movs	r0, #16
 800764a:	f7ff fe1b 	bl	8007284 <malloc>
 800764e:	4602      	mov	r2, r0
 8007650:	6270      	str	r0, [r6, #36]	; 0x24
 8007652:	b928      	cbnz	r0, 8007660 <__pow5mult+0x40>
 8007654:	4b1d      	ldr	r3, [pc, #116]	; (80076cc <__pow5mult+0xac>)
 8007656:	481e      	ldr	r0, [pc, #120]	; (80076d0 <__pow5mult+0xb0>)
 8007658:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800765c:	f000 fc62 	bl	8007f24 <__assert_func>
 8007660:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007664:	6004      	str	r4, [r0, #0]
 8007666:	60c4      	str	r4, [r0, #12]
 8007668:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800766c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007670:	b94c      	cbnz	r4, 8007686 <__pow5mult+0x66>
 8007672:	f240 2171 	movw	r1, #625	; 0x271
 8007676:	4630      	mov	r0, r6
 8007678:	f7ff ff12 	bl	80074a0 <__i2b>
 800767c:	2300      	movs	r3, #0
 800767e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007682:	4604      	mov	r4, r0
 8007684:	6003      	str	r3, [r0, #0]
 8007686:	f04f 0900 	mov.w	r9, #0
 800768a:	07eb      	lsls	r3, r5, #31
 800768c:	d50a      	bpl.n	80076a4 <__pow5mult+0x84>
 800768e:	4639      	mov	r1, r7
 8007690:	4622      	mov	r2, r4
 8007692:	4630      	mov	r0, r6
 8007694:	f7ff ff1a 	bl	80074cc <__multiply>
 8007698:	4639      	mov	r1, r7
 800769a:	4680      	mov	r8, r0
 800769c:	4630      	mov	r0, r6
 800769e:	f7ff fe47 	bl	8007330 <_Bfree>
 80076a2:	4647      	mov	r7, r8
 80076a4:	106d      	asrs	r5, r5, #1
 80076a6:	d00b      	beq.n	80076c0 <__pow5mult+0xa0>
 80076a8:	6820      	ldr	r0, [r4, #0]
 80076aa:	b938      	cbnz	r0, 80076bc <__pow5mult+0x9c>
 80076ac:	4622      	mov	r2, r4
 80076ae:	4621      	mov	r1, r4
 80076b0:	4630      	mov	r0, r6
 80076b2:	f7ff ff0b 	bl	80074cc <__multiply>
 80076b6:	6020      	str	r0, [r4, #0]
 80076b8:	f8c0 9000 	str.w	r9, [r0]
 80076bc:	4604      	mov	r4, r0
 80076be:	e7e4      	b.n	800768a <__pow5mult+0x6a>
 80076c0:	4638      	mov	r0, r7
 80076c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076c6:	bf00      	nop
 80076c8:	08008420 	.word	0x08008420
 80076cc:	080081f1 	.word	0x080081f1
 80076d0:	080082d4 	.word	0x080082d4

080076d4 <__lshift>:
 80076d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d8:	460c      	mov	r4, r1
 80076da:	6849      	ldr	r1, [r1, #4]
 80076dc:	6923      	ldr	r3, [r4, #16]
 80076de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076e2:	68a3      	ldr	r3, [r4, #8]
 80076e4:	4607      	mov	r7, r0
 80076e6:	4691      	mov	r9, r2
 80076e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80076ec:	f108 0601 	add.w	r6, r8, #1
 80076f0:	42b3      	cmp	r3, r6
 80076f2:	db0b      	blt.n	800770c <__lshift+0x38>
 80076f4:	4638      	mov	r0, r7
 80076f6:	f7ff fddb 	bl	80072b0 <_Balloc>
 80076fa:	4605      	mov	r5, r0
 80076fc:	b948      	cbnz	r0, 8007712 <__lshift+0x3e>
 80076fe:	4602      	mov	r2, r0
 8007700:	4b2a      	ldr	r3, [pc, #168]	; (80077ac <__lshift+0xd8>)
 8007702:	482b      	ldr	r0, [pc, #172]	; (80077b0 <__lshift+0xdc>)
 8007704:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007708:	f000 fc0c 	bl	8007f24 <__assert_func>
 800770c:	3101      	adds	r1, #1
 800770e:	005b      	lsls	r3, r3, #1
 8007710:	e7ee      	b.n	80076f0 <__lshift+0x1c>
 8007712:	2300      	movs	r3, #0
 8007714:	f100 0114 	add.w	r1, r0, #20
 8007718:	f100 0210 	add.w	r2, r0, #16
 800771c:	4618      	mov	r0, r3
 800771e:	4553      	cmp	r3, sl
 8007720:	db37      	blt.n	8007792 <__lshift+0xbe>
 8007722:	6920      	ldr	r0, [r4, #16]
 8007724:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007728:	f104 0314 	add.w	r3, r4, #20
 800772c:	f019 091f 	ands.w	r9, r9, #31
 8007730:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007734:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007738:	d02f      	beq.n	800779a <__lshift+0xc6>
 800773a:	f1c9 0e20 	rsb	lr, r9, #32
 800773e:	468a      	mov	sl, r1
 8007740:	f04f 0c00 	mov.w	ip, #0
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	fa02 f209 	lsl.w	r2, r2, r9
 800774a:	ea42 020c 	orr.w	r2, r2, ip
 800774e:	f84a 2b04 	str.w	r2, [sl], #4
 8007752:	f853 2b04 	ldr.w	r2, [r3], #4
 8007756:	4298      	cmp	r0, r3
 8007758:	fa22 fc0e 	lsr.w	ip, r2, lr
 800775c:	d8f2      	bhi.n	8007744 <__lshift+0x70>
 800775e:	1b03      	subs	r3, r0, r4
 8007760:	3b15      	subs	r3, #21
 8007762:	f023 0303 	bic.w	r3, r3, #3
 8007766:	3304      	adds	r3, #4
 8007768:	f104 0215 	add.w	r2, r4, #21
 800776c:	4290      	cmp	r0, r2
 800776e:	bf38      	it	cc
 8007770:	2304      	movcc	r3, #4
 8007772:	f841 c003 	str.w	ip, [r1, r3]
 8007776:	f1bc 0f00 	cmp.w	ip, #0
 800777a:	d001      	beq.n	8007780 <__lshift+0xac>
 800777c:	f108 0602 	add.w	r6, r8, #2
 8007780:	3e01      	subs	r6, #1
 8007782:	4638      	mov	r0, r7
 8007784:	612e      	str	r6, [r5, #16]
 8007786:	4621      	mov	r1, r4
 8007788:	f7ff fdd2 	bl	8007330 <_Bfree>
 800778c:	4628      	mov	r0, r5
 800778e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007792:	f842 0f04 	str.w	r0, [r2, #4]!
 8007796:	3301      	adds	r3, #1
 8007798:	e7c1      	b.n	800771e <__lshift+0x4a>
 800779a:	3904      	subs	r1, #4
 800779c:	f853 2b04 	ldr.w	r2, [r3], #4
 80077a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80077a4:	4298      	cmp	r0, r3
 80077a6:	d8f9      	bhi.n	800779c <__lshift+0xc8>
 80077a8:	e7ea      	b.n	8007780 <__lshift+0xac>
 80077aa:	bf00      	nop
 80077ac:	08008263 	.word	0x08008263
 80077b0:	080082d4 	.word	0x080082d4

080077b4 <__mcmp>:
 80077b4:	b530      	push	{r4, r5, lr}
 80077b6:	6902      	ldr	r2, [r0, #16]
 80077b8:	690c      	ldr	r4, [r1, #16]
 80077ba:	1b12      	subs	r2, r2, r4
 80077bc:	d10e      	bne.n	80077dc <__mcmp+0x28>
 80077be:	f100 0314 	add.w	r3, r0, #20
 80077c2:	3114      	adds	r1, #20
 80077c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80077c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80077cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80077d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80077d4:	42a5      	cmp	r5, r4
 80077d6:	d003      	beq.n	80077e0 <__mcmp+0x2c>
 80077d8:	d305      	bcc.n	80077e6 <__mcmp+0x32>
 80077da:	2201      	movs	r2, #1
 80077dc:	4610      	mov	r0, r2
 80077de:	bd30      	pop	{r4, r5, pc}
 80077e0:	4283      	cmp	r3, r0
 80077e2:	d3f3      	bcc.n	80077cc <__mcmp+0x18>
 80077e4:	e7fa      	b.n	80077dc <__mcmp+0x28>
 80077e6:	f04f 32ff 	mov.w	r2, #4294967295
 80077ea:	e7f7      	b.n	80077dc <__mcmp+0x28>

080077ec <__mdiff>:
 80077ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f0:	460c      	mov	r4, r1
 80077f2:	4606      	mov	r6, r0
 80077f4:	4611      	mov	r1, r2
 80077f6:	4620      	mov	r0, r4
 80077f8:	4690      	mov	r8, r2
 80077fa:	f7ff ffdb 	bl	80077b4 <__mcmp>
 80077fe:	1e05      	subs	r5, r0, #0
 8007800:	d110      	bne.n	8007824 <__mdiff+0x38>
 8007802:	4629      	mov	r1, r5
 8007804:	4630      	mov	r0, r6
 8007806:	f7ff fd53 	bl	80072b0 <_Balloc>
 800780a:	b930      	cbnz	r0, 800781a <__mdiff+0x2e>
 800780c:	4b3a      	ldr	r3, [pc, #232]	; (80078f8 <__mdiff+0x10c>)
 800780e:	4602      	mov	r2, r0
 8007810:	f240 2132 	movw	r1, #562	; 0x232
 8007814:	4839      	ldr	r0, [pc, #228]	; (80078fc <__mdiff+0x110>)
 8007816:	f000 fb85 	bl	8007f24 <__assert_func>
 800781a:	2301      	movs	r3, #1
 800781c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007820:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007824:	bfa4      	itt	ge
 8007826:	4643      	movge	r3, r8
 8007828:	46a0      	movge	r8, r4
 800782a:	4630      	mov	r0, r6
 800782c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007830:	bfa6      	itte	ge
 8007832:	461c      	movge	r4, r3
 8007834:	2500      	movge	r5, #0
 8007836:	2501      	movlt	r5, #1
 8007838:	f7ff fd3a 	bl	80072b0 <_Balloc>
 800783c:	b920      	cbnz	r0, 8007848 <__mdiff+0x5c>
 800783e:	4b2e      	ldr	r3, [pc, #184]	; (80078f8 <__mdiff+0x10c>)
 8007840:	4602      	mov	r2, r0
 8007842:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007846:	e7e5      	b.n	8007814 <__mdiff+0x28>
 8007848:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800784c:	6926      	ldr	r6, [r4, #16]
 800784e:	60c5      	str	r5, [r0, #12]
 8007850:	f104 0914 	add.w	r9, r4, #20
 8007854:	f108 0514 	add.w	r5, r8, #20
 8007858:	f100 0e14 	add.w	lr, r0, #20
 800785c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007860:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007864:	f108 0210 	add.w	r2, r8, #16
 8007868:	46f2      	mov	sl, lr
 800786a:	2100      	movs	r1, #0
 800786c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007870:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007874:	fa1f f883 	uxth.w	r8, r3
 8007878:	fa11 f18b 	uxtah	r1, r1, fp
 800787c:	0c1b      	lsrs	r3, r3, #16
 800787e:	eba1 0808 	sub.w	r8, r1, r8
 8007882:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007886:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800788a:	fa1f f888 	uxth.w	r8, r8
 800788e:	1419      	asrs	r1, r3, #16
 8007890:	454e      	cmp	r6, r9
 8007892:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007896:	f84a 3b04 	str.w	r3, [sl], #4
 800789a:	d8e7      	bhi.n	800786c <__mdiff+0x80>
 800789c:	1b33      	subs	r3, r6, r4
 800789e:	3b15      	subs	r3, #21
 80078a0:	f023 0303 	bic.w	r3, r3, #3
 80078a4:	3304      	adds	r3, #4
 80078a6:	3415      	adds	r4, #21
 80078a8:	42a6      	cmp	r6, r4
 80078aa:	bf38      	it	cc
 80078ac:	2304      	movcc	r3, #4
 80078ae:	441d      	add	r5, r3
 80078b0:	4473      	add	r3, lr
 80078b2:	469e      	mov	lr, r3
 80078b4:	462e      	mov	r6, r5
 80078b6:	4566      	cmp	r6, ip
 80078b8:	d30e      	bcc.n	80078d8 <__mdiff+0xec>
 80078ba:	f10c 0203 	add.w	r2, ip, #3
 80078be:	1b52      	subs	r2, r2, r5
 80078c0:	f022 0203 	bic.w	r2, r2, #3
 80078c4:	3d03      	subs	r5, #3
 80078c6:	45ac      	cmp	ip, r5
 80078c8:	bf38      	it	cc
 80078ca:	2200      	movcc	r2, #0
 80078cc:	441a      	add	r2, r3
 80078ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80078d2:	b17b      	cbz	r3, 80078f4 <__mdiff+0x108>
 80078d4:	6107      	str	r7, [r0, #16]
 80078d6:	e7a3      	b.n	8007820 <__mdiff+0x34>
 80078d8:	f856 8b04 	ldr.w	r8, [r6], #4
 80078dc:	fa11 f288 	uxtah	r2, r1, r8
 80078e0:	1414      	asrs	r4, r2, #16
 80078e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80078e6:	b292      	uxth	r2, r2
 80078e8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80078ec:	f84e 2b04 	str.w	r2, [lr], #4
 80078f0:	1421      	asrs	r1, r4, #16
 80078f2:	e7e0      	b.n	80078b6 <__mdiff+0xca>
 80078f4:	3f01      	subs	r7, #1
 80078f6:	e7ea      	b.n	80078ce <__mdiff+0xe2>
 80078f8:	08008263 	.word	0x08008263
 80078fc:	080082d4 	.word	0x080082d4

08007900 <__d2b>:
 8007900:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007904:	4689      	mov	r9, r1
 8007906:	2101      	movs	r1, #1
 8007908:	ec57 6b10 	vmov	r6, r7, d0
 800790c:	4690      	mov	r8, r2
 800790e:	f7ff fccf 	bl	80072b0 <_Balloc>
 8007912:	4604      	mov	r4, r0
 8007914:	b930      	cbnz	r0, 8007924 <__d2b+0x24>
 8007916:	4602      	mov	r2, r0
 8007918:	4b25      	ldr	r3, [pc, #148]	; (80079b0 <__d2b+0xb0>)
 800791a:	4826      	ldr	r0, [pc, #152]	; (80079b4 <__d2b+0xb4>)
 800791c:	f240 310a 	movw	r1, #778	; 0x30a
 8007920:	f000 fb00 	bl	8007f24 <__assert_func>
 8007924:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007928:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800792c:	bb35      	cbnz	r5, 800797c <__d2b+0x7c>
 800792e:	2e00      	cmp	r6, #0
 8007930:	9301      	str	r3, [sp, #4]
 8007932:	d028      	beq.n	8007986 <__d2b+0x86>
 8007934:	4668      	mov	r0, sp
 8007936:	9600      	str	r6, [sp, #0]
 8007938:	f7ff fd82 	bl	8007440 <__lo0bits>
 800793c:	9900      	ldr	r1, [sp, #0]
 800793e:	b300      	cbz	r0, 8007982 <__d2b+0x82>
 8007940:	9a01      	ldr	r2, [sp, #4]
 8007942:	f1c0 0320 	rsb	r3, r0, #32
 8007946:	fa02 f303 	lsl.w	r3, r2, r3
 800794a:	430b      	orrs	r3, r1
 800794c:	40c2      	lsrs	r2, r0
 800794e:	6163      	str	r3, [r4, #20]
 8007950:	9201      	str	r2, [sp, #4]
 8007952:	9b01      	ldr	r3, [sp, #4]
 8007954:	61a3      	str	r3, [r4, #24]
 8007956:	2b00      	cmp	r3, #0
 8007958:	bf14      	ite	ne
 800795a:	2202      	movne	r2, #2
 800795c:	2201      	moveq	r2, #1
 800795e:	6122      	str	r2, [r4, #16]
 8007960:	b1d5      	cbz	r5, 8007998 <__d2b+0x98>
 8007962:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007966:	4405      	add	r5, r0
 8007968:	f8c9 5000 	str.w	r5, [r9]
 800796c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007970:	f8c8 0000 	str.w	r0, [r8]
 8007974:	4620      	mov	r0, r4
 8007976:	b003      	add	sp, #12
 8007978:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800797c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007980:	e7d5      	b.n	800792e <__d2b+0x2e>
 8007982:	6161      	str	r1, [r4, #20]
 8007984:	e7e5      	b.n	8007952 <__d2b+0x52>
 8007986:	a801      	add	r0, sp, #4
 8007988:	f7ff fd5a 	bl	8007440 <__lo0bits>
 800798c:	9b01      	ldr	r3, [sp, #4]
 800798e:	6163      	str	r3, [r4, #20]
 8007990:	2201      	movs	r2, #1
 8007992:	6122      	str	r2, [r4, #16]
 8007994:	3020      	adds	r0, #32
 8007996:	e7e3      	b.n	8007960 <__d2b+0x60>
 8007998:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800799c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079a0:	f8c9 0000 	str.w	r0, [r9]
 80079a4:	6918      	ldr	r0, [r3, #16]
 80079a6:	f7ff fd2b 	bl	8007400 <__hi0bits>
 80079aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079ae:	e7df      	b.n	8007970 <__d2b+0x70>
 80079b0:	08008263 	.word	0x08008263
 80079b4:	080082d4 	.word	0x080082d4

080079b8 <_calloc_r>:
 80079b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079ba:	fba1 2402 	umull	r2, r4, r1, r2
 80079be:	b94c      	cbnz	r4, 80079d4 <_calloc_r+0x1c>
 80079c0:	4611      	mov	r1, r2
 80079c2:	9201      	str	r2, [sp, #4]
 80079c4:	f000 f87a 	bl	8007abc <_malloc_r>
 80079c8:	9a01      	ldr	r2, [sp, #4]
 80079ca:	4605      	mov	r5, r0
 80079cc:	b930      	cbnz	r0, 80079dc <_calloc_r+0x24>
 80079ce:	4628      	mov	r0, r5
 80079d0:	b003      	add	sp, #12
 80079d2:	bd30      	pop	{r4, r5, pc}
 80079d4:	220c      	movs	r2, #12
 80079d6:	6002      	str	r2, [r0, #0]
 80079d8:	2500      	movs	r5, #0
 80079da:	e7f8      	b.n	80079ce <_calloc_r+0x16>
 80079dc:	4621      	mov	r1, r4
 80079de:	f7fd fd25 	bl	800542c <memset>
 80079e2:	e7f4      	b.n	80079ce <_calloc_r+0x16>

080079e4 <_free_r>:
 80079e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079e6:	2900      	cmp	r1, #0
 80079e8:	d044      	beq.n	8007a74 <_free_r+0x90>
 80079ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079ee:	9001      	str	r0, [sp, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	f1a1 0404 	sub.w	r4, r1, #4
 80079f6:	bfb8      	it	lt
 80079f8:	18e4      	addlt	r4, r4, r3
 80079fa:	f000 fb19 	bl	8008030 <__malloc_lock>
 80079fe:	4a1e      	ldr	r2, [pc, #120]	; (8007a78 <_free_r+0x94>)
 8007a00:	9801      	ldr	r0, [sp, #4]
 8007a02:	6813      	ldr	r3, [r2, #0]
 8007a04:	b933      	cbnz	r3, 8007a14 <_free_r+0x30>
 8007a06:	6063      	str	r3, [r4, #4]
 8007a08:	6014      	str	r4, [r2, #0]
 8007a0a:	b003      	add	sp, #12
 8007a0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a10:	f000 bb14 	b.w	800803c <__malloc_unlock>
 8007a14:	42a3      	cmp	r3, r4
 8007a16:	d908      	bls.n	8007a2a <_free_r+0x46>
 8007a18:	6825      	ldr	r5, [r4, #0]
 8007a1a:	1961      	adds	r1, r4, r5
 8007a1c:	428b      	cmp	r3, r1
 8007a1e:	bf01      	itttt	eq
 8007a20:	6819      	ldreq	r1, [r3, #0]
 8007a22:	685b      	ldreq	r3, [r3, #4]
 8007a24:	1949      	addeq	r1, r1, r5
 8007a26:	6021      	streq	r1, [r4, #0]
 8007a28:	e7ed      	b.n	8007a06 <_free_r+0x22>
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	b10b      	cbz	r3, 8007a34 <_free_r+0x50>
 8007a30:	42a3      	cmp	r3, r4
 8007a32:	d9fa      	bls.n	8007a2a <_free_r+0x46>
 8007a34:	6811      	ldr	r1, [r2, #0]
 8007a36:	1855      	adds	r5, r2, r1
 8007a38:	42a5      	cmp	r5, r4
 8007a3a:	d10b      	bne.n	8007a54 <_free_r+0x70>
 8007a3c:	6824      	ldr	r4, [r4, #0]
 8007a3e:	4421      	add	r1, r4
 8007a40:	1854      	adds	r4, r2, r1
 8007a42:	42a3      	cmp	r3, r4
 8007a44:	6011      	str	r1, [r2, #0]
 8007a46:	d1e0      	bne.n	8007a0a <_free_r+0x26>
 8007a48:	681c      	ldr	r4, [r3, #0]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	6053      	str	r3, [r2, #4]
 8007a4e:	4421      	add	r1, r4
 8007a50:	6011      	str	r1, [r2, #0]
 8007a52:	e7da      	b.n	8007a0a <_free_r+0x26>
 8007a54:	d902      	bls.n	8007a5c <_free_r+0x78>
 8007a56:	230c      	movs	r3, #12
 8007a58:	6003      	str	r3, [r0, #0]
 8007a5a:	e7d6      	b.n	8007a0a <_free_r+0x26>
 8007a5c:	6825      	ldr	r5, [r4, #0]
 8007a5e:	1961      	adds	r1, r4, r5
 8007a60:	428b      	cmp	r3, r1
 8007a62:	bf04      	itt	eq
 8007a64:	6819      	ldreq	r1, [r3, #0]
 8007a66:	685b      	ldreq	r3, [r3, #4]
 8007a68:	6063      	str	r3, [r4, #4]
 8007a6a:	bf04      	itt	eq
 8007a6c:	1949      	addeq	r1, r1, r5
 8007a6e:	6021      	streq	r1, [r4, #0]
 8007a70:	6054      	str	r4, [r2, #4]
 8007a72:	e7ca      	b.n	8007a0a <_free_r+0x26>
 8007a74:	b003      	add	sp, #12
 8007a76:	bd30      	pop	{r4, r5, pc}
 8007a78:	200003b4 	.word	0x200003b4

08007a7c <sbrk_aligned>:
 8007a7c:	b570      	push	{r4, r5, r6, lr}
 8007a7e:	4e0e      	ldr	r6, [pc, #56]	; (8007ab8 <sbrk_aligned+0x3c>)
 8007a80:	460c      	mov	r4, r1
 8007a82:	6831      	ldr	r1, [r6, #0]
 8007a84:	4605      	mov	r5, r0
 8007a86:	b911      	cbnz	r1, 8007a8e <sbrk_aligned+0x12>
 8007a88:	f000 f9e6 	bl	8007e58 <_sbrk_r>
 8007a8c:	6030      	str	r0, [r6, #0]
 8007a8e:	4621      	mov	r1, r4
 8007a90:	4628      	mov	r0, r5
 8007a92:	f000 f9e1 	bl	8007e58 <_sbrk_r>
 8007a96:	1c43      	adds	r3, r0, #1
 8007a98:	d00a      	beq.n	8007ab0 <sbrk_aligned+0x34>
 8007a9a:	1cc4      	adds	r4, r0, #3
 8007a9c:	f024 0403 	bic.w	r4, r4, #3
 8007aa0:	42a0      	cmp	r0, r4
 8007aa2:	d007      	beq.n	8007ab4 <sbrk_aligned+0x38>
 8007aa4:	1a21      	subs	r1, r4, r0
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	f000 f9d6 	bl	8007e58 <_sbrk_r>
 8007aac:	3001      	adds	r0, #1
 8007aae:	d101      	bne.n	8007ab4 <sbrk_aligned+0x38>
 8007ab0:	f04f 34ff 	mov.w	r4, #4294967295
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	bd70      	pop	{r4, r5, r6, pc}
 8007ab8:	200003b8 	.word	0x200003b8

08007abc <_malloc_r>:
 8007abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ac0:	1ccd      	adds	r5, r1, #3
 8007ac2:	f025 0503 	bic.w	r5, r5, #3
 8007ac6:	3508      	adds	r5, #8
 8007ac8:	2d0c      	cmp	r5, #12
 8007aca:	bf38      	it	cc
 8007acc:	250c      	movcc	r5, #12
 8007ace:	2d00      	cmp	r5, #0
 8007ad0:	4607      	mov	r7, r0
 8007ad2:	db01      	blt.n	8007ad8 <_malloc_r+0x1c>
 8007ad4:	42a9      	cmp	r1, r5
 8007ad6:	d905      	bls.n	8007ae4 <_malloc_r+0x28>
 8007ad8:	230c      	movs	r3, #12
 8007ada:	603b      	str	r3, [r7, #0]
 8007adc:	2600      	movs	r6, #0
 8007ade:	4630      	mov	r0, r6
 8007ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ae4:	4e2e      	ldr	r6, [pc, #184]	; (8007ba0 <_malloc_r+0xe4>)
 8007ae6:	f000 faa3 	bl	8008030 <__malloc_lock>
 8007aea:	6833      	ldr	r3, [r6, #0]
 8007aec:	461c      	mov	r4, r3
 8007aee:	bb34      	cbnz	r4, 8007b3e <_malloc_r+0x82>
 8007af0:	4629      	mov	r1, r5
 8007af2:	4638      	mov	r0, r7
 8007af4:	f7ff ffc2 	bl	8007a7c <sbrk_aligned>
 8007af8:	1c43      	adds	r3, r0, #1
 8007afa:	4604      	mov	r4, r0
 8007afc:	d14d      	bne.n	8007b9a <_malloc_r+0xde>
 8007afe:	6834      	ldr	r4, [r6, #0]
 8007b00:	4626      	mov	r6, r4
 8007b02:	2e00      	cmp	r6, #0
 8007b04:	d140      	bne.n	8007b88 <_malloc_r+0xcc>
 8007b06:	6823      	ldr	r3, [r4, #0]
 8007b08:	4631      	mov	r1, r6
 8007b0a:	4638      	mov	r0, r7
 8007b0c:	eb04 0803 	add.w	r8, r4, r3
 8007b10:	f000 f9a2 	bl	8007e58 <_sbrk_r>
 8007b14:	4580      	cmp	r8, r0
 8007b16:	d13a      	bne.n	8007b8e <_malloc_r+0xd2>
 8007b18:	6821      	ldr	r1, [r4, #0]
 8007b1a:	3503      	adds	r5, #3
 8007b1c:	1a6d      	subs	r5, r5, r1
 8007b1e:	f025 0503 	bic.w	r5, r5, #3
 8007b22:	3508      	adds	r5, #8
 8007b24:	2d0c      	cmp	r5, #12
 8007b26:	bf38      	it	cc
 8007b28:	250c      	movcc	r5, #12
 8007b2a:	4629      	mov	r1, r5
 8007b2c:	4638      	mov	r0, r7
 8007b2e:	f7ff ffa5 	bl	8007a7c <sbrk_aligned>
 8007b32:	3001      	adds	r0, #1
 8007b34:	d02b      	beq.n	8007b8e <_malloc_r+0xd2>
 8007b36:	6823      	ldr	r3, [r4, #0]
 8007b38:	442b      	add	r3, r5
 8007b3a:	6023      	str	r3, [r4, #0]
 8007b3c:	e00e      	b.n	8007b5c <_malloc_r+0xa0>
 8007b3e:	6822      	ldr	r2, [r4, #0]
 8007b40:	1b52      	subs	r2, r2, r5
 8007b42:	d41e      	bmi.n	8007b82 <_malloc_r+0xc6>
 8007b44:	2a0b      	cmp	r2, #11
 8007b46:	d916      	bls.n	8007b76 <_malloc_r+0xba>
 8007b48:	1961      	adds	r1, r4, r5
 8007b4a:	42a3      	cmp	r3, r4
 8007b4c:	6025      	str	r5, [r4, #0]
 8007b4e:	bf18      	it	ne
 8007b50:	6059      	strne	r1, [r3, #4]
 8007b52:	6863      	ldr	r3, [r4, #4]
 8007b54:	bf08      	it	eq
 8007b56:	6031      	streq	r1, [r6, #0]
 8007b58:	5162      	str	r2, [r4, r5]
 8007b5a:	604b      	str	r3, [r1, #4]
 8007b5c:	4638      	mov	r0, r7
 8007b5e:	f104 060b 	add.w	r6, r4, #11
 8007b62:	f000 fa6b 	bl	800803c <__malloc_unlock>
 8007b66:	f026 0607 	bic.w	r6, r6, #7
 8007b6a:	1d23      	adds	r3, r4, #4
 8007b6c:	1af2      	subs	r2, r6, r3
 8007b6e:	d0b6      	beq.n	8007ade <_malloc_r+0x22>
 8007b70:	1b9b      	subs	r3, r3, r6
 8007b72:	50a3      	str	r3, [r4, r2]
 8007b74:	e7b3      	b.n	8007ade <_malloc_r+0x22>
 8007b76:	6862      	ldr	r2, [r4, #4]
 8007b78:	42a3      	cmp	r3, r4
 8007b7a:	bf0c      	ite	eq
 8007b7c:	6032      	streq	r2, [r6, #0]
 8007b7e:	605a      	strne	r2, [r3, #4]
 8007b80:	e7ec      	b.n	8007b5c <_malloc_r+0xa0>
 8007b82:	4623      	mov	r3, r4
 8007b84:	6864      	ldr	r4, [r4, #4]
 8007b86:	e7b2      	b.n	8007aee <_malloc_r+0x32>
 8007b88:	4634      	mov	r4, r6
 8007b8a:	6876      	ldr	r6, [r6, #4]
 8007b8c:	e7b9      	b.n	8007b02 <_malloc_r+0x46>
 8007b8e:	230c      	movs	r3, #12
 8007b90:	603b      	str	r3, [r7, #0]
 8007b92:	4638      	mov	r0, r7
 8007b94:	f000 fa52 	bl	800803c <__malloc_unlock>
 8007b98:	e7a1      	b.n	8007ade <_malloc_r+0x22>
 8007b9a:	6025      	str	r5, [r4, #0]
 8007b9c:	e7de      	b.n	8007b5c <_malloc_r+0xa0>
 8007b9e:	bf00      	nop
 8007ba0:	200003b4 	.word	0x200003b4

08007ba4 <__sfputc_r>:
 8007ba4:	6893      	ldr	r3, [r2, #8]
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	b410      	push	{r4}
 8007bac:	6093      	str	r3, [r2, #8]
 8007bae:	da08      	bge.n	8007bc2 <__sfputc_r+0x1e>
 8007bb0:	6994      	ldr	r4, [r2, #24]
 8007bb2:	42a3      	cmp	r3, r4
 8007bb4:	db01      	blt.n	8007bba <__sfputc_r+0x16>
 8007bb6:	290a      	cmp	r1, #10
 8007bb8:	d103      	bne.n	8007bc2 <__sfputc_r+0x1e>
 8007bba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bbe:	f7fe ba03 	b.w	8005fc8 <__swbuf_r>
 8007bc2:	6813      	ldr	r3, [r2, #0]
 8007bc4:	1c58      	adds	r0, r3, #1
 8007bc6:	6010      	str	r0, [r2, #0]
 8007bc8:	7019      	strb	r1, [r3, #0]
 8007bca:	4608      	mov	r0, r1
 8007bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <__sfputs_r>:
 8007bd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bd4:	4606      	mov	r6, r0
 8007bd6:	460f      	mov	r7, r1
 8007bd8:	4614      	mov	r4, r2
 8007bda:	18d5      	adds	r5, r2, r3
 8007bdc:	42ac      	cmp	r4, r5
 8007bde:	d101      	bne.n	8007be4 <__sfputs_r+0x12>
 8007be0:	2000      	movs	r0, #0
 8007be2:	e007      	b.n	8007bf4 <__sfputs_r+0x22>
 8007be4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007be8:	463a      	mov	r2, r7
 8007bea:	4630      	mov	r0, r6
 8007bec:	f7ff ffda 	bl	8007ba4 <__sfputc_r>
 8007bf0:	1c43      	adds	r3, r0, #1
 8007bf2:	d1f3      	bne.n	8007bdc <__sfputs_r+0xa>
 8007bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007bf8 <_vfiprintf_r>:
 8007bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bfc:	460d      	mov	r5, r1
 8007bfe:	b09d      	sub	sp, #116	; 0x74
 8007c00:	4614      	mov	r4, r2
 8007c02:	4698      	mov	r8, r3
 8007c04:	4606      	mov	r6, r0
 8007c06:	b118      	cbz	r0, 8007c10 <_vfiprintf_r+0x18>
 8007c08:	6983      	ldr	r3, [r0, #24]
 8007c0a:	b90b      	cbnz	r3, 8007c10 <_vfiprintf_r+0x18>
 8007c0c:	f7ff fa30 	bl	8007070 <__sinit>
 8007c10:	4b89      	ldr	r3, [pc, #548]	; (8007e38 <_vfiprintf_r+0x240>)
 8007c12:	429d      	cmp	r5, r3
 8007c14:	d11b      	bne.n	8007c4e <_vfiprintf_r+0x56>
 8007c16:	6875      	ldr	r5, [r6, #4]
 8007c18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c1a:	07d9      	lsls	r1, r3, #31
 8007c1c:	d405      	bmi.n	8007c2a <_vfiprintf_r+0x32>
 8007c1e:	89ab      	ldrh	r3, [r5, #12]
 8007c20:	059a      	lsls	r2, r3, #22
 8007c22:	d402      	bmi.n	8007c2a <_vfiprintf_r+0x32>
 8007c24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c26:	f7ff fac6 	bl	80071b6 <__retarget_lock_acquire_recursive>
 8007c2a:	89ab      	ldrh	r3, [r5, #12]
 8007c2c:	071b      	lsls	r3, r3, #28
 8007c2e:	d501      	bpl.n	8007c34 <_vfiprintf_r+0x3c>
 8007c30:	692b      	ldr	r3, [r5, #16]
 8007c32:	b9eb      	cbnz	r3, 8007c70 <_vfiprintf_r+0x78>
 8007c34:	4629      	mov	r1, r5
 8007c36:	4630      	mov	r0, r6
 8007c38:	f7fe fa18 	bl	800606c <__swsetup_r>
 8007c3c:	b1c0      	cbz	r0, 8007c70 <_vfiprintf_r+0x78>
 8007c3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c40:	07dc      	lsls	r4, r3, #31
 8007c42:	d50e      	bpl.n	8007c62 <_vfiprintf_r+0x6a>
 8007c44:	f04f 30ff 	mov.w	r0, #4294967295
 8007c48:	b01d      	add	sp, #116	; 0x74
 8007c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c4e:	4b7b      	ldr	r3, [pc, #492]	; (8007e3c <_vfiprintf_r+0x244>)
 8007c50:	429d      	cmp	r5, r3
 8007c52:	d101      	bne.n	8007c58 <_vfiprintf_r+0x60>
 8007c54:	68b5      	ldr	r5, [r6, #8]
 8007c56:	e7df      	b.n	8007c18 <_vfiprintf_r+0x20>
 8007c58:	4b79      	ldr	r3, [pc, #484]	; (8007e40 <_vfiprintf_r+0x248>)
 8007c5a:	429d      	cmp	r5, r3
 8007c5c:	bf08      	it	eq
 8007c5e:	68f5      	ldreq	r5, [r6, #12]
 8007c60:	e7da      	b.n	8007c18 <_vfiprintf_r+0x20>
 8007c62:	89ab      	ldrh	r3, [r5, #12]
 8007c64:	0598      	lsls	r0, r3, #22
 8007c66:	d4ed      	bmi.n	8007c44 <_vfiprintf_r+0x4c>
 8007c68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c6a:	f7ff faa5 	bl	80071b8 <__retarget_lock_release_recursive>
 8007c6e:	e7e9      	b.n	8007c44 <_vfiprintf_r+0x4c>
 8007c70:	2300      	movs	r3, #0
 8007c72:	9309      	str	r3, [sp, #36]	; 0x24
 8007c74:	2320      	movs	r3, #32
 8007c76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c7e:	2330      	movs	r3, #48	; 0x30
 8007c80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e44 <_vfiprintf_r+0x24c>
 8007c84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c88:	f04f 0901 	mov.w	r9, #1
 8007c8c:	4623      	mov	r3, r4
 8007c8e:	469a      	mov	sl, r3
 8007c90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c94:	b10a      	cbz	r2, 8007c9a <_vfiprintf_r+0xa2>
 8007c96:	2a25      	cmp	r2, #37	; 0x25
 8007c98:	d1f9      	bne.n	8007c8e <_vfiprintf_r+0x96>
 8007c9a:	ebba 0b04 	subs.w	fp, sl, r4
 8007c9e:	d00b      	beq.n	8007cb8 <_vfiprintf_r+0xc0>
 8007ca0:	465b      	mov	r3, fp
 8007ca2:	4622      	mov	r2, r4
 8007ca4:	4629      	mov	r1, r5
 8007ca6:	4630      	mov	r0, r6
 8007ca8:	f7ff ff93 	bl	8007bd2 <__sfputs_r>
 8007cac:	3001      	adds	r0, #1
 8007cae:	f000 80aa 	beq.w	8007e06 <_vfiprintf_r+0x20e>
 8007cb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cb4:	445a      	add	r2, fp
 8007cb6:	9209      	str	r2, [sp, #36]	; 0x24
 8007cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 80a2 	beq.w	8007e06 <_vfiprintf_r+0x20e>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007cc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ccc:	f10a 0a01 	add.w	sl, sl, #1
 8007cd0:	9304      	str	r3, [sp, #16]
 8007cd2:	9307      	str	r3, [sp, #28]
 8007cd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cd8:	931a      	str	r3, [sp, #104]	; 0x68
 8007cda:	4654      	mov	r4, sl
 8007cdc:	2205      	movs	r2, #5
 8007cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce2:	4858      	ldr	r0, [pc, #352]	; (8007e44 <_vfiprintf_r+0x24c>)
 8007ce4:	f7f8 faa4 	bl	8000230 <memchr>
 8007ce8:	9a04      	ldr	r2, [sp, #16]
 8007cea:	b9d8      	cbnz	r0, 8007d24 <_vfiprintf_r+0x12c>
 8007cec:	06d1      	lsls	r1, r2, #27
 8007cee:	bf44      	itt	mi
 8007cf0:	2320      	movmi	r3, #32
 8007cf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cf6:	0713      	lsls	r3, r2, #28
 8007cf8:	bf44      	itt	mi
 8007cfa:	232b      	movmi	r3, #43	; 0x2b
 8007cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d00:	f89a 3000 	ldrb.w	r3, [sl]
 8007d04:	2b2a      	cmp	r3, #42	; 0x2a
 8007d06:	d015      	beq.n	8007d34 <_vfiprintf_r+0x13c>
 8007d08:	9a07      	ldr	r2, [sp, #28]
 8007d0a:	4654      	mov	r4, sl
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	f04f 0c0a 	mov.w	ip, #10
 8007d12:	4621      	mov	r1, r4
 8007d14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d18:	3b30      	subs	r3, #48	; 0x30
 8007d1a:	2b09      	cmp	r3, #9
 8007d1c:	d94e      	bls.n	8007dbc <_vfiprintf_r+0x1c4>
 8007d1e:	b1b0      	cbz	r0, 8007d4e <_vfiprintf_r+0x156>
 8007d20:	9207      	str	r2, [sp, #28]
 8007d22:	e014      	b.n	8007d4e <_vfiprintf_r+0x156>
 8007d24:	eba0 0308 	sub.w	r3, r0, r8
 8007d28:	fa09 f303 	lsl.w	r3, r9, r3
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	9304      	str	r3, [sp, #16]
 8007d30:	46a2      	mov	sl, r4
 8007d32:	e7d2      	b.n	8007cda <_vfiprintf_r+0xe2>
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	1d19      	adds	r1, r3, #4
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	9103      	str	r1, [sp, #12]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	bfbb      	ittet	lt
 8007d40:	425b      	neglt	r3, r3
 8007d42:	f042 0202 	orrlt.w	r2, r2, #2
 8007d46:	9307      	strge	r3, [sp, #28]
 8007d48:	9307      	strlt	r3, [sp, #28]
 8007d4a:	bfb8      	it	lt
 8007d4c:	9204      	strlt	r2, [sp, #16]
 8007d4e:	7823      	ldrb	r3, [r4, #0]
 8007d50:	2b2e      	cmp	r3, #46	; 0x2e
 8007d52:	d10c      	bne.n	8007d6e <_vfiprintf_r+0x176>
 8007d54:	7863      	ldrb	r3, [r4, #1]
 8007d56:	2b2a      	cmp	r3, #42	; 0x2a
 8007d58:	d135      	bne.n	8007dc6 <_vfiprintf_r+0x1ce>
 8007d5a:	9b03      	ldr	r3, [sp, #12]
 8007d5c:	1d1a      	adds	r2, r3, #4
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	9203      	str	r2, [sp, #12]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	bfb8      	it	lt
 8007d66:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d6a:	3402      	adds	r4, #2
 8007d6c:	9305      	str	r3, [sp, #20]
 8007d6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e54 <_vfiprintf_r+0x25c>
 8007d72:	7821      	ldrb	r1, [r4, #0]
 8007d74:	2203      	movs	r2, #3
 8007d76:	4650      	mov	r0, sl
 8007d78:	f7f8 fa5a 	bl	8000230 <memchr>
 8007d7c:	b140      	cbz	r0, 8007d90 <_vfiprintf_r+0x198>
 8007d7e:	2340      	movs	r3, #64	; 0x40
 8007d80:	eba0 000a 	sub.w	r0, r0, sl
 8007d84:	fa03 f000 	lsl.w	r0, r3, r0
 8007d88:	9b04      	ldr	r3, [sp, #16]
 8007d8a:	4303      	orrs	r3, r0
 8007d8c:	3401      	adds	r4, #1
 8007d8e:	9304      	str	r3, [sp, #16]
 8007d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d94:	482c      	ldr	r0, [pc, #176]	; (8007e48 <_vfiprintf_r+0x250>)
 8007d96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d9a:	2206      	movs	r2, #6
 8007d9c:	f7f8 fa48 	bl	8000230 <memchr>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	d03f      	beq.n	8007e24 <_vfiprintf_r+0x22c>
 8007da4:	4b29      	ldr	r3, [pc, #164]	; (8007e4c <_vfiprintf_r+0x254>)
 8007da6:	bb1b      	cbnz	r3, 8007df0 <_vfiprintf_r+0x1f8>
 8007da8:	9b03      	ldr	r3, [sp, #12]
 8007daa:	3307      	adds	r3, #7
 8007dac:	f023 0307 	bic.w	r3, r3, #7
 8007db0:	3308      	adds	r3, #8
 8007db2:	9303      	str	r3, [sp, #12]
 8007db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db6:	443b      	add	r3, r7
 8007db8:	9309      	str	r3, [sp, #36]	; 0x24
 8007dba:	e767      	b.n	8007c8c <_vfiprintf_r+0x94>
 8007dbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	2001      	movs	r0, #1
 8007dc4:	e7a5      	b.n	8007d12 <_vfiprintf_r+0x11a>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	3401      	adds	r4, #1
 8007dca:	9305      	str	r3, [sp, #20]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	f04f 0c0a 	mov.w	ip, #10
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dd8:	3a30      	subs	r2, #48	; 0x30
 8007dda:	2a09      	cmp	r2, #9
 8007ddc:	d903      	bls.n	8007de6 <_vfiprintf_r+0x1ee>
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d0c5      	beq.n	8007d6e <_vfiprintf_r+0x176>
 8007de2:	9105      	str	r1, [sp, #20]
 8007de4:	e7c3      	b.n	8007d6e <_vfiprintf_r+0x176>
 8007de6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dea:	4604      	mov	r4, r0
 8007dec:	2301      	movs	r3, #1
 8007dee:	e7f0      	b.n	8007dd2 <_vfiprintf_r+0x1da>
 8007df0:	ab03      	add	r3, sp, #12
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	462a      	mov	r2, r5
 8007df6:	4b16      	ldr	r3, [pc, #88]	; (8007e50 <_vfiprintf_r+0x258>)
 8007df8:	a904      	add	r1, sp, #16
 8007dfa:	4630      	mov	r0, r6
 8007dfc:	f7fd fbbe 	bl	800557c <_printf_float>
 8007e00:	4607      	mov	r7, r0
 8007e02:	1c78      	adds	r0, r7, #1
 8007e04:	d1d6      	bne.n	8007db4 <_vfiprintf_r+0x1bc>
 8007e06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e08:	07d9      	lsls	r1, r3, #31
 8007e0a:	d405      	bmi.n	8007e18 <_vfiprintf_r+0x220>
 8007e0c:	89ab      	ldrh	r3, [r5, #12]
 8007e0e:	059a      	lsls	r2, r3, #22
 8007e10:	d402      	bmi.n	8007e18 <_vfiprintf_r+0x220>
 8007e12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e14:	f7ff f9d0 	bl	80071b8 <__retarget_lock_release_recursive>
 8007e18:	89ab      	ldrh	r3, [r5, #12]
 8007e1a:	065b      	lsls	r3, r3, #25
 8007e1c:	f53f af12 	bmi.w	8007c44 <_vfiprintf_r+0x4c>
 8007e20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e22:	e711      	b.n	8007c48 <_vfiprintf_r+0x50>
 8007e24:	ab03      	add	r3, sp, #12
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	462a      	mov	r2, r5
 8007e2a:	4b09      	ldr	r3, [pc, #36]	; (8007e50 <_vfiprintf_r+0x258>)
 8007e2c:	a904      	add	r1, sp, #16
 8007e2e:	4630      	mov	r0, r6
 8007e30:	f7fd fe48 	bl	8005ac4 <_printf_i>
 8007e34:	e7e4      	b.n	8007e00 <_vfiprintf_r+0x208>
 8007e36:	bf00      	nop
 8007e38:	08008294 	.word	0x08008294
 8007e3c:	080082b4 	.word	0x080082b4
 8007e40:	08008274 	.word	0x08008274
 8007e44:	0800842c 	.word	0x0800842c
 8007e48:	08008436 	.word	0x08008436
 8007e4c:	0800557d 	.word	0x0800557d
 8007e50:	08007bd3 	.word	0x08007bd3
 8007e54:	08008432 	.word	0x08008432

08007e58 <_sbrk_r>:
 8007e58:	b538      	push	{r3, r4, r5, lr}
 8007e5a:	4d06      	ldr	r5, [pc, #24]	; (8007e74 <_sbrk_r+0x1c>)
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	4604      	mov	r4, r0
 8007e60:	4608      	mov	r0, r1
 8007e62:	602b      	str	r3, [r5, #0]
 8007e64:	f7f9 fe64 	bl	8001b30 <_sbrk>
 8007e68:	1c43      	adds	r3, r0, #1
 8007e6a:	d102      	bne.n	8007e72 <_sbrk_r+0x1a>
 8007e6c:	682b      	ldr	r3, [r5, #0]
 8007e6e:	b103      	cbz	r3, 8007e72 <_sbrk_r+0x1a>
 8007e70:	6023      	str	r3, [r4, #0]
 8007e72:	bd38      	pop	{r3, r4, r5, pc}
 8007e74:	200003bc 	.word	0x200003bc

08007e78 <__sread>:
 8007e78:	b510      	push	{r4, lr}
 8007e7a:	460c      	mov	r4, r1
 8007e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e80:	f000 f8e2 	bl	8008048 <_read_r>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	bfab      	itete	ge
 8007e88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8007e8c:	181b      	addge	r3, r3, r0
 8007e8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007e92:	bfac      	ite	ge
 8007e94:	6563      	strge	r3, [r4, #84]	; 0x54
 8007e96:	81a3      	strhlt	r3, [r4, #12]
 8007e98:	bd10      	pop	{r4, pc}

08007e9a <__swrite>:
 8007e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e9e:	461f      	mov	r7, r3
 8007ea0:	898b      	ldrh	r3, [r1, #12]
 8007ea2:	05db      	lsls	r3, r3, #23
 8007ea4:	4605      	mov	r5, r0
 8007ea6:	460c      	mov	r4, r1
 8007ea8:	4616      	mov	r6, r2
 8007eaa:	d505      	bpl.n	8007eb8 <__swrite+0x1e>
 8007eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb0:	2302      	movs	r3, #2
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f000 f898 	bl	8007fe8 <_lseek_r>
 8007eb8:	89a3      	ldrh	r3, [r4, #12]
 8007eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ebe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ec2:	81a3      	strh	r3, [r4, #12]
 8007ec4:	4632      	mov	r2, r6
 8007ec6:	463b      	mov	r3, r7
 8007ec8:	4628      	mov	r0, r5
 8007eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ece:	f000 b817 	b.w	8007f00 <_write_r>

08007ed2 <__sseek>:
 8007ed2:	b510      	push	{r4, lr}
 8007ed4:	460c      	mov	r4, r1
 8007ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eda:	f000 f885 	bl	8007fe8 <_lseek_r>
 8007ede:	1c43      	adds	r3, r0, #1
 8007ee0:	89a3      	ldrh	r3, [r4, #12]
 8007ee2:	bf15      	itete	ne
 8007ee4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ee6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007eea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007eee:	81a3      	strheq	r3, [r4, #12]
 8007ef0:	bf18      	it	ne
 8007ef2:	81a3      	strhne	r3, [r4, #12]
 8007ef4:	bd10      	pop	{r4, pc}

08007ef6 <__sclose>:
 8007ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007efa:	f000 b831 	b.w	8007f60 <_close_r>
	...

08007f00 <_write_r>:
 8007f00:	b538      	push	{r3, r4, r5, lr}
 8007f02:	4d07      	ldr	r5, [pc, #28]	; (8007f20 <_write_r+0x20>)
 8007f04:	4604      	mov	r4, r0
 8007f06:	4608      	mov	r0, r1
 8007f08:	4611      	mov	r1, r2
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	602a      	str	r2, [r5, #0]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	f7f9 fdbd 	bl	8001a8e <_write>
 8007f14:	1c43      	adds	r3, r0, #1
 8007f16:	d102      	bne.n	8007f1e <_write_r+0x1e>
 8007f18:	682b      	ldr	r3, [r5, #0]
 8007f1a:	b103      	cbz	r3, 8007f1e <_write_r+0x1e>
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	bd38      	pop	{r3, r4, r5, pc}
 8007f20:	200003bc 	.word	0x200003bc

08007f24 <__assert_func>:
 8007f24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f26:	4614      	mov	r4, r2
 8007f28:	461a      	mov	r2, r3
 8007f2a:	4b09      	ldr	r3, [pc, #36]	; (8007f50 <__assert_func+0x2c>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4605      	mov	r5, r0
 8007f30:	68d8      	ldr	r0, [r3, #12]
 8007f32:	b14c      	cbz	r4, 8007f48 <__assert_func+0x24>
 8007f34:	4b07      	ldr	r3, [pc, #28]	; (8007f54 <__assert_func+0x30>)
 8007f36:	9100      	str	r1, [sp, #0]
 8007f38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f3c:	4906      	ldr	r1, [pc, #24]	; (8007f58 <__assert_func+0x34>)
 8007f3e:	462b      	mov	r3, r5
 8007f40:	f000 f81e 	bl	8007f80 <fiprintf>
 8007f44:	f000 f89f 	bl	8008086 <abort>
 8007f48:	4b04      	ldr	r3, [pc, #16]	; (8007f5c <__assert_func+0x38>)
 8007f4a:	461c      	mov	r4, r3
 8007f4c:	e7f3      	b.n	8007f36 <__assert_func+0x12>
 8007f4e:	bf00      	nop
 8007f50:	20000024 	.word	0x20000024
 8007f54:	0800843d 	.word	0x0800843d
 8007f58:	0800844a 	.word	0x0800844a
 8007f5c:	08008478 	.word	0x08008478

08007f60 <_close_r>:
 8007f60:	b538      	push	{r3, r4, r5, lr}
 8007f62:	4d06      	ldr	r5, [pc, #24]	; (8007f7c <_close_r+0x1c>)
 8007f64:	2300      	movs	r3, #0
 8007f66:	4604      	mov	r4, r0
 8007f68:	4608      	mov	r0, r1
 8007f6a:	602b      	str	r3, [r5, #0]
 8007f6c:	f7f9 fdab 	bl	8001ac6 <_close>
 8007f70:	1c43      	adds	r3, r0, #1
 8007f72:	d102      	bne.n	8007f7a <_close_r+0x1a>
 8007f74:	682b      	ldr	r3, [r5, #0]
 8007f76:	b103      	cbz	r3, 8007f7a <_close_r+0x1a>
 8007f78:	6023      	str	r3, [r4, #0]
 8007f7a:	bd38      	pop	{r3, r4, r5, pc}
 8007f7c:	200003bc 	.word	0x200003bc

08007f80 <fiprintf>:
 8007f80:	b40e      	push	{r1, r2, r3}
 8007f82:	b503      	push	{r0, r1, lr}
 8007f84:	4601      	mov	r1, r0
 8007f86:	ab03      	add	r3, sp, #12
 8007f88:	4805      	ldr	r0, [pc, #20]	; (8007fa0 <fiprintf+0x20>)
 8007f8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f8e:	6800      	ldr	r0, [r0, #0]
 8007f90:	9301      	str	r3, [sp, #4]
 8007f92:	f7ff fe31 	bl	8007bf8 <_vfiprintf_r>
 8007f96:	b002      	add	sp, #8
 8007f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f9c:	b003      	add	sp, #12
 8007f9e:	4770      	bx	lr
 8007fa0:	20000024 	.word	0x20000024

08007fa4 <_fstat_r>:
 8007fa4:	b538      	push	{r3, r4, r5, lr}
 8007fa6:	4d07      	ldr	r5, [pc, #28]	; (8007fc4 <_fstat_r+0x20>)
 8007fa8:	2300      	movs	r3, #0
 8007faa:	4604      	mov	r4, r0
 8007fac:	4608      	mov	r0, r1
 8007fae:	4611      	mov	r1, r2
 8007fb0:	602b      	str	r3, [r5, #0]
 8007fb2:	f7f9 fd94 	bl	8001ade <_fstat>
 8007fb6:	1c43      	adds	r3, r0, #1
 8007fb8:	d102      	bne.n	8007fc0 <_fstat_r+0x1c>
 8007fba:	682b      	ldr	r3, [r5, #0]
 8007fbc:	b103      	cbz	r3, 8007fc0 <_fstat_r+0x1c>
 8007fbe:	6023      	str	r3, [r4, #0]
 8007fc0:	bd38      	pop	{r3, r4, r5, pc}
 8007fc2:	bf00      	nop
 8007fc4:	200003bc 	.word	0x200003bc

08007fc8 <_isatty_r>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	4d06      	ldr	r5, [pc, #24]	; (8007fe4 <_isatty_r+0x1c>)
 8007fcc:	2300      	movs	r3, #0
 8007fce:	4604      	mov	r4, r0
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	602b      	str	r3, [r5, #0]
 8007fd4:	f7f9 fd93 	bl	8001afe <_isatty>
 8007fd8:	1c43      	adds	r3, r0, #1
 8007fda:	d102      	bne.n	8007fe2 <_isatty_r+0x1a>
 8007fdc:	682b      	ldr	r3, [r5, #0]
 8007fde:	b103      	cbz	r3, 8007fe2 <_isatty_r+0x1a>
 8007fe0:	6023      	str	r3, [r4, #0]
 8007fe2:	bd38      	pop	{r3, r4, r5, pc}
 8007fe4:	200003bc 	.word	0x200003bc

08007fe8 <_lseek_r>:
 8007fe8:	b538      	push	{r3, r4, r5, lr}
 8007fea:	4d07      	ldr	r5, [pc, #28]	; (8008008 <_lseek_r+0x20>)
 8007fec:	4604      	mov	r4, r0
 8007fee:	4608      	mov	r0, r1
 8007ff0:	4611      	mov	r1, r2
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	602a      	str	r2, [r5, #0]
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	f7f9 fd8c 	bl	8001b14 <_lseek>
 8007ffc:	1c43      	adds	r3, r0, #1
 8007ffe:	d102      	bne.n	8008006 <_lseek_r+0x1e>
 8008000:	682b      	ldr	r3, [r5, #0]
 8008002:	b103      	cbz	r3, 8008006 <_lseek_r+0x1e>
 8008004:	6023      	str	r3, [r4, #0]
 8008006:	bd38      	pop	{r3, r4, r5, pc}
 8008008:	200003bc 	.word	0x200003bc

0800800c <__ascii_mbtowc>:
 800800c:	b082      	sub	sp, #8
 800800e:	b901      	cbnz	r1, 8008012 <__ascii_mbtowc+0x6>
 8008010:	a901      	add	r1, sp, #4
 8008012:	b142      	cbz	r2, 8008026 <__ascii_mbtowc+0x1a>
 8008014:	b14b      	cbz	r3, 800802a <__ascii_mbtowc+0x1e>
 8008016:	7813      	ldrb	r3, [r2, #0]
 8008018:	600b      	str	r3, [r1, #0]
 800801a:	7812      	ldrb	r2, [r2, #0]
 800801c:	1e10      	subs	r0, r2, #0
 800801e:	bf18      	it	ne
 8008020:	2001      	movne	r0, #1
 8008022:	b002      	add	sp, #8
 8008024:	4770      	bx	lr
 8008026:	4610      	mov	r0, r2
 8008028:	e7fb      	b.n	8008022 <__ascii_mbtowc+0x16>
 800802a:	f06f 0001 	mvn.w	r0, #1
 800802e:	e7f8      	b.n	8008022 <__ascii_mbtowc+0x16>

08008030 <__malloc_lock>:
 8008030:	4801      	ldr	r0, [pc, #4]	; (8008038 <__malloc_lock+0x8>)
 8008032:	f7ff b8c0 	b.w	80071b6 <__retarget_lock_acquire_recursive>
 8008036:	bf00      	nop
 8008038:	200003b0 	.word	0x200003b0

0800803c <__malloc_unlock>:
 800803c:	4801      	ldr	r0, [pc, #4]	; (8008044 <__malloc_unlock+0x8>)
 800803e:	f7ff b8bb 	b.w	80071b8 <__retarget_lock_release_recursive>
 8008042:	bf00      	nop
 8008044:	200003b0 	.word	0x200003b0

08008048 <_read_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4d07      	ldr	r5, [pc, #28]	; (8008068 <_read_r+0x20>)
 800804c:	4604      	mov	r4, r0
 800804e:	4608      	mov	r0, r1
 8008050:	4611      	mov	r1, r2
 8008052:	2200      	movs	r2, #0
 8008054:	602a      	str	r2, [r5, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	f7f9 fcfc 	bl	8001a54 <_read>
 800805c:	1c43      	adds	r3, r0, #1
 800805e:	d102      	bne.n	8008066 <_read_r+0x1e>
 8008060:	682b      	ldr	r3, [r5, #0]
 8008062:	b103      	cbz	r3, 8008066 <_read_r+0x1e>
 8008064:	6023      	str	r3, [r4, #0]
 8008066:	bd38      	pop	{r3, r4, r5, pc}
 8008068:	200003bc 	.word	0x200003bc

0800806c <__ascii_wctomb>:
 800806c:	b149      	cbz	r1, 8008082 <__ascii_wctomb+0x16>
 800806e:	2aff      	cmp	r2, #255	; 0xff
 8008070:	bf85      	ittet	hi
 8008072:	238a      	movhi	r3, #138	; 0x8a
 8008074:	6003      	strhi	r3, [r0, #0]
 8008076:	700a      	strbls	r2, [r1, #0]
 8008078:	f04f 30ff 	movhi.w	r0, #4294967295
 800807c:	bf98      	it	ls
 800807e:	2001      	movls	r0, #1
 8008080:	4770      	bx	lr
 8008082:	4608      	mov	r0, r1
 8008084:	4770      	bx	lr

08008086 <abort>:
 8008086:	b508      	push	{r3, lr}
 8008088:	2006      	movs	r0, #6
 800808a:	f000 f82b 	bl	80080e4 <raise>
 800808e:	2001      	movs	r0, #1
 8008090:	f7f9 fcd6 	bl	8001a40 <_exit>

08008094 <_raise_r>:
 8008094:	291f      	cmp	r1, #31
 8008096:	b538      	push	{r3, r4, r5, lr}
 8008098:	4604      	mov	r4, r0
 800809a:	460d      	mov	r5, r1
 800809c:	d904      	bls.n	80080a8 <_raise_r+0x14>
 800809e:	2316      	movs	r3, #22
 80080a0:	6003      	str	r3, [r0, #0]
 80080a2:	f04f 30ff 	mov.w	r0, #4294967295
 80080a6:	bd38      	pop	{r3, r4, r5, pc}
 80080a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80080aa:	b112      	cbz	r2, 80080b2 <_raise_r+0x1e>
 80080ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80080b0:	b94b      	cbnz	r3, 80080c6 <_raise_r+0x32>
 80080b2:	4620      	mov	r0, r4
 80080b4:	f000 f830 	bl	8008118 <_getpid_r>
 80080b8:	462a      	mov	r2, r5
 80080ba:	4601      	mov	r1, r0
 80080bc:	4620      	mov	r0, r4
 80080be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080c2:	f000 b817 	b.w	80080f4 <_kill_r>
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d00a      	beq.n	80080e0 <_raise_r+0x4c>
 80080ca:	1c59      	adds	r1, r3, #1
 80080cc:	d103      	bne.n	80080d6 <_raise_r+0x42>
 80080ce:	2316      	movs	r3, #22
 80080d0:	6003      	str	r3, [r0, #0]
 80080d2:	2001      	movs	r0, #1
 80080d4:	e7e7      	b.n	80080a6 <_raise_r+0x12>
 80080d6:	2400      	movs	r4, #0
 80080d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80080dc:	4628      	mov	r0, r5
 80080de:	4798      	blx	r3
 80080e0:	2000      	movs	r0, #0
 80080e2:	e7e0      	b.n	80080a6 <_raise_r+0x12>

080080e4 <raise>:
 80080e4:	4b02      	ldr	r3, [pc, #8]	; (80080f0 <raise+0xc>)
 80080e6:	4601      	mov	r1, r0
 80080e8:	6818      	ldr	r0, [r3, #0]
 80080ea:	f7ff bfd3 	b.w	8008094 <_raise_r>
 80080ee:	bf00      	nop
 80080f0:	20000024 	.word	0x20000024

080080f4 <_kill_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	4d07      	ldr	r5, [pc, #28]	; (8008114 <_kill_r+0x20>)
 80080f8:	2300      	movs	r3, #0
 80080fa:	4604      	mov	r4, r0
 80080fc:	4608      	mov	r0, r1
 80080fe:	4611      	mov	r1, r2
 8008100:	602b      	str	r3, [r5, #0]
 8008102:	f7f9 fc8d 	bl	8001a20 <_kill>
 8008106:	1c43      	adds	r3, r0, #1
 8008108:	d102      	bne.n	8008110 <_kill_r+0x1c>
 800810a:	682b      	ldr	r3, [r5, #0]
 800810c:	b103      	cbz	r3, 8008110 <_kill_r+0x1c>
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	bd38      	pop	{r3, r4, r5, pc}
 8008112:	bf00      	nop
 8008114:	200003bc 	.word	0x200003bc

08008118 <_getpid_r>:
 8008118:	f7f9 bc7a 	b.w	8001a10 <_getpid>

0800811c <_init>:
 800811c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811e:	bf00      	nop
 8008120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008122:	bc08      	pop	{r3}
 8008124:	469e      	mov	lr, r3
 8008126:	4770      	bx	lr

08008128 <_fini>:
 8008128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812a:	bf00      	nop
 800812c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800812e:	bc08      	pop	{r3}
 8008130:	469e      	mov	lr, r3
 8008132:	4770      	bx	lr
