###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        56627   # Number of WRITE/WRITEP commands
num_reads_done                 =      1113343   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       844655   # Number of read row buffer hits
num_read_cmds                  =      1113338   # Number of READ/READP commands
num_writes_done                =        56627   # Number of read requests issued
num_write_row_hits             =        32934   # Number of write row buffer hits
num_act_cmds                   =       293791   # Number of ACT commands
num_pre_cmds                   =       293769   # Number of PRE commands
num_ondemand_pres              =       269988   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9451927   # Cyles of rank active rank.0
rank_active_cycles.1           =      9203579   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       548073   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       796421   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1103252   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18181   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9905   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4022   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3498   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4525   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3161   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          875   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          832   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1231   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20488   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           24   # Write cmd latency (cycles)
write_latency[80-99]           =           68   # Write cmd latency (cycles)
write_latency[100-119]         =           60   # Write cmd latency (cycles)
write_latency[120-139]         =          107   # Write cmd latency (cycles)
write_latency[140-159]         =          160   # Write cmd latency (cycles)
write_latency[160-179]         =          255   # Write cmd latency (cycles)
write_latency[180-199]         =          432   # Write cmd latency (cycles)
write_latency[200-]            =        55511   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       304711   # Read request latency (cycles)
read_latency[40-59]            =       116659   # Read request latency (cycles)
read_latency[60-79]            =       133762   # Read request latency (cycles)
read_latency[80-99]            =        74398   # Read request latency (cycles)
read_latency[100-119]          =        60701   # Read request latency (cycles)
read_latency[120-139]          =        57124   # Read request latency (cycles)
read_latency[140-159]          =        43730   # Read request latency (cycles)
read_latency[160-179]          =        36678   # Read request latency (cycles)
read_latency[180-199]          =        30909   # Read request latency (cycles)
read_latency[200-]             =       254666   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.82682e+08   # Write energy
read_energy                    =  4.48898e+09   # Read energy
act_energy                     =  8.03812e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.63075e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.82282e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.898e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74303e+09   # Active standby energy rank.1
average_read_latency           =      160.139   # Average read request latency (cycles)
average_interarrival           =       8.5457   # Average request interarrival latency (cycles)
total_energy                   =  1.85665e+10   # Total energy (pJ)
average_power                  =      1856.65   # Average power (mW)
average_bandwidth              =      9.98374   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        53388   # Number of WRITE/WRITEP commands
num_reads_done                 =      1086589   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       842307   # Number of read row buffer hits
num_read_cmds                  =      1086582   # Number of READ/READP commands
num_writes_done                =        53391   # Number of read requests issued
num_write_row_hits             =        32319   # Number of write row buffer hits
num_act_cmds                   =       266511   # Number of ACT commands
num_pre_cmds                   =       266486   # Number of PRE commands
num_ondemand_pres              =       242682   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9331268   # Cyles of rank active rank.0
rank_active_cycles.1           =      9289029   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       668732   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       710971   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1070676   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19853   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10188   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4220   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3473   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4767   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3163   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          986   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          858   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1268   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20528   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           35   # Write cmd latency (cycles)
write_latency[80-99]           =           61   # Write cmd latency (cycles)
write_latency[100-119]         =           77   # Write cmd latency (cycles)
write_latency[120-139]         =          159   # Write cmd latency (cycles)
write_latency[140-159]         =          237   # Write cmd latency (cycles)
write_latency[160-179]         =          412   # Write cmd latency (cycles)
write_latency[180-199]         =          671   # Write cmd latency (cycles)
write_latency[200-]            =        51714   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       336775   # Read request latency (cycles)
read_latency[40-59]            =       123154   # Read request latency (cycles)
read_latency[60-79]            =       136320   # Read request latency (cycles)
read_latency[80-99]            =        74897   # Read request latency (cycles)
read_latency[100-119]          =        60707   # Read request latency (cycles)
read_latency[120-139]          =        55665   # Read request latency (cycles)
read_latency[140-159]          =        40955   # Read request latency (cycles)
read_latency[160-179]          =        33712   # Read request latency (cycles)
read_latency[180-199]          =        28083   # Read request latency (cycles)
read_latency[200-]             =       196314   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.66513e+08   # Write energy
read_energy                    =   4.3811e+09   # Read energy
act_energy                     =  7.29174e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20991e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.41266e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82271e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79635e+09   # Active standby energy rank.1
average_read_latency           =      134.459   # Average read request latency (cycles)
average_interarrival           =      8.77052   # Average request interarrival latency (cycles)
total_energy                   =  1.83628e+10   # Total energy (pJ)
average_power                  =      1836.28   # Average power (mW)
average_bandwidth              =      9.72783   # Average bandwidth
