#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025e40555550 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v0000025e405bd2a0_0 .net "PC", 31 0, v0000025e405b5e80_0;  1 drivers
v0000025e405bc800_0 .var "clk", 0 0;
v0000025e405bd7a0_0 .net "clkout", 0 0, L_0000025e405507a0;  1 drivers
v0000025e405bce40_0 .net "cycles_consumed", 31 0, v0000025e405ba620_0;  1 drivers
v0000025e405bc080_0 .net "regs0", 31 0, L_0000025e405508f0;  1 drivers
v0000025e405bdde0_0 .net "regs1", 31 0, L_0000025e40550ff0;  1 drivers
v0000025e405bc620_0 .net "regs2", 31 0, L_0000025e40550960;  1 drivers
v0000025e405bdd40_0 .net "regs3", 31 0, L_0000025e405510d0;  1 drivers
v0000025e405bc3a0_0 .net "regs4", 31 0, L_0000025e405511b0;  1 drivers
v0000025e405bd5c0_0 .net "regs5", 31 0, L_0000025e405509d0;  1 drivers
v0000025e405bd660_0 .var "rst", 0 0;
S_0000025e404d5d10 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000025e40555550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000025e40555870 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e405558a8 .param/l "add" 0 4 5, C4<100000>;
P_0000025e405558e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e40555918 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e40555950 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e40555988 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e405559c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e405559f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e40555a30 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000025e40555a68 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e40555aa0 .param/l "j" 0 4 12, C4<000010>;
P_0000025e40555ad8 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e40555b10 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e40555b48 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e40555b80 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e40555bb8 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e40555bf0 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e40555c28 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e40555c60 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e40555c98 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e40555cd0 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e40555d08 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e40555d40 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e40555d78 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e40555db0 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e40555de8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e40555e20 .param/l "xori" 0 4 8, C4<001110>;
L_0000025e40550a40 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e40550730 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e40550ea0 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e405513e0 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e40551300 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e40551370 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e40550d50 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e405506c0 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e405507a0 .functor OR 1, v0000025e405bc800_0, v0000025e40547890_0, C4<0>, C4<0>;
L_0000025e40550dc0 .functor OR 1, L_0000025e405bbfe0, L_0000025e405bc120, C4<0>, C4<0>;
L_0000025e40550c00 .functor AND 1, L_0000025e40616f10, L_0000025e40616790, C4<1>, C4<1>;
L_0000025e40551140 .functor NOT 1, v0000025e405bd660_0, C4<0>, C4<0>, C4<0>;
L_0000025e40551450 .functor OR 1, L_0000025e40615f70, L_0000025e406166f0, C4<0>, C4<0>;
L_0000025e405505e0 .functor OR 1, L_0000025e40551450, L_0000025e40617370, C4<0>, C4<0>;
L_0000025e40550b90 .functor OR 1, L_0000025e40617190, L_0000025e40616650, C4<0>, C4<0>;
L_0000025e40550570 .functor AND 1, L_0000025e40616290, L_0000025e40550b90, C4<1>, C4<1>;
L_0000025e40551290 .functor OR 1, L_0000025e406175f0, L_0000025e40617690, C4<0>, C4<0>;
L_0000025e40550650 .functor AND 1, L_0000025e40617550, L_0000025e40551290, C4<1>, C4<1>;
L_0000025e405090e0 .functor NOT 1, L_0000025e405507a0, C4<0>, C4<0>, C4<0>;
v0000025e405b66a0_0 .net "ALUOp", 3 0, v0000025e405483d0_0;  1 drivers
v0000025e405b6740_0 .net "ALUResult", 31 0, v0000025e405ad820_0;  1 drivers
v0000025e405b71e0_0 .net "ALUSrc", 0 0, v0000025e405474d0_0;  1 drivers
v0000025e405b7280_0 .net "ALUin2", 31 0, L_0000025e40616330;  1 drivers
v0000025e405b73c0_0 .net "MemReadEn", 0 0, v0000025e40546a30_0;  1 drivers
v0000025e405b6d80_0 .net "MemWriteEn", 0 0, v0000025e40546c10_0;  1 drivers
v0000025e405b7460_0 .net "MemtoReg", 0 0, v0000025e40547610_0;  1 drivers
v0000025e405b5de0_0 .net "PC", 31 0, v0000025e405b5e80_0;  alias, 1 drivers
v0000025e405b6b00_0 .net "PCPlus1", 31 0, L_0000025e405bdca0;  1 drivers
v0000025e405b64c0_0 .net "PCsrc", 1 0, v0000025e405adfa0_0;  1 drivers
v0000025e405b69c0_0 .net "RegDst", 0 0, v0000025e405477f0_0;  1 drivers
v0000025e405b5c00_0 .net "RegWriteEn", 0 0, v0000025e405465d0_0;  1 drivers
v0000025e405b6ba0_0 .net "WriteRegister", 4 0, L_0000025e406179b0;  1 drivers
v0000025e405b6560_0 .net *"_ivl_0", 0 0, L_0000025e40550a40;  1 drivers
L_0000025e405bdf50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e405b67e0_0 .net/2u *"_ivl_10", 4 0, L_0000025e405bdf50;  1 drivers
L_0000025e405be340 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b7000_0 .net *"_ivl_101", 15 0, L_0000025e405be340;  1 drivers
v0000025e405b7500_0 .net *"_ivl_102", 31 0, L_0000025e40616a10;  1 drivers
L_0000025e405be388 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b75a0_0 .net *"_ivl_105", 25 0, L_0000025e405be388;  1 drivers
L_0000025e405be3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b6240_0 .net/2u *"_ivl_106", 31 0, L_0000025e405be3d0;  1 drivers
v0000025e405b6880_0 .net *"_ivl_108", 0 0, L_0000025e40616f10;  1 drivers
L_0000025e405be418 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025e405b6060_0 .net/2u *"_ivl_110", 5 0, L_0000025e405be418;  1 drivers
v0000025e405b5980_0 .net *"_ivl_112", 0 0, L_0000025e40616790;  1 drivers
v0000025e405b5b60_0 .net *"_ivl_115", 0 0, L_0000025e40550c00;  1 drivers
v0000025e405b6920_0 .net *"_ivl_116", 47 0, L_0000025e40616150;  1 drivers
L_0000025e405be460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b5840_0 .net *"_ivl_119", 15 0, L_0000025e405be460;  1 drivers
L_0000025e405bdf98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e405b6c40_0 .net/2u *"_ivl_12", 5 0, L_0000025e405bdf98;  1 drivers
v0000025e405b5f20_0 .net *"_ivl_120", 47 0, L_0000025e40617230;  1 drivers
L_0000025e405be4a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b6ce0_0 .net *"_ivl_123", 15 0, L_0000025e405be4a8;  1 drivers
v0000025e405b5a20_0 .net *"_ivl_125", 0 0, L_0000025e40617910;  1 drivers
v0000025e405b5ac0_0 .net *"_ivl_126", 31 0, L_0000025e40617d70;  1 drivers
v0000025e405b5700_0 .net *"_ivl_128", 47 0, L_0000025e40616d30;  1 drivers
v0000025e405b6e20_0 .net *"_ivl_130", 47 0, L_0000025e40617a50;  1 drivers
v0000025e405b6ec0_0 .net *"_ivl_132", 47 0, L_0000025e40617af0;  1 drivers
v0000025e405b5ca0_0 .net *"_ivl_134", 47 0, L_0000025e40616bf0;  1 drivers
L_0000025e405be4f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e405b5fc0_0 .net/2u *"_ivl_138", 1 0, L_0000025e405be4f0;  1 drivers
v0000025e405b57a0_0 .net *"_ivl_14", 0 0, L_0000025e405bd340;  1 drivers
v0000025e405b58e0_0 .net *"_ivl_140", 0 0, L_0000025e40617c30;  1 drivers
L_0000025e405be538 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025e405b6100_0 .net/2u *"_ivl_142", 1 0, L_0000025e405be538;  1 drivers
v0000025e405b61a0_0 .net *"_ivl_144", 0 0, L_0000025e406172d0;  1 drivers
L_0000025e405be580 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025e405b62e0_0 .net/2u *"_ivl_146", 1 0, L_0000025e405be580;  1 drivers
v0000025e405b6380_0 .net *"_ivl_148", 0 0, L_0000025e40617b90;  1 drivers
L_0000025e405be5c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000025e405b6420_0 .net/2u *"_ivl_150", 31 0, L_0000025e405be5c8;  1 drivers
L_0000025e405be610 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000025e405b7cb0_0 .net/2u *"_ivl_152", 31 0, L_0000025e405be610;  1 drivers
v0000025e405b95b0_0 .net *"_ivl_154", 31 0, L_0000025e40616510;  1 drivers
v0000025e405b78f0_0 .net *"_ivl_156", 31 0, L_0000025e40617cd0;  1 drivers
L_0000025e405bdfe0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025e405b9330_0 .net/2u *"_ivl_16", 4 0, L_0000025e405bdfe0;  1 drivers
v0000025e405b8c50_0 .net *"_ivl_160", 0 0, L_0000025e40551140;  1 drivers
L_0000025e405be6a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b8930_0 .net/2u *"_ivl_162", 31 0, L_0000025e405be6a0;  1 drivers
L_0000025e405be778 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025e405b7990_0 .net/2u *"_ivl_166", 5 0, L_0000025e405be778;  1 drivers
v0000025e405b89d0_0 .net *"_ivl_168", 0 0, L_0000025e40615f70;  1 drivers
L_0000025e405be7c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025e405b8e30_0 .net/2u *"_ivl_170", 5 0, L_0000025e405be7c0;  1 drivers
v0000025e405b9150_0 .net *"_ivl_172", 0 0, L_0000025e406166f0;  1 drivers
v0000025e405b7a30_0 .net *"_ivl_175", 0 0, L_0000025e40551450;  1 drivers
L_0000025e405be808 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025e405b8b10_0 .net/2u *"_ivl_176", 5 0, L_0000025e405be808;  1 drivers
v0000025e405b8390_0 .net *"_ivl_178", 0 0, L_0000025e40617370;  1 drivers
v0000025e405b93d0_0 .net *"_ivl_181", 0 0, L_0000025e405505e0;  1 drivers
L_0000025e405be850 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b8890_0 .net/2u *"_ivl_182", 15 0, L_0000025e405be850;  1 drivers
v0000025e405b8cf0_0 .net *"_ivl_184", 31 0, L_0000025e40616010;  1 drivers
v0000025e405b7ad0_0 .net *"_ivl_187", 0 0, L_0000025e406161f0;  1 drivers
v0000025e405b7b70_0 .net *"_ivl_188", 15 0, L_0000025e40616970;  1 drivers
v0000025e405b8bb0_0 .net *"_ivl_19", 4 0, L_0000025e405bd980;  1 drivers
v0000025e405b8110_0 .net *"_ivl_190", 31 0, L_0000025e40616ab0;  1 drivers
v0000025e405b8d90_0 .net *"_ivl_194", 31 0, L_0000025e40616fb0;  1 drivers
L_0000025e405be898 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b7e90_0 .net *"_ivl_197", 25 0, L_0000025e405be898;  1 drivers
L_0000025e405be8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b7d50_0 .net/2u *"_ivl_198", 31 0, L_0000025e405be8e0;  1 drivers
L_0000025e405bdf08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b7c10_0 .net/2u *"_ivl_2", 5 0, L_0000025e405bdf08;  1 drivers
v0000025e405b7df0_0 .net *"_ivl_20", 4 0, L_0000025e405bdac0;  1 drivers
v0000025e405b7710_0 .net *"_ivl_200", 0 0, L_0000025e40616290;  1 drivers
L_0000025e405be928 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b8610_0 .net/2u *"_ivl_202", 5 0, L_0000025e405be928;  1 drivers
v0000025e405b8430_0 .net *"_ivl_204", 0 0, L_0000025e40617190;  1 drivers
L_0000025e405be970 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e405b7f30_0 .net/2u *"_ivl_206", 5 0, L_0000025e405be970;  1 drivers
v0000025e405b7fd0_0 .net *"_ivl_208", 0 0, L_0000025e40616650;  1 drivers
v0000025e405b8a70_0 .net *"_ivl_211", 0 0, L_0000025e40550b90;  1 drivers
v0000025e405b8070_0 .net *"_ivl_213", 0 0, L_0000025e40550570;  1 drivers
L_0000025e405be9b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e405b84d0_0 .net/2u *"_ivl_214", 5 0, L_0000025e405be9b8;  1 drivers
v0000025e405b8ed0_0 .net *"_ivl_216", 0 0, L_0000025e40617410;  1 drivers
L_0000025e405bea00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025e405b81b0_0 .net/2u *"_ivl_218", 31 0, L_0000025e405bea00;  1 drivers
v0000025e405b8750_0 .net *"_ivl_220", 31 0, L_0000025e406160b0;  1 drivers
v0000025e405b8250_0 .net *"_ivl_224", 31 0, L_0000025e406163d0;  1 drivers
L_0000025e405bea48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b8f70_0 .net *"_ivl_227", 25 0, L_0000025e405bea48;  1 drivers
L_0000025e405bea90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b82f0_0 .net/2u *"_ivl_228", 31 0, L_0000025e405bea90;  1 drivers
v0000025e405b77b0_0 .net *"_ivl_230", 0 0, L_0000025e40617550;  1 drivers
L_0000025e405bead8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b8570_0 .net/2u *"_ivl_232", 5 0, L_0000025e405bead8;  1 drivers
v0000025e405b90b0_0 .net *"_ivl_234", 0 0, L_0000025e406175f0;  1 drivers
L_0000025e405beb20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e405b87f0_0 .net/2u *"_ivl_236", 5 0, L_0000025e405beb20;  1 drivers
v0000025e405b86b0_0 .net *"_ivl_238", 0 0, L_0000025e40617690;  1 drivers
v0000025e405b9010_0 .net *"_ivl_24", 0 0, L_0000025e40550ea0;  1 drivers
v0000025e405b91f0_0 .net *"_ivl_241", 0 0, L_0000025e40551290;  1 drivers
v0000025e405b9290_0 .net *"_ivl_243", 0 0, L_0000025e40550650;  1 drivers
L_0000025e405beb68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e405b9470_0 .net/2u *"_ivl_244", 5 0, L_0000025e405beb68;  1 drivers
v0000025e405b9510_0 .net *"_ivl_246", 0 0, L_0000025e40616470;  1 drivers
v0000025e405b7850_0 .net *"_ivl_248", 31 0, L_0000025e4061a5b0;  1 drivers
L_0000025e405be028 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e405b9f40_0 .net/2u *"_ivl_26", 4 0, L_0000025e405be028;  1 drivers
v0000025e405ba120_0 .net *"_ivl_29", 4 0, L_0000025e405bc6c0;  1 drivers
v0000025e405ba1c0_0 .net *"_ivl_32", 0 0, L_0000025e405513e0;  1 drivers
L_0000025e405be070 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025e405b9ae0_0 .net/2u *"_ivl_34", 4 0, L_0000025e405be070;  1 drivers
v0000025e405bb020_0 .net *"_ivl_37", 4 0, L_0000025e405bbf40;  1 drivers
v0000025e405bb5c0_0 .net *"_ivl_40", 0 0, L_0000025e40551300;  1 drivers
L_0000025e405be0b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405ba3a0_0 .net/2u *"_ivl_42", 15 0, L_0000025e405be0b8;  1 drivers
v0000025e405ba440_0 .net *"_ivl_45", 15 0, L_0000025e405bcc60;  1 drivers
v0000025e405b9720_0 .net *"_ivl_48", 0 0, L_0000025e40551370;  1 drivers
v0000025e405ba9e0_0 .net *"_ivl_5", 5 0, L_0000025e405bc300;  1 drivers
L_0000025e405be100 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b9d60_0 .net/2u *"_ivl_50", 36 0, L_0000025e405be100;  1 drivers
L_0000025e405be148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405bb200_0 .net/2u *"_ivl_52", 31 0, L_0000025e405be148;  1 drivers
v0000025e405ba6c0_0 .net *"_ivl_55", 4 0, L_0000025e405bcda0;  1 drivers
v0000025e405ba260_0 .net *"_ivl_56", 36 0, L_0000025e405bcee0;  1 drivers
v0000025e405baa80_0 .net *"_ivl_58", 36 0, L_0000025e405bda20;  1 drivers
v0000025e405b9fe0_0 .net *"_ivl_62", 0 0, L_0000025e40550d50;  1 drivers
L_0000025e405be190 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025e405b97c0_0 .net/2u *"_ivl_64", 5 0, L_0000025e405be190;  1 drivers
v0000025e405bab20_0 .net *"_ivl_67", 5 0, L_0000025e405bcbc0;  1 drivers
v0000025e405babc0_0 .net *"_ivl_70", 0 0, L_0000025e405506c0;  1 drivers
L_0000025e405be1d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405bb2a0_0 .net/2u *"_ivl_72", 57 0, L_0000025e405be1d8;  1 drivers
L_0000025e405be220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405bac60_0 .net/2u *"_ivl_74", 31 0, L_0000025e405be220;  1 drivers
v0000025e405b9860_0 .net *"_ivl_77", 25 0, L_0000025e405bdb60;  1 drivers
v0000025e405ba300_0 .net *"_ivl_78", 57 0, L_0000025e405bdc00;  1 drivers
v0000025e405ba4e0_0 .net *"_ivl_8", 0 0, L_0000025e40550730;  1 drivers
v0000025e405bad00_0 .net *"_ivl_80", 57 0, L_0000025e405bd8e0;  1 drivers
L_0000025e405be268 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025e405ba940_0 .net/2u *"_ivl_84", 31 0, L_0000025e405be268;  1 drivers
L_0000025e405be2b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025e405bb3e0_0 .net/2u *"_ivl_88", 5 0, L_0000025e405be2b0;  1 drivers
v0000025e405bb480_0 .net *"_ivl_90", 0 0, L_0000025e405bbfe0;  1 drivers
L_0000025e405be2f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025e405bb520_0 .net/2u *"_ivl_92", 5 0, L_0000025e405be2f8;  1 drivers
v0000025e405baf80_0 .net *"_ivl_94", 0 0, L_0000025e405bc120;  1 drivers
v0000025e405b9900_0 .net *"_ivl_97", 0 0, L_0000025e40550dc0;  1 drivers
v0000025e405ba080_0 .net *"_ivl_98", 47 0, L_0000025e40617870;  1 drivers
v0000025e405bada0_0 .net "adderResult", 31 0, L_0000025e40616dd0;  1 drivers
v0000025e405ba580_0 .net "address", 31 0, L_0000025e405bcd00;  1 drivers
v0000025e405b99a0_0 .net "clk", 0 0, L_0000025e405507a0;  alias, 1 drivers
v0000025e405ba620_0 .var "cycles_consumed", 31 0;
o0000025e40571888 .functor BUFZ 1, C4<z>; HiZ drive
v0000025e405bae40_0 .net "excep_flag", 0 0, o0000025e40571888;  0 drivers
v0000025e405b9ea0_0 .net "extImm", 31 0, L_0000025e40616830;  1 drivers
v0000025e405b9a40_0 .net "funct", 5 0, L_0000025e405bd3e0;  1 drivers
v0000025e405baee0_0 .net "hlt", 0 0, v0000025e40547890_0;  1 drivers
v0000025e405ba760_0 .net "imm", 15 0, L_0000025e405bd0c0;  1 drivers
v0000025e405b9b80_0 .net "immediate", 31 0, L_0000025e406174b0;  1 drivers
v0000025e405b9c20_0 .net "input_clk", 0 0, v0000025e405bc800_0;  1 drivers
v0000025e405b9cc0_0 .net "instruction", 31 0, L_0000025e406177d0;  1 drivers
v0000025e405bb340_0 .net "memoryReadData", 31 0, v0000025e405b7140_0;  1 drivers
v0000025e405ba800_0 .net "nextPC", 31 0, L_0000025e40616e70;  1 drivers
v0000025e405ba8a0_0 .net "opcode", 5 0, L_0000025e405bca80;  1 drivers
v0000025e405b9e00_0 .net "rd", 4 0, L_0000025e405bd840;  1 drivers
v0000025e405bb0c0_0 .net "readData1", 31 0, L_0000025e40550c70;  1 drivers
v0000025e405bb160_0 .net "readData1_w", 31 0, L_0000025e40618710;  1 drivers
v0000025e405bc580_0 .net "readData2", 31 0, L_0000025e40550ce0;  1 drivers
v0000025e405bc8a0_0 .net "regs0", 31 0, L_0000025e405508f0;  alias, 1 drivers
v0000025e405bc940_0 .net "regs1", 31 0, L_0000025e40550ff0;  alias, 1 drivers
v0000025e405bd020_0 .net "regs2", 31 0, L_0000025e40550960;  alias, 1 drivers
v0000025e405bc9e0_0 .net "regs3", 31 0, L_0000025e405510d0;  alias, 1 drivers
v0000025e405bd480_0 .net "regs4", 31 0, L_0000025e405511b0;  alias, 1 drivers
v0000025e405bcf80_0 .net "regs5", 31 0, L_0000025e405509d0;  alias, 1 drivers
v0000025e405bc760_0 .net "rs", 4 0, L_0000025e405bd700;  1 drivers
v0000025e405bc440_0 .net "rst", 0 0, v0000025e405bd660_0;  1 drivers
v0000025e405bd520_0 .net "rt", 4 0, L_0000025e405bc260;  1 drivers
v0000025e405bd160_0 .net "shamt", 31 0, L_0000025e405bcb20;  1 drivers
v0000025e405bc1c0_0 .net "wire_instruction", 31 0, L_0000025e40550b20;  1 drivers
v0000025e405bd200_0 .net "writeData", 31 0, L_0000025e406188f0;  1 drivers
v0000025e405bc4e0_0 .net "zero", 0 0, L_0000025e40619d90;  1 drivers
L_0000025e405bc300 .part L_0000025e406177d0, 26, 6;
L_0000025e405bca80 .functor MUXZ 6, L_0000025e405bc300, L_0000025e405bdf08, L_0000025e40550a40, C4<>;
L_0000025e405bd340 .cmp/eq 6, L_0000025e405bca80, L_0000025e405bdf98;
L_0000025e405bd980 .part L_0000025e406177d0, 11, 5;
L_0000025e405bdac0 .functor MUXZ 5, L_0000025e405bd980, L_0000025e405bdfe0, L_0000025e405bd340, C4<>;
L_0000025e405bd840 .functor MUXZ 5, L_0000025e405bdac0, L_0000025e405bdf50, L_0000025e40550730, C4<>;
L_0000025e405bc6c0 .part L_0000025e406177d0, 21, 5;
L_0000025e405bd700 .functor MUXZ 5, L_0000025e405bc6c0, L_0000025e405be028, L_0000025e40550ea0, C4<>;
L_0000025e405bbf40 .part L_0000025e406177d0, 16, 5;
L_0000025e405bc260 .functor MUXZ 5, L_0000025e405bbf40, L_0000025e405be070, L_0000025e405513e0, C4<>;
L_0000025e405bcc60 .part L_0000025e406177d0, 0, 16;
L_0000025e405bd0c0 .functor MUXZ 16, L_0000025e405bcc60, L_0000025e405be0b8, L_0000025e40551300, C4<>;
L_0000025e405bcda0 .part L_0000025e406177d0, 6, 5;
L_0000025e405bcee0 .concat [ 5 32 0 0], L_0000025e405bcda0, L_0000025e405be148;
L_0000025e405bda20 .functor MUXZ 37, L_0000025e405bcee0, L_0000025e405be100, L_0000025e40551370, C4<>;
L_0000025e405bcb20 .part L_0000025e405bda20, 0, 32;
L_0000025e405bcbc0 .part L_0000025e406177d0, 0, 6;
L_0000025e405bd3e0 .functor MUXZ 6, L_0000025e405bcbc0, L_0000025e405be190, L_0000025e40550d50, C4<>;
L_0000025e405bdb60 .part L_0000025e406177d0, 0, 26;
L_0000025e405bdc00 .concat [ 26 32 0 0], L_0000025e405bdb60, L_0000025e405be220;
L_0000025e405bd8e0 .functor MUXZ 58, L_0000025e405bdc00, L_0000025e405be1d8, L_0000025e405506c0, C4<>;
L_0000025e405bcd00 .part L_0000025e405bd8e0, 0, 32;
L_0000025e405bdca0 .arith/sum 32, v0000025e405b5e80_0, L_0000025e405be268;
L_0000025e405bbfe0 .cmp/eq 6, L_0000025e405bca80, L_0000025e405be2b0;
L_0000025e405bc120 .cmp/eq 6, L_0000025e405bca80, L_0000025e405be2f8;
L_0000025e40617870 .concat [ 32 16 0 0], L_0000025e405bcd00, L_0000025e405be340;
L_0000025e40616a10 .concat [ 6 26 0 0], L_0000025e405bca80, L_0000025e405be388;
L_0000025e40616f10 .cmp/eq 32, L_0000025e40616a10, L_0000025e405be3d0;
L_0000025e40616790 .cmp/eq 6, L_0000025e405bd3e0, L_0000025e405be418;
L_0000025e40616150 .concat [ 32 16 0 0], L_0000025e40550c70, L_0000025e405be460;
L_0000025e40617230 .concat [ 32 16 0 0], v0000025e405b5e80_0, L_0000025e405be4a8;
L_0000025e40617910 .part L_0000025e405bd0c0, 15, 1;
LS_0000025e40617d70_0_0 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_0_4 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_0_8 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_0_12 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_0_16 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_0_20 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_0_24 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_0_28 .concat [ 1 1 1 1], L_0000025e40617910, L_0000025e40617910, L_0000025e40617910, L_0000025e40617910;
LS_0000025e40617d70_1_0 .concat [ 4 4 4 4], LS_0000025e40617d70_0_0, LS_0000025e40617d70_0_4, LS_0000025e40617d70_0_8, LS_0000025e40617d70_0_12;
LS_0000025e40617d70_1_4 .concat [ 4 4 4 4], LS_0000025e40617d70_0_16, LS_0000025e40617d70_0_20, LS_0000025e40617d70_0_24, LS_0000025e40617d70_0_28;
L_0000025e40617d70 .concat [ 16 16 0 0], LS_0000025e40617d70_1_0, LS_0000025e40617d70_1_4;
L_0000025e40616d30 .concat [ 16 32 0 0], L_0000025e405bd0c0, L_0000025e40617d70;
L_0000025e40617a50 .arith/sum 48, L_0000025e40617230, L_0000025e40616d30;
L_0000025e40617af0 .functor MUXZ 48, L_0000025e40617a50, L_0000025e40616150, L_0000025e40550c00, C4<>;
L_0000025e40616bf0 .functor MUXZ 48, L_0000025e40617af0, L_0000025e40617870, L_0000025e40550dc0, C4<>;
L_0000025e40616dd0 .part L_0000025e40616bf0, 0, 32;
L_0000025e40617c30 .cmp/eq 2, v0000025e405adfa0_0, L_0000025e405be4f0;
L_0000025e406172d0 .cmp/eq 2, v0000025e405adfa0_0, L_0000025e405be538;
L_0000025e40617b90 .cmp/eq 2, v0000025e405adfa0_0, L_0000025e405be580;
L_0000025e40616510 .functor MUXZ 32, L_0000025e405be610, L_0000025e405be5c8, L_0000025e40617b90, C4<>;
L_0000025e40617cd0 .functor MUXZ 32, L_0000025e40616510, L_0000025e40616dd0, L_0000025e406172d0, C4<>;
L_0000025e40616e70 .functor MUXZ 32, L_0000025e40617cd0, L_0000025e405bdca0, L_0000025e40617c30, C4<>;
L_0000025e406177d0 .functor MUXZ 32, L_0000025e40550b20, L_0000025e405be6a0, L_0000025e40551140, C4<>;
L_0000025e40615f70 .cmp/eq 6, L_0000025e405bca80, L_0000025e405be778;
L_0000025e406166f0 .cmp/eq 6, L_0000025e405bca80, L_0000025e405be7c0;
L_0000025e40617370 .cmp/eq 6, L_0000025e405bca80, L_0000025e405be808;
L_0000025e40616010 .concat [ 16 16 0 0], L_0000025e405bd0c0, L_0000025e405be850;
L_0000025e406161f0 .part L_0000025e405bd0c0, 15, 1;
LS_0000025e40616970_0_0 .concat [ 1 1 1 1], L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0;
LS_0000025e40616970_0_4 .concat [ 1 1 1 1], L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0;
LS_0000025e40616970_0_8 .concat [ 1 1 1 1], L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0;
LS_0000025e40616970_0_12 .concat [ 1 1 1 1], L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0, L_0000025e406161f0;
L_0000025e40616970 .concat [ 4 4 4 4], LS_0000025e40616970_0_0, LS_0000025e40616970_0_4, LS_0000025e40616970_0_8, LS_0000025e40616970_0_12;
L_0000025e40616ab0 .concat [ 16 16 0 0], L_0000025e405bd0c0, L_0000025e40616970;
L_0000025e40616830 .functor MUXZ 32, L_0000025e40616ab0, L_0000025e40616010, L_0000025e405505e0, C4<>;
L_0000025e40616fb0 .concat [ 6 26 0 0], L_0000025e405bca80, L_0000025e405be898;
L_0000025e40616290 .cmp/eq 32, L_0000025e40616fb0, L_0000025e405be8e0;
L_0000025e40617190 .cmp/eq 6, L_0000025e405bd3e0, L_0000025e405be928;
L_0000025e40616650 .cmp/eq 6, L_0000025e405bd3e0, L_0000025e405be970;
L_0000025e40617410 .cmp/eq 6, L_0000025e405bca80, L_0000025e405be9b8;
L_0000025e406160b0 .functor MUXZ 32, L_0000025e40616830, L_0000025e405bea00, L_0000025e40617410, C4<>;
L_0000025e406174b0 .functor MUXZ 32, L_0000025e406160b0, L_0000025e405bcb20, L_0000025e40550570, C4<>;
L_0000025e406163d0 .concat [ 6 26 0 0], L_0000025e405bca80, L_0000025e405bea48;
L_0000025e40617550 .cmp/eq 32, L_0000025e406163d0, L_0000025e405bea90;
L_0000025e406175f0 .cmp/eq 6, L_0000025e405bd3e0, L_0000025e405bead8;
L_0000025e40617690 .cmp/eq 6, L_0000025e405bd3e0, L_0000025e405beb20;
L_0000025e40616470 .cmp/eq 6, L_0000025e405bca80, L_0000025e405beb68;
L_0000025e4061a5b0 .functor MUXZ 32, L_0000025e40550c70, v0000025e405b5e80_0, L_0000025e40616470, C4<>;
L_0000025e40618710 .functor MUXZ 32, L_0000025e4061a5b0, L_0000025e40550ce0, L_0000025e40550650, C4<>;
S_0000025e404d5f60 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025e4053a280 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025e40551220 .functor NOT 1, v0000025e405474d0_0, C4<0>, C4<0>, C4<0>;
v0000025e40546e90_0 .net *"_ivl_0", 0 0, L_0000025e40551220;  1 drivers
v0000025e40547250_0 .net "in1", 31 0, L_0000025e40550ce0;  alias, 1 drivers
v0000025e40546ad0_0 .net "in2", 31 0, L_0000025e406174b0;  alias, 1 drivers
v0000025e40547430_0 .net "out", 31 0, L_0000025e40616330;  alias, 1 drivers
v0000025e40546b70_0 .net "s", 0 0, v0000025e405474d0_0;  alias, 1 drivers
L_0000025e40616330 .functor MUXZ 32, L_0000025e406174b0, L_0000025e40550ce0, L_0000025e40551220, C4<>;
S_0000025e403f69c0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025e4056e940 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e4056e978 .param/l "add" 0 4 5, C4<100000>;
P_0000025e4056e9b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e4056e9e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e4056ea20 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e4056ea58 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e4056ea90 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e4056eac8 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e4056eb00 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e4056eb38 .param/l "j" 0 4 12, C4<000010>;
P_0000025e4056eb70 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e4056eba8 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e4056ebe0 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e4056ec18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e4056ec50 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e4056ec88 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e4056ecc0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e4056ecf8 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e4056ed30 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e4056ed68 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e4056eda0 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e4056edd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e4056ee10 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e4056ee48 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e4056ee80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e4056eeb8 .param/l "xori" 0 4 8, C4<001110>;
v0000025e405483d0_0 .var "ALUOp", 3 0;
v0000025e405474d0_0 .var "ALUSrc", 0 0;
v0000025e40546a30_0 .var "MemReadEn", 0 0;
v0000025e40546c10_0 .var "MemWriteEn", 0 0;
v0000025e40547610_0 .var "MemtoReg", 0 0;
v0000025e405477f0_0 .var "RegDst", 0 0;
v0000025e405465d0_0 .var "RegWriteEn", 0 0;
v0000025e405480b0_0 .net "funct", 5 0, L_0000025e405bd3e0;  alias, 1 drivers
v0000025e40547890_0 .var "hlt", 0 0;
v0000025e40547930_0 .net "opcode", 5 0, L_0000025e405bca80;  alias, 1 drivers
v0000025e405479d0_0 .net "rst", 0 0, v0000025e405bd660_0;  alias, 1 drivers
E_0000025e4053a500 .event anyedge, v0000025e405479d0_0, v0000025e40547930_0, v0000025e405480b0_0;
S_0000025e403f6b50 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000025e4053a880 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000025e40550b20 .functor BUFZ 32, L_0000025e406165b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e40547a70_0 .net "Data_Out", 31 0, L_0000025e40550b20;  alias, 1 drivers
v0000025e40546670 .array "InstMem", 0 1023, 31 0;
v0000025e40547b10_0 .net *"_ivl_0", 31 0, L_0000025e406165b0;  1 drivers
v0000025e40547bb0_0 .net *"_ivl_3", 9 0, L_0000025e40616b50;  1 drivers
v0000025e40547cf0_0 .net *"_ivl_4", 11 0, L_0000025e40616c90;  1 drivers
L_0000025e405be658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e40547ed0_0 .net *"_ivl_7", 1 0, L_0000025e405be658;  1 drivers
v0000025e405481f0_0 .net "addr", 31 0, v0000025e405b5e80_0;  alias, 1 drivers
v0000025e4051dd50_0 .var/i "i", 31 0;
L_0000025e406165b0 .array/port v0000025e40546670, L_0000025e40616c90;
L_0000025e40616b50 .part v0000025e405b5e80_0, 0, 10;
L_0000025e40616c90 .concat [ 10 2 0 0], L_0000025e40616b50, L_0000025e405be658;
S_0000025e404edcc0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000025e40550c70 .functor BUFZ 32, L_0000025e40617050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025e40550ce0 .functor BUFZ 32, L_0000025e406170f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e405acec0_1 .array/port v0000025e405acec0, 1;
L_0000025e405508f0 .functor BUFZ 32, v0000025e405acec0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e405acec0_2 .array/port v0000025e405acec0, 2;
L_0000025e40550ff0 .functor BUFZ 32, v0000025e405acec0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e405acec0_3 .array/port v0000025e405acec0, 3;
L_0000025e40550960 .functor BUFZ 32, v0000025e405acec0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e405acec0_4 .array/port v0000025e405acec0, 4;
L_0000025e405510d0 .functor BUFZ 32, v0000025e405acec0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e405acec0_5 .array/port v0000025e405acec0, 5;
L_0000025e405511b0 .functor BUFZ 32, v0000025e405acec0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e405acec0_6 .array/port v0000025e405acec0, 6;
L_0000025e405509d0 .functor BUFZ 32, v0000025e405acec0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025e405ac420_0 .net *"_ivl_0", 31 0, L_0000025e40617050;  1 drivers
v0000025e405ad000_0 .net *"_ivl_10", 6 0, L_0000025e406168d0;  1 drivers
L_0000025e405be730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e405ad140_0 .net *"_ivl_13", 1 0, L_0000025e405be730;  1 drivers
v0000025e405ac600_0 .net *"_ivl_2", 6 0, L_0000025e40617e10;  1 drivers
L_0000025e405be6e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025e405acb00_0 .net *"_ivl_5", 1 0, L_0000025e405be6e8;  1 drivers
v0000025e405ad780_0 .net *"_ivl_8", 31 0, L_0000025e406170f0;  1 drivers
v0000025e405acd80_0 .net "clk", 0 0, L_0000025e405507a0;  alias, 1 drivers
v0000025e405acc40_0 .var/i "i", 31 0;
v0000025e405ad5a0_0 .net "readData1", 31 0, L_0000025e40550c70;  alias, 1 drivers
v0000025e405aca60_0 .net "readData2", 31 0, L_0000025e40550ce0;  alias, 1 drivers
v0000025e405acce0_0 .net "readRegister1", 4 0, L_0000025e405bd700;  alias, 1 drivers
v0000025e405ad3c0_0 .net "readRegister2", 4 0, L_0000025e405bc260;  alias, 1 drivers
v0000025e405acec0 .array "registers", 31 0, 31 0;
v0000025e405ace20_0 .net "regs0", 31 0, L_0000025e405508f0;  alias, 1 drivers
v0000025e405ad460_0 .net "regs1", 31 0, L_0000025e40550ff0;  alias, 1 drivers
v0000025e405acf60_0 .net "regs2", 31 0, L_0000025e40550960;  alias, 1 drivers
v0000025e405ad0a0_0 .net "regs3", 31 0, L_0000025e405510d0;  alias, 1 drivers
v0000025e405ac6a0_0 .net "regs4", 31 0, L_0000025e405511b0;  alias, 1 drivers
v0000025e405adaa0_0 .net "regs5", 31 0, L_0000025e405509d0;  alias, 1 drivers
v0000025e405adbe0_0 .net "rst", 0 0, v0000025e405bd660_0;  alias, 1 drivers
v0000025e405adc80_0 .net "we", 0 0, v0000025e405465d0_0;  alias, 1 drivers
v0000025e405ac9c0_0 .net "writeData", 31 0, L_0000025e406188f0;  alias, 1 drivers
v0000025e405ad1e0_0 .net "writeRegister", 4 0, L_0000025e406179b0;  alias, 1 drivers
E_0000025e4053aac0/0 .event negedge, v0000025e405479d0_0;
E_0000025e4053aac0/1 .event posedge, v0000025e405acd80_0;
E_0000025e4053aac0 .event/or E_0000025e4053aac0/0, E_0000025e4053aac0/1;
L_0000025e40617050 .array/port v0000025e405acec0, L_0000025e40617e10;
L_0000025e40617e10 .concat [ 5 2 0 0], L_0000025e405bd700, L_0000025e405be6e8;
L_0000025e406170f0 .array/port v0000025e405acec0, L_0000025e406168d0;
L_0000025e406168d0 .concat [ 5 2 0 0], L_0000025e405bc260, L_0000025e405be730;
S_0000025e404ede50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000025e404edcc0;
 .timescale 0 0;
v0000025e4051e250_0 .var/i "i", 31 0;
S_0000025e404be550 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025e4053bc80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000025e40550f10 .functor NOT 1, v0000025e405477f0_0, C4<0>, C4<0>, C4<0>;
v0000025e405ad280_0 .net *"_ivl_0", 0 0, L_0000025e40550f10;  1 drivers
v0000025e405ad320_0 .net "in1", 4 0, L_0000025e405bc260;  alias, 1 drivers
v0000025e405ac740_0 .net "in2", 4 0, L_0000025e405bd840;  alias, 1 drivers
v0000025e405ad500_0 .net "out", 4 0, L_0000025e406179b0;  alias, 1 drivers
v0000025e405adf00_0 .net "s", 0 0, v0000025e405477f0_0;  alias, 1 drivers
L_0000025e406179b0 .functor MUXZ 5, L_0000025e405bd840, L_0000025e405bc260, L_0000025e40550f10, C4<>;
S_0000025e404be6e0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025e4053b980 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025e4061c4d0 .functor NOT 1, v0000025e40547610_0, C4<0>, C4<0>, C4<0>;
v0000025e405ac7e0_0 .net *"_ivl_0", 0 0, L_0000025e4061c4d0;  1 drivers
v0000025e405ad960_0 .net "in1", 31 0, v0000025e405ad820_0;  alias, 1 drivers
v0000025e405ac380_0 .net "in2", 31 0, v0000025e405b7140_0;  alias, 1 drivers
v0000025e405ad640_0 .net "out", 31 0, L_0000025e406188f0;  alias, 1 drivers
v0000025e405ac560_0 .net "s", 0 0, v0000025e40547610_0;  alias, 1 drivers
L_0000025e406188f0 .functor MUXZ 32, v0000025e405b7140_0, v0000025e405ad820_0, L_0000025e4061c4d0, C4<>;
S_0000025e405052f0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025e40505480 .param/l "ADD" 0 9 12, C4<0000>;
P_0000025e405054b8 .param/l "AND" 0 9 12, C4<0010>;
P_0000025e405054f0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025e40505528 .param/l "OR" 0 9 12, C4<0011>;
P_0000025e40505560 .param/l "SGT" 0 9 12, C4<0111>;
P_0000025e40505598 .param/l "SLL" 0 9 12, C4<1000>;
P_0000025e405055d0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025e40505608 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025e40505640 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025e40505678 .param/l "XOR" 0 9 12, C4<0100>;
P_0000025e405056b0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000025e405056e8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025e405bebb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025e405adb40_0 .net/2u *"_ivl_0", 31 0, L_0000025e405bebb0;  1 drivers
v0000025e405ad6e0_0 .net "opSel", 3 0, v0000025e405483d0_0;  alias, 1 drivers
v0000025e405addc0_0 .net "operand1", 31 0, L_0000025e40618710;  alias, 1 drivers
v0000025e405ada00_0 .net "operand2", 31 0, L_0000025e40616330;  alias, 1 drivers
v0000025e405ad820_0 .var "result", 31 0;
v0000025e405acba0_0 .net "zero", 0 0, L_0000025e40619d90;  alias, 1 drivers
E_0000025e4053ba80 .event anyedge, v0000025e405483d0_0, v0000025e405addc0_0, v0000025e40547430_0;
L_0000025e40619d90 .cmp/eq 32, v0000025e405ad820_0, L_0000025e405bebb0;
S_0000025e404b6a50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000025e405b00d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025e405b0108 .param/l "add" 0 4 5, C4<100000>;
P_0000025e405b0140 .param/l "addi" 0 4 8, C4<001000>;
P_0000025e405b0178 .param/l "addu" 0 4 5, C4<100001>;
P_0000025e405b01b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000025e405b01e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025e405b0220 .param/l "beq" 0 4 10, C4<000100>;
P_0000025e405b0258 .param/l "bne" 0 4 10, C4<000101>;
P_0000025e405b0290 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025e405b02c8 .param/l "j" 0 4 12, C4<000010>;
P_0000025e405b0300 .param/l "jal" 0 4 12, C4<000011>;
P_0000025e405b0338 .param/l "jr" 0 4 6, C4<001000>;
P_0000025e405b0370 .param/l "lw" 0 4 8, C4<100011>;
P_0000025e405b03a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025e405b03e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025e405b0418 .param/l "ori" 0 4 8, C4<001101>;
P_0000025e405b0450 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025e405b0488 .param/l "sll" 0 4 6, C4<000000>;
P_0000025e405b04c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000025e405b04f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025e405b0530 .param/l "srl" 0 4 6, C4<000010>;
P_0000025e405b0568 .param/l "sub" 0 4 5, C4<100010>;
P_0000025e405b05a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000025e405b05d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025e405b0610 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025e405b0648 .param/l "xori" 0 4 8, C4<001110>;
v0000025e405adfa0_0 .var "PCsrc", 1 0;
v0000025e405ad8c0_0 .net "excep_flag", 0 0, o0000025e40571888;  alias, 0 drivers
v0000025e405ac240_0 .net "funct", 5 0, L_0000025e405bd3e0;  alias, 1 drivers
v0000025e405ac100_0 .net "opcode", 5 0, L_0000025e405bca80;  alias, 1 drivers
v0000025e405ac880_0 .net "operand1", 31 0, L_0000025e40550c70;  alias, 1 drivers
v0000025e405add20_0 .net "operand2", 31 0, L_0000025e40616330;  alias, 1 drivers
v0000025e405ade60_0 .net "rst", 0 0, v0000025e405bd660_0;  alias, 1 drivers
E_0000025e4053c200/0 .event anyedge, v0000025e405479d0_0, v0000025e405ad8c0_0, v0000025e40547930_0, v0000025e405ad5a0_0;
E_0000025e4053c200/1 .event anyedge, v0000025e40547430_0, v0000025e405480b0_0;
E_0000025e4053c200 .event/or E_0000025e4053c200/0, E_0000025e4053c200/1;
S_0000025e404b6be0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000025e405ac1a0 .array "DataMem", 0 1023, 31 0;
v0000025e405ac2e0_0 .net "address", 31 0, v0000025e405ad820_0;  alias, 1 drivers
v0000025e405ac4c0_0 .net "clock", 0 0, L_0000025e405090e0;  1 drivers
v0000025e405ac920_0 .net "data", 31 0, L_0000025e40550ce0;  alias, 1 drivers
v0000025e405b6f60_0 .var/i "i", 31 0;
v0000025e405b7140_0 .var "q", 31 0;
v0000025e405b6600_0 .net "rden", 0 0, v0000025e40546a30_0;  alias, 1 drivers
v0000025e405b7320_0 .net "wren", 0 0, v0000025e40546c10_0;  alias, 1 drivers
E_0000025e4053b440 .event posedge, v0000025e405ac4c0_0;
S_0000025e404eb730 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000025e404d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000025e4053b280 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025e405b6a60_0 .net "PCin", 31 0, L_0000025e40616e70;  alias, 1 drivers
v0000025e405b5e80_0 .var "PCout", 31 0;
v0000025e405b5d40_0 .net "clk", 0 0, L_0000025e405507a0;  alias, 1 drivers
v0000025e405b70a0_0 .net "rst", 0 0, v0000025e405bd660_0;  alias, 1 drivers
    .scope S_0000025e404b6a50;
T_0 ;
    %wait E_0000025e4053c200;
    %load/vec4 v0000025e405ade60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025e405adfa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025e405ad8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025e405adfa0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000025e405ac100_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000025e405ac880_0;
    %load/vec4 v0000025e405add20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000025e405ac100_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000025e405ac880_0;
    %load/vec4 v0000025e405add20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000025e405ac100_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000025e405ac100_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000025e405ac100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000025e405ac240_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025e405adfa0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025e405adfa0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025e404eb730;
T_1 ;
    %wait E_0000025e4053aac0;
    %load/vec4 v0000025e405b70a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025e405b5e80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025e405b6a60_0;
    %assign/vec4 v0000025e405b5e80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025e403f6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e4051dd50_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025e4051dd50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e4051dd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %load/vec4 v0000025e4051dd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e4051dd50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e40546670, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000025e403f69c0;
T_3 ;
    %wait E_0000025e4053a500;
    %load/vec4 v0000025e405479d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025e40547890_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e40546c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e40547610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025e40546a30_0, 0;
    %assign/vec4 v0000025e405477f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025e40547890_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025e405483d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025e405474d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e405465d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e40546c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e40547610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025e40546a30_0, 0, 1;
    %store/vec4 v0000025e405477f0_0, 0, 1;
    %load/vec4 v0000025e40547930_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e40547890_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405477f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %load/vec4 v0000025e405480b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405477f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025e405477f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e40546a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405465d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e40547610_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e40546c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025e405474d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025e405483d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025e404edcc0;
T_4 ;
    %wait E_0000025e4053aac0;
    %fork t_1, S_0000025e404ede50;
    %jmp t_0;
    .scope S_0000025e404ede50;
t_1 ;
    %load/vec4 v0000025e405adbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e4051e250_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025e4051e250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025e4051e250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e405acec0, 0, 4;
    %load/vec4 v0000025e4051e250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e4051e250_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025e405adc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025e405ac9c0_0;
    %load/vec4 v0000025e405ad1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e405acec0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e405acec0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000025e404edcc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025e404edcc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e405acc40_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000025e405acc40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000025e405acc40_0;
    %ix/getv/s 4, v0000025e405acc40_0;
    %load/vec4a v0000025e405acec0, 4;
    %ix/getv/s 4, v0000025e405acc40_0;
    %load/vec4a v0000025e405acec0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025e405acc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e405acc40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025e405052f0;
T_6 ;
    %wait E_0000025e4053ba80;
    %load/vec4 v0000025e405ad6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000025e405addc0_0;
    %load/vec4 v0000025e405ada00_0;
    %add;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000025e405addc0_0;
    %load/vec4 v0000025e405ada00_0;
    %sub;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000025e405addc0_0;
    %load/vec4 v0000025e405ada00_0;
    %and;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000025e405addc0_0;
    %load/vec4 v0000025e405ada00_0;
    %or;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000025e405addc0_0;
    %load/vec4 v0000025e405ada00_0;
    %xor;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000025e405addc0_0;
    %load/vec4 v0000025e405ada00_0;
    %or;
    %inv;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000025e405addc0_0;
    %load/vec4 v0000025e405ada00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000025e405ada00_0;
    %load/vec4 v0000025e405addc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000025e405addc0_0;
    %ix/getv 4, v0000025e405ada00_0;
    %shiftl 4;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000025e405addc0_0;
    %ix/getv 4, v0000025e405ada00_0;
    %shiftr 4;
    %assign/vec4 v0000025e405ad820_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025e404b6be0;
T_7 ;
    %wait E_0000025e4053b440;
    %load/vec4 v0000025e405b6600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025e405ac2e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025e405ac1a0, 4;
    %assign/vec4 v0000025e405b7140_0, 0;
T_7.0 ;
    %load/vec4 v0000025e405b7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025e405ac920_0;
    %ix/getv 3, v0000025e405ac2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025e405ac1a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025e404b6be0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000025e404b6be0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025e405b6f60_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000025e405b6f60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000025e405b6f60_0;
    %load/vec4a v0000025e405ac1a0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000025e405b6f60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025e405b6f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025e405b6f60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025e404d5d10;
T_10 ;
    %wait E_0000025e4053aac0;
    %load/vec4 v0000025e405bc440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025e405ba620_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025e405ba620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025e405ba620_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025e40555550;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e405bc800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e405bd660_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025e40555550;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025e405bc800_0;
    %inv;
    %assign/vec4 v0000025e405bc800_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025e40555550;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025e405bd660_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025e405bd660_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000025e405bce40_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
