<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="qam16_bd_qam16_data_generator_0_0_synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_qam16_data_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="qam16_bd_qam16_data_upsampler_0_0_synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_qam16_data_upsampler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="qam16_bd_fir_compiler_0_1_synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_fir_compiler_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="qam16_bd_qam16_data_packet_0_0_synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_qam16_data_packet_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="qam16_bd_fir_compiler_0_0_synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_fir_compiler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="qam16_bd_fir_compiler_0_1_synth_1"/>
	</Run>
	<Run Id="qam16_bd_clk_wiz_0_0_synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="qam16_bd_system_ila_0_0_synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/qam16_bd_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="qam16_bd_qam16_data_generator_0_0_synth_1"/>
		<Parent Id="qam16_bd_qam16_data_upsampler_0_0_synth_1"/>
		<Parent Id="qam16_bd_fir_compiler_0_1_synth_1"/>
		<Parent Id="qam16_bd_qam16_data_packet_0_0_synth_1"/>
		<Parent Id="qam16_bd_fir_compiler_0_0_synth_1"/>
		<Parent Id="qam16_bd_clk_wiz_0_0_synth_1"/>
		<Parent Id="qam16_bd_system_ila_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/pablo/git/verilog_dsp/usb104_qam16/project/usb104_qam/usb104_qam.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="qam16_bd_qam16_data_generator_0_0_synth_1"/>
		<Parent Id="qam16_bd_qam16_data_upsampler_0_0_synth_1"/>
		<Parent Id="qam16_bd_fir_compiler_0_1_synth_1"/>
		<Parent Id="qam16_bd_qam16_data_packet_0_0_synth_1"/>
		<Parent Id="qam16_bd_fir_compiler_0_0_synth_1"/>
		<Parent Id="qam16_bd_clk_wiz_0_0_synth_1"/>
		<Parent Id="qam16_bd_system_ila_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

