/*********************************************************************************************************************
* DAVE APP Name : COMP_SLOPE_GEN       APP Version: 4.0.10
*
* NOTE:
* This file is generated by DAVE. Any manual modification done to this file will be lost when the code is regenerated.
*********************************************************************************************************************/

/**
 * @cond
 ***********************************************************************************************************************
 *
 * Copyright (c) 2015-2020, Infineon Technologies AG
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,are permitted provided that the
 * following conditions are met:
 *
 *   Redistributions of source code must retain the above copyright notice, this list of conditions and the  following
 *   disclaimer.
 *
 *   Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following
 *   disclaimer in the documentation and/or other materials provided with the distribution.
 *
 *   Neither the name of the copyright holders nor the names of its contributors may be used to endorse or promote
 *   products derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  OF THE
 * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * To improve the quality of the software, users are encouraged to share modifications, enhancements or bug fixes
 * with Infineon Technologies AG (dave@infineon.com).
 ***********************************************************************************************************************
 *
 * Change History
 * --------------
 *
 * 2015-02-14:
 *     - Initial version for DAVEv4
 * @endcond
 *
 */
/***********************************************************************************************************************
 * HEADER FILES
 **********************************************************************************************************************/
#include "comp_slope_gen.h"

/**********************************************************************************************************************
* DATA STRUCTURES
**********************************************************************************************************************/


const XMC_HRPWM_CSG_CMP_t COMP_SLOPE_GEN_0_csg_cmp_config = 
  {
    .cmp_input_sel               = XMC_HRPWM_CSG_CMP_INPUT_CINA,
    .cmp_input_sw                = XMC_HRPWM_CSG_LVL_SEL_DISABLED,
    .cmp_ext_sw_enable           = XMC_HRPWM_FUNC_STATUS_DISABLE,
    .cmp_out_inv                 = XMC_HRPWM_FUNC_STATUS_DISABLE,
    
    .blanking_mode               = XMC_HRPWM_CSG_EDGE_SEL_FALLING_EDGE,
    .blank_ext_enable            = XMC_HRPWM_FUNC_STATUS_ENABLE,
    .blanking_val                = 36U,
    .filter_enable               = XMC_HRPWM_FUNC_STATUS_DISABLE,
    .filter_window               = XMC_HRPWM_CSG_CMP_FILTER_WINDOW_2_CLK_CYCLES,
    .filter_control              = 0U,    /* 00B Filtering is always done if enabled
                                             01B Filtering is only done when CSGyDSV1 value is currently fed to the DAC
                                             10B Filtering is only done when the CSGyDSV2 value is currently fed to the DAC */
    

    
    .clamp_ctrl_lvl              = XMC_HRPWM_CSG_LVL_SEL_DISABLED,
    .clamp_level                 = 0U,
    .clamp_exit_sw_config        = 0U,
    .clamp_enter_config          = 0U,
    .clamp_exit_config           = 0U,
  };

const XMC_HRPWM_CSG_DAC_t COMP_SLOPE_GEN_0_csg_dac_config = 
  {
    .start_mode                  = XMC_HRPWM_CSG_SWSM_DSV1_W_TRIGGER,
    .dac_dsv1                    = 310U,
    .dac_dsv2                    = 0U
  };

const XMC_HRPWM_CSG_SGEN_t COMP_SLOPE_GEN_0_csg_sgen_config = 
  {
    .prescaler_ext_start_mode    = XMC_HRPWM_CSG_PRESCALER_EXT_START_CLR_N_STRT,
    .prescaler_ext_stop_mode     = XMC_HRPWM_CSG_PRESCALER_EXT_STOP_STP,
    .fixed_prescaler_enable      = 1U,  /* Fixed pre-scaler, 0:enabled, 1:disabled */ /* to be updated */
    .prescaler                   = 0U,  /* Pre-scaler division factor */ /* to be updated */
    
    .ctrl_mode                   = XMC_HRPWM_CSG_SLOPE_CTRL_MODE_DEC_GEN,
    .ext_start_mode              = XMC_HRPWM_CSG_SLOPE_EXT_START_STRT,
    .ext_stop_mode               = XMC_HRPWM_CSG_SLOPE_EXT_STOP_STP,
    .slope_ref_val_mode          = 0U,
          
    .step_gain                   = 0,
    .static_mode_ist_enable      = XMC_HRPWM_FUNC_STATUS_DISABLE,
    .pulse_swallow_enable        = XMC_HRPWM_FUNC_STATUS_ENABLE, 
    
    .pulse_swallow_win_mode      = 2U, /*64 pulse window*/
    
    .pulse_swallow_val           = 10U,
  };


const XMC_HRPWM_CSG_INPUT_CONFIG_t COMP_SLOPE_GEN_0_csg_blanking_config =
  {
    .mapped_input                = XMC_HRPWM_CSG_INPUT_SEL_IC,
    .edge                        = XMC_HRPWM_CSG_EDGE_SEL_FALLING_EDGE,
    .level                       = XMC_HRPWM_CSG_LVL_SEL_DISABLED,
  };

const XMC_HRPWM_CSG_INPUT_CONFIG_t COMP_SLOPE_GEN_0_csg_clamping_config =
  {
    .mapped_input                = XMC_HRPWM_CSG_INPUT_SEL_IA,
    .edge                        = XMC_HRPWM_CSG_EDGE_SEL_DISABLED,
    .level                       = XMC_HRPWM_CSG_LVL_SEL_DISABLED,
  };

const XMC_HRPWM_CSG_INPUT_CONFIG_t COMP_SLOPE_GEN_0_csg_start_slope_config =
  {
    .mapped_input                = XMC_HRPWM_CSG_INPUT_SEL_IC,
    .edge                        = XMC_HRPWM_CSG_EDGE_SEL_FALLING_EDGE,
    .level                       = XMC_HRPWM_CSG_LVL_SEL_DISABLED,
  };

const XMC_HRPWM_CSG_INPUT_CONFIG_t COMP_SLOPE_GEN_0_csg_shadow_transfer_config =
  {
    .mapped_input                = XMC_HRPWM_CSG_INPUT_SEL_IA,
    .edge                        = XMC_HRPWM_CSG_EDGE_SEL_FALLING_EDGE,
    .level                       = XMC_HRPWM_CSG_LVL_SEL_DISABLED,
  };

const COMP_SLOPE_GEN_CONFIG_t  COMP_SLOPE_GEN_0_ConfigHandle =
  {
    .csg_cmp_config              = &COMP_SLOPE_GEN_0_csg_cmp_config,
    .csg_dac_config              = &COMP_SLOPE_GEN_0_csg_dac_config,
    .csg_sgen_config             = &COMP_SLOPE_GEN_0_csg_sgen_config,
    .csg_blanking_config         = &COMP_SLOPE_GEN_0_csg_blanking_config,
    .csg_clamping_config         = &COMP_SLOPE_GEN_0_csg_clamping_config,
    .csg_start_slope_config      = &COMP_SLOPE_GEN_0_csg_start_slope_config,
    .csg_shadow_transfer_config  = &COMP_SLOPE_GEN_0_csg_shadow_transfer_config,
    .csg_dac_run_bit             = XMC_HRPWM_CSG_RUN_BIT_DAC0,
    .csg_cmp_run_bit             = XMC_HRPWM_CSG_RUN_BIT_CMP0,
    .csg_cmp_psl_bit             = XMC_HRPWM_CSG_RUN_BIT_CMP0_PSL,
    .csg_dac_slope_start         = XMC_HRPWM_CSG_SLOPE_START_DAC0,
    .csg_dac_slope_stop          = XMC_HRPWM_CSG_SLOPE_STOP_DAC0,
    .csg_dac_prescaler_start     = XMC_HRPWM_CSG_PRESCALER_START_CSG0,
    .csg_dac_prescaler_stop      = XMC_HRPWM_CSG_PRESCALER_STOP_CSG0,
    
    
    .int_cmp_rise                = false,
    .int_cmp_fall                = false,
    .int_clamp_state_enter       = false,
    
    .sr_crse                     = XMC_HRPWM_CSG_IRQ_SR_LINE_0,
    .sr_cfse                     = XMC_HRPWM_CSG_IRQ_SR_LINE_0,
    .sr_csee                     = XMC_HRPWM_CSG_IRQ_SR_LINE_0,
    
    .run_dac_at_init             = false,
    
    .global_ccu8_handle          = (GLOBAL_CCU8_t*) &GLOBAL_CCU8_0,
    .global_hrpwm_handle         = (GLOBAL_HRPWM_t*) &GLOBAL_HRPWM_0,
  };

COMP_SLOPE_GEN_t COMP_SLOPE_GEN_0 =
  {
    .config_ptr                  = &COMP_SLOPE_GEN_0_ConfigHandle,
    .csg_module_ptr              = HRPWM0,
    .csg_slice_ptr               = HRPWM0_CSG0,
    .csg_kernel_number           = 0U,
    .csg_slice_number            = 0U,
    
    .csg_shadow_transfer_msk     = XMC_HRPWM_SHADOW_TX_DAC0,
    
    .state                       = COMP_SLOPE_GEN_UNINITIALIZED,
  };


