
autolauncher_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006660  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  08006770  08006770  00007770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c88  08006c88  0000805c  2**0
                  CONTENTS
  4 .ARM          00000008  08006c88  08006c88  00007c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c90  08006c90  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c90  08006c90  00007c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c94  08006c94  00007c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08006c98  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  2000005c  08006cf4  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08006cf4  00008358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010346  00000000  00000000  00008085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002790  00000000  00000000  000183cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  0001ab60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000caa  00000000  00000000  0001bb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000193ae  00000000  00000000  0001c82a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e75  00000000  00000000  00035bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092378  00000000  00000000  0004aa4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcdc5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004aa0  00000000  00000000  000dce08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000e18a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000005c 	.word	0x2000005c
 800012c:	00000000 	.word	0x00000000
 8000130:	08006758 	.word	0x08006758

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000060 	.word	0x20000060
 800014c:	08006758 	.word	0x08006758

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_fmul>:
 80003b4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003b8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003bc:	bf1e      	ittt	ne
 80003be:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003c2:	ea92 0f0c 	teqne	r2, ip
 80003c6:	ea93 0f0c 	teqne	r3, ip
 80003ca:	d06f      	beq.n	80004ac <__aeabi_fmul+0xf8>
 80003cc:	441a      	add	r2, r3
 80003ce:	ea80 0c01 	eor.w	ip, r0, r1
 80003d2:	0240      	lsls	r0, r0, #9
 80003d4:	bf18      	it	ne
 80003d6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003da:	d01e      	beq.n	800041a <__aeabi_fmul+0x66>
 80003dc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003e0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003e4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003e8:	fba0 3101 	umull	r3, r1, r0, r1
 80003ec:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003f0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003f4:	bf3e      	ittt	cc
 80003f6:	0049      	lslcc	r1, r1, #1
 80003f8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003fc:	005b      	lslcc	r3, r3, #1
 80003fe:	ea40 0001 	orr.w	r0, r0, r1
 8000402:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000406:	2afd      	cmp	r2, #253	@ 0xfd
 8000408:	d81d      	bhi.n	8000446 <__aeabi_fmul+0x92>
 800040a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800040e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000412:	bf08      	it	eq
 8000414:	f020 0001 	biceq.w	r0, r0, #1
 8000418:	4770      	bx	lr
 800041a:	f090 0f00 	teq	r0, #0
 800041e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000422:	bf08      	it	eq
 8000424:	0249      	lsleq	r1, r1, #9
 8000426:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800042a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800042e:	3a7f      	subs	r2, #127	@ 0x7f
 8000430:	bfc2      	ittt	gt
 8000432:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000436:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800043a:	4770      	bxgt	lr
 800043c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000440:	f04f 0300 	mov.w	r3, #0
 8000444:	3a01      	subs	r2, #1
 8000446:	dc5d      	bgt.n	8000504 <__aeabi_fmul+0x150>
 8000448:	f112 0f19 	cmn.w	r2, #25
 800044c:	bfdc      	itt	le
 800044e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000452:	4770      	bxle	lr
 8000454:	f1c2 0200 	rsb	r2, r2, #0
 8000458:	0041      	lsls	r1, r0, #1
 800045a:	fa21 f102 	lsr.w	r1, r1, r2
 800045e:	f1c2 0220 	rsb	r2, r2, #32
 8000462:	fa00 fc02 	lsl.w	ip, r0, r2
 8000466:	ea5f 0031 	movs.w	r0, r1, rrx
 800046a:	f140 0000 	adc.w	r0, r0, #0
 800046e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000472:	bf08      	it	eq
 8000474:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000478:	4770      	bx	lr
 800047a:	f092 0f00 	teq	r2, #0
 800047e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000482:	bf02      	ittt	eq
 8000484:	0040      	lsleq	r0, r0, #1
 8000486:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800048a:	3a01      	subeq	r2, #1
 800048c:	d0f9      	beq.n	8000482 <__aeabi_fmul+0xce>
 800048e:	ea40 000c 	orr.w	r0, r0, ip
 8000492:	f093 0f00 	teq	r3, #0
 8000496:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800049a:	bf02      	ittt	eq
 800049c:	0049      	lsleq	r1, r1, #1
 800049e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80004a2:	3b01      	subeq	r3, #1
 80004a4:	d0f9      	beq.n	800049a <__aeabi_fmul+0xe6>
 80004a6:	ea41 010c 	orr.w	r1, r1, ip
 80004aa:	e78f      	b.n	80003cc <__aeabi_fmul+0x18>
 80004ac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004b0:	ea92 0f0c 	teq	r2, ip
 80004b4:	bf18      	it	ne
 80004b6:	ea93 0f0c 	teqne	r3, ip
 80004ba:	d00a      	beq.n	80004d2 <__aeabi_fmul+0x11e>
 80004bc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004c0:	bf18      	it	ne
 80004c2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004c6:	d1d8      	bne.n	800047a <__aeabi_fmul+0xc6>
 80004c8:	ea80 0001 	eor.w	r0, r0, r1
 80004cc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004d0:	4770      	bx	lr
 80004d2:	f090 0f00 	teq	r0, #0
 80004d6:	bf17      	itett	ne
 80004d8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004dc:	4608      	moveq	r0, r1
 80004de:	f091 0f00 	teqne	r1, #0
 80004e2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004e6:	d014      	beq.n	8000512 <__aeabi_fmul+0x15e>
 80004e8:	ea92 0f0c 	teq	r2, ip
 80004ec:	d101      	bne.n	80004f2 <__aeabi_fmul+0x13e>
 80004ee:	0242      	lsls	r2, r0, #9
 80004f0:	d10f      	bne.n	8000512 <__aeabi_fmul+0x15e>
 80004f2:	ea93 0f0c 	teq	r3, ip
 80004f6:	d103      	bne.n	8000500 <__aeabi_fmul+0x14c>
 80004f8:	024b      	lsls	r3, r1, #9
 80004fa:	bf18      	it	ne
 80004fc:	4608      	movne	r0, r1
 80004fe:	d108      	bne.n	8000512 <__aeabi_fmul+0x15e>
 8000500:	ea80 0001 	eor.w	r0, r0, r1
 8000504:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000508:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800050c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000510:	4770      	bx	lr
 8000512:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000516:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800051a:	4770      	bx	lr

0800051c <__aeabi_drsub>:
 800051c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e002      	b.n	8000528 <__adddf3>
 8000522:	bf00      	nop

08000524 <__aeabi_dsub>:
 8000524:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000528 <__adddf3>:
 8000528:	b530      	push	{r4, r5, lr}
 800052a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800052e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000532:	ea94 0f05 	teq	r4, r5
 8000536:	bf08      	it	eq
 8000538:	ea90 0f02 	teqeq	r0, r2
 800053c:	bf1f      	itttt	ne
 800053e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000542:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000546:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800054a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800054e:	f000 80e2 	beq.w	8000716 <__adddf3+0x1ee>
 8000552:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000556:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800055a:	bfb8      	it	lt
 800055c:	426d      	neglt	r5, r5
 800055e:	dd0c      	ble.n	800057a <__adddf3+0x52>
 8000560:	442c      	add	r4, r5
 8000562:	ea80 0202 	eor.w	r2, r0, r2
 8000566:	ea81 0303 	eor.w	r3, r1, r3
 800056a:	ea82 0000 	eor.w	r0, r2, r0
 800056e:	ea83 0101 	eor.w	r1, r3, r1
 8000572:	ea80 0202 	eor.w	r2, r0, r2
 8000576:	ea81 0303 	eor.w	r3, r1, r3
 800057a:	2d36      	cmp	r5, #54	@ 0x36
 800057c:	bf88      	it	hi
 800057e:	bd30      	pophi	{r4, r5, pc}
 8000580:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000584:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000588:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800058c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000590:	d002      	beq.n	8000598 <__adddf3+0x70>
 8000592:	4240      	negs	r0, r0
 8000594:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000598:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800059c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005a4:	d002      	beq.n	80005ac <__adddf3+0x84>
 80005a6:	4252      	negs	r2, r2
 80005a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005ac:	ea94 0f05 	teq	r4, r5
 80005b0:	f000 80a7 	beq.w	8000702 <__adddf3+0x1da>
 80005b4:	f1a4 0401 	sub.w	r4, r4, #1
 80005b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80005bc:	db0d      	blt.n	80005da <__adddf3+0xb2>
 80005be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005c2:	fa22 f205 	lsr.w	r2, r2, r5
 80005c6:	1880      	adds	r0, r0, r2
 80005c8:	f141 0100 	adc.w	r1, r1, #0
 80005cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80005d0:	1880      	adds	r0, r0, r2
 80005d2:	fa43 f305 	asr.w	r3, r3, r5
 80005d6:	4159      	adcs	r1, r3
 80005d8:	e00e      	b.n	80005f8 <__adddf3+0xd0>
 80005da:	f1a5 0520 	sub.w	r5, r5, #32
 80005de:	f10e 0e20 	add.w	lr, lr, #32
 80005e2:	2a01      	cmp	r2, #1
 80005e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e8:	bf28      	it	cs
 80005ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005ee:	fa43 f305 	asr.w	r3, r3, r5
 80005f2:	18c0      	adds	r0, r0, r3
 80005f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	d507      	bpl.n	800060e <__adddf3+0xe6>
 80005fe:	f04f 0e00 	mov.w	lr, #0
 8000602:	f1dc 0c00 	rsbs	ip, ip, #0
 8000606:	eb7e 0000 	sbcs.w	r0, lr, r0
 800060a:	eb6e 0101 	sbc.w	r1, lr, r1
 800060e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000612:	d31b      	bcc.n	800064c <__adddf3+0x124>
 8000614:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000618:	d30c      	bcc.n	8000634 <__adddf3+0x10c>
 800061a:	0849      	lsrs	r1, r1, #1
 800061c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000620:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000624:	f104 0401 	add.w	r4, r4, #1
 8000628:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800062c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000630:	f080 809a 	bcs.w	8000768 <__adddf3+0x240>
 8000634:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000638:	bf08      	it	eq
 800063a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800063e:	f150 0000 	adcs.w	r0, r0, #0
 8000642:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000646:	ea41 0105 	orr.w	r1, r1, r5
 800064a:	bd30      	pop	{r4, r5, pc}
 800064c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000650:	4140      	adcs	r0, r0
 8000652:	eb41 0101 	adc.w	r1, r1, r1
 8000656:	3c01      	subs	r4, #1
 8000658:	bf28      	it	cs
 800065a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800065e:	d2e9      	bcs.n	8000634 <__adddf3+0x10c>
 8000660:	f091 0f00 	teq	r1, #0
 8000664:	bf04      	itt	eq
 8000666:	4601      	moveq	r1, r0
 8000668:	2000      	moveq	r0, #0
 800066a:	fab1 f381 	clz	r3, r1
 800066e:	bf08      	it	eq
 8000670:	3320      	addeq	r3, #32
 8000672:	f1a3 030b 	sub.w	r3, r3, #11
 8000676:	f1b3 0220 	subs.w	r2, r3, #32
 800067a:	da0c      	bge.n	8000696 <__adddf3+0x16e>
 800067c:	320c      	adds	r2, #12
 800067e:	dd08      	ble.n	8000692 <__adddf3+0x16a>
 8000680:	f102 0c14 	add.w	ip, r2, #20
 8000684:	f1c2 020c 	rsb	r2, r2, #12
 8000688:	fa01 f00c 	lsl.w	r0, r1, ip
 800068c:	fa21 f102 	lsr.w	r1, r1, r2
 8000690:	e00c      	b.n	80006ac <__adddf3+0x184>
 8000692:	f102 0214 	add.w	r2, r2, #20
 8000696:	bfd8      	it	le
 8000698:	f1c2 0c20 	rsble	ip, r2, #32
 800069c:	fa01 f102 	lsl.w	r1, r1, r2
 80006a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006a4:	bfdc      	itt	le
 80006a6:	ea41 010c 	orrle.w	r1, r1, ip
 80006aa:	4090      	lslle	r0, r2
 80006ac:	1ae4      	subs	r4, r4, r3
 80006ae:	bfa2      	ittt	ge
 80006b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006b4:	4329      	orrge	r1, r5
 80006b6:	bd30      	popge	{r4, r5, pc}
 80006b8:	ea6f 0404 	mvn.w	r4, r4
 80006bc:	3c1f      	subs	r4, #31
 80006be:	da1c      	bge.n	80006fa <__adddf3+0x1d2>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc0e      	bgt.n	80006e2 <__adddf3+0x1ba>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0220 	rsb	r2, r4, #32
 80006cc:	fa20 f004 	lsr.w	r0, r0, r4
 80006d0:	fa01 f302 	lsl.w	r3, r1, r2
 80006d4:	ea40 0003 	orr.w	r0, r0, r3
 80006d8:	fa21 f304 	lsr.w	r3, r1, r4
 80006dc:	ea45 0103 	orr.w	r1, r5, r3
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	f1c4 040c 	rsb	r4, r4, #12
 80006e6:	f1c4 0220 	rsb	r2, r4, #32
 80006ea:	fa20 f002 	lsr.w	r0, r0, r2
 80006ee:	fa01 f304 	lsl.w	r3, r1, r4
 80006f2:	ea40 0003 	orr.w	r0, r0, r3
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	fa21 f004 	lsr.w	r0, r1, r4
 80006fe:	4629      	mov	r1, r5
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	f094 0f00 	teq	r4, #0
 8000706:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800070a:	bf06      	itte	eq
 800070c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000710:	3401      	addeq	r4, #1
 8000712:	3d01      	subne	r5, #1
 8000714:	e74e      	b.n	80005b4 <__adddf3+0x8c>
 8000716:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800071a:	bf18      	it	ne
 800071c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000720:	d029      	beq.n	8000776 <__adddf3+0x24e>
 8000722:	ea94 0f05 	teq	r4, r5
 8000726:	bf08      	it	eq
 8000728:	ea90 0f02 	teqeq	r0, r2
 800072c:	d005      	beq.n	800073a <__adddf3+0x212>
 800072e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000732:	bf04      	itt	eq
 8000734:	4619      	moveq	r1, r3
 8000736:	4610      	moveq	r0, r2
 8000738:	bd30      	pop	{r4, r5, pc}
 800073a:	ea91 0f03 	teq	r1, r3
 800073e:	bf1e      	ittt	ne
 8000740:	2100      	movne	r1, #0
 8000742:	2000      	movne	r0, #0
 8000744:	bd30      	popne	{r4, r5, pc}
 8000746:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800074a:	d105      	bne.n	8000758 <__adddf3+0x230>
 800074c:	0040      	lsls	r0, r0, #1
 800074e:	4149      	adcs	r1, r1
 8000750:	bf28      	it	cs
 8000752:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd30      	pop	{r4, r5, pc}
 8000758:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800075c:	bf3c      	itt	cc
 800075e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000762:	bd30      	popcc	{r4, r5, pc}
 8000764:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000768:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800076c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000770:	f04f 0000 	mov.w	r0, #0
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800077a:	bf1a      	itte	ne
 800077c:	4619      	movne	r1, r3
 800077e:	4610      	movne	r0, r2
 8000780:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000784:	bf1c      	itt	ne
 8000786:	460b      	movne	r3, r1
 8000788:	4602      	movne	r2, r0
 800078a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800078e:	bf06      	itte	eq
 8000790:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000794:	ea91 0f03 	teqeq	r1, r3
 8000798:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800079c:	bd30      	pop	{r4, r5, pc}
 800079e:	bf00      	nop

080007a0 <__aeabi_ui2d>:
 80007a0:	f090 0f00 	teq	r0, #0
 80007a4:	bf04      	itt	eq
 80007a6:	2100      	moveq	r1, #0
 80007a8:	4770      	bxeq	lr
 80007aa:	b530      	push	{r4, r5, lr}
 80007ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007b4:	f04f 0500 	mov.w	r5, #0
 80007b8:	f04f 0100 	mov.w	r1, #0
 80007bc:	e750      	b.n	8000660 <__adddf3+0x138>
 80007be:	bf00      	nop

080007c0 <__aeabi_i2d>:
 80007c0:	f090 0f00 	teq	r0, #0
 80007c4:	bf04      	itt	eq
 80007c6:	2100      	moveq	r1, #0
 80007c8:	4770      	bxeq	lr
 80007ca:	b530      	push	{r4, r5, lr}
 80007cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	f04f 0100 	mov.w	r1, #0
 80007e0:	e73e      	b.n	8000660 <__adddf3+0x138>
 80007e2:	bf00      	nop

080007e4 <__aeabi_f2d>:
 80007e4:	0042      	lsls	r2, r0, #1
 80007e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80007ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007f2:	bf1f      	itttt	ne
 80007f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000800:	4770      	bxne	lr
 8000802:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000806:	bf08      	it	eq
 8000808:	4770      	bxeq	lr
 800080a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800080e:	bf04      	itt	eq
 8000810:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000814:	4770      	bxeq	lr
 8000816:	b530      	push	{r4, r5, lr}
 8000818:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800081c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	e71c      	b.n	8000660 <__adddf3+0x138>
 8000826:	bf00      	nop

08000828 <__aeabi_ul2d>:
 8000828:	ea50 0201 	orrs.w	r2, r0, r1
 800082c:	bf08      	it	eq
 800082e:	4770      	bxeq	lr
 8000830:	b530      	push	{r4, r5, lr}
 8000832:	f04f 0500 	mov.w	r5, #0
 8000836:	e00a      	b.n	800084e <__aeabi_l2d+0x16>

08000838 <__aeabi_l2d>:
 8000838:	ea50 0201 	orrs.w	r2, r0, r1
 800083c:	bf08      	it	eq
 800083e:	4770      	bxeq	lr
 8000840:	b530      	push	{r4, r5, lr}
 8000842:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000846:	d502      	bpl.n	800084e <__aeabi_l2d+0x16>
 8000848:	4240      	negs	r0, r0
 800084a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800084e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000852:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000856:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800085a:	f43f aed8 	beq.w	800060e <__adddf3+0xe6>
 800085e:	f04f 0203 	mov.w	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800086e:	bf18      	it	ne
 8000870:	3203      	addne	r2, #3
 8000872:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000876:	f1c2 0320 	rsb	r3, r2, #32
 800087a:	fa00 fc03 	lsl.w	ip, r0, r3
 800087e:	fa20 f002 	lsr.w	r0, r0, r2
 8000882:	fa01 fe03 	lsl.w	lr, r1, r3
 8000886:	ea40 000e 	orr.w	r0, r0, lr
 800088a:	fa21 f102 	lsr.w	r1, r1, r2
 800088e:	4414      	add	r4, r2
 8000890:	e6bd      	b.n	800060e <__adddf3+0xe6>
 8000892:	bf00      	nop

08000894 <__aeabi_d2uiz>:
 8000894:	004a      	lsls	r2, r1, #1
 8000896:	d211      	bcs.n	80008bc <__aeabi_d2uiz+0x28>
 8000898:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800089c:	d211      	bcs.n	80008c2 <__aeabi_d2uiz+0x2e>
 800089e:	d50d      	bpl.n	80008bc <__aeabi_d2uiz+0x28>
 80008a0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008a8:	d40e      	bmi.n	80008c8 <__aeabi_d2uiz+0x34>
 80008aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008b6:	fa23 f002 	lsr.w	r0, r3, r2
 80008ba:	4770      	bx	lr
 80008bc:	f04f 0000 	mov.w	r0, #0
 80008c0:	4770      	bx	lr
 80008c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008c6:	d102      	bne.n	80008ce <__aeabi_d2uiz+0x3a>
 80008c8:	f04f 30ff 	mov.w	r0, #4294967295
 80008cc:	4770      	bx	lr
 80008ce:	f04f 0000 	mov.w	r0, #0
 80008d2:	4770      	bx	lr

080008d4 <__aeabi_d2f>:
 80008d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008dc:	bf24      	itt	cs
 80008de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008e6:	d90d      	bls.n	8000904 <__aeabi_d2f+0x30>
 80008e8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008f4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000908:	d121      	bne.n	800094e <__aeabi_d2f+0x7a>
 800090a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800090e:	bfbc      	itt	lt
 8000910:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000914:	4770      	bxlt	lr
 8000916:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800091e:	f1c2 0218 	rsb	r2, r2, #24
 8000922:	f1c2 0c20 	rsb	ip, r2, #32
 8000926:	fa10 f30c 	lsls.w	r3, r0, ip
 800092a:	fa20 f002 	lsr.w	r0, r0, r2
 800092e:	bf18      	it	ne
 8000930:	f040 0001 	orrne.w	r0, r0, #1
 8000934:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000938:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800093c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000940:	ea40 000c 	orr.w	r0, r0, ip
 8000944:	fa23 f302 	lsr.w	r3, r3, r2
 8000948:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800094c:	e7cc      	b.n	80008e8 <__aeabi_d2f+0x14>
 800094e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000952:	d107      	bne.n	8000964 <__aeabi_d2f+0x90>
 8000954:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000958:	bf1e      	ittt	ne
 800095a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800095e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000962:	4770      	bxne	lr
 8000964:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000968:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800096c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop

08000974 <__aeabi_frsub>:
 8000974:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000978:	e002      	b.n	8000980 <__addsf3>
 800097a:	bf00      	nop

0800097c <__aeabi_fsub>:
 800097c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000980 <__addsf3>:
 8000980:	0042      	lsls	r2, r0, #1
 8000982:	bf1f      	itttt	ne
 8000984:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000988:	ea92 0f03 	teqne	r2, r3
 800098c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000990:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000994:	d06a      	beq.n	8000a6c <__addsf3+0xec>
 8000996:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800099a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800099e:	bfc1      	itttt	gt
 80009a0:	18d2      	addgt	r2, r2, r3
 80009a2:	4041      	eorgt	r1, r0
 80009a4:	4048      	eorgt	r0, r1
 80009a6:	4041      	eorgt	r1, r0
 80009a8:	bfb8      	it	lt
 80009aa:	425b      	neglt	r3, r3
 80009ac:	2b19      	cmp	r3, #25
 80009ae:	bf88      	it	hi
 80009b0:	4770      	bxhi	lr
 80009b2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009ba:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009be:	bf18      	it	ne
 80009c0:	4240      	negne	r0, r0
 80009c2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009c6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009ca:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009ce:	bf18      	it	ne
 80009d0:	4249      	negne	r1, r1
 80009d2:	ea92 0f03 	teq	r2, r3
 80009d6:	d03f      	beq.n	8000a58 <__addsf3+0xd8>
 80009d8:	f1a2 0201 	sub.w	r2, r2, #1
 80009dc:	fa41 fc03 	asr.w	ip, r1, r3
 80009e0:	eb10 000c 	adds.w	r0, r0, ip
 80009e4:	f1c3 0320 	rsb	r3, r3, #32
 80009e8:	fa01 f103 	lsl.w	r1, r1, r3
 80009ec:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009f0:	d502      	bpl.n	80009f8 <__addsf3+0x78>
 80009f2:	4249      	negs	r1, r1
 80009f4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009f8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009fc:	d313      	bcc.n	8000a26 <__addsf3+0xa6>
 80009fe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a02:	d306      	bcc.n	8000a12 <__addsf3+0x92>
 8000a04:	0840      	lsrs	r0, r0, #1
 8000a06:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a0a:	f102 0201 	add.w	r2, r2, #1
 8000a0e:	2afe      	cmp	r2, #254	@ 0xfe
 8000a10:	d251      	bcs.n	8000ab6 <__addsf3+0x136>
 8000a12:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a1a:	bf08      	it	eq
 8000a1c:	f020 0001 	biceq.w	r0, r0, #1
 8000a20:	ea40 0003 	orr.w	r0, r0, r3
 8000a24:	4770      	bx	lr
 8000a26:	0049      	lsls	r1, r1, #1
 8000a28:	eb40 0000 	adc.w	r0, r0, r0
 8000a2c:	3a01      	subs	r2, #1
 8000a2e:	bf28      	it	cs
 8000a30:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a34:	d2ed      	bcs.n	8000a12 <__addsf3+0x92>
 8000a36:	fab0 fc80 	clz	ip, r0
 8000a3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a3e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a42:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a46:	bfaa      	itet	ge
 8000a48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a4c:	4252      	neglt	r2, r2
 8000a4e:	4318      	orrge	r0, r3
 8000a50:	bfbc      	itt	lt
 8000a52:	40d0      	lsrlt	r0, r2
 8000a54:	4318      	orrlt	r0, r3
 8000a56:	4770      	bx	lr
 8000a58:	f092 0f00 	teq	r2, #0
 8000a5c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a60:	bf06      	itte	eq
 8000a62:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a66:	3201      	addeq	r2, #1
 8000a68:	3b01      	subne	r3, #1
 8000a6a:	e7b5      	b.n	80009d8 <__addsf3+0x58>
 8000a6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7a:	d021      	beq.n	8000ac0 <__addsf3+0x140>
 8000a7c:	ea92 0f03 	teq	r2, r3
 8000a80:	d004      	beq.n	8000a8c <__addsf3+0x10c>
 8000a82:	f092 0f00 	teq	r2, #0
 8000a86:	bf08      	it	eq
 8000a88:	4608      	moveq	r0, r1
 8000a8a:	4770      	bx	lr
 8000a8c:	ea90 0f01 	teq	r0, r1
 8000a90:	bf1c      	itt	ne
 8000a92:	2000      	movne	r0, #0
 8000a94:	4770      	bxne	lr
 8000a96:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a9a:	d104      	bne.n	8000aa6 <__addsf3+0x126>
 8000a9c:	0040      	lsls	r0, r0, #1
 8000a9e:	bf28      	it	cs
 8000aa0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000aa4:	4770      	bx	lr
 8000aa6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000aaa:	bf3c      	itt	cc
 8000aac:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ab0:	4770      	bxcc	lr
 8000ab2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ab6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000aba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000abe:	4770      	bx	lr
 8000ac0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ac4:	bf16      	itet	ne
 8000ac6:	4608      	movne	r0, r1
 8000ac8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000acc:	4601      	movne	r1, r0
 8000ace:	0242      	lsls	r2, r0, #9
 8000ad0:	bf06      	itte	eq
 8000ad2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ad6:	ea90 0f01 	teqeq	r0, r1
 8000ada:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_ui2f>:
 8000ae0:	f04f 0300 	mov.w	r3, #0
 8000ae4:	e004      	b.n	8000af0 <__aeabi_i2f+0x8>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_i2f>:
 8000ae8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000aec:	bf48      	it	mi
 8000aee:	4240      	negmi	r0, r0
 8000af0:	ea5f 0c00 	movs.w	ip, r0
 8000af4:	bf08      	it	eq
 8000af6:	4770      	bxeq	lr
 8000af8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000afc:	4601      	mov	r1, r0
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	e01c      	b.n	8000b3e <__aeabi_l2f+0x2a>

08000b04 <__aeabi_ul2f>:
 8000b04:	ea50 0201 	orrs.w	r2, r0, r1
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f04f 0300 	mov.w	r3, #0
 8000b10:	e00a      	b.n	8000b28 <__aeabi_l2f+0x14>
 8000b12:	bf00      	nop

08000b14 <__aeabi_l2f>:
 8000b14:	ea50 0201 	orrs.w	r2, r0, r1
 8000b18:	bf08      	it	eq
 8000b1a:	4770      	bxeq	lr
 8000b1c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b20:	d502      	bpl.n	8000b28 <__aeabi_l2f+0x14>
 8000b22:	4240      	negs	r0, r0
 8000b24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b28:	ea5f 0c01 	movs.w	ip, r1
 8000b2c:	bf02      	ittt	eq
 8000b2e:	4684      	moveq	ip, r0
 8000b30:	4601      	moveq	r1, r0
 8000b32:	2000      	moveq	r0, #0
 8000b34:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b38:	bf08      	it	eq
 8000b3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b3e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b42:	fabc f28c 	clz	r2, ip
 8000b46:	3a08      	subs	r2, #8
 8000b48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b4c:	db10      	blt.n	8000b70 <__aeabi_l2f+0x5c>
 8000b4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b52:	4463      	add	r3, ip
 8000b54:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b58:	f1c2 0220 	rsb	r2, r2, #32
 8000b5c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b60:	fa20 f202 	lsr.w	r2, r0, r2
 8000b64:	eb43 0002 	adc.w	r0, r3, r2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f102 0220 	add.w	r2, r2, #32
 8000b74:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b78:	f1c2 0220 	rsb	r2, r2, #32
 8000b7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b80:	fa21 f202 	lsr.w	r2, r1, r2
 8000b84:	eb43 0002 	adc.w	r0, r3, r2
 8000b88:	bf08      	it	eq
 8000b8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_f2iz>:
 8000b90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b94:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000b98:	d30f      	bcc.n	8000bba <__aeabi_f2iz+0x2a>
 8000b9a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000b9e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ba2:	d90d      	bls.n	8000bc0 <__aeabi_f2iz+0x30>
 8000ba4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ba8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bac:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bb0:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb4:	bf18      	it	ne
 8000bb6:	4240      	negne	r0, r0
 8000bb8:	4770      	bx	lr
 8000bba:	f04f 0000 	mov.w	r0, #0
 8000bbe:	4770      	bx	lr
 8000bc0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000bc4:	d101      	bne.n	8000bca <__aeabi_f2iz+0x3a>
 8000bc6:	0242      	lsls	r2, r0, #9
 8000bc8:	d105      	bne.n	8000bd6 <__aeabi_f2iz+0x46>
 8000bca:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000bce:	bf08      	it	eq
 8000bd0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd4:	4770      	bx	lr
 8000bd6:	f04f 0000 	mov.w	r0, #0
 8000bda:	4770      	bx	lr

08000bdc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bec:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000bee:	4a19      	ldr	r2, [pc, #100]	@ (8000c54 <MX_ADC1_Init+0x78>)
 8000bf0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bf2:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bf8:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bfe:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c04:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000c06:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c0a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c0c:	4b10      	ldr	r3, [pc, #64]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c18:	480d      	ldr	r0, [pc, #52]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000c1a:	f001 fb27 	bl	800226c <HAL_ADC_Init>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000c24:	f001 f834 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000c28:	230a      	movs	r3, #10
 8000c2a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c30:	2300      	movs	r3, #0
 8000c32:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	4619      	mov	r1, r3
 8000c38:	4805      	ldr	r0, [pc, #20]	@ (8000c50 <MX_ADC1_Init+0x74>)
 8000c3a:	f001 fddb 	bl	80027f4 <HAL_ADC_ConfigChannel>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000c44:	f001 f824 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c48:	bf00      	nop
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000078 	.word	0x20000078
 8000c54:	40012400 	.word	0x40012400

08000c58 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c68:	4b18      	ldr	r3, [pc, #96]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c6a:	4a19      	ldr	r2, [pc, #100]	@ (8000cd0 <MX_ADC2_Init+0x78>)
 8000c6c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c6e:	4b17      	ldr	r3, [pc, #92]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000c74:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c80:	4b12      	ldr	r3, [pc, #72]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c82:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000c86:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c88:	4b10      	ldr	r3, [pc, #64]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c94:	480d      	ldr	r0, [pc, #52]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000c96:	f001 fae9 	bl	800226c <HAL_ADC_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000ca0:	f000 fff6 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000ca4:	230b      	movs	r3, #11
 8000ca6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cac:	2300      	movs	r3, #0
 8000cae:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4805      	ldr	r0, [pc, #20]	@ (8000ccc <MX_ADC2_Init+0x74>)
 8000cb6:	f001 fd9d 	bl	80027f4 <HAL_ADC_ConfigChannel>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000cc0:	f000 ffe6 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000cc4:	bf00      	nop
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	200000a8 	.word	0x200000a8
 8000cd0:	40012800 	.word	0x40012800

08000cd4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b08a      	sub	sp, #40	@ 0x28
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cdc:	f107 0318 	add.w	r3, r7, #24
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a28      	ldr	r2, [pc, #160]	@ (8000d90 <HAL_ADC_MspInit+0xbc>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d122      	bne.n	8000d3a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cf4:	4b27      	ldr	r3, [pc, #156]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	4a26      	ldr	r2, [pc, #152]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000cfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cfe:	6193      	str	r3, [r2, #24]
 8000d00:	4b24      	ldr	r3, [pc, #144]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0c:	4b21      	ldr	r3, [pc, #132]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	4a20      	ldr	r2, [pc, #128]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d12:	f043 0310 	orr.w	r3, r3, #16
 8000d16:	6193      	str	r3, [r2, #24]
 8000d18:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f003 0310 	and.w	r3, r3, #16
 8000d20:	613b      	str	r3, [r7, #16]
 8000d22:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d24:	2301      	movs	r3, #1
 8000d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2c:	f107 0318 	add.w	r3, r7, #24
 8000d30:	4619      	mov	r1, r3
 8000d32:	4819      	ldr	r0, [pc, #100]	@ (8000d98 <HAL_ADC_MspInit+0xc4>)
 8000d34:	f001 ffd6 	bl	8002ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000d38:	e026      	b.n	8000d88 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a17      	ldr	r2, [pc, #92]	@ (8000d9c <HAL_ADC_MspInit+0xc8>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d121      	bne.n	8000d88 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000d44:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	4a12      	ldr	r2, [pc, #72]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d4e:	6193      	str	r3, [r2, #24]
 8000d50:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a0c      	ldr	r2, [pc, #48]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d62:	f043 0310 	orr.w	r3, r3, #16
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <HAL_ADC_MspInit+0xc0>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0310 	and.w	r3, r3, #16
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d74:	2302      	movs	r3, #2
 8000d76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d7c:	f107 0318 	add.w	r3, r7, #24
 8000d80:	4619      	mov	r1, r3
 8000d82:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <HAL_ADC_MspInit+0xc4>)
 8000d84:	f001 ffae 	bl	8002ce4 <HAL_GPIO_Init>
}
 8000d88:	bf00      	nop
 8000d8a:	3728      	adds	r7, #40	@ 0x28
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40012400 	.word	0x40012400
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40011000 	.word	0x40011000
 8000d9c:	40012800 	.word	0x40012800

08000da0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da6:	f107 0310 	add.w	r3, r7, #16
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db4:	4b42      	ldr	r3, [pc, #264]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	4a41      	ldr	r2, [pc, #260]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000dba:	f043 0310 	orr.w	r3, r3, #16
 8000dbe:	6193      	str	r3, [r2, #24]
 8000dc0:	4b3f      	ldr	r3, [pc, #252]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f003 0310 	and.w	r3, r3, #16
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dcc:	4b3c      	ldr	r3, [pc, #240]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	4a3b      	ldr	r2, [pc, #236]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000dd2:	f043 0320 	orr.w	r3, r3, #32
 8000dd6:	6193      	str	r3, [r2, #24]
 8000dd8:	4b39      	ldr	r3, [pc, #228]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	f003 0320 	and.w	r3, r3, #32
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de4:	4b36      	ldr	r3, [pc, #216]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	4a35      	ldr	r2, [pc, #212]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000dea:	f043 0304 	orr.w	r3, r3, #4
 8000dee:	6193      	str	r3, [r2, #24]
 8000df0:	4b33      	ldr	r3, [pc, #204]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	f003 0304 	and.w	r3, r3, #4
 8000df8:	607b      	str	r3, [r7, #4]
 8000dfa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfc:	4b30      	ldr	r3, [pc, #192]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	4a2f      	ldr	r2, [pc, #188]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000e02:	f043 0308 	orr.w	r3, r3, #8
 8000e06:	6193      	str	r3, [r2, #24]
 8000e08:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec0 <MX_GPIO_Init+0x120>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	f003 0308 	and.w	r3, r3, #8
 8000e10:	603b      	str	r3, [r7, #0]
 8000e12:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SSR_3_Pin|SSR_2_Pin|SSR_1_Pin|ENABLE_M1_Pin
 8000e14:	2200      	movs	r2, #0
 8000e16:	f64f 71dc 	movw	r1, #65500	@ 0xffdc
 8000e1a:	482a      	ldr	r0, [pc, #168]	@ (8000ec4 <MX_GPIO_Init+0x124>)
 8000e1c:	f002 f8e6 	bl	8002fec <HAL_GPIO_WritePin>
                          |ENABLE_M2_Pin|DIR_Pin|SSR_6_Pin|SSR_5_Pin
                          |RELAY_RESET_3_Pin|RELAY_RESET_2_Pin|RELAY_K7_Pin|RELAY_K1_Pin
                          |RELAY_K2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ENABLE_M3_Pin|ENABLE_M4_Pin|MUX_SELECT_Pin|ENABLE_M5_Pin
 8000e20:	2200      	movs	r2, #0
 8000e22:	f649 11f7 	movw	r1, #39415	@ 0x99f7
 8000e26:	4828      	ldr	r0, [pc, #160]	@ (8000ec8 <MX_GPIO_Init+0x128>)
 8000e28:	f002 f8e0 	bl	8002fec <HAL_GPIO_WritePin>
                          |ENABLE_M6_Pin|ENABLE_M7_Pin|ENABLE_M8_Pin|RELAY_K12_CAL_RES_Pin
                          |RELAY_K11_CAL_CONT_Pin|RELAY_K9_K10_GND_COND_Pin|RELAY_K8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|SSR_8_Pin|SSR_7_Pin|RELAY_K4_Pin
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f24c 313a 	movw	r1, #49978	@ 0xc33a
 8000e32:	4826      	ldr	r0, [pc, #152]	@ (8000ecc <MX_GPIO_Init+0x12c>)
 8000e34:	f002 f8da 	bl	8002fec <HAL_GPIO_WritePin>
                          |RELAY_K5_Pin|RELAY_K6_Pin|RELAY_RESET_1_Pin|SSR_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_K3_GPIO_Port, RELAY_K3_Pin, GPIO_PIN_RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4824      	ldr	r0, [pc, #144]	@ (8000ed0 <MX_GPIO_Init+0x130>)
 8000e3e:	f002 f8d5 	bl	8002fec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = SSR_3_Pin|SSR_2_Pin|SSR_1_Pin|ENABLE_M1_Pin
 8000e42:	f64f 73dc 	movw	r3, #65500	@ 0xffdc
 8000e46:	613b      	str	r3, [r7, #16]
                          |ENABLE_M2_Pin|DIR_Pin|SSR_6_Pin|SSR_5_Pin
                          |RELAY_RESET_3_Pin|RELAY_RESET_2_Pin|RELAY_K7_Pin|RELAY_K1_Pin
                          |RELAY_K2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2302      	movs	r3, #2
 8000e52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e54:	f107 0310 	add.w	r3, r7, #16
 8000e58:	4619      	mov	r1, r3
 8000e5a:	481a      	ldr	r0, [pc, #104]	@ (8000ec4 <MX_GPIO_Init+0x124>)
 8000e5c:	f001 ff42 	bl	8002ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ENABLE_M3_Pin|ENABLE_M4_Pin|MUX_SELECT_Pin|ENABLE_M5_Pin
 8000e60:	f649 13f7 	movw	r3, #39415	@ 0x99f7
 8000e64:	613b      	str	r3, [r7, #16]
                          |ENABLE_M6_Pin|ENABLE_M7_Pin|ENABLE_M8_Pin|RELAY_K12_CAL_RES_Pin
                          |RELAY_K11_CAL_CONT_Pin|RELAY_K9_K10_GND_COND_Pin|RELAY_K8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	2301      	movs	r3, #1
 8000e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 0310 	add.w	r3, r7, #16
 8000e76:	4619      	mov	r1, r3
 8000e78:	4813      	ldr	r0, [pc, #76]	@ (8000ec8 <MX_GPIO_Init+0x128>)
 8000e7a:	f001 ff33 	bl	8002ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Pin|SSR_8_Pin|SSR_7_Pin|RELAY_K4_Pin
 8000e7e:	f24c 333a 	movw	r3, #49978	@ 0xc33a
 8000e82:	613b      	str	r3, [r7, #16]
                          |RELAY_K5_Pin|RELAY_K6_Pin|RELAY_RESET_1_Pin|SSR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	f107 0310 	add.w	r3, r7, #16
 8000e94:	4619      	mov	r1, r3
 8000e96:	480d      	ldr	r0, [pc, #52]	@ (8000ecc <MX_GPIO_Init+0x12c>)
 8000e98:	f001 ff24 	bl	8002ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RELAY_K3_Pin;
 8000e9c:	2304      	movs	r3, #4
 8000e9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RELAY_K3_GPIO_Port, &GPIO_InitStruct);
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4807      	ldr	r0, [pc, #28]	@ (8000ed0 <MX_GPIO_Init+0x130>)
 8000eb4:	f001 ff16 	bl	8002ce4 <HAL_GPIO_Init>

}
 8000eb8:	bf00      	nop
 8000eba:	3720      	adds	r7, #32
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40011000 	.word	0x40011000
 8000ec8:	40010800 	.word	0x40010800
 8000ecc:	40010c00 	.word	0x40010c00
 8000ed0:	40011400 	.word	0x40011400

08000ed4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ed8:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000eda:	4a13      	ldr	r2, [pc, #76]	@ (8000f28 <MX_I2C1_Init+0x54>)
 8000edc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ede:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000ee0:	4a12      	ldr	r2, [pc, #72]	@ (8000f2c <MX_I2C1_Init+0x58>)
 8000ee2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000eea:	4b0e      	ldr	r3, [pc, #56]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000ef2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ef6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f04:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f10:	4804      	ldr	r0, [pc, #16]	@ (8000f24 <MX_I2C1_Init+0x50>)
 8000f12:	f002 f89d 	bl	8003050 <HAL_I2C_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f1c:	f000 feb8 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	200000d8 	.word	0x200000d8
 8000f28:	40005400 	.word	0x40005400
 8000f2c:	000186a0 	.word	0x000186a0

08000f30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f38:	f107 0310 	add.w	r3, r7, #16
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a15      	ldr	r2, [pc, #84]	@ (8000fa0 <HAL_I2C_MspInit+0x70>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d123      	bne.n	8000f98 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <HAL_I2C_MspInit+0x74>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	4a13      	ldr	r2, [pc, #76]	@ (8000fa4 <HAL_I2C_MspInit+0x74>)
 8000f56:	f043 0308 	orr.w	r3, r3, #8
 8000f5a:	6193      	str	r3, [r2, #24]
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_I2C_MspInit+0x74>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f003 0308 	and.w	r3, r3, #8
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f68:	23c0      	movs	r3, #192	@ 0xc0
 8000f6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f6c:	2312      	movs	r3, #18
 8000f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f70:	2303      	movs	r3, #3
 8000f72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f74:	f107 0310 	add.w	r3, r7, #16
 8000f78:	4619      	mov	r1, r3
 8000f7a:	480b      	ldr	r0, [pc, #44]	@ (8000fa8 <HAL_I2C_MspInit+0x78>)
 8000f7c:	f001 feb2 	bl	8002ce4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f80:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <HAL_I2C_MspInit+0x74>)
 8000f82:	69db      	ldr	r3, [r3, #28]
 8000f84:	4a07      	ldr	r2, [pc, #28]	@ (8000fa4 <HAL_I2C_MspInit+0x74>)
 8000f86:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f8a:	61d3      	str	r3, [r2, #28]
 8000f8c:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <HAL_I2C_MspInit+0x74>)
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f98:	bf00      	nop
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40005400 	.word	0x40005400
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40010c00 	.word	0x40010c00

08000fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb2:	f001 f8d5 	bl	8002160 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb6:	f000 f831 	bl	800101c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fba:	f7ff fef1 	bl	8000da0 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000fbe:	f000 ff07 	bl	8001dd0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000fc2:	f000 ffcb 	bl	8001f5c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000fc6:	f7ff fe09 	bl	8000bdc <MX_ADC1_Init>
  MX_ADC2_Init();
 8000fca:	f7ff fe45 	bl	8000c58 <MX_ADC2_Init>
  MX_I2C1_Init();
 8000fce:	f7ff ff81 	bl	8000ed4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000fd2:	f000 ffed 	bl	8001fb0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize stepper motors
  motor_init();
 8000fd6:	f000 fd65 	bl	8001aa4 <motor_init>
  motorLock = mFree;
 8000fda:	4b0d      	ldr	r3, [pc, #52]	@ (8001010 <main+0x64>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]

  // initialize multiplexer
  HAL_GPIO_WritePin(MUX_SELECT_GPIO_Port, MUX_SELECT_Pin, SET); // SET = UART-tx / RESET = Din from GPS
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2104      	movs	r1, #4
 8000fe4:	480b      	ldr	r0, [pc, #44]	@ (8001014 <main+0x68>)
 8000fe6:	f002 f801 	bl	8002fec <HAL_GPIO_WritePin>

  // Initialize relays
  relay_init();
 8000fea:	f000 fd21 	bl	8001a30 <relay_init>
  relayLock = reFree;
 8000fee:	4b0a      	ldr	r3, [pc, #40]	@ (8001018 <main+0x6c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]

  // Options menu
  printWelcomeMessage();
 8000ff4:	f000 f862 	bl	80010bc <printWelcomeMessage>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  char option = readInput();
 8000ff8:	f000 f88c 	bl	8001114 <readInput>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	71fb      	strb	r3, [r7, #7]
	  uint8_t result = processInput(option);
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f8a8 	bl	8001158 <processInput>
 8001008:	4603      	mov	r3, r0
 800100a:	71bb      	strb	r3, [r7, #6]
  {
 800100c:	bf00      	nop
 800100e:	e7f3      	b.n	8000ff8 <main+0x4c>
 8001010:	2000012c 	.word	0x2000012c
 8001014:	40010800 	.word	0x40010800
 8001018:	2000012d 	.word	0x2000012d

0800101c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b094      	sub	sp, #80	@ 0x50
 8001020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001022:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001026:	2228      	movs	r2, #40	@ 0x28
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f004 ff04 	bl	8005e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800104c:	2302      	movs	r3, #2
 800104e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001050:	2301      	movs	r3, #1
 8001052:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001054:	2310      	movs	r3, #16
 8001056:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001058:	2300      	movs	r3, #0
 800105a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001060:	4618      	mov	r0, r3
 8001062:	f003 f829 	bl	80040b8 <HAL_RCC_OscConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800106c:	f000 fe10 	bl	8001c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001070:	230f      	movs	r3, #15
 8001072:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001078:	2300      	movs	r3, #0
 800107a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800107c:	2300      	movs	r3, #0
 800107e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001080:	2300      	movs	r3, #0
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f003 fa96 	bl	80045bc <HAL_RCC_ClockConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001096:	f000 fdfb 	bl	8001c90 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800109a:	2302      	movs	r3, #2
 800109c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 fc17 	bl	80048d8 <HAL_RCCEx_PeriphCLKConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010b0:	f000 fdee 	bl	8001c90 <Error_Handler>
  }
}
 80010b4:	bf00      	nop
 80010b6:	3750      	adds	r7, #80	@ 0x50
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <printWelcomeMessage>:

/* USER CODE BEGIN 4 */
/***************************************** START AUTOLAUNCHER FUNCTIONS *****************************************/

void printWelcomeMessage(void){
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, WELCOME_MSG, strlen(WELCOME_MSG), HAL_MAX_DELAY);
 80010c0:	f04f 33ff 	mov.w	r3, #4294967295
 80010c4:	2237      	movs	r2, #55	@ 0x37
 80010c6:	490e      	ldr	r1, [pc, #56]	@ (8001100 <printWelcomeMessage+0x44>)
 80010c8:	480e      	ldr	r0, [pc, #56]	@ (8001104 <printWelcomeMessage+0x48>)
 80010ca:	f004 fba1 	bl	8005810 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, menu_relays, strlen(menu_relays), HAL_MAX_DELAY);
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295
 80010d2:	f240 1279 	movw	r2, #377	@ 0x179
 80010d6:	490c      	ldr	r1, [pc, #48]	@ (8001108 <printWelcomeMessage+0x4c>)
 80010d8:	480a      	ldr	r0, [pc, #40]	@ (8001104 <printWelcomeMessage+0x48>)
 80010da:	f004 fb99 	bl	8005810 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, menu_functions, strlen(menu_functions), HAL_MAX_DELAY);
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	2279      	movs	r2, #121	@ 0x79
 80010e4:	4909      	ldr	r1, [pc, #36]	@ (800110c <printWelcomeMessage+0x50>)
 80010e6:	4807      	ldr	r0, [pc, #28]	@ (8001104 <printWelcomeMessage+0x48>)
 80010e8:	f004 fb92 	bl	8005810 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, menu_motors, strlen(menu_motors), HAL_MAX_DELAY);
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	229a      	movs	r2, #154	@ 0x9a
 80010f2:	4907      	ldr	r1, [pc, #28]	@ (8001110 <printWelcomeMessage+0x54>)
 80010f4:	4803      	ldr	r0, [pc, #12]	@ (8001104 <printWelcomeMessage+0x48>)
 80010f6:	f004 fb8b 	bl	8005810 <HAL_UART_Transmit>
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	08006770 	.word	0x08006770
 8001104:	2000017c 	.word	0x2000017c
 8001108:	08006880 	.word	0x08006880
 800110c:	080069fc 	.word	0x080069fc
 8001110:	08006a78 	.word	0x08006a78

08001114 <readInput>:


/* Read user input and return the option selected 1-2-3*/
char readInput(void){
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
	char rxBuffer[1];

	HAL_UART_Transmit(&huart1, PROMPT, strlen(PROMPT), HAL_MAX_DELAY);
 800111a:	f04f 33ff 	mov.w	r3, #4294967295
 800111e:	2213      	movs	r2, #19
 8001120:	490b      	ldr	r1, [pc, #44]	@ (8001150 <readInput+0x3c>)
 8001122:	480c      	ldr	r0, [pc, #48]	@ (8001154 <readInput+0x40>)
 8001124:	f004 fb74 	bl	8005810 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart1, rxBuffer, 1, HAL_MAX_DELAY);
 8001128:	1d39      	adds	r1, r7, #4
 800112a:	f04f 33ff 	mov.w	r3, #4294967295
 800112e:	2201      	movs	r2, #1
 8001130:	4808      	ldr	r0, [pc, #32]	@ (8001154 <readInput+0x40>)
 8001132:	f004 fbf8 	bl	8005926 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart1, rxBuffer, 1, HAL_MAX_DELAY); // echo
 8001136:	1d39      	adds	r1, r7, #4
 8001138:	f04f 33ff 	mov.w	r3, #4294967295
 800113c:	2201      	movs	r2, #1
 800113e:	4805      	ldr	r0, [pc, #20]	@ (8001154 <readInput+0x40>)
 8001140:	f004 fb66 	bl	8005810 <HAL_UART_Transmit>

	return rxBuffer[0];
 8001144:	793b      	ldrb	r3, [r7, #4]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	080067a8 	.word	0x080067a8
 8001154:	2000017c 	.word	0x2000017c

08001158 <processInput>:

uint8_t processInput(char option){
 8001158:	b590      	push	{r4, r7, lr}
 800115a:	b0b7      	sub	sp, #220	@ 0xdc
 800115c:	af02      	add	r7, sp, #8
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
	// default
	char msg[50];
	// ADC measurement
	char adcmsg[50];
	float vin = 0.0;
 8001162:	f04f 0300 	mov.w	r3, #0
 8001166:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	uint32_t adcReading = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc


	// EEPROM
	uint8_t chipAddress = 0xA0; // 0b1010000 7 bit address
 8001170:	23a0      	movs	r3, #160	@ 0xa0
 8001172:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
	uint8_t dataReceive[10];
	uint8_t dataByte[4]; // = {0x00, 5, 12, 4}; // store 5 in memory 0x00 and 12 in (n+1)= 0x01
	uint8_t startAddress[1] = {0x00};
 8001176:	2300      	movs	r3, #0
 8001178:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	char output[50];

	// print what was selected
	sprintf(msg, "\r\n> Executing OPTION %d...\r\n",option);
 800117c:	79fa      	ldrb	r2, [r7, #7]
 800117e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001182:	49c9      	ldr	r1, [pc, #804]	@ (80014a8 <processInput+0x350>)
 8001184:	4618      	mov	r0, r3
 8001186:	f004 fe37 	bl	8005df8 <siprintf>
	HAL_UART_Transmit(&huart1, msg, strlen(msg), HAL_MAX_DELAY);
 800118a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800118e:	4618      	mov	r0, r3
 8001190:	f7fe ffde 	bl	8000150 <strlen>
 8001194:	4603      	mov	r3, r0
 8001196:	b29a      	uxth	r2, r3
 8001198:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	48c2      	ldr	r0, [pc, #776]	@ (80014ac <processInput+0x354>)
 80011a2:	f004 fb35 	bl	8005810 <HAL_UART_Transmit>

	// Execute selected action
	switch(option){
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	3b30      	subs	r3, #48	@ 0x30
 80011aa:	2b49      	cmp	r3, #73	@ 0x49
 80011ac:	f200 8418 	bhi.w	80019e0 <processInput+0x888>
 80011b0:	a201      	add	r2, pc, #4	@ (adr r2, 80011b8 <processInput+0x60>)
 80011b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b6:	bf00      	nop
 80011b8:	080012e1 	.word	0x080012e1
 80011bc:	080012ed 	.word	0x080012ed
 80011c0:	0800131d 	.word	0x0800131d
 80011c4:	0800134d 	.word	0x0800134d
 80011c8:	0800137b 	.word	0x0800137b
 80011cc:	080013a9 	.word	0x080013a9
 80011d0:	080013d5 	.word	0x080013d5
 80011d4:	08001401 	.word	0x08001401
 80011d8:	08001431 	.word	0x08001431
 80011dc:	08001461 	.word	0x08001461
 80011e0:	080019e1 	.word	0x080019e1
 80011e4:	080019bb 	.word	0x080019bb
 80011e8:	080019e1 	.word	0x080019e1
 80011ec:	080019e1 	.word	0x080019e1
 80011f0:	080019e1 	.word	0x080019e1
 80011f4:	080019e1 	.word	0x080019e1
 80011f8:	080019e1 	.word	0x080019e1
 80011fc:	080019e1 	.word	0x080019e1
 8001200:	080019e1 	.word	0x080019e1
 8001204:	080019e1 	.word	0x080019e1
 8001208:	080019e1 	.word	0x080019e1
 800120c:	080019e1 	.word	0x080019e1
 8001210:	080019e1 	.word	0x080019e1
 8001214:	080019e1 	.word	0x080019e1
 8001218:	080019e1 	.word	0x080019e1
 800121c:	080019e1 	.word	0x080019e1
 8001220:	080019e1 	.word	0x080019e1
 8001224:	080019e1 	.word	0x080019e1
 8001228:	080019e1 	.word	0x080019e1
 800122c:	080019e1 	.word	0x080019e1
 8001230:	080019e1 	.word	0x080019e1
 8001234:	080019e1 	.word	0x080019e1
 8001238:	080019e1 	.word	0x080019e1
 800123c:	080019e1 	.word	0x080019e1
 8001240:	080019e1 	.word	0x080019e1
 8001244:	080019e1 	.word	0x080019e1
 8001248:	080019e1 	.word	0x080019e1
 800124c:	080019e1 	.word	0x080019e1
 8001250:	080019e1 	.word	0x080019e1
 8001254:	080019e1 	.word	0x080019e1
 8001258:	080019e1 	.word	0x080019e1
 800125c:	080019e1 	.word	0x080019e1
 8001260:	080019e1 	.word	0x080019e1
 8001264:	080019e1 	.word	0x080019e1
 8001268:	080019e1 	.word	0x080019e1
 800126c:	080019e1 	.word	0x080019e1
 8001270:	080019e1 	.word	0x080019e1
 8001274:	080019e1 	.word	0x080019e1
 8001278:	080019e1 	.word	0x080019e1
 800127c:	08001865 	.word	0x08001865
 8001280:	080019e1 	.word	0x080019e1
 8001284:	080019e1 	.word	0x080019e1
 8001288:	080018b1 	.word	0x080018b1
 800128c:	080014e9 	.word	0x080014e9
 8001290:	080018d7 	.word	0x080018d7
 8001294:	080018fd 	.word	0x080018fd
 8001298:	08001923 	.word	0x08001923
 800129c:	080017d5 	.word	0x080017d5
 80012a0:	08001949 	.word	0x08001949
 80012a4:	0800196f 	.word	0x0800196f
 80012a8:	08001995 	.word	0x08001995
 80012ac:	080019e1 	.word	0x080019e1
 80012b0:	080019e1 	.word	0x080019e1
 80012b4:	08001849 	.word	0x08001849
 80012b8:	08001857 	.word	0x08001857
 80012bc:	08001485 	.word	0x08001485
 80012c0:	0800150d 	.word	0x0800150d
 80012c4:	0800188b 	.word	0x0800188b
 80012c8:	08001531 	.word	0x08001531
 80012cc:	08001661 	.word	0x08001661
 80012d0:	080019e1 	.word	0x080019e1
 80012d4:	080014c5 	.word	0x080014c5
 80012d8:	080019e1 	.word	0x080019e1
 80012dc:	08001555 	.word	0x08001555
	case '0': // toggle green led
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80012e0:	2102      	movs	r1, #2
 80012e2:	4873      	ldr	r0, [pc, #460]	@ (80014b0 <processInput+0x358>)
 80012e4:	f001 fe9a 	bl	800301c <HAL_GPIO_TogglePin>
		return 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	e38f      	b.n	8001a0c <processInput+0x8b4>
	case '1': // Set relay XBT1
		if(relayLock == reFree){
 80012ec:	4b71      	ldr	r3, [pc, #452]	@ (80014b4 <processInput+0x35c>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d111      	bne.n	8001318 <processInput+0x1c0>
			relayLock = reLocked;
 80012f4:	4b6f      	ldr	r3, [pc, #444]	@ (80014b4 <processInput+0x35c>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K1_GPIO_Port, RELAY_K1_Pin, 10); // SET relay k1
 80012fa:	220a      	movs	r2, #10
 80012fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001300:	486d      	ldr	r0, [pc, #436]	@ (80014b8 <processInput+0x360>)
 8001302:	f000 fbaf 	bl	8001a64 <drive_relay>
			drive_relay(SSR_1_GPIO_Port, SSR_1_Pin, 1); // SET SSR1
 8001306:	2201      	movs	r2, #1
 8001308:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800130c:	486a      	ldr	r0, [pc, #424]	@ (80014b8 <processInput+0x360>)
 800130e:	f000 fba9 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 8001312:	4b68      	ldr	r3, [pc, #416]	@ (80014b4 <processInput+0x35c>)
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]
		// SET SSR1
//		HAL_GPIO_WritePin(SSR_1_GPIO_Port, SSR_1_Pin, SET); // set SSR latch
//		HAL_Delay(1); // latch needs 300 ns to set/reset
//		HAL_GPIO_WritePin(SSR_1_GPIO_Port, SSR_1_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 8001318:	2300      	movs	r3, #0
 800131a:	e377      	b.n	8001a0c <processInput+0x8b4>
	case '2': // Set relay XBT2
		if(relayLock == reFree){
 800131c:	4b65      	ldr	r3, [pc, #404]	@ (80014b4 <processInput+0x35c>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d111      	bne.n	8001348 <processInput+0x1f0>
			relayLock = reLocked;
 8001324:	4b63      	ldr	r3, [pc, #396]	@ (80014b4 <processInput+0x35c>)
 8001326:	2201      	movs	r2, #1
 8001328:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K2_GPIO_Port, RELAY_K2_Pin, 10); // SET relay k1
 800132a:	220a      	movs	r2, #10
 800132c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001330:	4861      	ldr	r0, [pc, #388]	@ (80014b8 <processInput+0x360>)
 8001332:	f000 fb97 	bl	8001a64 <drive_relay>
			drive_relay(SSR_2_GPIO_Port, SSR_2_Pin, 1); // SET SSR1
 8001336:	2201      	movs	r2, #1
 8001338:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800133c:	485e      	ldr	r0, [pc, #376]	@ (80014b8 <processInput+0x360>)
 800133e:	f000 fb91 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 8001342:	4b5c      	ldr	r3, [pc, #368]	@ (80014b4 <processInput+0x35c>)
 8001344:	2200      	movs	r2, #0
 8001346:	701a      	strb	r2, [r3, #0]
//		// SET SSR2
//		HAL_GPIO_WritePin(SSR_2_GPIO_Port, SSR_2_Pin, SET); // set SSR latch
//		HAL_Delay(1);
//		HAL_GPIO_WritePin(SSR_2_GPIO_Port, SSR_2_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 8001348:	2300      	movs	r3, #0
 800134a:	e35f      	b.n	8001a0c <processInput+0x8b4>
	case '3': // Set relay XBT3
		if(relayLock == reFree){
 800134c:	4b59      	ldr	r3, [pc, #356]	@ (80014b4 <processInput+0x35c>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d110      	bne.n	8001376 <processInput+0x21e>
			relayLock = reLocked;
 8001354:	4b57      	ldr	r3, [pc, #348]	@ (80014b4 <processInput+0x35c>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K3_GPIO_Port, RELAY_K3_Pin, 10); // SET relay k3
 800135a:	220a      	movs	r2, #10
 800135c:	2104      	movs	r1, #4
 800135e:	4857      	ldr	r0, [pc, #348]	@ (80014bc <processInput+0x364>)
 8001360:	f000 fb80 	bl	8001a64 <drive_relay>
			drive_relay(SSR_3_GPIO_Port, SSR_3_Pin, 1); // SET SSR3
 8001364:	2201      	movs	r2, #1
 8001366:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800136a:	4853      	ldr	r0, [pc, #332]	@ (80014b8 <processInput+0x360>)
 800136c:	f000 fb7a 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 8001370:	4b50      	ldr	r3, [pc, #320]	@ (80014b4 <processInput+0x35c>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
//		// SET SSR3
//		HAL_GPIO_WritePin(SSR_3_GPIO_Port, SSR_3_Pin, SET); // set SSR latch
//		HAL_Delay(1);
//		HAL_GPIO_WritePin(SSR_3_GPIO_Port, SSR_3_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 8001376:	2300      	movs	r3, #0
 8001378:	e348      	b.n	8001a0c <processInput+0x8b4>
	case '4': // Set relay XBT4
		if(relayLock == reFree){
 800137a:	4b4e      	ldr	r3, [pc, #312]	@ (80014b4 <processInput+0x35c>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d110      	bne.n	80013a4 <processInput+0x24c>
			relayLock = reLocked;
 8001382:	4b4c      	ldr	r3, [pc, #304]	@ (80014b4 <processInput+0x35c>)
 8001384:	2201      	movs	r2, #1
 8001386:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K4_GPIO_Port, RELAY_K4_Pin, 10); // SET relay k4
 8001388:	220a      	movs	r2, #10
 800138a:	2108      	movs	r1, #8
 800138c:	4848      	ldr	r0, [pc, #288]	@ (80014b0 <processInput+0x358>)
 800138e:	f000 fb69 	bl	8001a64 <drive_relay>
			drive_relay(SSR_4_GPIO_Port, SSR_4_Pin, 1); // SET SSR4
 8001392:	2201      	movs	r2, #1
 8001394:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001398:	4845      	ldr	r0, [pc, #276]	@ (80014b0 <processInput+0x358>)
 800139a:	f000 fb63 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 800139e:	4b45      	ldr	r3, [pc, #276]	@ (80014b4 <processInput+0x35c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	701a      	strb	r2, [r3, #0]
//		// SET SSR4
//		HAL_GPIO_WritePin(SSR_4_GPIO_Port, SSR_4_Pin, SET); // set SSR latch
//		HAL_Delay(1);
//		HAL_GPIO_WritePin(SSR_4_GPIO_Port, SSR_4_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	e331      	b.n	8001a0c <processInput+0x8b4>
	case '5': // Set relay XBT5
		if(relayLock == reFree){
 80013a8:	4b42      	ldr	r3, [pc, #264]	@ (80014b4 <processInput+0x35c>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d10f      	bne.n	80013d0 <processInput+0x278>
			relayLock = reLocked;
 80013b0:	4b40      	ldr	r3, [pc, #256]	@ (80014b4 <processInput+0x35c>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K5_GPIO_Port, RELAY_K5_Pin, 10); // SET relay k5
 80013b6:	220a      	movs	r2, #10
 80013b8:	2110      	movs	r1, #16
 80013ba:	483d      	ldr	r0, [pc, #244]	@ (80014b0 <processInput+0x358>)
 80013bc:	f000 fb52 	bl	8001a64 <drive_relay>
			drive_relay(SSR_5_GPIO_Port, SSR_5_Pin, 1); // SET SSR5
 80013c0:	2201      	movs	r2, #1
 80013c2:	2180      	movs	r1, #128	@ 0x80
 80013c4:	483c      	ldr	r0, [pc, #240]	@ (80014b8 <processInput+0x360>)
 80013c6:	f000 fb4d 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 80013ca:	4b3a      	ldr	r3, [pc, #232]	@ (80014b4 <processInput+0x35c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
//		// SET SSR5
//		HAL_GPIO_WritePin(SSR_5_GPIO_Port, SSR_5_Pin, SET); // set SSR latch
//		HAL_Delay(1);
//		HAL_GPIO_WritePin(SSR_5_GPIO_Port, SSR_5_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	e31b      	b.n	8001a0c <processInput+0x8b4>
	case '6': // Set relay XBT6
		if(relayLock == reFree){
 80013d4:	4b37      	ldr	r3, [pc, #220]	@ (80014b4 <processInput+0x35c>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d10f      	bne.n	80013fc <processInput+0x2a4>
			relayLock = reLocked;
 80013dc:	4b35      	ldr	r3, [pc, #212]	@ (80014b4 <processInput+0x35c>)
 80013de:	2201      	movs	r2, #1
 80013e0:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K6_GPIO_Port, RELAY_K6_Pin, 10); // SET relay k6
 80013e2:	220a      	movs	r2, #10
 80013e4:	2120      	movs	r1, #32
 80013e6:	4832      	ldr	r0, [pc, #200]	@ (80014b0 <processInput+0x358>)
 80013e8:	f000 fb3c 	bl	8001a64 <drive_relay>
			drive_relay(SSR_6_GPIO_Port, SSR_6_Pin, 1); // SET SSR6
 80013ec:	2201      	movs	r2, #1
 80013ee:	2140      	movs	r1, #64	@ 0x40
 80013f0:	4831      	ldr	r0, [pc, #196]	@ (80014b8 <processInput+0x360>)
 80013f2:	f000 fb37 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 80013f6:	4b2f      	ldr	r3, [pc, #188]	@ (80014b4 <processInput+0x35c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	701a      	strb	r2, [r3, #0]
//		// SET SSR6
//		HAL_GPIO_WritePin(SSR_6_GPIO_Port, SSR_6_Pin, SET); // set SSR latch
//		HAL_Delay(1);
//		HAL_GPIO_WritePin(SSR_6_GPIO_Port, SSR_6_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	e305      	b.n	8001a0c <processInput+0x8b4>
	case '7': // Set relay XBT7
		if(relayLock == reFree){
 8001400:	4b2c      	ldr	r3, [pc, #176]	@ (80014b4 <processInput+0x35c>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d111      	bne.n	800142c <processInput+0x2d4>
			relayLock = reLocked;
 8001408:	4b2a      	ldr	r3, [pc, #168]	@ (80014b4 <processInput+0x35c>)
 800140a:	2201      	movs	r2, #1
 800140c:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K7_GPIO_Port, RELAY_K7_Pin, 10); // SET relay k7
 800140e:	220a      	movs	r2, #10
 8001410:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001414:	4828      	ldr	r0, [pc, #160]	@ (80014b8 <processInput+0x360>)
 8001416:	f000 fb25 	bl	8001a64 <drive_relay>
			drive_relay(SSR_7_GPIO_Port, SSR_7_Pin, 1); // SET SSR7
 800141a:	2201      	movs	r2, #1
 800141c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001420:	4823      	ldr	r0, [pc, #140]	@ (80014b0 <processInput+0x358>)
 8001422:	f000 fb1f 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 8001426:	4b23      	ldr	r3, [pc, #140]	@ (80014b4 <processInput+0x35c>)
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]
//		// SET SSR7
//		HAL_GPIO_WritePin(SSR_7_GPIO_Port, SSR_7_Pin, SET); // set SSR latch
//		HAL_Delay(1);
//		HAL_GPIO_WritePin(SSR_7_GPIO_Port, SSR_7_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 800142c:	2300      	movs	r3, #0
 800142e:	e2ed      	b.n	8001a0c <processInput+0x8b4>
	case '8': // Set relay XBT8
		if(relayLock == reFree){
 8001430:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <processInput+0x35c>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d111      	bne.n	800145c <processInput+0x304>
			relayLock = reLocked;
 8001438:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <processInput+0x35c>)
 800143a:	2201      	movs	r2, #1
 800143c:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K8_GPIO_Port, RELAY_K8_Pin, 10); // SET relay k8
 800143e:	220a      	movs	r2, #10
 8001440:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001444:	481e      	ldr	r0, [pc, #120]	@ (80014c0 <processInput+0x368>)
 8001446:	f000 fb0d 	bl	8001a64 <drive_relay>
			drive_relay(SSR_8_GPIO_Port, SSR_8_Pin, 1); // SET SSR8
 800144a:	2201      	movs	r2, #1
 800144c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001450:	4817      	ldr	r0, [pc, #92]	@ (80014b0 <processInput+0x358>)
 8001452:	f000 fb07 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 8001456:	4b17      	ldr	r3, [pc, #92]	@ (80014b4 <processInput+0x35c>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
//		// SET SSR8
//		HAL_GPIO_WritePin(SSR_8_GPIO_Port, SSR_8_Pin, SET); // set SSR latch
//		HAL_Delay(1);
//		HAL_GPIO_WritePin(SSR_8_GPIO_Port, SSR_8_Pin, RESET); // release SSR latch
//		HAL_Delay(1);
		return 0;
 800145c:	2300      	movs	r3, #0
 800145e:	e2d5      	b.n	8001a0c <processInput+0x8b4>
	case '9': // Set relay GND
		if(relayLock == reFree){
 8001460:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <processInput+0x35c>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d10b      	bne.n	8001480 <processInput+0x328>
			relayLock = reLocked;
 8001468:	4b12      	ldr	r3, [pc, #72]	@ (80014b4 <processInput+0x35c>)
 800146a:	2201      	movs	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K9_K10_GND_COND_GPIO_Port, RELAY_K9_K10_GND_COND_Pin, 10); // SET relay k9 k10
 800146e:	220a      	movs	r2, #10
 8001470:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001474:	4812      	ldr	r0, [pc, #72]	@ (80014c0 <processInput+0x368>)
 8001476:	f000 faf5 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <processInput+0x35c>)
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
//		// SET relay k9 k10
//		HAL_GPIO_WritePin(RELAY_K9_K10_GND_COND_GPIO_Port, RELAY_K9_K10_GND_COND_Pin, SET); // set relay
//		HAL_Delay(8);
//		HAL_GPIO_WritePin(RELAY_K9_K10_GND_COND_GPIO_Port, RELAY_K9_K10_GND_COND_Pin, RESET); // release coil
//		HAL_Delay(2);
		return 0;
 8001480:	2300      	movs	r3, #0
 8001482:	e2c3      	b.n	8001a0c <processInput+0x8b4>
	case 'q': // Set relay CAL CONT
		if(relayLock == reFree){
 8001484:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <processInput+0x35c>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d10b      	bne.n	80014a4 <processInput+0x34c>
			relayLock = reLocked;
 800148c:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <processInput+0x35c>)
 800148e:	2201      	movs	r2, #1
 8001490:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K11_CAL_CONT_GPIO_Port, RELAY_K11_CAL_CONT_Pin, 10); // SET relay k11
 8001492:	220a      	movs	r2, #10
 8001494:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001498:	4809      	ldr	r0, [pc, #36]	@ (80014c0 <processInput+0x368>)
 800149a:	f000 fae3 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 800149e:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <processInput+0x35c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
//		// SET relay k11
//		HAL_GPIO_WritePin(RELAY_K11_CAL_CONT_GPIO_Port, RELAY_K11_CAL_CONT_Pin, SET); // set relay
//		HAL_Delay(8);
//		HAL_GPIO_WritePin(RELAY_K11_CAL_CONT_GPIO_Port, RELAY_K11_CAL_CONT_Pin, RESET); // release coil
//		HAL_Delay(2);
		return 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	e2b1      	b.n	8001a0c <processInput+0x8b4>
 80014a8:	080067bc 	.word	0x080067bc
 80014ac:	2000017c 	.word	0x2000017c
 80014b0:	40010c00 	.word	0x40010c00
 80014b4:	2000012d 	.word	0x2000012d
 80014b8:	40011000 	.word	0x40011000
 80014bc:	40011400 	.word	0x40011400
 80014c0:	40010800 	.word	0x40010800
	case 'w': // Set relay CAL RES
		if(relayLock == reFree){
 80014c4:	4bb6      	ldr	r3, [pc, #728]	@ (80017a0 <processInput+0x648>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d10b      	bne.n	80014e4 <processInput+0x38c>
			relayLock = reLocked;
 80014cc:	4bb4      	ldr	r3, [pc, #720]	@ (80017a0 <processInput+0x648>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_K12_CAL_RES_GPIO_Port, RELAY_K12_CAL_RES_Pin, 10); // SET relay k12
 80014d2:	220a      	movs	r2, #10
 80014d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014d8:	48b2      	ldr	r0, [pc, #712]	@ (80017a4 <processInput+0x64c>)
 80014da:	f000 fac3 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 80014de:	4bb0      	ldr	r3, [pc, #704]	@ (80017a0 <processInput+0x648>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
//		// SET relay k12
//		HAL_GPIO_WritePin(RELAY_K12_CAL_RES_GPIO_Port, RELAY_K12_CAL_RES_Pin, SET); // set relay
//		HAL_Delay(8);
//		HAL_GPIO_WritePin(RELAY_K12_CAL_RES_GPIO_Port, RELAY_K12_CAL_RES_Pin, RESET); // release coil
//		HAL_Delay(2);
		return 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	e291      	b.n	8001a0c <processInput+0x8b4>
	case 'e': // Reset 1 (1st half)
		if(relayLock == reFree){
 80014e8:	4bad      	ldr	r3, [pc, #692]	@ (80017a0 <processInput+0x648>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d10b      	bne.n	8001508 <processInput+0x3b0>
			relayLock = reLocked;
 80014f0:	4bab      	ldr	r3, [pc, #684]	@ (80017a0 <processInput+0x648>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_RESET_1_GPIO_Port, RELAY_RESET_1_Pin, 10); // RESET relay k1, k2, k3, k4, SSR1, SSR2, SSR3, SSR4
 80014f6:	220a      	movs	r2, #10
 80014f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014fc:	48aa      	ldr	r0, [pc, #680]	@ (80017a8 <processInput+0x650>)
 80014fe:	f000 fab1 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 8001502:	4ba7      	ldr	r3, [pc, #668]	@ (80017a0 <processInput+0x648>)
 8001504:	2200      	movs	r2, #0
 8001506:	701a      	strb	r2, [r3, #0]
//		// RESET relay k1, k2, k3, k4, SSR1, SSR2, SSR3, SSR4
//		HAL_GPIO_WritePin(RELAY_RESET_1_GPIO_Port, RELAY_RESET_1_Pin, SET); // reset relay and SSR
//		HAL_Delay(8);
//		HAL_GPIO_WritePin(RELAY_RESET_1_GPIO_Port, RELAY_RESET_1_Pin, RESET); // release reset coil
//		HAL_Delay(2);
		return 0;
 8001508:	2300      	movs	r3, #0
 800150a:	e27f      	b.n	8001a0c <processInput+0x8b4>
	case 'r': // Reset 2 (2nd half)
		if(relayLock == reFree){
 800150c:	4ba4      	ldr	r3, [pc, #656]	@ (80017a0 <processInput+0x648>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d10b      	bne.n	800152c <processInput+0x3d4>
			relayLock = reLocked;
 8001514:	4ba2      	ldr	r3, [pc, #648]	@ (80017a0 <processInput+0x648>)
 8001516:	2201      	movs	r2, #1
 8001518:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_RESET_2_GPIO_Port, RELAY_RESET_2_Pin, 10); // RESET relay k5, k6, k7, k8, SSR5, SSR6, SSR7, SSR8
 800151a:	220a      	movs	r2, #10
 800151c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001520:	48a2      	ldr	r0, [pc, #648]	@ (80017ac <processInput+0x654>)
 8001522:	f000 fa9f 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 8001526:	4b9e      	ldr	r3, [pc, #632]	@ (80017a0 <processInput+0x648>)
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
//		// RESET relay k5, k6, k7, k8, SSR5, SSR6, SSR7, SSR8
//		HAL_GPIO_WritePin(RELAY_RESET_2_GPIO_Port, RELAY_RESET_2_Pin, SET); // reset relay and SSR
//		HAL_Delay(8);
//		HAL_GPIO_WritePin(RELAY_RESET_2_GPIO_Port, RELAY_RESET_2_Pin, RESET); // release reset coil
//		HAL_Delay(2);
		return 0;
 800152c:	2300      	movs	r3, #0
 800152e:	e26d      	b.n	8001a0c <processInput+0x8b4>
	case 't': // Reset 3 (aux relays)
		if(relayLock == reFree){
 8001530:	4b9b      	ldr	r3, [pc, #620]	@ (80017a0 <processInput+0x648>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d10b      	bne.n	8001550 <processInput+0x3f8>
			relayLock = reLocked;
 8001538:	4b99      	ldr	r3, [pc, #612]	@ (80017a0 <processInput+0x648>)
 800153a:	2201      	movs	r2, #1
 800153c:	701a      	strb	r2, [r3, #0]
			drive_relay(RELAY_RESET_3_GPIO_Port, RELAY_RESET_3_Pin, 10); // RESET relay k9, k10, k11, k12
 800153e:	220a      	movs	r2, #10
 8001540:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001544:	4899      	ldr	r0, [pc, #612]	@ (80017ac <processInput+0x654>)
 8001546:	f000 fa8d 	bl	8001a64 <drive_relay>
			relayLock = reFree;
 800154a:	4b95      	ldr	r3, [pc, #596]	@ (80017a0 <processInput+0x648>)
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]
//		// RESET relay k9, k10, k11, k12
//		HAL_GPIO_WritePin(RELAY_RESET_3_GPIO_Port, RELAY_RESET_3_Pin, SET); // reset relay and SSR
//		HAL_Delay(8);
//		HAL_GPIO_WritePin(RELAY_RESET_3_GPIO_Port, RELAY_RESET_3_Pin, RESET); // release reset coil
//		HAL_Delay(2);
		return 0;
 8001550:	2300      	movs	r3, #0
 8001552:	e25b      	b.n	8001a0c <processInput+0x8b4>
	case 'y': // read ADC Vin
		// take 10 an average of samples
		for(uint8_t i=0; i<10; i++){
 8001554:	2300      	movs	r3, #0
 8001556:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
 800155a:	e01a      	b.n	8001592 <processInput+0x43a>
			HAL_ADC_Start(&hadc1);
 800155c:	4894      	ldr	r0, [pc, #592]	@ (80017b0 <processInput+0x658>)
 800155e:	f000 ff5d 	bl	800241c <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 100);
 8001562:	2164      	movs	r1, #100	@ 0x64
 8001564:	4892      	ldr	r0, [pc, #584]	@ (80017b0 <processInput+0x658>)
 8001566:	f001 f833 	bl	80025d0 <HAL_ADC_PollForConversion>
			adcReading += HAL_ADC_GetValue(&hadc1);
 800156a:	4891      	ldr	r0, [pc, #580]	@ (80017b0 <processInput+0x658>)
 800156c:	f001 f936 	bl	80027dc <HAL_ADC_GetValue>
 8001570:	4602      	mov	r2, r0
 8001572:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001576:	4413      	add	r3, r2
 8001578:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
			HAL_ADC_Stop(&hadc1);
 800157c:	488c      	ldr	r0, [pc, #560]	@ (80017b0 <processInput+0x658>)
 800157e:	f000 fffb 	bl	8002578 <HAL_ADC_Stop>
			HAL_Delay(1);
 8001582:	2001      	movs	r0, #1
 8001584:	f000 fe4e 	bl	8002224 <HAL_Delay>
		for(uint8_t i=0; i<10; i++){
 8001588:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800158c:	3301      	adds	r3, #1
 800158e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
 8001592:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8001596:	2b09      	cmp	r3, #9
 8001598:	d9e0      	bls.n	800155c <processInput+0x404>
		}
		adcReading = adcReading/10;
 800159a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800159e:	4a85      	ldr	r2, [pc, #532]	@ (80017b4 <processInput+0x65c>)
 80015a0:	fba2 2303 	umull	r2, r3, r2, r3
 80015a4:	08db      	lsrs	r3, r3, #3
 80015a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		vin = adcReading * 0.0083 + 0.3963; // 15.23 store coef. in eeprom
 80015aa:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80015ae:	f7ff f8f7 	bl	80007a0 <__aeabi_ui2d>
 80015b2:	a377      	add	r3, pc, #476	@ (adr r3, 8001790 <processInput+0x638>)
 80015b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b8:	f7fe fdd2 	bl	8000160 <__aeabi_dmul>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	a374      	add	r3, pc, #464	@ (adr r3, 8001798 <processInput+0x640>)
 80015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ca:	f7fe ffad 	bl	8000528 <__adddf3>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff f97d 	bl	80008d4 <__aeabi_d2f>
 80015da:	4603      	mov	r3, r0
 80015dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
		// get 1 decimal
		int dec = (int)(vin * 10 - ((int)vin * 10)); // 152 - 150 = 2
 80015e0:	4975      	ldr	r1, [pc, #468]	@ (80017b8 <processInput+0x660>)
 80015e2:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 80015e6:	f7fe fee5 	bl	80003b4 <__aeabi_fmul>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461c      	mov	r4, r3
 80015ee:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 80015f2:	f7ff facd 	bl	8000b90 <__aeabi_f2iz>
 80015f6:	4602      	mov	r2, r0
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fa71 	bl	8000ae8 <__aeabi_i2f>
 8001606:	4603      	mov	r3, r0
 8001608:	4619      	mov	r1, r3
 800160a:	4620      	mov	r0, r4
 800160c:	f7ff f9b6 	bl	800097c <__aeabi_fsub>
 8001610:	4603      	mov	r3, r0
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fabc 	bl	8000b90 <__aeabi_f2iz>
 8001618:	4603      	mov	r3, r0
 800161a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sprintf(adcmsg, "[AD# %d] Vin= %d.%d V\r\n", (int)adcReading,(int)vin, dec);
 800161e:	f8d7 40cc 	ldr.w	r4, [r7, #204]	@ 0xcc
 8001622:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8001626:	f7ff fab3 	bl	8000b90 <__aeabi_f2iz>
 800162a:	4602      	mov	r2, r0
 800162c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8001630:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	4613      	mov	r3, r2
 8001638:	4622      	mov	r2, r4
 800163a:	4960      	ldr	r1, [pc, #384]	@ (80017bc <processInput+0x664>)
 800163c:	f004 fbdc 	bl	8005df8 <siprintf>
		HAL_UART_Transmit(&huart1, adcmsg, strlen(adcmsg), HAL_MAX_DELAY);
 8001640:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe fd83 	bl	8000150 <strlen>
 800164a:	4603      	mov	r3, r0
 800164c:	b29a      	uxth	r2, r3
 800164e:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
 8001656:	485a      	ldr	r0, [pc, #360]	@ (80017c0 <processInput+0x668>)
 8001658:	f004 f8da 	bl	8005810 <HAL_UART_Transmit>
		return 0;
 800165c:	2300      	movs	r3, #0
 800165e:	e1d5      	b.n	8001a0c <processInput+0x8b4>
	case 'u': // write eeprom
		// store 2 8-bit values in eeprom
		uint8_t a,b;
		char rxBuffer[1];
		HAL_UART_Transmit(&huart1, "Val-1= ", strlen("Val-1= "), HAL_MAX_DELAY);
 8001660:	f04f 33ff 	mov.w	r3, #4294967295
 8001664:	2207      	movs	r2, #7
 8001666:	4957      	ldr	r1, [pc, #348]	@ (80017c4 <processInput+0x66c>)
 8001668:	4855      	ldr	r0, [pc, #340]	@ (80017c0 <processInput+0x668>)
 800166a:	f004 f8d1 	bl	8005810 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, rxBuffer, 1, HAL_MAX_DELAY);
 800166e:	f107 0108 	add.w	r1, r7, #8
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	2201      	movs	r2, #1
 8001678:	4851      	ldr	r0, [pc, #324]	@ (80017c0 <processInput+0x668>)
 800167a:	f004 f954 	bl	8005926 <HAL_UART_Receive>
		HAL_UART_Transmit(&huart1, rxBuffer, 1, HAL_MAX_DELAY); // echo
 800167e:	f107 0108 	add.w	r1, r7, #8
 8001682:	f04f 33ff 	mov.w	r3, #4294967295
 8001686:	2201      	movs	r2, #1
 8001688:	484d      	ldr	r0, [pc, #308]	@ (80017c0 <processInput+0x668>)
 800168a:	f004 f8c1 	bl	8005810 <HAL_UART_Transmit>
		a = atoi(rxBuffer);
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	4618      	mov	r0, r3
 8001694:	f004 fb28 	bl	8005ce8 <atoi>
 8001698:	4603      	mov	r3, r0
 800169a:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
		HAL_UART_Transmit(&huart1, "\r\nVal-2= ", strlen("\r\nVal-2= "), HAL_MAX_DELAY);
 800169e:	f04f 33ff 	mov.w	r3, #4294967295
 80016a2:	2209      	movs	r2, #9
 80016a4:	4948      	ldr	r1, [pc, #288]	@ (80017c8 <processInput+0x670>)
 80016a6:	4846      	ldr	r0, [pc, #280]	@ (80017c0 <processInput+0x668>)
 80016a8:	f004 f8b2 	bl	8005810 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, rxBuffer, 1, HAL_MAX_DELAY);
 80016ac:	f107 0108 	add.w	r1, r7, #8
 80016b0:	f04f 33ff 	mov.w	r3, #4294967295
 80016b4:	2201      	movs	r2, #1
 80016b6:	4842      	ldr	r0, [pc, #264]	@ (80017c0 <processInput+0x668>)
 80016b8:	f004 f935 	bl	8005926 <HAL_UART_Receive>
		HAL_UART_Transmit(&huart1, rxBuffer, 1, HAL_MAX_DELAY); // echo
 80016bc:	f107 0108 	add.w	r1, r7, #8
 80016c0:	f04f 33ff 	mov.w	r3, #4294967295
 80016c4:	2201      	movs	r2, #1
 80016c6:	483e      	ldr	r0, [pc, #248]	@ (80017c0 <processInput+0x668>)
 80016c8:	f004 f8a2 	bl	8005810 <HAL_UART_Transmit>
		b = atoi(rxBuffer);
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	4618      	mov	r0, r3
 80016d2:	f004 fb09 	bl	8005ce8 <atoi>
 80016d6:	4603      	mov	r3, r0
 80016d8:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba

		// store 2 bytes starting in address 0x00 total 1 kbit = 1024 bit = 128 bytes
		// 1 page = 8 bytes >> 16 pages >> (0x00) 0-7, 8-15, 16-23, ... 120-127 (0x7F)
		dataByte[0] = 0x00;
 80016dc:	2300      	movs	r3, #0
 80016de:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
		dataByte[1] = a;
 80016e2:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 80016e6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
		dataByte[2] = b;
 80016ea:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80016ee:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
		dataByte[3] = 249; // 0-255 8bits
 80016f2:	23f9      	movs	r3, #249	@ 0xf9
 80016f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		HAL_I2C_Master_Transmit(&hi2c1, chipAddress , dataByte, 4, HAL_MAX_DELAY); // send word address, value
 80016f8:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 80016fc:	b299      	uxth	r1, r3
 80016fe:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	2304      	movs	r3, #4
 800170a:	4830      	ldr	r0, [pc, #192]	@ (80017cc <processInput+0x674>)
 800170c:	f001 fde4 	bl	80032d8 <HAL_I2C_Master_Transmit>
		HAL_Delay(10);
 8001710:	200a      	movs	r0, #10
 8001712:	f000 fd87 	bl	8002224 <HAL_Delay>

		// read 2 bytes from data address 0x00, 0x01
		HAL_I2C_Master_Transmit(&hi2c1, chipAddress , startAddress, 1, HAL_MAX_DELAY); // dummy write with word address 0x00 as starting address
 8001716:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 800171a:	b299      	uxth	r1, r3
 800171c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001720:	f04f 33ff 	mov.w	r3, #4294967295
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	2301      	movs	r3, #1
 8001728:	4828      	ldr	r0, [pc, #160]	@ (80017cc <processInput+0x674>)
 800172a:	f001 fdd5 	bl	80032d8 <HAL_I2C_Master_Transmit>
		HAL_Delay(10);
 800172e:	200a      	movs	r0, #10
 8001730:	f000 fd78 	bl	8002224 <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, chipAddress, dataReceive, 3, HAL_MAX_DELAY);
 8001734:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8001738:	b299      	uxth	r1, r3
 800173a:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	2303      	movs	r3, #3
 8001746:	4821      	ldr	r0, [pc, #132]	@ (80017cc <processInput+0x674>)
 8001748:	f001 fec4 	bl	80034d4 <HAL_I2C_Master_Receive>

		sprintf(output,"\r\nStored values: %i, %i, %i\r\n", dataReceive[0], dataReceive[1], dataReceive[2]);
 800174c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001750:	461a      	mov	r2, r3
 8001752:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001756:	4619      	mov	r1, r3
 8001758:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800175c:	f107 000c 	add.w	r0, r7, #12
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	460b      	mov	r3, r1
 8001764:	491a      	ldr	r1, [pc, #104]	@ (80017d0 <processInput+0x678>)
 8001766:	f004 fb47 	bl	8005df8 <siprintf>
		HAL_UART_Transmit(&huart1, output, strlen(output), HAL_MAX_DELAY);
 800176a:	f107 030c 	add.w	r3, r7, #12
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fcee 	bl	8000150 <strlen>
 8001774:	4603      	mov	r3, r0
 8001776:	b29a      	uxth	r2, r3
 8001778:	f107 010c 	add.w	r1, r7, #12
 800177c:	f04f 33ff 	mov.w	r3, #4294967295
 8001780:	480f      	ldr	r0, [pc, #60]	@ (80017c0 <processInput+0x668>)
 8001782:	f004 f845 	bl	8005810 <HAL_UART_Transmit>
		return 0;
 8001786:	2300      	movs	r3, #0
 8001788:	e140      	b.n	8001a0c <processInput+0x8b4>
 800178a:	bf00      	nop
 800178c:	f3af 8000 	nop.w
 8001790:	2474538f 	.word	0x2474538f
 8001794:	3f80ff97 	.word	0x3f80ff97
 8001798:	acd9e83e 	.word	0xacd9e83e
 800179c:	3fd95cfa 	.word	0x3fd95cfa
 80017a0:	2000012d 	.word	0x2000012d
 80017a4:	40010800 	.word	0x40010800
 80017a8:	40010c00 	.word	0x40010c00
 80017ac:	40011000 	.word	0x40011000
 80017b0:	20000078 	.word	0x20000078
 80017b4:	cccccccd 	.word	0xcccccccd
 80017b8:	41200000 	.word	0x41200000
 80017bc:	080067dc 	.word	0x080067dc
 80017c0:	2000017c 	.word	0x2000017c
 80017c4:	080067f4 	.word	0x080067f4
 80017c8:	080067fc 	.word	0x080067fc
 80017cc:	200000d8 	.word	0x200000d8
 80017d0:	08006808 	.word	0x08006808
	case 'i': // read epprom
		// read 2 bytes from data address 0x00, 0x01
		HAL_I2C_Master_Transmit(&hi2c1, chipAddress , startAddress, 1, HAL_MAX_DELAY); // dummy write with word address 0x00 as starting address
 80017d4:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 80017d8:	b299      	uxth	r1, r3
 80017da:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	2301      	movs	r3, #1
 80017e6:	488b      	ldr	r0, [pc, #556]	@ (8001a14 <processInput+0x8bc>)
 80017e8:	f001 fd76 	bl	80032d8 <HAL_I2C_Master_Transmit>
		HAL_Delay(10);
 80017ec:	200a      	movs	r0, #10
 80017ee:	f000 fd19 	bl	8002224 <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, chipAddress, dataReceive, 3, HAL_MAX_DELAY);
 80017f2:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 80017f6:	b299      	uxth	r1, r3
 80017f8:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2303      	movs	r3, #3
 8001804:	4883      	ldr	r0, [pc, #524]	@ (8001a14 <processInput+0x8bc>)
 8001806:	f001 fe65 	bl	80034d4 <HAL_I2C_Master_Receive>

		sprintf(output,"Stored values: %i, %i, %i\r\n", dataReceive[0], dataReceive[1], dataReceive[2]);
 800180a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800180e:	461a      	mov	r2, r3
 8001810:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001814:	4619      	mov	r1, r3
 8001816:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800181a:	f107 000c 	add.w	r0, r7, #12
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	460b      	mov	r3, r1
 8001822:	497d      	ldr	r1, [pc, #500]	@ (8001a18 <processInput+0x8c0>)
 8001824:	f004 fae8 	bl	8005df8 <siprintf>
		HAL_UART_Transmit(&huart1, output, strlen(output), HAL_MAX_DELAY);
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fc8f 	bl	8000150 <strlen>
 8001832:	4603      	mov	r3, r0
 8001834:	b29a      	uxth	r2, r3
 8001836:	f107 010c 	add.w	r1, r7, #12
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
 800183e:	4877      	ldr	r0, [pc, #476]	@ (8001a1c <processInput+0x8c4>)
 8001840:	f003 ffe6 	bl	8005810 <HAL_UART_Transmit>
		return 0;
 8001844:	2300      	movs	r3, #0
 8001846:	e0e1      	b.n	8001a0c <processInput+0x8b4>
	case 'o': // change MUX to GPS
		HAL_GPIO_WritePin(MUX_SELECT_GPIO_Port, MUX_SELECT_Pin, RESET);
 8001848:	2200      	movs	r2, #0
 800184a:	2104      	movs	r1, #4
 800184c:	4874      	ldr	r0, [pc, #464]	@ (8001a20 <processInput+0x8c8>)
 800184e:	f001 fbcd 	bl	8002fec <HAL_GPIO_WritePin>
		return 0;
 8001852:	2300      	movs	r3, #0
 8001854:	e0da      	b.n	8001a0c <processInput+0x8b4>
	case 'p': // change MUX to STM32
		HAL_GPIO_WritePin(MUX_SELECT_GPIO_Port, MUX_SELECT_Pin, SET);
 8001856:	2201      	movs	r2, #1
 8001858:	2104      	movs	r1, #4
 800185a:	4871      	ldr	r0, [pc, #452]	@ (8001a20 <processInput+0x8c8>)
 800185c:	f001 fbc6 	bl	8002fec <HAL_GPIO_WritePin>
		return 0;
 8001860:	2300      	movs	r3, #0
 8001862:	e0d3      	b.n	8001a0c <processInput+0x8b4>
	case 'a': // Run motor 1 CW
		if(motorLock == mFree){
 8001864:	4b6f      	ldr	r3, [pc, #444]	@ (8001a24 <processInput+0x8cc>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d10c      	bne.n	8001886 <processInput+0x72e>
			motorLock = mLocked;
 800186c:	4b6d      	ldr	r3, [pc, #436]	@ (8001a24 <processInput+0x8cc>)
 800186e:	2201      	movs	r2, #1
 8001870:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M1_GPIO_Port, ENABLE_M1_Pin, CW, 5000);
 8001872:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001876:	2201      	movs	r2, #1
 8001878:	2104      	movs	r1, #4
 800187a:	486b      	ldr	r0, [pc, #428]	@ (8001a28 <processInput+0x8d0>)
 800187c:	f000 f944 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 8001880:	4b68      	ldr	r3, [pc, #416]	@ (8001a24 <processInput+0x8cc>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 8001886:	2300      	movs	r3, #0
 8001888:	e0c0      	b.n	8001a0c <processInput+0x8b4>

	case 's': // Run motor 1 CCW
		if(motorLock == mFree){
 800188a:	4b66      	ldr	r3, [pc, #408]	@ (8001a24 <processInput+0x8cc>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d10c      	bne.n	80018ac <processInput+0x754>
			motorLock = mLocked;
 8001892:	4b64      	ldr	r3, [pc, #400]	@ (8001a24 <processInput+0x8cc>)
 8001894:	2201      	movs	r2, #1
 8001896:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M1_GPIO_Port, ENABLE_M1_Pin, CCW, 5000);
 8001898:	f241 3388 	movw	r3, #5000	@ 0x1388
 800189c:	2200      	movs	r2, #0
 800189e:	2104      	movs	r1, #4
 80018a0:	4861      	ldr	r0, [pc, #388]	@ (8001a28 <processInput+0x8d0>)
 80018a2:	f000 f931 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 80018a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001a24 <processInput+0x8cc>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	e0ad      	b.n	8001a0c <processInput+0x8b4>
	case 'd': // Run motor 2 CW
		if(motorLock == mFree){
 80018b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001a24 <processInput+0x8cc>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10c      	bne.n	80018d2 <processInput+0x77a>
			motorLock = mLocked;
 80018b8:	4b5a      	ldr	r3, [pc, #360]	@ (8001a24 <processInput+0x8cc>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M2_GPIO_Port, ENABLE_M2_Pin, CW, 5000);
 80018be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80018c2:	2201      	movs	r2, #1
 80018c4:	2108      	movs	r1, #8
 80018c6:	4858      	ldr	r0, [pc, #352]	@ (8001a28 <processInput+0x8d0>)
 80018c8:	f000 f91e 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 80018cc:	4b55      	ldr	r3, [pc, #340]	@ (8001a24 <processInput+0x8cc>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	e09a      	b.n	8001a0c <processInput+0x8b4>
	case 'f': // Run motor 2 CCW
		if(motorLock == mFree){
 80018d6:	4b53      	ldr	r3, [pc, #332]	@ (8001a24 <processInput+0x8cc>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d10c      	bne.n	80018f8 <processInput+0x7a0>
			motorLock = mLocked;
 80018de:	4b51      	ldr	r3, [pc, #324]	@ (8001a24 <processInput+0x8cc>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M2_GPIO_Port, ENABLE_M2_Pin, CCW, 5000);
 80018e4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80018e8:	2200      	movs	r2, #0
 80018ea:	2108      	movs	r1, #8
 80018ec:	484e      	ldr	r0, [pc, #312]	@ (8001a28 <processInput+0x8d0>)
 80018ee:	f000 f90b 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 80018f2:	4b4c      	ldr	r3, [pc, #304]	@ (8001a24 <processInput+0x8cc>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	e087      	b.n	8001a0c <processInput+0x8b4>
	case 'g': // Run motor 3 CW
		if(motorLock == mFree){
 80018fc:	4b49      	ldr	r3, [pc, #292]	@ (8001a24 <processInput+0x8cc>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10c      	bne.n	800191e <processInput+0x7c6>
			motorLock = mLocked;
 8001904:	4b47      	ldr	r3, [pc, #284]	@ (8001a24 <processInput+0x8cc>)
 8001906:	2201      	movs	r2, #1
 8001908:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M3_GPIO_Port, ENABLE_M3_Pin, CW, 5000);
 800190a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800190e:	2201      	movs	r2, #1
 8001910:	2101      	movs	r1, #1
 8001912:	4843      	ldr	r0, [pc, #268]	@ (8001a20 <processInput+0x8c8>)
 8001914:	f000 f8f8 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 8001918:	4b42      	ldr	r3, [pc, #264]	@ (8001a24 <processInput+0x8cc>)
 800191a:	2200      	movs	r2, #0
 800191c:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 800191e:	2300      	movs	r3, #0
 8001920:	e074      	b.n	8001a0c <processInput+0x8b4>
	case 'h': // Run motor 3 CCW
		if(motorLock == mFree){
 8001922:	4b40      	ldr	r3, [pc, #256]	@ (8001a24 <processInput+0x8cc>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d10c      	bne.n	8001944 <processInput+0x7ec>
			motorLock = mLocked;
 800192a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a24 <processInput+0x8cc>)
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M3_GPIO_Port, ENABLE_M3_Pin, CCW, 5000);
 8001930:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001934:	2200      	movs	r2, #0
 8001936:	2101      	movs	r1, #1
 8001938:	4839      	ldr	r0, [pc, #228]	@ (8001a20 <processInput+0x8c8>)
 800193a:	f000 f8e5 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 800193e:	4b39      	ldr	r3, [pc, #228]	@ (8001a24 <processInput+0x8cc>)
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 8001944:	2300      	movs	r3, #0
 8001946:	e061      	b.n	8001a0c <processInput+0x8b4>
	case 'j': // Run motor 4 CW
		if(motorLock == mFree){
 8001948:	4b36      	ldr	r3, [pc, #216]	@ (8001a24 <processInput+0x8cc>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d10c      	bne.n	800196a <processInput+0x812>
			motorLock = mLocked;
 8001950:	4b34      	ldr	r3, [pc, #208]	@ (8001a24 <processInput+0x8cc>)
 8001952:	2201      	movs	r2, #1
 8001954:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M4_GPIO_Port, ENABLE_M4_Pin, CW, 5000);
 8001956:	f241 3388 	movw	r3, #5000	@ 0x1388
 800195a:	2201      	movs	r2, #1
 800195c:	2102      	movs	r1, #2
 800195e:	4830      	ldr	r0, [pc, #192]	@ (8001a20 <processInput+0x8c8>)
 8001960:	f000 f8d2 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 8001964:	4b2f      	ldr	r3, [pc, #188]	@ (8001a24 <processInput+0x8cc>)
 8001966:	2200      	movs	r2, #0
 8001968:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 800196a:	2300      	movs	r3, #0
 800196c:	e04e      	b.n	8001a0c <processInput+0x8b4>
	case 'k': // Run motor 4 CCW
		if(motorLock == mFree){
 800196e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a24 <processInput+0x8cc>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d10c      	bne.n	8001990 <processInput+0x838>
			motorLock = mLocked;
 8001976:	4b2b      	ldr	r3, [pc, #172]	@ (8001a24 <processInput+0x8cc>)
 8001978:	2201      	movs	r2, #1
 800197a:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M4_GPIO_Port, ENABLE_M4_Pin, CCW, 5000);
 800197c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001980:	2200      	movs	r2, #0
 8001982:	2102      	movs	r1, #2
 8001984:	4826      	ldr	r0, [pc, #152]	@ (8001a20 <processInput+0x8c8>)
 8001986:	f000 f8bf 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 800198a:	4b26      	ldr	r3, [pc, #152]	@ (8001a24 <processInput+0x8cc>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 8001990:	2300      	movs	r3, #0
 8001992:	e03b      	b.n	8001a0c <processInput+0x8b4>
	case 'l': // Run motor 5 CW
		if(motorLock == mFree){
 8001994:	4b23      	ldr	r3, [pc, #140]	@ (8001a24 <processInput+0x8cc>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10c      	bne.n	80019b6 <processInput+0x85e>
			motorLock = mLocked;
 800199c:	4b21      	ldr	r3, [pc, #132]	@ (8001a24 <processInput+0x8cc>)
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M5_GPIO_Port, ENABLE_M5_Pin, CW, 5000);
 80019a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80019a6:	2201      	movs	r2, #1
 80019a8:	2110      	movs	r1, #16
 80019aa:	481d      	ldr	r0, [pc, #116]	@ (8001a20 <processInput+0x8c8>)
 80019ac:	f000 f8ac 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 80019b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a24 <processInput+0x8cc>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	e028      	b.n	8001a0c <processInput+0x8b4>
	case ';': // Run motor 5 CCW
		if(motorLock == mFree){
 80019ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001a24 <processInput+0x8cc>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10c      	bne.n	80019dc <processInput+0x884>
			motorLock = mLocked;
 80019c2:	4b18      	ldr	r3, [pc, #96]	@ (8001a24 <processInput+0x8cc>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	701a      	strb	r2, [r3, #0]
			drive_motor(ENABLE_M5_GPIO_Port, ENABLE_M5_Pin, CCW, 5000);
 80019c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80019cc:	2200      	movs	r2, #0
 80019ce:	2110      	movs	r1, #16
 80019d0:	4813      	ldr	r0, [pc, #76]	@ (8001a20 <processInput+0x8c8>)
 80019d2:	f000 f899 	bl	8001b08 <drive_motor>
			motorLock = mFree;
 80019d6:	4b13      	ldr	r3, [pc, #76]	@ (8001a24 <processInput+0x8cc>)
 80019d8:	2200      	movs	r2, #0
 80019da:	701a      	strb	r2, [r3, #0]
		}
		return 0;
 80019dc:	2300      	movs	r3, #0
 80019de:	e015      	b.n	8001a0c <processInput+0x8b4>

	default:
		sprintf(msg, "\r\n> %d is not a valid option!", option);
 80019e0:	79fa      	ldrb	r2, [r7, #7]
 80019e2:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80019e6:	4911      	ldr	r1, [pc, #68]	@ (8001a2c <processInput+0x8d4>)
 80019e8:	4618      	mov	r0, r3
 80019ea:	f004 fa05 	bl	8005df8 <siprintf>
		HAL_UART_Transmit(&huart1, msg, strlen(msg), HAL_MAX_DELAY);
 80019ee:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fbac 	bl	8000150 <strlen>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	4805      	ldr	r0, [pc, #20]	@ (8001a1c <processInput+0x8c4>)
 8001a06:	f003 ff03 	bl	8005810 <HAL_UART_Transmit>
		return 1;
 8001a0a:	2301      	movs	r3, #1
	}
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	37d4      	adds	r7, #212	@ 0xd4
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd90      	pop	{r4, r7, pc}
 8001a14:	200000d8 	.word	0x200000d8
 8001a18:	08006828 	.word	0x08006828
 8001a1c:	2000017c 	.word	0x2000017c
 8001a20:	40010800 	.word	0x40010800
 8001a24:	2000012c 	.word	0x2000012c
 8001a28:	40011000 	.word	0x40011000
 8001a2c:	08006844 	.word	0x08006844

08001a30 <relay_init>:


void relay_init(void){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	drive_relay(RELAY_RESET_1_GPIO_Port, RELAY_RESET_1_Pin, 10);  // RESET relay k1, k2, k3, k4, SSR1, SSR2, SSR3, SSR4
 8001a34:	220a      	movs	r2, #10
 8001a36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a3a:	4808      	ldr	r0, [pc, #32]	@ (8001a5c <relay_init+0x2c>)
 8001a3c:	f000 f812 	bl	8001a64 <drive_relay>
//	  HAL_GPIO_WritePin(RELAY_RESET_1_GPIO_Port, RELAY_RESET_1_Pin, SET); // reset relay
//	  HAL_Delay(10);
//	  HAL_GPIO_WritePin(RELAY_RESET_1_GPIO_Port, RELAY_RESET_1_Pin, RESET); // release reset coil
//	  HAL_Delay(5);
	drive_relay(RELAY_RESET_2_GPIO_Port, RELAY_RESET_2_Pin, 10); // RESET relay k5, k6, k7, k8, SSR5, SSR6, SSR7, SSR8
 8001a40:	220a      	movs	r2, #10
 8001a42:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a46:	4806      	ldr	r0, [pc, #24]	@ (8001a60 <relay_init+0x30>)
 8001a48:	f000 f80c 	bl	8001a64 <drive_relay>
//	  HAL_GPIO_WritePin(RELAY_RESET_2_GPIO_Port, RELAY_RESET_2_Pin, SET); // reset relay
//	  HAL_Delay(10);
//	  HAL_GPIO_WritePin(RELAY_RESET_2_GPIO_Port, RELAY_RESET_2_Pin, RESET); // release reset coil
//	  HAL_Delay(5);
	drive_relay(RELAY_RESET_3_GPIO_Port, RELAY_RESET_3_Pin, 10); // RESET relay k9, k10, k11, k12 (GND, calibration and continuity circuit)
 8001a4c:	220a      	movs	r2, #10
 8001a4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a52:	4803      	ldr	r0, [pc, #12]	@ (8001a60 <relay_init+0x30>)
 8001a54:	f000 f806 	bl	8001a64 <drive_relay>
//	  HAL_GPIO_WritePin(RELAY_RESET_3_GPIO_Port, RELAY_RESET_3_Pin, SET); // reset relay
//	  HAL_Delay(10);
//	  HAL_GPIO_WritePin(RELAY_RESET_3_GPIO_Port, RELAY_RESET_3_Pin, RESET); // release reset coil
//	  HAL_Delay(5);
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40010c00 	.word	0x40010c00
 8001a60:	40011000 	.word	0x40011000

08001a64 <drive_relay>:


void drive_relay(GPIO_TypeDef * relayPort, uint16_t relayPin, uint8_t onTime){
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	807b      	strh	r3, [r7, #2]
 8001a70:	4613      	mov	r3, r2
 8001a72:	707b      	strb	r3, [r7, #1]
	// SET relay k
	HAL_GPIO_WritePin(relayPort, relayPin, SET); // set
 8001a74:	887b      	ldrh	r3, [r7, #2]
 8001a76:	2201      	movs	r2, #1
 8001a78:	4619      	mov	r1, r3
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f001 fab6 	bl	8002fec <HAL_GPIO_WritePin>
	HAL_Delay(onTime); // time coil is driven in ms
 8001a80:	787b      	ldrb	r3, [r7, #1]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fbce 	bl	8002224 <HAL_Delay>
	HAL_GPIO_WritePin(relayPort, relayPin, RESET); // release
 8001a88:	887b      	ldrh	r3, [r7, #2]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f001 faac 	bl	8002fec <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8001a94:	2002      	movs	r0, #2
 8001a96:	f000 fbc5 	bl	8002224 <HAL_Delay>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
	...

08001aa4 <motor_init>:


void motor_init(void){
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(ENABLE_M1_GPIO_Port, ENABLE_M1_Pin, RESET); // start disabled
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2104      	movs	r1, #4
 8001aac:	4813      	ldr	r0, [pc, #76]	@ (8001afc <motor_init+0x58>)
 8001aae:	f001 fa9d 	bl	8002fec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(ENABLE_M2_GPIO_Port, ENABLE_M2_Pin, RESET); // start disabled
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2108      	movs	r1, #8
 8001ab6:	4811      	ldr	r0, [pc, #68]	@ (8001afc <motor_init+0x58>)
 8001ab8:	f001 fa98 	bl	8002fec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(ENABLE_M3_GPIO_Port, ENABLE_M3_Pin, RESET); // start disabled
 8001abc:	2200      	movs	r2, #0
 8001abe:	2101      	movs	r1, #1
 8001ac0:	480f      	ldr	r0, [pc, #60]	@ (8001b00 <motor_init+0x5c>)
 8001ac2:	f001 fa93 	bl	8002fec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(ENABLE_M4_GPIO_Port, ENABLE_M4_Pin, RESET); // start disabled
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2102      	movs	r1, #2
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <motor_init+0x5c>)
 8001acc:	f001 fa8e 	bl	8002fec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(ENABLE_M5_GPIO_Port, ENABLE_M5_Pin, RESET); // start disabled
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2110      	movs	r1, #16
 8001ad4:	480a      	ldr	r0, [pc, #40]	@ (8001b00 <motor_init+0x5c>)
 8001ad6:	f001 fa89 	bl	8002fec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(ENABLE_M6_GPIO_Port, ENABLE_M6_Pin, RESET); // start disabled
 8001ada:	2200      	movs	r2, #0
 8001adc:	2120      	movs	r1, #32
 8001ade:	4808      	ldr	r0, [pc, #32]	@ (8001b00 <motor_init+0x5c>)
 8001ae0:	f001 fa84 	bl	8002fec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(ENABLE_M7_GPIO_Port, ENABLE_M7_Pin, RESET); // start disabled
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2140      	movs	r1, #64	@ 0x40
 8001ae8:	4805      	ldr	r0, [pc, #20]	@ (8001b00 <motor_init+0x5c>)
 8001aea:	f001 fa7f 	bl	8002fec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(ENABLE_M8_GPIO_Port, ENABLE_M8_Pin, RESET); // start disabled
 8001aee:	2200      	movs	r2, #0
 8001af0:	2180      	movs	r1, #128	@ 0x80
 8001af2:	4803      	ldr	r0, [pc, #12]	@ (8001b00 <motor_init+0x5c>)
 8001af4:	f001 fa7a 	bl	8002fec <HAL_GPIO_WritePin>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40011000 	.word	0x40011000
 8001b00:	40010800 	.word	0x40010800
 8001b04:	00000000 	.word	0x00000000

08001b08 <drive_motor>:

void drive_motor(GPIO_TypeDef * motorPort, uint16_t motorPin, motorDir_t motorDirection, uint32_t runtime ){
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b096      	sub	sp, #88	@ 0x58
 8001b0c:	af02      	add	r7, sp, #8
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	607b      	str	r3, [r7, #4]
 8001b12:	460b      	mov	r3, r1
 8001b14:	817b      	strh	r3, [r7, #10]
 8001b16:	4613      	mov	r3, r2
 8001b18:	727b      	strb	r3, [r7, #9]
	uint32_t t0, adcReading = 0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint16_t motor_i = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	char adcmsg[50];

	HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_3 ); // Start STEP signal >> counter toggle to toggle every 20/1000 sec = 50hz
 8001b24:	2108      	movs	r1, #8
 8001b26:	4854      	ldr	r0, [pc, #336]	@ (8001c78 <drive_motor+0x170>)
 8001b28:	f003 f8ea 	bl	8004d00 <HAL_TIM_OC_Start>
	// motor
	HAL_GPIO_WritePin(motorPort, motorPin, RESET); // make sure to disable driver
 8001b2c:	897b      	ldrh	r3, [r7, #10]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4619      	mov	r1, r3
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	f001 fa5a 	bl	8002fec <HAL_GPIO_WritePin>
	HAL_Delay(10); // wait for the motor to stop
 8001b38:	200a      	movs	r0, #10
 8001b3a:	f000 fb73 	bl	8002224 <HAL_Delay>
	HAL_GPIO_WritePin(DIR_GPIO_Port,DIR_Pin, motorDirection); // set motor direction
 8001b3e:	7a7b      	ldrb	r3, [r7, #9]
 8001b40:	461a      	mov	r2, r3
 8001b42:	2110      	movs	r1, #16
 8001b44:	484d      	ldr	r0, [pc, #308]	@ (8001c7c <drive_motor+0x174>)
 8001b46:	f001 fa51 	bl	8002fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motorPort, motorPin, SET); // enable driver to run motor
 8001b4a:	897b      	ldrh	r3, [r7, #10]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	4619      	mov	r1, r3
 8001b50:	68f8      	ldr	r0, [r7, #12]
 8001b52:	f001 fa4b 	bl	8002fec <HAL_GPIO_WritePin>
	// read current
	// should launch a timer here and stop it after X seconds
	t0 = HAL_GetTick();
 8001b56:	f000 fb5b 	bl	8002210 <HAL_GetTick>
 8001b5a:	6478      	str	r0, [r7, #68]	@ 0x44

	for (uint8_t ci = 1; ci < 20; ci++){
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8001b62:	e06d      	b.n	8001c40 <drive_motor+0x138>
		adcReading = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
		for(uint8_t cj = 0; cj<100; cj++){
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8001b6e:	e018      	b.n	8001ba2 <drive_motor+0x9a>
			HAL_ADC_Start(&hadc2);
 8001b70:	4843      	ldr	r0, [pc, #268]	@ (8001c80 <drive_motor+0x178>)
 8001b72:	f000 fc53 	bl	800241c <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc2, 100);
 8001b76:	2164      	movs	r1, #100	@ 0x64
 8001b78:	4841      	ldr	r0, [pc, #260]	@ (8001c80 <drive_motor+0x178>)
 8001b7a:	f000 fd29 	bl	80025d0 <HAL_ADC_PollForConversion>
			adcReading += HAL_ADC_GetValue(&hadc2);
 8001b7e:	4840      	ldr	r0, [pc, #256]	@ (8001c80 <drive_motor+0x178>)
 8001b80:	f000 fe2c 	bl	80027dc <HAL_ADC_GetValue>
 8001b84:	4602      	mov	r2, r0
 8001b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b88:	4413      	add	r3, r2
 8001b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
			HAL_ADC_Stop(&hadc2);
 8001b8c:	483c      	ldr	r0, [pc, #240]	@ (8001c80 <drive_motor+0x178>)
 8001b8e:	f000 fcf3 	bl	8002578 <HAL_ADC_Stop>
			HAL_Delay(1);
 8001b92:	2001      	movs	r0, #1
 8001b94:	f000 fb46 	bl	8002224 <HAL_Delay>
		for(uint8_t cj = 0; cj<100; cj++){
 8001b98:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8001ba2:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001ba6:	2b63      	cmp	r3, #99	@ 0x63
 8001ba8:	d9e2      	bls.n	8001b70 <drive_motor+0x68>
		}
		adcReading = adcReading/100;
 8001baa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bac:	4a35      	ldr	r2, [pc, #212]	@ (8001c84 <drive_motor+0x17c>)
 8001bae:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb2:	095b      	lsrs	r3, r3, #5
 8001bb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
		motor_i = (uint16_t) (adcReading * 0.163 + 7.3581); // mA - opAmp G = 50, Rsense = 0.10 ohm
 8001bb6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001bb8:	f7fe fdf2 	bl	80007a0 <__aeabi_ui2d>
 8001bbc:	a32a      	add	r3, pc, #168	@ (adr r3, 8001c68 <drive_motor+0x160>)
 8001bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc2:	f7fe facd 	bl	8000160 <__aeabi_dmul>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	a328      	add	r3, pc, #160	@ (adr r3, 8001c70 <drive_motor+0x168>)
 8001bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd4:	f7fe fca8 	bl	8000528 <__adddf3>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	f7fe fe58 	bl	8000894 <__aeabi_d2uiz>
 8001be4:	4603      	mov	r3, r0
 8001be6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

		sprintf(adcmsg, "[AD# %d] Im_%d = %d mA\r\n", (int)adcReading, ci ,(int) motor_i);
 8001bea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bec:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 8001bf0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001bf4:	f107 0010 	add.w	r0, r7, #16
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4922      	ldr	r1, [pc, #136]	@ (8001c88 <drive_motor+0x180>)
 8001bfe:	f004 f8fb 	bl	8005df8 <siprintf>
		HAL_UART_Transmit(&huart1, adcmsg, strlen(adcmsg), HAL_MAX_DELAY);
 8001c02:	f107 0310 	add.w	r3, r7, #16
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7fe faa2 	bl	8000150 <strlen>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	f107 0110 	add.w	r1, r7, #16
 8001c14:	f04f 33ff 	mov.w	r3, #4294967295
 8001c18:	481c      	ldr	r0, [pc, #112]	@ (8001c8c <drive_motor+0x184>)
 8001c1a:	f003 fdf9 	bl	8005810 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8001c1e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c22:	f000 faff 	bl	8002224 <HAL_Delay>
		if((HAL_GetTick() - t0) > runtime) break;
 8001c26:	f000 faf3 	bl	8002210 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d309      	bcc.n	8001c4a <drive_motor+0x142>
	for (uint8_t ci = 1; ci < 20; ci++){
 8001c36:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8001c40:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c44:	2b13      	cmp	r3, #19
 8001c46:	d98d      	bls.n	8001b64 <drive_motor+0x5c>
 8001c48:	e000      	b.n	8001c4c <drive_motor+0x144>
		if((HAL_GetTick() - t0) > runtime) break;
 8001c4a:	bf00      	nop
	}
	HAL_GPIO_WritePin(motorPort, motorPin, RESET); // disable driver
 8001c4c:	897b      	ldrh	r3, [r7, #10]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	4619      	mov	r1, r3
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f001 f9ca 	bl	8002fec <HAL_GPIO_WritePin>
	HAL_TIM_OC_Stop(&htim3, TIM_CHANNEL_3 );
 8001c58:	2108      	movs	r1, #8
 8001c5a:	4807      	ldr	r0, [pc, #28]	@ (8001c78 <drive_motor+0x170>)
 8001c5c:	f003 f8f2 	bl	8004e44 <HAL_TIM_OC_Stop>

}
 8001c60:	bf00      	nop
 8001c62:	3750      	adds	r7, #80	@ 0x50
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	1a9fbe77 	.word	0x1a9fbe77
 8001c6c:	3fc4dd2f 	.word	0x3fc4dd2f
 8001c70:	c432ca58 	.word	0xc432ca58
 8001c74:	401d6eb1 	.word	0x401d6eb1
 8001c78:	20000134 	.word	0x20000134
 8001c7c:	40011000 	.word	0x40011000
 8001c80:	200000a8 	.word	0x200000a8
 8001c84:	51eb851f 	.word	0x51eb851f
 8001c88:	08006864 	.word	0x08006864
 8001c8c:	2000017c 	.word	0x2000017c

08001c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c94:	b672      	cpsid	i
}
 8001c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <Error_Handler+0x8>

08001c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ca2:	4b15      	ldr	r3, [pc, #84]	@ (8001cf8 <HAL_MspInit+0x5c>)
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	4a14      	ldr	r2, [pc, #80]	@ (8001cf8 <HAL_MspInit+0x5c>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6193      	str	r3, [r2, #24]
 8001cae:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_MspInit+0x5c>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cba:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf8 <HAL_MspInit+0x5c>)
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf8 <HAL_MspInit+0x5c>)
 8001cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc4:	61d3      	str	r3, [r2, #28]
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf8 <HAL_MspInit+0x5c>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cfc <HAL_MspInit+0x60>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	4a04      	ldr	r2, [pc, #16]	@ (8001cfc <HAL_MspInit+0x60>)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010000 	.word	0x40010000

08001d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <NMI_Handler+0x4>

08001d08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <HardFault_Handler+0x4>

08001d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <MemManage_Handler+0x4>

08001d18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <BusFault_Handler+0x4>

08001d20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <UsageFault_Handler+0x4>

08001d28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d2c:	bf00      	nop
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr

08001d34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d50:	f000 fa4c 	bl	80021ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d60:	4a14      	ldr	r2, [pc, #80]	@ (8001db4 <_sbrk+0x5c>)
 8001d62:	4b15      	ldr	r3, [pc, #84]	@ (8001db8 <_sbrk+0x60>)
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <_sbrk+0x64>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d102      	bne.n	8001d7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d74:	4b11      	ldr	r3, [pc, #68]	@ (8001dbc <_sbrk+0x64>)
 8001d76:	4a12      	ldr	r2, [pc, #72]	@ (8001dc0 <_sbrk+0x68>)
 8001d78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d7a:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <_sbrk+0x64>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d207      	bcs.n	8001d98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d88:	f004 f85e 	bl	8005e48 <__errno>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	220c      	movs	r2, #12
 8001d90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d92:	f04f 33ff 	mov.w	r3, #4294967295
 8001d96:	e009      	b.n	8001dac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d98:	4b08      	ldr	r3, [pc, #32]	@ (8001dbc <_sbrk+0x64>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d9e:	4b07      	ldr	r3, [pc, #28]	@ (8001dbc <_sbrk+0x64>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	4a05      	ldr	r2, [pc, #20]	@ (8001dbc <_sbrk+0x64>)
 8001da8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001daa:	68fb      	ldr	r3, [r7, #12]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20005000 	.word	0x20005000
 8001db8:	00000400 	.word	0x00000400
 8001dbc:	20000130 	.word	0x20000130
 8001dc0:	20000358 	.word	0x20000358

08001dc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08e      	sub	sp, #56	@ 0x38
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de4:	f107 0320 	add.w	r3, r7, #32
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dee:	1d3b      	adds	r3, r7, #4
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
 8001dfc:	615a      	str	r2, [r3, #20]
 8001dfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e00:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e02:	4a2d      	ldr	r2, [pc, #180]	@ (8001eb8 <MX_TIM3_Init+0xe8>)
 8001e04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8001e06:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0e:	4b29      	ldr	r3, [pc, #164]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 8001e14:	4b27      	ldr	r3, [pc, #156]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e16:	220e      	movs	r2, #14
 8001e18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1a:	4b26      	ldr	r3, [pc, #152]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e20:	4b24      	ldr	r3, [pc, #144]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e22:	2280      	movs	r2, #128	@ 0x80
 8001e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e26:	4823      	ldr	r0, [pc, #140]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e28:	f002 fec2 	bl	8004bb0 <HAL_TIM_Base_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001e32:	f7ff ff2d 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e3c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e40:	4619      	mov	r1, r3
 8001e42:	481c      	ldr	r0, [pc, #112]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e44:	f003 f8be 	bl	8004fc4 <HAL_TIM_ConfigClockSource>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001e4e:	f7ff ff1f 	bl	8001c90 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001e52:	4818      	ldr	r0, [pc, #96]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e54:	f002 fefb 	bl	8004c4e <HAL_TIM_OC_Init>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001e5e:	f7ff ff17 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e62:	2300      	movs	r3, #0
 8001e64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e6a:	f107 0320 	add.w	r3, r7, #32
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4810      	ldr	r0, [pc, #64]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e72:	f003 fc1f 	bl	80056b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001e7c:	f7ff ff08 	bl	8001c90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001e80:	2330      	movs	r3, #48	@ 0x30
 8001e82:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	2208      	movs	r2, #8
 8001e94:	4619      	mov	r1, r3
 8001e96:	4807      	ldr	r0, [pc, #28]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001e98:	f003 f838 	bl	8004f0c <HAL_TIM_OC_ConfigChannel>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001ea2:	f7ff fef5 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ea6:	4803      	ldr	r0, [pc, #12]	@ (8001eb4 <MX_TIM3_Init+0xe4>)
 8001ea8:	f000 f826 	bl	8001ef8 <HAL_TIM_MspPostInit>

}
 8001eac:	bf00      	nop
 8001eae:	3738      	adds	r7, #56	@ 0x38
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000134 	.word	0x20000134
 8001eb8:	40000400 	.word	0x40000400

08001ebc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a09      	ldr	r2, [pc, #36]	@ (8001ef0 <HAL_TIM_Base_MspInit+0x34>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d10b      	bne.n	8001ee6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ece:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <HAL_TIM_Base_MspInit+0x38>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	4a08      	ldr	r2, [pc, #32]	@ (8001ef4 <HAL_TIM_Base_MspInit+0x38>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	61d3      	str	r3, [r2, #28]
 8001eda:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <HAL_TIM_Base_MspInit+0x38>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001ee6:	bf00      	nop
 8001ee8:	3714      	adds	r7, #20
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	40000400 	.word	0x40000400
 8001ef4:	40021000 	.word	0x40021000

08001ef8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b088      	sub	sp, #32
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0310 	add.w	r3, r7, #16
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a0f      	ldr	r2, [pc, #60]	@ (8001f50 <HAL_TIM_MspPostInit+0x58>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d117      	bne.n	8001f48 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f18:	4b0e      	ldr	r3, [pc, #56]	@ (8001f54 <HAL_TIM_MspPostInit+0x5c>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f54 <HAL_TIM_MspPostInit+0x5c>)
 8001f1e:	f043 0308 	orr.w	r3, r3, #8
 8001f22:	6193      	str	r3, [r2, #24]
 8001f24:	4b0b      	ldr	r3, [pc, #44]	@ (8001f54 <HAL_TIM_MspPostInit+0x5c>)
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	f003 0308 	and.w	r3, r3, #8
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f30:	2301      	movs	r3, #1
 8001f32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	4619      	mov	r1, r3
 8001f42:	4805      	ldr	r0, [pc, #20]	@ (8001f58 <HAL_TIM_MspPostInit+0x60>)
 8001f44:	f000 fece 	bl	8002ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f48:	bf00      	nop
 8001f4a:	3720      	adds	r7, #32
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40000400 	.word	0x40000400
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40010c00 	.word	0x40010c00

08001f5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f62:	4a12      	ldr	r2, [pc, #72]	@ (8001fac <MX_USART1_UART_Init+0x50>)
 8001f64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 4800;
 8001f66:	4b10      	ldr	r3, [pc, #64]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f68:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 8001f6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f74:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f80:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f82:	220c      	movs	r2, #12
 8001f84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f8c:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f92:	4805      	ldr	r0, [pc, #20]	@ (8001fa8 <MX_USART1_UART_Init+0x4c>)
 8001f94:	f003 fbec 	bl	8005770 <HAL_UART_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f9e:	f7ff fe77 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000017c 	.word	0x2000017c
 8001fac:	40013800 	.word	0x40013800

08001fb0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fb4:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fb6:	4a12      	ldr	r2, [pc, #72]	@ (8002000 <MX_USART3_UART_Init+0x50>)
 8001fb8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fba:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fc0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fce:	4b0b      	ldr	r3, [pc, #44]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fd4:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fda:	4b08      	ldr	r3, [pc, #32]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fe6:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <MX_USART3_UART_Init+0x4c>)
 8001fe8:	f003 fbc2 	bl	8005770 <HAL_UART_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ff2:	f7ff fe4d 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	200001c4 	.word	0x200001c4
 8002000:	40004800 	.word	0x40004800

08002004 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	@ 0x28
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200c:	f107 0318 	add.w	r3, r7, #24
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a38      	ldr	r2, [pc, #224]	@ (8002100 <HAL_UART_MspInit+0xfc>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d132      	bne.n	800208a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002024:	4b37      	ldr	r3, [pc, #220]	@ (8002104 <HAL_UART_MspInit+0x100>)
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	4a36      	ldr	r2, [pc, #216]	@ (8002104 <HAL_UART_MspInit+0x100>)
 800202a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800202e:	6193      	str	r3, [r2, #24]
 8002030:	4b34      	ldr	r3, [pc, #208]	@ (8002104 <HAL_UART_MspInit+0x100>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203c:	4b31      	ldr	r3, [pc, #196]	@ (8002104 <HAL_UART_MspInit+0x100>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	4a30      	ldr	r2, [pc, #192]	@ (8002104 <HAL_UART_MspInit+0x100>)
 8002042:	f043 0304 	orr.w	r3, r3, #4
 8002046:	6193      	str	r3, [r2, #24]
 8002048:	4b2e      	ldr	r3, [pc, #184]	@ (8002104 <HAL_UART_MspInit+0x100>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	613b      	str	r3, [r7, #16]
 8002052:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002054:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205a:	2302      	movs	r3, #2
 800205c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800205e:	2303      	movs	r3, #3
 8002060:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002062:	f107 0318 	add.w	r3, r7, #24
 8002066:	4619      	mov	r1, r3
 8002068:	4827      	ldr	r0, [pc, #156]	@ (8002108 <HAL_UART_MspInit+0x104>)
 800206a:	f000 fe3b 	bl	8002ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800206e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002074:	2300      	movs	r3, #0
 8002076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207c:	f107 0318 	add.w	r3, r7, #24
 8002080:	4619      	mov	r1, r3
 8002082:	4821      	ldr	r0, [pc, #132]	@ (8002108 <HAL_UART_MspInit+0x104>)
 8002084:	f000 fe2e 	bl	8002ce4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002088:	e036      	b.n	80020f8 <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART3)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a1f      	ldr	r2, [pc, #124]	@ (800210c <HAL_UART_MspInit+0x108>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d131      	bne.n	80020f8 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002094:	4b1b      	ldr	r3, [pc, #108]	@ (8002104 <HAL_UART_MspInit+0x100>)
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	4a1a      	ldr	r2, [pc, #104]	@ (8002104 <HAL_UART_MspInit+0x100>)
 800209a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800209e:	61d3      	str	r3, [r2, #28]
 80020a0:	4b18      	ldr	r3, [pc, #96]	@ (8002104 <HAL_UART_MspInit+0x100>)
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ac:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <HAL_UART_MspInit+0x100>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	4a14      	ldr	r2, [pc, #80]	@ (8002104 <HAL_UART_MspInit+0x100>)
 80020b2:	f043 0308 	orr.w	r3, r3, #8
 80020b6:	6193      	str	r3, [r2, #24]
 80020b8:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_UART_MspInit+0x100>)
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	60bb      	str	r3, [r7, #8]
 80020c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ce:	2303      	movs	r3, #3
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d2:	f107 0318 	add.w	r3, r7, #24
 80020d6:	4619      	mov	r1, r3
 80020d8:	480d      	ldr	r0, [pc, #52]	@ (8002110 <HAL_UART_MspInit+0x10c>)
 80020da:	f000 fe03 	bl	8002ce4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80020de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ec:	f107 0318 	add.w	r3, r7, #24
 80020f0:	4619      	mov	r1, r3
 80020f2:	4807      	ldr	r0, [pc, #28]	@ (8002110 <HAL_UART_MspInit+0x10c>)
 80020f4:	f000 fdf6 	bl	8002ce4 <HAL_GPIO_Init>
}
 80020f8:	bf00      	nop
 80020fa:	3728      	adds	r7, #40	@ 0x28
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40013800 	.word	0x40013800
 8002104:	40021000 	.word	0x40021000
 8002108:	40010800 	.word	0x40010800
 800210c:	40004800 	.word	0x40004800
 8002110:	40010c00 	.word	0x40010c00

08002114 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002114:	f7ff fe56 	bl	8001dc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002118:	480b      	ldr	r0, [pc, #44]	@ (8002148 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800211a:	490c      	ldr	r1, [pc, #48]	@ (800214c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800211c:	4a0c      	ldr	r2, [pc, #48]	@ (8002150 <LoopFillZerobss+0x16>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002120:	e002      	b.n	8002128 <LoopCopyDataInit>

08002122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002126:	3304      	adds	r3, #4

08002128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800212a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800212c:	d3f9      	bcc.n	8002122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800212e:	4a09      	ldr	r2, [pc, #36]	@ (8002154 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002130:	4c09      	ldr	r4, [pc, #36]	@ (8002158 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002134:	e001      	b.n	800213a <LoopFillZerobss>

08002136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002138:	3204      	adds	r2, #4

0800213a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800213a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800213c:	d3fb      	bcc.n	8002136 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800213e:	f003 fe89 	bl	8005e54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002142:	f7fe ff33 	bl	8000fac <main>
  bx lr
 8002146:	4770      	bx	lr
  ldr r0, =_sdata
 8002148:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800214c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002150:	08006c98 	.word	0x08006c98
  ldr r2, =_sbss
 8002154:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002158:	20000358 	.word	0x20000358

0800215c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800215c:	e7fe      	b.n	800215c <ADC1_2_IRQHandler>
	...

08002160 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002164:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <HAL_Init+0x28>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a07      	ldr	r2, [pc, #28]	@ (8002188 <HAL_Init+0x28>)
 800216a:	f043 0310 	orr.w	r3, r3, #16
 800216e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002170:	2003      	movs	r0, #3
 8002172:	f000 fd83 	bl	8002c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002176:	200f      	movs	r0, #15
 8002178:	f000 f808 	bl	800218c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800217c:	f7ff fd8e 	bl	8001c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40022000 	.word	0x40022000

0800218c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002194:	4b12      	ldr	r3, [pc, #72]	@ (80021e0 <HAL_InitTick+0x54>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4b12      	ldr	r3, [pc, #72]	@ (80021e4 <HAL_InitTick+0x58>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	4619      	mov	r1, r3
 800219e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 fd8d 	bl	8002cca <HAL_SYSTICK_Config>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e00e      	b.n	80021d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b0f      	cmp	r3, #15
 80021be:	d80a      	bhi.n	80021d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021c0:	2200      	movs	r2, #0
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	f04f 30ff 	mov.w	r0, #4294967295
 80021c8:	f000 fd63 	bl	8002c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021cc:	4a06      	ldr	r2, [pc, #24]	@ (80021e8 <HAL_InitTick+0x5c>)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
 80021d4:	e000      	b.n	80021d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000000 	.word	0x20000000
 80021e4:	20000008 	.word	0x20000008
 80021e8:	20000004 	.word	0x20000004

080021ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021f0:	4b05      	ldr	r3, [pc, #20]	@ (8002208 <HAL_IncTick+0x1c>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	4b05      	ldr	r3, [pc, #20]	@ (800220c <HAL_IncTick+0x20>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4413      	add	r3, r2
 80021fc:	4a03      	ldr	r2, [pc, #12]	@ (800220c <HAL_IncTick+0x20>)
 80021fe:	6013      	str	r3, [r2, #0]
}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr
 8002208:	20000008 	.word	0x20000008
 800220c:	2000020c 	.word	0x2000020c

08002210 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return uwTick;
 8002214:	4b02      	ldr	r3, [pc, #8]	@ (8002220 <HAL_GetTick+0x10>)
 8002216:	681b      	ldr	r3, [r3, #0]
}
 8002218:	4618      	mov	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr
 8002220:	2000020c 	.word	0x2000020c

08002224 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800222c:	f7ff fff0 	bl	8002210 <HAL_GetTick>
 8002230:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800223c:	d005      	beq.n	800224a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800223e:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <HAL_Delay+0x44>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	461a      	mov	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4413      	add	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800224a:	bf00      	nop
 800224c:	f7ff ffe0 	bl	8002210 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	429a      	cmp	r2, r3
 800225a:	d8f7      	bhi.n	800224c <HAL_Delay+0x28>
  {
  }
}
 800225c:	bf00      	nop
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000008 	.word	0x20000008

0800226c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002274:	2300      	movs	r3, #0
 8002276:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002280:	2300      	movs	r3, #0
 8002282:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e0be      	b.n	800240c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002298:	2b00      	cmp	r3, #0
 800229a:	d109      	bne.n	80022b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7fe fd12 	bl	8000cd4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 fbf1 	bl	8002a98 <ADC_ConversionStop_Disable>
 80022b6:	4603      	mov	r3, r0
 80022b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f040 8099 	bne.w	80023fa <HAL_ADC_Init+0x18e>
 80022c8:	7dfb      	ldrb	r3, [r7, #23]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f040 8095 	bne.w	80023fa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022d8:	f023 0302 	bic.w	r3, r3, #2
 80022dc:	f043 0202 	orr.w	r2, r3, #2
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	7b1b      	ldrb	r3, [r3, #12]
 80022f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002304:	d003      	beq.n	800230e <HAL_ADC_Init+0xa2>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d102      	bne.n	8002314 <HAL_ADC_Init+0xa8>
 800230e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002312:	e000      	b.n	8002316 <HAL_ADC_Init+0xaa>
 8002314:	2300      	movs	r3, #0
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4313      	orrs	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	7d1b      	ldrb	r3, [r3, #20]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d119      	bne.n	8002358 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	7b1b      	ldrb	r3, [r3, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d109      	bne.n	8002340 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	3b01      	subs	r3, #1
 8002332:	035a      	lsls	r2, r3, #13
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	4313      	orrs	r3, r2
 8002338:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	e00b      	b.n	8002358 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	f043 0220 	orr.w	r2, r3, #32
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002350:	f043 0201 	orr.w	r2, r3, #1
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	430a      	orrs	r2, r1
 800236a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	4b28      	ldr	r3, [pc, #160]	@ (8002414 <HAL_ADC_Init+0x1a8>)
 8002374:	4013      	ands	r3, r2
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6812      	ldr	r2, [r2, #0]
 800237a:	68b9      	ldr	r1, [r7, #8]
 800237c:	430b      	orrs	r3, r1
 800237e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002388:	d003      	beq.n	8002392 <HAL_ADC_Init+0x126>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d104      	bne.n	800239c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	3b01      	subs	r3, #1
 8002398:	051b      	lsls	r3, r3, #20
 800239a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	430a      	orrs	r2, r1
 80023ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	4b18      	ldr	r3, [pc, #96]	@ (8002418 <HAL_ADC_Init+0x1ac>)
 80023b8:	4013      	ands	r3, r2
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d10b      	bne.n	80023d8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ca:	f023 0303 	bic.w	r3, r3, #3
 80023ce:	f043 0201 	orr.w	r2, r3, #1
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023d6:	e018      	b.n	800240a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023dc:	f023 0312 	bic.w	r3, r3, #18
 80023e0:	f043 0210 	orr.w	r2, r3, #16
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ec:	f043 0201 	orr.w	r2, r3, #1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023f8:	e007      	b.n	800240a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fe:	f043 0210 	orr.w	r2, r3, #16
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800240a:	7dfb      	ldrb	r3, [r7, #23]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	ffe1f7fd 	.word	0xffe1f7fd
 8002418:	ff1f0efe 	.word	0xff1f0efe

0800241c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_ADC_Start+0x1a>
 8002432:	2302      	movs	r3, #2
 8002434:	e098      	b.n	8002568 <HAL_ADC_Start+0x14c>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 fad0 	bl	80029e4 <ADC_Enable>
 8002444:	4603      	mov	r3, r0
 8002446:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002448:	7bfb      	ldrb	r3, [r7, #15]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f040 8087 	bne.w	800255e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002458:	f023 0301 	bic.w	r3, r3, #1
 800245c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a41      	ldr	r2, [pc, #260]	@ (8002570 <HAL_ADC_Start+0x154>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d105      	bne.n	800247a <HAL_ADC_Start+0x5e>
 800246e:	4b41      	ldr	r3, [pc, #260]	@ (8002574 <HAL_ADC_Start+0x158>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d115      	bne.n	80024a6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002490:	2b00      	cmp	r3, #0
 8002492:	d026      	beq.n	80024e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800249c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024a4:	e01d      	b.n	80024e2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024aa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002574 <HAL_ADC_Start+0x158>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d004      	beq.n	80024c6 <HAL_ADC_Start+0xaa>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002570 <HAL_ADC_Start+0x154>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d10d      	bne.n	80024e2 <HAL_ADC_Start+0xc6>
 80024c6:	4b2b      	ldr	r3, [pc, #172]	@ (8002574 <HAL_ADC_Start+0x158>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d007      	beq.n	80024e2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024da:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d006      	beq.n	80024fc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f2:	f023 0206 	bic.w	r2, r3, #6
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024fa:	e002      	b.n	8002502 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f06f 0202 	mvn.w	r2, #2
 8002512:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800251e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002522:	d113      	bne.n	800254c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002528:	4a11      	ldr	r2, [pc, #68]	@ (8002570 <HAL_ADC_Start+0x154>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d105      	bne.n	800253a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800252e:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <HAL_ADC_Start+0x158>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002536:	2b00      	cmp	r3, #0
 8002538:	d108      	bne.n	800254c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002548:	609a      	str	r2, [r3, #8]
 800254a:	e00c      	b.n	8002566 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	e003      	b.n	8002566 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002566:	7bfb      	ldrb	r3, [r7, #15]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40012800 	.word	0x40012800
 8002574:	40012400 	.word	0x40012400

08002578 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002580:	2300      	movs	r3, #0
 8002582:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_ADC_Stop+0x1a>
 800258e:	2302      	movs	r3, #2
 8002590:	e01a      	b.n	80025c8 <HAL_ADC_Stop+0x50>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 fa7c 	bl	8002a98 <ADC_ConversionStop_Disable>
 80025a0:	4603      	mov	r3, r0
 80025a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d109      	bne.n	80025be <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025b2:	f023 0301 	bic.w	r3, r3, #1
 80025b6:	f043 0201 	orr.w	r2, r3, #1
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80025d0:	b590      	push	{r4, r7, lr}
 80025d2:	b087      	sub	sp, #28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80025e6:	f7ff fe13 	bl	8002210 <HAL_GetTick>
 80025ea:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00b      	beq.n	8002612 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fe:	f043 0220 	orr.w	r2, r3, #32
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e0d3      	b.n	80027ba <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261c:	2b00      	cmp	r3, #0
 800261e:	d131      	bne.n	8002684 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002626:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800262a:	2b00      	cmp	r3, #0
 800262c:	d12a      	bne.n	8002684 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800262e:	e021      	b.n	8002674 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002636:	d01d      	beq.n	8002674 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d007      	beq.n	800264e <HAL_ADC_PollForConversion+0x7e>
 800263e:	f7ff fde7 	bl	8002210 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d212      	bcs.n	8002674 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10b      	bne.n	8002674 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	f043 0204 	orr.w	r2, r3, #4
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e0a2      	b.n	80027ba <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0d6      	beq.n	8002630 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002682:	e070      	b.n	8002766 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002684:	4b4f      	ldr	r3, [pc, #316]	@ (80027c4 <HAL_ADC_PollForConversion+0x1f4>)
 8002686:	681c      	ldr	r4, [r3, #0]
 8002688:	2002      	movs	r0, #2
 800268a:	f002 f9db 	bl	8004a44 <HAL_RCCEx_GetPeriphCLKFreq>
 800268e:	4603      	mov	r3, r0
 8002690:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6919      	ldr	r1, [r3, #16]
 800269a:	4b4b      	ldr	r3, [pc, #300]	@ (80027c8 <HAL_ADC_PollForConversion+0x1f8>)
 800269c:	400b      	ands	r3, r1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d118      	bne.n	80026d4 <HAL_ADC_PollForConversion+0x104>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68d9      	ldr	r1, [r3, #12]
 80026a8:	4b48      	ldr	r3, [pc, #288]	@ (80027cc <HAL_ADC_PollForConversion+0x1fc>)
 80026aa:	400b      	ands	r3, r1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d111      	bne.n	80026d4 <HAL_ADC_PollForConversion+0x104>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6919      	ldr	r1, [r3, #16]
 80026b6:	4b46      	ldr	r3, [pc, #280]	@ (80027d0 <HAL_ADC_PollForConversion+0x200>)
 80026b8:	400b      	ands	r3, r1
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d108      	bne.n	80026d0 <HAL_ADC_PollForConversion+0x100>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68d9      	ldr	r1, [r3, #12]
 80026c4:	4b43      	ldr	r3, [pc, #268]	@ (80027d4 <HAL_ADC_PollForConversion+0x204>)
 80026c6:	400b      	ands	r3, r1
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d101      	bne.n	80026d0 <HAL_ADC_PollForConversion+0x100>
 80026cc:	2314      	movs	r3, #20
 80026ce:	e020      	b.n	8002712 <HAL_ADC_PollForConversion+0x142>
 80026d0:	2329      	movs	r3, #41	@ 0x29
 80026d2:	e01e      	b.n	8002712 <HAL_ADC_PollForConversion+0x142>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6919      	ldr	r1, [r3, #16]
 80026da:	4b3d      	ldr	r3, [pc, #244]	@ (80027d0 <HAL_ADC_PollForConversion+0x200>)
 80026dc:	400b      	ands	r3, r1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d106      	bne.n	80026f0 <HAL_ADC_PollForConversion+0x120>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68d9      	ldr	r1, [r3, #12]
 80026e8:	4b3a      	ldr	r3, [pc, #232]	@ (80027d4 <HAL_ADC_PollForConversion+0x204>)
 80026ea:	400b      	ands	r3, r1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00d      	beq.n	800270c <HAL_ADC_PollForConversion+0x13c>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6919      	ldr	r1, [r3, #16]
 80026f6:	4b38      	ldr	r3, [pc, #224]	@ (80027d8 <HAL_ADC_PollForConversion+0x208>)
 80026f8:	400b      	ands	r3, r1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d108      	bne.n	8002710 <HAL_ADC_PollForConversion+0x140>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68d9      	ldr	r1, [r3, #12]
 8002704:	4b34      	ldr	r3, [pc, #208]	@ (80027d8 <HAL_ADC_PollForConversion+0x208>)
 8002706:	400b      	ands	r3, r1
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <HAL_ADC_PollForConversion+0x140>
 800270c:	2354      	movs	r3, #84	@ 0x54
 800270e:	e000      	b.n	8002712 <HAL_ADC_PollForConversion+0x142>
 8002710:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002718:	e021      	b.n	800275e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d01a      	beq.n	8002758 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d007      	beq.n	8002738 <HAL_ADC_PollForConversion+0x168>
 8002728:	f7ff fd72 	bl	8002210 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d20f      	bcs.n	8002758 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	429a      	cmp	r2, r3
 800273e:	d90b      	bls.n	8002758 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002744:	f043 0204 	orr.w	r2, r3, #4
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e030      	b.n	80027ba <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	3301      	adds	r3, #1
 800275c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	429a      	cmp	r2, r3
 8002764:	d8d9      	bhi.n	800271a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f06f 0212 	mvn.w	r2, #18
 800276e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002774:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002786:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800278a:	d115      	bne.n	80027b8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002790:	2b00      	cmp	r3, #0
 8002792:	d111      	bne.n	80027b8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d105      	bne.n	80027b8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	f043 0201 	orr.w	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	371c      	adds	r7, #28
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd90      	pop	{r4, r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000000 	.word	0x20000000
 80027c8:	24924924 	.word	0x24924924
 80027cc:	00924924 	.word	0x00924924
 80027d0:	12492492 	.word	0x12492492
 80027d4:	00492492 	.word	0x00492492
 80027d8:	00249249 	.word	0x00249249

080027dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027fe:	2300      	movs	r3, #0
 8002800:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x20>
 8002810:	2302      	movs	r3, #2
 8002812:	e0dc      	b.n	80029ce <HAL_ADC_ConfigChannel+0x1da>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b06      	cmp	r3, #6
 8002822:	d81c      	bhi.n	800285e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	3b05      	subs	r3, #5
 8002836:	221f      	movs	r2, #31
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	4019      	ands	r1, r3
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	3b05      	subs	r3, #5
 8002850:	fa00 f203 	lsl.w	r2, r0, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	635a      	str	r2, [r3, #52]	@ 0x34
 800285c:	e03c      	b.n	80028d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d81c      	bhi.n	80028a0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	3b23      	subs	r3, #35	@ 0x23
 8002878:	221f      	movs	r2, #31
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	4019      	ands	r1, r3
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	6818      	ldr	r0, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	4613      	mov	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4413      	add	r3, r2
 8002890:	3b23      	subs	r3, #35	@ 0x23
 8002892:	fa00 f203 	lsl.w	r2, r0, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	631a      	str	r2, [r3, #48]	@ 0x30
 800289e:	e01b      	b.n	80028d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	3b41      	subs	r3, #65	@ 0x41
 80028b2:	221f      	movs	r2, #31
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	4019      	ands	r1, r3
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	6818      	ldr	r0, [r3, #0]
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	3b41      	subs	r3, #65	@ 0x41
 80028cc:	fa00 f203 	lsl.w	r2, r0, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b09      	cmp	r3, #9
 80028de:	d91c      	bls.n	800291a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	68d9      	ldr	r1, [r3, #12]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	4613      	mov	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	4413      	add	r3, r2
 80028f0:	3b1e      	subs	r3, #30
 80028f2:	2207      	movs	r2, #7
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	4019      	ands	r1, r3
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	6898      	ldr	r0, [r3, #8]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4613      	mov	r3, r2
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	4413      	add	r3, r2
 800290a:	3b1e      	subs	r3, #30
 800290c:	fa00 f203 	lsl.w	r2, r0, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	60da      	str	r2, [r3, #12]
 8002918:	e019      	b.n	800294e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6919      	ldr	r1, [r3, #16]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4613      	mov	r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	4413      	add	r3, r2
 800292a:	2207      	movs	r2, #7
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	4019      	ands	r1, r3
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	6898      	ldr	r0, [r3, #8]
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4613      	mov	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4413      	add	r3, r2
 8002942:	fa00 f203 	lsl.w	r2, r0, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	430a      	orrs	r2, r1
 800294c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b10      	cmp	r3, #16
 8002954:	d003      	beq.n	800295e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800295a:	2b11      	cmp	r3, #17
 800295c:	d132      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1d      	ldr	r2, [pc, #116]	@ (80029d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d125      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d126      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002984:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b10      	cmp	r3, #16
 800298c:	d11a      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800298e:	4b13      	ldr	r3, [pc, #76]	@ (80029dc <HAL_ADC_ConfigChannel+0x1e8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a13      	ldr	r2, [pc, #76]	@ (80029e0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002994:	fba2 2303 	umull	r2, r3, r2, r3
 8002998:	0c9a      	lsrs	r2, r3, #18
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029a4:	e002      	b.n	80029ac <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	3b01      	subs	r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f9      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x1b2>
 80029b2:	e007      	b.n	80029c4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	f043 0220 	orr.w	r2, r3, #32
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr
 80029d8:	40012400 	.word	0x40012400
 80029dc:	20000000 	.word	0x20000000
 80029e0:	431bde83 	.word	0x431bde83

080029e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d040      	beq.n	8002a84 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 0201 	orr.w	r2, r2, #1
 8002a10:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a12:	4b1f      	ldr	r3, [pc, #124]	@ (8002a90 <ADC_Enable+0xac>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a1f      	ldr	r2, [pc, #124]	@ (8002a94 <ADC_Enable+0xb0>)
 8002a18:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1c:	0c9b      	lsrs	r3, r3, #18
 8002a1e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a20:	e002      	b.n	8002a28 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f9      	bne.n	8002a22 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a2e:	f7ff fbef 	bl	8002210 <HAL_GetTick>
 8002a32:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a34:	e01f      	b.n	8002a76 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a36:	f7ff fbeb 	bl	8002210 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d918      	bls.n	8002a76 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d011      	beq.n	8002a76 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a56:	f043 0210 	orr.w	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e007      	b.n	8002a86 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d1d8      	bne.n	8002a36 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	20000000 	.word	0x20000000
 8002a94:	431bde83 	.word	0x431bde83

08002a98 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d12e      	bne.n	8002b10 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0201 	bic.w	r2, r2, #1
 8002ac0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ac2:	f7ff fba5 	bl	8002210 <HAL_GetTick>
 8002ac6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ac8:	e01b      	b.n	8002b02 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002aca:	f7ff fba1 	bl	8002210 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d914      	bls.n	8002b02 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d10d      	bne.n	8002b02 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	f043 0210 	orr.w	r2, r3, #16
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af6:	f043 0201 	orr.w	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e007      	b.n	8002b12 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d0dc      	beq.n	8002aca <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	@ (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	@ (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	6039      	str	r1, [r7, #0]
 8002b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	db0a      	blt.n	8002baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	490c      	ldr	r1, [pc, #48]	@ (8002bcc <__NVIC_SetPriority+0x4c>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	0112      	lsls	r2, r2, #4
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba8:	e00a      	b.n	8002bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4908      	ldr	r1, [pc, #32]	@ (8002bd0 <__NVIC_SetPriority+0x50>)
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	3b04      	subs	r3, #4
 8002bb8:	0112      	lsls	r2, r2, #4
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	761a      	strb	r2, [r3, #24]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bc80      	pop	{r7}
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000e100 	.word	0xe000e100
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b089      	sub	sp, #36	@ 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f1c3 0307 	rsb	r3, r3, #7
 8002bee:	2b04      	cmp	r3, #4
 8002bf0:	bf28      	it	cs
 8002bf2:	2304      	movcs	r3, #4
 8002bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	2b06      	cmp	r3, #6
 8002bfc:	d902      	bls.n	8002c04 <NVIC_EncodePriority+0x30>
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3b03      	subs	r3, #3
 8002c02:	e000      	b.n	8002c06 <NVIC_EncodePriority+0x32>
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c08:	f04f 32ff 	mov.w	r2, #4294967295
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43da      	mvns	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	401a      	ands	r2, r3
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	43d9      	mvns	r1, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	4313      	orrs	r3, r2
         );
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3724      	adds	r7, #36	@ 0x24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3b01      	subs	r3, #1
 8002c44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c48:	d301      	bcc.n	8002c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e00f      	b.n	8002c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c78 <SysTick_Config+0x40>)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c56:	210f      	movs	r1, #15
 8002c58:	f04f 30ff 	mov.w	r0, #4294967295
 8002c5c:	f7ff ff90 	bl	8002b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c60:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <SysTick_Config+0x40>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c66:	4b04      	ldr	r3, [pc, #16]	@ (8002c78 <SysTick_Config+0x40>)
 8002c68:	2207      	movs	r2, #7
 8002c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	e000e010 	.word	0xe000e010

08002c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f7ff ff49 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b086      	sub	sp, #24
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	4603      	mov	r3, r0
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
 8002c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca4:	f7ff ff5e 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	68b9      	ldr	r1, [r7, #8]
 8002cae:	6978      	ldr	r0, [r7, #20]
 8002cb0:	f7ff ff90 	bl	8002bd4 <NVIC_EncodePriority>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cba:	4611      	mov	r1, r2
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff ff5f 	bl	8002b80 <__NVIC_SetPriority>
}
 8002cc2:	bf00      	nop
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7ff ffb0 	bl	8002c38 <SysTick_Config>
 8002cd8:	4603      	mov	r3, r0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
	...

08002ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b08b      	sub	sp, #44	@ 0x2c
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cf6:	e169      	b.n	8002fcc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	69fa      	ldr	r2, [r7, #28]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	f040 8158 	bne.w	8002fc6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	4a9a      	ldr	r2, [pc, #616]	@ (8002f84 <HAL_GPIO_Init+0x2a0>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d05e      	beq.n	8002dde <HAL_GPIO_Init+0xfa>
 8002d20:	4a98      	ldr	r2, [pc, #608]	@ (8002f84 <HAL_GPIO_Init+0x2a0>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d875      	bhi.n	8002e12 <HAL_GPIO_Init+0x12e>
 8002d26:	4a98      	ldr	r2, [pc, #608]	@ (8002f88 <HAL_GPIO_Init+0x2a4>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d058      	beq.n	8002dde <HAL_GPIO_Init+0xfa>
 8002d2c:	4a96      	ldr	r2, [pc, #600]	@ (8002f88 <HAL_GPIO_Init+0x2a4>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d86f      	bhi.n	8002e12 <HAL_GPIO_Init+0x12e>
 8002d32:	4a96      	ldr	r2, [pc, #600]	@ (8002f8c <HAL_GPIO_Init+0x2a8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d052      	beq.n	8002dde <HAL_GPIO_Init+0xfa>
 8002d38:	4a94      	ldr	r2, [pc, #592]	@ (8002f8c <HAL_GPIO_Init+0x2a8>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d869      	bhi.n	8002e12 <HAL_GPIO_Init+0x12e>
 8002d3e:	4a94      	ldr	r2, [pc, #592]	@ (8002f90 <HAL_GPIO_Init+0x2ac>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d04c      	beq.n	8002dde <HAL_GPIO_Init+0xfa>
 8002d44:	4a92      	ldr	r2, [pc, #584]	@ (8002f90 <HAL_GPIO_Init+0x2ac>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d863      	bhi.n	8002e12 <HAL_GPIO_Init+0x12e>
 8002d4a:	4a92      	ldr	r2, [pc, #584]	@ (8002f94 <HAL_GPIO_Init+0x2b0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d046      	beq.n	8002dde <HAL_GPIO_Init+0xfa>
 8002d50:	4a90      	ldr	r2, [pc, #576]	@ (8002f94 <HAL_GPIO_Init+0x2b0>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d85d      	bhi.n	8002e12 <HAL_GPIO_Init+0x12e>
 8002d56:	2b12      	cmp	r3, #18
 8002d58:	d82a      	bhi.n	8002db0 <HAL_GPIO_Init+0xcc>
 8002d5a:	2b12      	cmp	r3, #18
 8002d5c:	d859      	bhi.n	8002e12 <HAL_GPIO_Init+0x12e>
 8002d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d64 <HAL_GPIO_Init+0x80>)
 8002d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d64:	08002ddf 	.word	0x08002ddf
 8002d68:	08002db9 	.word	0x08002db9
 8002d6c:	08002dcb 	.word	0x08002dcb
 8002d70:	08002e0d 	.word	0x08002e0d
 8002d74:	08002e13 	.word	0x08002e13
 8002d78:	08002e13 	.word	0x08002e13
 8002d7c:	08002e13 	.word	0x08002e13
 8002d80:	08002e13 	.word	0x08002e13
 8002d84:	08002e13 	.word	0x08002e13
 8002d88:	08002e13 	.word	0x08002e13
 8002d8c:	08002e13 	.word	0x08002e13
 8002d90:	08002e13 	.word	0x08002e13
 8002d94:	08002e13 	.word	0x08002e13
 8002d98:	08002e13 	.word	0x08002e13
 8002d9c:	08002e13 	.word	0x08002e13
 8002da0:	08002e13 	.word	0x08002e13
 8002da4:	08002e13 	.word	0x08002e13
 8002da8:	08002dc1 	.word	0x08002dc1
 8002dac:	08002dd5 	.word	0x08002dd5
 8002db0:	4a79      	ldr	r2, [pc, #484]	@ (8002f98 <HAL_GPIO_Init+0x2b4>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d013      	beq.n	8002dde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002db6:	e02c      	b.n	8002e12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	623b      	str	r3, [r7, #32]
          break;
 8002dbe:	e029      	b.n	8002e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	623b      	str	r3, [r7, #32]
          break;
 8002dc8:	e024      	b.n	8002e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	3308      	adds	r3, #8
 8002dd0:	623b      	str	r3, [r7, #32]
          break;
 8002dd2:	e01f      	b.n	8002e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	330c      	adds	r3, #12
 8002dda:	623b      	str	r3, [r7, #32]
          break;
 8002ddc:	e01a      	b.n	8002e14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d102      	bne.n	8002dec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002de6:	2304      	movs	r3, #4
 8002de8:	623b      	str	r3, [r7, #32]
          break;
 8002dea:	e013      	b.n	8002e14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d105      	bne.n	8002e00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002df4:	2308      	movs	r3, #8
 8002df6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	69fa      	ldr	r2, [r7, #28]
 8002dfc:	611a      	str	r2, [r3, #16]
          break;
 8002dfe:	e009      	b.n	8002e14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e00:	2308      	movs	r3, #8
 8002e02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69fa      	ldr	r2, [r7, #28]
 8002e08:	615a      	str	r2, [r3, #20]
          break;
 8002e0a:	e003      	b.n	8002e14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	623b      	str	r3, [r7, #32]
          break;
 8002e10:	e000      	b.n	8002e14 <HAL_GPIO_Init+0x130>
          break;
 8002e12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	2bff      	cmp	r3, #255	@ 0xff
 8002e18:	d801      	bhi.n	8002e1e <HAL_GPIO_Init+0x13a>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	e001      	b.n	8002e22 <HAL_GPIO_Init+0x13e>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	3304      	adds	r3, #4
 8002e22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	2bff      	cmp	r3, #255	@ 0xff
 8002e28:	d802      	bhi.n	8002e30 <HAL_GPIO_Init+0x14c>
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	e002      	b.n	8002e36 <HAL_GPIO_Init+0x152>
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	3b08      	subs	r3, #8
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	210f      	movs	r1, #15
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	fa01 f303 	lsl.w	r3, r1, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	401a      	ands	r2, r3
 8002e48:	6a39      	ldr	r1, [r7, #32]
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e50:	431a      	orrs	r2, r3
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 80b1 	beq.w	8002fc6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e64:	4b4d      	ldr	r3, [pc, #308]	@ (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	4a4c      	ldr	r2, [pc, #304]	@ (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002e6a:	f043 0301 	orr.w	r3, r3, #1
 8002e6e:	6193      	str	r3, [r2, #24]
 8002e70:	4b4a      	ldr	r3, [pc, #296]	@ (8002f9c <HAL_GPIO_Init+0x2b8>)
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f003 0301 	and.w	r3, r3, #1
 8002e78:	60bb      	str	r3, [r7, #8]
 8002e7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e7c:	4a48      	ldr	r2, [pc, #288]	@ (8002fa0 <HAL_GPIO_Init+0x2bc>)
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e80:	089b      	lsrs	r3, r3, #2
 8002e82:	3302      	adds	r3, #2
 8002e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8c:	f003 0303 	and.w	r3, r3, #3
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	220f      	movs	r2, #15
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a40      	ldr	r2, [pc, #256]	@ (8002fa4 <HAL_GPIO_Init+0x2c0>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d013      	beq.n	8002ed0 <HAL_GPIO_Init+0x1ec>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a3f      	ldr	r2, [pc, #252]	@ (8002fa8 <HAL_GPIO_Init+0x2c4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d00d      	beq.n	8002ecc <HAL_GPIO_Init+0x1e8>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a3e      	ldr	r2, [pc, #248]	@ (8002fac <HAL_GPIO_Init+0x2c8>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d007      	beq.n	8002ec8 <HAL_GPIO_Init+0x1e4>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a3d      	ldr	r2, [pc, #244]	@ (8002fb0 <HAL_GPIO_Init+0x2cc>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d101      	bne.n	8002ec4 <HAL_GPIO_Init+0x1e0>
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e006      	b.n	8002ed2 <HAL_GPIO_Init+0x1ee>
 8002ec4:	2304      	movs	r3, #4
 8002ec6:	e004      	b.n	8002ed2 <HAL_GPIO_Init+0x1ee>
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e002      	b.n	8002ed2 <HAL_GPIO_Init+0x1ee>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <HAL_GPIO_Init+0x1ee>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ed4:	f002 0203 	and.w	r2, r2, #3
 8002ed8:	0092      	lsls	r2, r2, #2
 8002eda:	4093      	lsls	r3, r2
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ee2:	492f      	ldr	r1, [pc, #188]	@ (8002fa0 <HAL_GPIO_Init+0x2bc>)
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee6:	089b      	lsrs	r3, r3, #2
 8002ee8:	3302      	adds	r3, #2
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d006      	beq.n	8002f0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002efc:	4b2d      	ldr	r3, [pc, #180]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	492c      	ldr	r1, [pc, #176]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	608b      	str	r3, [r1, #8]
 8002f08:	e006      	b.n	8002f18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	43db      	mvns	r3, r3
 8002f12:	4928      	ldr	r1, [pc, #160]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f14:	4013      	ands	r3, r2
 8002f16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d006      	beq.n	8002f32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f24:	4b23      	ldr	r3, [pc, #140]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	4922      	ldr	r1, [pc, #136]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	60cb      	str	r3, [r1, #12]
 8002f30:	e006      	b.n	8002f40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f32:	4b20      	ldr	r3, [pc, #128]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	491e      	ldr	r1, [pc, #120]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d006      	beq.n	8002f5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f4c:	4b19      	ldr	r3, [pc, #100]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	4918      	ldr	r1, [pc, #96]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	604b      	str	r3, [r1, #4]
 8002f58:	e006      	b.n	8002f68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f5a:	4b16      	ldr	r3, [pc, #88]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	43db      	mvns	r3, r3
 8002f62:	4914      	ldr	r1, [pc, #80]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d021      	beq.n	8002fb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f74:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	490e      	ldr	r1, [pc, #56]	@ (8002fb4 <HAL_GPIO_Init+0x2d0>)
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	600b      	str	r3, [r1, #0]
 8002f80:	e021      	b.n	8002fc6 <HAL_GPIO_Init+0x2e2>
 8002f82:	bf00      	nop
 8002f84:	10320000 	.word	0x10320000
 8002f88:	10310000 	.word	0x10310000
 8002f8c:	10220000 	.word	0x10220000
 8002f90:	10210000 	.word	0x10210000
 8002f94:	10120000 	.word	0x10120000
 8002f98:	10110000 	.word	0x10110000
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	40010000 	.word	0x40010000
 8002fa4:	40010800 	.word	0x40010800
 8002fa8:	40010c00 	.word	0x40010c00
 8002fac:	40011000 	.word	0x40011000
 8002fb0:	40011400 	.word	0x40011400
 8002fb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe8 <HAL_GPIO_Init+0x304>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	43db      	mvns	r3, r3
 8002fc0:	4909      	ldr	r1, [pc, #36]	@ (8002fe8 <HAL_GPIO_Init+0x304>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	3301      	adds	r3, #1
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f47f ae8e 	bne.w	8002cf8 <HAL_GPIO_Init+0x14>
  }
}
 8002fdc:	bf00      	nop
 8002fde:	bf00      	nop
 8002fe0:	372c      	adds	r7, #44	@ 0x2c
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr
 8002fe8:	40010400 	.word	0x40010400

08002fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	807b      	strh	r3, [r7, #2]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ffc:	787b      	ldrb	r3, [r7, #1]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003002:	887a      	ldrh	r2, [r7, #2]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003008:	e003      	b.n	8003012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800300a:	887b      	ldrh	r3, [r7, #2]
 800300c:	041a      	lsls	r2, r3, #16
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	611a      	str	r2, [r3, #16]
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr

0800301c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800302e:	887a      	ldrh	r2, [r7, #2]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4013      	ands	r3, r2
 8003034:	041a      	lsls	r2, r3, #16
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	43d9      	mvns	r1, r3
 800303a:	887b      	ldrh	r3, [r7, #2]
 800303c:	400b      	ands	r3, r1
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	611a      	str	r2, [r3, #16]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr
	...

08003050 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e12b      	b.n	80032ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d106      	bne.n	800307c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7fd ff5a 	bl	8000f30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2224      	movs	r2, #36	@ 0x24
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 0201 	bic.w	r2, r2, #1
 8003092:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030b4:	f001 fbca 	bl	800484c <HAL_RCC_GetPCLK1Freq>
 80030b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4a81      	ldr	r2, [pc, #516]	@ (80032c4 <HAL_I2C_Init+0x274>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d807      	bhi.n	80030d4 <HAL_I2C_Init+0x84>
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4a80      	ldr	r2, [pc, #512]	@ (80032c8 <HAL_I2C_Init+0x278>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	bf94      	ite	ls
 80030cc:	2301      	movls	r3, #1
 80030ce:	2300      	movhi	r3, #0
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	e006      	b.n	80030e2 <HAL_I2C_Init+0x92>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4a7d      	ldr	r2, [pc, #500]	@ (80032cc <HAL_I2C_Init+0x27c>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	bf94      	ite	ls
 80030dc:	2301      	movls	r3, #1
 80030de:	2300      	movhi	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e0e7      	b.n	80032ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	4a78      	ldr	r2, [pc, #480]	@ (80032d0 <HAL_I2C_Init+0x280>)
 80030ee:	fba2 2303 	umull	r2, r3, r2, r3
 80030f2:	0c9b      	lsrs	r3, r3, #18
 80030f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	430a      	orrs	r2, r1
 8003108:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4a6a      	ldr	r2, [pc, #424]	@ (80032c4 <HAL_I2C_Init+0x274>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d802      	bhi.n	8003124 <HAL_I2C_Init+0xd4>
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	3301      	adds	r3, #1
 8003122:	e009      	b.n	8003138 <HAL_I2C_Init+0xe8>
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800312a:	fb02 f303 	mul.w	r3, r2, r3
 800312e:	4a69      	ldr	r2, [pc, #420]	@ (80032d4 <HAL_I2C_Init+0x284>)
 8003130:	fba2 2303 	umull	r2, r3, r2, r3
 8003134:	099b      	lsrs	r3, r3, #6
 8003136:	3301      	adds	r3, #1
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	6812      	ldr	r2, [r2, #0]
 800313c:	430b      	orrs	r3, r1
 800313e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800314a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	495c      	ldr	r1, [pc, #368]	@ (80032c4 <HAL_I2C_Init+0x274>)
 8003154:	428b      	cmp	r3, r1
 8003156:	d819      	bhi.n	800318c <HAL_I2C_Init+0x13c>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	1e59      	subs	r1, r3, #1
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	fbb1 f3f3 	udiv	r3, r1, r3
 8003166:	1c59      	adds	r1, r3, #1
 8003168:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800316c:	400b      	ands	r3, r1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00a      	beq.n	8003188 <HAL_I2C_Init+0x138>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	1e59      	subs	r1, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003180:	3301      	adds	r3, #1
 8003182:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003186:	e051      	b.n	800322c <HAL_I2C_Init+0x1dc>
 8003188:	2304      	movs	r3, #4
 800318a:	e04f      	b.n	800322c <HAL_I2C_Init+0x1dc>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d111      	bne.n	80031b8 <HAL_I2C_Init+0x168>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1e58      	subs	r0, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6859      	ldr	r1, [r3, #4]
 800319c:	460b      	mov	r3, r1
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	440b      	add	r3, r1
 80031a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031a6:	3301      	adds	r3, #1
 80031a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	bf0c      	ite	eq
 80031b0:	2301      	moveq	r3, #1
 80031b2:	2300      	movne	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	e012      	b.n	80031de <HAL_I2C_Init+0x18e>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	1e58      	subs	r0, r3, #1
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6859      	ldr	r1, [r3, #4]
 80031c0:	460b      	mov	r3, r1
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	440b      	add	r3, r1
 80031c6:	0099      	lsls	r1, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ce:	3301      	adds	r3, #1
 80031d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	bf0c      	ite	eq
 80031d8:	2301      	moveq	r3, #1
 80031da:	2300      	movne	r3, #0
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <HAL_I2C_Init+0x196>
 80031e2:	2301      	movs	r3, #1
 80031e4:	e022      	b.n	800322c <HAL_I2C_Init+0x1dc>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10e      	bne.n	800320c <HAL_I2C_Init+0x1bc>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	1e58      	subs	r0, r3, #1
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6859      	ldr	r1, [r3, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	440b      	add	r3, r1
 80031fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003200:	3301      	adds	r3, #1
 8003202:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003206:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800320a:	e00f      	b.n	800322c <HAL_I2C_Init+0x1dc>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	1e58      	subs	r0, r3, #1
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6859      	ldr	r1, [r3, #4]
 8003214:	460b      	mov	r3, r1
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	0099      	lsls	r1, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003222:	3301      	adds	r3, #1
 8003224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003228:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	6809      	ldr	r1, [r1, #0]
 8003230:	4313      	orrs	r3, r2
 8003232:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800325a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6911      	ldr	r1, [r2, #16]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	68d2      	ldr	r2, [r2, #12]
 8003266:	4311      	orrs	r1, r2
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	430b      	orrs	r3, r1
 800326e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	695a      	ldr	r2, [r3, #20]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f042 0201 	orr.w	r2, r2, #1
 800329a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2220      	movs	r2, #32
 80032a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	000186a0 	.word	0x000186a0
 80032c8:	001e847f 	.word	0x001e847f
 80032cc:	003d08ff 	.word	0x003d08ff
 80032d0:	431bde83 	.word	0x431bde83
 80032d4:	10624dd3 	.word	0x10624dd3

080032d8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b088      	sub	sp, #32
 80032dc:	af02      	add	r7, sp, #8
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	607a      	str	r2, [r7, #4]
 80032e2:	461a      	mov	r2, r3
 80032e4:	460b      	mov	r3, r1
 80032e6:	817b      	strh	r3, [r7, #10]
 80032e8:	4613      	mov	r3, r2
 80032ea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032ec:	f7fe ff90 	bl	8002210 <HAL_GetTick>
 80032f0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b20      	cmp	r3, #32
 80032fc:	f040 80e0 	bne.w	80034c0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	2319      	movs	r3, #25
 8003306:	2201      	movs	r2, #1
 8003308:	4970      	ldr	r1, [pc, #448]	@ (80034cc <HAL_I2C_Master_Transmit+0x1f4>)
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 fc9e 	bl	8003c4c <I2C_WaitOnFlagUntilTimeout>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
 8003318:	e0d3      	b.n	80034c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003320:	2b01      	cmp	r3, #1
 8003322:	d101      	bne.n	8003328 <HAL_I2C_Master_Transmit+0x50>
 8003324:	2302      	movs	r3, #2
 8003326:	e0cc      	b.n	80034c2 <HAL_I2C_Master_Transmit+0x1ea>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b01      	cmp	r3, #1
 800333c:	d007      	beq.n	800334e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f042 0201 	orr.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800335c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2221      	movs	r2, #33	@ 0x21
 8003362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2210      	movs	r2, #16
 800336a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	893a      	ldrh	r2, [r7, #8]
 800337e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	4a50      	ldr	r2, [pc, #320]	@ (80034d0 <HAL_I2C_Master_Transmit+0x1f8>)
 800338e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003390:	8979      	ldrh	r1, [r7, #10]
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	6a3a      	ldr	r2, [r7, #32]
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 fb08 	bl	80039ac <I2C_MasterRequestWrite>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e08d      	b.n	80034c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033a6:	2300      	movs	r3, #0
 80033a8:	613b      	str	r3, [r7, #16]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	695b      	ldr	r3, [r3, #20]
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033bc:	e066      	b.n	800348c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	6a39      	ldr	r1, [r7, #32]
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 fd5c 	bl	8003e80 <I2C_WaitOnTXEFlagUntilTimeout>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00d      	beq.n	80033ea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d107      	bne.n	80033e6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e06b      	b.n	80034c2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	781a      	ldrb	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	1c5a      	adds	r2, r3, #1
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003404:	b29b      	uxth	r3, r3
 8003406:	3b01      	subs	r3, #1
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003412:	3b01      	subs	r3, #1
 8003414:	b29a      	uxth	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	f003 0304 	and.w	r3, r3, #4
 8003424:	2b04      	cmp	r3, #4
 8003426:	d11b      	bne.n	8003460 <HAL_I2C_Master_Transmit+0x188>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342c:	2b00      	cmp	r3, #0
 800342e:	d017      	beq.n	8003460 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	781a      	ldrb	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003440:	1c5a      	adds	r2, r3, #1
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800344a:	b29b      	uxth	r3, r3
 800344c:	3b01      	subs	r3, #1
 800344e:	b29a      	uxth	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	6a39      	ldr	r1, [r7, #32]
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 fd53 	bl	8003f10 <I2C_WaitOnBTFFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00d      	beq.n	800348c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003474:	2b04      	cmp	r3, #4
 8003476:	d107      	bne.n	8003488 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003486:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e01a      	b.n	80034c2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003490:	2b00      	cmp	r3, #0
 8003492:	d194      	bne.n	80033be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	e000      	b.n	80034c2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034c0:	2302      	movs	r3, #2
  }
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	00100002 	.word	0x00100002
 80034d0:	ffff0000 	.word	0xffff0000

080034d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08c      	sub	sp, #48	@ 0x30
 80034d8:	af02      	add	r7, sp, #8
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	607a      	str	r2, [r7, #4]
 80034de:	461a      	mov	r2, r3
 80034e0:	460b      	mov	r3, r1
 80034e2:	817b      	strh	r3, [r7, #10]
 80034e4:	4613      	mov	r3, r2
 80034e6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034ec:	f7fe fe90 	bl	8002210 <HAL_GetTick>
 80034f0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b20      	cmp	r3, #32
 80034fc:	f040 824b 	bne.w	8003996 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	2319      	movs	r3, #25
 8003506:	2201      	movs	r2, #1
 8003508:	497f      	ldr	r1, [pc, #508]	@ (8003708 <HAL_I2C_Master_Receive+0x234>)
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f000 fb9e 	bl	8003c4c <I2C_WaitOnFlagUntilTimeout>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003516:	2302      	movs	r3, #2
 8003518:	e23e      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003520:	2b01      	cmp	r3, #1
 8003522:	d101      	bne.n	8003528 <HAL_I2C_Master_Receive+0x54>
 8003524:	2302      	movs	r3, #2
 8003526:	e237      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b01      	cmp	r3, #1
 800353c:	d007      	beq.n	800354e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0201 	orr.w	r2, r2, #1
 800354c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800355c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2222      	movs	r2, #34	@ 0x22
 8003562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2210      	movs	r2, #16
 800356a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	893a      	ldrh	r2, [r7, #8]
 800357e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4a5f      	ldr	r2, [pc, #380]	@ (800370c <HAL_I2C_Master_Receive+0x238>)
 800358e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003590:	8979      	ldrh	r1, [r7, #10]
 8003592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 fa8a 	bl	8003ab0 <I2C_MasterRequestRead>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e1f8      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d113      	bne.n	80035d6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ae:	2300      	movs	r3, #0
 80035b0:	61fb      	str	r3, [r7, #28]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	61fb      	str	r3, [r7, #28]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	61fb      	str	r3, [r7, #28]
 80035c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	e1cc      	b.n	8003970 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d11e      	bne.n	800361c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80035ee:	b672      	cpsid	i
}
 80035f0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035f2:	2300      	movs	r3, #0
 80035f4:	61bb      	str	r3, [r7, #24]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	61bb      	str	r3, [r7, #24]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	61bb      	str	r3, [r7, #24]
 8003606:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003616:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003618:	b662      	cpsie	i
}
 800361a:	e035      	b.n	8003688 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003620:	2b02      	cmp	r3, #2
 8003622:	d11e      	bne.n	8003662 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003632:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003634:	b672      	cpsid	i
}
 8003636:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003638:	2300      	movs	r3, #0
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	617b      	str	r3, [r7, #20]
 800364c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800365c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800365e:	b662      	cpsie	i
}
 8003660:	e012      	b.n	8003688 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003672:	2300      	movs	r3, #0
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	613b      	str	r3, [r7, #16]
 8003686:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003688:	e172      	b.n	8003970 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368e:	2b03      	cmp	r3, #3
 8003690:	f200 811f 	bhi.w	80038d2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003698:	2b01      	cmp	r3, #1
 800369a:	d123      	bne.n	80036e4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800369c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800369e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 fc7d 	bl	8003fa0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e173      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d8:	b29b      	uxth	r3, r3
 80036da:	3b01      	subs	r3, #1
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036e2:	e145      	b.n	8003970 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d152      	bne.n	8003792 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f2:	2200      	movs	r2, #0
 80036f4:	4906      	ldr	r1, [pc, #24]	@ (8003710 <HAL_I2C_Master_Receive+0x23c>)
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 faa8 	bl	8003c4c <I2C_WaitOnFlagUntilTimeout>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d008      	beq.n	8003714 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e148      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
 8003706:	bf00      	nop
 8003708:	00100002 	.word	0x00100002
 800370c:	ffff0000 	.word	0xffff0000
 8003710:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003714:	b672      	cpsid	i
}
 8003716:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003726:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	691a      	ldr	r2, [r3, #16]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373a:	1c5a      	adds	r2, r3, #1
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003744:	3b01      	subs	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003750:	b29b      	uxth	r3, r3
 8003752:	3b01      	subs	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800375a:	b662      	cpsie	i
}
 800375c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	691a      	ldr	r2, [r3, #16]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003768:	b2d2      	uxtb	r2, r2
 800376a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003770:	1c5a      	adds	r2, r3, #1
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800377a:	3b01      	subs	r3, #1
 800377c:	b29a      	uxth	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003786:	b29b      	uxth	r3, r3
 8003788:	3b01      	subs	r3, #1
 800378a:	b29a      	uxth	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003790:	e0ee      	b.n	8003970 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	9300      	str	r3, [sp, #0]
 8003796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003798:	2200      	movs	r2, #0
 800379a:	4981      	ldr	r1, [pc, #516]	@ (80039a0 <HAL_I2C_Master_Receive+0x4cc>)
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 fa55 	bl	8003c4c <I2C_WaitOnFlagUntilTimeout>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e0f5      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037ba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80037bc:	b672      	cpsid	i
}
 80037be:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	691a      	ldr	r2, [r3, #16]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d2:	1c5a      	adds	r2, r3, #1
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29a      	uxth	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	3b01      	subs	r3, #1
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80037f2:	4b6c      	ldr	r3, [pc, #432]	@ (80039a4 <HAL_I2C_Master_Receive+0x4d0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	08db      	lsrs	r3, r3, #3
 80037f8:	4a6b      	ldr	r2, [pc, #428]	@ (80039a8 <HAL_I2C_Master_Receive+0x4d4>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	0a1a      	lsrs	r2, r3, #8
 8003800:	4613      	mov	r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	4413      	add	r3, r2
 8003806:	00da      	lsls	r2, r3, #3
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800380c:	6a3b      	ldr	r3, [r7, #32]
 800380e:	3b01      	subs	r3, #1
 8003810:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d118      	bne.n	800384a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	f043 0220 	orr.w	r2, r3, #32
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800383a:	b662      	cpsie	i
}
 800383c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e0a6      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b04      	cmp	r3, #4
 8003856:	d1d9      	bne.n	800380c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003866:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	691a      	ldr	r2, [r3, #16]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003872:	b2d2      	uxtb	r2, r2
 8003874:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003884:	3b01      	subs	r3, #1
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800389a:	b662      	cpsie	i
}
 800389c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691a      	ldr	r2, [r3, #16]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b0:	1c5a      	adds	r2, r3, #1
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038d0:	e04e      	b.n	8003970 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fb62 	bl	8003fa0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e058      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	691a      	ldr	r2, [r3, #16]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003902:	3b01      	subs	r3, #1
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800390e:	b29b      	uxth	r3, r3
 8003910:	3b01      	subs	r3, #1
 8003912:	b29a      	uxth	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f003 0304 	and.w	r3, r3, #4
 8003922:	2b04      	cmp	r3, #4
 8003924:	d124      	bne.n	8003970 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800392a:	2b03      	cmp	r3, #3
 800392c:	d107      	bne.n	800393e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800393c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	691a      	ldr	r2, [r3, #16]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003950:	1c5a      	adds	r2, r3, #1
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800395a:	3b01      	subs	r3, #1
 800395c:	b29a      	uxth	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	3b01      	subs	r3, #1
 800396a:	b29a      	uxth	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003974:	2b00      	cmp	r3, #0
 8003976:	f47f ae88 	bne.w	800368a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003992:	2300      	movs	r3, #0
 8003994:	e000      	b.n	8003998 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003996:	2302      	movs	r3, #2
  }
}
 8003998:	4618      	mov	r0, r3
 800399a:	3728      	adds	r7, #40	@ 0x28
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	00010004 	.word	0x00010004
 80039a4:	20000000 	.word	0x20000000
 80039a8:	14f8b589 	.word	0x14f8b589

080039ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af02      	add	r7, sp, #8
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	607a      	str	r2, [r7, #4]
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	460b      	mov	r3, r1
 80039ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d006      	beq.n	80039d6 <I2C_MasterRequestWrite+0x2a>
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d003      	beq.n	80039d6 <I2C_MasterRequestWrite+0x2a>
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039d4:	d108      	bne.n	80039e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	e00b      	b.n	8003a00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ec:	2b12      	cmp	r3, #18
 80039ee:	d107      	bne.n	8003a00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 f91d 	bl	8003c4c <I2C_WaitOnFlagUntilTimeout>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00d      	beq.n	8003a34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a26:	d103      	bne.n	8003a30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e035      	b.n	8003aa0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a3c:	d108      	bne.n	8003a50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a3e:	897b      	ldrh	r3, [r7, #10]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	461a      	mov	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a4c:	611a      	str	r2, [r3, #16]
 8003a4e:	e01b      	b.n	8003a88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a50:	897b      	ldrh	r3, [r7, #10]
 8003a52:	11db      	asrs	r3, r3, #7
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	f003 0306 	and.w	r3, r3, #6
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	f063 030f 	orn	r3, r3, #15
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	490e      	ldr	r1, [pc, #56]	@ (8003aa8 <I2C_MasterRequestWrite+0xfc>)
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f966 	bl	8003d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e010      	b.n	8003aa0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a7e:	897b      	ldrh	r3, [r7, #10]
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	4907      	ldr	r1, [pc, #28]	@ (8003aac <I2C_MasterRequestWrite+0x100>)
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 f956 	bl	8003d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3718      	adds	r7, #24
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	00010008 	.word	0x00010008
 8003aac:	00010002 	.word	0x00010002

08003ab0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b088      	sub	sp, #32
 8003ab4:	af02      	add	r7, sp, #8
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	607a      	str	r2, [r7, #4]
 8003aba:	603b      	str	r3, [r7, #0]
 8003abc:	460b      	mov	r3, r1
 8003abe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ad4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b08      	cmp	r3, #8
 8003ada:	d006      	beq.n	8003aea <I2C_MasterRequestRead+0x3a>
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d003      	beq.n	8003aea <I2C_MasterRequestRead+0x3a>
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ae8:	d108      	bne.n	8003afc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003af8:	601a      	str	r2, [r3, #0]
 8003afa:	e00b      	b.n	8003b14 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b00:	2b11      	cmp	r3, #17
 8003b02:	d107      	bne.n	8003b14 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f000 f893 	bl	8003c4c <I2C_WaitOnFlagUntilTimeout>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00d      	beq.n	8003b48 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b3a:	d103      	bne.n	8003b44 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b42:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e079      	b.n	8003c3c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b50:	d108      	bne.n	8003b64 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b52:	897b      	ldrh	r3, [r7, #10]
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	611a      	str	r2, [r3, #16]
 8003b62:	e05f      	b.n	8003c24 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b64:	897b      	ldrh	r3, [r7, #10]
 8003b66:	11db      	asrs	r3, r3, #7
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	f003 0306 	and.w	r3, r3, #6
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	f063 030f 	orn	r3, r3, #15
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	4930      	ldr	r1, [pc, #192]	@ (8003c44 <I2C_MasterRequestRead+0x194>)
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 f8dc 	bl	8003d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e054      	b.n	8003c3c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b92:	897b      	ldrh	r3, [r7, #10]
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	4929      	ldr	r1, [pc, #164]	@ (8003c48 <I2C_MasterRequestRead+0x198>)
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 f8cc 	bl	8003d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e044      	b.n	8003c3c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	613b      	str	r3, [r7, #16]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	613b      	str	r3, [r7, #16]
 8003bc6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bd6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 f831 	bl	8003c4c <I2C_WaitOnFlagUntilTimeout>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00d      	beq.n	8003c0c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bfe:	d103      	bne.n	8003c08 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c06:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e017      	b.n	8003c3c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003c0c:	897b      	ldrh	r3, [r7, #10]
 8003c0e:	11db      	asrs	r3, r3, #7
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	f003 0306 	and.w	r3, r3, #6
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	f063 030e 	orn	r3, r3, #14
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	4907      	ldr	r1, [pc, #28]	@ (8003c48 <I2C_MasterRequestRead+0x198>)
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 f888 	bl	8003d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e000      	b.n	8003c3c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	00010008 	.word	0x00010008
 8003c48:	00010002 	.word	0x00010002

08003c4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	603b      	str	r3, [r7, #0]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c5c:	e048      	b.n	8003cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c64:	d044      	beq.n	8003cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c66:	f7fe fad3 	bl	8002210 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d302      	bcc.n	8003c7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d139      	bne.n	8003cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	0c1b      	lsrs	r3, r3, #16
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d10d      	bne.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	43da      	mvns	r2, r3
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	4013      	ands	r3, r2
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	bf0c      	ite	eq
 8003c98:	2301      	moveq	r3, #1
 8003c9a:	2300      	movne	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	e00c      	b.n	8003cbc <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	43da      	mvns	r2, r3
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	4013      	ands	r3, r2
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bf0c      	ite	eq
 8003cb4:	2301      	moveq	r3, #1
 8003cb6:	2300      	movne	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	461a      	mov	r2, r3
 8003cbc:	79fb      	ldrb	r3, [r7, #7]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d116      	bne.n	8003cf0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cdc:	f043 0220 	orr.w	r2, r3, #32
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e023      	b.n	8003d38 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	0c1b      	lsrs	r3, r3, #16
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d10d      	bne.n	8003d16 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	43da      	mvns	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	4013      	ands	r3, r2
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf0c      	ite	eq
 8003d0c:	2301      	moveq	r3, #1
 8003d0e:	2300      	movne	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	461a      	mov	r2, r3
 8003d14:	e00c      	b.n	8003d30 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	43da      	mvns	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	4013      	ands	r3, r2
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bf0c      	ite	eq
 8003d28:	2301      	moveq	r3, #1
 8003d2a:	2300      	movne	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	461a      	mov	r2, r3
 8003d30:	79fb      	ldrb	r3, [r7, #7]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d093      	beq.n	8003c5e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
 8003d4c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d4e:	e071      	b.n	8003e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d5e:	d123      	bne.n	8003da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d6e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d78:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2220      	movs	r2, #32
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d94:	f043 0204 	orr.w	r2, r3, #4
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e067      	b.n	8003e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dae:	d041      	beq.n	8003e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db0:	f7fe fa2e 	bl	8002210 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d302      	bcc.n	8003dc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d136      	bne.n	8003e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	0c1b      	lsrs	r3, r3, #16
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d10c      	bne.n	8003dea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	43da      	mvns	r2, r3
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	bf14      	ite	ne
 8003de2:	2301      	movne	r3, #1
 8003de4:	2300      	moveq	r3, #0
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	e00b      	b.n	8003e02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	43da      	mvns	r2, r3
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	4013      	ands	r3, r2
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	bf14      	ite	ne
 8003dfc:	2301      	movne	r3, #1
 8003dfe:	2300      	moveq	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d016      	beq.n	8003e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e20:	f043 0220 	orr.w	r2, r3, #32
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e021      	b.n	8003e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	0c1b      	lsrs	r3, r3, #16
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d10c      	bne.n	8003e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	43da      	mvns	r2, r3
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	bf14      	ite	ne
 8003e50:	2301      	movne	r3, #1
 8003e52:	2300      	moveq	r3, #0
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	e00b      	b.n	8003e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	43da      	mvns	r2, r3
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	4013      	ands	r3, r2
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	bf14      	ite	ne
 8003e6a:	2301      	movne	r3, #1
 8003e6c:	2300      	moveq	r3, #0
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f47f af6d 	bne.w	8003d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e8c:	e034      	b.n	8003ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 f8e3 	bl	800405a <I2C_IsAcknowledgeFailed>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e034      	b.n	8003f08 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea4:	d028      	beq.n	8003ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea6:	f7fe f9b3 	bl	8002210 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d302      	bcc.n	8003ebc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d11d      	bne.n	8003ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec6:	2b80      	cmp	r3, #128	@ 0x80
 8003ec8:	d016      	beq.n	8003ef8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	f043 0220 	orr.w	r2, r3, #32
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e007      	b.n	8003f08 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f02:	2b80      	cmp	r3, #128	@ 0x80
 8003f04:	d1c3      	bne.n	8003e8e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f1c:	e034      	b.n	8003f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f000 f89b 	bl	800405a <I2C_IsAcknowledgeFailed>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e034      	b.n	8003f98 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f34:	d028      	beq.n	8003f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f36:	f7fe f96b 	bl	8002210 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d302      	bcc.n	8003f4c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d11d      	bne.n	8003f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d016      	beq.n	8003f88 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f74:	f043 0220 	orr.w	r2, r3, #32
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e007      	b.n	8003f98 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	f003 0304 	and.w	r3, r3, #4
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d1c3      	bne.n	8003f1e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fac:	e049      	b.n	8004042 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	f003 0310 	and.w	r3, r3, #16
 8003fb8:	2b10      	cmp	r3, #16
 8003fba:	d119      	bne.n	8003ff0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f06f 0210 	mvn.w	r2, #16
 8003fc4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e030      	b.n	8004052 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff0:	f7fe f90e 	bl	8002210 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d302      	bcc.n	8004006 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d11d      	bne.n	8004042 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695b      	ldr	r3, [r3, #20]
 800400c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004010:	2b40      	cmp	r3, #64	@ 0x40
 8004012:	d016      	beq.n	8004042 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2220      	movs	r2, #32
 800401e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	f043 0220 	orr.w	r2, r3, #32
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e007      	b.n	8004052 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404c:	2b40      	cmp	r3, #64	@ 0x40
 800404e:	d1ae      	bne.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800406c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004070:	d11b      	bne.n	80040aa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800407a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004096:	f043 0204 	orr.w	r2, r3, #4
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e000      	b.n	80040ac <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr
	...

080040b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e272      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 8087 	beq.w	80041e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040d8:	4b92      	ldr	r3, [pc, #584]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f003 030c 	and.w	r3, r3, #12
 80040e0:	2b04      	cmp	r3, #4
 80040e2:	d00c      	beq.n	80040fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040e4:	4b8f      	ldr	r3, [pc, #572]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f003 030c 	and.w	r3, r3, #12
 80040ec:	2b08      	cmp	r3, #8
 80040ee:	d112      	bne.n	8004116 <HAL_RCC_OscConfig+0x5e>
 80040f0:	4b8c      	ldr	r3, [pc, #560]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040fc:	d10b      	bne.n	8004116 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040fe:	4b89      	ldr	r3, [pc, #548]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d06c      	beq.n	80041e4 <HAL_RCC_OscConfig+0x12c>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d168      	bne.n	80041e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e24c      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800411e:	d106      	bne.n	800412e <HAL_RCC_OscConfig+0x76>
 8004120:	4b80      	ldr	r3, [pc, #512]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a7f      	ldr	r2, [pc, #508]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800412a:	6013      	str	r3, [r2, #0]
 800412c:	e02e      	b.n	800418c <HAL_RCC_OscConfig+0xd4>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d10c      	bne.n	8004150 <HAL_RCC_OscConfig+0x98>
 8004136:	4b7b      	ldr	r3, [pc, #492]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a7a      	ldr	r2, [pc, #488]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800413c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	4b78      	ldr	r3, [pc, #480]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a77      	ldr	r2, [pc, #476]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004148:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800414c:	6013      	str	r3, [r2, #0]
 800414e:	e01d      	b.n	800418c <HAL_RCC_OscConfig+0xd4>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004158:	d10c      	bne.n	8004174 <HAL_RCC_OscConfig+0xbc>
 800415a:	4b72      	ldr	r3, [pc, #456]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a71      	ldr	r2, [pc, #452]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004160:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004164:	6013      	str	r3, [r2, #0]
 8004166:	4b6f      	ldr	r3, [pc, #444]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a6e      	ldr	r2, [pc, #440]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800416c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004170:	6013      	str	r3, [r2, #0]
 8004172:	e00b      	b.n	800418c <HAL_RCC_OscConfig+0xd4>
 8004174:	4b6b      	ldr	r3, [pc, #428]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a6a      	ldr	r2, [pc, #424]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800417a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800417e:	6013      	str	r3, [r2, #0]
 8004180:	4b68      	ldr	r3, [pc, #416]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a67      	ldr	r2, [pc, #412]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004186:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800418a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d013      	beq.n	80041bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004194:	f7fe f83c 	bl	8002210 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800419c:	f7fe f838 	bl	8002210 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b64      	cmp	r3, #100	@ 0x64
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e200      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ae:	4b5d      	ldr	r3, [pc, #372]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d0f0      	beq.n	800419c <HAL_RCC_OscConfig+0xe4>
 80041ba:	e014      	b.n	80041e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041bc:	f7fe f828 	bl	8002210 <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041c4:	f7fe f824 	bl	8002210 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b64      	cmp	r3, #100	@ 0x64
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e1ec      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041d6:	4b53      	ldr	r3, [pc, #332]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1f0      	bne.n	80041c4 <HAL_RCC_OscConfig+0x10c>
 80041e2:	e000      	b.n	80041e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d063      	beq.n	80042ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f003 030c 	and.w	r3, r3, #12
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00b      	beq.n	8004216 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041fe:	4b49      	ldr	r3, [pc, #292]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f003 030c 	and.w	r3, r3, #12
 8004206:	2b08      	cmp	r3, #8
 8004208:	d11c      	bne.n	8004244 <HAL_RCC_OscConfig+0x18c>
 800420a:	4b46      	ldr	r3, [pc, #280]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d116      	bne.n	8004244 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004216:	4b43      	ldr	r3, [pc, #268]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_RCC_OscConfig+0x176>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	2b01      	cmp	r3, #1
 8004228:	d001      	beq.n	800422e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e1c0      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800422e:	4b3d      	ldr	r3, [pc, #244]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	4939      	ldr	r1, [pc, #228]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800423e:	4313      	orrs	r3, r2
 8004240:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004242:	e03a      	b.n	80042ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d020      	beq.n	800428e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800424c:	4b36      	ldr	r3, [pc, #216]	@ (8004328 <HAL_RCC_OscConfig+0x270>)
 800424e:	2201      	movs	r2, #1
 8004250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004252:	f7fd ffdd 	bl	8002210 <HAL_GetTick>
 8004256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800425a:	f7fd ffd9 	bl	8002210 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e1a1      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800426c:	4b2d      	ldr	r3, [pc, #180]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0f0      	beq.n	800425a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004278:	4b2a      	ldr	r3, [pc, #168]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	00db      	lsls	r3, r3, #3
 8004286:	4927      	ldr	r1, [pc, #156]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 8004288:	4313      	orrs	r3, r2
 800428a:	600b      	str	r3, [r1, #0]
 800428c:	e015      	b.n	80042ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800428e:	4b26      	ldr	r3, [pc, #152]	@ (8004328 <HAL_RCC_OscConfig+0x270>)
 8004290:	2200      	movs	r2, #0
 8004292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004294:	f7fd ffbc 	bl	8002210 <HAL_GetTick>
 8004298:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800429a:	e008      	b.n	80042ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800429c:	f7fd ffb8 	bl	8002210 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e180      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1f0      	bne.n	800429c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0308 	and.w	r3, r3, #8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d03a      	beq.n	800433c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d019      	beq.n	8004302 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042ce:	4b17      	ldr	r3, [pc, #92]	@ (800432c <HAL_RCC_OscConfig+0x274>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d4:	f7fd ff9c 	bl	8002210 <HAL_GetTick>
 80042d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042da:	e008      	b.n	80042ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042dc:	f7fd ff98 	bl	8002210 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e160      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004324 <HAL_RCC_OscConfig+0x26c>)
 80042f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d0f0      	beq.n	80042dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042fa:	2001      	movs	r0, #1
 80042fc:	f000 face 	bl	800489c <RCC_Delay>
 8004300:	e01c      	b.n	800433c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004302:	4b0a      	ldr	r3, [pc, #40]	@ (800432c <HAL_RCC_OscConfig+0x274>)
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004308:	f7fd ff82 	bl	8002210 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800430e:	e00f      	b.n	8004330 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004310:	f7fd ff7e 	bl	8002210 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d908      	bls.n	8004330 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e146      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
 8004322:	bf00      	nop
 8004324:	40021000 	.word	0x40021000
 8004328:	42420000 	.word	0x42420000
 800432c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004330:	4b92      	ldr	r3, [pc, #584]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	f003 0302 	and.w	r3, r3, #2
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1e9      	bne.n	8004310 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 80a6 	beq.w	8004496 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800434a:	2300      	movs	r3, #0
 800434c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800434e:	4b8b      	ldr	r3, [pc, #556]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004350:	69db      	ldr	r3, [r3, #28]
 8004352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10d      	bne.n	8004376 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800435a:	4b88      	ldr	r3, [pc, #544]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	4a87      	ldr	r2, [pc, #540]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004364:	61d3      	str	r3, [r2, #28]
 8004366:	4b85      	ldr	r3, [pc, #532]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800436e:	60bb      	str	r3, [r7, #8]
 8004370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004372:	2301      	movs	r3, #1
 8004374:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004376:	4b82      	ldr	r3, [pc, #520]	@ (8004580 <HAL_RCC_OscConfig+0x4c8>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437e:	2b00      	cmp	r3, #0
 8004380:	d118      	bne.n	80043b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004382:	4b7f      	ldr	r3, [pc, #508]	@ (8004580 <HAL_RCC_OscConfig+0x4c8>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a7e      	ldr	r2, [pc, #504]	@ (8004580 <HAL_RCC_OscConfig+0x4c8>)
 8004388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800438c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800438e:	f7fd ff3f 	bl	8002210 <HAL_GetTick>
 8004392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004394:	e008      	b.n	80043a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004396:	f7fd ff3b 	bl	8002210 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b64      	cmp	r3, #100	@ 0x64
 80043a2:	d901      	bls.n	80043a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e103      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a8:	4b75      	ldr	r3, [pc, #468]	@ (8004580 <HAL_RCC_OscConfig+0x4c8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d0f0      	beq.n	8004396 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d106      	bne.n	80043ca <HAL_RCC_OscConfig+0x312>
 80043bc:	4b6f      	ldr	r3, [pc, #444]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	4a6e      	ldr	r2, [pc, #440]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043c2:	f043 0301 	orr.w	r3, r3, #1
 80043c6:	6213      	str	r3, [r2, #32]
 80043c8:	e02d      	b.n	8004426 <HAL_RCC_OscConfig+0x36e>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d10c      	bne.n	80043ec <HAL_RCC_OscConfig+0x334>
 80043d2:	4b6a      	ldr	r3, [pc, #424]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	4a69      	ldr	r2, [pc, #420]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043d8:	f023 0301 	bic.w	r3, r3, #1
 80043dc:	6213      	str	r3, [r2, #32]
 80043de:	4b67      	ldr	r3, [pc, #412]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	4a66      	ldr	r2, [pc, #408]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043e4:	f023 0304 	bic.w	r3, r3, #4
 80043e8:	6213      	str	r3, [r2, #32]
 80043ea:	e01c      	b.n	8004426 <HAL_RCC_OscConfig+0x36e>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	2b05      	cmp	r3, #5
 80043f2:	d10c      	bne.n	800440e <HAL_RCC_OscConfig+0x356>
 80043f4:	4b61      	ldr	r3, [pc, #388]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	4a60      	ldr	r2, [pc, #384]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80043fa:	f043 0304 	orr.w	r3, r3, #4
 80043fe:	6213      	str	r3, [r2, #32]
 8004400:	4b5e      	ldr	r3, [pc, #376]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	4a5d      	ldr	r2, [pc, #372]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004406:	f043 0301 	orr.w	r3, r3, #1
 800440a:	6213      	str	r3, [r2, #32]
 800440c:	e00b      	b.n	8004426 <HAL_RCC_OscConfig+0x36e>
 800440e:	4b5b      	ldr	r3, [pc, #364]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	4a5a      	ldr	r2, [pc, #360]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004414:	f023 0301 	bic.w	r3, r3, #1
 8004418:	6213      	str	r3, [r2, #32]
 800441a:	4b58      	ldr	r3, [pc, #352]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	4a57      	ldr	r2, [pc, #348]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004420:	f023 0304 	bic.w	r3, r3, #4
 8004424:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d015      	beq.n	800445a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800442e:	f7fd feef 	bl	8002210 <HAL_GetTick>
 8004432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004434:	e00a      	b.n	800444c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004436:	f7fd feeb 	bl	8002210 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004444:	4293      	cmp	r3, r2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e0b1      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800444c:	4b4b      	ldr	r3, [pc, #300]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0ee      	beq.n	8004436 <HAL_RCC_OscConfig+0x37e>
 8004458:	e014      	b.n	8004484 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800445a:	f7fd fed9 	bl	8002210 <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004460:	e00a      	b.n	8004478 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004462:	f7fd fed5 	bl	8002210 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004470:	4293      	cmp	r3, r2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e09b      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004478:	4b40      	ldr	r3, [pc, #256]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1ee      	bne.n	8004462 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004484:	7dfb      	ldrb	r3, [r7, #23]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d105      	bne.n	8004496 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800448a:	4b3c      	ldr	r3, [pc, #240]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	4a3b      	ldr	r2, [pc, #236]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004494:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	2b00      	cmp	r3, #0
 800449c:	f000 8087 	beq.w	80045ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044a0:	4b36      	ldr	r3, [pc, #216]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f003 030c 	and.w	r3, r3, #12
 80044a8:	2b08      	cmp	r3, #8
 80044aa:	d061      	beq.n	8004570 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d146      	bne.n	8004542 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b4:	4b33      	ldr	r3, [pc, #204]	@ (8004584 <HAL_RCC_OscConfig+0x4cc>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ba:	f7fd fea9 	bl	8002210 <HAL_GetTick>
 80044be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044c0:	e008      	b.n	80044d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044c2:	f7fd fea5 	bl	8002210 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e06d      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044d4:	4b29      	ldr	r3, [pc, #164]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1f0      	bne.n	80044c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044e8:	d108      	bne.n	80044fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80044ea:	4b24      	ldr	r3, [pc, #144]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	4921      	ldr	r1, [pc, #132]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044fc:	4b1f      	ldr	r3, [pc, #124]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a19      	ldr	r1, [r3, #32]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450c:	430b      	orrs	r3, r1
 800450e:	491b      	ldr	r1, [pc, #108]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004510:	4313      	orrs	r3, r2
 8004512:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004514:	4b1b      	ldr	r3, [pc, #108]	@ (8004584 <HAL_RCC_OscConfig+0x4cc>)
 8004516:	2201      	movs	r2, #1
 8004518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800451a:	f7fd fe79 	bl	8002210 <HAL_GetTick>
 800451e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004520:	e008      	b.n	8004534 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004522:	f7fd fe75 	bl	8002210 <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d901      	bls.n	8004534 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e03d      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004534:	4b11      	ldr	r3, [pc, #68]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d0f0      	beq.n	8004522 <HAL_RCC_OscConfig+0x46a>
 8004540:	e035      	b.n	80045ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004542:	4b10      	ldr	r3, [pc, #64]	@ (8004584 <HAL_RCC_OscConfig+0x4cc>)
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fd fe62 	bl	8002210 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004550:	f7fd fe5e 	bl	8002210 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e026      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004562:	4b06      	ldr	r3, [pc, #24]	@ (800457c <HAL_RCC_OscConfig+0x4c4>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1f0      	bne.n	8004550 <HAL_RCC_OscConfig+0x498>
 800456e:	e01e      	b.n	80045ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	69db      	ldr	r3, [r3, #28]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d107      	bne.n	8004588 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e019      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
 800457c:	40021000 	.word	0x40021000
 8004580:	40007000 	.word	0x40007000
 8004584:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004588:	4b0b      	ldr	r3, [pc, #44]	@ (80045b8 <HAL_RCC_OscConfig+0x500>)
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	429a      	cmp	r2, r3
 800459a:	d106      	bne.n	80045aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d001      	beq.n	80045ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40021000 	.word	0x40021000

080045bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0d0      	b.n	8004772 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045d0:	4b6a      	ldr	r3, [pc, #424]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d910      	bls.n	8004600 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045de:	4b67      	ldr	r3, [pc, #412]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f023 0207 	bic.w	r2, r3, #7
 80045e6:	4965      	ldr	r1, [pc, #404]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ee:	4b63      	ldr	r3, [pc, #396]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d001      	beq.n	8004600 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0b8      	b.n	8004772 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d020      	beq.n	800464e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d005      	beq.n	8004624 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004618:	4b59      	ldr	r3, [pc, #356]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	4a58      	ldr	r2, [pc, #352]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800461e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004622:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0308 	and.w	r3, r3, #8
 800462c:	2b00      	cmp	r3, #0
 800462e:	d005      	beq.n	800463c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004630:	4b53      	ldr	r3, [pc, #332]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	4a52      	ldr	r2, [pc, #328]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 8004636:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800463a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800463c:	4b50      	ldr	r3, [pc, #320]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	494d      	ldr	r1, [pc, #308]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800464a:	4313      	orrs	r3, r2
 800464c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d040      	beq.n	80046dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d107      	bne.n	8004672 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004662:	4b47      	ldr	r3, [pc, #284]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d115      	bne.n	800469a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e07f      	b.n	8004772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d107      	bne.n	800468a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800467a:	4b41      	ldr	r3, [pc, #260]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d109      	bne.n	800469a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e073      	b.n	8004772 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800468a:	4b3d      	ldr	r3, [pc, #244]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e06b      	b.n	8004772 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800469a:	4b39      	ldr	r3, [pc, #228]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f023 0203 	bic.w	r2, r3, #3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	4936      	ldr	r1, [pc, #216]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046ac:	f7fd fdb0 	bl	8002210 <HAL_GetTick>
 80046b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b2:	e00a      	b.n	80046ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046b4:	f7fd fdac 	bl	8002210 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e053      	b.n	8004772 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f003 020c 	and.w	r2, r3, #12
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	429a      	cmp	r2, r3
 80046da:	d1eb      	bne.n	80046b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046dc:	4b27      	ldr	r3, [pc, #156]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0307 	and.w	r3, r3, #7
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d210      	bcs.n	800470c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ea:	4b24      	ldr	r3, [pc, #144]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f023 0207 	bic.w	r2, r3, #7
 80046f2:	4922      	ldr	r1, [pc, #136]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046fa:	4b20      	ldr	r3, [pc, #128]	@ (800477c <HAL_RCC_ClockConfig+0x1c0>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0307 	and.w	r3, r3, #7
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	429a      	cmp	r2, r3
 8004706:	d001      	beq.n	800470c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e032      	b.n	8004772 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	2b00      	cmp	r3, #0
 8004716:	d008      	beq.n	800472a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004718:	4b19      	ldr	r3, [pc, #100]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	4916      	ldr	r1, [pc, #88]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 8004726:	4313      	orrs	r3, r2
 8004728:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b00      	cmp	r3, #0
 8004734:	d009      	beq.n	800474a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004736:	4b12      	ldr	r3, [pc, #72]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	490e      	ldr	r1, [pc, #56]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 8004746:	4313      	orrs	r3, r2
 8004748:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800474a:	f000 f821 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 800474e:	4602      	mov	r2, r0
 8004750:	4b0b      	ldr	r3, [pc, #44]	@ (8004780 <HAL_RCC_ClockConfig+0x1c4>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	091b      	lsrs	r3, r3, #4
 8004756:	f003 030f 	and.w	r3, r3, #15
 800475a:	490a      	ldr	r1, [pc, #40]	@ (8004784 <HAL_RCC_ClockConfig+0x1c8>)
 800475c:	5ccb      	ldrb	r3, [r1, r3]
 800475e:	fa22 f303 	lsr.w	r3, r2, r3
 8004762:	4a09      	ldr	r2, [pc, #36]	@ (8004788 <HAL_RCC_ClockConfig+0x1cc>)
 8004764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004766:	4b09      	ldr	r3, [pc, #36]	@ (800478c <HAL_RCC_ClockConfig+0x1d0>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f7fd fd0e 	bl	800218c <HAL_InitTick>

  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	40022000 	.word	0x40022000
 8004780:	40021000 	.word	0x40021000
 8004784:	08006b14 	.word	0x08006b14
 8004788:	20000000 	.word	0x20000000
 800478c:	20000004 	.word	0x20000004

08004790 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	60fb      	str	r3, [r7, #12]
 800479a:	2300      	movs	r3, #0
 800479c:	60bb      	str	r3, [r7, #8]
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
 80047a2:	2300      	movs	r3, #0
 80047a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80047aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004824 <HAL_RCC_GetSysClockFreq+0x94>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f003 030c 	and.w	r3, r3, #12
 80047b6:	2b04      	cmp	r3, #4
 80047b8:	d002      	beq.n	80047c0 <HAL_RCC_GetSysClockFreq+0x30>
 80047ba:	2b08      	cmp	r3, #8
 80047bc:	d003      	beq.n	80047c6 <HAL_RCC_GetSysClockFreq+0x36>
 80047be:	e027      	b.n	8004810 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047c0:	4b19      	ldr	r3, [pc, #100]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x98>)
 80047c2:	613b      	str	r3, [r7, #16]
      break;
 80047c4:	e027      	b.n	8004816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	0c9b      	lsrs	r3, r3, #18
 80047ca:	f003 030f 	and.w	r3, r3, #15
 80047ce:	4a17      	ldr	r2, [pc, #92]	@ (800482c <HAL_RCC_GetSysClockFreq+0x9c>)
 80047d0:	5cd3      	ldrb	r3, [r2, r3]
 80047d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d010      	beq.n	8004800 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047de:	4b11      	ldr	r3, [pc, #68]	@ (8004824 <HAL_RCC_GetSysClockFreq+0x94>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	0c5b      	lsrs	r3, r3, #17
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	4a11      	ldr	r2, [pc, #68]	@ (8004830 <HAL_RCC_GetSysClockFreq+0xa0>)
 80047ea:	5cd3      	ldrb	r3, [r2, r3]
 80047ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x98>)
 80047f2:	fb03 f202 	mul.w	r2, r3, r2
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	e004      	b.n	800480a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a0c      	ldr	r2, [pc, #48]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004804:	fb02 f303 	mul.w	r3, r2, r3
 8004808:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	613b      	str	r3, [r7, #16]
      break;
 800480e:	e002      	b.n	8004816 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004810:	4b05      	ldr	r3, [pc, #20]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x98>)
 8004812:	613b      	str	r3, [r7, #16]
      break;
 8004814:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004816:	693b      	ldr	r3, [r7, #16]
}
 8004818:	4618      	mov	r0, r3
 800481a:	371c      	adds	r7, #28
 800481c:	46bd      	mov	sp, r7
 800481e:	bc80      	pop	{r7}
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	40021000 	.word	0x40021000
 8004828:	007a1200 	.word	0x007a1200
 800482c:	08006b2c 	.word	0x08006b2c
 8004830:	08006b3c 	.word	0x08006b3c
 8004834:	003d0900 	.word	0x003d0900

08004838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800483c:	4b02      	ldr	r3, [pc, #8]	@ (8004848 <HAL_RCC_GetHCLKFreq+0x10>)
 800483e:	681b      	ldr	r3, [r3, #0]
}
 8004840:	4618      	mov	r0, r3
 8004842:	46bd      	mov	sp, r7
 8004844:	bc80      	pop	{r7}
 8004846:	4770      	bx	lr
 8004848:	20000000 	.word	0x20000000

0800484c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004850:	f7ff fff2 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 8004854:	4602      	mov	r2, r0
 8004856:	4b05      	ldr	r3, [pc, #20]	@ (800486c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	0a1b      	lsrs	r3, r3, #8
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	4903      	ldr	r1, [pc, #12]	@ (8004870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004862:	5ccb      	ldrb	r3, [r1, r3]
 8004864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004868:	4618      	mov	r0, r3
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40021000 	.word	0x40021000
 8004870:	08006b24 	.word	0x08006b24

08004874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004878:	f7ff ffde 	bl	8004838 <HAL_RCC_GetHCLKFreq>
 800487c:	4602      	mov	r2, r0
 800487e:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	0adb      	lsrs	r3, r3, #11
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	4903      	ldr	r1, [pc, #12]	@ (8004898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800488a:	5ccb      	ldrb	r3, [r1, r3]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004890:	4618      	mov	r0, r3
 8004892:	bd80      	pop	{r7, pc}
 8004894:	40021000 	.word	0x40021000
 8004898:	08006b24 	.word	0x08006b24

0800489c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80048a4:	4b0a      	ldr	r3, [pc, #40]	@ (80048d0 <RCC_Delay+0x34>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a0a      	ldr	r2, [pc, #40]	@ (80048d4 <RCC_Delay+0x38>)
 80048aa:	fba2 2303 	umull	r2, r3, r2, r3
 80048ae:	0a5b      	lsrs	r3, r3, #9
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80048b8:	bf00      	nop
  }
  while (Delay --);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	1e5a      	subs	r2, r3, #1
 80048be:	60fa      	str	r2, [r7, #12]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1f9      	bne.n	80048b8 <RCC_Delay+0x1c>
}
 80048c4:	bf00      	nop
 80048c6:	bf00      	nop
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr
 80048d0:	20000000 	.word	0x20000000
 80048d4:	10624dd3 	.word	0x10624dd3

080048d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80048e0:	2300      	movs	r3, #0
 80048e2:	613b      	str	r3, [r7, #16]
 80048e4:	2300      	movs	r3, #0
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d07d      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80048f4:	2300      	movs	r3, #0
 80048f6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048f8:	4b4f      	ldr	r3, [pc, #316]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d10d      	bne.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004904:	4b4c      	ldr	r3, [pc, #304]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004906:	69db      	ldr	r3, [r3, #28]
 8004908:	4a4b      	ldr	r2, [pc, #300]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800490e:	61d3      	str	r3, [r2, #28]
 8004910:	4b49      	ldr	r3, [pc, #292]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004912:	69db      	ldr	r3, [r3, #28]
 8004914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004918:	60bb      	str	r3, [r7, #8]
 800491a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800491c:	2301      	movs	r3, #1
 800491e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004920:	4b46      	ldr	r3, [pc, #280]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004928:	2b00      	cmp	r3, #0
 800492a:	d118      	bne.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800492c:	4b43      	ldr	r3, [pc, #268]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a42      	ldr	r2, [pc, #264]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004936:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004938:	f7fd fc6a 	bl	8002210 <HAL_GetTick>
 800493c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493e:	e008      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004940:	f7fd fc66 	bl	8002210 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b64      	cmp	r3, #100	@ 0x64
 800494c:	d901      	bls.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e06d      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004952:	4b3a      	ldr	r3, [pc, #232]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0f0      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800495e:	4b36      	ldr	r3, [pc, #216]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004966:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d02e      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	429a      	cmp	r2, r3
 800497a:	d027      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800497c:	4b2e      	ldr	r3, [pc, #184]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004984:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004986:	4b2e      	ldr	r3, [pc, #184]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004988:	2201      	movs	r2, #1
 800498a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800498c:	4b2c      	ldr	r3, [pc, #176]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004992:	4a29      	ldr	r2, [pc, #164]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f003 0301 	and.w	r3, r3, #1
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d014      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a2:	f7fd fc35 	bl	8002210 <HAL_GetTick>
 80049a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049a8:	e00a      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049aa:	f7fd fc31 	bl	8002210 <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d901      	bls.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e036      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d0ee      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	4917      	ldr	r1, [pc, #92]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80049de:	7dfb      	ldrb	r3, [r7, #23]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d105      	bne.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049e4:	4b14      	ldr	r3, [pc, #80]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e6:	69db      	ldr	r3, [r3, #28]
 80049e8:	4a13      	ldr	r2, [pc, #76]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d008      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	490b      	ldr	r1, [pc, #44]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0310 	and.w	r3, r3, #16
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d008      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a1a:	4b07      	ldr	r3, [pc, #28]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	4904      	ldr	r1, [pc, #16]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3718      	adds	r7, #24
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	40007000 	.word	0x40007000
 8004a40:	42420440 	.word	0x42420440

08004a44 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b088      	sub	sp, #32
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	617b      	str	r3, [r7, #20]
 8004a50:	2300      	movs	r3, #0
 8004a52:	61fb      	str	r3, [r7, #28]
 8004a54:	2300      	movs	r3, #0
 8004a56:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b10      	cmp	r3, #16
 8004a64:	d00a      	beq.n	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b10      	cmp	r3, #16
 8004a6a:	f200 808a 	bhi.w	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d045      	beq.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d075      	beq.n	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004a7a:	e082      	b.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004a7c:	4b46      	ldr	r3, [pc, #280]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004a82:	4b45      	ldr	r3, [pc, #276]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d07b      	beq.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	0c9b      	lsrs	r3, r3, #18
 8004a92:	f003 030f 	and.w	r3, r3, #15
 8004a96:	4a41      	ldr	r2, [pc, #260]	@ (8004b9c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004a98:	5cd3      	ldrb	r3, [r2, r3]
 8004a9a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d015      	beq.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004aa6:	4b3c      	ldr	r3, [pc, #240]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	0c5b      	lsrs	r3, r3, #17
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004ab2:	5cd3      	ldrb	r3, [r2, r3]
 8004ab4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00d      	beq.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004ac0:	4a38      	ldr	r2, [pc, #224]	@ (8004ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	fb02 f303 	mul.w	r3, r2, r3
 8004ace:	61fb      	str	r3, [r7, #28]
 8004ad0:	e004      	b.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	4a34      	ldr	r2, [pc, #208]	@ (8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004ad6:	fb02 f303 	mul.w	r3, r2, r3
 8004ada:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004adc:	4b2e      	ldr	r3, [pc, #184]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ae4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ae8:	d102      	bne.n	8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	61bb      	str	r3, [r7, #24]
      break;
 8004aee:	e04a      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	005b      	lsls	r3, r3, #1
 8004af4:	4a2d      	ldr	r2, [pc, #180]	@ (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004af6:	fba2 2303 	umull	r2, r3, r2, r3
 8004afa:	085b      	lsrs	r3, r3, #1
 8004afc:	61bb      	str	r3, [r7, #24]
      break;
 8004afe:	e042      	b.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004b00:	4b25      	ldr	r3, [pc, #148]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b10:	d108      	bne.n	8004b24 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f003 0302 	and.w	r3, r3, #2
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004b1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b20:	61bb      	str	r3, [r7, #24]
 8004b22:	e01f      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b2e:	d109      	bne.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004b30:	4b19      	ldr	r3, [pc, #100]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004b3c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004b40:	61bb      	str	r3, [r7, #24]
 8004b42:	e00f      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b4e:	d11c      	bne.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004b50:	4b11      	ldr	r3, [pc, #68]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d016      	beq.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004b5c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004b60:	61bb      	str	r3, [r7, #24]
      break;
 8004b62:	e012      	b.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004b64:	e011      	b.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004b66:	f7ff fe85 	bl	8004874 <HAL_RCC_GetPCLK2Freq>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	0b9b      	lsrs	r3, r3, #14
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	3301      	adds	r3, #1
 8004b78:	005b      	lsls	r3, r3, #1
 8004b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7e:	61bb      	str	r3, [r7, #24]
      break;
 8004b80:	e004      	b.n	8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004b82:	bf00      	nop
 8004b84:	e002      	b.n	8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004b86:	bf00      	nop
 8004b88:	e000      	b.n	8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004b8a:	bf00      	nop
    }
  }
  return (frequency);
 8004b8c:	69bb      	ldr	r3, [r7, #24]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3720      	adds	r7, #32
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	08006b40 	.word	0x08006b40
 8004ba0:	08006b50 	.word	0x08006b50
 8004ba4:	007a1200 	.word	0x007a1200
 8004ba8:	003d0900 	.word	0x003d0900
 8004bac:	aaaaaaab 	.word	0xaaaaaaab

08004bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e041      	b.n	8004c46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7fd f970 	bl	8001ebc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	3304      	adds	r3, #4
 8004bec:	4619      	mov	r1, r3
 8004bee:	4610      	mov	r0, r2
 8004bf0:	f000 fab0 	bl	8005154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b082      	sub	sp, #8
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e041      	b.n	8004ce4 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d106      	bne.n	8004c7a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 f839 	bl	8004cec <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	3304      	adds	r3, #4
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4610      	mov	r0, r2
 8004c8e:	f000 fa61 	bl	8005154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3708      	adds	r7, #8
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004cf4:	bf00      	nop
 8004cf6:	370c      	adds	r7, #12
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bc80      	pop	{r7}
 8004cfc:	4770      	bx	lr
	...

08004d00 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d109      	bne.n	8004d24 <HAL_TIM_OC_Start+0x24>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	bf14      	ite	ne
 8004d1c:	2301      	movne	r3, #1
 8004d1e:	2300      	moveq	r3, #0
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	e022      	b.n	8004d6a <HAL_TIM_OC_Start+0x6a>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	d109      	bne.n	8004d3e <HAL_TIM_OC_Start+0x3e>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	bf14      	ite	ne
 8004d36:	2301      	movne	r3, #1
 8004d38:	2300      	moveq	r3, #0
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	e015      	b.n	8004d6a <HAL_TIM_OC_Start+0x6a>
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b08      	cmp	r3, #8
 8004d42:	d109      	bne.n	8004d58 <HAL_TIM_OC_Start+0x58>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	bf14      	ite	ne
 8004d50:	2301      	movne	r3, #1
 8004d52:	2300      	moveq	r3, #0
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	e008      	b.n	8004d6a <HAL_TIM_OC_Start+0x6a>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	bf14      	ite	ne
 8004d64:	2301      	movne	r3, #1
 8004d66:	2300      	moveq	r3, #0
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e05e      	b.n	8004e30 <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d104      	bne.n	8004d82 <HAL_TIM_OC_Start+0x82>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d80:	e013      	b.n	8004daa <HAL_TIM_OC_Start+0xaa>
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	2b04      	cmp	r3, #4
 8004d86:	d104      	bne.n	8004d92 <HAL_TIM_OC_Start+0x92>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d90:	e00b      	b.n	8004daa <HAL_TIM_OC_Start+0xaa>
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d104      	bne.n	8004da2 <HAL_TIM_OC_Start+0xa2>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004da0:	e003      	b.n	8004daa <HAL_TIM_OC_Start+0xaa>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2202      	movs	r2, #2
 8004da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2201      	movs	r2, #1
 8004db0:	6839      	ldr	r1, [r7, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 fc5a 	bl	800566c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8004e38 <HAL_TIM_OC_Start+0x138>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d107      	bne.n	8004dd2 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004dd0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a18      	ldr	r2, [pc, #96]	@ (8004e38 <HAL_TIM_OC_Start+0x138>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d00e      	beq.n	8004dfa <HAL_TIM_OC_Start+0xfa>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004de4:	d009      	beq.n	8004dfa <HAL_TIM_OC_Start+0xfa>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a14      	ldr	r2, [pc, #80]	@ (8004e3c <HAL_TIM_OC_Start+0x13c>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d004      	beq.n	8004dfa <HAL_TIM_OC_Start+0xfa>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a12      	ldr	r2, [pc, #72]	@ (8004e40 <HAL_TIM_OC_Start+0x140>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d111      	bne.n	8004e1e <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f003 0307 	and.w	r3, r3, #7
 8004e04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2b06      	cmp	r3, #6
 8004e0a:	d010      	beq.n	8004e2e <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f042 0201 	orr.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e1c:	e007      	b.n	8004e2e <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f042 0201 	orr.w	r2, r2, #1
 8004e2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40012c00 	.word	0x40012c00
 8004e3c:	40000400 	.word	0x40000400
 8004e40:	40000800 	.word	0x40000800

08004e44 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2200      	movs	r2, #0
 8004e54:	6839      	ldr	r1, [r7, #0]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 fc08 	bl	800566c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a29      	ldr	r2, [pc, #164]	@ (8004f08 <HAL_TIM_OC_Stop+0xc4>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d117      	bne.n	8004e96 <HAL_TIM_OC_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6a1a      	ldr	r2, [r3, #32]
 8004e6c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e70:	4013      	ands	r3, r2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10f      	bne.n	8004e96 <HAL_TIM_OC_Stop+0x52>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6a1a      	ldr	r2, [r3, #32]
 8004e7c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e80:	4013      	ands	r3, r2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d107      	bne.n	8004e96 <HAL_TIM_OC_Stop+0x52>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6a1a      	ldr	r2, [r3, #32]
 8004e9c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10f      	bne.n	8004ec6 <HAL_TIM_OC_Stop+0x82>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6a1a      	ldr	r2, [r3, #32]
 8004eac:	f240 4344 	movw	r3, #1092	@ 0x444
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d107      	bne.n	8004ec6 <HAL_TIM_OC_Stop+0x82>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0201 	bic.w	r2, r2, #1
 8004ec4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d104      	bne.n	8004ed6 <HAL_TIM_OC_Stop+0x92>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed4:	e013      	b.n	8004efe <HAL_TIM_OC_Stop+0xba>
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	2b04      	cmp	r3, #4
 8004eda:	d104      	bne.n	8004ee6 <HAL_TIM_OC_Stop+0xa2>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ee4:	e00b      	b.n	8004efe <HAL_TIM_OC_Stop+0xba>
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d104      	bne.n	8004ef6 <HAL_TIM_OC_Stop+0xb2>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef4:	e003      	b.n	8004efe <HAL_TIM_OC_Stop+0xba>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3708      	adds	r7, #8
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40012c00 	.word	0x40012c00

08004f0c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d101      	bne.n	8004f2a <HAL_TIM_OC_ConfigChannel+0x1e>
 8004f26:	2302      	movs	r3, #2
 8004f28:	e048      	b.n	8004fbc <HAL_TIM_OC_ConfigChannel+0xb0>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b0c      	cmp	r3, #12
 8004f36:	d839      	bhi.n	8004fac <HAL_TIM_OC_ConfigChannel+0xa0>
 8004f38:	a201      	add	r2, pc, #4	@ (adr r2, 8004f40 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f3e:	bf00      	nop
 8004f40:	08004f75 	.word	0x08004f75
 8004f44:	08004fad 	.word	0x08004fad
 8004f48:	08004fad 	.word	0x08004fad
 8004f4c:	08004fad 	.word	0x08004fad
 8004f50:	08004f83 	.word	0x08004f83
 8004f54:	08004fad 	.word	0x08004fad
 8004f58:	08004fad 	.word	0x08004fad
 8004f5c:	08004fad 	.word	0x08004fad
 8004f60:	08004f91 	.word	0x08004f91
 8004f64:	08004fad 	.word	0x08004fad
 8004f68:	08004fad 	.word	0x08004fad
 8004f6c:	08004fad 	.word	0x08004fad
 8004f70:	08004f9f 	.word	0x08004f9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68b9      	ldr	r1, [r7, #8]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f000 f958 	bl	8005230 <TIM_OC1_SetConfig>
      break;
 8004f80:	e017      	b.n	8004fb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68b9      	ldr	r1, [r7, #8]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f000 f9b7 	bl	80052fc <TIM_OC2_SetConfig>
      break;
 8004f8e:	e010      	b.n	8004fb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68b9      	ldr	r1, [r7, #8]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 fa1a 	bl	80053d0 <TIM_OC3_SetConfig>
      break;
 8004f9c:	e009      	b.n	8004fb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68b9      	ldr	r1, [r7, #8]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f000 fa7d 	bl	80054a4 <TIM_OC4_SetConfig>
      break;
 8004faa:	e002      	b.n	8004fb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	75fb      	strb	r3, [r7, #23]
      break;
 8004fb0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d101      	bne.n	8004fe0 <HAL_TIM_ConfigClockSource+0x1c>
 8004fdc:	2302      	movs	r3, #2
 8004fde:	e0b4      	b.n	800514a <HAL_TIM_ConfigClockSource+0x186>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004ffe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005006:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005018:	d03e      	beq.n	8005098 <HAL_TIM_ConfigClockSource+0xd4>
 800501a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800501e:	f200 8087 	bhi.w	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005022:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005026:	f000 8086 	beq.w	8005136 <HAL_TIM_ConfigClockSource+0x172>
 800502a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800502e:	d87f      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005030:	2b70      	cmp	r3, #112	@ 0x70
 8005032:	d01a      	beq.n	800506a <HAL_TIM_ConfigClockSource+0xa6>
 8005034:	2b70      	cmp	r3, #112	@ 0x70
 8005036:	d87b      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005038:	2b60      	cmp	r3, #96	@ 0x60
 800503a:	d050      	beq.n	80050de <HAL_TIM_ConfigClockSource+0x11a>
 800503c:	2b60      	cmp	r3, #96	@ 0x60
 800503e:	d877      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005040:	2b50      	cmp	r3, #80	@ 0x50
 8005042:	d03c      	beq.n	80050be <HAL_TIM_ConfigClockSource+0xfa>
 8005044:	2b50      	cmp	r3, #80	@ 0x50
 8005046:	d873      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005048:	2b40      	cmp	r3, #64	@ 0x40
 800504a:	d058      	beq.n	80050fe <HAL_TIM_ConfigClockSource+0x13a>
 800504c:	2b40      	cmp	r3, #64	@ 0x40
 800504e:	d86f      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005050:	2b30      	cmp	r3, #48	@ 0x30
 8005052:	d064      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 8005054:	2b30      	cmp	r3, #48	@ 0x30
 8005056:	d86b      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005058:	2b20      	cmp	r3, #32
 800505a:	d060      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 800505c:	2b20      	cmp	r3, #32
 800505e:	d867      	bhi.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
 8005060:	2b00      	cmp	r3, #0
 8005062:	d05c      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 8005064:	2b10      	cmp	r3, #16
 8005066:	d05a      	beq.n	800511e <HAL_TIM_ConfigClockSource+0x15a>
 8005068:	e062      	b.n	8005130 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800507a:	f000 fad8 	bl	800562e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800508c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	609a      	str	r2, [r3, #8]
      break;
 8005096:	e04f      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050a8:	f000 fac1 	bl	800562e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689a      	ldr	r2, [r3, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050ba:	609a      	str	r2, [r3, #8]
      break;
 80050bc:	e03c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ca:	461a      	mov	r2, r3
 80050cc:	f000 fa38 	bl	8005540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2150      	movs	r1, #80	@ 0x50
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 fa8f 	bl	80055fa <TIM_ITRx_SetConfig>
      break;
 80050dc:	e02c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050ea:	461a      	mov	r2, r3
 80050ec:	f000 fa56 	bl	800559c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2160      	movs	r1, #96	@ 0x60
 80050f6:	4618      	mov	r0, r3
 80050f8:	f000 fa7f 	bl	80055fa <TIM_ITRx_SetConfig>
      break;
 80050fc:	e01c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800510a:	461a      	mov	r2, r3
 800510c:	f000 fa18 	bl	8005540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2140      	movs	r1, #64	@ 0x40
 8005116:	4618      	mov	r0, r3
 8005118:	f000 fa6f 	bl	80055fa <TIM_ITRx_SetConfig>
      break;
 800511c:	e00c      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4619      	mov	r1, r3
 8005128:	4610      	mov	r0, r2
 800512a:	f000 fa66 	bl	80055fa <TIM_ITRx_SetConfig>
      break;
 800512e:	e003      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	73fb      	strb	r3, [r7, #15]
      break;
 8005134:	e000      	b.n	8005138 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005136:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005148:	7bfb      	ldrb	r3, [r7, #15]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
	...

08005154 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a2f      	ldr	r2, [pc, #188]	@ (8005224 <TIM_Base_SetConfig+0xd0>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d00b      	beq.n	8005184 <TIM_Base_SetConfig+0x30>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005172:	d007      	beq.n	8005184 <TIM_Base_SetConfig+0x30>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a2c      	ldr	r2, [pc, #176]	@ (8005228 <TIM_Base_SetConfig+0xd4>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d003      	beq.n	8005184 <TIM_Base_SetConfig+0x30>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a2b      	ldr	r2, [pc, #172]	@ (800522c <TIM_Base_SetConfig+0xd8>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d108      	bne.n	8005196 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800518a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	4313      	orrs	r3, r2
 8005194:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a22      	ldr	r2, [pc, #136]	@ (8005224 <TIM_Base_SetConfig+0xd0>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d00b      	beq.n	80051b6 <TIM_Base_SetConfig+0x62>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a4:	d007      	beq.n	80051b6 <TIM_Base_SetConfig+0x62>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a1f      	ldr	r2, [pc, #124]	@ (8005228 <TIM_Base_SetConfig+0xd4>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d003      	beq.n	80051b6 <TIM_Base_SetConfig+0x62>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a1e      	ldr	r2, [pc, #120]	@ (800522c <TIM_Base_SetConfig+0xd8>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d108      	bne.n	80051c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	689a      	ldr	r2, [r3, #8]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005224 <TIM_Base_SetConfig+0xd0>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d103      	bne.n	80051fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	691a      	ldr	r2, [r3, #16]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	691b      	ldr	r3, [r3, #16]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d005      	beq.n	800521a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	f023 0201 	bic.w	r2, r3, #1
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	611a      	str	r2, [r3, #16]
  }
}
 800521a:	bf00      	nop
 800521c:	3714      	adds	r7, #20
 800521e:	46bd      	mov	sp, r7
 8005220:	bc80      	pop	{r7}
 8005222:	4770      	bx	lr
 8005224:	40012c00 	.word	0x40012c00
 8005228:	40000400 	.word	0x40000400
 800522c:	40000800 	.word	0x40000800

08005230 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	f023 0201 	bic.w	r2, r3, #1
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800525e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f023 0303 	bic.w	r3, r3, #3
 8005266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f023 0302 	bic.w	r3, r3, #2
 8005278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4313      	orrs	r3, r2
 8005282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a1c      	ldr	r2, [pc, #112]	@ (80052f8 <TIM_OC1_SetConfig+0xc8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d10c      	bne.n	80052a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	f023 0308 	bic.w	r3, r3, #8
 8005292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	697a      	ldr	r2, [r7, #20]
 800529a:	4313      	orrs	r3, r2
 800529c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f023 0304 	bic.w	r3, r3, #4
 80052a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a13      	ldr	r2, [pc, #76]	@ (80052f8 <TIM_OC1_SetConfig+0xc8>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d111      	bne.n	80052d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	621a      	str	r2, [r3, #32]
}
 80052ec:	bf00      	nop
 80052ee:	371c      	adds	r7, #28
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bc80      	pop	{r7}
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	40012c00 	.word	0x40012c00

080052fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b087      	sub	sp, #28
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	f023 0210 	bic.w	r2, r3, #16
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800532a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	021b      	lsls	r3, r3, #8
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	4313      	orrs	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f023 0320 	bic.w	r3, r3, #32
 8005346:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	4313      	orrs	r3, r2
 8005352:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a1d      	ldr	r2, [pc, #116]	@ (80053cc <TIM_OC2_SetConfig+0xd0>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d10d      	bne.n	8005378 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005362:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	011b      	lsls	r3, r3, #4
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	4313      	orrs	r3, r2
 800536e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005376:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a14      	ldr	r2, [pc, #80]	@ (80053cc <TIM_OC2_SetConfig+0xd0>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d113      	bne.n	80053a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005386:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800538e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	693a      	ldr	r2, [r7, #16]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	621a      	str	r2, [r3, #32]
}
 80053c2:	bf00      	nop
 80053c4:	371c      	adds	r7, #28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bc80      	pop	{r7}
 80053ca:	4770      	bx	lr
 80053cc:	40012c00 	.word	0x40012c00

080053d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b087      	sub	sp, #28
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f023 0303 	bic.w	r3, r3, #3
 8005406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	4313      	orrs	r3, r2
 8005410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	021b      	lsls	r3, r3, #8
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	4313      	orrs	r3, r2
 8005424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a1d      	ldr	r2, [pc, #116]	@ (80054a0 <TIM_OC3_SetConfig+0xd0>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d10d      	bne.n	800544a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	021b      	lsls	r3, r3, #8
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	4313      	orrs	r3, r2
 8005440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a14      	ldr	r2, [pc, #80]	@ (80054a0 <TIM_OC3_SetConfig+0xd0>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d113      	bne.n	800547a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005458:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005460:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	011b      	lsls	r3, r3, #4
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	011b      	lsls	r3, r3, #4
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	4313      	orrs	r3, r2
 8005478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	621a      	str	r2, [r3, #32]
}
 8005494:	bf00      	nop
 8005496:	371c      	adds	r7, #28
 8005498:	46bd      	mov	sp, r7
 800549a:	bc80      	pop	{r7}
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	40012c00 	.word	0x40012c00

080054a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b087      	sub	sp, #28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	021b      	lsls	r3, r3, #8
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80054ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	031b      	lsls	r3, r3, #12
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a0f      	ldr	r2, [pc, #60]	@ (800553c <TIM_OC4_SetConfig+0x98>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d109      	bne.n	8005518 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800550a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	019b      	lsls	r3, r3, #6
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	4313      	orrs	r3, r2
 8005516:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	621a      	str	r2, [r3, #32]
}
 8005532:	bf00      	nop
 8005534:	371c      	adds	r7, #28
 8005536:	46bd      	mov	sp, r7
 8005538:	bc80      	pop	{r7}
 800553a:	4770      	bx	lr
 800553c:	40012c00 	.word	0x40012c00

08005540 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6a1b      	ldr	r3, [r3, #32]
 8005550:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	f023 0201 	bic.w	r2, r3, #1
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800556a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	4313      	orrs	r3, r2
 8005574:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f023 030a 	bic.w	r3, r3, #10
 800557c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	4313      	orrs	r3, r2
 8005584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	621a      	str	r2, [r3, #32]
}
 8005592:	bf00      	nop
 8005594:	371c      	adds	r7, #28
 8005596:	46bd      	mov	sp, r7
 8005598:	bc80      	pop	{r7}
 800559a:	4770      	bx	lr

0800559c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800559c:	b480      	push	{r7}
 800559e:	b087      	sub	sp, #28
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6a1b      	ldr	r3, [r3, #32]
 80055ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6a1b      	ldr	r3, [r3, #32]
 80055b2:	f023 0210 	bic.w	r2, r3, #16
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	699b      	ldr	r3, [r3, #24]
 80055be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	031b      	lsls	r3, r3, #12
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055d8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	621a      	str	r2, [r3, #32]
}
 80055f0:	bf00      	nop
 80055f2:	371c      	adds	r7, #28
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bc80      	pop	{r7}
 80055f8:	4770      	bx	lr

080055fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b085      	sub	sp, #20
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
 8005602:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005610:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	4313      	orrs	r3, r2
 8005618:	f043 0307 	orr.w	r3, r3, #7
 800561c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	68fa      	ldr	r2, [r7, #12]
 8005622:	609a      	str	r2, [r3, #8]
}
 8005624:	bf00      	nop
 8005626:	3714      	adds	r7, #20
 8005628:	46bd      	mov	sp, r7
 800562a:	bc80      	pop	{r7}
 800562c:	4770      	bx	lr

0800562e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800562e:	b480      	push	{r7}
 8005630:	b087      	sub	sp, #28
 8005632:	af00      	add	r7, sp, #0
 8005634:	60f8      	str	r0, [r7, #12]
 8005636:	60b9      	str	r1, [r7, #8]
 8005638:	607a      	str	r2, [r7, #4]
 800563a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005648:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	021a      	lsls	r2, r3, #8
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	431a      	orrs	r2, r3
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	4313      	orrs	r3, r2
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	4313      	orrs	r3, r2
 800565a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	609a      	str	r2, [r3, #8]
}
 8005662:	bf00      	nop
 8005664:	371c      	adds	r7, #28
 8005666:	46bd      	mov	sp, r7
 8005668:	bc80      	pop	{r7}
 800566a:	4770      	bx	lr

0800566c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f003 031f 	and.w	r3, r3, #31
 800567e:	2201      	movs	r2, #1
 8005680:	fa02 f303 	lsl.w	r3, r2, r3
 8005684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6a1a      	ldr	r2, [r3, #32]
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	43db      	mvns	r3, r3
 800568e:	401a      	ands	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a1a      	ldr	r2, [r3, #32]
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f003 031f 	and.w	r3, r3, #31
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	fa01 f303 	lsl.w	r3, r1, r3
 80056a4:	431a      	orrs	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	621a      	str	r2, [r3, #32]
}
 80056aa:	bf00      	nop
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bc80      	pop	{r7}
 80056b2:	4770      	bx	lr

080056b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d101      	bne.n	80056cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056c8:	2302      	movs	r3, #2
 80056ca:	e046      	b.n	800575a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a16      	ldr	r2, [pc, #88]	@ (8005764 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d00e      	beq.n	800572e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005718:	d009      	beq.n	800572e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a12      	ldr	r2, [pc, #72]	@ (8005768 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d004      	beq.n	800572e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a10      	ldr	r2, [pc, #64]	@ (800576c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d10c      	bne.n	8005748 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005734:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	4313      	orrs	r3, r2
 800573e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68ba      	ldr	r2, [r7, #8]
 8005746:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3714      	adds	r7, #20
 800575e:	46bd      	mov	sp, r7
 8005760:	bc80      	pop	{r7}
 8005762:	4770      	bx	lr
 8005764:	40012c00 	.word	0x40012c00
 8005768:	40000400 	.word	0x40000400
 800576c:	40000800 	.word	0x40000800

08005770 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d101      	bne.n	8005782 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e042      	b.n	8005808 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005788:	b2db      	uxtb	r3, r3
 800578a:	2b00      	cmp	r3, #0
 800578c:	d106      	bne.n	800579c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f7fc fc34 	bl	8002004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2224      	movs	r2, #36	@ 0x24
 80057a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68da      	ldr	r2, [r3, #12]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fa09 	bl	8005bcc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	691a      	ldr	r2, [r3, #16]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	695a      	ldr	r2, [r3, #20]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68da      	ldr	r2, [r3, #12]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2220      	movs	r2, #32
 80057f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2220      	movs	r2, #32
 80057fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3708      	adds	r7, #8
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b08a      	sub	sp, #40	@ 0x28
 8005814:	af02      	add	r7, sp, #8
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	603b      	str	r3, [r7, #0]
 800581c:	4613      	mov	r3, r2
 800581e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005820:	2300      	movs	r3, #0
 8005822:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b20      	cmp	r3, #32
 800582e:	d175      	bne.n	800591c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d002      	beq.n	800583c <HAL_UART_Transmit+0x2c>
 8005836:	88fb      	ldrh	r3, [r7, #6]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d101      	bne.n	8005840 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e06e      	b.n	800591e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2221      	movs	r2, #33	@ 0x21
 800584a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800584e:	f7fc fcdf 	bl	8002210 <HAL_GetTick>
 8005852:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	88fa      	ldrh	r2, [r7, #6]
 8005858:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	88fa      	ldrh	r2, [r7, #6]
 800585e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005868:	d108      	bne.n	800587c <HAL_UART_Transmit+0x6c>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d104      	bne.n	800587c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005872:	2300      	movs	r3, #0
 8005874:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	61bb      	str	r3, [r7, #24]
 800587a:	e003      	b.n	8005884 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005880:	2300      	movs	r3, #0
 8005882:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005884:	e02e      	b.n	80058e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	9300      	str	r3, [sp, #0]
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	2200      	movs	r2, #0
 800588e:	2180      	movs	r1, #128	@ 0x80
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f000 f8df 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d005      	beq.n	80058a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2220      	movs	r2, #32
 80058a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e03a      	b.n	800591e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d10b      	bne.n	80058c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	881b      	ldrh	r3, [r3, #0]
 80058b2:	461a      	mov	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	3302      	adds	r3, #2
 80058c2:	61bb      	str	r3, [r7, #24]
 80058c4:	e007      	b.n	80058d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	781a      	ldrb	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	3301      	adds	r3, #1
 80058d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058da:	b29b      	uxth	r3, r3
 80058dc:	3b01      	subs	r3, #1
 80058de:	b29a      	uxth	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1cb      	bne.n	8005886 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2200      	movs	r2, #0
 80058f6:	2140      	movs	r1, #64	@ 0x40
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 f8ab 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d005      	beq.n	8005910 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800590c:	2303      	movs	r3, #3
 800590e:	e006      	b.n	800591e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2220      	movs	r2, #32
 8005914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	e000      	b.n	800591e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800591c:	2302      	movs	r3, #2
  }
}
 800591e:	4618      	mov	r0, r3
 8005920:	3720      	adds	r7, #32
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}

08005926 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b08a      	sub	sp, #40	@ 0x28
 800592a:	af02      	add	r7, sp, #8
 800592c:	60f8      	str	r0, [r7, #12]
 800592e:	60b9      	str	r1, [r7, #8]
 8005930:	603b      	str	r3, [r7, #0]
 8005932:	4613      	mov	r3, r2
 8005934:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005940:	b2db      	uxtb	r3, r3
 8005942:	2b20      	cmp	r3, #32
 8005944:	f040 8081 	bne.w	8005a4a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <HAL_UART_Receive+0x2e>
 800594e:	88fb      	ldrh	r3, [r7, #6]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d101      	bne.n	8005958 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e079      	b.n	8005a4c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2222      	movs	r2, #34	@ 0x22
 8005962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800596c:	f7fc fc50 	bl	8002210 <HAL_GetTick>
 8005970:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	88fa      	ldrh	r2, [r7, #6]
 8005976:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	88fa      	ldrh	r2, [r7, #6]
 800597c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005986:	d108      	bne.n	800599a <HAL_UART_Receive+0x74>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	691b      	ldr	r3, [r3, #16]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d104      	bne.n	800599a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005990:	2300      	movs	r3, #0
 8005992:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	61bb      	str	r3, [r7, #24]
 8005998:	e003      	b.n	80059a2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800599e:	2300      	movs	r3, #0
 80059a0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80059a2:	e047      	b.n	8005a34 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2200      	movs	r2, #0
 80059ac:	2120      	movs	r1, #32
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 f850 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d005      	beq.n	80059c6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2220      	movs	r2, #32
 80059be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e042      	b.n	8005a4c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d10c      	bne.n	80059e6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	b29b      	uxth	r3, r3
 80059d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059d8:	b29a      	uxth	r2, r3
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	3302      	adds	r3, #2
 80059e2:	61bb      	str	r3, [r7, #24]
 80059e4:	e01f      	b.n	8005a26 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ee:	d007      	beq.n	8005a00 <HAL_UART_Receive+0xda>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10a      	bne.n	8005a0e <HAL_UART_Receive+0xe8>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d106      	bne.n	8005a0e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	b2da      	uxtb	r2, r3
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	701a      	strb	r2, [r3, #0]
 8005a0c:	e008      	b.n	8005a20 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a1a:	b2da      	uxtb	r2, r3
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	3301      	adds	r3, #1
 8005a24:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1b2      	bne.n	80059a4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005a46:	2300      	movs	r3, #0
 8005a48:	e000      	b.n	8005a4c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005a4a:	2302      	movs	r3, #2
  }
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3720      	adds	r7, #32
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	603b      	str	r3, [r7, #0]
 8005a60:	4613      	mov	r3, r2
 8005a62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a64:	e03b      	b.n	8005ade <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a66:	6a3b      	ldr	r3, [r7, #32]
 8005a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a6c:	d037      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a6e:	f7fc fbcf 	bl	8002210 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	6a3a      	ldr	r2, [r7, #32]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d302      	bcc.n	8005a84 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d101      	bne.n	8005a88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e03a      	b.n	8005afe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	f003 0304 	and.w	r3, r3, #4
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d023      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b80      	cmp	r3, #128	@ 0x80
 8005a9a:	d020      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	2b40      	cmp	r3, #64	@ 0x40
 8005aa0:	d01d      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0308 	and.w	r3, r3, #8
 8005aac:	2b08      	cmp	r3, #8
 8005aae:	d116      	bne.n	8005ade <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	617b      	str	r3, [r7, #20]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	617b      	str	r3, [r7, #20]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	617b      	str	r3, [r7, #20]
 8005ac4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 f81d 	bl	8005b06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2208      	movs	r2, #8
 8005ad0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e00f      	b.n	8005afe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	bf0c      	ite	eq
 8005aee:	2301      	moveq	r3, #1
 8005af0:	2300      	movne	r3, #0
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	461a      	mov	r2, r3
 8005af6:	79fb      	ldrb	r3, [r7, #7]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d0b4      	beq.n	8005a66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3718      	adds	r7, #24
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b095      	sub	sp, #84	@ 0x54
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	330c      	adds	r3, #12
 8005b14:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b18:	e853 3f00 	ldrex	r3, [r3]
 8005b1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	330c      	adds	r3, #12
 8005b2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b36:	e841 2300 	strex	r3, r2, [r1]
 8005b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1e5      	bne.n	8005b0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3314      	adds	r3, #20
 8005b48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	e853 3f00 	ldrex	r3, [r3]
 8005b50:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	f023 0301 	bic.w	r3, r3, #1
 8005b58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3314      	adds	r3, #20
 8005b60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b6a:	e841 2300 	strex	r3, r2, [r1]
 8005b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1e5      	bne.n	8005b42 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d119      	bne.n	8005bb2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	330c      	adds	r3, #12
 8005b84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	f023 0310 	bic.w	r3, r3, #16
 8005b94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	330c      	adds	r3, #12
 8005b9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b9e:	61ba      	str	r2, [r7, #24]
 8005ba0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	6979      	ldr	r1, [r7, #20]
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	613b      	str	r3, [r7, #16]
   return(result);
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e5      	bne.n	8005b7e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005bc0:	bf00      	nop
 8005bc2:	3754      	adds	r7, #84	@ 0x54
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bc80      	pop	{r7}
 8005bc8:	4770      	bx	lr
	...

08005bcc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68da      	ldr	r2, [r3, #12]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689a      	ldr	r2, [r3, #8]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	695b      	ldr	r3, [r3, #20]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005c06:	f023 030c 	bic.w	r3, r3, #12
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	6812      	ldr	r2, [r2, #0]
 8005c0e:	68b9      	ldr	r1, [r7, #8]
 8005c10:	430b      	orrs	r3, r1
 8005c12:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699a      	ldr	r2, [r3, #24]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a2c      	ldr	r2, [pc, #176]	@ (8005ce0 <UART_SetConfig+0x114>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d103      	bne.n	8005c3c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005c34:	f7fe fe1e 	bl	8004874 <HAL_RCC_GetPCLK2Freq>
 8005c38:	60f8      	str	r0, [r7, #12]
 8005c3a:	e002      	b.n	8005c42 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005c3c:	f7fe fe06 	bl	800484c <HAL_RCC_GetPCLK1Freq>
 8005c40:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	4613      	mov	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	009a      	lsls	r2, r3, #2
 8005c4c:	441a      	add	r2, r3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c58:	4a22      	ldr	r2, [pc, #136]	@ (8005ce4 <UART_SetConfig+0x118>)
 8005c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c5e:	095b      	lsrs	r3, r3, #5
 8005c60:	0119      	lsls	r1, r3, #4
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	4613      	mov	r3, r2
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	009a      	lsls	r2, r3, #2
 8005c6c:	441a      	add	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c78:	4b1a      	ldr	r3, [pc, #104]	@ (8005ce4 <UART_SetConfig+0x118>)
 8005c7a:	fba3 0302 	umull	r0, r3, r3, r2
 8005c7e:	095b      	lsrs	r3, r3, #5
 8005c80:	2064      	movs	r0, #100	@ 0x64
 8005c82:	fb00 f303 	mul.w	r3, r0, r3
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	011b      	lsls	r3, r3, #4
 8005c8a:	3332      	adds	r3, #50	@ 0x32
 8005c8c:	4a15      	ldr	r2, [pc, #84]	@ (8005ce4 <UART_SetConfig+0x118>)
 8005c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c92:	095b      	lsrs	r3, r3, #5
 8005c94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c98:	4419      	add	r1, r3
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4413      	add	r3, r2
 8005ca2:	009a      	lsls	r2, r3, #2
 8005ca4:	441a      	add	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ce4 <UART_SetConfig+0x118>)
 8005cb2:	fba3 0302 	umull	r0, r3, r3, r2
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	2064      	movs	r0, #100	@ 0x64
 8005cba:	fb00 f303 	mul.w	r3, r0, r3
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	011b      	lsls	r3, r3, #4
 8005cc2:	3332      	adds	r3, #50	@ 0x32
 8005cc4:	4a07      	ldr	r2, [pc, #28]	@ (8005ce4 <UART_SetConfig+0x118>)
 8005cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cca:	095b      	lsrs	r3, r3, #5
 8005ccc:	f003 020f 	and.w	r2, r3, #15
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	440a      	add	r2, r1
 8005cd6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005cd8:	bf00      	nop
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40013800 	.word	0x40013800
 8005ce4:	51eb851f 	.word	0x51eb851f

08005ce8 <atoi>:
 8005ce8:	220a      	movs	r2, #10
 8005cea:	2100      	movs	r1, #0
 8005cec:	f000 b87a 	b.w	8005de4 <strtol>

08005cf0 <_strtol_l.constprop.0>:
 8005cf0:	2b24      	cmp	r3, #36	@ 0x24
 8005cf2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf6:	4686      	mov	lr, r0
 8005cf8:	4690      	mov	r8, r2
 8005cfa:	d801      	bhi.n	8005d00 <_strtol_l.constprop.0+0x10>
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d106      	bne.n	8005d0e <_strtol_l.constprop.0+0x1e>
 8005d00:	f000 f8a2 	bl	8005e48 <__errno>
 8005d04:	2316      	movs	r3, #22
 8005d06:	6003      	str	r3, [r0, #0]
 8005d08:	2000      	movs	r0, #0
 8005d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d0e:	460d      	mov	r5, r1
 8005d10:	4833      	ldr	r0, [pc, #204]	@ (8005de0 <_strtol_l.constprop.0+0xf0>)
 8005d12:	462a      	mov	r2, r5
 8005d14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d18:	5d06      	ldrb	r6, [r0, r4]
 8005d1a:	f016 0608 	ands.w	r6, r6, #8
 8005d1e:	d1f8      	bne.n	8005d12 <_strtol_l.constprop.0+0x22>
 8005d20:	2c2d      	cmp	r4, #45	@ 0x2d
 8005d22:	d12d      	bne.n	8005d80 <_strtol_l.constprop.0+0x90>
 8005d24:	2601      	movs	r6, #1
 8005d26:	782c      	ldrb	r4, [r5, #0]
 8005d28:	1c95      	adds	r5, r2, #2
 8005d2a:	f033 0210 	bics.w	r2, r3, #16
 8005d2e:	d109      	bne.n	8005d44 <_strtol_l.constprop.0+0x54>
 8005d30:	2c30      	cmp	r4, #48	@ 0x30
 8005d32:	d12a      	bne.n	8005d8a <_strtol_l.constprop.0+0x9a>
 8005d34:	782a      	ldrb	r2, [r5, #0]
 8005d36:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005d3a:	2a58      	cmp	r2, #88	@ 0x58
 8005d3c:	d125      	bne.n	8005d8a <_strtol_l.constprop.0+0x9a>
 8005d3e:	2310      	movs	r3, #16
 8005d40:	786c      	ldrb	r4, [r5, #1]
 8005d42:	3502      	adds	r5, #2
 8005d44:	2200      	movs	r2, #0
 8005d46:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005d4a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005d4e:	fbbc f9f3 	udiv	r9, ip, r3
 8005d52:	4610      	mov	r0, r2
 8005d54:	fb03 ca19 	mls	sl, r3, r9, ip
 8005d58:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005d5c:	2f09      	cmp	r7, #9
 8005d5e:	d81b      	bhi.n	8005d98 <_strtol_l.constprop.0+0xa8>
 8005d60:	463c      	mov	r4, r7
 8005d62:	42a3      	cmp	r3, r4
 8005d64:	dd27      	ble.n	8005db6 <_strtol_l.constprop.0+0xc6>
 8005d66:	1c57      	adds	r7, r2, #1
 8005d68:	d007      	beq.n	8005d7a <_strtol_l.constprop.0+0x8a>
 8005d6a:	4581      	cmp	r9, r0
 8005d6c:	d320      	bcc.n	8005db0 <_strtol_l.constprop.0+0xc0>
 8005d6e:	d101      	bne.n	8005d74 <_strtol_l.constprop.0+0x84>
 8005d70:	45a2      	cmp	sl, r4
 8005d72:	db1d      	blt.n	8005db0 <_strtol_l.constprop.0+0xc0>
 8005d74:	2201      	movs	r2, #1
 8005d76:	fb00 4003 	mla	r0, r0, r3, r4
 8005d7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d7e:	e7eb      	b.n	8005d58 <_strtol_l.constprop.0+0x68>
 8005d80:	2c2b      	cmp	r4, #43	@ 0x2b
 8005d82:	bf04      	itt	eq
 8005d84:	782c      	ldrbeq	r4, [r5, #0]
 8005d86:	1c95      	addeq	r5, r2, #2
 8005d88:	e7cf      	b.n	8005d2a <_strtol_l.constprop.0+0x3a>
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1da      	bne.n	8005d44 <_strtol_l.constprop.0+0x54>
 8005d8e:	2c30      	cmp	r4, #48	@ 0x30
 8005d90:	bf0c      	ite	eq
 8005d92:	2308      	moveq	r3, #8
 8005d94:	230a      	movne	r3, #10
 8005d96:	e7d5      	b.n	8005d44 <_strtol_l.constprop.0+0x54>
 8005d98:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005d9c:	2f19      	cmp	r7, #25
 8005d9e:	d801      	bhi.n	8005da4 <_strtol_l.constprop.0+0xb4>
 8005da0:	3c37      	subs	r4, #55	@ 0x37
 8005da2:	e7de      	b.n	8005d62 <_strtol_l.constprop.0+0x72>
 8005da4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005da8:	2f19      	cmp	r7, #25
 8005daa:	d804      	bhi.n	8005db6 <_strtol_l.constprop.0+0xc6>
 8005dac:	3c57      	subs	r4, #87	@ 0x57
 8005dae:	e7d8      	b.n	8005d62 <_strtol_l.constprop.0+0x72>
 8005db0:	f04f 32ff 	mov.w	r2, #4294967295
 8005db4:	e7e1      	b.n	8005d7a <_strtol_l.constprop.0+0x8a>
 8005db6:	1c53      	adds	r3, r2, #1
 8005db8:	d108      	bne.n	8005dcc <_strtol_l.constprop.0+0xdc>
 8005dba:	2322      	movs	r3, #34	@ 0x22
 8005dbc:	4660      	mov	r0, ip
 8005dbe:	f8ce 3000 	str.w	r3, [lr]
 8005dc2:	f1b8 0f00 	cmp.w	r8, #0
 8005dc6:	d0a0      	beq.n	8005d0a <_strtol_l.constprop.0+0x1a>
 8005dc8:	1e69      	subs	r1, r5, #1
 8005dca:	e006      	b.n	8005dda <_strtol_l.constprop.0+0xea>
 8005dcc:	b106      	cbz	r6, 8005dd0 <_strtol_l.constprop.0+0xe0>
 8005dce:	4240      	negs	r0, r0
 8005dd0:	f1b8 0f00 	cmp.w	r8, #0
 8005dd4:	d099      	beq.n	8005d0a <_strtol_l.constprop.0+0x1a>
 8005dd6:	2a00      	cmp	r2, #0
 8005dd8:	d1f6      	bne.n	8005dc8 <_strtol_l.constprop.0+0xd8>
 8005dda:	f8c8 1000 	str.w	r1, [r8]
 8005dde:	e794      	b.n	8005d0a <_strtol_l.constprop.0+0x1a>
 8005de0:	08006b53 	.word	0x08006b53

08005de4 <strtol>:
 8005de4:	4613      	mov	r3, r2
 8005de6:	460a      	mov	r2, r1
 8005de8:	4601      	mov	r1, r0
 8005dea:	4802      	ldr	r0, [pc, #8]	@ (8005df4 <strtol+0x10>)
 8005dec:	6800      	ldr	r0, [r0, #0]
 8005dee:	f7ff bf7f 	b.w	8005cf0 <_strtol_l.constprop.0>
 8005df2:	bf00      	nop
 8005df4:	2000000c 	.word	0x2000000c

08005df8 <siprintf>:
 8005df8:	b40e      	push	{r1, r2, r3}
 8005dfa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005dfe:	b500      	push	{lr}
 8005e00:	b09c      	sub	sp, #112	@ 0x70
 8005e02:	ab1d      	add	r3, sp, #116	@ 0x74
 8005e04:	9002      	str	r0, [sp, #8]
 8005e06:	9006      	str	r0, [sp, #24]
 8005e08:	9107      	str	r1, [sp, #28]
 8005e0a:	9104      	str	r1, [sp, #16]
 8005e0c:	4808      	ldr	r0, [pc, #32]	@ (8005e30 <siprintf+0x38>)
 8005e0e:	4909      	ldr	r1, [pc, #36]	@ (8005e34 <siprintf+0x3c>)
 8005e10:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e14:	9105      	str	r1, [sp, #20]
 8005e16:	6800      	ldr	r0, [r0, #0]
 8005e18:	a902      	add	r1, sp, #8
 8005e1a:	9301      	str	r3, [sp, #4]
 8005e1c:	f000 f992 	bl	8006144 <_svfiprintf_r>
 8005e20:	2200      	movs	r2, #0
 8005e22:	9b02      	ldr	r3, [sp, #8]
 8005e24:	701a      	strb	r2, [r3, #0]
 8005e26:	b01c      	add	sp, #112	@ 0x70
 8005e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e2c:	b003      	add	sp, #12
 8005e2e:	4770      	bx	lr
 8005e30:	2000000c 	.word	0x2000000c
 8005e34:	ffff0208 	.word	0xffff0208

08005e38 <memset>:
 8005e38:	4603      	mov	r3, r0
 8005e3a:	4402      	add	r2, r0
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d100      	bne.n	8005e42 <memset+0xa>
 8005e40:	4770      	bx	lr
 8005e42:	f803 1b01 	strb.w	r1, [r3], #1
 8005e46:	e7f9      	b.n	8005e3c <memset+0x4>

08005e48 <__errno>:
 8005e48:	4b01      	ldr	r3, [pc, #4]	@ (8005e50 <__errno+0x8>)
 8005e4a:	6818      	ldr	r0, [r3, #0]
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	2000000c 	.word	0x2000000c

08005e54 <__libc_init_array>:
 8005e54:	b570      	push	{r4, r5, r6, lr}
 8005e56:	2600      	movs	r6, #0
 8005e58:	4d0c      	ldr	r5, [pc, #48]	@ (8005e8c <__libc_init_array+0x38>)
 8005e5a:	4c0d      	ldr	r4, [pc, #52]	@ (8005e90 <__libc_init_array+0x3c>)
 8005e5c:	1b64      	subs	r4, r4, r5
 8005e5e:	10a4      	asrs	r4, r4, #2
 8005e60:	42a6      	cmp	r6, r4
 8005e62:	d109      	bne.n	8005e78 <__libc_init_array+0x24>
 8005e64:	f000 fc78 	bl	8006758 <_init>
 8005e68:	2600      	movs	r6, #0
 8005e6a:	4d0a      	ldr	r5, [pc, #40]	@ (8005e94 <__libc_init_array+0x40>)
 8005e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8005e98 <__libc_init_array+0x44>)
 8005e6e:	1b64      	subs	r4, r4, r5
 8005e70:	10a4      	asrs	r4, r4, #2
 8005e72:	42a6      	cmp	r6, r4
 8005e74:	d105      	bne.n	8005e82 <__libc_init_array+0x2e>
 8005e76:	bd70      	pop	{r4, r5, r6, pc}
 8005e78:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e7c:	4798      	blx	r3
 8005e7e:	3601      	adds	r6, #1
 8005e80:	e7ee      	b.n	8005e60 <__libc_init_array+0xc>
 8005e82:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e86:	4798      	blx	r3
 8005e88:	3601      	adds	r6, #1
 8005e8a:	e7f2      	b.n	8005e72 <__libc_init_array+0x1e>
 8005e8c:	08006c90 	.word	0x08006c90
 8005e90:	08006c90 	.word	0x08006c90
 8005e94:	08006c90 	.word	0x08006c90
 8005e98:	08006c94 	.word	0x08006c94

08005e9c <__retarget_lock_acquire_recursive>:
 8005e9c:	4770      	bx	lr

08005e9e <__retarget_lock_release_recursive>:
 8005e9e:	4770      	bx	lr

08005ea0 <_free_r>:
 8005ea0:	b538      	push	{r3, r4, r5, lr}
 8005ea2:	4605      	mov	r5, r0
 8005ea4:	2900      	cmp	r1, #0
 8005ea6:	d040      	beq.n	8005f2a <_free_r+0x8a>
 8005ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005eac:	1f0c      	subs	r4, r1, #4
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	bfb8      	it	lt
 8005eb2:	18e4      	addlt	r4, r4, r3
 8005eb4:	f000 f8de 	bl	8006074 <__malloc_lock>
 8005eb8:	4a1c      	ldr	r2, [pc, #112]	@ (8005f2c <_free_r+0x8c>)
 8005eba:	6813      	ldr	r3, [r2, #0]
 8005ebc:	b933      	cbnz	r3, 8005ecc <_free_r+0x2c>
 8005ebe:	6063      	str	r3, [r4, #4]
 8005ec0:	6014      	str	r4, [r2, #0]
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ec8:	f000 b8da 	b.w	8006080 <__malloc_unlock>
 8005ecc:	42a3      	cmp	r3, r4
 8005ece:	d908      	bls.n	8005ee2 <_free_r+0x42>
 8005ed0:	6820      	ldr	r0, [r4, #0]
 8005ed2:	1821      	adds	r1, r4, r0
 8005ed4:	428b      	cmp	r3, r1
 8005ed6:	bf01      	itttt	eq
 8005ed8:	6819      	ldreq	r1, [r3, #0]
 8005eda:	685b      	ldreq	r3, [r3, #4]
 8005edc:	1809      	addeq	r1, r1, r0
 8005ede:	6021      	streq	r1, [r4, #0]
 8005ee0:	e7ed      	b.n	8005ebe <_free_r+0x1e>
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	b10b      	cbz	r3, 8005eec <_free_r+0x4c>
 8005ee8:	42a3      	cmp	r3, r4
 8005eea:	d9fa      	bls.n	8005ee2 <_free_r+0x42>
 8005eec:	6811      	ldr	r1, [r2, #0]
 8005eee:	1850      	adds	r0, r2, r1
 8005ef0:	42a0      	cmp	r0, r4
 8005ef2:	d10b      	bne.n	8005f0c <_free_r+0x6c>
 8005ef4:	6820      	ldr	r0, [r4, #0]
 8005ef6:	4401      	add	r1, r0
 8005ef8:	1850      	adds	r0, r2, r1
 8005efa:	4283      	cmp	r3, r0
 8005efc:	6011      	str	r1, [r2, #0]
 8005efe:	d1e0      	bne.n	8005ec2 <_free_r+0x22>
 8005f00:	6818      	ldr	r0, [r3, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	4408      	add	r0, r1
 8005f06:	6010      	str	r0, [r2, #0]
 8005f08:	6053      	str	r3, [r2, #4]
 8005f0a:	e7da      	b.n	8005ec2 <_free_r+0x22>
 8005f0c:	d902      	bls.n	8005f14 <_free_r+0x74>
 8005f0e:	230c      	movs	r3, #12
 8005f10:	602b      	str	r3, [r5, #0]
 8005f12:	e7d6      	b.n	8005ec2 <_free_r+0x22>
 8005f14:	6820      	ldr	r0, [r4, #0]
 8005f16:	1821      	adds	r1, r4, r0
 8005f18:	428b      	cmp	r3, r1
 8005f1a:	bf01      	itttt	eq
 8005f1c:	6819      	ldreq	r1, [r3, #0]
 8005f1e:	685b      	ldreq	r3, [r3, #4]
 8005f20:	1809      	addeq	r1, r1, r0
 8005f22:	6021      	streq	r1, [r4, #0]
 8005f24:	6063      	str	r3, [r4, #4]
 8005f26:	6054      	str	r4, [r2, #4]
 8005f28:	e7cb      	b.n	8005ec2 <_free_r+0x22>
 8005f2a:	bd38      	pop	{r3, r4, r5, pc}
 8005f2c:	20000354 	.word	0x20000354

08005f30 <sbrk_aligned>:
 8005f30:	b570      	push	{r4, r5, r6, lr}
 8005f32:	4e0f      	ldr	r6, [pc, #60]	@ (8005f70 <sbrk_aligned+0x40>)
 8005f34:	460c      	mov	r4, r1
 8005f36:	6831      	ldr	r1, [r6, #0]
 8005f38:	4605      	mov	r5, r0
 8005f3a:	b911      	cbnz	r1, 8005f42 <sbrk_aligned+0x12>
 8005f3c:	f000 fbaa 	bl	8006694 <_sbrk_r>
 8005f40:	6030      	str	r0, [r6, #0]
 8005f42:	4621      	mov	r1, r4
 8005f44:	4628      	mov	r0, r5
 8005f46:	f000 fba5 	bl	8006694 <_sbrk_r>
 8005f4a:	1c43      	adds	r3, r0, #1
 8005f4c:	d103      	bne.n	8005f56 <sbrk_aligned+0x26>
 8005f4e:	f04f 34ff 	mov.w	r4, #4294967295
 8005f52:	4620      	mov	r0, r4
 8005f54:	bd70      	pop	{r4, r5, r6, pc}
 8005f56:	1cc4      	adds	r4, r0, #3
 8005f58:	f024 0403 	bic.w	r4, r4, #3
 8005f5c:	42a0      	cmp	r0, r4
 8005f5e:	d0f8      	beq.n	8005f52 <sbrk_aligned+0x22>
 8005f60:	1a21      	subs	r1, r4, r0
 8005f62:	4628      	mov	r0, r5
 8005f64:	f000 fb96 	bl	8006694 <_sbrk_r>
 8005f68:	3001      	adds	r0, #1
 8005f6a:	d1f2      	bne.n	8005f52 <sbrk_aligned+0x22>
 8005f6c:	e7ef      	b.n	8005f4e <sbrk_aligned+0x1e>
 8005f6e:	bf00      	nop
 8005f70:	20000350 	.word	0x20000350

08005f74 <_malloc_r>:
 8005f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f78:	1ccd      	adds	r5, r1, #3
 8005f7a:	f025 0503 	bic.w	r5, r5, #3
 8005f7e:	3508      	adds	r5, #8
 8005f80:	2d0c      	cmp	r5, #12
 8005f82:	bf38      	it	cc
 8005f84:	250c      	movcc	r5, #12
 8005f86:	2d00      	cmp	r5, #0
 8005f88:	4606      	mov	r6, r0
 8005f8a:	db01      	blt.n	8005f90 <_malloc_r+0x1c>
 8005f8c:	42a9      	cmp	r1, r5
 8005f8e:	d904      	bls.n	8005f9a <_malloc_r+0x26>
 8005f90:	230c      	movs	r3, #12
 8005f92:	6033      	str	r3, [r6, #0]
 8005f94:	2000      	movs	r0, #0
 8005f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006070 <_malloc_r+0xfc>
 8005f9e:	f000 f869 	bl	8006074 <__malloc_lock>
 8005fa2:	f8d8 3000 	ldr.w	r3, [r8]
 8005fa6:	461c      	mov	r4, r3
 8005fa8:	bb44      	cbnz	r4, 8005ffc <_malloc_r+0x88>
 8005faa:	4629      	mov	r1, r5
 8005fac:	4630      	mov	r0, r6
 8005fae:	f7ff ffbf 	bl	8005f30 <sbrk_aligned>
 8005fb2:	1c43      	adds	r3, r0, #1
 8005fb4:	4604      	mov	r4, r0
 8005fb6:	d158      	bne.n	800606a <_malloc_r+0xf6>
 8005fb8:	f8d8 4000 	ldr.w	r4, [r8]
 8005fbc:	4627      	mov	r7, r4
 8005fbe:	2f00      	cmp	r7, #0
 8005fc0:	d143      	bne.n	800604a <_malloc_r+0xd6>
 8005fc2:	2c00      	cmp	r4, #0
 8005fc4:	d04b      	beq.n	800605e <_malloc_r+0xea>
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	4639      	mov	r1, r7
 8005fca:	4630      	mov	r0, r6
 8005fcc:	eb04 0903 	add.w	r9, r4, r3
 8005fd0:	f000 fb60 	bl	8006694 <_sbrk_r>
 8005fd4:	4581      	cmp	r9, r0
 8005fd6:	d142      	bne.n	800605e <_malloc_r+0xea>
 8005fd8:	6821      	ldr	r1, [r4, #0]
 8005fda:	4630      	mov	r0, r6
 8005fdc:	1a6d      	subs	r5, r5, r1
 8005fde:	4629      	mov	r1, r5
 8005fe0:	f7ff ffa6 	bl	8005f30 <sbrk_aligned>
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	d03a      	beq.n	800605e <_malloc_r+0xea>
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	442b      	add	r3, r5
 8005fec:	6023      	str	r3, [r4, #0]
 8005fee:	f8d8 3000 	ldr.w	r3, [r8]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	bb62      	cbnz	r2, 8006050 <_malloc_r+0xdc>
 8005ff6:	f8c8 7000 	str.w	r7, [r8]
 8005ffa:	e00f      	b.n	800601c <_malloc_r+0xa8>
 8005ffc:	6822      	ldr	r2, [r4, #0]
 8005ffe:	1b52      	subs	r2, r2, r5
 8006000:	d420      	bmi.n	8006044 <_malloc_r+0xd0>
 8006002:	2a0b      	cmp	r2, #11
 8006004:	d917      	bls.n	8006036 <_malloc_r+0xc2>
 8006006:	1961      	adds	r1, r4, r5
 8006008:	42a3      	cmp	r3, r4
 800600a:	6025      	str	r5, [r4, #0]
 800600c:	bf18      	it	ne
 800600e:	6059      	strne	r1, [r3, #4]
 8006010:	6863      	ldr	r3, [r4, #4]
 8006012:	bf08      	it	eq
 8006014:	f8c8 1000 	streq.w	r1, [r8]
 8006018:	5162      	str	r2, [r4, r5]
 800601a:	604b      	str	r3, [r1, #4]
 800601c:	4630      	mov	r0, r6
 800601e:	f000 f82f 	bl	8006080 <__malloc_unlock>
 8006022:	f104 000b 	add.w	r0, r4, #11
 8006026:	1d23      	adds	r3, r4, #4
 8006028:	f020 0007 	bic.w	r0, r0, #7
 800602c:	1ac2      	subs	r2, r0, r3
 800602e:	bf1c      	itt	ne
 8006030:	1a1b      	subne	r3, r3, r0
 8006032:	50a3      	strne	r3, [r4, r2]
 8006034:	e7af      	b.n	8005f96 <_malloc_r+0x22>
 8006036:	6862      	ldr	r2, [r4, #4]
 8006038:	42a3      	cmp	r3, r4
 800603a:	bf0c      	ite	eq
 800603c:	f8c8 2000 	streq.w	r2, [r8]
 8006040:	605a      	strne	r2, [r3, #4]
 8006042:	e7eb      	b.n	800601c <_malloc_r+0xa8>
 8006044:	4623      	mov	r3, r4
 8006046:	6864      	ldr	r4, [r4, #4]
 8006048:	e7ae      	b.n	8005fa8 <_malloc_r+0x34>
 800604a:	463c      	mov	r4, r7
 800604c:	687f      	ldr	r7, [r7, #4]
 800604e:	e7b6      	b.n	8005fbe <_malloc_r+0x4a>
 8006050:	461a      	mov	r2, r3
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	42a3      	cmp	r3, r4
 8006056:	d1fb      	bne.n	8006050 <_malloc_r+0xdc>
 8006058:	2300      	movs	r3, #0
 800605a:	6053      	str	r3, [r2, #4]
 800605c:	e7de      	b.n	800601c <_malloc_r+0xa8>
 800605e:	230c      	movs	r3, #12
 8006060:	4630      	mov	r0, r6
 8006062:	6033      	str	r3, [r6, #0]
 8006064:	f000 f80c 	bl	8006080 <__malloc_unlock>
 8006068:	e794      	b.n	8005f94 <_malloc_r+0x20>
 800606a:	6005      	str	r5, [r0, #0]
 800606c:	e7d6      	b.n	800601c <_malloc_r+0xa8>
 800606e:	bf00      	nop
 8006070:	20000354 	.word	0x20000354

08006074 <__malloc_lock>:
 8006074:	4801      	ldr	r0, [pc, #4]	@ (800607c <__malloc_lock+0x8>)
 8006076:	f7ff bf11 	b.w	8005e9c <__retarget_lock_acquire_recursive>
 800607a:	bf00      	nop
 800607c:	2000034c 	.word	0x2000034c

08006080 <__malloc_unlock>:
 8006080:	4801      	ldr	r0, [pc, #4]	@ (8006088 <__malloc_unlock+0x8>)
 8006082:	f7ff bf0c 	b.w	8005e9e <__retarget_lock_release_recursive>
 8006086:	bf00      	nop
 8006088:	2000034c 	.word	0x2000034c

0800608c <__ssputs_r>:
 800608c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006090:	461f      	mov	r7, r3
 8006092:	688e      	ldr	r6, [r1, #8]
 8006094:	4682      	mov	sl, r0
 8006096:	42be      	cmp	r6, r7
 8006098:	460c      	mov	r4, r1
 800609a:	4690      	mov	r8, r2
 800609c:	680b      	ldr	r3, [r1, #0]
 800609e:	d82d      	bhi.n	80060fc <__ssputs_r+0x70>
 80060a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80060a8:	d026      	beq.n	80060f8 <__ssputs_r+0x6c>
 80060aa:	6965      	ldr	r5, [r4, #20]
 80060ac:	6909      	ldr	r1, [r1, #16]
 80060ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060b2:	eba3 0901 	sub.w	r9, r3, r1
 80060b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060ba:	1c7b      	adds	r3, r7, #1
 80060bc:	444b      	add	r3, r9
 80060be:	106d      	asrs	r5, r5, #1
 80060c0:	429d      	cmp	r5, r3
 80060c2:	bf38      	it	cc
 80060c4:	461d      	movcc	r5, r3
 80060c6:	0553      	lsls	r3, r2, #21
 80060c8:	d527      	bpl.n	800611a <__ssputs_r+0x8e>
 80060ca:	4629      	mov	r1, r5
 80060cc:	f7ff ff52 	bl	8005f74 <_malloc_r>
 80060d0:	4606      	mov	r6, r0
 80060d2:	b360      	cbz	r0, 800612e <__ssputs_r+0xa2>
 80060d4:	464a      	mov	r2, r9
 80060d6:	6921      	ldr	r1, [r4, #16]
 80060d8:	f000 fafa 	bl	80066d0 <memcpy>
 80060dc:	89a3      	ldrh	r3, [r4, #12]
 80060de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80060e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060e6:	81a3      	strh	r3, [r4, #12]
 80060e8:	6126      	str	r6, [r4, #16]
 80060ea:	444e      	add	r6, r9
 80060ec:	6026      	str	r6, [r4, #0]
 80060ee:	463e      	mov	r6, r7
 80060f0:	6165      	str	r5, [r4, #20]
 80060f2:	eba5 0509 	sub.w	r5, r5, r9
 80060f6:	60a5      	str	r5, [r4, #8]
 80060f8:	42be      	cmp	r6, r7
 80060fa:	d900      	bls.n	80060fe <__ssputs_r+0x72>
 80060fc:	463e      	mov	r6, r7
 80060fe:	4632      	mov	r2, r6
 8006100:	4641      	mov	r1, r8
 8006102:	6820      	ldr	r0, [r4, #0]
 8006104:	f000 faac 	bl	8006660 <memmove>
 8006108:	2000      	movs	r0, #0
 800610a:	68a3      	ldr	r3, [r4, #8]
 800610c:	1b9b      	subs	r3, r3, r6
 800610e:	60a3      	str	r3, [r4, #8]
 8006110:	6823      	ldr	r3, [r4, #0]
 8006112:	4433      	add	r3, r6
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800611a:	462a      	mov	r2, r5
 800611c:	f000 fae6 	bl	80066ec <_realloc_r>
 8006120:	4606      	mov	r6, r0
 8006122:	2800      	cmp	r0, #0
 8006124:	d1e0      	bne.n	80060e8 <__ssputs_r+0x5c>
 8006126:	4650      	mov	r0, sl
 8006128:	6921      	ldr	r1, [r4, #16]
 800612a:	f7ff feb9 	bl	8005ea0 <_free_r>
 800612e:	230c      	movs	r3, #12
 8006130:	f8ca 3000 	str.w	r3, [sl]
 8006134:	89a3      	ldrh	r3, [r4, #12]
 8006136:	f04f 30ff 	mov.w	r0, #4294967295
 800613a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800613e:	81a3      	strh	r3, [r4, #12]
 8006140:	e7e9      	b.n	8006116 <__ssputs_r+0x8a>
	...

08006144 <_svfiprintf_r>:
 8006144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006148:	4698      	mov	r8, r3
 800614a:	898b      	ldrh	r3, [r1, #12]
 800614c:	4607      	mov	r7, r0
 800614e:	061b      	lsls	r3, r3, #24
 8006150:	460d      	mov	r5, r1
 8006152:	4614      	mov	r4, r2
 8006154:	b09d      	sub	sp, #116	@ 0x74
 8006156:	d510      	bpl.n	800617a <_svfiprintf_r+0x36>
 8006158:	690b      	ldr	r3, [r1, #16]
 800615a:	b973      	cbnz	r3, 800617a <_svfiprintf_r+0x36>
 800615c:	2140      	movs	r1, #64	@ 0x40
 800615e:	f7ff ff09 	bl	8005f74 <_malloc_r>
 8006162:	6028      	str	r0, [r5, #0]
 8006164:	6128      	str	r0, [r5, #16]
 8006166:	b930      	cbnz	r0, 8006176 <_svfiprintf_r+0x32>
 8006168:	230c      	movs	r3, #12
 800616a:	603b      	str	r3, [r7, #0]
 800616c:	f04f 30ff 	mov.w	r0, #4294967295
 8006170:	b01d      	add	sp, #116	@ 0x74
 8006172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006176:	2340      	movs	r3, #64	@ 0x40
 8006178:	616b      	str	r3, [r5, #20]
 800617a:	2300      	movs	r3, #0
 800617c:	9309      	str	r3, [sp, #36]	@ 0x24
 800617e:	2320      	movs	r3, #32
 8006180:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006184:	2330      	movs	r3, #48	@ 0x30
 8006186:	f04f 0901 	mov.w	r9, #1
 800618a:	f8cd 800c 	str.w	r8, [sp, #12]
 800618e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006328 <_svfiprintf_r+0x1e4>
 8006192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006196:	4623      	mov	r3, r4
 8006198:	469a      	mov	sl, r3
 800619a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800619e:	b10a      	cbz	r2, 80061a4 <_svfiprintf_r+0x60>
 80061a0:	2a25      	cmp	r2, #37	@ 0x25
 80061a2:	d1f9      	bne.n	8006198 <_svfiprintf_r+0x54>
 80061a4:	ebba 0b04 	subs.w	fp, sl, r4
 80061a8:	d00b      	beq.n	80061c2 <_svfiprintf_r+0x7e>
 80061aa:	465b      	mov	r3, fp
 80061ac:	4622      	mov	r2, r4
 80061ae:	4629      	mov	r1, r5
 80061b0:	4638      	mov	r0, r7
 80061b2:	f7ff ff6b 	bl	800608c <__ssputs_r>
 80061b6:	3001      	adds	r0, #1
 80061b8:	f000 80a7 	beq.w	800630a <_svfiprintf_r+0x1c6>
 80061bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061be:	445a      	add	r2, fp
 80061c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80061c2:	f89a 3000 	ldrb.w	r3, [sl]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f000 809f 	beq.w	800630a <_svfiprintf_r+0x1c6>
 80061cc:	2300      	movs	r3, #0
 80061ce:	f04f 32ff 	mov.w	r2, #4294967295
 80061d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061d6:	f10a 0a01 	add.w	sl, sl, #1
 80061da:	9304      	str	r3, [sp, #16]
 80061dc:	9307      	str	r3, [sp, #28]
 80061de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80061e4:	4654      	mov	r4, sl
 80061e6:	2205      	movs	r2, #5
 80061e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ec:	484e      	ldr	r0, [pc, #312]	@ (8006328 <_svfiprintf_r+0x1e4>)
 80061ee:	f000 fa61 	bl	80066b4 <memchr>
 80061f2:	9a04      	ldr	r2, [sp, #16]
 80061f4:	b9d8      	cbnz	r0, 800622e <_svfiprintf_r+0xea>
 80061f6:	06d0      	lsls	r0, r2, #27
 80061f8:	bf44      	itt	mi
 80061fa:	2320      	movmi	r3, #32
 80061fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006200:	0711      	lsls	r1, r2, #28
 8006202:	bf44      	itt	mi
 8006204:	232b      	movmi	r3, #43	@ 0x2b
 8006206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800620a:	f89a 3000 	ldrb.w	r3, [sl]
 800620e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006210:	d015      	beq.n	800623e <_svfiprintf_r+0xfa>
 8006212:	4654      	mov	r4, sl
 8006214:	2000      	movs	r0, #0
 8006216:	f04f 0c0a 	mov.w	ip, #10
 800621a:	9a07      	ldr	r2, [sp, #28]
 800621c:	4621      	mov	r1, r4
 800621e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006222:	3b30      	subs	r3, #48	@ 0x30
 8006224:	2b09      	cmp	r3, #9
 8006226:	d94b      	bls.n	80062c0 <_svfiprintf_r+0x17c>
 8006228:	b1b0      	cbz	r0, 8006258 <_svfiprintf_r+0x114>
 800622a:	9207      	str	r2, [sp, #28]
 800622c:	e014      	b.n	8006258 <_svfiprintf_r+0x114>
 800622e:	eba0 0308 	sub.w	r3, r0, r8
 8006232:	fa09 f303 	lsl.w	r3, r9, r3
 8006236:	4313      	orrs	r3, r2
 8006238:	46a2      	mov	sl, r4
 800623a:	9304      	str	r3, [sp, #16]
 800623c:	e7d2      	b.n	80061e4 <_svfiprintf_r+0xa0>
 800623e:	9b03      	ldr	r3, [sp, #12]
 8006240:	1d19      	adds	r1, r3, #4
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	9103      	str	r1, [sp, #12]
 8006246:	2b00      	cmp	r3, #0
 8006248:	bfbb      	ittet	lt
 800624a:	425b      	neglt	r3, r3
 800624c:	f042 0202 	orrlt.w	r2, r2, #2
 8006250:	9307      	strge	r3, [sp, #28]
 8006252:	9307      	strlt	r3, [sp, #28]
 8006254:	bfb8      	it	lt
 8006256:	9204      	strlt	r2, [sp, #16]
 8006258:	7823      	ldrb	r3, [r4, #0]
 800625a:	2b2e      	cmp	r3, #46	@ 0x2e
 800625c:	d10a      	bne.n	8006274 <_svfiprintf_r+0x130>
 800625e:	7863      	ldrb	r3, [r4, #1]
 8006260:	2b2a      	cmp	r3, #42	@ 0x2a
 8006262:	d132      	bne.n	80062ca <_svfiprintf_r+0x186>
 8006264:	9b03      	ldr	r3, [sp, #12]
 8006266:	3402      	adds	r4, #2
 8006268:	1d1a      	adds	r2, r3, #4
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	9203      	str	r2, [sp, #12]
 800626e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006272:	9305      	str	r3, [sp, #20]
 8006274:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800632c <_svfiprintf_r+0x1e8>
 8006278:	2203      	movs	r2, #3
 800627a:	4650      	mov	r0, sl
 800627c:	7821      	ldrb	r1, [r4, #0]
 800627e:	f000 fa19 	bl	80066b4 <memchr>
 8006282:	b138      	cbz	r0, 8006294 <_svfiprintf_r+0x150>
 8006284:	2240      	movs	r2, #64	@ 0x40
 8006286:	9b04      	ldr	r3, [sp, #16]
 8006288:	eba0 000a 	sub.w	r0, r0, sl
 800628c:	4082      	lsls	r2, r0
 800628e:	4313      	orrs	r3, r2
 8006290:	3401      	adds	r4, #1
 8006292:	9304      	str	r3, [sp, #16]
 8006294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006298:	2206      	movs	r2, #6
 800629a:	4825      	ldr	r0, [pc, #148]	@ (8006330 <_svfiprintf_r+0x1ec>)
 800629c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062a0:	f000 fa08 	bl	80066b4 <memchr>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d036      	beq.n	8006316 <_svfiprintf_r+0x1d2>
 80062a8:	4b22      	ldr	r3, [pc, #136]	@ (8006334 <_svfiprintf_r+0x1f0>)
 80062aa:	bb1b      	cbnz	r3, 80062f4 <_svfiprintf_r+0x1b0>
 80062ac:	9b03      	ldr	r3, [sp, #12]
 80062ae:	3307      	adds	r3, #7
 80062b0:	f023 0307 	bic.w	r3, r3, #7
 80062b4:	3308      	adds	r3, #8
 80062b6:	9303      	str	r3, [sp, #12]
 80062b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ba:	4433      	add	r3, r6
 80062bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062be:	e76a      	b.n	8006196 <_svfiprintf_r+0x52>
 80062c0:	460c      	mov	r4, r1
 80062c2:	2001      	movs	r0, #1
 80062c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80062c8:	e7a8      	b.n	800621c <_svfiprintf_r+0xd8>
 80062ca:	2300      	movs	r3, #0
 80062cc:	f04f 0c0a 	mov.w	ip, #10
 80062d0:	4619      	mov	r1, r3
 80062d2:	3401      	adds	r4, #1
 80062d4:	9305      	str	r3, [sp, #20]
 80062d6:	4620      	mov	r0, r4
 80062d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062dc:	3a30      	subs	r2, #48	@ 0x30
 80062de:	2a09      	cmp	r2, #9
 80062e0:	d903      	bls.n	80062ea <_svfiprintf_r+0x1a6>
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d0c6      	beq.n	8006274 <_svfiprintf_r+0x130>
 80062e6:	9105      	str	r1, [sp, #20]
 80062e8:	e7c4      	b.n	8006274 <_svfiprintf_r+0x130>
 80062ea:	4604      	mov	r4, r0
 80062ec:	2301      	movs	r3, #1
 80062ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80062f2:	e7f0      	b.n	80062d6 <_svfiprintf_r+0x192>
 80062f4:	ab03      	add	r3, sp, #12
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	462a      	mov	r2, r5
 80062fa:	4638      	mov	r0, r7
 80062fc:	4b0e      	ldr	r3, [pc, #56]	@ (8006338 <_svfiprintf_r+0x1f4>)
 80062fe:	a904      	add	r1, sp, #16
 8006300:	f3af 8000 	nop.w
 8006304:	1c42      	adds	r2, r0, #1
 8006306:	4606      	mov	r6, r0
 8006308:	d1d6      	bne.n	80062b8 <_svfiprintf_r+0x174>
 800630a:	89ab      	ldrh	r3, [r5, #12]
 800630c:	065b      	lsls	r3, r3, #25
 800630e:	f53f af2d 	bmi.w	800616c <_svfiprintf_r+0x28>
 8006312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006314:	e72c      	b.n	8006170 <_svfiprintf_r+0x2c>
 8006316:	ab03      	add	r3, sp, #12
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	462a      	mov	r2, r5
 800631c:	4638      	mov	r0, r7
 800631e:	4b06      	ldr	r3, [pc, #24]	@ (8006338 <_svfiprintf_r+0x1f4>)
 8006320:	a904      	add	r1, sp, #16
 8006322:	f000 f87d 	bl	8006420 <_printf_i>
 8006326:	e7ed      	b.n	8006304 <_svfiprintf_r+0x1c0>
 8006328:	08006c53 	.word	0x08006c53
 800632c:	08006c59 	.word	0x08006c59
 8006330:	08006c5d 	.word	0x08006c5d
 8006334:	00000000 	.word	0x00000000
 8006338:	0800608d 	.word	0x0800608d

0800633c <_printf_common>:
 800633c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006340:	4616      	mov	r6, r2
 8006342:	4698      	mov	r8, r3
 8006344:	688a      	ldr	r2, [r1, #8]
 8006346:	690b      	ldr	r3, [r1, #16]
 8006348:	4607      	mov	r7, r0
 800634a:	4293      	cmp	r3, r2
 800634c:	bfb8      	it	lt
 800634e:	4613      	movlt	r3, r2
 8006350:	6033      	str	r3, [r6, #0]
 8006352:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006356:	460c      	mov	r4, r1
 8006358:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800635c:	b10a      	cbz	r2, 8006362 <_printf_common+0x26>
 800635e:	3301      	adds	r3, #1
 8006360:	6033      	str	r3, [r6, #0]
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	0699      	lsls	r1, r3, #26
 8006366:	bf42      	ittt	mi
 8006368:	6833      	ldrmi	r3, [r6, #0]
 800636a:	3302      	addmi	r3, #2
 800636c:	6033      	strmi	r3, [r6, #0]
 800636e:	6825      	ldr	r5, [r4, #0]
 8006370:	f015 0506 	ands.w	r5, r5, #6
 8006374:	d106      	bne.n	8006384 <_printf_common+0x48>
 8006376:	f104 0a19 	add.w	sl, r4, #25
 800637a:	68e3      	ldr	r3, [r4, #12]
 800637c:	6832      	ldr	r2, [r6, #0]
 800637e:	1a9b      	subs	r3, r3, r2
 8006380:	42ab      	cmp	r3, r5
 8006382:	dc2b      	bgt.n	80063dc <_printf_common+0xa0>
 8006384:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	3b00      	subs	r3, #0
 800638c:	bf18      	it	ne
 800638e:	2301      	movne	r3, #1
 8006390:	0692      	lsls	r2, r2, #26
 8006392:	d430      	bmi.n	80063f6 <_printf_common+0xba>
 8006394:	4641      	mov	r1, r8
 8006396:	4638      	mov	r0, r7
 8006398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800639c:	47c8      	blx	r9
 800639e:	3001      	adds	r0, #1
 80063a0:	d023      	beq.n	80063ea <_printf_common+0xae>
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	6922      	ldr	r2, [r4, #16]
 80063a6:	f003 0306 	and.w	r3, r3, #6
 80063aa:	2b04      	cmp	r3, #4
 80063ac:	bf14      	ite	ne
 80063ae:	2500      	movne	r5, #0
 80063b0:	6833      	ldreq	r3, [r6, #0]
 80063b2:	f04f 0600 	mov.w	r6, #0
 80063b6:	bf08      	it	eq
 80063b8:	68e5      	ldreq	r5, [r4, #12]
 80063ba:	f104 041a 	add.w	r4, r4, #26
 80063be:	bf08      	it	eq
 80063c0:	1aed      	subeq	r5, r5, r3
 80063c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80063c6:	bf08      	it	eq
 80063c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063cc:	4293      	cmp	r3, r2
 80063ce:	bfc4      	itt	gt
 80063d0:	1a9b      	subgt	r3, r3, r2
 80063d2:	18ed      	addgt	r5, r5, r3
 80063d4:	42b5      	cmp	r5, r6
 80063d6:	d11a      	bne.n	800640e <_printf_common+0xd2>
 80063d8:	2000      	movs	r0, #0
 80063da:	e008      	b.n	80063ee <_printf_common+0xb2>
 80063dc:	2301      	movs	r3, #1
 80063de:	4652      	mov	r2, sl
 80063e0:	4641      	mov	r1, r8
 80063e2:	4638      	mov	r0, r7
 80063e4:	47c8      	blx	r9
 80063e6:	3001      	adds	r0, #1
 80063e8:	d103      	bne.n	80063f2 <_printf_common+0xb6>
 80063ea:	f04f 30ff 	mov.w	r0, #4294967295
 80063ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063f2:	3501      	adds	r5, #1
 80063f4:	e7c1      	b.n	800637a <_printf_common+0x3e>
 80063f6:	2030      	movs	r0, #48	@ 0x30
 80063f8:	18e1      	adds	r1, r4, r3
 80063fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80063fe:	1c5a      	adds	r2, r3, #1
 8006400:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006404:	4422      	add	r2, r4
 8006406:	3302      	adds	r3, #2
 8006408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800640c:	e7c2      	b.n	8006394 <_printf_common+0x58>
 800640e:	2301      	movs	r3, #1
 8006410:	4622      	mov	r2, r4
 8006412:	4641      	mov	r1, r8
 8006414:	4638      	mov	r0, r7
 8006416:	47c8      	blx	r9
 8006418:	3001      	adds	r0, #1
 800641a:	d0e6      	beq.n	80063ea <_printf_common+0xae>
 800641c:	3601      	adds	r6, #1
 800641e:	e7d9      	b.n	80063d4 <_printf_common+0x98>

08006420 <_printf_i>:
 8006420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006424:	7e0f      	ldrb	r7, [r1, #24]
 8006426:	4691      	mov	r9, r2
 8006428:	2f78      	cmp	r7, #120	@ 0x78
 800642a:	4680      	mov	r8, r0
 800642c:	460c      	mov	r4, r1
 800642e:	469a      	mov	sl, r3
 8006430:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006432:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006436:	d807      	bhi.n	8006448 <_printf_i+0x28>
 8006438:	2f62      	cmp	r7, #98	@ 0x62
 800643a:	d80a      	bhi.n	8006452 <_printf_i+0x32>
 800643c:	2f00      	cmp	r7, #0
 800643e:	f000 80d3 	beq.w	80065e8 <_printf_i+0x1c8>
 8006442:	2f58      	cmp	r7, #88	@ 0x58
 8006444:	f000 80ba 	beq.w	80065bc <_printf_i+0x19c>
 8006448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800644c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006450:	e03a      	b.n	80064c8 <_printf_i+0xa8>
 8006452:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006456:	2b15      	cmp	r3, #21
 8006458:	d8f6      	bhi.n	8006448 <_printf_i+0x28>
 800645a:	a101      	add	r1, pc, #4	@ (adr r1, 8006460 <_printf_i+0x40>)
 800645c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006460:	080064b9 	.word	0x080064b9
 8006464:	080064cd 	.word	0x080064cd
 8006468:	08006449 	.word	0x08006449
 800646c:	08006449 	.word	0x08006449
 8006470:	08006449 	.word	0x08006449
 8006474:	08006449 	.word	0x08006449
 8006478:	080064cd 	.word	0x080064cd
 800647c:	08006449 	.word	0x08006449
 8006480:	08006449 	.word	0x08006449
 8006484:	08006449 	.word	0x08006449
 8006488:	08006449 	.word	0x08006449
 800648c:	080065cf 	.word	0x080065cf
 8006490:	080064f7 	.word	0x080064f7
 8006494:	08006589 	.word	0x08006589
 8006498:	08006449 	.word	0x08006449
 800649c:	08006449 	.word	0x08006449
 80064a0:	080065f1 	.word	0x080065f1
 80064a4:	08006449 	.word	0x08006449
 80064a8:	080064f7 	.word	0x080064f7
 80064ac:	08006449 	.word	0x08006449
 80064b0:	08006449 	.word	0x08006449
 80064b4:	08006591 	.word	0x08006591
 80064b8:	6833      	ldr	r3, [r6, #0]
 80064ba:	1d1a      	adds	r2, r3, #4
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6032      	str	r2, [r6, #0]
 80064c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064c8:	2301      	movs	r3, #1
 80064ca:	e09e      	b.n	800660a <_printf_i+0x1ea>
 80064cc:	6833      	ldr	r3, [r6, #0]
 80064ce:	6820      	ldr	r0, [r4, #0]
 80064d0:	1d19      	adds	r1, r3, #4
 80064d2:	6031      	str	r1, [r6, #0]
 80064d4:	0606      	lsls	r6, r0, #24
 80064d6:	d501      	bpl.n	80064dc <_printf_i+0xbc>
 80064d8:	681d      	ldr	r5, [r3, #0]
 80064da:	e003      	b.n	80064e4 <_printf_i+0xc4>
 80064dc:	0645      	lsls	r5, r0, #25
 80064de:	d5fb      	bpl.n	80064d8 <_printf_i+0xb8>
 80064e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064e4:	2d00      	cmp	r5, #0
 80064e6:	da03      	bge.n	80064f0 <_printf_i+0xd0>
 80064e8:	232d      	movs	r3, #45	@ 0x2d
 80064ea:	426d      	negs	r5, r5
 80064ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064f0:	230a      	movs	r3, #10
 80064f2:	4859      	ldr	r0, [pc, #356]	@ (8006658 <_printf_i+0x238>)
 80064f4:	e011      	b.n	800651a <_printf_i+0xfa>
 80064f6:	6821      	ldr	r1, [r4, #0]
 80064f8:	6833      	ldr	r3, [r6, #0]
 80064fa:	0608      	lsls	r0, r1, #24
 80064fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006500:	d402      	bmi.n	8006508 <_printf_i+0xe8>
 8006502:	0649      	lsls	r1, r1, #25
 8006504:	bf48      	it	mi
 8006506:	b2ad      	uxthmi	r5, r5
 8006508:	2f6f      	cmp	r7, #111	@ 0x6f
 800650a:	6033      	str	r3, [r6, #0]
 800650c:	bf14      	ite	ne
 800650e:	230a      	movne	r3, #10
 8006510:	2308      	moveq	r3, #8
 8006512:	4851      	ldr	r0, [pc, #324]	@ (8006658 <_printf_i+0x238>)
 8006514:	2100      	movs	r1, #0
 8006516:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800651a:	6866      	ldr	r6, [r4, #4]
 800651c:	2e00      	cmp	r6, #0
 800651e:	bfa8      	it	ge
 8006520:	6821      	ldrge	r1, [r4, #0]
 8006522:	60a6      	str	r6, [r4, #8]
 8006524:	bfa4      	itt	ge
 8006526:	f021 0104 	bicge.w	r1, r1, #4
 800652a:	6021      	strge	r1, [r4, #0]
 800652c:	b90d      	cbnz	r5, 8006532 <_printf_i+0x112>
 800652e:	2e00      	cmp	r6, #0
 8006530:	d04b      	beq.n	80065ca <_printf_i+0x1aa>
 8006532:	4616      	mov	r6, r2
 8006534:	fbb5 f1f3 	udiv	r1, r5, r3
 8006538:	fb03 5711 	mls	r7, r3, r1, r5
 800653c:	5dc7      	ldrb	r7, [r0, r7]
 800653e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006542:	462f      	mov	r7, r5
 8006544:	42bb      	cmp	r3, r7
 8006546:	460d      	mov	r5, r1
 8006548:	d9f4      	bls.n	8006534 <_printf_i+0x114>
 800654a:	2b08      	cmp	r3, #8
 800654c:	d10b      	bne.n	8006566 <_printf_i+0x146>
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	07df      	lsls	r7, r3, #31
 8006552:	d508      	bpl.n	8006566 <_printf_i+0x146>
 8006554:	6923      	ldr	r3, [r4, #16]
 8006556:	6861      	ldr	r1, [r4, #4]
 8006558:	4299      	cmp	r1, r3
 800655a:	bfde      	ittt	le
 800655c:	2330      	movle	r3, #48	@ 0x30
 800655e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006562:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006566:	1b92      	subs	r2, r2, r6
 8006568:	6122      	str	r2, [r4, #16]
 800656a:	464b      	mov	r3, r9
 800656c:	4621      	mov	r1, r4
 800656e:	4640      	mov	r0, r8
 8006570:	f8cd a000 	str.w	sl, [sp]
 8006574:	aa03      	add	r2, sp, #12
 8006576:	f7ff fee1 	bl	800633c <_printf_common>
 800657a:	3001      	adds	r0, #1
 800657c:	d14a      	bne.n	8006614 <_printf_i+0x1f4>
 800657e:	f04f 30ff 	mov.w	r0, #4294967295
 8006582:	b004      	add	sp, #16
 8006584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	f043 0320 	orr.w	r3, r3, #32
 800658e:	6023      	str	r3, [r4, #0]
 8006590:	2778      	movs	r7, #120	@ 0x78
 8006592:	4832      	ldr	r0, [pc, #200]	@ (800665c <_printf_i+0x23c>)
 8006594:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	6831      	ldr	r1, [r6, #0]
 800659c:	061f      	lsls	r7, r3, #24
 800659e:	f851 5b04 	ldr.w	r5, [r1], #4
 80065a2:	d402      	bmi.n	80065aa <_printf_i+0x18a>
 80065a4:	065f      	lsls	r7, r3, #25
 80065a6:	bf48      	it	mi
 80065a8:	b2ad      	uxthmi	r5, r5
 80065aa:	6031      	str	r1, [r6, #0]
 80065ac:	07d9      	lsls	r1, r3, #31
 80065ae:	bf44      	itt	mi
 80065b0:	f043 0320 	orrmi.w	r3, r3, #32
 80065b4:	6023      	strmi	r3, [r4, #0]
 80065b6:	b11d      	cbz	r5, 80065c0 <_printf_i+0x1a0>
 80065b8:	2310      	movs	r3, #16
 80065ba:	e7ab      	b.n	8006514 <_printf_i+0xf4>
 80065bc:	4826      	ldr	r0, [pc, #152]	@ (8006658 <_printf_i+0x238>)
 80065be:	e7e9      	b.n	8006594 <_printf_i+0x174>
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	f023 0320 	bic.w	r3, r3, #32
 80065c6:	6023      	str	r3, [r4, #0]
 80065c8:	e7f6      	b.n	80065b8 <_printf_i+0x198>
 80065ca:	4616      	mov	r6, r2
 80065cc:	e7bd      	b.n	800654a <_printf_i+0x12a>
 80065ce:	6833      	ldr	r3, [r6, #0]
 80065d0:	6825      	ldr	r5, [r4, #0]
 80065d2:	1d18      	adds	r0, r3, #4
 80065d4:	6961      	ldr	r1, [r4, #20]
 80065d6:	6030      	str	r0, [r6, #0]
 80065d8:	062e      	lsls	r6, r5, #24
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	d501      	bpl.n	80065e2 <_printf_i+0x1c2>
 80065de:	6019      	str	r1, [r3, #0]
 80065e0:	e002      	b.n	80065e8 <_printf_i+0x1c8>
 80065e2:	0668      	lsls	r0, r5, #25
 80065e4:	d5fb      	bpl.n	80065de <_printf_i+0x1be>
 80065e6:	8019      	strh	r1, [r3, #0]
 80065e8:	2300      	movs	r3, #0
 80065ea:	4616      	mov	r6, r2
 80065ec:	6123      	str	r3, [r4, #16]
 80065ee:	e7bc      	b.n	800656a <_printf_i+0x14a>
 80065f0:	6833      	ldr	r3, [r6, #0]
 80065f2:	2100      	movs	r1, #0
 80065f4:	1d1a      	adds	r2, r3, #4
 80065f6:	6032      	str	r2, [r6, #0]
 80065f8:	681e      	ldr	r6, [r3, #0]
 80065fa:	6862      	ldr	r2, [r4, #4]
 80065fc:	4630      	mov	r0, r6
 80065fe:	f000 f859 	bl	80066b4 <memchr>
 8006602:	b108      	cbz	r0, 8006608 <_printf_i+0x1e8>
 8006604:	1b80      	subs	r0, r0, r6
 8006606:	6060      	str	r0, [r4, #4]
 8006608:	6863      	ldr	r3, [r4, #4]
 800660a:	6123      	str	r3, [r4, #16]
 800660c:	2300      	movs	r3, #0
 800660e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006612:	e7aa      	b.n	800656a <_printf_i+0x14a>
 8006614:	4632      	mov	r2, r6
 8006616:	4649      	mov	r1, r9
 8006618:	4640      	mov	r0, r8
 800661a:	6923      	ldr	r3, [r4, #16]
 800661c:	47d0      	blx	sl
 800661e:	3001      	adds	r0, #1
 8006620:	d0ad      	beq.n	800657e <_printf_i+0x15e>
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	079b      	lsls	r3, r3, #30
 8006626:	d413      	bmi.n	8006650 <_printf_i+0x230>
 8006628:	68e0      	ldr	r0, [r4, #12]
 800662a:	9b03      	ldr	r3, [sp, #12]
 800662c:	4298      	cmp	r0, r3
 800662e:	bfb8      	it	lt
 8006630:	4618      	movlt	r0, r3
 8006632:	e7a6      	b.n	8006582 <_printf_i+0x162>
 8006634:	2301      	movs	r3, #1
 8006636:	4632      	mov	r2, r6
 8006638:	4649      	mov	r1, r9
 800663a:	4640      	mov	r0, r8
 800663c:	47d0      	blx	sl
 800663e:	3001      	adds	r0, #1
 8006640:	d09d      	beq.n	800657e <_printf_i+0x15e>
 8006642:	3501      	adds	r5, #1
 8006644:	68e3      	ldr	r3, [r4, #12]
 8006646:	9903      	ldr	r1, [sp, #12]
 8006648:	1a5b      	subs	r3, r3, r1
 800664a:	42ab      	cmp	r3, r5
 800664c:	dcf2      	bgt.n	8006634 <_printf_i+0x214>
 800664e:	e7eb      	b.n	8006628 <_printf_i+0x208>
 8006650:	2500      	movs	r5, #0
 8006652:	f104 0619 	add.w	r6, r4, #25
 8006656:	e7f5      	b.n	8006644 <_printf_i+0x224>
 8006658:	08006c64 	.word	0x08006c64
 800665c:	08006c75 	.word	0x08006c75

08006660 <memmove>:
 8006660:	4288      	cmp	r0, r1
 8006662:	b510      	push	{r4, lr}
 8006664:	eb01 0402 	add.w	r4, r1, r2
 8006668:	d902      	bls.n	8006670 <memmove+0x10>
 800666a:	4284      	cmp	r4, r0
 800666c:	4623      	mov	r3, r4
 800666e:	d807      	bhi.n	8006680 <memmove+0x20>
 8006670:	1e43      	subs	r3, r0, #1
 8006672:	42a1      	cmp	r1, r4
 8006674:	d008      	beq.n	8006688 <memmove+0x28>
 8006676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800667a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800667e:	e7f8      	b.n	8006672 <memmove+0x12>
 8006680:	4601      	mov	r1, r0
 8006682:	4402      	add	r2, r0
 8006684:	428a      	cmp	r2, r1
 8006686:	d100      	bne.n	800668a <memmove+0x2a>
 8006688:	bd10      	pop	{r4, pc}
 800668a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800668e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006692:	e7f7      	b.n	8006684 <memmove+0x24>

08006694 <_sbrk_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	2300      	movs	r3, #0
 8006698:	4d05      	ldr	r5, [pc, #20]	@ (80066b0 <_sbrk_r+0x1c>)
 800669a:	4604      	mov	r4, r0
 800669c:	4608      	mov	r0, r1
 800669e:	602b      	str	r3, [r5, #0]
 80066a0:	f7fb fb5a 	bl	8001d58 <_sbrk>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	d102      	bne.n	80066ae <_sbrk_r+0x1a>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	b103      	cbz	r3, 80066ae <_sbrk_r+0x1a>
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	20000348 	.word	0x20000348

080066b4 <memchr>:
 80066b4:	4603      	mov	r3, r0
 80066b6:	b510      	push	{r4, lr}
 80066b8:	b2c9      	uxtb	r1, r1
 80066ba:	4402      	add	r2, r0
 80066bc:	4293      	cmp	r3, r2
 80066be:	4618      	mov	r0, r3
 80066c0:	d101      	bne.n	80066c6 <memchr+0x12>
 80066c2:	2000      	movs	r0, #0
 80066c4:	e003      	b.n	80066ce <memchr+0x1a>
 80066c6:	7804      	ldrb	r4, [r0, #0]
 80066c8:	3301      	adds	r3, #1
 80066ca:	428c      	cmp	r4, r1
 80066cc:	d1f6      	bne.n	80066bc <memchr+0x8>
 80066ce:	bd10      	pop	{r4, pc}

080066d0 <memcpy>:
 80066d0:	440a      	add	r2, r1
 80066d2:	4291      	cmp	r1, r2
 80066d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80066d8:	d100      	bne.n	80066dc <memcpy+0xc>
 80066da:	4770      	bx	lr
 80066dc:	b510      	push	{r4, lr}
 80066de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066e2:	4291      	cmp	r1, r2
 80066e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066e8:	d1f9      	bne.n	80066de <memcpy+0xe>
 80066ea:	bd10      	pop	{r4, pc}

080066ec <_realloc_r>:
 80066ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f0:	4680      	mov	r8, r0
 80066f2:	4615      	mov	r5, r2
 80066f4:	460c      	mov	r4, r1
 80066f6:	b921      	cbnz	r1, 8006702 <_realloc_r+0x16>
 80066f8:	4611      	mov	r1, r2
 80066fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066fe:	f7ff bc39 	b.w	8005f74 <_malloc_r>
 8006702:	b92a      	cbnz	r2, 8006710 <_realloc_r+0x24>
 8006704:	f7ff fbcc 	bl	8005ea0 <_free_r>
 8006708:	2400      	movs	r4, #0
 800670a:	4620      	mov	r0, r4
 800670c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006710:	f000 f81a 	bl	8006748 <_malloc_usable_size_r>
 8006714:	4285      	cmp	r5, r0
 8006716:	4606      	mov	r6, r0
 8006718:	d802      	bhi.n	8006720 <_realloc_r+0x34>
 800671a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800671e:	d8f4      	bhi.n	800670a <_realloc_r+0x1e>
 8006720:	4629      	mov	r1, r5
 8006722:	4640      	mov	r0, r8
 8006724:	f7ff fc26 	bl	8005f74 <_malloc_r>
 8006728:	4607      	mov	r7, r0
 800672a:	2800      	cmp	r0, #0
 800672c:	d0ec      	beq.n	8006708 <_realloc_r+0x1c>
 800672e:	42b5      	cmp	r5, r6
 8006730:	462a      	mov	r2, r5
 8006732:	4621      	mov	r1, r4
 8006734:	bf28      	it	cs
 8006736:	4632      	movcs	r2, r6
 8006738:	f7ff ffca 	bl	80066d0 <memcpy>
 800673c:	4621      	mov	r1, r4
 800673e:	4640      	mov	r0, r8
 8006740:	f7ff fbae 	bl	8005ea0 <_free_r>
 8006744:	463c      	mov	r4, r7
 8006746:	e7e0      	b.n	800670a <_realloc_r+0x1e>

08006748 <_malloc_usable_size_r>:
 8006748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800674c:	1f18      	subs	r0, r3, #4
 800674e:	2b00      	cmp	r3, #0
 8006750:	bfbc      	itt	lt
 8006752:	580b      	ldrlt	r3, [r1, r0]
 8006754:	18c0      	addlt	r0, r0, r3
 8006756:	4770      	bx	lr

08006758 <_init>:
 8006758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675a:	bf00      	nop
 800675c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800675e:	bc08      	pop	{r3}
 8006760:	469e      	mov	lr, r3
 8006762:	4770      	bx	lr

08006764 <_fini>:
 8006764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006766:	bf00      	nop
 8006768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800676a:	bc08      	pop	{r3}
 800676c:	469e      	mov	lr, r3
 800676e:	4770      	bx	lr
