// Seed: 3039011795
module module_0 #(
    parameter id_8 = 32'd77,
    parameter id_9 = 32'd40
) (
    output wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  tri   id_5,
    input  tri0  id_6
);
  defparam id_8.id_9 = id_8;
  assign id_2 = id_1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    output logic id_5,
    input logic id_6,
    input supply1 id_7,
    input uwire id_8
);
  wire id_10;
  wire id_11;
  always_latch begin
    id_5 <= id_6;
  end
  wire id_12;
  module_0(
      id_2, id_3, id_2, id_4, id_1, id_4, id_4
  );
  always id_11 = id_7;
  integer id_13, id_14;
endmodule
