# Simple As Possible Computer (SAP-1)

_WORK IN PROGRESS_

This project contains Verilog code that implements a loose
interpretation of Malvino's SAP1 computer architecture.

Each component of the system is individually tested and verified with
[cocotb](https://github.com/potentialventures/cocotb)

