#ifndef __RISCV_IOMAP_H__
#define __RISCV_IOMAP_H__

#define LREG lw
#define SREG sw
#define REGBYTES 4
#define IRQ_STACK_FRAME_SIZE (33 * (REGBYTES))

/*
 * support nested interrupts
 */
/* #define CONFIG_SUPPORT_NESTED_IRQ */

/* 16KB SRAM for Instruction Space */
#define CONFIG_SRAM0_BASE 0x00000000
#define CONFIG_SRAM0_SIZE (16 * 1024)
#define CONFIG_SRAM0_END  (CONFIG_SRAM0_BASE + CONFIG_SRAM0_SIZE)

/* 16KB SRAM for Data Space */
#define CONFIG_SRAM1_BASE 0x00010000
#define CONFIG_SRAM1_SIZE (16 * 1024)
#define CONFIG_SRAM1_END  (CONFIG_SRAM1_BASE + CONFIG_SRAM1_SIZE)

/* 4KB SRAM for Stack Space */
#define CONFIG_STACK_SIZE	(4 * 1024)
#define CONFIG_STACK_BOTTOM	(CONFIG_SRAM1_BASE + CONFIG_SRAM1_SIZE)
#define CONFIG_STACK_TOP	(CONFIG_STACK_BOTTOM - CONFIG_STACK_SIZE)
#define CONFIG_SYS_INIT_SP	(CONFIG_STACK_BOTTOM - 4)

/* IRQ BASE ADDR */
#define RDA_IRQ_BASE	0x00028000

/* RTC BASE ADDR */
#define RDA_RTC_BASE	0x00034000

/* SYSCTL BASE ADDR */
#define RDA_SYSCTL_BASE	0x00035000

/* TIMER0 BASE ADDR */
#define RDA_TIMER0_BASE	0x00036000

/* TIMER1 BASE ADDR */
#define RDA_TIMER1_BASE	0x00037000

/* TIMER2 BASE ADDR */
#define RDA_TIMER2_BASE	0x00038000

/* UART BASE ADDR */
#define RDA_UART_BASE	0x00039000

/* WATCH DOG BASE ADDR */
#define RDA_WDOG_BASE	0x0003a000

#endif
