// oddr_intel_altera_gpio_2210_djxpcyq.v

// This file was auto-generated from altera_gpio_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module oddr_intel_altera_gpio_2210_djxpcyq (
		input  wire       ck,      //      ck.export, In input and output paths, this clock feeds a packed register or DDIO. In bidirectional mode, this clock is the unique clock for the input and output paths if you turn off the Separate input/output Clocks parameter.
		input  wire [1:0] din,     //     din.export, Data input from the FPGA core in output or bidirectional mode.
		output wire [0:0] pad_out  // pad_out.export, Output signal to the pad.Output signal to the pad.
	);

	altera_gpio #(
		.SIZE                (1),
		.PIN_TYPE            ("output"),
		.REGISTER_MODE       ("ddr"),
		.HALF_RATE           ("false"),
		.DDIO_WITH_DELAY     ("false"),
		.SEPARATE_I_O_CLOCKS ("false"),
		.BUFFER_TYPE         ("single-ended"),
		.PSEUDO_DIFF         ("false"),
		.ARESET_MODE         ("none"),
		.SRESET_MODE         ("none"),
		.OPEN_DRAIN          ("false"),
		.BUS_HOLD            ("false"),
		.ENABLE_OE           ("false"),
		.ENABLE_CKE          ("false"),
		.ENABLE_TERM         ("false")
	) core (
		.ck                 (ck),      //   input,  width = 1,      ck.export
		.din                (din),     //   input,  width = 2,     din.export
		.pad_out            (pad_out), //  output,  width = 1, pad_out.export
		.cke                (1'b1),    // (terminated),                     
		.ck_fr_in           (1'b0),    // (terminated),                     
		.ck_fr_out          (1'b0),    // (terminated),                     
		.ck_in              (1'b0),    // (terminated),                     
		.ck_out             (1'b0),    // (terminated),                     
		.ck_fr              (1'b0),    // (terminated),                     
		.ck_hr_in           (1'b0),    // (terminated),                     
		.ck_hr_out          (1'b0),    // (terminated),                     
		.ck_hr              (1'b0),    // (terminated),                     
		.dout               (),        // (terminated),                     
		.oe                 (1'b0),    // (terminated),                     
		.pad_io             (),        // (terminated),                     
		.pad_io_b           (),        // (terminated),                     
		.pad_in             (1'b0),    // (terminated),                     
		.pad_in_b           (1'b0),    // (terminated),                     
		.pad_out_b          (),        // (terminated),                     
		.terminationcontrol (1'b0),    // (terminated),                     
		.aclr               (1'b0),    // (terminated),                     
		.aset               (1'b0),    // (terminated),                     
		.sclr               (1'b0),    // (terminated),                     
		.sset               (1'b0)     // (terminated),                     
	);

endmodule
