// Seed: 129508763
module module_0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    output tri id_2,
    input tri id_3,
    output wire id_4,
    output tri id_5
);
  wire id_7;
  assign id_2 = -1;
  wand id_8, id_9 = {id_7, id_7, 1}, id_10;
  wire id_11;
  module_0 modCall_1 ();
  assign id_7 = id_9;
endmodule
module module_2 (
    id_1,
    id_2
);
  output reg id_2;
  input wire id_1;
  always assume #1  (1'b0) id_2 = 1;
  logic id_3;
  wire  id_4;
  ;
  logic id_5;
  module_0 modCall_1 ();
  wire  id_6;
  wire  id_7;
  logic id_8;
  localparam id_9 = 1;
endmodule
