

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Feb 10 13:36:16 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.892 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       28|       28|  84.840 ns|  84.840 ns|   17|   17|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                    |                     Module                    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |multicast_int_2_U0                              |multicast_int_2_s                              |        0|        0|       0 ns|       0 ns|    1|    1|                                             yes|
        |padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0  |padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s  |       18|       19|  54.540 ns|  57.570 ns|   16|   16|       loop rewind stp (delay=0 clock cycles(s))|
        |dense_relu_saturate_U0                          |dense_relu_saturate                            |       24|       24|  72.720 ns|  72.720 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |dense_relu_saturate_1_U0                        |dense_relu_saturate_1                          |       24|       24|  72.720 ns|  72.720 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0   |filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s   |       20|       20|  60.600 ns|  60.600 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       6|    -|
|FIFO             |        0|     -|     1100|     892|    -|
|Instance         |        -|    94|     9154|   24407|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       -|    -|
|Register         |        -|     -|        -|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|    94|    10254|   25305|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     4|       ~0|       2|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |                    Instance                    |                     Module                    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |dense_relu_saturate_U0                          |dense_relu_saturate                            |        0|  47|  4510|  11978|    0|
    |dense_relu_saturate_1_U0                        |dense_relu_saturate_1                          |        0|  47|  4510|  11978|    0|
    |filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0   |filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s   |        0|   0|    67|    102|    0|
    |multicast_int_2_U0                              |multicast_int_2_s                              |        0|   0|     3|      7|    0|
    |padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0  |padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s  |        0|   0|    64|    342|    0|
    +------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |Total                                           |                                               |        0|  94|  9154|  24407|    0|
    +------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |dense11Stream_0_U       |        0|    8|   0|    -|     4|  128|      512|
    |dense11Stream_1_U       |        0|    8|   0|    -|     4|  128|      512|
    |multicastNumStream_1_U  |        0|   13|   0|    -|    32|   32|     1024|
    |multicastNumStream_U    |        0|   13|   0|    -|    32|   32|     1024|
    |paddingStream_0_U       |        0|  529|   0|    -|     5|  296|     1480|
    |paddingStream_1_U       |        0|  529|   0|    -|     5|  296|     1480|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                   |        0| 1100|   0|    0|    82|  912|     6032|
    +------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                      |       and|   0|  0|   2|           1|           1|
    |multicast_int_2_U0_start_full_n                              |       and|   0|  0|   2|           1|           1|
    |padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0|   6|           3|           3|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+-----+------------+----------------+--------------+
|inputStream_0_dout             |   in|  296|     ap_fifo|   inputStream_0|       pointer|
|inputStream_0_empty_n          |   in|    1|     ap_fifo|   inputStream_0|       pointer|
|inputStream_0_read             |  out|    1|     ap_fifo|   inputStream_0|       pointer|
|inputStream_1_dout             |   in|  296|     ap_fifo|   inputStream_1|       pointer|
|inputStream_1_empty_n          |   in|    1|     ap_fifo|   inputStream_1|       pointer|
|inputStream_1_read             |  out|    1|     ap_fifo|   inputStream_1|       pointer|
|outputStream_0_din             |  out|  128|     ap_fifo|  outputStream_0|       pointer|
|outputStream_0_full_n          |   in|    1|     ap_fifo|  outputStream_0|       pointer|
|outputStream_0_write           |  out|    1|     ap_fifo|  outputStream_0|       pointer|
|outputStream_1_din             |  out|  128|     ap_fifo|  outputStream_1|       pointer|
|outputStream_1_full_n          |   in|    1|     ap_fifo|  outputStream_1|       pointer|
|outputStream_1_write           |  out|    1|     ap_fifo|  outputStream_1|       pointer|
|lastStream_0_din               |  out|    1|     ap_fifo|    lastStream_0|       pointer|
|lastStream_0_full_n            |   in|    1|     ap_fifo|    lastStream_0|       pointer|
|lastStream_0_write             |  out|    1|     ap_fifo|    lastStream_0|       pointer|
|lastStream_1_din               |  out|    1|     ap_fifo|    lastStream_1|       pointer|
|lastStream_1_full_n            |   in|    1|     ap_fifo|    lastStream_1|       pointer|
|lastStream_1_write             |  out|    1|     ap_fifo|    lastStream_1|       pointer|
|numStream_dout                 |   in|   32|     ap_fifo|       numStream|       pointer|
|numStream_empty_n              |   in|    1|     ap_fifo|       numStream|       pointer|
|numStream_read                 |  out|    1|     ap_fifo|       numStream|       pointer|
|ap_clk                         |   in|    1|  ap_ctrl_hs|             dut|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|             dut|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|             dut|  return value|
|outputStream_0_dout            |   in|  128|  ap_ctrl_hs|             dut|  return value|
|outputStream_0_empty_n         |   in|    1|  ap_ctrl_hs|             dut|  return value|
|outputStream_0_read            |  out|    1|  ap_ctrl_hs|             dut|  return value|
|outputStream_0_num_data_valid  |   in|   32|  ap_ctrl_hs|             dut|  return value|
|outputStream_0_fifo_cap        |   in|   32|  ap_ctrl_hs|             dut|  return value|
|outputStream_1_dout            |   in|  128|  ap_ctrl_hs|             dut|  return value|
|outputStream_1_empty_n         |   in|    1|  ap_ctrl_hs|             dut|  return value|
|outputStream_1_read            |  out|    1|  ap_ctrl_hs|             dut|  return value|
|outputStream_1_num_data_valid  |   in|   32|  ap_ctrl_hs|             dut|  return value|
|outputStream_1_fifo_cap        |   in|   32|  ap_ctrl_hs|             dut|  return value|
|lastStream_0_almost_full_n     |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_0_dout              |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_0_empty_n           |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_0_almost_empty_n    |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_0_read              |  out|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_0_num_data_valid    |   in|   32|  ap_ctrl_hs|             dut|  return value|
|lastStream_0_fifo_cap          |   in|   32|  ap_ctrl_hs|             dut|  return value|
|lastStream_1_almost_full_n     |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_1_dout              |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_1_empty_n           |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_1_almost_empty_n    |   in|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_1_read              |  out|    1|  ap_ctrl_hs|             dut|  return value|
|lastStream_1_num_data_valid    |   in|   32|  ap_ctrl_hs|             dut|  return value|
|lastStream_1_fifo_cap          |   in|   32|  ap_ctrl_hs|             dut|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|             dut|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|             dut|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|             dut|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|             dut|  return value|
+-------------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%multicastNumStream = alloca i64 1" [../src/harness.cpp:15]   --->   Operation 8 'alloca' 'multicastNumStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%multicastNumStream_1 = alloca i64 1" [../src/harness.cpp:15]   --->   Operation 9 'alloca' 'multicastNumStream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%paddingStream_0 = alloca i64 1"   --->   Operation 10 'alloca' 'paddingStream_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%paddingStream_1 = alloca i64 1"   --->   Operation 11 'alloca' 'paddingStream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dense11Stream_0 = alloca i64 1"   --->   Operation 12 'alloca' 'dense11Stream_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dense11Stream_1 = alloca i64 1"   --->   Operation 13 'alloca' 'dense11Stream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%call_ln16 = call void @multicast<int, 2>, i32 %numStream, i32 %multicastNumStream, i32 %multicastNumStream_1" [../src/harness.cpp:16]   --->   Operation 14 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln19 = call void @padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>, i296 %inputStream_0, i296 %inputStream_1, i32 %multicastNumStream, i296 %paddingStream_0, i296 %paddingStream_1" [../src/harness.cpp:19]   --->   Operation 15 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln19 = call void @padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>, i296 %inputStream_0, i296 %inputStream_1, i32 %multicastNumStream, i296 %paddingStream_0, i296 %paddingStream_1" [../src/harness.cpp:19]   --->   Operation 16 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln24 = call void @dense_relu_saturate, i296 %paddingStream_0, i128 %dense11Stream_0" [../src/harness.cpp:24]   --->   Operation 17 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln24 = call void @dense_relu_saturate.1, i296 %paddingStream_1, i128 %dense11Stream_1" [../src/harness.cpp:24]   --->   Operation 18 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln24 = call void @dense_relu_saturate, i296 %paddingStream_0, i128 %dense11Stream_0" [../src/harness.cpp:24]   --->   Operation 19 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln24 = call void @dense_relu_saturate.1, i296 %paddingStream_1, i128 %dense11Stream_1" [../src/harness.cpp:24]   --->   Operation 20 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln37 = call void @filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>, i128 %dense11Stream_0, i128 %dense11Stream_1, i32 %multicastNumStream_1, i128 %outputStream_0, i128 %outputStream_1, i1 %lastStream_0, i1 %lastStream_1" [../src/harness.cpp:37]   --->   Operation 21 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [../src/harness.cpp:13]   --->   Operation 22 'specdataflowpipeline' 'specdataflowpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lastStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lastStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @multicastNumStream_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %multicastNumStream, i32 %multicastNumStream"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicastNumStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @multicastNumStream_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %multicastNumStream_1, i32 %multicastNumStream_1"   --->   Operation 32 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicastNumStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @paddingStream_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i296 %paddingStream_0, i296 %paddingStream_0"   --->   Operation 34 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @paddingStream_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i296 %paddingStream_1, i296 %paddingStream_1"   --->   Operation 36 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @dense11Stream_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %dense11Stream_0, i128 %dense11Stream_0"   --->   Operation 38 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dense11Stream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @dense11Stream_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %dense11Stream_1, i128 %dense11Stream_1"   --->   Operation 40 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dense11Stream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln37 = call void @filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>, i128 %dense11Stream_0, i128 %dense11Stream_1, i32 %multicastNumStream_1, i128 %outputStream_0, i128 %outputStream_1, i1 %lastStream_0, i1 %lastStream_1" [../src/harness.cpp:37]   --->   Operation 42 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [../src/harness.cpp:44]   --->   Operation 43 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputStream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputStream_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputStream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputStream_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lastStream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lastStream_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
multicastNumStream        (alloca              ) [ 01111111]
multicastNumStream_1      (alloca              ) [ 01111111]
paddingStream_0           (alloca              ) [ 00111111]
paddingStream_1           (alloca              ) [ 00111111]
dense11Stream_0           (alloca              ) [ 00111111]
dense11Stream_1           (alloca              ) [ 00111111]
call_ln16                 (call                ) [ 00000000]
call_ln19                 (call                ) [ 00000000]
call_ln24                 (call                ) [ 00000000]
call_ln24                 (call                ) [ 00000000]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_67                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_68                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_69                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_70                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_71                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln37                 (call                ) [ 00000000]
ret_ln44                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputStream_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputStream_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputStream_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lastStream_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastStream_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lastStream_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastStream_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="numStream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numStream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicast<int, 2>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding<array<ap_ufixed<8, 3, 5, 3, 0>, 37ul>, 2, 16>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_relu_saturate"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_relu_saturate.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter<array<ap_ufixed<8, 3, 5, 3, 0>, 16ul>, 2, 16>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicastNumStream_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicastNumStream_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="paddingStream_0_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="paddingStream_1_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense11Stream_0_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense11Stream_1_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="multicastNumStream_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="multicastNumStream/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="multicastNumStream_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="multicastNumStream_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="paddingStream_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="paddingStream_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="paddingStream_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="paddingStream_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dense11Stream_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense11Stream_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dense11Stream_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense11Stream_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="call_ln16_multicast_int_2_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="296" slack="0"/>
<pin id="95" dir="0" index="2" bw="296" slack="0"/>
<pin id="96" dir="0" index="3" bw="32" slack="1"/>
<pin id="97" dir="0" index="4" bw="296" slack="1"/>
<pin id="98" dir="0" index="5" bw="296" slack="1"/>
<pin id="99" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_dense_relu_saturate_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="296" slack="3"/>
<pin id="106" dir="0" index="2" bw="128" slack="3"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_dense_relu_saturate_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="296" slack="3"/>
<pin id="112" dir="0" index="2" bw="128" slack="3"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="128" slack="5"/>
<pin id="118" dir="0" index="2" bw="128" slack="5"/>
<pin id="119" dir="0" index="3" bw="32" slack="5"/>
<pin id="120" dir="0" index="4" bw="128" slack="0"/>
<pin id="121" dir="0" index="5" bw="128" slack="0"/>
<pin id="122" dir="0" index="6" bw="1" slack="0"/>
<pin id="123" dir="0" index="7" bw="1" slack="0"/>
<pin id="124" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="multicastNumStream_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="multicastNumStream "/>
</bind>
</comp>

<comp id="136" class="1005" name="multicastNumStream_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="multicastNumStream_1 "/>
</bind>
</comp>

<comp id="142" class="1005" name="paddingStream_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="296" slack="1"/>
<pin id="144" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opset="paddingStream_0 "/>
</bind>
</comp>

<comp id="148" class="1005" name="paddingStream_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="296" slack="1"/>
<pin id="150" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opset="paddingStream_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="dense11Stream_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="3"/>
<pin id="156" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="dense11Stream_0 "/>
</bind>
</comp>

<comp id="160" class="1005" name="dense11Stream_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="128" slack="3"/>
<pin id="162" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="dense11Stream_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="115" pin=7"/></net>

<net id="133"><net_src comp="60" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="92" pin=3"/></net>

<net id="139"><net_src comp="64" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="145"><net_src comp="68" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="92" pin=4"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="151"><net_src comp="72" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="157"><net_src comp="76" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="163"><net_src comp="80" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputStream_0 | {}
	Port: inputStream_1 | {}
	Port: outputStream_0 | {6 7 }
	Port: outputStream_1 | {6 7 }
	Port: lastStream_0 | {6 7 }
	Port: lastStream_1 | {6 7 }
	Port: numStream | {}
 - Input state : 
	Port: dut : inputStream_0 | {2 3 }
	Port: dut : inputStream_1 | {2 3 }
	Port: dut : outputStream_0 | {}
	Port: dut : outputStream_1 | {}
	Port: dut : lastStream_0 | {}
	Port: dut : lastStream_1 | {}
	Port: dut : numStream | {1 }
  - Chain level:
	State 1
		call_ln16 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |            call_ln16_multicast_int_2_s_fu_84            |    0    |    0    |    0    |    0    |
|          | grp_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s_fu_92 |    0    |  1.294  |    45   |   286   |
|   call   |              grp_dense_relu_saturate_fu_103             |    47   |   1.8   |   4168  |  11354  |
|          |             grp_dense_relu_saturate_1_fu_109            |    47   |   1.8   |   4168  |  11354  |
|          | grp_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_s_fu_115 |    0    |  0.568  |    47   |    44   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    94   |  5.462  |   8428  |  23038  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   dense11Stream_0_reg_154  |   128  |
|   dense11Stream_1_reg_160  |   128  |
|multicastNumStream_1_reg_136|   32   |
| multicastNumStream_reg_130 |   32   |
|   paddingStream_0_reg_142  |   296  |
|   paddingStream_1_reg_148  |   296  |
+----------------------------+--------+
|            Total           |   912  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   94   |    5   |  8428  |  23038 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   912  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   94   |    5   |  9340  |  23038 |
+-----------+--------+--------+--------+--------+
