Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 07 15:22:04 2017
| Host         : LAPTOP-BT7NMSMH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_wrapper_control_sets_placed.rpt
| Design       : system_top_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           32 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              71 |           20 |
| Yes          | No                    | No                     |             354 |           87 |
| Yes          | No                    | Yes                    |              46 |           15 |
| Yes          | Yes                   | No                     |              22 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                                    Enable Signal                                                                    |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_top_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                     | system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AR[0]                                          |                2 |              2 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                |                1 |              2 |
|  system_top_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                     | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                3 |              4 |
|  system_top_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                     | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                2 |              4 |
|  system_top_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                               |                3 |              4 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  system_top_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                     | system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/reset                                          |                3 |              6 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                     | system_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                |                3 |             12 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                |                5 |             12 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                |                3 |             12 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                |                4 |             12 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                |                4 |             13 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                |                3 |             14 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                |                3 |             14 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/aw_transfer                                         | system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/reset                                          |                4 |             14 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                |                8 |             20 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                |                5 |             20 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                |                7 |             20 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/motor_con_ip_0/U0/u_motor_con_ip_dut_inst/u_motor_con_ip_src_motor_controller/u_Subsystem/u_Motor_Controller/u_Chart/cnt_0             | system_top_i/motor_con_ip_0/U0/u_motor_con_ip_axi_lite_inst/u_motor_con_ip_axi_lite_module_inst/AR[0]                                          |               11 |             32 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                |                9 |             34 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                |               12 |             36 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                |                8 |             36 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                |                9 |             36 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                |                6 |             36 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                |                7 |             47 |
|  system_top_i/clk_wiz_0/inst/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                |                9 |             47 |
|  system_top_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                     | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |             59 |
|  system_top_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                     |                                                                                                                                                |               33 |            104 |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


