#  Akash_Ghosh_RTL_Home_Work_Solution
### *AXI4-Stream UART Design, Debug, and Verification Repository*

---

##  1. Project Overview

This repository is part of the **Advanced RTL Design & Verification coursework**, completed by **Akash Ghosh**.  
It focuses on **UART (Universal Asynchronous Receiver/Transmitter)** interfacing with an **AXI4-Stream bus**, exploring the complete cycle from design to verification, including debugging and model correction.

This project demonstrates:
- The creation of **functional bugs** in a UART–AXI interface.
- The process of identifying, isolating, and correcting **multi-step logical errors**.
- Writing **specification documents**, **error-based testbenches**, and **corrected verification benches**.
- Verification methodology at both **RTL and behavioral** levels.

---

##  2. Repository Structure

```
Akash_Ghosh_RTL_Home_Work_Solution/
│
├── Design Specification Document/
│   ├── Spec-Doc/
│   │   ├── AXI4_Stream_UART_Design_Spec.docx
│   │   └── UART_AXI_Debug_Fix_Spec.docx
│
├── Error/
│   ├── RTL/
│   │   ├── Error_01.v
│   │   ├── Error_2.v
│   │   ├── Error_3.v
│   │   ├── Error_4.v
│   │   └── Error_5.v
│   │
│   └── Test Bench/
│       ├── tb_error1_tx.v
│       ├── tb_error2_tx.v
│       ├── tb_error3_tx.v
│       ├── tb_error4_tx.v
│       └── tb_error5_rx.v
│
├── Solution/
│   ├── Correct_RTL/
│   │   ├── uart_tx_corr_1.v
│   │   ├── uart_tx_corr_2.v
│   │   ├── uart_tx_corr_3.v
│   │   ├── uart_tx_corr_4.v
│   │   └── uart_rx_corr_5.v
│   │
│   └── Correct_Test-Bench/
│       ├── tb_corr1_tx.v
│       ├── tb_corr2_tx.v
│       ├── tb_corr3_tx.v
│       ├── tb_corr4_tx.v
│       └── tb_corr5_rx.v
│
└── Ilm_challenge/
    ├── Problem-1.docx
    └── Problem-2.docx
```

---

##  3. Design Description

### 3.1. Purpose
The goal is to design a **UART controller** that follows the **AXI4-Stream protocol** on its interface side and operates asynchronously on the serial communication side.

Both **transmitter (TX)** and **receiver (RX)** modules are **functionally independent** but share:
- The same **data format** (start, data bits, stop).
- The same **baud rate** generated by the **prescaler**.

### 3.2. UART Frame Format

| Field | Description | Logic Level | Duration |
|-------|--------------|-------------|-----------|
| **Start Bit** | Signals beginning of frame | LOW | 1 bit |
| **Data Bits** | LSB first (8 bits default) | Varies | Configurable |
| **Stop Bit** | Frame completion | HIGH | 1 bit |
| **Idle State** | Line held HIGH | HIGH | Continuous |

### 3.3. AXI4-Stream Interface Ports

| Signal | Direction | Description |
|---------|------------|--------------|
| `s_axis_tdata` | Input | Parallel data input (TX) |
| `s_axis_tvalid` | Input | Indicates data valid for transmission |
| `s_axis_tready` | Output | Acknowledges readiness to accept new data |
| `m_axis_tdata` | Output | Parallel data output (RX) |
| `m_axis_tvalid` | Output | Indicates data is valid on output |
| `m_axis_tready` | Input | Confirms data reception readiness |

---

 4. Selected Bug Analysis

 **Bug 1 — Prescale / Bit Period Timing Error**
**File:** `Error_01.v`  
**Type:** Baud rate generation bug  
**Symptom:** Bits transmit too quickly, resulting in frame errors at the receiver.

**Fix:** Corrected prescale calculation to `(prescale << 3) - 1`.

**Verification:** Testbench `tb_corr1_tx.v` validates cycle timing.

---

 **Bug 2 — Bit Order Reversal (MSB vs. LSB First)**
**File:** `Error_2.v`  
**Type:** Data serialization direction bug  
**Fix:** Replaced left-shift with right-shift; ensured d0 (LSB) sent first.

**Verification:** Testbench `tb_corr2_tx.v` reconstructs serial waveform and matches data.

---

 **Bug 4 — AXI Handshake Instability**
**File:** `Error_4.v`  
**Type:** Control signal misbehavior  
**Fix:** Locked `tready=1` only in IDLE, held `0` during TX active.

**Verification:** Testbench `tb_corr4_tx.v` sends two packets, validates stable handshakes.

---

 **Bug 5 — RX Overrun Flag Not Clearing**
**File:** `Error_5.v`  
**Type:** Status flag logic error  
**Fix:** Added logic to clear overrun flag after valid data read (`tvalid && tready`).

**Verification:** Testbench `tb_corr5_rx.v` forces overrun, then checks clear flag.

---

 **Bug 7 — Counter Width Limitation**
**File:** `Error_3.v`  
**Type:** Structural parameterization issue  
**Fix:** Updated counter width to `$clog2(DATA_WIDTH+3)` for scalable operation.

**Verification:** Testbench `tb_corr7_tx.v` transmits 16-bit data frame successfully.

---

 5. Test Bench Methodology

Each testbench is **linear**, **self-checking**, and designed to print pass/fail directly.

| Parameter | Value | Description |
|------------|--------|-------------|
| Clock | 100 MHz | 10 ns period |
| Prescale | 6 | 48 clock cycles per bit |
| Data Width | 8 / 16 bits | Configurable |
| Stop Bits | 1 | Default UART setting |

---

 6. Documentation Summary

### AXI4_Stream_UART_Design_Spec.docx
Defines UART architecture, FSM, timing, and AXI4-stream protocol.

### UART_AXI_Debug_Fix_Spec.docx
Documents all 10 introduced bugs with reasoning, fix plan, and verification logs.

---

 7. Ilm Challenge

Contains two problems:
- **Problem 1:** Spec-to-RTL reasoning test for LLMs.
- **Problem 2:** Temporal logic comprehension and AI model limitations.

---

 8. Simulation Instructions

**Using Icarus Verilog:**
```bash
iverilog -g2005-sv -o sim Solution/Correct_RTL/uart_tx_corr_1.v Solution/Correct_Test-Bench/tb_corr1_tx.v
vvp sim
```

**Using ModelSim:**
```bash
vlog uart_tx_corr_1.v tb_corr1_tx.v
vsim tb_corr1_tx
run -all
```

**Expected Output Example:**
```
Measured bit cycles = 48 (expected 48)
PASS: Exact bit period from prescale.
```

---

 9. Engineering Insights

- Timing mismatches accumulate across frames, so prescaler precision is critical.  
- AXI stream handshakes must maintain signal stability across states.  
- Parameterized counters prevent future scalability issues.  
- Error handling flags must auto-clear to avoid lockout in asynchronous RX systems.

---

 10. Validation Summary

| Testbench | DUT | Key Feature | Result |
|------------|-----|-------------|--------|
| tb_corr1_tx | uart_tx_corr_1.v | Baud timing precision |  PASS |
| tb_corr2_tx | uart_tx_corr_2.v | LSB-first correctness |  PASS |
| tb_corr4_tx | uart_tx_corr_4.v | Stable AXI handshake |   PASS |
| tb_corr5_rx | uart_rx_corr_5.v | Overrun flag clearing |  PASS |
| tb_corr7_tx | uart_tx_corr_7.v | Counter scaling verified |  PASS |

---

 Author Information

**Author:** Akash Ghosh  
**Title:** Lead IP Verification Engineer  
 
**Focus Areas:** RTL Design, Verification (UVM), DFT, Digital SoC Design  

**Collaborators:**  
- @aadinash — Reviewer & Instructor  
- @sonyashijin — Mentor for Documentation & Debugging Flow  

---

 11. Conclusion

This repository showcases an end-to-end RTL debugging workflow including:
1. Error generation (Ablation)
2. Root cause analysis
3. Documentation
4. Design correction
5. Verification & validation

It is a complete industrial-style representation of a **UART–AXI4 stream communication IP**, with modular structure, coding standards, and practical simulation deliverables.

> *“Debugging teaches you to listen to the hardware, not just observe it.”*  
> — *Akash Ghosh, 2025*

