<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AllocationOrder.cpp source code [llvm/llvm/lib/CodeGen/AllocationOrder.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/AllocationOrder.cpp'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='AllocationOrder.cpp.html'>AllocationOrder.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/AllocationOrder.cpp - Allocation Order ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements an allocation order for virtual registers.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// The preferred allocation order for a virtual register depends on allocation</i></td></tr>
<tr><th id="12">12</th><td><i>// hints and target hooks. The AllocationOrder class encapsulates all of that.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AllocationOrder.h.html">"AllocationOrder.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>// Compare VirtRegMap::getRegAllocPref().</i></td></tr>
<tr><th id="29">29</th><td><a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder" data-ref-filename="llvm..AllocationOrder">AllocationOrder</a> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder" data-ref-filename="llvm..AllocationOrder">AllocationOrder</a>::<dfn class="decl def fn" id="_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE" title='llvm::AllocationOrder::create' data-ref="_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE" data-ref-filename="_ZN4llvm15AllocationOrder6createEjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE">create</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15VirtReg" title='VirtReg' data-type='unsigned int' data-ref="15VirtReg" data-ref-filename="15VirtReg">VirtReg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> &amp;<dfn class="local col6 decl" id="16VRM" title='VRM' data-type='const llvm::VirtRegMap &amp;' data-ref="16VRM" data-ref-filename="16VRM">VRM</dfn>,</td></tr>
<tr><th id="30">30</th><td>                                        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" data-ref-filename="llvm..RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="local col7 decl" id="17RegClassInfo" title='RegClassInfo' data-type='const llvm::RegisterClassInfo &amp;' data-ref="17RegClassInfo" data-ref-filename="17RegClassInfo">RegClassInfo</dfn>,</td></tr>
<tr><th id="31">31</th><td>                                        <em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix" data-ref-filename="llvm..LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col8 decl" id="18Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="18Matrix" data-ref-filename="18Matrix">Matrix</dfn>) {</td></tr>
<tr><th id="32">32</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="19MF" data-ref-filename="19MF">MF</dfn> = <a class="local col6 ref" href="#16VRM" title='VRM' data-ref="16VRM" data-ref-filename="16VRM">VRM</a>.<a class="ref fn" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap18getMachineFunctionEv" title='llvm::VirtRegMap::getMachineFunction' data-ref="_ZNK4llvm10VirtRegMap18getMachineFunctionEv" data-ref-filename="_ZNK4llvm10VirtRegMap18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="20TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="20TRI" data-ref-filename="20TRI">TRI</dfn> = &amp;<a class="local col6 ref" href="#16VRM" title='VRM' data-ref="16VRM" data-ref-filename="16VRM">VRM</a>.<a class="ref fn" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap16getTargetRegInfoEv" title='llvm::VirtRegMap::getTargetRegInfo' data-ref="_ZNK4llvm10VirtRegMap16getTargetRegInfoEv" data-ref-filename="_ZNK4llvm10VirtRegMap16getTargetRegInfoEv">getTargetRegInfo</a>();</td></tr>
<tr><th id="34">34</th><td>  <em>auto</em> <dfn class="local col1 decl" id="21Order" title='Order' data-type='llvm::ArrayRef&lt;unsigned short&gt;' data-ref="21Order" data-ref-filename="21Order">Order</dfn> = <a class="local col7 ref" href="#17RegClassInfo" title='RegClassInfo' data-ref="17RegClassInfo" data-ref-filename="17RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF" data-ref-filename="19MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg" data-ref-filename="15VirtReg">VirtReg</a>));</td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="22Hints" title='Hints' data-type='SmallVector&lt;llvm::MCPhysReg, 16&gt;' data-ref="22Hints" data-ref-filename="22Hints">Hints</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <em>bool</em> <dfn class="local col3 decl" id="23HardHints" title='HardHints' data-type='bool' data-ref="23HardHints" data-ref-filename="23HardHints">HardHints</dfn> =</td></tr>
<tr><th id="37">37</th><td>      <a class="local col0 ref" href="#20TRI" title='TRI' data-ref="20TRI" data-ref-filename="20TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::TargetRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#15VirtReg" title='VirtReg' data-ref="15VirtReg" data-ref-filename="15VirtReg">VirtReg</a>, <a class="ref fn fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col1 ref" href="#21Order" title='Order' data-ref="21Order" data-ref-filename="21Order">Order</a>, <span class='refarg'><a class="local col2 ref" href="#22Hints" title='Hints' data-ref="22Hints" data-ref-filename="22Hints">Hints</a></span>, <a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF" data-ref-filename="19MF">MF</a>, &amp;<a class="local col6 ref" href="#16VRM" title='VRM' data-ref="16VRM" data-ref-filename="16VRM">VRM</a>, <a class="local col8 ref" href="#18Matrix" title='Matrix' data-ref="18Matrix" data-ref-filename="18Matrix">Matrix</a>);</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="40">40</th><td>    <b>if</b> (!Hints.empty()) {</td></tr>
<tr><th id="41">41</th><td>      dbgs() &lt;&lt; <q>"hints:"</q>;</td></tr>
<tr><th id="42">42</th><td>      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = Hints.size(); I != E; ++I)</td></tr>
<tr><th id="43">43</th><td>        dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; printReg(Hints[I], TRI);</td></tr>
<tr><th id="44">44</th><td>      dbgs() &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="45">45</th><td>    }</td></tr>
<tr><th id="46">46</th><td>  });</td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="48">48</th><td>  <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = Hints.size(); I != E; ++I)</td></tr>
<tr><th id="49">49</th><td>    assert(is_contained(Order, Hints[I]) &amp;&amp;</td></tr>
<tr><th id="50">50</th><td>           <q>"Target hint is outside allocation order."</q>);</td></tr>
<tr><th id="51">51</th><td><u>#<span data-ppcond="47">endif</span></u></td></tr>
<tr><th id="52">52</th><td>  <b>return</b> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder" data-ref-filename="llvm..AllocationOrder">AllocationOrder</a><a class="ref fn" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrderC1EONS_11SmallVectorItLj16EEENS_8ArrayRefItEEb" title='llvm::AllocationOrder::AllocationOrder' data-ref="_ZN4llvm15AllocationOrderC1EONS_11SmallVectorItLj16EEENS_8ArrayRefItEEb" data-ref-filename="_ZN4llvm15AllocationOrderC1EONS_11SmallVectorItLj16EEENS_8ArrayRefItEEb">(</a><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col2 ref" href="#22Hints" title='Hints' data-ref="22Hints" data-ref-filename="22Hints">Hints</a></span>), <a class="ref fn fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col1 ref" href="#21Order" title='Order' data-ref="21Order" data-ref-filename="21Order">Order</a>, <a class="local col3 ref" href="#23HardHints" title='HardHints' data-ref="23HardHints" data-ref-filename="23HardHints">HardHints</a>);</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>