

================================================================
== Vivado HLS Report for 'normalize_array_array_ap_fixed_16u_config14_s'
================================================================
* Date:           Tue Jun 29 10:38:42 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.236 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       15|       15| 75.000 ns | 75.000 ns |   16|   16| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%empty = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 17 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 18 'extractvalue' 'tmp_data_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 19 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 2" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 20 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 3" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 21 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 4" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 22 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 5" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 23 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 6" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 24 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_722 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 7" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 25 'extractvalue' 'tmp_data_V_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 8" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 26 'extractvalue' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 9" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 27 'extractvalue' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 10" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 28 'extractvalue' 'tmp_data_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 11" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 29 'extractvalue' 'tmp_data_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 12" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 30 'extractvalue' 'tmp_data_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 13" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 31 'extractvalue' 'tmp_data_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 14" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 32 'extractvalue' 'tmp_data_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 15" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 33 'extractvalue' 'tmp_data_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %tmp_data_V_0 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 34 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.94ns)   --->   "%mul_ln1192_88 = mul i25 %sext_ln1192, 436" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 35 'mul' 'mul_ln1192_88' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.83ns)   --->   "%add_ln1192 = add i25 %mul_ln1192_88, -1016832" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 36 'add' 'add_ln1192' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i16 %tmp_data_V_1 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 38 'sext' 'sext_ln1192_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.94ns)   --->   "%mul_ln1192_89 = mul i25 %sext_ln1192_89, 318" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 39 'mul' 'mul_ln1192_89' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns)   --->   "%add_ln1192_95 = add i25 %mul_ln1192_89, 261120" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 40 'add' 'add_ln1192_95' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_95, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 41 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i16 %tmp_data_V_2 to i24" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 42 'sext' 'sext_ln1192_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.94ns)   --->   "%mul_ln1192_90 = mul i24 %sext_ln1192_90, 203" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 43 'mul' 'mul_ln1192_90' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.83ns)   --->   "%add_ln1192_96 = add i24 %mul_ln1192_90, 172032" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 44 'add' 'add_ln1192_96' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln708_92 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_96, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 45 'partselect' 'trunc_ln708_92' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i16 %tmp_data_V_3 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 46 'sext' 'sext_ln1192_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.94ns)   --->   "%mul_ln1192_91 = mul i25 %sext_ln1192_91, 401" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 47 'mul' 'mul_ln1192_91' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.83ns)   --->   "%add_ln1192_97 = add i25 %mul_ln1192_91, 291840" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 48 'add' 'add_ln1192_97' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_93 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_97, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 49 'partselect' 'trunc_ln708_93' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i16 %tmp_data_V_4 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 50 'sext' 'sext_ln1192_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.94ns)   --->   "%mul_ln1192_92 = mul i25 %sext_ln1192_92, 346" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 51 'mul' 'mul_ln1192_92' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.83ns)   --->   "%add_ln1192_98 = add i25 %mul_ln1192_92, 223232" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 52 'add' 'add_ln1192_98' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_94 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_98, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 53 'partselect' 'trunc_ln708_94' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i16 %tmp_data_V_5 to i24" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 54 'sext' 'sext_ln1192_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln1192_93 = mul i24 %sext_ln1192_93, 156" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 55 'mul' 'mul_ln1192_93' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.83ns)   --->   "%add_ln1192_99 = add i24 %mul_ln1192_93, 124928" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 56 'add' 'add_ln1192_99' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_95 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_99, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 57 'partselect' 'trunc_ln708_95' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i16 %tmp_data_V_6 to i24" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 58 'sext' 'sext_ln1192_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.94ns)   --->   "%mul_ln1192_94 = mul i24 %sext_ln1192_94, 223" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 59 'mul' 'mul_ln1192_94' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.83ns)   --->   "%add_ln1192_100 = add i24 %mul_ln1192_94, 169984" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 60 'add' 'add_ln1192_100' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_96 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_100, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 61 'partselect' 'trunc_ln708_96' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i16 %tmp_data_V_722 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 62 'sext' 'sext_ln1192_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.94ns)   --->   "%mul_ln1192_95 = mul i25 %sext_ln1192_95, 262" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 63 'mul' 'mul_ln1192_95' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.83ns)   --->   "%add_ln1192_101 = add i25 %mul_ln1192_95, 571392" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 64 'add' 'add_ln1192_101' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_97 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_101, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 65 'partselect' 'trunc_ln708_97' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i16 %tmp_data_V_8 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 66 'sext' 'sext_ln1192_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln1192_96 = mul i25 %sext_ln1192_96, 313" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 67 'mul' 'mul_ln1192_96' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.83ns)   --->   "%add_ln1192_102 = add i25 %mul_ln1192_96, 229376" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 68 'add' 'add_ln1192_102' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_98 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_102, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 69 'partselect' 'trunc_ln708_98' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i16 %tmp_data_V_9 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 70 'sext' 'sext_ln1192_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (1.94ns)   --->   "%mul_ln1192_97 = mul i25 %sext_ln1192_97, 472" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 71 'mul' 'mul_ln1192_97' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.83ns)   --->   "%add_ln1192_103 = add i25 %mul_ln1192_97, -105472" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 72 'add' 'add_ln1192_103' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_99 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_103, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 73 'partselect' 'trunc_ln708_99' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i16 %tmp_data_V_10 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 74 'sext' 'sext_ln1192_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.94ns)   --->   "%mul_ln1192_98 = mul i25 %sext_ln1192_98, 274" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 75 'mul' 'mul_ln1192_98' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.83ns)   --->   "%add_ln1192_104 = add i25 %mul_ln1192_98, -162816" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 76 'add' 'add_ln1192_104' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_100 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_104, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 77 'partselect' 'trunc_ln708_100' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i16 %tmp_data_V_11 to i26" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 78 'sext' 'sext_ln1192_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.94ns)   --->   "%mul_ln1192 = mul i26 %sext_ln1192_82, 545" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 79 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.84ns)   --->   "%add_ln1192_105 = add i26 %mul_ln1192, 584704" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 80 'add' 'add_ln1192_105' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_11_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_105, i32 10, i32 25)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 81 'partselect' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i16 %tmp_data_V_12 to i26" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 82 'sext' 'sext_ln1192_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (1.94ns)   --->   "%mul_ln1192_63 = mul i26 %sext_ln1192_83, 647" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 83 'mul' 'mul_ln1192_63' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.84ns)   --->   "%add_ln1192_106 = add i26 %mul_ln1192_63, -179200" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 84 'add' 'add_ln1192_106' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_12_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_106, i32 10, i32 25)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 85 'partselect' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i16 %tmp_data_V_13 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 86 'sext' 'sext_ln1192_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (1.94ns)   --->   "%mul_ln1192_99 = mul i25 %sext_ln1192_99, 451" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 87 'mul' 'mul_ln1192_99' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.83ns)   --->   "%add_ln1192_107 = add i25 %mul_ln1192_99, -417792" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 88 'add' 'add_ln1192_107' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln708_101 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_107, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 89 'partselect' 'trunc_ln708_101' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i16 %tmp_data_V_14 to i24" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 90 'sext' 'sext_ln1192_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (1.94ns)   --->   "%mul_ln1192_100 = mul i24 %sext_ln1192_100, 230" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 91 'mul' 'mul_ln1192_100' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/1] (0.83ns)   --->   "%add_ln1192_108 = add i24 %mul_ln1192_100, 163840" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 92 'add' 'add_ln1192_108' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_102 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_108, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 93 'partselect' 'trunc_ln708_102' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.23>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str42, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_mult.h:82->firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 126 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str40) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str40)" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 128 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 16, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:49]   --->   Operation 129 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_0_V = sext i15 %trunc_ln to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 130 'sext' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_1_V = sext i15 %trunc_ln708_s to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 131 'sext' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_data_2_V = sext i14 %trunc_ln708_92 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 132 'sext' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_3_V = sext i15 %trunc_ln708_93 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 133 'sext' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_data_4_V = sext i15 %trunc_ln708_94 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 134 'sext' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_data_5_V = sext i14 %trunc_ln708_95 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 135 'sext' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_6_V = sext i14 %trunc_ln708_96 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 136 'sext' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_data_7_V = sext i15 %trunc_ln708_97 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 137 'sext' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_data_8_V = sext i15 %trunc_ln708_98 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 138 'sext' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_data_9_V = sext i15 %trunc_ln708_99 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 139 'sext' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_data_10_V = sext i15 %trunc_ln708_100 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 140 'sext' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_data_13_V = sext i15 %trunc_ln708_101 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 141 'sext' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_data_14_V = sext i14 %trunc_ln708_102 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 142 'sext' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i16 %tmp_data_V_15 to i25" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 143 'sext' 'sext_ln1192_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (1.94ns)   --->   "%mul_ln1192_101 = mul i25 %sext_ln1192_101, 300" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 144 'mul' 'mul_ln1192_101' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.83ns)   --->   "%add_ln1192_109 = add i25 %mul_ln1192_101, 25600" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 145 'add' 'add_ln1192_109' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln708_103 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1192_109, i32 10, i32 24)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 146 'partselect' 'trunc_ln708_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_15_V = sext i15 %trunc_ln708_103 to i16" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 147 'sext' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:66]   --->   Operation 148 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str40, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:67]   --->   Operation 149 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:68]   --->   Operation 150 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.24ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_batchnorm_stream.h:51) [69]  (1.46 ns)
	'mul' operation ('mul_ln1192_88', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [87]  (1.94 ns)
	'add' operation ('add_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [88]  (0.838 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_89', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [92]  (1.94 ns)
	'add' operation ('add_ln1192_95', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [93]  (0.838 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_90', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [97]  (1.94 ns)
	'add' operation ('add_ln1192_96', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [98]  (0.833 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_91', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [102]  (1.94 ns)
	'add' operation ('add_ln1192_97', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [103]  (0.838 ns)

 <State 5>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_92', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [107]  (1.94 ns)
	'add' operation ('add_ln1192_98', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [108]  (0.838 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_93', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [112]  (1.94 ns)
	'add' operation ('add_ln1192_99', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [113]  (0.833 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_94', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [117]  (1.94 ns)
	'add' operation ('add_ln1192_100', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [118]  (0.833 ns)

 <State 8>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_95', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [122]  (1.94 ns)
	'add' operation ('add_ln1192_101', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [123]  (0.838 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_96', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [127]  (1.94 ns)
	'add' operation ('add_ln1192_102', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [128]  (0.838 ns)

 <State 10>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_97', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [132]  (1.94 ns)
	'add' operation ('add_ln1192_103', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [133]  (0.838 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_98', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [137]  (1.94 ns)
	'add' operation ('add_ln1192_104', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [138]  (0.838 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [142]  (1.94 ns)
	'add' operation ('add_ln1192_105', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [143]  (0.844 ns)

 <State 13>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_63', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [146]  (1.94 ns)
	'add' operation ('add_ln1192_106', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [147]  (0.844 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_99', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [150]  (1.94 ns)
	'add' operation ('add_ln1192_107', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [151]  (0.838 ns)

 <State 15>: 2.77ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_100', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [155]  (1.94 ns)
	'add' operation ('add_ln1192_108', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [156]  (0.833 ns)

 <State 16>: 4.24ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_101', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [160]  (1.94 ns)
	'add' operation ('add_ln1192_109', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [161]  (0.838 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_batchnorm_stream.h:66) [164]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
