<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff2/tapodyu/XsimWork/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling architecture behave of entity xil_defaultlib.l2_trigger_CTRL_BUS_s_axi [l2_trigger_ctrl_bus_s_axi_defaul...]&#xA;Compiling architecture rtl of entity xil_defaultlib.l2_trigger_sum_overP1_ram [\l2_trigger_sum_overP1_ram(1,5)\]&#xA;Compiling architecture arch of entity xil_defaultlib.l2_trigger_sum_overP1 [l2_trigger_sum_overp1_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.l2_trigger_data_shift1_ram [\l2_trigger_data_shift1_ram(1,5)...]&#xA;Compiling architecture arch of entity xil_defaultlib.l2_trigger_data_shift1 [l2_trigger_data_shift1_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.l2_trigger_thresh1_ram [\l2_trigger_thresh1_ram(1,5)\]&#xA;Compiling architecture arch of entity xil_defaultlib.l2_trigger_thresh1 [l2_trigger_thresh1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.l2_trigger [l2_trigger_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_in_stream [aesl_axi_s_in_stream_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_out_stream [aesl_axi_s_out_stream_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CTRL_BUS [aesl_axi_slave_ctrl_bus_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_l2_trigger_top&#xA;Built simulation snapshot l2_trigger&#xA;&#xA;&#xA;****** Webtalk v2016.2 (64-bit)&#xA;  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016&#xA;  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/alx/xil_proj/pdm_zynq_board/current/ip_develop/l2_trigger/solution1/sim/vhdl/xsim.dir/l2_trigger/webtalk/xsim_webtalk.tcl -notrace" projectName="l2_trigger" solutionName="solution1" date="2017-07-15T18:08:28.833+0300" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="l2_trigger" solutionName="solution1" date="2017-07-15T18:08:22.622+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
