// Seed: 2311693265
`define pp_2 0
`define pp_3 0
`timescale 1 ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1 = 1;
  logic id_2;
  type_5(
      1, 1, 1
  );
  assign id_2 = id_0;
  logic id_3;
endmodule
