0.6
2019.1
May 24 2019
14:51:52
/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_defines.v,1741032401,verilog,,,,,,,,,,,,
/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_defines.v,1741032401,verilog,,,,,,,,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/project_1.sim/sim_1/behav/xsim/glbl.v,1741046522,verilog,,,,glbl,,,,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv,,wb_intercon,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,1741032401,verilog,,,,wb_mux,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/soc_test.sv,,wishbone_controller,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alignment_units.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv,,load_aligner;store_aligner,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv,,alu;n_bit_add_sub,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv,,alu_control,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv,,branch_controller,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv,1741046741,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv,,clint_wishbone,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv,,control_unit,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv,1741046741,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv,,csr_file,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv,,data_mem,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv,1741046741,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv,,data_path,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv,,forwarding_unit,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv,,hazard_handler,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv,,imm_gen,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv,1741046741,systemVerilog,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wishbone_controller.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alignment_units.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/clint_wishbone.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_mem.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rom.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv;/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/soc_test.sv,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alignment_units.sv,,$unit_lib_sv;mux2x1;mux3x1;mux4x1;n_bit_dec;n_bit_dec_with_en;n_bit_reg;n_bit_reg_wclr;one_hot_mux2x1;one_hot_mux3x1;one_hot_mux4x1;riscv_types,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv,,decode_control,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv,,pipeline_controller,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv,,program_counter,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rom.sv,,reg_file,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rom.sv,1741046741,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv,,rom,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon.sv,,rv32i_top,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/rv32i_soc.sv,1741046741,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv,,rv32i_soc,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/bidirec.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv,,bidirec,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_defines.v,1741032401,verilog,,,,,,,,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_top.sv,1741032401,systemVerilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/gpio/gpio_defines.v,gpio_top,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/raminfr.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_receiver.v,,raminfr,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_defines.v,1741032401,verilog,,,,,,,,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_receiver.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_regs.v,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_defines.v,uart_receiver,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_regs.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_rfifo.v,,uart_regs,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_rfifo.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_sync_flops.v,,uart_rfifo,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_sync_flops.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_tfifo.v,,uart_sync_flops,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_tfifo.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_top.v,,uart_tfifo,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_top.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_transmitter.v,,uart_top,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_transmitter.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_wb.v,,uart_transmitter,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/uncore/uart/uart_wb.v,1741032401,verilog,,/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,,uart_wb,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
/home/binahmed/RV32I_MicroController_2/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/soc_test.sv,1741046741,systemVerilog,,,,soc_test,,,../../../../src/soc/uncore/gpio;../../../../src/soc/uncore/uart;../../../../src/sram/csrc,,,,,
