WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 13438944 heartbeat IPC: 0.7441 cumulative IPC: 0.4102 (Simulation time: 00 hr 02 min 56 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 37908122 heartbeat IPC: 0.4087 cumulative IPC: 0.4092 (Simulation time: 00 hr 08 min 23 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 48881865 cumulative IPC: 0.4091 (Simulation time: 00 hr 11 min 12 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 48881865 cumulative IPC: 0.4091 (Simulation time: 00 hr 11 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/602.gcc_s-1850B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4091 instructions: 20000001 cycles: 48881865
CPU 0 Branch Prediction Accuracy: 87.84% MPKI: 31.17 Average ROB Occupancy at Mispredict: 12.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0097
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     356880 HIT:        915 MISS:     355965
LLC LOAD         ACCESS:     355662 HIT:        365 MISS:     355297
LLC RFO          ACCESS:        128 HIT:          0 MISS:        128
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        483 HIT:        482 MISS:          1
LLC TRANSLATION  ACCESS:        607 HIT:         68 MISS:        539
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 78.96 cycles
cpu0_DTLB TOTAL        ACCESS:    4879795 HIT:    4853883 MISS:      25912
cpu0_DTLB LOAD         ACCESS:    4879795 HIT:    4853883 MISS:      25912
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 53.88 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    6476516 HIT:    5341387 MISS:    1135129
cpu0_L1D LOAD         ACCESS:    4585562 HIT:    3451370 MISS:    1134192
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1884903 HIT:    1884760 MISS:        143
cpu0_L1D TRANSLATION  ACCESS:       6051 HIT:       5257 MISS:        794
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.88 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     482781 HIT:     126384 MISS:     356397
cpu0_L2C LOAD         ACCESS:     480663 HIT:     125001 MISS:     355662
cpu0_L2C RFO          ACCESS:        128 HIT:          0 MISS:        128
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1196 HIT:       1196 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        794 HIT:        187 MISS:        607
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 99.86 cycles
cpu0_STLB TOTAL        ACCESS:       6511 HIT:        518 MISS:       5993
cpu0_STLB LOAD         ACCESS:       6511 HIT:        518 MISS:       5993
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 229.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     335263
  ROW_BUFFER_MISS:      20701
 AVG DBUS CONGESTED CYCLE: 3.877
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        280
  FULL:        223
