#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14e639600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14e627090 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
v0x14e65bc10_0 .var "clk", 0 0;
v0x14e65bd30_0 .net "pc_out", 3 0, L_0x14e65bfd0;  1 drivers
v0x14e65bdc0_0 .var "reset", 0 0;
S_0x14e627200 .scope module, "dut" "cpu" 3 14, 4 17 0, S_0x14e627090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "pc_out";
L_0x14e65bfd0 .functor BUFZ 4, v0x14e658530_0, C4<0000>, C4<0000>, C4<0000>;
v0x14e65a1e0_0 .net "ALUSel", 2 0, v0x14e656520_0;  1 drivers
v0x14e65a2c0_0 .net "BSel", 0 0, v0x14e6565f0_0;  1 drivers
v0x14e65a360_0 .net "ImmSel", 0 0, v0x14e656680_0;  1 drivers
v0x14e65a430_0 .net "MemRW", 0 0, v0x14e656730_0;  1 drivers
v0x14e65a500_0 .net "RegWEn", 0 0, v0x14e6567d0_0;  1 drivers
v0x14e65a610_0 .net "WBsel", 0 0, v0x14e6568b0_0;  1 drivers
L_0x150088010 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x14e65a6a0_0 .net/2u *"_ivl_0", 3 0, L_0x150088010;  1 drivers
L_0x150088298 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x14e65a730_0 .net/2u *"_ivl_22", 3 0, L_0x150088298;  1 drivers
v0x14e65a7c0_0 .net *"_ivl_24", 0 0, L_0x14e65d7d0;  1 drivers
v0x14e65a8d0_0 .net "alu_carry", 0 0, v0x14e655e40_0;  1 drivers
v0x14e65a960_0 .net "alu_input_b", 3 0, L_0x14e65d9f0;  1 drivers
v0x14e65a9f0_0 .net "alu_overflow", 0 0, v0x14e655fd0_0;  1 drivers
v0x14e65aa80_0 .net "alu_result", 3 0, v0x14e656070_0;  1 drivers
v0x14e65ab50_0 .net "alu_zero", 0 0, L_0x14e65db90;  1 drivers
v0x14e65abe0_0 .net "clk", 0 0, v0x14e65bc10_0;  1 drivers
v0x14e65ac70_0 .net "i_imm", 3 0, L_0x14e65c850;  1 drivers
v0x14e65ad00_0 .net "i_rd_addr", 2 0, L_0x14e65c530;  1 drivers
v0x14e65ae90_0 .net "i_rs1_addr", 2 0, L_0x14e65c5d0;  1 drivers
v0x14e65af40_0 .net "immediate", 3 0, L_0x14e65d8f0;  1 drivers
v0x14e65aff0_0 .net "instruction", 15 0, v0x14e657e30_0;  1 drivers
v0x14e65b090_0 .net "mem_read_data", 3 0, v0x14e6572f0_0;  1 drivers
v0x14e65b150_0 .net "opcode", 3 0, L_0x14e65c100;  1 drivers
v0x14e65b1e0_0 .net "pc_current", 3 0, v0x14e658530_0;  1 drivers
v0x14e65b2b0_0 .net "pc_next", 3 0, L_0x14e65be90;  1 drivers
v0x14e65b340_0 .net "pc_out", 3 0, L_0x14e65bfd0;  alias, 1 drivers
v0x14e65b3d0_0 .net "rd_addr", 2 0, L_0x14e65c1a0;  1 drivers
v0x14e65b490_0 .net "reset", 0 0, v0x14e65bdc0_0;  1 drivers
v0x14e65b540_0 .net "rs1_addr", 2 0, L_0x14e65c240;  1 drivers
v0x14e65b5f0_0 .net "rs1_data", 3 0, L_0x14e65d090;  1 drivers
v0x14e65b6c0_0 .net "rs2_addr", 2 0, L_0x14e65c320;  1 drivers
v0x14e65b750_0 .net "rs2_data", 3 0, L_0x14e65d6f0;  1 drivers
v0x14e65b820_0 .net "sw_base", 2 0, L_0x14e65c670;  1 drivers
v0x14e65b8d0_0 .net "sw_data", 2 0, L_0x14e65c710;  1 drivers
v0x14e65adb0_0 .net "sw_imm", 3 0, L_0x14e65ca10;  1 drivers
v0x14e65bb60_0 .net "write_back_data", 3 0, L_0x14e65dcb0;  1 drivers
L_0x14e65be90 .arith/sum 4, v0x14e658530_0, L_0x150088010;
L_0x14e65c100 .part v0x14e657e30_0, 12, 4;
L_0x14e65c1a0 .part v0x14e657e30_0, 9, 3;
L_0x14e65c240 .part v0x14e657e30_0, 6, 3;
L_0x14e65c320 .part v0x14e657e30_0, 3, 3;
L_0x14e65c530 .part v0x14e657e30_0, 9, 3;
L_0x14e65c5d0 .part v0x14e657e30_0, 6, 3;
L_0x14e65c670 .part v0x14e657e30_0, 6, 3;
L_0x14e65c710 .part v0x14e657e30_0, 9, 3;
L_0x14e65d7d0 .cmp/eq 4, L_0x14e65c100, L_0x150088298;
L_0x14e65d8f0 .functor MUXZ 4, L_0x14e65c850, L_0x14e65ca10, L_0x14e65d7d0, C4<>;
L_0x14e65d9f0 .functor MUXZ 4, L_0x14e65d6f0, L_0x14e65d8f0, v0x14e6565f0_0, C4<>;
L_0x14e65dcb0 .functor MUXZ 4, v0x14e6572f0_0, v0x14e656070_0, v0x14e6568b0_0, C4<>;
S_0x14e6232e0 .scope module, "arithmetic_logic_unit" "alu" 4 149, 5 5 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 4 "y";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "zero";
L_0x1500882e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14e649ad0_0 .net/2u *"_ivl_0", 3 0, L_0x1500882e0;  1 drivers
v0x14e655cd0_0 .net "a", 3 0, L_0x14e65d090;  alias, 1 drivers
v0x14e655d80_0 .net "b", 3 0, L_0x14e65d9f0;  alias, 1 drivers
v0x14e655e40_0 .var "carry_out", 0 0;
v0x14e655ee0_0 .net "op", 2 0, v0x14e656520_0;  alias, 1 drivers
v0x14e655fd0_0 .var "overflow", 0 0;
v0x14e656070_0 .var "y", 3 0;
v0x14e656120_0 .net "zero", 0 0, L_0x14e65db90;  alias, 1 drivers
E_0x14e63a6e0 .event anyedge, v0x14e655ee0_0, v0x14e655cd0_0, v0x14e655d80_0, v0x14e656070_0;
L_0x14e65db90 .cmp/eq 4, v0x14e656070_0, L_0x1500882e0;
S_0x14e656270 .scope module, "control_unit" "control" 4 111, 6 52 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "inst";
    .port_info 1 /OUTPUT 1 "ImmSel";
    .port_info 2 /OUTPUT 1 "RegWEn";
    .port_info 3 /OUTPUT 1 "BSel";
    .port_info 4 /OUTPUT 3 "ALUSel";
    .port_info 5 /OUTPUT 1 "MemRW";
    .port_info 6 /OUTPUT 1 "WBsel";
v0x14e656520_0 .var "ALUSel", 2 0;
v0x14e6565f0_0 .var "BSel", 0 0;
v0x14e656680_0 .var "ImmSel", 0 0;
v0x14e656730_0 .var "MemRW", 0 0;
v0x14e6567d0_0 .var "RegWEn", 0 0;
v0x14e6568b0_0 .var "WBsel", 0 0;
v0x14e656950_0 .net "inst", 15 0, v0x14e657e30_0;  alias, 1 drivers
v0x14e656a00_0 .net "opcode", 3 0, L_0x14e65cb30;  1 drivers
E_0x14e6564e0 .event anyedge, v0x14e656a00_0;
L_0x14e65cb30 .part v0x14e657e30_0, 12, 4;
S_0x14e656b60 .scope module, "data_memory" "dmem" 4 169, 7 14 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 4 "write_data";
    .port_info 4 /OUTPUT 4 "read_data";
v0x14e656eb0_0 .net "addr", 3 0, v0x14e656070_0;  alias, 1 drivers
v0x14e656f80_0 .net "clk", 0 0, v0x14e65bc10_0;  alias, 1 drivers
v0x14e657010_0 .var/i "i", 31 0;
v0x14e6570d0 .array "mem", 15 0, 3 0;
v0x14e6572f0_0 .var "read_data", 3 0;
v0x14e6573e0_0 .net "we", 0 0, v0x14e656730_0;  alias, 1 drivers
v0x14e657470_0 .net "write_data", 3 0, L_0x14e65d6f0;  alias, 1 drivers
E_0x14e656da0 .event posedge, v0x14e656f80_0;
v0x14e6570d0_0 .array/port v0x14e6570d0, 0;
v0x14e6570d0_1 .array/port v0x14e6570d0, 1;
v0x14e6570d0_2 .array/port v0x14e6570d0, 2;
E_0x14e656de0/0 .event anyedge, v0x14e656070_0, v0x14e6570d0_0, v0x14e6570d0_1, v0x14e6570d0_2;
v0x14e6570d0_3 .array/port v0x14e6570d0, 3;
v0x14e6570d0_4 .array/port v0x14e6570d0, 4;
v0x14e6570d0_5 .array/port v0x14e6570d0, 5;
v0x14e6570d0_6 .array/port v0x14e6570d0, 6;
E_0x14e656de0/1 .event anyedge, v0x14e6570d0_3, v0x14e6570d0_4, v0x14e6570d0_5, v0x14e6570d0_6;
v0x14e6570d0_7 .array/port v0x14e6570d0, 7;
v0x14e6570d0_8 .array/port v0x14e6570d0, 8;
v0x14e6570d0_9 .array/port v0x14e6570d0, 9;
v0x14e6570d0_10 .array/port v0x14e6570d0, 10;
E_0x14e656de0/2 .event anyedge, v0x14e6570d0_7, v0x14e6570d0_8, v0x14e6570d0_9, v0x14e6570d0_10;
v0x14e6570d0_11 .array/port v0x14e6570d0, 11;
v0x14e6570d0_12 .array/port v0x14e6570d0, 12;
v0x14e6570d0_13 .array/port v0x14e6570d0, 13;
v0x14e6570d0_14 .array/port v0x14e6570d0, 14;
E_0x14e656de0/3 .event anyedge, v0x14e6570d0_11, v0x14e6570d0_12, v0x14e6570d0_13, v0x14e6570d0_14;
v0x14e6570d0_15 .array/port v0x14e6570d0, 15;
E_0x14e656de0/4 .event anyedge, v0x14e6570d0_15;
E_0x14e656de0 .event/or E_0x14e656de0/0, E_0x14e656de0/1, E_0x14e656de0/2, E_0x14e656de0/3, E_0x14e656de0/4;
S_0x14e657590 .scope module, "immediate_generator" "immgen" 4 100, 8 13 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 4 "imm";
v0x14e657760_0 .net "imm", 3 0, L_0x14e65c850;  alias, 1 drivers
v0x14e657820_0 .net "imm6", 5 0, L_0x14e65c7b0;  1 drivers
v0x14e6578d0_0 .net "instr", 15 0, v0x14e657e30_0;  alias, 1 drivers
L_0x14e65c7b0 .part v0x14e657e30_0, 0, 6;
L_0x14e65c850 .part L_0x14e65c7b0, 0, 4;
S_0x14e6579c0 .scope module, "instruction_memory" "imem" 4 42, 9 33 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 16 "instr";
v0x14e657cd0_0 .net "addr", 3 0, v0x14e658530_0;  alias, 1 drivers
v0x14e657d90_0 .var/i "i", 31 0;
v0x14e657e30_0 .var "instr", 15 0;
v0x14e657f20 .array "mem", 15 0, 15 0;
v0x14e657f20_0 .array/port v0x14e657f20, 0;
v0x14e657f20_1 .array/port v0x14e657f20, 1;
v0x14e657f20_2 .array/port v0x14e657f20, 2;
E_0x14e657bf0/0 .event anyedge, v0x14e657cd0_0, v0x14e657f20_0, v0x14e657f20_1, v0x14e657f20_2;
v0x14e657f20_3 .array/port v0x14e657f20, 3;
v0x14e657f20_4 .array/port v0x14e657f20, 4;
v0x14e657f20_5 .array/port v0x14e657f20, 5;
v0x14e657f20_6 .array/port v0x14e657f20, 6;
E_0x14e657bf0/1 .event anyedge, v0x14e657f20_3, v0x14e657f20_4, v0x14e657f20_5, v0x14e657f20_6;
v0x14e657f20_7 .array/port v0x14e657f20, 7;
v0x14e657f20_8 .array/port v0x14e657f20, 8;
v0x14e657f20_9 .array/port v0x14e657f20, 9;
v0x14e657f20_10 .array/port v0x14e657f20, 10;
E_0x14e657bf0/2 .event anyedge, v0x14e657f20_7, v0x14e657f20_8, v0x14e657f20_9, v0x14e657f20_10;
v0x14e657f20_11 .array/port v0x14e657f20, 11;
v0x14e657f20_12 .array/port v0x14e657f20, 12;
v0x14e657f20_13 .array/port v0x14e657f20, 13;
v0x14e657f20_14 .array/port v0x14e657f20, 14;
E_0x14e657bf0/3 .event anyedge, v0x14e657f20_11, v0x14e657f20_12, v0x14e657f20_13, v0x14e657f20_14;
v0x14e657f20_15 .array/port v0x14e657f20, 15;
E_0x14e657bf0/4 .event anyedge, v0x14e657f20_15;
E_0x14e657bf0 .event/or E_0x14e657bf0/0, E_0x14e657bf0/1, E_0x14e657bf0/2, E_0x14e657bf0/3, E_0x14e657bf0/4;
S_0x14e658160 .scope module, "program_counter" "pc" 4 30, 10 13 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "next_pc";
    .port_info 3 /OUTPUT 4 "pc_out";
v0x14e6583d0_0 .net "clk", 0 0, v0x14e65bc10_0;  alias, 1 drivers
v0x14e658490_0 .net "next_pc", 3 0, L_0x14e65be90;  alias, 1 drivers
v0x14e658530_0 .var "pc_out", 3 0;
v0x14e658600_0 .net "reset", 0 0, v0x14e65bdc0_0;  alias, 1 drivers
E_0x14e658380 .event posedge, v0x14e658600_0, v0x14e656f80_0;
S_0x14e6586f0 .scope module, "register_file" "regfile" 4 122, 11 11 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 3 "rd_addr";
    .port_info 4 /INPUT 3 "rs1_addr";
    .port_info 5 /INPUT 3 "rs2_addr";
    .port_info 6 /INPUT 4 "rd_data";
    .port_info 7 /OUTPUT 4 "rs1_data";
    .port_info 8 /OUTPUT 4 "rs2_data";
v0x14e6589e0_0 .net *"_ivl_0", 31 0, L_0x14e65cbd0;  1 drivers
v0x14e658aa0_0 .net *"_ivl_10", 3 0, L_0x14e65cdf0;  1 drivers
v0x14e658b40_0 .net *"_ivl_12", 4 0, L_0x14e65ced0;  1 drivers
L_0x150088130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14e658bf0_0 .net *"_ivl_15", 1 0, L_0x150088130;  1 drivers
v0x14e658ca0_0 .net *"_ivl_18", 31 0, L_0x14e65d220;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14e658d90_0 .net *"_ivl_21", 28 0, L_0x150088178;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14e658e40_0 .net/2u *"_ivl_22", 31 0, L_0x1500881c0;  1 drivers
v0x14e658ef0_0 .net *"_ivl_24", 0 0, L_0x14e65d2c0;  1 drivers
L_0x150088208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14e658f90_0 .net/2u *"_ivl_26", 3 0, L_0x150088208;  1 drivers
v0x14e6590a0_0 .net *"_ivl_28", 3 0, L_0x14e65d420;  1 drivers
L_0x150088058 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14e659150_0 .net *"_ivl_3", 28 0, L_0x150088058;  1 drivers
v0x14e659200_0 .net *"_ivl_30", 4 0, L_0x14e65d4c0;  1 drivers
L_0x150088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14e6592b0_0 .net *"_ivl_33", 1 0, L_0x150088250;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14e659360_0 .net/2u *"_ivl_4", 31 0, L_0x1500880a0;  1 drivers
v0x14e659410_0 .net *"_ivl_6", 0 0, L_0x14e65ccb0;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14e6594b0_0 .net/2u *"_ivl_8", 3 0, L_0x1500880e8;  1 drivers
v0x14e659560_0 .net "clk", 0 0, v0x14e65bc10_0;  alias, 1 drivers
v0x14e6596f0_0 .var/i "i", 31 0;
v0x14e659780_0 .net "rd_addr", 2 0, L_0x14e65c1a0;  alias, 1 drivers
v0x14e659810_0 .net "rd_data", 3 0, L_0x14e65dcb0;  alias, 1 drivers
v0x14e6598a0 .array "regs", 0 7, 3 0;
v0x14e659930_0 .net "rs1_addr", 2 0, L_0x14e65c240;  alias, 1 drivers
v0x14e6599d0_0 .net "rs1_data", 3 0, L_0x14e65d090;  alias, 1 drivers
v0x14e659a70_0 .net "rs2_addr", 2 0, L_0x14e65c320;  alias, 1 drivers
v0x14e659b10_0 .net "rs2_data", 3 0, L_0x14e65d6f0;  alias, 1 drivers
o0x1500513c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14e659bd0_0 .net "rst", 0 0, o0x1500513c0;  0 drivers
v0x14e659c60_0 .net "we", 0 0, v0x14e6567d0_0;  alias, 1 drivers
L_0x14e65cbd0 .concat [ 3 29 0 0], L_0x14e65c240, L_0x150088058;
L_0x14e65ccb0 .cmp/eq 32, L_0x14e65cbd0, L_0x1500880a0;
L_0x14e65cdf0 .array/port v0x14e6598a0, L_0x14e65ced0;
L_0x14e65ced0 .concat [ 3 2 0 0], L_0x14e65c240, L_0x150088130;
L_0x14e65d090 .functor MUXZ 4, L_0x14e65cdf0, L_0x1500880e8, L_0x14e65ccb0, C4<>;
L_0x14e65d220 .concat [ 3 29 0 0], L_0x14e65c320, L_0x150088178;
L_0x14e65d2c0 .cmp/eq 32, L_0x14e65d220, L_0x1500881c0;
L_0x14e65d420 .array/port v0x14e6598a0, L_0x14e65d4c0;
L_0x14e65d4c0 .concat [ 3 2 0 0], L_0x14e65c320, L_0x150088250;
L_0x14e65d6f0 .functor MUXZ 4, L_0x14e65d420, L_0x150088208, L_0x14e65d2c0, C4<>;
S_0x14e659de0 .scope module, "sw_immediate_generator" "immgen" 4 105, 8 13 0, S_0x14e627200;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 4 "imm";
v0x14e659f90_0 .net "imm", 3 0, L_0x14e65ca10;  alias, 1 drivers
v0x14e65a050_0 .net "imm6", 5 0, L_0x14e65c970;  1 drivers
v0x14e65a100_0 .net "instr", 15 0, v0x14e657e30_0;  alias, 1 drivers
L_0x14e65c970 .part v0x14e657e30_0, 0, 6;
L_0x14e65ca10 .part L_0x14e65c970, 0, 4;
    .scope S_0x14e658160;
T_0 ;
    %wait E_0x14e658380;
    %load/vec4 v0x14e658600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14e658530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14e658490_0;
    %assign/vec4 v0x14e658530_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14e6579c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e657d90_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x14e657d90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x14e657d90_0;
    %store/vec4a v0x14e657f20, 4, 0;
    %load/vec4 v0x14e657d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14e657d90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 4613, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e657f20, 4, 0;
    %pushi/vec4 5122, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e657f20, 4, 0;
    %pushi/vec4 9856, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e657f20, 4, 0;
    %pushi/vec4 2136, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e657f20, 4, 0;
    %pushi/vec4 2824, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e657f20, 4, 0;
    %pushi/vec4 13633, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e657f20, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x14e6579c0;
T_2 ;
    %wait E_0x14e657bf0;
    %load/vec4 v0x14e657cd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14e657f20, 4;
    %store/vec4 v0x14e657e30_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14e656270;
T_3 ;
    %wait E_0x14e6564e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e6567d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e6565f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14e656520_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6568b0_0, 0, 1;
    %load/vec4 v0x14e656a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e6567d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e6565f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14e656520_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6568b0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6567d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e6565f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14e656520_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6568b0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6567d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e656680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6565f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14e656520_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6568b0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6567d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e656680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6565f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14e656520_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e656730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e6568b0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e6567d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e656680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6565f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14e656520_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e656730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e6568b0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14e6586f0;
T_4 ;
    %wait E_0x14e656da0;
    %load/vec4 v0x14e659bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e6596f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x14e6596f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x14e6596f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14e6598a0, 0, 4;
    %load/vec4 v0x14e6596f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14e6596f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14e659c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x14e659780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x14e659810_0;
    %load/vec4 v0x14e659780_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14e6598a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14e6232e0;
T_5 ;
    %wait E_0x14e63a6e0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14e656070_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e655e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e655fd0_0, 0, 1;
    %load/vec4 v0x14e655ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14e656070_0, 0, 4;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x14e655cd0_0;
    %pad/u 5;
    %load/vec4 v0x14e655d80_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x14e656070_0, 0, 4;
    %store/vec4 v0x14e655e40_0, 0, 1;
    %load/vec4 v0x14e655cd0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x14e655d80_0;
    %parti/s 1, 3, 3;
    %xor;
    %inv;
    %load/vec4 v0x14e656070_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x14e655cd0_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %store/vec4 v0x14e655fd0_0, 0, 1;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x14e655cd0_0;
    %load/vec4 v0x14e655d80_0;
    %sub;
    %store/vec4 v0x14e656070_0, 0, 4;
    %load/vec4 v0x14e655d80_0;
    %load/vec4 v0x14e655cd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0x14e655e40_0, 0, 1;
    %load/vec4 v0x14e655cd0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x14e655d80_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0x14e656070_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x14e655cd0_0;
    %parti/s 1, 3, 3;
    %xor;
    %and;
    %store/vec4 v0x14e655fd0_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x14e655cd0_0;
    %load/vec4 v0x14e655d80_0;
    %and;
    %store/vec4 v0x14e656070_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x14e655cd0_0;
    %load/vec4 v0x14e655d80_0;
    %or;
    %store/vec4 v0x14e656070_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x14e655cd0_0;
    %load/vec4 v0x14e655d80_0;
    %xor;
    %store/vec4 v0x14e656070_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x14e655cd0_0;
    %load/vec4 v0x14e655d80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v0x14e656070_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14e656b60;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e657010_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x14e657010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0x14e657010_0;
    %store/vec4a v0x14e6570d0, 4, 0;
    %load/vec4 v0x14e657010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14e657010_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e6570d0, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e6570d0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e6570d0, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e6570d0, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e6570d0, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14e6570d0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x14e656b60;
T_7 ;
    %wait E_0x14e656de0;
    %load/vec4 v0x14e656eb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x14e6570d0, 4;
    %store/vec4 v0x14e6572f0_0, 0, 4;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14e656b60;
T_8 ;
    %wait E_0x14e656da0;
    %load/vec4 v0x14e6573e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14e657470_0;
    %load/vec4 v0x14e656eb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14e6570d0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14e627090;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e65bc10_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0x14e65bc10_0;
    %inv;
    %store/vec4 v0x14e65bc10_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x14e627090;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14e65bdc0_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e65bdc0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x14e627090;
T_11 ;
    %vpi_call/w 3 37 "$dumpfile", "../results/cpu_tb.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14e627090 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x14e627090;
T_12 ;
    %vpi_call/w 3 43 "$display", "Time | PC | Instr | x1 x2 x3 x4 x5 | DMEM[2] DMEM[3]" {0 0 0};
T_12.0 ;
    %wait E_0x14e656da0;
    %delay 1000, 0;
    %vpi_call/w 3 51 "$display", "%4t | %2d | %h |  %d  %d  %d  %d  %d |    %d       %d", $time, v0x14e65bd30_0, v0x14e65aff0_0, &A<v0x14e6598a0, 1>, &A<v0x14e6598a0, 2>, &A<v0x14e6598a0, 3>, &A<v0x14e6598a0, 4>, &A<v0x14e6598a0, 5>, &A<v0x14e6570d0, 2>, &A<v0x14e6570d0, 3> {0 0 0};
    %load/vec4 v0x14e65bd30_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_12.1, 4;
    %vpi_call/w 3 67 "$display", "Program finished." {0 0 0};
    %vpi_call/w 3 68 "$finish" {0 0 0};
T_12.1 ;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "../tb/cpu_tb.v";
    "../rtl/cpu.v";
    "../rtl/alu.v";
    "../rtl/control.v";
    "../rtl/dmem.v";
    "../rtl/immgen.v";
    "../rtl/imem.v";
    "../rtl/pc.v";
    "../rtl/regfile.v";
