Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Nov 23 21:57:22 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_Halfband_v1_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 3.153ns (49.096%)  route 3.269ns (50.904%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.465 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[7]
                         net (fo=1, routed)           0.034     6.499    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[15]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[15]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[15]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 3.143ns (49.024%)  route 3.268ns (50.976%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     6.455 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[5]
                         net (fo=1, routed)           0.033     6.488    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[13]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[13]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[13]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 3.139ns (48.985%)  route 3.269ns (51.015%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     6.451 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[6]
                         net (fo=1, routed)           0.034     6.485    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[14]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[14]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[14]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 3.101ns (48.696%)  route 3.267ns (51.304%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     6.413 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[4]
                         net (fo=1, routed)           0.032     6.445    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[12]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[12]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[12]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 3.096ns (48.640%)  route 3.269ns (51.360%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.408 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[3]
                         net (fo=1, routed)           0.034     6.442    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[11]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[11]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[11]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.088ns (48.583%)  route 3.268ns (51.417%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.400 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[1]
                         net (fo=1, routed)           0.033     6.433    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[9]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[9]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[9]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 3.075ns (48.470%)  route 3.269ns (51.530%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     6.387 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[2]
                         net (fo=1, routed)           0.034     6.421    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[10]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[10]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[10]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 3.060ns (48.363%)  route 3.267ns (51.637%))
  Logic Levels:           16  (CARRY8=8 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.264 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.294    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1_n_0
    SLICE_X15Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.372 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2/O[0]
                         net (fo=1, routed)           0.032     6.404    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[8]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[8]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y63         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[8]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 2.944ns (47.614%)  route 3.239ns (52.386%))
  Logic Levels:           15  (CARRY8=7 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     6.226 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/O[7]
                         net (fo=1, routed)           0.034     6.260    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[7]
    SLICE_X15Y62         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y62         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[7]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y62         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[7]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/y3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.930ns (47.495%)  route 3.239ns (52.505%))
  Logic Levels:           15  (CARRY8=7 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.077     0.077    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y43        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y43        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     0.359 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.340     0.699    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg_n_104
    SLICE_X15Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     0.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_7/O
                         net (fo=1, routed)           0.013     0.864    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46_n_25
    SLICE_X15Y105        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     1.039 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry/O[2]
                         net (fo=1, routed)           0.223     1.262    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_161_fu_2872_p1[2]
    SLICE_X16Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     1.449 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6/O
                         net (fo=1, routed)           0.015     1.464    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry_i_6_n_0
    SLICE_X16Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     1.742 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry/O[5]
                         net (fo=2, routed)           0.560     2.302    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_171_fu_2885_p1[5]
    SLICE_X15Y81         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.526 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3/O
                         net (fo=1, routed)           0.015     2.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_i_3_n_0
    SLICE_X15Y81         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry/CO[7]
                         net (fo=1, routed)           0.030     2.803    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry_n_0
    SLICE_X15Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     2.917 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0/O[3]
                         net (fo=2, routed)           0.559     3.476    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/sext_ln71_172_fu_2895_p1[11]
    SLICE_X16Y66         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     3.663 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4/O
                         net (fo=2, routed)           0.264     3.926    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_4_n_0
    SLICE_X16Y66         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     4.149 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12/O
                         net (fo=1, routed)           0.011     4.160    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_i_12_n_0
    SLICE_X16Y66         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     4.392 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.422    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__0_n_0
    SLICE_X16Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.541 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1/O[4]
                         net (fo=3, routed)           0.329     4.870    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/y3_reg[15][4]
    SLICE_X14Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152     5.022 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19/O
                         net (fo=2, routed)           0.334     5.356    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19_n_0
    SLICE_X14Y62         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     5.493 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3/O
                         net (fo=2, routed)           0.468     5.961    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/add_ln71_5_reg_3800_reg[21][5]
    SLICE_X15Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.017 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.032    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43_n_50
    SLICE_X15Y62         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     6.212 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1/O[6]
                         net (fo=1, routed)           0.034     6.246    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_return[6]
    SLICE_X15Y62         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4088, unset)         0.029    10.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y62         FDRE                                         r  bd_0_i/hls_inst/inst/y3_reg[6]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X15Y62         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/y3_reg[6]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  3.792    




