 
                              IC Compiler II (TM)

             Version T-2022.03-SP5 for linux64 - Nov 01, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/subhasis/.synopsys_icc2_gui/preferences.tcl
icc2_shell> source top.tcl
puts "RM-info : Running script [info script]\n"
RM-info : Running script /home/subhasis/VSDBabySoC/scripts/PD_flow/icc2_common_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME                 "vsdbabysoc" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX              "sky130_fd_sc_hd" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY              "${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY           [list /home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/LEF/sky130_v5_7magic.lef /home/subhasis/VSDBabySoC/src/lef/avsddac.lef /home/subhasis/VSDBabySoC/src/lef/avsdpll.lef]    ;# Required; a list of reference libraries for the design library.
;#      for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#              - specify the list of physical source files to be used for library configuration during create_lib
;#      for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;#      for hierarchical designs using ETMs: include the ETM library in the list.
;#              - If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#                in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#                absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES       "/home/subhasis/VSDBabySoC/output/vsdbabysoc_net.v"     ;# Verilog netlist files;
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE                    ""      ;# A UPF file
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE       ""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.    
set TCL_PARASITIC_SETUP_FILE    "./init_design.read_parasitic_tech_example.tcl" ;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
#set TCL_MCMM_SETUP_FILE         ""
set TCL_MCMM_SETUP_FILE         "./init_design.mcmm_example.auto_expanded.tcl"  ;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE                   "/home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/milkywayORtechFiles/sky130_fd_sc_hd.tf"       ;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB                    ""      ;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE         "./init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "{met1 horizontal} {met2 vertical} {met3 horizontal} {met4 vertical} {met5 horizontal}" 
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR ""      ;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE  ""      ;# A UPF file to resolve UPF supply sets
#set DEF_FLOORPLAN_FILES                "/home/kunal/design/scripts/pnr/ICC2-RM_P-2019.03-SP4/write_data_dir/picorv32/picorv32.icc.floorplan/floorplan.def.gz"  ;# DEF files which contain the floorplan information;
set DEF_FLOORPLAN_FILES                ""  ;# DEF files which contain the floorplan information;
;#      for DP: not required
;#      for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#               initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;#               not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE               ""      ;# A scan DEF file for scan chain information;
;#      for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS         {}      ;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}}   
set SITE_DEFAULT                ""      ;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST  ""              ;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER           "met1"  ;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER           "met5"  ;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW  false   ;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY                [list /home/subhasis/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.db /home/subhasis/VSDBabySoC/src/lib/avsdpll.db /home/subhasis/VSDBabySoC/src/lib/avsddac.db]     ;# Specify .db files;
;#      for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;#      for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#      for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#              - the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE                "hier"  ;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR: this should set to flat (default)
;#      for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL    ""      ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR and for DP: not used.
set RELEASE_DIR_DP              "write_data_dir_hier"   ;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#      for DP: not used 
set RELEASE_LABEL_NAME_DP       "vsdbabysoc_label"      
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR             ""      ;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;     
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH         ""      ;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/subhasis/VSDBabySoC/scripts/PD_flow/icc2_common_setup.tcl

puts "RM-info : Running script [info script]\n"
RM-info : Running script /home/subhasis/VSDBabySoC/scripts/PD_flow/icc2_dp_setup.tcl

##########################################################################################
# Tool: IC Compiler II 
# Script: icc2_dp_setup.tcl 
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
#                               Flow Setup
##########################################################################################
set DP_FLOW         "flat"    ;# hier or flat
set FLOORPLAN_STYLE "channel" ;# Supported design styles channel, abutted
set CHECK_DESIGN    "true"    ;# run atomic check_design pre checks prior to DP commands
set DISTRIBUTED 0  ;# Use distributed runs
### It is required to include the set_host_options command to enable distributed mode tasks. For example,
set_host_options -max_cores 8
#set_host_options -name block_script -submit_command [list qsub -P bnormal -l mem_free=6G,qsc=o -cwd]
set BLOCK_DIST_JOB_FILE             ""     ;# File to set block specific resource requests for distributed jobs
# For example:
#   set_host_options -name block_script  -submit_command "bsub -q normal"
#   set_host_options -name large_block   -submit_command "bsub -q huge"
#   set_host_options -name special_block -submit_command "rsh" local_machine
#   set_app_options -block [get_block block4] -list {plan.distributed_run.block_host large_block}
#   set_app_options -block [get_block block5] -list {plan.distributed_run.block_host large_block}
#   set_app_options -block [get_block block2] -list {plan.distributed_run.block_host special_block}
#  
#   All the jobs associated with blocks that do not have the plan.distributed_run.block_host app option specified
#   will run using the block_script host option. The jobs for blocks block4 and block5 will use the large_block 
#   host option. The job form  block2  will  use  the  special_block host option.
##########################################################################################
# If the design is run with MIBs then change the block list appropriately
##########################################################################################
set DP_BLOCK_REFS                     [list] ;# design names for each physical block (including black boxes) in the design;
;# this includes bottom and mid level blocks in a Multiple Physical Hierarchy (MPH) design
set DP_INTERMEDIATE_LEVEL_BLOCK_REFS  [list data_memory] ;# design reference names for mid level blocks only
set DP_BB_BLOCK_REFS                  [list] ;# Black Box reference names 
set BOTTOM_BLOCK_VIEW             "abstract" ;# Support abstract or design view for bottom blocks
;# in the hier flow
set INTERMEDIATE_BLOCK_VIEW       "abstract" ;# Support abstract or design view for intermediate blocks
if { [info exists INTERMEDIATE_BLOCK_VIEW] && $INTERMEDIATE_BLOCK_VIEW == "abstract" } {
   set_app_options -name abstract.allow_all_level_abstract -value true  ;# Dafult value is false
}
Warning: Application option 'abstract.allow_all_level_abstract' will be made block-scoped in the upcoming 2019.12 release. (ABS-549)
# Provide blackbox instanace: target area, BB UPF file, BB Timing file, boundary
#set DP_BB_BLOCK_REFS "leon3s_bb"
#set DP_BB_BLOCKS(leon3s_bb,area)        [list 1346051] ;
#set DP_BB_BLOCKS(leon3s_bb,upf)         [list ${des_dir}/leon3s_bb.upf] ;
#set DP_BB_BLOCKS(leon3s_bb,timing)      [list ${des_dir}/leon3s_bbt.tcl] ;
#set DP_BB_BLOCKS(leon3s_bb,boundary)    { {x1 y1} {x2 y1} {x2 y2} {x1 y2} {x1 y1} } ;
#set DP_BB_SPLIT    "true"
##########################################################################################
#                               CONSTRAINTS / UPF INTENT
##########################################################################################
set TCL_TIMING_RULER_SETUP_FILE       "" ;# file sourced to define parasitic constraints for use with timing ruler 
# before full extraction environment is defined
# Example setup file:
#       set_parasitic_parameters \
                                          #         -early_spec para_WORST \
                                          #         -late_spec para_WORST
set CONSTRAINT_MAPPING_FILE           "" ;# Constraint Mapping File. Default is "split/mapfile"
set TCL_UPF_FILE                      "" ;# Optional power intent TCL script
##########################################################################################
#                               TOP LEVEL FLOORPLAN CREATION (die, pad, RDL) / PLACE IO
##########################################################################################
set TCL_PHYSICAL_CONSTRAINTS_FILE     "" ;# TCL script for primary die area creation. If specified, DEF_FLOORPLAN_FILES will be loaded after TCL_PHYSICAL_CONSTRAINTS_FILE
set TCL_PRE_COMMIT_FILE               "" ;# file sourced to set attributes, lib cell purposes, .. etc on specific cells, prior to running commit_block
set TCL_USER_INIT_DP_POST_SCRIPT      "" ;# An optional Tcl file to be sourced at the very end of init_dp.tcl before save_block.
##########################################################################################
#                               PRE_SHAPING
##########################################################################################
set TCL_USER_PRE_SHAPING_PRE_SCRIPT   "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PRE_SHAPING_POST_SCRIPT  "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PLACE_IO
##########################################################################################
set TCL_PAD_CONSTRAINTS_FILE          "" ;# file sourced to create everything needed by place_io to complete IO placement
;# including flip chip bumps, and io constraints
set TCL_RDL_FILE                      "" ;# file sourced to create RDL routes
set TCL_USER_PLACE_IO_PRE_SCRIPT      "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PLACE_IO_POST_SCRIPT     "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               SHAPING
##########################################################################################
switch $FLOORPLAN_STYLE {
   channel {set SHAPING_CMD_OPTIONS           "-channels true"} 
   abutted {set SHAPING_CMD_OPTIONS           "-channels false"} 
}
set TCL_SHAPING_CONSTRAINTS_FILE      "" ;# Specify any constraints prior to shaping i.e. set_shaping_options
# or specify some block shapes manually, for example:
#    set_block_boundary -cell block1 -boundary {{2.10 2.16} {2.10 273.60} \
                                          #    {262.02 273.60} {262.02 2.16}} -orientation R0
#    set_fixed_objects [get_cells block1]
# Support TCL based shaping constraints
# An example is in rm_icc2_dp_scripts/tcl_shaping_constraints_example.tcl
set SHAPING_CONSTRAINTS_FILE          "" ;# Will be included as the -constraint_file option for shape_blocks
set TCL_SHAPING_PNS_STRATEGY_FILE     "" ;# file sourced to create PG strategies for block grid creation
set TCL_MANUAL_SHAPING_FILE           "" ;# File sourced to re-create all block shapes.
# If this file exists, automatic shaping will be by-passed.
# Existing auto or manual block shapes can be written out using the following:
#    write_floorplan -objects <BLOCK_INSTS>
set TCL_USER_SHAPING_PRE_SCRIPT       "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_SHAPING_POST_SCRIPT      "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PLACEMENT
##########################################################################################
set TCL_PLACEMENT_CONSTRAINTS_FILE    "" ;# Placeholder for any macro or standard cell placement constraints & options.
# File is sourced prior to DP placement
set PLACEMENT_PIN_CONSTRAINT_AWARE    "false" ;# tells create_placement to consider pin constraints during placement
set USE_INCREMENTAL_DATA              "0" ;# Use floorplan constraints that were written out on a previous run
set CONGESTION_DRIVEN_PLACEMENT       "" ;# Set to one of the following: std_cell, macro, or both to enable congestion driven placement
set TIMING_DRIVEN_PLACEMENT           "" ;# Set to one of the following: std_cell, macro, or both to enable timing driven placement
set TCL_USER_PLACEMENT_PRE_SCRIPT     "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PLACEMENT_POST_SCRIPT    "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               GLOBAL PLANNING
##########################################################################################
set TCL_GLOBAL_PLANNING_FILE          "" ;#Global planning for bus/critical nets
##########################################################################################
#                               PNS
##########################################################################################
set TCL_PNS_FILE                      "./pns_example.tcl" ;# File sourced to define all power structures. 
# This file will include the following types of PG commands:
#   PG Regions
#   PG Patterns
#   PG Strategies
# Note: The file should not contain compile_pg statements
# An example is in rm_icc2_dp_scripts/pns_example.tcl
set PNS_CHARACTERIZE_FLOW             "true"  ;# Perform PG characterization and implementation
set TCL_COMPILE_PG_FILE               "./compile_pg_example.tcl" ;# File should contain all the compile_pg_* commands to create the power networks 
# specified in the strategies in the TCL_PNS_FILE. 
# An example is in rm_icc2_dp_scripts/compile_pg_example.tcl
set TCL_PG_PUSHDOWN_FILE              "" ;# Create this file to facilitate manual pushdown and bypass auto pushdown in the flow.
set TCL_POST_PNS_FILE                 "" ;# If it exists, this file will be sourced after PG creation.
set TCL_USER_CREATE_POWER_PRE_SCRIPT  "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_CREATE_POWER_POST_SCRIPT "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PLACE PINS
##########################################################################################
##Note:Feedthroughs are disabled by default. Enable feedthroughs either through set_*_pin_constraints  Tcl commands or through Pin constraints file
set TCL_PIN_CONSTRAINT_FILE           "" ;# file sourced to apply set_*_pin_constraints to the design
set CUSTOM_PIN_CONSTRAINT_FILE        "" ;# will be loaded via read_pin_constraints -file
;# used for more complex pin constraints, 
;# or in constraint replay
set PLACE_PINS_SELF                   "true" ;# Set to true if the block's top level pins are not all connected to IO drivers.
set TIMING_PIN_PLACEMENT              "true" ;# Set to true for timing driven pin placement
set TCL_USER_PLACE_PINS_PRE_SCRIPT    "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PLACE_PINS_POST_SCRIPT   "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PRE-TIMING
##########################################################################################
set TCL_USER_PRE_TIMING_PRE_SCRIPT    "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PRE_TIMING_POST_SCRIPT   "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               TIMING ESTIMATION
##########################################################################################
set TCL_TIMING_ESTIMATION_SETUP_FILE       "" ;# Specify any constraints prior to timing estimation
set TCL_USER_TIMING_ESTIMATION_PRE_SCRIPT  "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_TIMING_ESTIMATION_POST_SCRIPT "" ;# An optional Tcl file to be sourced at the very end of the task
set TCL_LIB_CELL_DONT_USE_FILE             "" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands);
;#  to prevent estimate_timing picking a lib_cell not used by pnr flow.
;#  please specify non-optimization purpose lib cells in the file. 
##########################################################################################
#                               BUDGETING
##########################################################################################
set TCL_BUDGETING_SETUP_FILE                "" ;# Specify any constraints prior to budgeting
set TCL_BOUNDARY_BUDGETING_CONSTRAINTS_FILE "" ;# An optional user constraints file to override compute_budget_constraints
set TCL_USER_BUDGETING_PRE_SCRIPT           "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_BUDGETING_POST_SCRIPT          "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
## System Variables (there's no need to change the following)
##########################################################################################
set WORK_DIR ./work
set WORK_DIR_WRITE_DATA ./write_data_dir
if !{[file exists $WORK_DIR]} {file mkdir $WORK_DIR}
set SPLIT_CONSTRAINTS_LABEL_NAME split_constraints
set INIT_DP_LABEL_NAME init_dp
set PRE_SHAPING_LABEL_NAME pre_shaping
set PLACE_IO_LABEL_NAME place_io
set SHAPING_LABEL_NAME shaping
set PLACEMENT_LABEL_NAME placement
set CREATE_POWER_LABEL_NAME create_power
set CLOCK_TRUNK_PLANNING_LABEL_NAME clock_trunk_planning
set PLACE_PINS_LABEL_NAME place_pins
set PRE_TIMING_LABEL_NAME pre_timing
set TIMING_ESTIMATION_LABEL_NAME timing_estimation
set BUDGETING_LABEL_NAME budgeting
# Block label to be release by write_data
if {$DP_FLOW == "flat"} {
   set WRITE_DATA_LABEL_NAME timing_estimation
} else {
   set WRITE_DATA_LABEL_NAME budgeting
}
## Directories
set OUTPUTS_DIR "./outputs_icc2"        ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR "./rpts_icc2"           ;# Directory to write reports; mainly used by report_qor.tcl
set REPORTS_DIR_SPLIT_CONSTRAINTS $REPORTS_DIR/$SPLIT_CONSTRAINTS_LABEL_NAME
set REPORTS_DIR_INIT_DP $REPORTS_DIR/$INIT_DP_LABEL_NAME
set REPORTS_DIR_PRE_SHAPING $REPORTS_DIR/$PRE_SHAPING_LABEL_NAME
set REPORTS_DIR_PLACE_IO $REPORTS_DIR/$PLACE_IO_LABEL_NAME
set REPORTS_DIR_SHAPING $REPORTS_DIR/$SHAPING_LABEL_NAME
set REPORTS_DIR_PLACEMENT $REPORTS_DIR/$PLACEMENT_LABEL_NAME
set REPORTS_DIR_CREATE_POWER $REPORTS_DIR/$CREATE_POWER_LABEL_NAME
set REPORTS_DIR_CLOCK_TRUNK_PLANNING $REPORTS_DIR/$CLOCK_TRUNK_PLANNING_LABEL_NAME
set REPORTS_DIR_PLACE_PINS $REPORTS_DIR/$PLACE_PINS_LABEL_NAME
set REPORTS_DIR_PRE_TIMING $REPORTS_DIR/$PRE_TIMING_LABEL_NAME
set REPORTS_DIR_TIMING_ESTIMATION $REPORTS_DIR/$TIMING_ESTIMATION_LABEL_NAME
set REPORTS_DIR_BUDGETING $REPORTS_DIR/$BUDGETING_LABEL_NAME
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR}
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR}
if !{[file exists $REPORTS_DIR_SPLIT_CONSTRAINTS]} {file mkdir $REPORTS_DIR_SPLIT_CONSTRAINTS}
if !{[file exists $REPORTS_DIR_INIT_DP]} {file mkdir $REPORTS_DIR_INIT_DP}
if !{[file exists $REPORTS_DIR_PRE_SHAPING]} {file mkdir $REPORTS_DIR_PRE_SHAPING}
if !{[file exists $REPORTS_DIR_PLACE_IO]} {file mkdir $REPORTS_DIR_PLACE_IO}
if !{[file exists $REPORTS_DIR_SHAPING]} {file mkdir $REPORTS_DIR_SHAPING}
if !{[file exists $REPORTS_DIR_PLACEMENT]} {file mkdir $REPORTS_DIR_PLACEMENT}
if !{[file exists $REPORTS_DIR_CREATE_POWER]} {file mkdir $REPORTS_DIR_CREATE_POWER}
if !{[file exists $REPORTS_DIR_CLOCK_TRUNK_PLANNING]} {file mkdir $REPORTS_DIR_CLOCK_TRUNK_PLANNING}
if !{[file exists $REPORTS_DIR_PLACE_PINS]} {file mkdir $REPORTS_DIR_PLACE_PINS}
if !{[file exists $REPORTS_DIR_PRE_TIMING]} {file mkdir $REPORTS_DIR_PRE_TIMING}
if !{[file exists $REPORTS_DIR_TIMING_ESTIMATION]} {file mkdir $REPORTS_DIR_TIMING_ESTIMATION}
if !{[file exists $REPORTS_DIR_BUDGETING]} {file mkdir $REPORTS_DIR_BUDGETING}
if {[info exists env(LOGS_DIR)]} {
   set log_dir $env(LOGS_DIR)
} else {
   set log_dir ./logs_icc2 
}
set search_path [list ./rm_icc2_dp_scripts ./rm_icc2_pnr_scripts $WORK_DIR ] 
lappend search_path .
##########################################################################################
#                               Optional Settings
##########################################################################################
set_message_info -id PVT-012 -limit 1
set_message_info -id PVT-013 -limit 1
set search_path "/home/subhasis/VSDBabySoC/src/lib/"
set_app_var link_library "sky130_fd_sc_hd__tt_025C_1v80.db avsdpll.db avsddac.db"
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/subhasis/VSDBabySoC/scripts/PD_flow/icc2_dp_setup.tcl

RM-info : create_lib ./work/vsdbabysocsky130_fd_sc_hd -tech /home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/milkywayORtechFiles/sky130_fd_sc_hd.tf -ref_libs {/home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/LEF/sky130_v5_7magic.lef /home/subhasis/VSDBabySoC/src/lef/avsddac.lef /home/subhasis/VSDBabySoC/src/lef/avsdpll.lef}
Warning: sky130_fd_sc_hd.tf line 26, unsupported syntax 'fatWireViaKeepoutMode' in 'Technology' section. It will be ignored. (TECH-002)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Layer 'via4/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Layer 'via4/met5' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Layer 'via3/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Layer 'via3/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Layer 'via2/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Layer 'via2/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Layer 'via/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Layer 'via/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Layer 'mcon/li1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: Layer 'mcon/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (sky130_fd_sc_hd.tf line 851) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (sky130_fd_sc_hd.tf line 859) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (sky130_fd_sc_hd.tf line 867) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (sky130_fd_sc_hd.tf line 875) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (sky130_fd_sc_hd.tf line 883) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (sky130_fd_sc_hd.tf line 891) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (sky130_fd_sc_hd.tf line 899) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (sky130_fd_sc_hd.tf line 907) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (sky130_fd_sc_hd.tf line 915) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (sky130_fd_sc_hd.tf line 923) (TECH-034)
Information: Loading technology file '/home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/milkywayORtechFiles/sky130_fd_sc_hd.tf' (FILE-007)
...Created 4 lib groups

... 4 cell libraries and 1 aggregate library to build.


... checking whether need to build aggregate library: EXPLORE_macros.ndm (1/1)
... checking whether can reuse library under output directory
reuse existing cell library under output directory: CLIBs/EXPLORE_macros.ndm

... checking whether need to build cell library: sky130_fd_sc_hd__tt_025C_1v80.ndm (1/4)
... checking whether can reuse library under output directory
reuse existing cell library under output directory: CLIBs/sky130_fd_sc_hd__tt_025C_1v80.ndm

... checking whether need to build cell library: sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm (4/4)
... checking whether can reuse library under output directory
reuse existing cell library under output directory: CLIBs/sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm

... 4 cell libraries and 1 aggregate library can be reused.



Information: Successfully built 3 reference libraries: sky130_fd_sc_hd__tt_025C_1v80.ndm EXPLORE_macros.ndm sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm. (LIB-093)
RM-info : Reading full chip verilog (/home/subhasis/VSDBabySoC/output/vsdbabysoc_net.v)
Information: Reading Verilog into new design 'vsdbabysoc/init_dp' in library 'vsdbabysocsky130_fd_sc_hd'. (VR-012)
Loading verilog file '/home/subhasis/VSDBabySoC/output/vsdbabysoc_net.v'
Number of modules read: 2
Top level ports: 7
Total ports in all modules: 19
Total nets in all modules: 3004
Total instances in all modules: 2744
Elapsed = 00:00:00.04, CPU = 00:00:00.04
RM-info : Sourcing /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.tech_setup.tcl
puts "RM-info : Running script [info script]\n"
RM-info : Running script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.tech_setup.tcl

##########################################################################################
# Tool: IC Compiler II 
# Script: tech_setup.tcl
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Set routing_direction and track_offset
if {$ROUTING_LAYER_DIRECTION_OFFSET_LIST != ""} {
        foreach direction_offset_pair $ROUTING_LAYER_DIRECTION_OFFSET_LIST {
                set layer [lindex $direction_offset_pair 0]
                set direction [lindex $direction_offset_pair 1]
                set offset [lindex $direction_offset_pair 2]
                set_attribute [get_layers $layer] routing_direction $direction
                if {$offset != ""} {
                        set_attribute [get_layers $layer] track_offset $offset
                }
        }
} else {
        puts "RM-error : ROUTING_LAYER_DIRECTION_OFFSET_LIST is not specified. You must manually set routing layer directions and offsets!"
}
Information: The design specific attribute override for layer 'met1' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met2' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met3' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met4' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met5' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
## Set site default
if {$SITE_DEFAULT != ""} {
        set_attribute [get_site_defs] is_default false
        set_attribute [get_site_defs $SITE_DEFAULT] is_default true
}
## Set site symmetry
if {$SITE_SYMMETRY_LIST != ""} {
        foreach sym_pair $SITE_SYMMETRY_LIST {
                set site_name [lindex $sym_pair 0]
                set site_sym [lindex $sym_pair 1]
                set_attribute [get_site_defs $site_name] symmetry $site_sym
        }       
}
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.tech_setup.tcl

RM-info : Sourcing /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.read_parasitic_tech_example.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.read_parasitic_tech_example.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.read_parasitic_tech_example.tcl (template)
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##############################################################################################
# The following is a sample script to read two TLU+ files, 
# which you can expand to accomodate your design.
##############################################################################################
########################################
## Variables
########################################
## Parasitic tech files for read_parasitic_tech command; expand the section as needed
set parasitic1                          "temp1" ;# name of parasitic tech model 1
set tluplus_file($parasitic1)           "/home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/itf_files/skywater130.nominal.tluplus" ;# TLU+ files to read for parasitic 1
set layer_map_file($parasitic1)         "/home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/milkywayORtechFiles/skywater130_fd_sc_hd.map" ;# layer mapping file between ITF and tech for parasitic 1
#set parasitic2                         "temp2" ;# name of parasitic tech model 2
#set tluplus_file($parasitic2)           "/home/kunal/design/picosoc/pdk/sample_180nm.tluplus" ;# TLU+ files to read for parasitic 2
#set layer_map_file($parasitic2)         "" ;# layer mapping file between ITF and tech for parasitic 2
########################################
## Read parasitic files
########################################
## Read in the TLUPlus files first.
#  Later on in the corner constraints, you can then refer to these parasitic models.
foreach p [array name tluplus_file] {  
        puts "RM-info: read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p"
        #read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p
        read_parasitic_tech -tlup $tluplus_file($p)  -name $p

}
RM-info: read_parasitic_tech -tlup /home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/itf_files/skywater130.nominal.tluplus -layermap /home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/milkywayORtechFiles/skywater130_fd_sc_hd.map -name temp1
Information: The command 'read_parasitic_tech' cleared the undo history. (UNDO-016)
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.read_parasitic_tech_example.tcl

Using libraries: vsdbabysocsky130_fd_sc_hd sky130_fd_sc_hd__tt_025C_1v80 EXPLORE_macros sky130_fd_sc_hd__tt_025C_1v80_physical_only
Linking block vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design
Information: User units loaded from library 'sky130_fd_sc_hd__tt_025C_1v80' (LNK-040)
Design 'vsdbabysoc' was successfully linked.
[icc2-lic Thu Jul 18 06:40:57 2024] Command 'initialize_floorplan' requires licenses
[icc2-lic Thu Jul 18 06:40:57 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:40:57 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:57 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:40:57 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:40:57 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:40:57 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:57 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:40:57 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:57 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:40:57 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:57 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:40:57 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:40:57 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:40:57 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:57 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:40:57 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:57 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:40:57 2024] Check-out of alternate set of keys directly with queueing was successful
Removing existing floorplan objects
Creating core...
Core utilization ratio = 45.05%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: The command 'save_lib' cleared the undo history. (UNDO-016)
Saving all libraries...
Information: Saving 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design' to 'vsdbabysocsky130_fd_sc_hd:floorplan_in_progress.design'. (DES-028)
Information: Block pin constraints allowed_layers are set for top block vsdbabysoc/init_dp. (DPPA-403)
[icc2-lic Thu Jul 18 06:40:58 2024] Command 'place_pins' requires licenses
[icc2-lic Thu Jul 18 06:40:58 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:40:58 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:40:58 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:58 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:40:58 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:40:58 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:58 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-07-18 06:40:58 / Session: 0.01 hr / Command: 0.00 hr / Memory: 387 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: met1
Max routing layer: met5

Non default block pin constraint setting(s) of top block: vsdbabysoc
allowed_layers: met4 met5 

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 7
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 7
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2024-07-18 06:40:58 / Session: 0.01 hr / Command: 0.00 hr / Memory: 387 MB (FLW-8100)
Writing out physical pin constraints based on existing pins ... done
0 total number of pre-routes loaded
0 total number of vias loaded
4 total number of edges loaded
------------------------ Start Of Pin Layer Check -------------------------
------------------------- End Of Pin Layer Check --------------------------

----------------------- Start Of Missing Pin Check ------------------------
------------------------ End Of Missing Pin Check -------------------------

----------------------- Start Of Pin Spacing Check ------------------------
------------------------ End Of Pin Spacing Check -------------------------

-------------------- Start Of Technology Spacing Check --------------------
--------------------- End Of Technology Spacing Check ---------------------

------------------------- Start Of Pin Side Check -------------------------
-------------------------- End Of Pin Side Check --------------------------

----------------------- Start Of Pin Stacking Check -----------------------
------------------------ End Of Pin Stacking Check ------------------------

------------------------ Start Of Pin Short Check -------------------------
------------------------- End Of Pin Short Check --------------------------

------------------- Start Of Pin Pre-Route Short Check --------------------
-------------------- End Of Pin Pre-Route Short Check ---------------------

No violation has been found
***Summary***
---------------------------------------------------------------------------
Type of Violation        |                                            Count
-------------------------+-------------------------------------------------
Layer Violation          |                                               0
Missing Pins             |                                               0
Pin PreRoute             |                                               0
Pin Short                |                                               0
Pin Side                 |                                               0
Pin Spacing              |                                               0
Stacking Violation       |                                               0
Technology Spacing       |                                               0
-------------------------+-------------------------------------------------
Total Violations         |                                               0
---------------------------------------------------------------------------
Saving all libraries...
RM-info : Running connect_pg_net -automatic on all blocks
Information: Total 2 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : vsdbabysoc
Version: T-2022.03-SP5
Date   : Thu Jul 18 06:40:58 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/2745
Unconnected nwell pins        2741
Ground net VSS                0/2744
Unconnected pwell pins        2741
--------------------------------------------------------------------------------
Information: connections of 5489 power/ground pin(s) are created or changed.
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design' to 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/pre_shaping.design'. (DES-028)
Saving all libraries...
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Saving all libraries...
RM-info : Sourcing /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.read_parasitic_tech_example.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.read_parasitic_tech_example.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.read_parasitic_tech_example.tcl (template)
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##############################################################################################
# The following is a sample script to read two TLU+ files, 
# which you can expand to accomodate your design.
##############################################################################################
########################################
## Variables
########################################
## Parasitic tech files for read_parasitic_tech command; expand the section as needed
set parasitic1                          "temp1" ;# name of parasitic tech model 1
set tluplus_file($parasitic1)           "/home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/itf_files/skywater130.nominal.tluplus" ;# TLU+ files to read for parasitic 1
set layer_map_file($parasitic1)         "/home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/milkywayORtechFiles/skywater130_fd_sc_hd.map" ;# layer mapping file between ITF and tech for parasitic 1
#set parasitic2                         "temp2" ;# name of parasitic tech model 2
#set tluplus_file($parasitic2)           "/home/kunal/design/picosoc/pdk/sample_180nm.tluplus" ;# TLU+ files to read for parasitic 2
#set layer_map_file($parasitic2)         "" ;# layer mapping file between ITF and tech for parasitic 2
########################################
## Read parasitic files
########################################
## Read in the TLUPlus files first.
#  Later on in the corner constraints, you can then refer to these parasitic models.
foreach p [array name tluplus_file] {  
        puts "RM-info: read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p"
        #read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p
        read_parasitic_tech -tlup $tluplus_file($p)  -name $p

}
RM-info: read_parasitic_tech -tlup /home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/itf_files/skywater130.nominal.tluplus -layermap /home/subhasis/VSDBabySoC/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/milkywayORtechFiles/skywater130_fd_sc_hd.map -name temp1
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.read_parasitic_tech_example.tcl

RM-info : Loading TCL_MCMM_SETUP_FILE (./init_design.mcmm_example.auto_expanded.tcl)
puts "RM-info: Running script [info script]\n"
RM-info: Running script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.mcmm_example.auto_expanded.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.mcmm_example.auto_expanded.tcl (template)
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Note :
#  1. To see the full list of mode / corner / scenario specific commands, 
#      refer to SolvNet 1777585 : "Multicorner-multimode constraint classification" 
#
#  2. Corner operating conditions are recommended to be specified directly through 
#     set_process_number, set_voltage and set_temperature
#
#       The PVT resolution function always finds the closest PVT match between the operating conditions and 
#       the library pane.
#       A Corner operating condition may be specified directly with the set_process_number, set_voltage and 
#       set_temperature commands or indirectly with the set_operating_conditions command.
#       The set_process_label command may be used to distinguish between library panes with the same PVT 
#       values but different process labels.
##############################################################################################
# The following is a sample script to create two scenarios with scenario constraints provided,
# and let the constraints auto expanded to associated modes and scenarios. At the end of script,
# remove_duplicate_timing_contexts is used to improve runtime and capacity without loss of constraints.
# Reading of the TLUPlus files should be done beforehand,
# so the parasitic models can be referred to in the constraints.
# Specify TCL_PARASITIC_SETUP_FILE in icc2_common_setup.tcl for your read_parasitic_tech commands.
# read_parasitic_tech_example.tcl is provided as an example.
##############################################################################################
########################################
## Variables
########################################
## Scenario constraints; expand the section as needed
set scenario1                           "func1" ;# name of scenario1
set scenario_constraints($scenario1)    "/home/subhasis/VSDBabySoC/src/sdc/vsdbabysoc_synthesis_post_synth.sdc" ;# for all scenario1 specific constraints
#set scenario2                          "func2" ;# name of scenario2
#set scenario_constraints($scenario2)    "/home/kunal/design/picosoc/rtl/picorv32.sdc" ;# for all scenario2 specific constraints
########################################
## Create modes, corners, and scenarios
########################################
remove_modes -all; remove_corners -all; remove_scenarios -all
foreach s [array name scenario_constraints] {
        create_mode $s
        create_corner $s
        create_scenario -name $s -mode $s -corner $s
        set_parasitic_parameters -late_spec temp1 -early_spec temp1 -library ${DESIGN_NAME}${LIBRARY_SUFFIX} 
         
}
Created scenario func1 for mode func1 and corner func1
All analysis types are activated.
########################################
## Populate constraints 
########################################
## Populate scenario constraints which will then be automatically expanded to its associated modes and corners
foreach s [array name scenario_constraints] {
        current_scenario $s
        puts "RM-info: current_scenario $s"
        puts "RM-info: source $scenario_constraints($s)"
        source $scenario_constraints($s)

        # pls ensure $scenario_constraints($s) includes set_parasitic_parameters command for the corresponding corner,
        # for example, set_parasitic_parameters -late_spec $parasitics1 -early_spec $parasitics2,
        # where the command points to the parasitics read by the read_parasitic_tech commands.
        # Specify TCL_PARASITIC_SETUP_FILE in icc2_common_setup.tcl for your read_parasitic_tech commands.
        # read_parasitic_tech_example.tcl is provided as an example.    
}
RM-info: current_scenario func1
RM-info: source /home/subhasis/VSDBabySoC/src/sdc/vsdbabysoc_synthesis_post_synth.sdc
Warning: Creating a clock on internal pin 'pll/CLK'. (UIC-019)
Information: Timer using 8 threads
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: set_max_delay is forcing pin 'dac/OUT' to be a timing startpoint. (UIC-011)
########################################
## Configure analysis settings for scenarios
########################################
# Below are just examples to show usage of set_scenario_status (actual usage shold depend on your objective)
# scenario1 is a setup scenario and scenario2 is a hold scenario
set_scenario_status $scenario1 -none -setup true -hold true -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
Scenario func1 (mode func1 corner func1) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
#set_scenario_status $scenario2 -none -setup false -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
#redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_scenarios.rpt {report_scenarios} 
redirect -file ${DESIGN_NAME}.report_scenarios.rpt {report_scenarios}
## To remove duplicate modes, corners, scenarios, and to improve runtime and capacity without loss of constraints :
remove_duplicate_timing_contexts
Information: No Scenario reduction opportunities were found
Information: No Mode reduction opportunities were found
Information: No Corner reduction opportunities were found
Information: No Mode, Corner or Scenario reduction was possible
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /home/subhasis/VSDBabySoC/scripts/PD_flow/init_design.mcmm_example.auto_expanded.tcl

[icc2-lic Thu Jul 18 06:40:58 2024] Command 'create_placement' requires licenses
[icc2-lic Thu Jul 18 06:40:58 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:40:58 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:40:58 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:58 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:40:58 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:40:58 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:58 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:40:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:40:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:40:58 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-07-18 06:40:58 / Session: 0.01 hr / Command: 0.00 hr / Memory: 387 MB (FLW-8100)
Warning: The -congestion_effort option only effects the standard cell congestion reduction, which is not enabled in this run. (DPP-221)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 8; hostname: sfalvsd
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium -congestion -congestion_effort medium
Design summary for global macro placement
  Number of std cells                 : 2741
  Number of floating/fixed hard macros: 2 / 0
  Number of blocks/MIBs/VAs           : 0 / 0 / 0
  Number of (unique) edit groups      : 0
Information: Trace mode is set to dfa. (DPP-053)
Info: Running global macro placer.
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running macro grouping.
Planning locations for 1 groups of macros.
Running packing.
Doing congestion reduction iteration 1 of 1
  Placing standard cells for congestion reduction
  Running router for congestion reduction
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Warning: Ignore pin (cell avsdpll, pin VDD) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2_1) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#3) on layer nwell. (ZRT-030)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Corner func1:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2 cells affected for early, 2 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Updating keepouts for congestion reduction for top
AOR: Running advanced overlap remover
AOR: Running solution-finding phases on space Core
AOR: Solution-finding phase 1 of at most 9
AOR: Running solution-finding phase with 50 macros per window
AOR: Running global instance.
AOR: Legal solution found!
AOR: Total cost after solution-finding phases: 6800
AOR: Running post-optimization phase with 20 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 6800
AOR: Running post-optimization phase with 10 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 6800
AOR: CPU time: 0
Remove overlaps
Generating automatic soft blockages for vsdbabysoc/init_dp, hor/vert channel sizes are 16.32/16.32
Macro placement done.
Placing top level std cells.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Running block placement.
Running timing driven standard cell placement
No editable block found.
Running virtual optimization on full netlist ...
Created estimated_corner
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.479941 ohm/um, via_r = 3.410413 ohm/cut, c = 0.158138 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.732816 ohm/um, via_r = 3.509110 ohm/cut, c = 0.140725 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
Total 0.0500 seconds to load 2741 cell instances into cellmap, 2741 cells are off site row
Moveable cells: 2741; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3452, cell height 2.7200, cell area 9.0989 for total 2741 placed and application fixed cells
Information: Current block utilization is '0.02890', effective utilization is '0.02885'. (OPT-055)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=sky130_fd_sc_hd__buf_6: best inverter=sky130_fd_sc_hd__clkinv_2: useInverter=true: effort=low: 0.540: func1: 0
ABF: Core Area = 50 X 50 ()
APS-VIPO:Using met3 layer for chain buffer model creation
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
APS-VIPO: Total cell number is 2750
estimate timing (5%) done
estimate timing (10%) done
estimate timing (15%) done
estimate timing (20%) done
estimate timing (25%) done
estimate timing (30%) done
estimate timing (35%) done
estimate timing (40%) done
estimate timing (45%) done
estimate timing (50%) done
estimate timing (55%) done
estimate timing (60%) done
estimate timing (65%) done
estimate timing (70%) done
estimate timing (75%) done
estimate timing (80%) done
estimate timing (85%) done
estimate timing (90%) done
estimate timing (95%) done
estimate timing (100%) done
In the step 1, 1392 cells are processed
In the step 2, 2750 cells are processed
No estimate_timing rule detected on nets.
Virtually optimized 674 out of 2750 cells
Virtually buffered 674 cell outputs
Back-annotation statistics for mode 'func1'
  4155 back-annotations generated.
  913 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
net weight 3 is set for 0 number of nets by estimate_timing out of 3007 nets 
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Creating appropriate block views (if needed)...
Design summary for global macro placement
  Number of std cells                 : 2741
  Number of floating/fixed hard macros: 2 / 0
  Number of blocks/MIBs/VAs           : 0 / 0 / 0
  Number of (unique) edit groups      : 0
Updating keepouts for congestion reduction for top
AOR: Running advanced overlap remover
AOR: Running solution-finding phases on space Core
AOR: Solution-finding phase 1 of at most 9
AOR: Running solution-finding phase with 50 macros per window
AOR: Running global instance.
AOR: Legal solution found!
AOR: Total cost after solution-finding phases: 3400
AOR: Running post-optimization phase with 20 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 3400
AOR: Running post-optimization phase with 10 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 3400
AOR: CPU time: 0
Remove overlaps
Generating automatic soft blockages for vsdbabysoc/init_dp, hor/vert channel sizes are 16.32/16.32
Macro Displacement Report
  Maximum move distance macro: pll distance: 0.34
  Average move distance (only considering moved macros): 0.34
  Average move distance (over all macros): 0.17
  Total move distance: 0.34
  Number of moved macros / total number of macros: 1/2
Placing top level std cells.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Thu Jul 18 06:41:07 2024] Command 'report_placement' requires licenses
[icc2-lic Thu Jul 18 06:41:07 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:07 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:07 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:07 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:07 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:07 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:07 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:07 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:07 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:07 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:07 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:07 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:07 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:07 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:07 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:07 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:07 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:07 2024] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : vsdbabysoc
Version: T-2022.03-SP5
Date   : Thu Jul 18 06:41:07 2024
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design vsdbabysoc/init_dp: 81113.988 microns.
  wire length in design vsdbabysoc/init_dp (see through blk pins): 81113.988 microns.
  ------------------
  Total wire length: 81113.988 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design vsdbabysoc/init_dp:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design vsdbabysoc/init_dp:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design vsdbabysoc/init_dp: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view vsdbabysoc_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:09.30. (DPUI-902)
Information: CPU time for create_placement : 00:00:14.35. (DPUI-903)
Information: Peak memory usage for create_placement : 659 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2024-07-18 06:41:08 / Session: 0.01 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Saving all libraries...
RM-info : Sourcing TCL_PNS_FILE (./pns_example.tcl)
### Example script.  For details please refer to the IC Compiler II Design Planning User Guide and command man pages
################################################################################
#-------------------------------------------------------------------------------
# P G   R I N G   C R E A T I O N
#-------------------------------------------------------------------------------
################################################################################
create_pg_ring_pattern ring_pattern -horizontal_layer met4 \
    -horizontal_width {5} -horizontal_spacing {3.5} \
    -vertical_layer met5 -vertical_width {5} \
    -vertical_spacing {3.5} -corner_bridge false
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -core -pattern \
    {{pattern: ring_pattern}{nets: {VDD VSS}}} \
    -extension {{stop: innermost_ring}}
Successfully set PG strategy core_ring.
################################################################################
#-------------------------------------------------------------------------------
# P A D   T O   R I N G   P G   C O N N E C T I O N S
#-------------------------------------------------------------------------------
################################################################################
#create_pg_macro_conn_pattern hm_pattern -pin_conn_type scattered_pin -layer {metal7 metal8}
#create_pg_macro_conn_pattern pad_pattern -pin_conn_type scattered_pin -layer {M7 M6}
#set all_pg_pads [get_cells * -hier -filter "ref_name==VDD_NS || ref_name==VSS_NS"]
#set_pg_strategy s_pad -macros $all_pg_pads  -pattern {{name: pad_pattern} {nets: {VDD VDD_LOW VSS}}}
################################################################################
#-------------------------------------------------------------------------------
# P G   M E S H   C R E A T I O N
#-------------------------------------------------------------------------------
################################################################################
create_pg_mesh_pattern pg_mesh1 \
   -parameters {w1 p1 w2 p2 f t} \
   -layers {{{vertical_layer: met5} {width: @w1} {spacing: interleaving} \
        {pitch: @p1} {offset: @f} {trim: @t}} \
             {{horizontal_layer: met4 } {width: @w2} {spacing: interleaving} \
        {pitch: @p2} {offset: @f} {trim: @t}}}
Successfully create mesh pattern pg_mesh1.
set_pg_strategy s_mesh1 \
   -pattern {{pattern: pg_mesh1} {nets: {VDD VSS}} \
{offset_start: 10 20} {parameters: 4 80 6 120 3.344 false}} \
   -core -extension {{stop: outermost_ring}}
Successfully set PG strategy s_mesh1.
################################################################################
#-------------------------------------------------------------------------------
# M A C R O   P G   C O N N E C T I O N S
#-------------------------------------------------------------------------------
################################################################################
#set toplevel_hms [filter_collection [get_cells * -physical_context] "is_hard_macro == true"]
#set_pg_strategy macro_con -macros $toplevel_hms -pattern {{name: hm_pattern} {nets: {VDD VSS}}}
################################################################################
#-------------------------------------------------------------------------------
# S T A N D A R D    C E L L    R A I L    I N S E R T I O N
#-------------------------------------------------------------------------------
################################################################################
create_pg_std_cell_conn_pattern \
    std_cell_rail  \
    -layers {met1} \
    -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
set_pg_strategy rail_strat -core \
    -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
RM-info : RUNNING PNS CHARACTERIZATION FLOW because $PNS_CHARACTERIZE_FLOW == true
[icc2-lic Thu Jul 18 06:41:08 2024] Command 'characterize_block_pg' requires licenses
[icc2-lic Thu Jul 18 06:41:08 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out of alternate set of keys directly with queueing was successful
Automatic PG net connection through connect_pg_net is disabled.
Characterize block PG constraints.
Load technology.
Updating PG strategies.
Updating strategy core_ring.
Updating strategy s_mesh1.
Updating strategy rail_strat.
Characterize top-level PG constraints.
Characterize PG constraints for top-level design top in script ./block_pg/top_pg.tcl.
Characterize PG constraints for top-level design vsdbabysoc in script ./block_pg/vsdbabysoc_pg.tcl.
Create PG mapping file ./block_pg/pg_mapfile.
[icc2-lic Thu Jul 18 06:41:08 2024] Command 'set_constraint_mapping_file' requires licenses
[icc2-lic Thu Jul 18 06:41:08 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out of alternate set of keys directly with queueing was successful
RM-info : Running run_block_compile_pg 
[icc2-lic Thu Jul 18 06:41:08 2024] Command 'run_block_compile_pg' requires licenses
[icc2-lic Thu Jul 18 06:41:08 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out of alternate set of keys directly with queueing was successful
Automatic PG net connection through connect_pg_net is disabled.
Create PG for the top-portion design.
[icc2-lic Thu Jul 18 06:41:08 2024] Command 'compile_pg' requires licenses
[icc2-lic Thu Jul 18 06:41:08 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 2741
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
[icc2-lic Thu Jul 18 06:41:08 2024] Command 'compile_pg' requires licenses
[icc2-lic Thu Jul 18 06:41:08 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy s_mesh1.
Loading library and design information.
Number of Standard Cells: 2741
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies s_mesh1 .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies s_mesh1 .
Check and fix DRC for 63 wires for strategy s_mesh1.
Number of threads: 8
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 32
Checking DRC for 32 wires:55% 60% 65% 75% 80% 85% 90% 100%
Number of threads: 8
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 31
Checking DRC for 31 wires:0% 100%
Creating 62 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies s_mesh1 .
Number of threads: 8
Working on strategy s_mesh1.
Number of detected intersections: 176
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 176 stacked vias for strategy s_mesh1.
Number of threads: 8
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 176
Checking DRC for 176 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy s_mesh1: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 123 stacked vias.
Number of vias: 1
Checking DRC for 1 stacked vias:0% 100%
Number of threads: 8
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 122
Checking DRC for 122 stacked vias:10% 10% 15% 20% 25% 30% 40% 40% 45% 50% 50% 70% 70% 70% 75% 80% 85% 90% 95% 100%
15 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 62 wires.
Committing wires takes 0.00 seconds.
Committed 285 vias.
Committed 1 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
[icc2-lic Thu Jul 18 06:41:08 2024] Command 'compile_pg' requires licenses
[icc2-lic Thu Jul 18 06:41:08 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:08 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:08 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:08 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:08 2024] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 2741
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
User specified width 0.0600 um for net VDD at layer met1 is smaller than the layer min width 0.1400, use min width instead for rail creation.
User specified width 0.0600 um for net VSS at layer met1 is smaller than the layer min width 0.1400, use min width instead for rail creation.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 8
Number of partitions: 42
Direction of partitions: horizontal
Number of wires: 671
Checking DRC for 671 wires:100%
Creating 671 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3991 stacked vias.
Number of threads: 8
Number of partitions: 32
Direction of partitions: horizontal
Number of vias: 3991
Checking DRC for 3991 stacked vias:70% 75% 80% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 1 seconds.
Commiting wires and vias.
Committed 671 wires.
Committing wires takes 0.00 seconds.
Committed 15195 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
PG creation runtime for top-portion design: 3 seconds.
Successfully run distributed PG creation.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 379
Number of VDD Vias: 8279
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 129
  Number of floating vias: 330
  Number of floating std cells: 0
  Number of floating hard macros: 2
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 370
Number of VSS Vias: 7209
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 224
  Number of floating vias: 435
  Number of floating std cells: 0
  Number of floating hard macros: 2
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Command check_pg_drc started  at Thu Jul 18 06:41:09 2024
Command check_pg_drc finished at Thu Jul 18 06:41:09 2024
CPU usage for check_pg_drc: 0.42 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.16 seconds ( 0.00 hours)
Total number of errors found: 263
   263 insufficient spacings on mcon
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
Saving all libraries...
[icc2-lic Thu Jul 18 06:41:10 2024] Command 'estimate_timing' requires licenses
[icc2-lic Thu Jul 18 06:41:10 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:10 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:10 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:10 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:10 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:10 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:10 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:10 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:10 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:10 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:10 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:10 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:10 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:10 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:10 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:10 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:10 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:10 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'estimate_timing' (FLW-8000)
Information: Time: 2024-07-18 06:41:10 / Session: 0.01 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)
Created estimated_corner
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
Total 0.0500 seconds to load 2741 cell instances into cellmap, 2741 cells are off site row
Moveable cells: 2741; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3452, cell height 2.7200, cell area 9.0989 for total 2741 placed and application fixed cells
Information: Current block utilization is '0.02890', effective utilization is '0.02885'. (OPT-055)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=sky130_fd_sc_hd__buf_6: best inverter=sky130_fd_sc_hd__clkinv_2: useInverter=true: effort=low: 0.540: func1: 0
ABF: Core Area = 50 X 50 ()
APS-VIPO:Using met3 layer for chain buffer model creation
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
APS-VIPO: Total cell number is 2750
estimate timing (5%) done
estimate timing (10%) done
estimate timing (15%) done
estimate timing (20%) done
estimate timing (25%) done
estimate timing (30%) done
estimate timing (35%) done
estimate timing (40%) done
estimate timing (45%) done
estimate timing (50%) done
estimate timing (55%) done
estimate timing (60%) done
estimate timing (65%) done
estimate timing (70%) done
estimate timing (75%) done
estimate timing (80%) done
estimate timing (85%) done
estimate timing (90%) done
estimate timing (95%) done
estimate timing (100%) done
In the step 1, 1366 cells are processed
In the step 2, 2750 cells are processed
No estimate_timing rule detected on nets.
Virtually optimized 647 out of 2750 cells
Virtually buffered 647 cell outputs
Back-annotation statistics for mode 'func1'
  4113 back-annotations generated.
  918 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Information: Elapsed time for estimate_timing excluding pending time: 00:00:02.42. (DPUI-902)
Information: CPU time for estimate_timing : 00:00:04.65. (DPUI-903)
Information: Peak memory usage for estimate_timing : 659 MB. (DPUI-904)
Information: Ending 'estimate_timing' (FLW-8001)
Information: Time: 2024-07-18 06:41:12 / Session: 0.01 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)
Saving all libraries...
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
[icc2-lic Thu Jul 18 06:41:13 2024] Command 'set_constraint_mapping_file' requires licenses
[icc2-lic Thu Jul 18 06:41:13 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out of alternate set of keys directly with queueing was successful
Constraint mapping file data for design vsdbabysoc/init_dp is reset.
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
****************************************
Report : Reporting Mismatches
Version: T-2022.03-SP5
Date   : Thu Jul 18 06:41:13 2024
****************************************

==============================
Library : EXPLORE_macros
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_physical_port            3             3         0
****************************************
Report : Reporting Mismatches
Version: T-2022.03-SP5
Date   : Thu Jul 18 06:41:13 2024
****************************************

==============================
Library : EXPLORE_macros
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_physical_port            3             3         0
****************************************
Report : Reporting Mismatches
Version: T-2022.03-SP5
Date   : Thu Jul 18 06:41:13 2024
****************************************

==============================
Library : EXPLORE_macros
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_physical_port            3             3         0
****************************************
Report : Reporting Mismatches
Version: T-2022.03-SP5
Date   : Thu Jul 18 06:41:13 2024
****************************************

==============================
Library : EXPLORE_macros
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_physical_port            3             3         0
Information: The command 'write_lef' cleared the undo history. (UNDO-016)
Warning: Block 'vsdbabysoc' has no frame view with empty label, will ignore it. (LEFW-005)
Warning: Block 'floorplan_in_progress' has no frame view with empty label, will ignore it. (LEFW-005)
Warning: Use defaultWidth 0.17 as the WRONGDIRECTION width for layer 'li1'. (LEFW-007)
Warning: Use defaultWidth 0.14 as the WRONGDIRECTION width for layer 'met1'. (LEFW-007)
Warning: Use defaultWidth 0.14 as the WRONGDIRECTION width for layer 'met2'. (LEFW-007)
Warning: Use defaultWidth 0.3 as the WRONGDIRECTION width for layer 'met3'. (LEFW-007)
Warning: Use defaultWidth 0.3 as the WRONGDIRECTION width for layer 'met4'. (LEFW-007)
Warning: Use defaultWidth 1.6 as the WRONGDIRECTION width for layer 'met5'. (LEFW-007)
[icc2-lic Thu Jul 18 06:41:13 2024] Command 'write_floorplan' requires licenses
[icc2-lic Thu Jul 18 06:41:13 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out of alternate set of keys directly with queueing was successful
Writing floorplan for vsdbabysoc.design

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
[icc2-lic Thu Jul 18 06:41:13 2024] Command 'write_floorplan' requires licenses
[icc2-lic Thu Jul 18 06:41:13 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out of alternate set of keys directly with queueing was successful
Writing floorplan for vsdbabysoc.design
Warning: Found placement blockage auto_generate_blockage0 with purpose information. This information will not be transfered to IC Compiler. (DPWF-201)
Warning: Found placement blockage auto_generate_blockage1 with purpose information. This information will not be transfered to IC Compiler. (DPWF-201)
Warning: Found placement blockage auto_generate_blockage2 with purpose information. This information will not be transfered to IC Compiler. (DPWF-201)
Warning: Found placement blockage auto_generate_blockage3 with purpose information. This information will not be transfered to IC Compiler. (DPWF-201)
Saving all libraries...
Warning: No corner objects matched 'estimated_corner' (SEL-004)
Error: Value for list 'corner_list' must have more than zero elements. (CMD-036)
[icc2-lic Thu Jul 18 06:41:13 2024] Command 'place_opt' requires licenses
[icc2-lic Thu Jul 18 06:41:13 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:41:13 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:41:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:41:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:41:13 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-07-18 06:41:13 / Session: 0.01 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func1'. (OPT-909)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-07-18 06:41:14 / Session: 0.01 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-07-18 06:41:14 / Session: 0.01 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Info: embedded eLpp will optimize for scenario func1
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.

Warning: a large fraction of the nets have zero toggle rate (73.5794%)

****** eLpp weights (no caps)
Number of nets: 2763, of which 2762 non-clock nets
Number of nets with 0 toggle rate: 2033
Max toggle rate = 0.2, average toggle rate = 0.00301475
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 66.3405)
*** 230 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2763
Amt power = 0.1
Non-default weight range: (0.9, 11.5341)
Information: Automatic repeater spreading is enabled.
Restructuring in 2 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Using worst RC corner 'func1' for buffer aware analysis.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
DTDP placement: scenario=func1
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Factor(1) = 1
Factor(BASE) = 1
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 108 sequential cells for slack balancing.
coarse place 7% done.
coarse place 14% done.
coarse place 21% done.
coarse place 29% done.
coarse place 36% done.
coarse place 43% done.

Warning: a large fraction of the nets have zero toggle rate (73.5433%)

coarse place 50% done.

Warning: a large fraction of the nets have zero toggle rate (73.5433%)

coarse place 57% done.

Warning: a large fraction of the nets have zero toggle rate (73.5071%)

coarse place 64% done.

Warning: a large fraction of the nets have zero toggle rate (73.5071%)

coarse place 71% done.

Warning: a large fraction of the nets have zero toggle rate (73.5071%)

coarse place 79% done.

Warning: a large fraction of the nets have zero toggle rate (73.5071%)

coarse place 86% done.

Warning: a large fraction of the nets have zero toggle rate (73.5071%)

coarse place 93% done.

Warning: a large fraction of the nets have zero toggle rate (73.5071%)

coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.61926e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func1'. (OPT-909)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
START_CMD: optimize_dft        CPU:    122 s ( 0.03 hr) ELAPSE:     88 s ( 0.02 hr) MEM-PEAK:   675 Mb Thu Jul 18 06:42:02 2024
END_CMD: optimize_dft          CPU:    122 s ( 0.03 hr) ELAPSE:     88 s ( 0.02 hr) MEM-PEAK:   675 Mb Thu Jul 18 06:42:02 2024
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-07-18 06:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2024-07-18 06:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-07-18 06:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-07-18 06:42:02 / Session: 0.02 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
Total 0.0500 seconds to load 2741 cell instances into cellmap, 2741 cells are off site row
Moveable cells: 2741; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3452, cell height 2.7200, cell area 9.0989 for total 2741 placed and application fixed cells
Information: Current block utilization is '0.02890', effective utilization is '0.02885'. (OPT-055)

    Scenario func1  WNS = 1.614046, TNS = 92.871992, NVP = 100

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:28     1.614    92.872 6.966e+05    14.136    11.753         2       576         0     0.000       675 

Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 228 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func1  WNS = 1.614046, TNS = 92.871992, NVP = 100

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:29     1.614    92.872 6.966e+05    14.136    11.753         2       576         0     0.000       675 

min assign layer = met1
Corner Scaling is off, multiplier is 1.000000

    Scenario func1  WNS = 1.614046, TNS = 92.871992, NVP = 100
    Scenario func1  WNHS = 0.186188, TNHS = 19.802379, NHVP = 465

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:01:29     1.614    92.872 6.966e+05    14.136    11.753         2       576         0     0.000       675    -0.186

Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, met1-met2, met3-met4
WINFO: 2763 None-None; 0 met1-met2; 0 met3-met4; 0 Total
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Found 162 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (2970.320312)

Processing Buffer Trees  (ROI) ... 

    [17]  10% ...
    [34]  20% ...
    [51]  30% ...
    [68]  40% ...
    [85]  50% ...
    [102]  60% ...
    [119]  70% ...
    [136]  80% ...
    [153]  90% ...
    [162] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            2          153
  Inverters:           50           57
------------ ------------ ------------
      Total:           52          210
------------ ------------ ------------

Number of Drivers Sized: 152 [93.83%]

                      P: 137 [84.57%]
                      N: 15 [9.26%]

WINFO: 2921 None-None; 0 met1-met2; 0 met3-met4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 6.58 sec ELAPSE 0 hr : 0 min : 1.73 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 691568 K / inuse 681048 K
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2921, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2921, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

    Scenario func1  WNS = 1.320818, TNS = 65.847607, NVP = 85

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:31     1.321    65.848 6.979e+05     0.000    10.900       153       583         0     0.000       675 


    Scenario func1  WNS = 1.320818, TNS = 65.847607, NVP = 85

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:31     1.321    65.848 6.979e+05     0.000    10.900       153       583         0     0.000       675 

Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-07-18 06:42:05 / Session: 0.03 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2024-07-18 06:42:05 / Session: 0.03 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-07-18 06:42:05 / Session: 0.03 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-07-18 06:42:05 / Session: 0.03 hr / Command: 0.01 hr / Memory: 675 MB (FLW-8100)

Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2921, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2921, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

    Scenario func1  WNS = 1.322203, TNS = 65.963166, NVP = 85

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:31     1.322    65.963 6.979e+05     0.000    10.900       153       583         0     0.000       675 

Running initial optimization step.
Place-opt command begin                   CPU:   107 s (  0.03 hr )  ELAPSE:    92 s (  0.03 hr )  MEM-PEAK:   675 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   107 s (  0.03 hr )  ELAPSE:    92 s (  0.03 hr )  MEM-PEAK:   675 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   1.3222    65.9632     85        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.3222    65.9632  65.9632     85        -          -      -        0     0.0000      338      8.505
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.3222    65.9632  65.9632     85   0.0000     0.0000      0        0     0.0000      338      8.505    697905.06       2901        153        583
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    1.3222    65.9632  65.9632     85   0.0000     0.0000      0        0      338      8.505    697905.06       2901
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Place-opt initialization complete         CPU:   116 s (  0.03 hr )  ELAPSE:    93 s (  0.03 hr )  MEM-PEAK:   739 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

Place-opt optimization Phase 15 Iter  1        65.96       65.96      0.00       338     697905.06        8.51        2901              0.03       739

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.0700 seconds to load 2899 cell instances into cellmap, 2689 cells are off site row
Moveable cells: 2899; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3293, cell height 2.7200, cell area 9.0558 for total 2899 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1        65.96       65.96      0.00       337     697905.06        8.51        2901              0.03       739

Place-opt optimization Phase 17 Iter  1        65.96       65.96      0.00       337     697905.06        8.51        2901              0.03       739

Place-opt optimization Phase 18 Iter  1        65.96       65.96      0.00       337     699690.50        8.55        2901              0.03       739
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2        65.96       65.96      0.00       337     699690.50        8.55        2901              0.03       739
Place-opt optimization Phase 18 Iter  3        65.96       65.96      0.00       337     699425.25        8.52        2901              0.03       739
Place-opt optimization Phase 18 Iter  4        65.96       65.96      0.00       337     699422.75        8.52        2901              0.03       739
Place-opt optimization Phase 18 Iter  5        65.96       65.96      0.00       337     699430.25        8.52        2901              0.03       739

CCL: Total Usage Adjustment : 1
INFO: Derive row count 114 from GR congestion map (459/4)
INFO: Derive col count 115 from GR congestion map (463/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1        65.96       65.96      0.00       337     699430.25        8.52        2901              0.03       740
Place-opt optimization Phase 19 Iter  2        65.96       65.96      0.00       337     699482.81        8.53        2901              0.03       741
Place-opt optimization Phase 19 Iter  3        65.96       65.96      0.00       337     699495.31        8.55        2901              0.03       770
Place-opt optimization Phase 19 Iter  4        65.96       65.96      0.00       337     699495.31        8.55        2901              0.03       770
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
Uskew Characterizer: corner: func1, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func1'. (OPT-909)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5        65.96       65.96      0.00       337     699495.31        8.55        2901              0.03       770
Place-opt optimization Phase 19 Iter  6        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       770
Place-opt optimization Phase 19 Iter  7        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       770
Place-opt optimization Phase 19 Iter  8        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       770
Place-opt optimization Phase 19 Iter  9        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       770
Place-opt optimization Phase 19 Iter 10        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       770
Place-opt optimization Phase 19 Iter 11        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       770
Place-opt optimization Phase 19 Iter 12        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       770
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
Uskew Characterizer: corner: func1, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func1'. (OPT-909)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       797
Place-opt optimization Phase 19 Iter 14        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       797
Place-opt optimization Phase 19 Iter 15        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       797
Place-opt optimization Phase 19 Iter 16        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       797
Place-opt optimization Phase 19 Iter 17        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       797
Place-opt optimization Phase 19 Iter 18        65.96       65.96      0.00       337     699551.62        8.57        2901              0.03       797

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00       337     699551.62        8.57        2912              0.03       797

Disable clock slack update for ideal clocks
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00       337     699526.62        8.56        2906              0.03       797
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00       337     698368.00        8.32        2906              0.03       797
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00       337     698206.56        7.93        2866              0.03       797
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00       332     697513.44        7.94        2866              0.03       797
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00       332     699919.50        8.42        2866              0.03       797
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00       332     699919.50        8.48        2866              0.03       797


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-07-18 06:42:27 / Session: 0.03 hr / Command: 0.02 hr / Memory: 797 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00       333     699919.50        8.48        2866              0.03       797

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2024-07-18 06:42:27 / Session: 0.03 hr / Command: 0.02 hr / Memory: 797 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-07-18 06:42:27 / Session: 0.03 hr / Command: 0.02 hr / Memory: 797 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-07-18 06:42:27 / Session: 0.03 hr / Command: 0.02 hr / Memory: 797 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00       332     699919.50        8.48        2866              0.03       797
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 2864 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7416 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell avsdpll, pin VDD) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2_1) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#3) on layer nwell. (ZRT-030)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   18  Alloctr   19  Proc   16 
[End of Read DB] Total (MB): Used   25  Alloctr   26  Proc 7432 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   28  Alloctr   29  Proc 7432 
Net statistics:
Total number of nets     = 2888
Number of nets to route  = 2845
43 nets are fully connected,
 of which 43 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2845, Total Half Perimeter Wire Length (HPWL) 87034 microns
HPWL   0 ~   50 microns: Net Count     2561     Total HPWL        38760 microns
HPWL  50 ~  100 microns: Net Count      164     Total HPWL        11537 microns
HPWL 100 ~  200 microns: Net Count       53     Total HPWL         7100 microns
HPWL 200 ~  300 microns: Net Count       45     Total HPWL        11049 microns
HPWL 300 ~  400 microns: Net Count        6     Total HPWL         1923 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        2     Total HPWL         1106 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1326 microns
HPWL 700 ~  800 microns: Net Count        2     Total HPWL         1463 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        4     Total HPWL         3892 microns
HPWL     > 1000 microns: Net Count        6     Total HPWL         8877 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   32  Proc 7432 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.24     on layer (1)    li1
Average gCell capacity  3.92     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   50  Proc 7432 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   48  Alloctr   50  Proc 7432 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   50  Proc 7432 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  152  Alloctr  154  Proc 7529 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  156  Proc 7529 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   631 Max = 6 GRCs =   405 (0.10%)
Initial. H routing: Dmd-Cap  =   414 Max = 6 (GRCs =  4) GRCs =   245 (0.12%)
Initial. V routing: Dmd-Cap  =   217 Max = 6 (GRCs =  1) GRCs =   160 (0.08%)
Initial. Both Dirs: Overflow =  1026 Max = 6 GRCs =  1550 (0.36%)
Initial. H routing: Overflow =   689 Max = 6 (GRCs =  2) GRCs =   847 (0.40%)
Initial. V routing: Overflow =   337 Max = 6 (GRCs =  1) GRCs =   703 (0.33%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   667 Max = 6 (GRCs =  2) GRCs =   720 (0.34%)
Initial. met2       Overflow =   337 Max = 6 (GRCs =  1) GRCs =   703 (0.33%)
Initial. met3       Overflow =    21 Max = 2 (GRCs =  7) GRCs =   127 (0.06%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 93916.83
Initial. Layer li1 wire length = 6.93
Initial. Layer met1 wire length = 22932.32
Initial. Layer met2 wire length = 42856.02
Initial. Layer met3 wire length = 23396.08
Initial. Layer met4 wire length = 4714.13
Initial. Layer met5 wire length = 11.36
Initial. Total Number of Contacts = 23660
Initial. Via L1M1_PR count = 9621
Initial. Via M1M2_PR count = 10093
Initial. Via M2M3_PR count = 3439
Initial. Via M3M4_PR count = 503
Initial. Via M4M5_PR count = 4
Initial. completed.

Start GR phase 1
Thu Jul 18 06:42:31 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  156  Proc 7529 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    45 Max = 3 GRCs =    34 (0.01%)
phase1. H routing: Dmd-Cap  =    39 Max = 3 (GRCs =  3) GRCs =    29 (0.01%)
phase1. V routing: Dmd-Cap  =     6 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
phase1. Both Dirs: Overflow =   201 Max = 5 GRCs =   240 (0.06%)
phase1. H routing: Overflow =   164 Max = 5 (GRCs =  1) GRCs =   208 (0.10%)
phase1. V routing: Overflow =    37 Max = 2 (GRCs =  6) GRCs =    32 (0.02%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met1       Overflow =   164 Max = 5 (GRCs =  1) GRCs =   208 (0.10%)
phase1. met2       Overflow =    37 Max = 2 (GRCs =  6) GRCs =    31 (0.01%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 97250.93
phase1. Layer li1 wire length = 10.93
phase1. Layer met1 wire length = 23127.30
phase1. Layer met2 wire length = 41346.44
phase1. Layer met3 wire length = 25360.63
phase1. Layer met4 wire length = 7394.28
phase1. Layer met5 wire length = 11.36
phase1. Total Number of Contacts = 24577
phase1. Via L1M1_PR count = 9607
phase1. Via M1M2_PR count = 10002
phase1. Via M2M3_PR count = 3951
phase1. Via M3M4_PR count = 1013
phase1. Via M4M5_PR count = 4
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  129  Alloctr  130  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  156  Proc 7529 

Congestion utilization per direction:
Average vertical track utilization   =  1.45 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  1.94 %
Peak    horizontal track utilization = 133.33 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used  114  Alloctr  114  Proc   96 
[End of Global Routing] Total (MB): Used  140  Alloctr  141  Proc 7529 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7529 
Using per-layer congestion maps for congestion reduction.
Information: 43.48% of design has horizontal routing density above target_routing_density of 0.80.
Information: 42.91% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 24.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.03 to 0.03. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2886, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2886, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func1 was cached, no propagation required. (POW-005)

Warning: a large fraction of the nets have zero toggle rate (72.6958%)

****** eLpp weights (with caps)
Number of nets: 2886, of which 2885 non-clock nets
Number of nets with 0 toggle rate: 2098
Max toggle rate = 0.2, average toggle rate = 0.00315494
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 12.034)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2886
Amt power = 0.1
Non-default weight range: (0.9, 6.1034)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func1
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Factor(1) = 1
Factor(BASE) = 1
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.21827e+09
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func1'. (OPT-909)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2886, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2886, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0:11 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
Total 0.0500 seconds to load 2864 cell instances into cellmap, 2864 cells are off site row
Moveable cells: 2864; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6286, cell height 2.7200, cell area 9.8698 for total 2864 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 671 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 7984 vias out of 15488 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 57 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.54614e+06         2864        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2864
number of references:                57
number of site rows:                457
number of locations attempted:    74999
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2864 (22592 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.935 um ( 0.34 row height)
rms weighted cell displacement:   0.935 um ( 0.34 row height)
max cell displacement:            2.812 um ( 1.03 row height)
avg cell displacement:            0.829 um ( 0.30 row height)
avg weighted cell displacement:   0.829 um ( 0.30 row height)
number of cells moved:             2864
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/U2053 (sky130_fd_sc_hd__inv_1)
  Input location: (1042.37,595.331)
  Legal location: (1042.3,592.52)
  Displacement:   2.812 um ( 1.03 row height)
Cell: core/U1845 (sky130_fd_sc_hd__clkinv_1)
  Input location: (1182.65,636.083)
  Legal location: (1182.6,638.76)
  Displacement:   2.678 um ( 0.98 row height)
Cell: core/U1650 (sky130_fd_sc_hd__o22ai_1)
  Input location: (1090.81,606.051)
  Legal location: (1090.6,603.4)
  Displacement:   2.659 um ( 0.98 row height)
Cell: core/HFSBUF_1447_62 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1090.4,660.597)
  Legal location: (1090.6,663.24)
  Displacement:   2.651 um ( 0.97 row height)
Cell: core/U2016 (sky130_fd_sc_hd__clkinv_1)
  Input location: (1046.47,606.243)
  Legal location: (1046.44,608.84)
  Displacement:   2.597 um ( 0.95 row height)
Cell: core/U306 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (1155.57,747.434)
  Legal location: (1155.46,744.84)
  Displacement:   2.596 um ( 0.95 row height)
Cell: core/U1868 (sky130_fd_sc_hd__o22ai_1)
  Input location: (1206.87,638.608)
  Legal location: (1206.98,636.04)
  Displacement:   2.571 um ( 0.95 row height)
Cell: core/U435 (sky130_fd_sc_hd__nor2_1)
  Input location: (1053.32,750.456)
  Legal location: (1053.34,753)
  Displacement:   2.544 um ( 0.94 row height)
Cell: core/U1959 (sky130_fd_sc_hd__nand2_1)
  Input location: (1031.32,666.136)
  Legal location: (1031.26,668.68)
  Displacement:   2.544 um ( 0.94 row height)
Cell: core/HFSBUF_1142_188 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1098.61,587.28)
  Legal location: (1098.42,589.8)
  Displacement:   2.527 um ( 0.93 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 2864 out of 2866 cells, ratio = 0.999302
Total displacement = 3102.857178(um)
Max displacement = 3.055500(um), core/U7 (1114.877319, 752.058228, 0) => (1113.599976, 753.000000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.36(um)
  0 ~  20% cells displacement <=      0.55(um)
  0 ~  30% cells displacement <=      0.74(um)
  0 ~  40% cells displacement <=      0.90(um)
  0 ~  50% cells displacement <=      1.05(um)
  0 ~  60% cells displacement <=      1.21(um)
  0 ~  70% cells displacement <=      1.35(um)
  0 ~  80% cells displacement <=      1.52(um)
  0 ~  90% cells displacement <=      1.86(um)
  0 ~ 100% cells displacement <=      3.06(um)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2886, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2886, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-07-18 06:42:41 / Session: 0.04 hr / Command: 0.02 hr / Memory: 893 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2024-07-18 06:42:41 / Session: 0.04 hr / Command: 0.02 hr / Memory: 893 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-07-18 06:42:41 / Session: 0.04 hr / Command: 0.02 hr / Memory: 893 MB (FLW-8100)

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00       307     699919.50        8.48        2866              0.04       893
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2886, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2886, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Running final optimization step.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-07-18 06:42:41 / Session: 0.04 hr / Command: 0.02 hr / Memory: 893 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.0600 seconds to load 2864 cell instances into cellmap
Moveable cells: 2864; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6286, cell height 2.7200, cell area 9.8698 for total 2864 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.0600 seconds to load 2864 cell instances into cellmap
Moveable cells: 2864; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6286, cell height 2.7200, cell area 9.8698 for total 2864 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00       308     699919.50        8.48        2866              0.04       893
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00       308     699919.50        8.48        2866              0.04       893
Corner Scaling is off, multiplier is 1.000000
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00       308     699919.50        8.48        2866              0.04       893
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00       238     712018.56       13.20        2866              0.04       893
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00       226     713620.12       13.83        2866              0.04       893
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00       215     714788.75       14.33        2866              0.05       893

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (461/4)
INFO: Derive col count 115 from GR congestion map (461/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
Uskew Characterizer: corner: func1, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func1'. (OPT-909)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
Uskew Characterizer: corner: func1, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func1'. (OPT-909)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00       215     715310.50       14.55        6016              0.05       893

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (461/4)
INFO: Derive col count 115 from GR congestion map (461/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00       215     713239.75       14.18        6016              0.05       893
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00       215     713248.50       14.18        6016              0.05       893
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00       215     713248.50       14.18        6016              0.05       893
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00       215     713248.50       14.18        6016              0.05       893

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00       215     713248.50       14.18        6016              0.05       893
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00       215     713248.50       14.18        6016              0.05       893
CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (461/4)
INFO: Derive col count 115 from GR congestion map (461/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        741.3          0.0             6036             6036           0
met3                       1551.9         74.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00       215     713248.50       14.18        6016              0.05       893

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00       215     701118.12        9.24        3588              0.05       893
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00       215     702730.94        9.43        3588              0.05       893
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01030505 cumPct:    99.77 estdown: 0.00002348 cumUp:  180 numDown:  342 status= valid
Knee-Processing :  cumEst: 0.01032818 cumPct:   100.00 estdown: 0.00000035 cumUp:  262 numDown:  260 status= valid
Knee-Processing :  cumEst: 0.01032853 cumPct:   100.00 estdown: 0.00000000 cumUp: 2910 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00       215     702670.88        9.43        3588              0.05       893
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00       215     702670.88        9.43        3588              0.05       893

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00       215     702670.88        9.43        3588              0.05       893

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-07-18 06:43:52 / Session: 0.05 hr / Command: 0.04 hr / Memory: 893 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-07-18 06:43:52 / Session: 0.05 hr / Command: 0.04 hr / Memory: 893 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    474 s ( 0.13 hr) ELAPSE :    197 s ( 0.05 hr) MEM-PEAK :   893 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    474 s ( 0.13 hr) ELAPSE :    197 s ( 0.05 hr) MEM-PEAK :   893 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00       215     702670.88        9.43        3588              0.05       893
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 671 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 7984 vias out of 15488 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.54614e+06         3586        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3586
number of references:                61
number of site rows:                457
number of locations attempted:    83790
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3586 (24791 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.635 um ( 0.23 row height)
rms weighted cell displacement:   0.635 um ( 0.23 row height)
max cell displacement:            3.680 um ( 1.35 row height)
avg cell displacement:            0.284 um ( 0.10 row height)
avg weighted cell displacement:   0.284 um ( 0.10 row height)
number of cells moved:             1604
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/U658 (sky130_fd_sc_hd__nand2_1)
  Input location: (1080.94,646.92)
  Legal location: (1084.62,646.92)
  Displacement:   3.680 um ( 1.35 row height)
Cell: core/ZBUF_290_inst_2482 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1161.44,636.04)
  Legal location: (1159.14,633.32)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/ZBUF_129_inst_2611 (sky130_fd_sc_hd__buf_1)
  Input location: (1067.6,611.56)
  Legal location: (1065.3,608.84)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/U634 (sky130_fd_sc_hd__nand2_1)
  Input location: (1075.42,652.36)
  Legal location: (1073.12,655.08)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/ZBUF_5582_inst_3764 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1144.42,646.92)
  Legal location: (1142.12,644.2)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/HFSINV_46_3 (sky130_fd_sc_hd__inv_2)
  Input location: (1082.78,611.56)
  Legal location: (1084.62,608.84)
  Displacement:   3.284 um ( 1.21 row height)
Cell: core/U661 (sky130_fd_sc_hd__nand2_1)
  Input location: (1081.86,649.64)
  Legal location: (1083.7,652.36)
  Displacement:   3.284 um ( 1.21 row height)
Cell: core/ZBUF_1613_inst_3787 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1143.96,646.92)
  Legal location: (1142.12,649.64)
  Displacement:   3.284 um ( 1.21 row height)
Cell: core/ZBUF_53_inst_2600 (sky130_fd_sc_hd__buf_1)
  Input location: (1157.76,636.04)
  Legal location: (1155.92,638.76)
  Displacement:   3.284 um ( 1.21 row height)
Cell: core/ZBUF_1296_inst_3782 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1187.66,695.88)
  Legal location: (1189.5,698.6)
  Displacement:   3.284 um ( 1.21 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164732 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.141930 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3608, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3608, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-07-18 06:43:54 / Session: 0.06 hr / Command: 0.04 hr / Memory: 893 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-07-18 06:43:54 / Session: 0.06 hr / Command: 0.04 hr / Memory: 893 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.0900 seconds to load 3586 cell instances into cellmap
Moveable cells: 3586; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.1801, cell height 2.7200, cell area 8.6499 for total 3586 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00       237     702670.88        9.43        3588              0.06       893
CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (461/4)
INFO: Derive col count 115 from GR congestion map (461/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        741.3          0.0             3608             3608           0
met3                       1551.9         74.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00       237     702670.88        9.43        3588              0.06       893
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00       237     702670.88        9.43        3588              0.06       893
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00       234     702648.38        9.43        3588              0.06       893
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00       234     702648.38        9.43        3588              0.06       893

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (461/4)
INFO: Derive col count 115 from GR congestion map (461/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00       233     702648.38        9.43        3588              0.06       893

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00       233     702558.25        9.39        3566              0.06       893
Corner Scaling is off, multiplier is 1.000000
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00       233     702558.25        9.39        3566              0.06       893
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00       189     708622.81       11.91        3566              0.06       893
Place-opt optimization Phase 63 Iter  4         0.00        0.00      0.00       141     712300.12       13.52        3566              0.06       893
Place-opt optimization Phase 63 Iter  5         0.00        0.00      0.00       136     713383.62       14.01        3566              0.06       893

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-07-18 06:44:35 / Session: 0.07 hr / Command: 0.06 hr / Memory: 893 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-07-18 06:44:35 / Session: 0.07 hr / Command: 0.06 hr / Memory: 893 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    643 s ( 0.18 hr) ELAPSE :    240 s ( 0.07 hr) MEM-PEAK :   893 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    643 s ( 0.18 hr) ELAPSE :    240 s ( 0.07 hr) MEM-PEAK :   893 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00       131     714397.12       14.45        5777              0.07       893
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 671 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 7984 vias out of 15488 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 64 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.54614e+06         5775        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (4 sec)
Legalization complete (4 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5775
number of references:                64
number of site rows:                457
number of locations attempted:   327874
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5775 (34163 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            3.058 um ( 1.12 row height)
rms weighted cell displacement:   3.058 um ( 1.12 row height)
max cell displacement:           11.346 um ( 4.17 row height)
avg cell displacement:            2.394 um ( 0.88 row height)
avg weighted cell displacement:   2.394 um ( 0.88 row height)
number of cells moved:             5129
number of large displacements:       67
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/ZBUF_263_inst_6870 (sky130_fd_sc_hd__clkbuf_2)
  Input location: (1228.6,698.6)
  Legal location: (1231.82,687.72)
  Displacement:  11.346 um ( 4.17 row height)
Cell: core/ZBUF_2_inst_6625 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1142.58,584.36)
  Legal location: (1143.5,573.48)
  Displacement:  10.919 um ( 4.01 row height)
Cell: core/ZBUF_73_inst_6517 (sky130_fd_sc_hd__buf_1)
  Input location: (1139.82,584.36)
  Legal location: (1139.36,573.48)
  Displacement:  10.890 um ( 4.00 row height)
Cell: core/ZBUF_40_inst_6590 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1141.66,584.36)
  Legal location: (1142.12,573.48)
  Displacement:  10.890 um ( 4.00 row height)
Cell: ZBUF_4_inst_7082 (sky130_fd_sc_hd__clkdlybuf4s25_1)
  Input location: (1085.08,576.2)
  Legal location: (1093.82,581.64)
  Displacement:  10.295 um ( 3.78 row height)
Cell: core/ZBUF_451_inst_7386 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1123.26,649.64)
  Legal location: (1128.78,657.8)
  Displacement:   9.852 um ( 3.62 row height)
Cell: core/ZBUF_397_inst_6788 (sky130_fd_sc_hd__buf_4)
  Input location: (1020.68,652.36)
  Legal location: (1011.02,652.36)
  Displacement:   9.660 um ( 3.55 row height)
Cell: core/ZBUF_473_inst_1428 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1069.44,597.96)
  Legal location: (1064.38,606.12)
  Displacement:   9.602 um ( 3.53 row height)
Cell: core/ZBUF_161_inst_6600 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1240.1,704.04)
  Legal location: (1247.46,698.6)
  Displacement:   9.152 um ( 3.36 row height)
Cell: core/ZBUF_263_inst_7692 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1229.52,698.6)
  Legal location: (1236.88,693.16)
  Displacement:   9.152 um ( 3.36 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142168 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5797, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5797, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-07-18 06:44:39 / Session: 0.07 hr / Command: 0.06 hr / Memory: 893 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.1100 seconds to load 5775 cell instances into cellmap
Moveable cells: 5775; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.7212, cell height 2.7200, cell area 7.4017 for total 5775 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         6.86        6.86      0.00       232     714397.12       14.45        5777              0.07       893

Place-opt optimization Phase 69 Iter  1         6.86        6.86      0.00       232     714397.12       14.45        5777              0.07       893

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2024-07-18 06:44:40 / Session: 0.07 hr / Command: 0.06 hr / Memory: 893 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 6.86        6.86      0.00       231     714397.12       14.45        5777              0.07       893
Co-efficient Ratio Summary:
4.193421737375  6.578034669047  2.479635773584  7.744185040401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017960305874  3.104670650452  9.822129005001  6.078313064085  2.744213641123  8.318163904907
9.699225158203  2.464629446371  1.382376717533  9.387182529619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191168903696  0.963734991513  2.769838949031  3.840640164440  3.750211353169  7.663406142299
6.212201299170  7.759674969274  7.862249542024  0.402385477150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183758990997  3.334436258763  5.826399237872  7.173084485364  9.669824299761  7.591435647087
7.632106424429  7.679074579529  9.831310794833  1.878803317928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100248066110  1.274718334772  4.539605603063  5.624068908820  7.826862553678  4.759181718263
5.409027041004  2.609829653723  0.626148539563  6.381674952919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581601065776  7.486041673838  9.543405484756  2.041917487119  3.921175167338  0.650436982345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142626955883  4.607193012648  8.203318856067  3.504061905451  1.682722412888  7.173481018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515973317690  0.649322054255  1.076983605013  5.811709266269  5.826745683342  4.349331592435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407599351201  2.804123209831  1.224136852200  0.417950913533  1.833887265081  6.448505037188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743140423  2.764676387816  9.324242738770  1.551199671800  2.369328858875  0.754861630179  1.961436211696  2.781357941418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920240044  4.331414044450  0.413556784361  3.309910875813  7.411449549853  1.902003524529  5.623412059547  7.269317608696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610919342  1.605155064125  8.173762047963  9.287277516739  7.509392998505  0.000539917956  5.833799356721  4.754531889445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907469922  5.026083651053  3.950096938237  0.221226776025  4.088500264242  9.406845696875  2.789979461318  0.723248014657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299121220  1.167950180558  8.473999586224  3.056717888545  7.936041953284  5.095073659611  1.512386270128  7.396846320513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087263210  6.393266172598  8.063358783131  4.288630925197  5.876819273007  2.343715722627  0.037331505045  0.494734840392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263040902  7.926377675573  3.652866862614  2.538674476474  6.611800868747  4.022671651365  6.796636302757  0.618516211981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345447245  8.902409741439  4.394926289711  1.549020424321  9.203343150010  4.051877509534  5.907694019704  1.709566691590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510493956  2.708373776376  2.772615694677  2.637652954203  9.591698302994  6.656448909097  9.409700358072  6.136947713139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435521621  6.918317256563  2.422557031115  6.782104820668  9.100519985616  1.286879402201  9.569299060313  2.585898102480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188984837  3.112548588939  1.055063167149  4.124225269547  5.375501850762  7.270398930810  7.178467360747  1.109939451474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418835537  5.155650238049  9.893632213670  2.642545740337  9.267355847847  1.495393346745  7.734052117127  4.721475581592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696836740  3.103784094613  1.515732041133  6.156476432731  6.935541473956  5.921263080218  9.647397189440  1.463886053161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445938746  1.656592416035  3.901723050587  4.310467828300  3.945234800985  1.607098996408  5.274435634112  3.831865160490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219134110369  6.096374869198  4.241545894388  1.384646606444  0.375350905316  9.766390984229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118393119099  7.333444095813  4.557291923162  2.717980038536  4.966211299976  1.759193834708
7.763210639406  6.767907806722  6.983131428253  0.187880981792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410042606611  0.127472266029  5.428397530306  3.562088480882  0.782915025367  8.475968441826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158188136577  6.748605590244  7.929770096975  6.204773338711  9.392446386733  8.065093968234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814280605588  3.460710734556  4.895760129456  7.350088670545  1.168501901288  8.717398471851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751515341769  0.064933638961  1.172027954351  3.581752566626  9.582903388334  2.434983429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540778345120  1.280412261311  8.196641817720  0.041024831353  3.183364746508  1.644800873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932443693877  0.155119831308  7.200223813912  5.075716303017  9.196129641169  6.278185434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041373298436  1.330991952223  9.715436807110  3.190530592452  9.562327225954  7.726981400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817394824796  3.928727610803  8.724207181350  5.000383131795  6.583355955672  1.475403828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395027213823  7.022122536233  8.472128918924  2.940914709687  5.278973966131  8.072374541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847317578622  4.305671647485  8.767972087828  4.509837505961  1.151214647012  8.739634372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806353498313  1.428863951140  0.551959819800  7.234601712262  7.003719170504  5.049423124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365204206261  4.253867306278  7.635458978374  7.402597305136  5.679649650275  7.061801361198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439412148971  1.154902901063  4.994602207501  0.405417990953  4.590745421970  4.170906309159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277281089467  7.263765154051  6.923437722799  4.665974030909  7.940956055807  2.613644411313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242275473111  5.678210341697  1.984329880061  6.128917180220  1.956905926031  3.258539550248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105526086714  9.412422485585  0.501828077576  2.727369033081  0.717822756074  7.110943685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989383691367  0.264254432763  0.990000226284  7.149869574674  5.773481231712  7.472197298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151593674113  3.615647501903  4.667829889895  6.592456548021  8.964715738944  0.146338345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390192075058  7.431046636954  3.368889110098  5.160037839640  8.527427383411  2.383136256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221924551036  9.609638786733  9.498430196938  8.138971200644  4.037808460531  6.976689688422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811840451909  9.733345709305  4.429005709816  2.271205643853  6.496994599997  6.175969973470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441015300661  1.012748520119  5.516136178030  6.356715488088  2.078564972536  7.847546434182
6.354090228638  7.726098811052  3.406261000810  7.463813866529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715839953657  7.674861853544  0.766274336197  5.620984973871  1.939517008673  3.806559986823
4.594724538499  0.933684428473  9.448971790924  2.068608592444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681449100558  8.346072377975  2.453873349445  6.735515407054  5.116123560128  8.871789437185
1.099395676458  7.336178102250  8.389467301800  5.211696795327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475172674176  9.006494667316  7.181509022935  1.358682896662  6.958563708833  4.243448932924
3.502162118558  1.796121009759  2.773111142355  0.408232291416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354098834512  0.128042679098  1.883082712022  0.004644303135  3.318634124650  8.164430677371
8.848483780590  4.829368695084  3.386714526776  2.542120153166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493265369387  7.015512334112  9.794434794526  2.507013550301  7.919910614116  9.627868133414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.5948     6.8553     71   0.2758     8.8115    305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.5948     6.8553   6.8553     71   0.2758     8.8115    305        0     0.0000      232     14.453
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.5948     6.8553   6.8553     71   0.2758     8.8115    305        0     0.0000      232     14.453    714397.12       5777       3064        551
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.5948     6.8553   6.8553     71   0.2758     8.8115    305        0      232     14.453    714397.12       5777

Place-opt command complete                CPU:   652 s (  0.18 hr )  ELAPSE:   247 s (  0.07 hr )  MEM-PEAK:   893 MB
Place-opt command statistics  CPU=545 sec (0.15 hr) ELAPSED=156 sec (0.04 hr) MEM-PEAK=0.872 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2024-07-18 06:44:42 / Session: 0.07 hr / Command: 0.06 hr / Memory: 893 MB (FLW-8100)
Saving all libraries...
[icc2-lic Thu Jul 18 06:44:42 2024] Command 'clock_opt' requires licenses
[icc2-lic Thu Jul 18 06:44:42 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:44:42 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:44:42 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:44:42 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:44:42 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:44:42 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:44:42 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:44:42 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:44:42 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:44:42 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:44:42 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:44:42 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:44:42 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:44:42 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:44:42 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:44:42 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:44:42 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:44:42 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2024-07-18 06:44:42 / Session: 0.07 hr / Command: 0.00 hr / Memory: 893 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-07-18 06:44:43 / Session: 0.07 hr / Command: 0.00 hr / Memory: 893 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-07-18 06:44:43 / Session: 0.07 hr / Command: 0.00 hr / Memory: 893 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4

Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 671 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 7984 vias out of 15488 total vias.
Total 0.1300 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
INFO: creating 50(r) x 50(c) GridCells YDim 25.0608 XDim 25.0768
Total 0.1800 seconds to load 5775 cell instances into cellmap
Moveable cells: 5775; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.7212, cell height 2.7200, cell area 7.4017 for total 5775 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 676 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.34 sec, cpu time is 0 hr : 0 min : 0.34 sec. (CTS-104)
Setting target skew for clock: clk (mode func1 corner func1) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 8
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5797, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'pll' is not movable
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = func1, mode = func1)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func1:func1)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func1:func1)
Max-CTS: All active scenarios
   Mode: func1  Corner: func1  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func1  Corner: func1  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func1  Corner: func1  Scenario: CTS_DRC_OFF_SCEN0
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.42044
new cutoff lpd: 3.80725e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.4275 / 0.4275)
ORB: Nominal = 0.0986554  Design MT = 0.475000  Target = 0.4275000 (4.333 nominal)  MaxRC = 0.124673
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
   10% ...Done
Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = pll/CLK
 Clocks: 
     clk (func1)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 0.600000
 Number of Sinks = 676
 Number of Gates = 0
 Number of Loads = 676
 Loads with existing phase delay = 193
    1. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_imem_rd_addr_a1_reg[2]/CLK
    2. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_br_tgt_pc_a3_reg[5]/CLK
    3. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_br_tgt_pc_a3_reg[4]/CLK
    4. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_br_tgt_pc_a3_reg[3]/CLK
    5. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_br_tgt_pc_a3_reg[2]/CLK
    6. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_br_tgt_pc_a3_reg[1]/CLK
    7. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_br_tgt_pc_a3_reg[0]/CLK
    8. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_reset_a2_reg/CLK
    9. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][0]/CLK
   10. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][0]/CLK
   11. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[16][16]/CLK
   12. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[16][24]/CLK
   13. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src1_value_a3_reg[24]/CLK
   14. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[16][26]/CLK
   15. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src1_value_a3_reg[26]/CLK
   16. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[16][28]/CLK
   17. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src1_value_a3_reg[28]/CLK
   18. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[16][30]/CLK
   19. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src1_value_a3_reg[30]/CLK
   20. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[16][31]/CLK
   21. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src1_value_a3_reg[31]/CLK
   22. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_pc_a1_reg[0]/CLK
   23. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_pc_a1_reg[1]/CLK
   24. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imem_rd_addr_a1_reg[0]/CLK
   25. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imem_rd_addr_a1_reg[1]/CLK
   26. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imem_rd_addr_a1_reg[3]/CLK
   27. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_rd_a2_reg[0]/CLK
   28. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_rd_a2_reg[1]/CLK
   29. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_rd_a2_reg[4]/CLK
   30. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_is_bne_a2_reg/CLK
   31. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_rd_a2_reg[3]/CLK
   32. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[5]/CLK
   33. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[31]/CLK
   34. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[30]/CLK
   35. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[29]/CLK
   36. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[28]/CLK
   37. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[27]/CLK
   38. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[26]/CLK
   39. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[25]/CLK
   40. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[24]/CLK
   41. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[23]/CLK
   42. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[22]/CLK
   43. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[21]/CLK
   44. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[20]/CLK
   45. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[19]/CLK
   46. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[18]/CLK
   47. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[17]/CLK
   48. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[16]/CLK
   49. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[15]/CLK
   50. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[14]/CLK
   51. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[13]/CLK
   52. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[12]/CLK
   53. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[11]/CLK
   54. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[9]/CLK
   55. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[8]/CLK
   56. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[7]/CLK
   57. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[6]/CLK
   58. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_rd_valid_a2_reg/CLK
   59. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][31]/CLK
   60. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][30]/CLK
   61. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][28]/CLK
   62. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][26]/CLK
   63. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][24]/CLK
   64. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][16]/CLK
   65. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][0]/CLK
   66. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][0]/CLK
   67. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][31]/CLK
   68. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][30]/CLK
   69. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][28]/CLK
   70. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][26]/CLK
   71. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][24]/CLK
   72. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][16]/CLK
   73. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][31]/CLK
   74. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][30]/CLK
   75. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][28]/CLK
   76. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][26]/CLK
   77. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][24]/CLK
   78. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][16]/CLK
   79. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][0]/CLK
   80. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][31]/CLK
   81. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][30]/CLK
   82. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][28]/CLK
   83. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][26]/CLK
   84. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][24]/CLK
   85. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][16]/CLK
   86. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][31]/CLK
   87. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][30]/CLK
   88. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][28]/CLK
   89. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][26]/CLK
   90. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][24]/CLK
   91. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][16]/CLK
   92. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][31]/CLK
   93. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][30]/CLK
   94. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][28]/CLK
   95. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][26]/CLK
   96. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][24]/CLK
   97. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][16]/CLK
   98. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][0]/CLK
   99. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][31]/CLK
  100. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][30]/CLK
  101. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][28]/CLK
  102. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][26]/CLK
  103. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][24]/CLK
  104. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][16]/CLK
  105. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][31]/CLK
  106. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][30]/CLK
  107. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][28]/CLK
  108. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][26]/CLK
  109. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][24]/CLK
  110. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][16]/CLK
  111. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][0]/CLK
  112. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][31]/CLK
  113. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][30]/CLK
  114. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][28]/CLK
  115. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][26]/CLK
  116. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][24]/CLK
  117. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][16]/CLK
  118. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][31]/CLK
  119. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][30]/CLK
  120. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][28]/CLK
  121. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][26]/CLK
  122. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][24]/CLK
  123. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][16]/CLK
  124. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][0]/CLK
  125. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][0]/CLK
  126. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][31]/CLK
  127. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src2_value_a3_reg[31]/CLK
  128. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][30]/CLK
  129. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src2_value_a3_reg[30]/CLK
  130. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][28]/CLK
  131. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src2_value_a3_reg[28]/CLK
  132. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][26]/CLK
  133. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src2_value_a3_reg[26]/CLK
  134. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][24]/CLK
  135. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_src2_value_a3_reg[24]/CLK
  136. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][16]/CLK
  137. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][0]/CLK
  138. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][31]/CLK
  139. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][30]/CLK
  140. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][28]/CLK
  141. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][26]/CLK
  142. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][24]/CLK
  143. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][16]/CLK
  144. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][31]/CLK
  145. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][30]/CLK
  146. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][28]/CLK
  147. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][26]/CLK
  148. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][24]/CLK
  149. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][16]/CLK
  150. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][0]/CLK
  151. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a5_reg[17][0]/CLK
  152. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][31]/CLK
  153. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][30]/CLK
  154. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][28]/CLK
  155. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][26]/CLK
  156. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][24]/CLK
  157. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][16]/CLK
  158. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[10]/CLK
  159. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_is_beq_a2_reg/CLK
  160. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_imm_a2_reg[3]/CLK
  161. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_is_addi_a2_reg/CLK
  162. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_is_add_a2_reg/CLK
  163. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_is_sub_a2_reg/CLK
  164. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][1]/CLK
  165. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][1]/CLK
  166. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][1]/CLK
  167. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][1]/CLK
  168. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][1]/CLK
  169. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][1]/CLK
  170. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][1]/CLK
  171. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][1]/CLK
  172. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][1]/CLK
  173. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][1]/CLK
  174. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][1]/CLK
  175. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][1]/CLK
  176. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][1]/CLK
  177. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][1]/CLK
  178. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a5_reg[17][1]/CLK
  179. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[16][1]/CLK
  180. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[1][2]/CLK
  181. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[2][2]/CLK
  182. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[3][2]/CLK
  183. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[8][2]/CLK
  184. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[9][2]/CLK
  185. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[10][2]/CLK
  186. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[11][2]/CLK
  187. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[27][2]/CLK
  188. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[26][2]/CLK
  189. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[25][2]/CLK
  190. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[24][2]/CLK
  191. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[19][2]/CLK
  192. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[18][2]/CLK
  193. Phase delay = (max r/f: -0.140000/__  min r/f: -0.140000/__) : core/CPU_Xreg_value_a4_reg[17][2]/CLK
 Added 18 Repeaters (B: 18 I: 0). Built 2 Repeater Levels for driver pll/CLK
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 8.59 sec, cpu time is 0 hr : 0 min : 8.87 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
There are 18 buffers and 0 inverters added (total area 279.02) by Clock Tree Synthesis.
Information: 0 out of 18 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 4 out of 676, orientation changed without moving: 332
Clock sink displacement max = 2.300000 um, average = 0.008166 um
Clock sink with large displacement: 0 (Threshold: 8.160000 um)
Largest displacement cells:
Clock sink inst 'core/CPU_is_add_a3_reg' snapped from (1041.84, 725.80) (R0) to (1044.14, 725.80) (R0) displacement = 2.300000 um.
Clock sink inst 'core/CPU_Xreg_value_a4_reg[16][29]' snapped from (1214.34, 731.24) (MY) to (1212.50, 731.24) (R0) displacement = 1.840000 um.
Clock sink inst 'core/CPU_Xreg_value_a4_reg[10][14]' snapped from (1050.58, 725.80) (R0) to (1051.50, 725.80) (R0) displacement = 0.920000 um.
Clock sink inst 'core/CPU_Xreg_value_a4_reg[25][15]' snapped from (1104.86, 709.48) (R0) to (1105.32, 709.48) (R0) displacement = 0.460000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore pin (cell avsdpll, pin VDD) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2_1) on layer nwell. (ZRT-030)
Note - message 'ZRT-030' limit (10) exceeded. Remainder will be suppressed.
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
4 masters (4 pins) have donut holes
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Total number of global routed clock nets: 19
Information: The run time for clock net global routing is 0 hr : 0 min : 1.79 sec, cpu time is 0 hr : 0 min : 2.15 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 5817 nets, 19 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5815, routed nets = 19, across physical hierarchy nets = 0, parasitics cached nets = 19, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1405, DR 0), data (VR 5796, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.22     on layer (1)    li1
Average gCell capacity  3.92     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Number of partitions: 16 (4 x 4)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 1: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 6: startup 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 6: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: vsdbabysoc; type: design; tot_drc_vio: 0; buf_ct: 18; buf_area: 279.017600; cell_area: 775.045400
start cto; name: func1:clk; type: clock; latency: 0.609684; gskew: 0.449582; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 18; buf_area: 279.017600; cell_area: 775.045400
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func1 root: pll/CLK
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.4496; ID = 0.6097; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 18; ClockBufArea = 279.0176; ClockCellArea = 775.0454; ClockWireLen = 6839.7150; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9556

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.85u 00:00:00.01s 00:00:00.82e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.4496; ID = 0.6097; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 18; ClockBufArea = 279.0176; ClockCellArea = 775.0454; ClockWireLen = 6839.7150; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.86 sec, cpu time is 0 hr : 0 min : 0.92 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.87 sec, cpu time is 0 hr : 0 min : 0.95 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func1 corner:  func1   
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: func1 root: pll/CLK
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.4496; ID = 0.6097; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 18; ClockBufArea = 279.0176; ClockCellArea = 775.0454; ClockWireLen = 6839.7150; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     1.0476
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.6030
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.9258
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     1.0312
        # The rest of flow speed up       =     1.0387

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.1244

-------------------------------------------------

Global latency and skew opt cpu time 00:00:01.90u 00:00:00.01s 00:00:01.80e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.4498; ID = 0.6085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 19; ClockBufArea = 286.5248; ClockCellArea = 782.5526; ClockWireLen = 6883.1100; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
Longest path:
  (0) 0.0077            0.0000          core/ZCTSBUF_30994_7829/A
  (1) 0.2543            0.2466          core/ZCTSBUF_30994_7829/X
  (2) 0.3131            0.0588          core/ZCTSBUF_16374_7825/A
  (3) 0.5688            0.2556          core/ZCTSBUF_16374_7825/X
  (4) 0.6085            0.0398          core/CPU_src1_value_a3_reg[9]/CLK
Shortest path:
  (0) 0.0074            0.0000          core/ZCTSBUF_14925_7836/A
  (1) 0.2481            0.2407          core/ZCTSBUF_14925_7836/X
  (2) 0.2988            0.0507          core/CPU_Xreg_value_a4_reg[24][24]/CLK
  (3) 0.1588            -0.1400         core/CPU_Xreg_value_a4_reg[24][24]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.83 sec, cpu time is 0 hr : 0 min : 1.99 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 1.84 sec, cpu time is 0 hr : 0 min : 1.99 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func1 corner:  func1   
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: func1 root: pll/CLK

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 2 times, with 2 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 2 problems, with 2 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         16
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         14
        # Failed main graph committ          =          0
        # Successful main graph commit      =          2
        # Subgraph evaluation success rate in percent =     0.1250
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -2

        # Accepted        removal moves =        2

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.3454
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.2801
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0057
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.3549
        # The rest of flow speed up       =     1.3501

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:01.04u 00:00:00.01s 00:00:00.76e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.4498; ID = 0.6085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 266.5056; ClockCellArea = 762.5334; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 2 times, with 2 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 2 problems, with 2 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         16
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         14
        # Failed main graph committ          =          0
        # Successful main graph commit      =          2
        # Subgraph evaluation success rate in percent =     0.1250
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        2

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.6386
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     2.7944
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0014
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.6493
        # The rest of flow speed up       =     1.6098

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:02.12u 00:00:00.02s 00:00:01.43e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.4537; ID = 0.6085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 257.7472; ClockCellArea = 753.7750; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         14
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         14
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9977

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:03.37u 00:00:00.07s 00:00:02.74e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.4537; ID = 0.6085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 257.7472; ClockCellArea = 753.7750; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 2 times, with 2 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 2 problems, with 2 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         16
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         14
        # Failed main graph committ          =          0
        # Successful main graph commit      =          2
        # Subgraph evaluation success rate in percent =     0.1250
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        2

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.2856
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.4235
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9962
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.2800
        # The rest of flow speed up       =     1.2771

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:04.56u 00:00:00.09s 00:00:03.67e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.4579; ID = 0.6085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 250.2400; ClockCellArea = 746.2678; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 3.68 sec, cpu time is 0 hr : 0 min : 4.67 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 3.69 sec, cpu time is 0 hr : 0 min : 4.68 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func1 root: pll/CLK
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.4579; ID = 0.6085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 250.2400; ClockCellArea = 746.2678; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.5768

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.04e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.4579; ID = 0.6085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 250.2400; ClockCellArea = 746.2678; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.13 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5814, routed nets = 18, across physical hierarchy nets = 0, parasitics cached nets = 18, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)

Mode:func1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.5247  0.5247  0.5247  0.5247   func1

Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142168 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5814, routed nets = 18, across physical hierarchy nets = 0, parasitics cached nets = 5814, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 250.2400; ClockCellArea = 746.2678; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4


register reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4

Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.444820, elapsed 0.231712, speed up 1.919711.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 1418, DR 0), data (VR 5796, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 4 ****
Total power = 4.589210, Leakage = 0.000015, Internal = 3.137785, Switching = 1.451410
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.901828, TNS = -21.543797, NVP = 74
 Design (hold) WNHS = -0.411393, TNHS = -8.898727, NHVP = 113

    Scenario func1  WNS = -0.901828, TNS = -21.543796, NVP = 74
    Scenario func1  WNHS = -0.411393, TNHS = -8.898728, NHVP = 113
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.902, TNS = -21.544, NVP = 74, UNWEIGHTED_TNS = -21.544, WNHS = -0.411, TNHS = -8.899, NHVP = 113, UNWEIGHTED_TNHS = -8.899, R2R(wns=-0.901828, tns=-21.543797, nvp=74)
CCD-QoR: Area: Clock Repeater Area (count) = 250.24 (17), Clock std Cell Area (count) = 746.27 (18), Flop Area (count) = 15950.30 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.589210, Leakage = 0.000015, Internal = 3.137785, Switching = 1.451410
 All scenarios used by CCD
    scenario 0: func1 , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func1, id = 1
          corner: func1, id = 1
          isSetup: wns = -0.901828, unweighted tns = -21.543797
          isHold: wns = -0.411393, unweighted tns = -8.898727

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          2.459493
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.588825
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.608033
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.059937

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.901828, TNS = -21.543797, NVP = 74
 Design (hold) WNHS = -0.411393, TNHS = -8.898727, NHVP = 113

    Scenario func1  WNS = -0.901828, TNS = -21.543796, NVP = 74
    Scenario func1  WNHS = -0.411393, TNHS = -8.898728, NHVP = 113
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.902, TNS = -21.544, NVP = 74, UNWEIGHTED_TNS = -21.544, WNHS = -0.411, TNHS = -8.899, NHVP = 113, UNWEIGHTED_TNHS = -8.899, R2R(wns=-0.901828, tns=-21.543797, nvp=74)
CCD-QoR: Area: Clock Repeater Area (count) = 250.24 (17), Clock std Cell Area (count) = 746.27 (18), Flop Area (count) = 15950.30 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.589210, Leakage = 0.000015, Internal = 3.137785, Switching = 1.451410

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              8
  # Valid linear regressions                     8
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:04s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          3.547556
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       2.925411
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.508336
  # Linear regression CPU time                   00h:00m:03s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   4.258198

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.901828, TNS = -21.543797, NVP = 74
 Design (hold) WNHS = -0.411393, TNHS = -8.898727, NHVP = 113

    Scenario func1  WNS = -0.901828, TNS = -21.543796, NVP = 74
    Scenario func1  WNHS = -0.411393, TNHS = -8.898728, NHVP = 113
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.902, TNS = -21.544, NVP = 74, UNWEIGHTED_TNS = -21.544, WNHS = -0.411, TNHS = -8.899, NHVP = 113, UNWEIGHTED_TNHS = -8.899, R2R(wns=-0.901828, tns=-21.543797, nvp=74)
CCD-QoR: Area: Clock Repeater Area (count) = 250.24 (17), Clock std Cell Area (count) = 746.27 (18), Flop Area (count) = 15950.30 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.589210, Leakage = 0.000015, Internal = 3.137785, Switching = 1.451410

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          2.262547
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.561920
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     2.647858
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.240934
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           2.456069
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 47.45%
     Prepare moo/get initial QOR:                4.99%
     Commit/annotate budget:                     0.00%
     Solve runtime: 47.10% of which 39.89% is incremental-LP runtime
     Other:                                      0.46%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.057739
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              4.395507

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.854926, TNS = -18.173698, NVP = 72
 Design (hold) WNHS = -0.411245, TNHS = -8.824461, NHVP = 114

    Scenario func1  WNS = -0.854926, TNS = -18.173697, NVP = 72
    Scenario func1  WNHS = -0.411245, TNHS = -8.824461, NHVP = 114
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.855, TNS = -18.174, NVP = 72, UNWEIGHTED_TNS = -18.174, WNHS = -0.411, TNHS = -8.824, NHVP = 114, UNWEIGHTED_TNHS = -8.824, R2R(wns=-0.854926, tns=-18.173698, nvp=72)
CCD-QoR: Area: Clock Repeater Area (count) = 253.99 (17), Clock std Cell Area (count) = 750.02 (18), Flop Area (count) = 15950.30 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.593032, Leakage = 0.000015, Internal = 3.140805, Switching = 1.452213

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              3
  # Valid linear regressions                     2
  # Seeds with valid budget                      2
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          2.990108
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.958794
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.764480
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   2.173292
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           2.191971
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 53.57%
     Prepare moo/get initial QOR:                9.34%
     Commit/annotate budget:                     0.00%
     Solve runtime: 35.81% of which 18.11% is incremental-LP runtime
     Other:                                      1.29%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.833742
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              5.642758

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.859300, TNS = -18.375988, NVP = 72
 Design (hold) WNHS = -0.412140, TNHS = -8.808444, NHVP = 114

    Scenario func1  WNS = -0.859300, TNS = -18.375988, NVP = 72
    Scenario func1  WNHS = -0.412140, TNHS = -8.808444, NHVP = 114
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.859, TNS = -18.376, NVP = 72, UNWEIGHTED_TNS = -18.376, WNHS = -0.412, TNHS = -8.808, NHVP = 114, UNWEIGHTED_TNHS = -8.808, R2R(wns=-0.859300, tns=-18.375988, nvp=72)
CCD-QoR: Area: Clock Repeater Area (count) = 264.00 (17), Clock std Cell Area (count) = 760.03 (18), Flop Area (count) = 15950.30 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.588358, Leakage = 0.000015, Internal = 3.144775, Switching = 1.443568
 CCD flow runtime: cpu 20.713362, elapsed 7.301355, speed up 2.836920.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 264.0032; ClockCellArea = 760.0310; ClockWireLen = 6824.8300; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 8.22 sec, cpu time is 0 hr : 0 min : 23.35 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 2: Dtor 

No. startProblems      =    84 

No. doRoutes           =   161 
No. doUnroutes         =   133 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =   148 
No. undoUnroutes       =   122 
No. commitRoutes       =     4 
No. commitUnroutes     =     5 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jul 18 06:45:12 2024] Command 'route_group' requires licenses
[icc2-lic Thu Jul 18 06:45:12 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:45:12 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:45:12 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:45:12 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:45:12 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:45:12 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:45:12 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:45:12 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:45:12 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:45:12 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:45:12 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:45:12 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:45:12 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:45:12 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:45:12 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:45:12 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:45:12 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:45:12 2024] Check-out of alternate set of keys directly with queueing was successful
Info:: Timing driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
6 masters (6 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   28  Proc 8120 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   35  Proc 8120 
Net statistics:
Total number of nets     = 5816
Number of nets to route  = 18
5 nets are partially connected,
 of which 0 are detail routed and 5 are global routed.
15 nets are fully connected,
 of which 2 are detail routed and 13 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 5, Total Half Perimeter Wire Length (HPWL) 2107 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          114 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        2     Total HPWL          646 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1347 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   38  Proc 8120 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.22     on layer (1)    li1
Average gCell capacity  3.92     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   57  Proc 8120 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   57  Proc 8120 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   57  Proc 8120 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  121  Alloctr  125  Proc 8120 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  121  Alloctr  125  Proc 8120 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =    14 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. li1        Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6588.06
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 5.26
Initial. Layer met2 wire length = 3039.11
Initial. Layer met3 wire length = 2516.66
Initial. Layer met4 wire length = 1020.75
Initial. Layer met5 wire length = 6.29
Initial. Total Number of Contacts = 2246
Initial. Via L1M1_PR count = 716
Initial. Via M1M2_PR count = 716
Initial. Via M2M3_PR count = 749
Initial. Via M3M4_PR count = 63
Initial. Via M4M5_PR count = 2
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   92  Alloctr   93  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  121  Alloctr  125  Proc 8120 

Congestion utilization per direction:
Average vertical track utilization   =  0.26 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.36 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   77  Alloctr   78  Proc    0 
[End of Global Routing] Total (MB): Used  106  Alloctr  110  Proc 8120 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -5  Alloctr   -5  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   61  Proc 8120 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 5816 nets, 18 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5814, routed nets = 18, across physical hierarchy nets = 0, parasitics cached nets = 18, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
There are 1 buffers reduced and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 18 flat clock tree nets.
There are 17 non-sink instances (total area 264.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 17 buffers and 0 inverters (total area 264.00).
17 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:47.68u 00:00:03.45s 00:00:31.87e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5814, routed nets = 18, across physical hierarchy nets = 0, parasitics cached nets = 18, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)

Mode:func1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.5257  0.5257  0.5257  0.5257   func1

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-07-18 06:45:14 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1485 MB (FLW-8100)

Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 5816 nets, 18 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142168 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5814, routed nets = 18, across physical hierarchy nets = 0, parasitics cached nets = 5814, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Clock-opt command begin                   CPU:   703 s (  0.20 hr )  ELAPSE:   281 s (  0.08 hr )  MEM-PEAK:  1485 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:   703 s (  0.20 hr )  ELAPSE:   281 s (  0.08 hr )  MEM-PEAK:  1485 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.8583    18.3556     72   0.4121     8.8159    115
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.8583    18.3556  18.3556     72   0.4121     8.8159    115        0     0.0000      254     14.586
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.8583    18.3556  18.3556     72   0.4121     8.8159    115        0     0.0000      254     14.586    714661.12       5794       3081        551
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.8583    18.3556  18.3556     72   0.4121     8.8159    115        0      254     14.586    714661.12       5794
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   712 s (  0.20 hr )  ELAPSE:   283 s (  0.08 hr )  MEM-PEAK:  1485 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func1  WNS = 0.858331, TNS = 18.355556, NVP = 72
    Scenario func1  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:43     0.858    18.356 7.147e+05     0.000     3.465      3081       551         0     0.000      1485 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.1400 seconds to load 5792 cell instances into cellmap
Moveable cells: 5775; Application fixed cells: 17; Macro cells: 0; User fixed cells: 0
Average cell width 2.7300, cell height 2.7200, cell area 7.4255 for total 5792 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1         18.36       18.36      8.82       253     714661.12       14.59        5794              0.08      1485

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1         18.36       18.36      8.82       251     712834.38       14.28        5794              0.08      1485
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 5 Iter  2         18.36       18.36      8.82       251     712834.38       14.28        5794              0.08      1485
Clock-opt optimization Phase 5 Iter  3         18.36       18.36      8.82       251     712834.38       14.28        5794              0.08      1485
Clock-opt optimization Phase 5 Iter  4         18.36       18.36      8.82       251     712834.38       14.28        5794              0.08      1485
Clock-opt optimization Phase 5 Iter  5         18.36       18.36      8.82       251     712834.38       14.28        5794              0.08      1485

Layer name: met1, Mask name: metal2, Layer number: 4
Layer name: met2, Mask name: metal3, Layer number: 6
Layer name: met3, Mask name: metal4, Layer number: 8
Layer name: met4, Mask name: metal5, Layer number: 10
Layer name: met5, Mask name: metal6, Layer number: 12
CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (461/4)
INFO: Derive col count 115 from GR congestion map (461/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter  2         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter  3         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter  4         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter  5         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
Clock-opt optimization Phase 6 Iter  6         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter  7         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter  8         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter  9         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 10         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 11         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 12         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 13         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 14         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 15         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 16         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 17         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 18         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 19         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485
Clock-opt optimization Phase 6 Iter 20         18.36       18.36      8.82       199     714298.25       14.85        6064              0.09      1485

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      8.82       199     714011.75       14.71        5985              0.09      1485

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-07-18 06:45:49 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      8.82       206     714011.75       14.71        5985              0.09      1485
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4

Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.51 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 673 total shapes.
Layer met2: cached 0 shapes out of 650 total shapes.
Cached 7984 vias out of 17734 total vias.
Total 0.1100 seconds to build cellmap data
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
Total 0.1900 seconds to load 5983 cell instances into cellmap
Moveable cells: 5966; Application fixed cells: 17; Macro cells: 0; User fixed cells: 0
Average cell width 2.6029, cell height 2.7200, cell area 7.0800 for total 5983 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6005, routed nets = 18, across physical hierarchy nets = 0, parasitics cached nets = 18, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
6 masters (6 pins) have donut holes
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func1 root: pll/CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.4558; ID = 0.6222; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 264.0032; ClockCellArea = 760.0310; ClockWireLen = 6824.2400; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.4558; ID = 0.6222; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 17; ClockBufArea = 264.0032; ClockCellArea = 760.0310; ClockWireLen = 6824.2400; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 17 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6005, routed nets = 18, across physical hierarchy nets = 0, parasitics cached nets = 6005, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1419, DR 0), data (VR 5987, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.22     on layer (1)    li1
Average gCell capacity  3.92     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Number of partitions: 16 (4 x 4)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 4: startup 
Mgr Thread-server 4: Ctor 
rtapi Thread-server 7: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 3: startup 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 3: Ctor 
Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.362304, elapsed 0.146851, speed up 2.467154.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 1419, DR 0), data (VR 5987, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 4.761347, Leakage = 0.000015, Internal = 3.301583, Switching = 1.459750
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.121409, TNS = -0.222470, NVP = 4
 Design (hold) WNHS = -0.434898, TNHS = -11.805011, NHVP = 232

    Scenario func1  WNS = -0.121409, TNS = -0.222470, NVP = 4
    Scenario func1  WNHS = -0.434898, TNHS = -11.805010, NHVP = 232
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.121, TNS = -0.222, NVP = 4, UNWEIGHTED_TNS = -0.222, WNHS = -0.435, TNHS = -11.805, NHVP = 232, UNWEIGHTED_TNHS = -11.805, R2R(wns=-0.121409, tns=-0.222470, nvp=4)
CCD-QoR: Area: Clock Repeater Area (count) = 264.00 (17), Clock std Cell Area (count) = 760.03 (18), Flop Area (count) = 14528.93 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.761347, Leakage = 0.000015, Internal = 3.301583, Switching = 1.459750
 All scenarios used by CCD
    scenario 0: func1 , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func1, id = 1
          corner: func1, id = 1
          isSetup: wns = -0.121409, unweighted tns = -0.222470
          isHold: wns = -0.434898, unweighted tns = -11.805011

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          2.511933
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.339898
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.142429
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.089429

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.121409, TNS = -0.222470, NVP = 4
 Design (hold) WNHS = -0.434898, TNHS = -11.805011, NHVP = 232

    Scenario func1  WNS = -0.121409, TNS = -0.222470, NVP = 4
    Scenario func1  WNHS = -0.434898, TNHS = -11.805010, NHVP = 232
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.121, TNS = -0.222, NVP = 4, UNWEIGHTED_TNS = -0.222, WNHS = -0.435, TNHS = -11.805, NHVP = 232, UNWEIGHTED_TNHS = -11.805, R2R(wns=-0.121409, tns=-0.222470, nvp=4)
CCD-QoR: Area: Clock Repeater Area (count) = 264.00 (17), Clock std Cell Area (count) = 760.03 (18), Flop Area (count) = 14528.93 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.761347, Leakage = 0.000015, Internal = 3.301583, Switching = 1.459750

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      2
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.503917
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       4.970840
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.981693
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   2.713127
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           2.480734
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 55.28%
     Prepare moo/get initial QOR:                1.93%
     Commit/annotate budget:                     36.47%
     Solve runtime: 6.14% of which 3.01% is incremental-LP runtime
     Other:                                      0.18%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  2.529019
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              5.505712

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.050444, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.426674, TNHS = -13.773656, NHVP = 246

    Scenario func1  WNS = 0.050444, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.426674, TNHS = -13.773655, NHVP = 246
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.050, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.427, TNHS = -13.774, NHVP = 246, UNWEIGHTED_TNHS = -13.774, R2R(wns=0.050444, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 247.74 (17), Clock std Cell Area (count) = 743.77 (18), Flop Area (count) = 14528.93 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.735141, Leakage = 0.000015, Internal = 3.291929, Switching = 1.443197

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              3
  # Valid linear regressions                     3
  # Seeds with valid budget                      3
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          2.829914
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       4.356700
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.627429
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.994469
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.430404
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 66.93%
     Prepare moo/get initial QOR:                2.97%
     Commit/annotate budget:                     21.22%
     Solve runtime: 8.64% of which 3.77% is incremental-LP runtime
     Other:                                      0.24%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  2.148321
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              5.442012

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.027557, TNS = -0.027557, NVP = 1
 Design (hold) WNHS = -0.407022, TNHS = -13.084332, NHVP = 221

    Scenario func1  WNS = -0.027557, TNS = -0.027557, NVP = 1
    Scenario func1  WNHS = -0.407022, TNHS = -13.084331, NHVP = 221
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.028, TNS = -0.028, NVP = 1, UNWEIGHTED_TNS = -0.028, WNHS = -0.407, TNHS = -13.084, NHVP = 221, UNWEIGHTED_TNHS = -13.084, R2R(wns=-0.027557, tns=-0.027557, nvp=1)
CCD-QoR: Area: Clock Repeater Area (count) = 228.97 (17), Clock std Cell Area (count) = 725.00 (18), Flop Area (count) = 14528.93 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.711802, Leakage = 0.000015, Internal = 3.279627, Switching = 1.432160

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     1
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           1
  # NumCTCells changed                           -1

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      1
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          2.049558
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       4.458652
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.270820
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.261329
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.482280
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 54.43%
     Prepare moo/get initial QOR:                0.69%
     Commit/annotate budget:                     35.48%
     Solve runtime: 9.23% of which 5.85% is incremental-LP runtime
     Other:                                      0.17%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.991501
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              5.046668

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.125031, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.412837, TNHS = -13.462729, NHVP = 228

    Scenario func1  WNS = 0.125031, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.412837, TNHS = -13.462729, NHVP = 228
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.125, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.413, TNHS = -13.463, NHVP = 228, UNWEIGHTED_TNHS = -13.463, R2R(wns=0.125031, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 225.22 (16), Clock std Cell Area (count) = 721.24 (17), Flop Area (count) = 14528.93 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.705969, Leakage = 0.000015, Internal = 3.280491, Switching = 1.425463
 CCD flow runtime: cpu 12.250040, elapsed 4.278525, speed up 2.863146.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 3: shutdown 
Mgr Thread-server 3: Dtor 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 7: shutdown 
Mgr Thread-server 4: Dtor 
rtapi Thread-server 5: shutdown 
Mgr Thread-server 5: Dtor 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 6: Dtor 

No. startProblems      =    13 

No. doRoutes           =     2 
No. doUnroutes         =     4 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     1 
No. commitUnroutes     =     2 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
[icc2-lic Thu Jul 18 06:45:57 2024] Command 'route_group' requires licenses
[icc2-lic Thu Jul 18 06:45:57 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:45:57 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:45:57 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:45:57 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:45:57 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:45:57 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:45:57 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:45:57 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:45:57 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:45:57 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:45:57 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:45:57 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:45:57 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:45:57 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:45:57 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:45:57 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:45:57 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:45:57 2024] Check-out of alternate set of keys directly with queueing was successful
Info:: Timing driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   28  Proc 8120 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   35  Proc 8120 
Net statistics:
Total number of nets     = 6006
Number of nets to route  = 17
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-low = 2
3 nets are partially connected,
 of which 0 are detail routed and 3 are global routed.
23 nets are fully connected,
 of which 9 are detail routed and 14 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3, Total Half Perimeter Wire Length (HPWL) 1349 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        2     Total HPWL          671 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          678 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   38  Proc 8120 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.22     on layer (1)    li1
Average gCell capacity  3.92     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   57  Proc 8120 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   57  Proc 8120 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   57  Proc 8120 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  121  Alloctr  125  Proc 8120 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  121  Alloctr  125  Proc 8120 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =    14 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     3 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. li1        Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 1 (GRCs = 11) GRCs =    11 (0.01%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6632.25
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 490.76
Initial. Layer met2 wire length = 3076.22
Initial. Layer met3 wire length = 2053.84
Initial. Layer met4 wire length = 1005.15
Initial. Layer met5 wire length = 6.29
Initial. Total Number of Contacts = 2153
Initial. Via L1M1_PR count = 714
Initial. Via M1M2_PR count = 740
Initial. Via M2M3_PR count = 637
Initial. Via M3M4_PR count = 60
Initial. Via M4M5_PR count = 2
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   92  Alloctr   93  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  121  Alloctr  125  Proc 8120 

Congestion utilization per direction:
Average vertical track utilization   =  0.26 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.38 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   77  Alloctr   78  Proc    0 
[End of Global Routing] Total (MB): Used  106  Alloctr  110  Proc 8120 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -5  Alloctr   -5  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   61  Proc 8120 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 6006 nets, 17 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142168 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6004, routed nets = 17, across physical hierarchy nets = 0, parasitics cached nets = 6004, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 10.27 sec, cpu time is 0 hr : 0 min : 22.22 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 755 total shapes.
Layer met2: cached 0 shapes out of 649 total shapes.
Cached 7984 vias out of 17641 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 72 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.54614e+06         5982        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5982
number of references:                72
number of site rows:                457
number of locations attempted:   123596
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5966 (33644 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.897 um ( 0.33 row height)
rms weighted cell displacement:   0.897 um ( 0.33 row height)
max cell displacement:            5.906 um ( 2.17 row height)
avg cell displacement:            0.508 um ( 0.19 row height)
avg weighted cell displacement:   0.508 um ( 0.19 row height)
number of cells moved:             3345
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_4_inst_8389 (sky130_fd_sc_hd__clkdlybuf4s25_1)
  Input location: (1067.6,581.64)
  Legal location: (1069.9,576.2)
  Displacement:   5.906 um ( 2.17 row height)
Cell: core/U380 (sky130_fd_sc_hd__clkinv_1)
  Input location: (1222.16,723.08)
  Legal location: (1220.78,728.52)
  Displacement:   5.612 um ( 2.06 row height)
Cell: core/U1293 (sky130_fd_sc_hd__nor2_1)
  Input location: (1034.02,665.96)
  Legal location: (1033.1,671.4)
  Displacement:   5.517 um ( 2.03 row height)
Cell: core/U1086 (sky130_fd_sc_hd__nand2_1)
  Input location: (1148.1,701.32)
  Legal location: (1147.64,706.76)
  Displacement:   5.459 um ( 2.01 row height)
Cell: ZBUF_4_inst_8533 (sky130_fd_sc_hd__buf_8)
  Input location: (1105.78,1223.56)
  Legal location: (1105.78,1218.12)
  Displacement:   5.440 um ( 2.00 row height)
Cell: core/U1585 (sky130_fd_sc_hd__nand2_1)
  Input location: (1047.82,644.2)
  Legal location: (1047.82,649.64)
  Displacement:   5.440 um ( 2.00 row height)
Cell: core/U90 (sky130_fd_sc_hd__inv_1)
  Input location: (1100.26,709.48)
  Legal location: (1105.32,709.48)
  Displacement:   5.060 um ( 1.86 row height)
Cell: ZBUF_203_inst_8537 (sky130_fd_sc_hd__buf_8)
  Input location: (956.74,576.2)
  Legal location: (951.68,576.2)
  Displacement:   5.060 um ( 1.86 row height)
Cell: ZBUF_4_inst_8436 (sky130_fd_sc_hd__buf_8)
  Input location: (1105.32,1223.56)
  Legal location: (1109,1226.28)
  Displacement:   4.576 um ( 1.68 row height)
Cell: ZBUF_4_inst_8274 (sky130_fd_sc_hd__buf_6)
  Input location: (1244.24,53.96)
  Legal location: (1240.56,51.24)
  Displacement:   4.576 um ( 1.68 row height)

Information: Extraction observers are detached as design net change threshold is reached.
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 2.30 sec, cpu time is 0 hr : 0 min : 2.26 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 17 flat clock tree nets.
There are 16 non-sink instances (total area 225.22) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 16 buffers and 0 inverters (total area 225.22).
16 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:24.90u 00:00:01.20s 00:00:13.45e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
Total 0.1200 seconds to load 5982 cell instances into cellmap
Moveable cells: 5966; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
Average cell width 2.6010, cell height 2.7200, cell area 7.0747 for total 5982 placed and application fixed cells
Information: Current block utilization is '0.04900', effective utilization is '0.04896'. (OPT-055)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6004, routed nets = 17, across physical hierarchy nets = 0, parasitics cached nets = 6004, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

    Scenario func1  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:28     0.000     0.000 7.140e+05     0.000     3.251      3271       551         0     0.000      1485 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-07-18 06:46:03 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      8.82       215     713972.94       14.70        5984              0.09      1485

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      8.82       215     713972.94       14.70        5984              0.09      1485
Co-efficient Ratio Summary:
4.193421654520  6.578038758264  2.479639862701  7.744184640401  0.485050027833  3.179565614822  5.567244254587  2.894454387461  6.565921217863  9.017950705874  3.104671245256  9.834868211351  6.078690664085  2.744504741123  8.318160704907
9.699225001816  2.464624785510  1.382371056772  9.387181229619  3.142429447865  0.968752560458  6.613191223294  4.146578793224  7.876358918112  2.191150503696  0.963735599604  2.771504555381  3.840929464440  3.750504153169  7.663403942299
6.212201142867  7.759679200760  7.862244883510  0.402384177150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183740390997  3.334437825761  5.838882168122  7.173363785364  9.669117099761  7.591432447087
7.632106366038  7.679078752872  9.831314977186  1.878808517928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100230066110  1.274719963122  4.541165478063  5.624474208820  7.826182353678  4.759188518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581695065776  7.486042293229  9.555963534756  2.041215887119  3.921487067338  0.650433782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142610755883  4.607194636346  8.215864869567  3.504368205451  1.682033212888  7.173488818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515968017690  0.649323668889  1.088328236263  5.811007066269  5.826057983342  4.349338392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407584051201  2.804124836026  1.236697245950  0.417258713533  1.833199565081  6.448502837188
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 6006 nets, 17 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142168 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6004, routed nets = 17, across physical hierarchy nets = 0, parasitics cached nets = 6004, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.4152    13.4796    227
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.4152    13.4796    227        0     0.0000      217     14.695
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.4152    13.4796    227        0     0.0000      217     14.695    713972.94       5984       3271        551
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.4152    13.4796    227        0      217     14.695    713972.94       5984

Clock-opt command complete                CPU:   881 s (  0.24 hr )  ELAPSE:   330 s (  0.09 hr )  MEM-PEAK:  1485 MB
Clock-opt command statistics  CPU=178 sec (0.05 hr) ELAPSED=50 sec (0.01 hr) MEM-PEAK=1.450 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2024-07-18 06:46:05 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-07-18 06:46:05 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-07-18 06:46:05 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      8.82       215     713972.94       14.70        5984              0.09      1485
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Thu Jul 18 06:46:05 2024] Command 'route_group' requires licenses
[icc2-lic Thu Jul 18 06:46:05 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:46:05 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:46:05 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:46:05 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:46:05 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:46:05 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:46:05 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:46:05 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:46:05 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:46:05 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:46:05 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:46:05 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:46:05 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:46:05 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:46:05 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:46:05 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:46:05 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:46:05 2024] Check-out of alternate set of keys directly with queueing was successful
Info:: Timing driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   25  Alloctr   27  Proc 7096 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 7096 
Net statistics:
Total number of nets     = 6006
Number of nets to route  = 17
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-low = 2
16 nets are partially connected,
 of which 0 are detail routed and 16 are global routed.
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 16, Total Half Perimeter Wire Length (HPWL) 2808 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           44 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           77 microns
HPWL 100 ~  200 microns: Net Count       11     Total HPWL         1347 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        2     Total HPWL          672 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          668 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   37  Proc 7096 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.22     on layer (1)    li1
Average gCell capacity  3.92     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   55  Proc 7096 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   55  Proc 7096 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   55  Proc 7096 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  229  Alloctr  231  Proc 7096 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  229  Alloctr  231  Proc 7096 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     3 Max = 1 GRCs =     3 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. Both Dirs: Overflow =    82 Max = 1 GRCs =    94 (0.02%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    82 Max = 1 (GRCs = 94) GRCs =    94 (0.04%)
Initial. li1        Overflow =    82 Max = 1 (GRCs = 82) GRCs =    82 (0.04%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6701.59
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 579.53
Initial. Layer met2 wire length = 3061.03
Initial. Layer met3 wire length = 2049.59
Initial. Layer met4 wire length = 1005.15
Initial. Layer met5 wire length = 6.29
Initial. Total Number of Contacts = 2138
Initial. Via L1M1_PR count = 711
Initial. Via M1M2_PR count = 738
Initial. Via M2M3_PR count = 627
Initial. Via M3M4_PR count = 60
Initial. Via M4M5_PR count = 2
Initial. completed.

Start GR phase 1
Thu Jul 18 06:46:07 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  229  Alloctr  231  Proc 7096 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. Both Dirs: Overflow =    82 Max = 1 GRCs =    87 (0.02%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    82 Max = 1 (GRCs = 87) GRCs =    87 (0.04%)
phase1. li1        Overflow =    82 Max = 1 (GRCs = 82) GRCs =    82 (0.04%)
phase1. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6721.79
phase1. Layer li1 wire length = 0.00
phase1. Layer met1 wire length = 613.52
phase1. Layer met2 wire length = 3053.07
phase1. Layer met3 wire length = 2043.76
phase1. Layer met4 wire length = 1005.15
phase1. Layer met5 wire length = 6.29
phase1. Total Number of Contacts = 2132
phase1. Via L1M1_PR count = 711
phase1. Via M1M2_PR count = 739
phase1. Via M2M3_PR count = 620
phase1. Via M3M4_PR count = 60
phase1. Via M4M5_PR count = 2
phase1. completed.

Start GR phase 2
Thu Jul 18 06:46:07 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  229  Alloctr  231  Proc 7096 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6724.26
phase2. Layer li1 wire length = 0.00
phase2. Layer met1 wire length = 615.99
phase2. Layer met2 wire length = 3053.07
phase2. Layer met3 wire length = 2043.76
phase2. Layer met4 wire length = 1005.15
phase2. Layer met5 wire length = 6.29
phase2. Total Number of Contacts = 2132
phase2. Via L1M1_PR count = 711
phase2. Via M1M2_PR count = 739
phase2. Via M2M3_PR count = 620
phase2. Via M3M4_PR count = 60
phase2. Via M4M5_PR count = 2
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  200  Alloctr  200  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  229  Alloctr  231  Proc 7096 

Congestion utilization per direction:
Average vertical track utilization   =  0.12 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.13 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  185  Alloctr  186  Proc    0 
[End of Global Routing] Total (MB): Used  214  Alloctr  216  Proc 7096 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -5  Alloctr   -5  Proc    0 
[End of dbOut] Total (MB): Used   57  Alloctr   59  Proc 7096 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   25  Proc 7096 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Number of wires with overlap after iteration 0 = 735 of 2785


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   24  Alloctr   25  Proc 7096 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   24  Alloctr   25  Proc 7096 

Number of wires with overlap after iteration 1 = 61 of 2105


Wire length and via report:
---------------------------
Number of li1 wires: 6            : 0
Number of met1 wires: 821                L1M1_PR: 711
Number of met2 wires: 839                M1M2_PR: 754
Number of met3 wires: 405                M2M3_PR: 631
Number of met4 wires: 33                 M3M4_PR: 62
Number of met5 wires: 1                  M4M5_PR: 2
Total number of wires: 2105              vias: 2160

Total li1 wire length: 1.0
Total met1 wire length: 813.0
Total met2 wire length: 3133.8
Total met3 wire length: 1941.0
Total met4 wire length: 1001.0
Total met5 wire length: 7.4
Total wire length: 6897.2

Longest li1 wire length: 0.2
Longest met1 wire length: 34.0
Longest met2 wire length: 51.0
Longest met3 wire length: 58.0
Longest met4 wire length: 51.7
Longest met5 wire length: 7.4

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   24  Proc 7096 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used   51  Alloctr   53  Proc 7096 
Total number of nets = 6006, of which 0 are not extracted
Total number of open nets = 5987, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 2116 candidate regions.
Start DR iteration 0: uniform partition
Routed  1964/2116 Partitions, Violations =      0
Routed  1965/2116 Partitions, Violations =      0
Routed  1966/2116 Partitions, Violations =      0
Routed  1967/2116 Partitions, Violations =      0
Routed  1968/2116 Partitions, Violations =      0
Routed  1969/2116 Partitions, Violations =      0
Routed  1970/2116 Partitions, Violations =      0
Routed  1971/2116 Partitions, Violations =      0
Routed  1972/2116 Partitions, Violations =      1
Routed  1973/2116 Partitions, Violations =      1
Routed  1974/2116 Partitions, Violations =      1
Routed  1975/2116 Partitions, Violations =      1
Routed  1976/2116 Partitions, Violations =      1
Routed  1977/2116 Partitions, Violations =      1
Routed  1978/2116 Partitions, Violations =      1
Routed  1979/2116 Partitions, Violations =      1
Routed  1980/2116 Partitions, Violations =      1
Routed  1981/2116 Partitions, Violations =      1
Routed  1982/2116 Partitions, Violations =      1
Routed  1983/2116 Partitions, Violations =      1
Routed  1984/2116 Partitions, Violations =      1
Routed  1985/2116 Partitions, Violations =      1
Routed  1986/2116 Partitions, Violations =      1
Routed  1987/2116 Partitions, Violations =      1
Routed  1988/2116 Partitions, Violations =      1
Routed  1989/2116 Partitions, Violations =      1
Routed  1990/2116 Partitions, Violations =      1
Routed  1991/2116 Partitions, Violations =      1
Routed  1992/2116 Partitions, Violations =      1
Routed  1993/2116 Partitions, Violations =      1
Routed  1994/2116 Partitions, Violations =      1
Routed  1995/2116 Partitions, Violations =      1
Routed  1996/2116 Partitions, Violations =      1
Routed  1997/2116 Partitions, Violations =      1
Routed  1998/2116 Partitions, Violations =      1
Routed  1999/2116 Partitions, Violations =      1
Routed  2000/2116 Partitions, Violations =      1
Routed  2001/2116 Partitions, Violations =      1
Routed  2002/2116 Partitions, Violations =      1
Routed  2003/2116 Partitions, Violations =      1
Routed  2004/2116 Partitions, Violations =      1
Routed  2005/2116 Partitions, Violations =      1
Routed  2006/2116 Partitions, Violations =      1
Routed  2007/2116 Partitions, Violations =      1
Routed  2008/2116 Partitions, Violations =      1
Routed  2009/2116 Partitions, Violations =      1
Routed  2010/2116 Partitions, Violations =      1
Routed  2011/2116 Partitions, Violations =      1
Routed  2012/2116 Partitions, Violations =      1
Routed  2013/2116 Partitions, Violations =      1
Routed  2014/2116 Partitions, Violations =      1
Routed  2015/2116 Partitions, Violations =      1
Routed  2016/2116 Partitions, Violations =      2
Routed  2017/2116 Partitions, Violations =      2
Routed  2018/2116 Partitions, Violations =      2
Routed  2019/2116 Partitions, Violations =      2
Routed  2020/2116 Partitions, Violations =      2
Routed  2021/2116 Partitions, Violations =      2
Routed  2022/2116 Partitions, Violations =      2
Routed  2023/2116 Partitions, Violations =      2
Routed  2024/2116 Partitions, Violations =      2
Routed  2025/2116 Partitions, Violations =      2
Routed  2026/2116 Partitions, Violations =      2
Routed  2027/2116 Partitions, Violations =      2
Routed  2028/2116 Partitions, Violations =      2
Routed  2029/2116 Partitions, Violations =      2
Routed  2030/2116 Partitions, Violations =      2
Routed  2031/2116 Partitions, Violations =      2
Routed  2032/2116 Partitions, Violations =      6
Routed  2033/2116 Partitions, Violations =      6
Routed  2034/2116 Partitions, Violations =      6
Routed  2035/2116 Partitions, Violations =      6
Routed  2036/2116 Partitions, Violations =      6
Routed  2037/2116 Partitions, Violations =      6
Routed  2038/2116 Partitions, Violations =      6
Routed  2039/2116 Partitions, Violations =      6
Routed  2040/2116 Partitions, Violations =      7
Routed  2041/2116 Partitions, Violations =      7
Routed  2042/2116 Partitions, Violations =      7
Routed  2043/2116 Partitions, Violations =      7
Routed  2044/2116 Partitions, Violations =      7
Routed  2045/2116 Partitions, Violations =      2
Routed  2046/2116 Partitions, Violations =      2
Routed  2047/2116 Partitions, Violations =      2
Routed  2048/2116 Partitions, Violations =      2
Routed  2049/2116 Partitions, Violations =      2
Routed  2050/2116 Partitions, Violations =      2
Routed  2051/2116 Partitions, Violations =      2
Routed  2052/2116 Partitions, Violations =      2
Routed  2053/2116 Partitions, Violations =      2
Routed  2054/2116 Partitions, Violations =      2
Routed  2055/2116 Partitions, Violations =      2
Routed  2056/2116 Partitions, Violations =      2
Routed  2057/2116 Partitions, Violations =      2
Routed  2058/2116 Partitions, Violations =      2
Routed  2059/2116 Partitions, Violations =      2
Routed  2060/2116 Partitions, Violations =      2
Routed  2061/2116 Partitions, Violations =      2
Routed  2062/2116 Partitions, Violations =      2
Routed  2063/2116 Partitions, Violations =      2
Routed  2064/2116 Partitions, Violations =      2
Routed  2065/2116 Partitions, Violations =      3
Routed  2066/2116 Partitions, Violations =      3
Routed  2067/2116 Partitions, Violations =      4
Routed  2068/2116 Partitions, Violations =      4
Routed  2069/2116 Partitions, Violations =      4
Routed  2070/2116 Partitions, Violations =      9
Routed  2071/2116 Partitions, Violations =      9
Routed  2072/2116 Partitions, Violations =      9
Routed  2073/2116 Partitions, Violations =      9
Routed  2074/2116 Partitions, Violations =      9
Routed  2075/2116 Partitions, Violations =      9
Routed  2076/2116 Partitions, Violations =      9
Routed  2077/2116 Partitions, Violations =      10
Routed  2078/2116 Partitions, Violations =      10
Routed  2079/2116 Partitions, Violations =      10
Routed  2080/2116 Partitions, Violations =      10
Routed  2081/2116 Partitions, Violations =      10
Routed  2082/2116 Partitions, Violations =      10
Routed  2083/2116 Partitions, Violations =      10
Routed  2084/2116 Partitions, Violations =      10
Routed  2085/2116 Partitions, Violations =      10
Routed  2086/2116 Partitions, Violations =      10
Routed  2087/2116 Partitions, Violations =      9
Routed  2088/2116 Partitions, Violations =      9
Routed  2089/2116 Partitions, Violations =      9
Routed  2090/2116 Partitions, Violations =      9
Routed  2091/2116 Partitions, Violations =      9
Routed  2092/2116 Partitions, Violations =      9
Routed  2093/2116 Partitions, Violations =      9
Routed  2094/2116 Partitions, Violations =      9
Routed  2095/2116 Partitions, Violations =      9
Routed  2096/2116 Partitions, Violations =      9
Routed  2097/2116 Partitions, Violations =      9
Routed  2098/2116 Partitions, Violations =      9
Routed  2099/2116 Partitions, Violations =      10
Routed  2100/2116 Partitions, Violations =      10
Routed  2101/2116 Partitions, Violations =      10
Routed  2102/2116 Partitions, Violations =      10
Routed  2103/2116 Partitions, Violations =      10
Routed  2104/2116 Partitions, Violations =      10
Routed  2105/2116 Partitions, Violations =      10
Routed  2106/2116 Partitions, Violations =      10
Routed  2107/2116 Partitions, Violations =      10
Routed  2108/2116 Partitions, Violations =      10
Routed  2109/2116 Partitions, Violations =      13
Routed  2110/2116 Partitions, Violations =      13
Routed  2111/2116 Partitions, Violations =      15
Routed  2112/2116 Partitions, Violations =      15
Routed  2113/2116 Partitions, Violations =      13
Routed  2114/2116 Partitions, Violations =      14
Routed  2115/2116 Partitions, Violations =      15
Routed  2116/2116 Partitions, Violations =      15

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      15
        Diff net spacing : 10
        Less than minimum width : 1
        Short : 4

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 0] Stage (MB): Used   85  Alloctr   85  Proc    0 
[Iter 0] Total (MB): Used  107  Alloctr  109  Proc 7096 

End DR iteration 0 with 2116 parts

Start DR iteration 1: non-uniform partition
Routed  1/8 Partitions, Violations =    10
Routed  2/8 Partitions, Violations =    9
Routed  3/8 Partitions, Violations =    8
Routed  4/8 Partitions, Violations =    7
Routed  5/8 Partitions, Violations =    2
Routed  6/8 Partitions, Violations =    2
Routed  7/8 Partitions, Violations =    1
Routed  8/8 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   85  Alloctr   85  Proc    0 
[Iter 1] Total (MB): Used  107  Alloctr  109  Proc 7096 

End DR iteration 1 with 8 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   23  Alloctr   25  Proc 7096 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   25  Proc 7096 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    6814 micron
Total Number of Contacts =             2121
Total Number of Wires =                1652
Total Number of PtConns =              50
Total Number of Routed Wires =       1652
Total Routed Wire Length =           6790 micron
Total Number of Routed Contacts =       2121
        Layer      li1 :          0 micron
        Layer     met1 :        688 micron
        Layer     met2 :       3167 micron
        Layer     met3 :       1950 micron
        Layer     met4 :       1001 micron
        Layer     met5 :          7 micron
        Via    M4M5_PR :          2
        Via    M3M4_PR :         62
        Via    M2M3_PR :        597
        Via    M1M2_PR :        751
        Via    L1M1_PR :        709

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2121 vias)
 
    Layer mcon       =  0.00% (0      / 709     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (709     vias)
    Layer via        =  0.00% (0      / 751     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (751     vias)
    Layer via2       =  0.00% (0      / 597     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (597     vias)
    Layer via3       =  0.00% (0      / 62      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62      vias)
    Layer via4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 2121 vias)
 
    Layer mcon       =  0.00% (0      / 709     vias)
    Layer via        =  0.00% (0      / 751     vias)
    Layer via2       =  0.00% (0      / 597     vias)
    Layer via3       =  0.00% (0      / 62      vias)
    Layer via4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2121 vias)
 
    Layer mcon       =  0.00% (0      / 709     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (709     vias)
    Layer via        =  0.00% (0      / 751     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (751     vias)
    Layer via2       =  0.00% (0      / 597     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (597     vias)
    Layer via3       =  0.00% (0      / 62      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (62      vias)
    Layer via4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 6006
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-07-18 06:46:11 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2024-07-18 06:46:11 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-07-18 06:46:11 / Session: 0.09 hr / Command: 0.02 hr / Memory: 1485 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 6006 nets, 0 global routed, 17 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142168 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6004, routed nets = 17, across physical hierarchy nets = 0, parasitics cached nets = 6004, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Clock-opt command begin                   CPU:   892 s (  0.25 hr )  ELAPSE:   337 s (  0.09 hr )  MEM-PEAK:  1485 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 5998 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   892 s (  0.25 hr )  ELAPSE:   337 s (  0.09 hr )  MEM-PEAK:  1485 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.4188    13.1618    225
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.4188    13.1618    225        0     0.0000      217     14.695
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.4188    13.1618    225        0     0.0000      217     14.695    713972.94       5984       3271        551
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.4188    13.1618    225        0      217     14.695    713972.94       5984
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   901 s (  0.25 hr )  ELAPSE:   340 s (  0.09 hr )  MEM-PEAK:  1485 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.1400 seconds to load 5982 cell instances into cellmap
Moveable cells: 5966; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
0 out of 5987 data nets is detail routed, 17 out of 17 clock nets are detail routed and total 6004 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.6010, cell height 2.7200, cell area 7.0747 for total 5982 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.00        0.00      8.82       215     713972.94       14.70        5984              0.09      1485
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      8.82       215     713972.94       14.70        5984              0.09      1485
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      8.82       215     713972.94       14.70        5984              0.09      1485
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      8.82       215     713972.94       14.70        5984              0.10      1485
Clock-opt optimization Phase 18 Iter  4         0.00        0.00      8.82       215     713972.94       14.70        5984              0.10      1485
Clock-opt optimization Phase 18 Iter  5         0.00        0.00      8.82       215     713972.94       14.70        5984              0.10      1485

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      8.82       197     714737.44       15.01        6138              0.10      1485

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (461/4)
INFO: Derive col count 115 from GR congestion map (461/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter  7         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter  8         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter  9         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 10         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 11         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 12         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 13         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 14         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 15         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 16         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 17         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 18         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 19         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 20         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 21         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 22         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 23         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 24         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 25         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 26         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 27         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 28         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 29         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Clock-opt optimization Phase 20 Iter 30         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 21 Iter  1         0.00        0.00      8.82       197     714455.94       14.96        6138              0.10      1485
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      8.82       197     714438.44       14.97        6139              0.10      1485
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      8.82       197     702859.81        9.88        4002              0.10      1485
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00704684 cumPct:    99.41 estdown: 0.00004185 cumUp:  105 numDown:  408 status= valid
Knee-Processing :  cumEst: 0.00708834 cumPct:    99.99 estdown: 0.00000035 cumUp:  249 numDown:  264 status= valid
Knee-Processing :  cumEst: 0.00708869 cumPct:   100.00 estdown: 0.00000000 cumUp: 3308 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.51754874 cumPct:    99.95 estdown: 0.00024840 cumUp:  746 numDown:  848 status= valid
Knee-Processing :  cumEst: 0.51779711 cumPct:   100.00 estdown: 0.00000000 cumUp: 3308 numDown:    0 status= valid
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      8.82       197     702859.81        9.88        4002              0.11      1485
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00361941 cumPct:    93.01 estdown: 0.00027195 cumUp:   51 numDown:  352 status= valid
Knee-Processing :  cumEst: 0.00389101 cumPct:    99.99 estdown: 0.00000035 cumUp:  141 numDown:  262 status= valid
Knee-Processing :  cumEst: 0.00389136 cumPct:   100.00 estdown: 0.00000000 cumUp: 3291 numDown:    0 status= valid

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      8.82       197     702665.88        9.79        3985              0.11      1485
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 250768
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      8.82       197     702665.88        9.79        3985              0.11      1485
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      8.82       197     702665.88        9.79        3985              0.11      1485
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      8.82       197     702665.88        9.79        3985              0.11      1485
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      8.82       197     702665.88        9.79        3985              0.11      1485

Clock-opt optimization Phase 25 Iter  1         0.00        0.00     13.47       141     708885.56       12.28        5186              0.11      1485
Clock-opt optimization Phase 25 Iter  2         0.00        0.00     13.47       141     708885.56       12.28        5186              0.11      1485
Clock-opt optimization Phase 25 Iter  3         0.00        0.00     13.47       141     708885.56       12.28        5186              0.11      1485
Clock-opt optimization Phase 25 Iter  4         0.00        0.00     13.47       141     708885.56       12.28        5186              0.11      1485

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00       140     710151.81       12.94        5416              0.11      1485
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
Total 0.1100 seconds to load 5414 cell instances into cellmap
Moveable cells: 5398; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
0 out of 5445 data nets is detail routed, 17 out of 17 clock nets are detail routed and total 5462 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.6144, cell height 2.7200, cell area 7.1111 for total 5414 placed and application fixed cells
Information: Current block utilization is '0.04450', effective utilization is '0.04454'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 5398 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 8108 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc   16 
[End of Read DB] Total (MB): Used   28  Alloctr   30  Proc 8124 
Loading parastics information to the router ...
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   33  Proc 8124 
Net statistics:
Total number of nets     = 5438
Number of nets to route  = 5345
Number of nets with min-layer-mode soft = 15
Number of nets with min-layer-mode soft-cost-low = 15
93 nets are fully connected,
 of which 93 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 5345, Total Half Perimeter Wire Length (HPWL) 107270 microns
HPWL   0 ~   50 microns: Net Count     5157     Total HPWL        79927 microns
HPWL  50 ~  100 microns: Net Count      158     Total HPWL         9694 microns
HPWL 100 ~  200 microns: Net Count       11     Total HPWL         1354 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          550 microns
HPWL 300 ~  400 microns: Net Count        2     Total HPWL          658 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        3     Total HPWL         1679 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1282 microns
HPWL 700 ~  800 microns: Net Count        1     Total HPWL          756 microns
HPWL 800 ~  900 microns: Net Count        1     Total HPWL          879 microns
HPWL 900 ~ 1000 microns: Net Count        4     Total HPWL         3845 microns
HPWL     > 1000 microns: Net Count        4     Total HPWL         6646 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   36  Proc 8124 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.24     on layer (1)    li1
Average gCell capacity  3.93     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   52  Alloctr   54  Proc 8124 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   52  Alloctr   55  Proc 8124 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   52  Alloctr   55  Proc 8124 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  156  Alloctr  159  Proc 8124 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  159  Alloctr  161  Proc 8124 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  2160 Max = 14 GRCs =  1238 (0.29%)
Initial. H routing: Dmd-Cap  =  1422 Max = 14 (GRCs =  1) GRCs =   751 (0.35%)
Initial. V routing: Dmd-Cap  =   738 Max =  5 (GRCs =  1) GRCs =   487 (0.23%)
Initial. Both Dirs: Overflow =  2319 Max = 14 GRCs =  3009 (0.71%)
Initial. H routing: Overflow =  1442 Max = 14 (GRCs =  1) GRCs =  1718 (0.81%)
Initial. V routing: Overflow =   877 Max =  6 (GRCs =  1) GRCs =  1291 (0.61%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =  1269 Max = 14 (GRCs =  1) GRCs =  1137 (0.54%)
Initial. met2       Overflow =   851 Max =  6 (GRCs =  1) GRCs =  1265 (0.60%)
Initial. met3       Overflow =   173 Max =  3 (GRCs =  4) GRCs =   581 (0.27%)
Initial. met4       Overflow =    26 Max =  1 (GRCs = 26) GRCs =    26 (0.01%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     5 Max =  1 GRCs =    10 (0.01%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. V routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. met2       Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 99846.32
Initial. Layer li1 wire length = 0.42
Initial. Layer met1 wire length = 15759.97
Initial. Layer met2 wire length = 42065.28
Initial. Layer met3 wire length = 34877.85
Initial. Layer met4 wire length = 7042.92
Initial. Layer met5 wire length = 99.89
Initial. Total Number of Contacts = 30104
Initial. Via L1M1_PR count = 12222
Initial. Via M1M2_PR count = 11502
Initial. Via M2M3_PR count = 5444
Initial. Via M3M4_PR count = 924
Initial. Via M4M5_PR count = 12
Initial. completed.

Start GR phase 1
Thu Jul 18 06:47:19 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  159  Alloctr  161  Proc 8124 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   354 Max = 10 GRCs =   270 (0.06%)
phase1. H routing: Dmd-Cap  =   218 Max = 10 (GRCs =  1) GRCs =   153 (0.07%)
phase1. V routing: Dmd-Cap  =   136 Max =  3 (GRCs =  1) GRCs =   117 (0.06%)
phase1. Both Dirs: Overflow =   762 Max = 11 GRCs =   771 (0.18%)
phase1. H routing: Overflow =   507 Max = 11 (GRCs =  1) GRCs =   557 (0.26%)
phase1. V routing: Overflow =   255 Max =  4 (GRCs =  1) GRCs =   214 (0.10%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =   484 Max = 11 (GRCs =  1) GRCs =   534 (0.25%)
phase1. met2       Overflow =   251 Max =  4 (GRCs =  1) GRCs =   210 (0.10%)
phase1. met3       Overflow =    23 Max =  1 (GRCs = 23) GRCs =    23 (0.01%)
phase1. met4       Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 102725.98
phase1. Layer li1 wire length = 5.90
phase1. Layer met1 wire length = 16866.75
phase1. Layer met2 wire length = 40606.94
phase1. Layer met3 wire length = 35484.10
phase1. Layer met4 wire length = 9540.23
phase1. Layer met5 wire length = 222.06
phase1. Total Number of Contacts = 30744
phase1. Via L1M1_PR count = 12209
phase1. Via M1M2_PR count = 11415
phase1. Via M2M3_PR count = 5508
phase1. Via M3M4_PR count = 1586
phase1. Via M4M5_PR count = 26
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  130  Alloctr  131  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  159  Alloctr  161  Proc 8124 

Congestion utilization per direction:
Average vertical track utilization   =  1.72 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  2.42 %
Peak    horizontal track utilization = 225.00 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used  115  Alloctr  116  Proc    0 
[End of Global Routing] Total (MB): Used  144  Alloctr  146  Proc 8124 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8124 
Using per-layer congestion maps for congestion reduction.
Information: 43.90% of design has horizontal routing density above target_routing_density of 0.80.
Information: 43.20% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 25.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.04 to 0.05. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = inf  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (57.3584%)

****** eLpp weights (with caps)
Number of nets: 5436, of which 5419 non-clock nets
Number of nets with 0 toggle rate: 3118
Max toggle rate = 0.2, average toggle rate = 0.00580205
Max non-clock toggle rate = 0.0462036
eLpp weight range = (0, 11.2211)
*** 28 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 5436
Amt power = 0.1
Non-default weight range: (0.9, 6.02211)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func1
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.55488e+09
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:16 
Moved 4722 out of 5416 cells, ratio = 0.871861
Total displacement = 88578.773438(um)
Max displacement = 124.291199(um), core/ZBUF_604_inst_9577 (1093.819946, 676.840027, 0) => (977.288696, 680.459900, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      3.93(um)
  0 ~  20% cells displacement <=      6.75(um)
  0 ~  30% cells displacement <=      9.27(um)
  0 ~  40% cells displacement <=     11.83(um)
  0 ~  50% cells displacement <=     14.81(um)
  0 ~  60% cells displacement <=     18.56(um)
  0 ~  70% cells displacement <=     22.60(um)
  0 ~  80% cells displacement <=     28.02(um)
  0 ~  90% cells displacement <=     38.72(um)
  0 ~ 100% cells displacement <=    124.29(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 5438 nets, 0 global routed, 17 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.165376 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142314 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5436, routed nets = 17, across physical hierarchy nets = 0, parasitics cached nets = 5436, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00       140     710151.81       12.94        5416              0.12      1485
Clock-opt optimization Phase 26 Iter  3         0.00        0.00      0.00       140     710151.81       12.94        5416              0.12      1485
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.1200 seconds to load 5414 cell instances into cellmap, 4721 cells are off site row
Moveable cells: 5398; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
0 out of 5445 data nets is detail routed, 17 out of 17 clock nets are detail routed and total 5462 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.6144, cell height 2.7200, cell area 7.1111 for total 5414 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  4         0.00        0.00      0.00       140     710151.81       12.94        5416              0.12      1485
Number of Site types in the design = 1
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 26 Iter  5         0.00        0.00      0.00       140     710151.81       12.94        5416              0.12      1485
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
INFO: creating 93(r) x 93(c) GridCells YDim 13.6 XDim 13.6
Total 0.1000 seconds to load 5414 cell instances into cellmap, 4721 cells are off site row
Moveable cells: 5398; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
0 out of 5445 data nets is detail routed, 17 out of 17 clock nets are detail routed and total 5462 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.6144, cell height 2.7200, cell area 7.1111 for total 5414 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 1023 total shapes.
Layer met2: cached 0 shapes out of 876 total shapes.
Cached 7984 vias out of 17609 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 73 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.54614e+06         5414        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5414
number of references:                73
number of site rows:                457
number of locations attempted:   116194
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5398 (30590 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.625 um ( 0.23 row height)
rms weighted cell displacement:   0.625 um ( 0.23 row height)
max cell displacement:            1.750 um ( 0.64 row height)
avg cell displacement:            0.429 um ( 0.16 row height)
avg weighted cell displacement:   0.429 um ( 0.16 row height)
number of cells moved:             4732
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/U244 (sky130_fd_sc_hd__nand2_1)
  Input location: (1140.74,740.63)
  Legal location: (1141.66,742.12)
  Displacement:   1.750 um ( 0.64 row height)
Cell: core/ZBUF_6016_inst_8238 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1130.44,601.833)
  Legal location: (1129.24,600.68)
  Displacement:   1.663 um ( 0.61 row height)
Cell: core/ZBUF_130_inst_9967 (sky130_fd_sc_hd__buf_1)
  Input location: (1166.46,691.837)
  Legal location: (1165.58,690.44)
  Displacement:   1.650 um ( 0.61 row height)
Cell: core/ZBUF_115_inst_9893 (sky130_fd_sc_hd__buf_1)
  Input location: (1174.39,661.704)
  Legal location: (1173.86,663.24)
  Displacement:   1.623 um ( 0.60 row height)
Cell: core/ZBUF_98_inst_1668 (sky130_fd_sc_hd__buf_1)
  Input location: (1162.24,765.093)
  Legal location: (1162.82,766.6)
  Displacement:   1.615 um ( 0.59 row height)
Cell: core/U279 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (1097.53,724.46)
  Legal location: (1098.42,725.8)
  Displacement:   1.607 um ( 0.59 row height)
Cell: core/ZBUF_47_inst_5418 (sky130_fd_sc_hd__buf_1)
  Input location: (1072.75,604.587)
  Legal location: (1073.12,606.12)
  Displacement:   1.576 um ( 0.58 row height)
Cell: core/ZBUF_25_inst_9716 (sky130_fd_sc_hd__buf_1)
  Input location: (985.601,659.168)
  Legal location: (984.8,660.52)
  Displacement:   1.572 um ( 0.58 row height)
Cell: core/U1732 (sky130_fd_sc_hd__clkinv_1)
  Input location: (1210.26,645.44)
  Legal location: (1209.74,646.92)
  Displacement:   1.567 um ( 0.58 row height)
Cell: core/ctmTdsLR_1_9157 (sky130_fd_sc_hd__nor3_1)
  Input location: (1030.24,686.334)
  Legal location: (1029.42,685)
  Displacement:   1.564 um ( 0.58 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 4733 out of 5416 cells, ratio = 0.873892
Total displacement = 3774.283203(um)
Max displacement = 2.408000(um), core/U244 (1140.742065, 743.349915, 4) => (1141.660034, 742.119995, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.19(um)
  0 ~  20% cells displacement <=      0.31(um)
  0 ~  30% cells displacement <=      0.46(um)
  0 ~  40% cells displacement <=      0.60(um)
  0 ~  50% cells displacement <=      0.76(um)
  0 ~  60% cells displacement <=      0.92(um)
  0 ~  70% cells displacement <=      1.09(um)
  0 ~  80% cells displacement <=      1.25(um)
  0 ~  90% cells displacement <=      1.43(um)
  0 ~ 100% cells displacement <=      2.41(um)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 5438 nets, 0 global routed, 17 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.165376 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142314 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5436, routed nets = 17, across physical hierarchy nets = 0, parasitics cached nets = 5436, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.1100 seconds to load 5414 cell instances into cellmap
Moveable cells: 5398; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
0 out of 5445 data nets is detail routed, 17 out of 17 clock nets are detail routed and total 5462 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.6144, cell height 2.7200, cell area 7.1111 for total 5414 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00       348     710151.81       12.94        5416              0.12      1485

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00       348     710151.81       12.94        5416              0.12      1485

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2024-07-18 06:47:34 / Session: 0.12 hr / Command: 0.05 hr / Memory: 1485 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00       348     710151.81       12.94        5416              0.12      1485
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050041877  3.179566170648  5.567236454587  2.894454387461  6.565921217863  9.017958205874  3.104671269441  9.834726792501  6.078611364085  2.744525441123  8.318160704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429447183  0.968753026828  6.613102423294  4.146578793224  7.876358918112  2.191156803696  0.963735500502  2.771435636531  3.840948464440  3.750523153169  7.663403942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845036311  0.596112859235  4.701209096892  7.205135512169  8.278351398268  1.183746890997  3.334437867752  5.838996924372  7.173382785364  9.669136099761  7.591432447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072384053  1.226271374280  7.050472194780  2.403928173631  6.139852544054  4.100231766110  1.274719948163  4.541033846713  5.624366208820  7.826174353678  4.759188518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486042281615  9.555859652406  2.041215787119  3.921487967338  0.650433782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607194624732  8.215750987217  3.504368105451  1.682033112888  7.173488818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649323668889  1.088328236263  5.811007066269  5.826057983342  4.349338392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161227462  8.022010875367  2.603154085844  5.024802551363  1.359359521353  5.407584151201  2.804124836026  1.236697245950  0.417258713533  1.833199565081  6.448502837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324237638770  1.551190348405  2.371895495375  0.754173430179  1.961748511696  2.781358441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413533784361  3.309911698461  7.423161949853  1.902430724529  5.623749759547  7.269318108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173749147963  9.287278169368  7.511846531255  0.000966117956  5.833026056721  4.754532389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950073038237  0.221227323668  4.090054807992  9.406272896875  2.789206161318  0.723249514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473987886224  3.056718437392  7.948593846934  5.095400959611  1.512613670128  7.396847020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622758156  4.385365294756  9.999784659148  7.347087763210  6.393266767907  8.063347983131  4.288630065001  5.887103204257  2.343939322627  0.037444205045  0.494735540392
8.173631613959  2.544054410095  0.066110127445  8.589655557074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652854962614  2.538674507322  6.622175495247  4.022783551365  6.796747302757  0.618517911981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394908689711  1.549021803613  9.214230756260  4.051109509534  5.907825119704  1.709567391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567391254  0.705452405418  6.012801617343  3.718510993956  2.708373361785  2.772697094677  2.637653333595  9.502585908144  6.656770909097  9.409931458072  6.136948413139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581157  9.666269582679  0.883342534938  3.292435021621  6.918317961214  2.422531831115  6.782105275899  9.112633116866  1.286134402201  9.569443160313  2.585899802480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055067767149  4.124226614853  5.387625081912  7.270653930810  7.178611460747  1.109930151474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893636813670  2.642546195643  9.279479078097  1.495658346745  7.734206217127  4.721476281592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515736641133  6.156477887047  6.947665604106  5.921528080218  9.647541289440  1.463887753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901727650587  4.310468273616  3.957358031135  1.607353996408  5.274689734112  3.831866860490

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0194     0.2687     34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0194     0.2687     34        0     0.0000      349     12.936
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0194     0.2687     34        0     0.0000      349     12.936    710151.81       5416       2699        553
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0194     0.2687     34        0      349     12.936    710151.81       5416

Clock-opt command complete                CPU:  1201 s (  0.33 hr )  ELAPSE:   420 s (  0.12 hr )  MEM-PEAK:  1485 MB
Clock-opt command statistics  CPU=310 sec (0.09 hr) ELAPSED=83 sec (0.02 hr) MEM-PEAK=1.450 GB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:  1201 s (  0.33 hr )  ELAPSE:   420 s (  0.12 hr )  MEM-PEAK:  1485 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Info: update em.

Global-route-opt timing update complete          CPU:  1201 s (  0.33 hr )  ELAPSE:   420 s (  0.12 hr )  MEM-PEAK:  1485 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0194     0.2687     34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0194     0.2687     34        0     0.0000      349     12.936
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0194     0.2687     34        0     0.0000      349     12.936    710151.81       5416       2699        553
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0194     0.2687     34        0      349     12.936    710151.81       5416
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Global-route-opt initialization complete         CPU:  1206 s (  0.34 hr )  ELAPSE:   422 s (  0.12 hr )  MEM-PEAK:  1485 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.1300 seconds to load 5414 cell instances into cellmap
Moveable cells: 5398; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
0 out of 5419 data nets is detail routed, 17 out of 17 clock nets are detail routed and total 5436 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.6144, cell height 2.7200, cell area 7.1111 for total 5414 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.00        0.00      0.29      2461     710151.81       12.94        5416              0.12      1485
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
[icc2-lic Thu Jul 18 06:47:36 2024] Command 'route_global' requires licenses
[icc2-lic Thu Jul 18 06:47:36 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:47:36 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:47:36 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:47:36 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:47:36 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:47:36 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:47:36 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:47:36 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:47:36 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:47:36 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:47:36 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:47:36 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:47:36 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:47:36 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:47:36 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:47:36 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:47:36 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:47:36 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Generating Timing information  
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Design  Scenario func1 (Mode func1 Corner func1)
Generating Timing information  ... Done
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7596 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   21  Proc   16 
[End of Read DB] Total (MB): Used   28  Alloctr   30  Proc 7612 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   34  Proc 7612 
Net statistics:
Total number of nets     = 5438
Number of nets to route  = 5426
Number of nets with min-layer-mode soft = 15
Number of nets with min-layer-mode soft-cost-low = 15
7 nets are partially connected,
 of which 7 are detail routed and 0 are global routed.
12 nets are fully connected,
 of which 12 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 5426, Total Half Perimeter Wire Length (HPWL) 120832 microns
HPWL   0 ~   50 microns: Net Count     5041     Total HPWL        78533 microns
HPWL  50 ~  100 microns: Net Count      329     Total HPWL        21241 microns
HPWL 100 ~  200 microns: Net Count       35     Total HPWL         4534 microns
HPWL 200 ~  300 microns: Net Count        4     Total HPWL         1032 microns
HPWL 300 ~  400 microns: Net Count        2     Total HPWL          719 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        5     Total HPWL         2825 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        1     Total HPWL          703 microns
HPWL 800 ~  900 microns: Net Count        2     Total HPWL         1762 microns
HPWL 900 ~ 1000 microns: Net Count        4     Total HPWL         3875 microns
HPWL     > 1000 microns: Net Count        3     Total HPWL         5609 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   37  Proc 7612 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.19     on layer (1)    li1
Average gCell capacity  3.91     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   56  Proc 7612 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   56  Proc 7612 
Number of user frozen nets = 0
Timing criticality report: total 479 (8.81)% critical nets.
   Number of criticality 1 nets = 453 (8.33)%
   Number of criticality 2 nets = 10 (0.18)%
   Number of criticality 3 nets = 3 (0.06)%
   Number of criticality 4 nets = 10 (0.18)%
   Number of criticality 5 nets = 1 (0.02)%
   Number of criticality 7 nets = 2 (0.04)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   55  Alloctr   57  Proc 7612 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  231  Alloctr  233  Proc 7612 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  235  Proc 7612 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   510 Max = 5 GRCs =   364 (0.09%)
Initial. H routing: Dmd-Cap  =   313 Max = 5 (GRCs =  1) GRCs =   223 (0.10%)
Initial. V routing: Dmd-Cap  =   197 Max = 4 (GRCs =  2) GRCs =   141 (0.07%)
Initial. Both Dirs: Overflow =   914 Max = 5 GRCs =  1569 (0.37%)
Initial. H routing: Overflow =   555 Max = 5 (GRCs =  1) GRCs =   876 (0.41%)
Initial. V routing: Overflow =   359 Max = 5 (GRCs =  1) GRCs =   693 (0.33%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   506 Max = 5 (GRCs =  1) GRCs =   704 (0.33%)
Initial. met2       Overflow =   359 Max = 5 (GRCs =  1) GRCs =   693 (0.33%)
Initial. met3       Overflow =    48 Max = 3 (GRCs =  1) GRCs =   172 (0.08%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     4 Max =  1 GRCs =    10 (0.01%)
Initial. H routing: Overflow =     2 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. V routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     2 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. met2       Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.7 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     94.9 0.78 0.00 0.85 0.00 0.60 1.07 0.00 0.97 0.00 0.65 0.00 0.09 0.05
met2     93.2 1.97 0.00 1.04 0.00 0.93 1.09 0.02 1.04 0.00 0.45 0.06 0.02 0.07
met3     92.8 0.00 3.45 0.32 0.00 1.62 0.20 1.15 0.00 0.00 0.35 0.00 0.02 0.01
met4     98.3 0.00 0.00 1.37 0.00 0.08 0.18 0.00 0.00 0.00 0.01 0.00 0.00 0.00
met5     99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.00 0.00 0.00
Total    96.7 0.49 0.53 0.57 0.00 0.51 0.40 0.18 0.32 0.00 0.24 0.01 0.02 0.02


Initial. Total Wire Length = 111502.73
Initial. Layer li1 wire length = 6.70
Initial. Layer met1 wire length = 19810.90
Initial. Layer met2 wire length = 49212.90
Initial. Layer met3 wire length = 36844.10
Initial. Layer met4 wire length = 5385.22
Initial. Layer met5 wire length = 242.90
Initial. Total Number of Contacts = 30732
Initial. Via L1M1_PR count = 13783
Initial. Via M1M2_PR count = 12480
Initial. Via M2M3_PR count = 3982
Initial. Via M3M4_PR count = 465
Initial. Via M4M5_PR count = 22
Initial. completed.

Start GR phase 1
Thu Jul 18 06:47:41 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  233  Alloctr  236  Proc 7612 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   385 Max = 4 GRCs =   302 (0.07%)
phase1. H routing: Dmd-Cap  =   308 Max = 4 (GRCs =  2) GRCs =   237 (0.11%)
phase1. V routing: Dmd-Cap  =    77 Max = 2 (GRCs = 12) GRCs =    65 (0.03%)
phase1. Both Dirs: Overflow =   441 Max = 4 GRCs =   959 (0.23%)
phase1. H routing: Overflow =   378 Max = 4 (GRCs =  3) GRCs =   662 (0.31%)
phase1. V routing: Overflow =    62 Max = 2 (GRCs = 27) GRCs =   297 (0.14%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =   368 Max = 4 (GRCs =  3) GRCs =   560 (0.26%)
phase1. met2       Overflow =    62 Max = 2 (GRCs = 27) GRCs =   297 (0.14%)
phase1. met3       Overflow =    10 Max = 2 (GRCs =  3) GRCs =   102 (0.05%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     1 Max =  1 GRCs =     6 (0.00%)
phase1. H routing: Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.6 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     94.9 0.76 0.00 0.82 0.00 0.58 1.05 0.00 1.09 0.00 0.69 0.00 0.07 0.03
met2     93.1 2.29 0.00 0.87 0.00 0.91 1.26 0.03 1.20 0.00 0.31 0.01 0.00 0.01
met3     92.8 0.00 3.33 0.31 0.00 1.65 0.19 1.28 0.00 0.00 0.42 0.00 0.00 0.00
met4     97.9 0.00 0.00 1.56 0.00 0.12 0.33 0.00 0.00 0.00 0.08 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.00 0.00 0.00
Total    96.5 0.54 0.51 0.57 0.00 0.51 0.45 0.20 0.36 0.00 0.27 0.00 0.01 0.01


phase1. Total Wire Length = 113050.39
phase1. Layer li1 wire length = 9.44
phase1. Layer met1 wire length = 19579.86
phase1. Layer met2 wire length = 47815.82
phase1. Layer met3 wire length = 37531.93
phase1. Layer met4 wire length = 7269.54
phase1. Layer met5 wire length = 843.79
phase1. Total Number of Contacts = 31715
phase1. Via L1M1_PR count = 13771
phase1. Via M1M2_PR count = 12538
phase1. Via M2M3_PR count = 4442
phase1. Via M3M4_PR count = 888
phase1. Via M4M5_PR count = 76
phase1. completed.

Start GR phase 2
Thu Jul 18 06:47:42 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  233  Alloctr  236  Proc 7612 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    27 Max = 2 GRCs =    26 (0.01%)
phase2. H routing: Dmd-Cap  =    21 Max = 2 (GRCs =  1) GRCs =    20 (0.01%)
phase2. V routing: Dmd-Cap  =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. Both Dirs: Overflow =    65 Max = 2 GRCs =    97 (0.02%)
phase2. H routing: Overflow =    43 Max = 2 (GRCs =  5) GRCs =    77 (0.04%)
phase2. V routing: Overflow =    22 Max = 2 (GRCs =  2) GRCs =    20 (0.01%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =    43 Max = 2 (GRCs =  5) GRCs =    77 (0.04%)
phase2. met2       Overflow =    22 Max = 2 (GRCs =  2) GRCs =    20 (0.01%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.0 0.84 0.00 1.01 0.00 0.61 1.30 0.00 0.82 0.00 0.41 0.00 0.00 0.01
met2     93.4 1.96 0.00 0.83 0.00 0.91 1.21 0.03 1.27 0.00 0.32 0.01 0.00 0.01
met3     92.8 0.00 3.24 0.30 0.00 1.62 0.19 1.39 0.00 0.00 0.45 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.64 0.00 0.13 0.34 0.00 0.00 0.00 0.08 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.00 0.00 0.00
Total    96.6 0.45 0.50 0.60 0.00 0.51 0.48 0.22 0.33 0.00 0.24 0.00 0.00 0.00


phase2. Total Wire Length = 113821.90
phase2. Layer li1 wire length = 9.44
phase2. Layer met1 wire length = 19378.42
phase2. Layer met2 wire length = 47706.81
phase2. Layer met3 wire length = 38269.61
phase2. Layer met4 wire length = 7648.31
phase2. Layer met5 wire length = 809.30
phase2. Total Number of Contacts = 32113
phase2. Via L1M1_PR count = 13774
phase2. Via M1M2_PR count = 12608
phase2. Via M2M3_PR count = 4656
phase2. Via M3M4_PR count = 999
phase2. Via M4M5_PR count = 76
phase2. completed.

Start GR phase 3
Thu Jul 18 06:47:43 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  233  Alloctr  236  Proc 7612 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    21 Max = 2 GRCs =    20 (0.00%)
phase3. H routing: Dmd-Cap  =    19 Max = 2 (GRCs =  1) GRCs =    18 (0.01%)
phase3. V routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. Both Dirs: Overflow =    47 Max = 2 GRCs =    83 (0.02%)
phase3. H routing: Overflow =    41 Max = 2 (GRCs =  4) GRCs =    77 (0.04%)
phase3. V routing: Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =    41 Max = 2 (GRCs =  4) GRCs =    77 (0.04%)
phase3. met2       Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.0 0.84 0.00 1.01 0.00 0.61 1.28 0.00 0.82 0.00 0.42 0.00 0.00 0.01
met2     93.4 1.97 0.00 0.83 0.00 0.90 1.22 0.03 1.25 0.00 0.37 0.00 0.00 0.00
met3     92.8 0.00 3.23 0.30 0.00 1.62 0.19 1.39 0.00 0.00 0.46 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.64 0.00 0.13 0.34 0.00 0.00 0.00 0.08 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.00 0.00 0.00
Total    96.6 0.45 0.50 0.60 0.00 0.51 0.48 0.22 0.33 0.00 0.25 0.00 0.00 0.00


phase3. Total Wire Length = 114061.91
phase3. Layer li1 wire length = 9.44
phase3. Layer met1 wire length = 19388.08
phase3. Layer met2 wire length = 47768.16
phase3. Layer met3 wire length = 38419.21
phase3. Layer met4 wire length = 7667.72
phase3. Layer met5 wire length = 809.30
phase3. Total Number of Contacts = 32164
phase3. Via L1M1_PR count = 13774
phase3. Via M1M2_PR count = 12636
phase3. Via M2M3_PR count = 4675
phase3. Via M3M4_PR count = 1003
phase3. Via M4M5_PR count = 76
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  204  Alloctr  205  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  233  Alloctr  236  Proc 7612 

Congestion utilization per direction:
Average vertical track utilization   =  1.84 %
Peak    vertical track utilization   = 116.67 %
Average horizontal track utilization =  2.66 %
Peak    horizontal track utilization = 128.57 %

[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used  189  Alloctr  190  Proc    0 
[End of Global Routing] Total (MB): Used  218  Alloctr  221  Proc 7612 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -29  Alloctr  -30  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7612 
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 5438 nets, 5426 global routed, 10 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5436, routed nets = 5436, across physical hierarchy nets = 0, parasitics cached nets = 5436, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0188     0.1965     24
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0188     0.1965     24        0     0.0000      467     12.936
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0188     0.1965     24        0     0.0000      467     12.936    710151.81       5416       2699        553
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0188     0.1965     24        0      467     12.936    710151.81       5416

Global-route-opt Global-routing complete         CPU:  1219 s (  0.34 hr )  ELAPSE:   431 s (  0.12 hr )  MEM-PEAK:  1485 MB

Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.19     on layer (1)    li1
Average gCell capacity  3.91     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Number of partitions: 16 (4 x 4)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 5: startup 
Mgr Thread-server 5: Ctor 
rtapi Thread-server 7: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 2: startup 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 2: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 3 Iter  1          0.00        0.00      0.21      3303     710151.81       12.94        5416              0.12      1485

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.165376 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142314 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.21      3303     710144.31       12.93        5414              0.12      1485
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 4 Iter  2          0.00        0.00      0.21      3303     710144.31       12.93        5414              0.12      1485
Global-route-opt optimization Phase 4 Iter  3          0.00        0.00      0.21      1513     713074.62       14.88        5414              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 4 Iter  4          0.00        0.00      0.21      1513     713065.81       14.88        5414              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 4 Iter  5          0.00        0.00      0.21      1513     713065.81       14.88        5414              0.12      1485
Global-route-opt optimization Phase 4 Iter  6          0.00        0.00      0.21      1513     713065.81       14.88        5414              0.12      1485

Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.21      1506     713065.81       14.88        6004              0.12      1485
Global-route-opt optimization Phase 5 Iter  2          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 5 Iter  3          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 5 Iter  4          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 5 Iter  5          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 5 Iter  6          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 5 Iter  7          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 5 Iter  8          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4


register reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4

Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.073238, elapsed 0.053529, speed up 1.368193.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 1697), data (VR 0, GR 22983, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 7065 total shapes.
Layer met2: cached 0 shapes out of 9963 total shapes.
Cached 7984 vias out of 53178 total vias.
Number of Site types in the design = 1
Total power = 4.661552, Leakage = 0.000015, Internal = 3.232448, Switching = 1.429089
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.038641, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.018804, TNHS = -0.196930, NHVP = 24

    Scenario func1  WNS = 0.038641, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.018804, TNHS = -0.196930, NHVP = 24
    Scenario func1
       Path Group clk  WNS = 0.038641, TNS = 0.000000, NVP = 0
       Path Group **default**  WNS = 9.166031, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = -0.018804, TNHS = -0.196930, NHVP = 24
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.039, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.019, TNHS = -0.197, NHVP = 24, UNWEIGHTED_TNHS = -0.197, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 225.22 (16), Clock std Cell Area (count) = 721.24 (17), Flop Area (count) = 14338.75 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.661552, Leakage = 0.000015, Internal = 3.232448, Switching = 1.429089

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9983

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.038641, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.018804, TNHS = -0.196930, NHVP = 24

    Scenario func1  WNS = 0.038641, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.018804, TNHS = -0.196930, NHVP = 24
    Scenario func1
       Path Group clk  WNS = 0.038641, TNS = 0.000000, NVP = 0
       Path Group **default**  WNS = 9.166031, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = -0.018804, TNHS = -0.196930, NHVP = 24
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.039, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.019, TNHS = -0.197, NHVP = 24, UNWEIGHTED_TNHS = -0.197, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 225.22 (16), Clock std Cell Area (count) = 721.24 (17), Flop Area (count) = 14338.75 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.661552, Leakage = 0.000015, Internal = 3.232448, Switching = 1.429089

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0193

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.038641, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.018804, TNHS = -0.196930, NHVP = 24

    Scenario func1  WNS = 0.038641, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.018804, TNHS = -0.196930, NHVP = 24
    Scenario func1
       Path Group clk  WNS = 0.038641, TNS = 0.000000, NVP = 0
       Path Group **default**  WNS = 9.166031, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = -0.018804, TNHS = -0.196930, NHVP = 24
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.039, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.019, TNHS = -0.197, NHVP = 24, UNWEIGHTED_TNHS = -0.197, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 225.22 (16), Clock std Cell Area (count) = 721.24 (17), Flop Area (count) = 14338.75 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.661552, Leakage = 0.000015, Internal = 3.232448, Switching = 1.429089
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 1.760504, elapsed 0.623623, speed up 2.823026.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  3          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  4          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  5          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  6          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  7          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  8          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter  9          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter 10          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 8 Iter 11          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 8 Iter 12          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 8 Iter 13          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 8 Iter 14          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 8 Iter 15          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485

Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.21      1506     713069.62       14.87        6004              0.12      1485
Global-route-opt optimization Phase 9 Iter  2          0.00        0.00      0.21      1506     713157.19       14.91        6004              0.12      1485

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.21      1506     713157.19       14.91        6027              0.12      1485
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4


register reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4

Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.079181, elapsed 0.057714, speed up 1.371955.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 1697), data (VR 0, GR 23094, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 4.661489, Leakage = 0.000015, Internal = 3.232397, Switching = 1.429077
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.038641, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.001401, TNHS = 0.000000, NHVP = 0

    Scenario func1  WNS = 0.038641, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = 0.001401, TNHS = 0.000000, NHVP = 0
    Scenario func1
       Path Group clk  WNS = 0.038641, TNS = 0.000000, NVP = 0
       Path Group **default**  WNS = 9.166031, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = 0.001401, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.039, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.001, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 225.22 (16), Clock std Cell Area (count) = 721.24 (17), Flop Area (count) = 14338.75 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.661489, Leakage = 0.000015, Internal = 3.232397, Switching = 1.429077
15,15|15,15|15,15|15,15|15,15|15,15|14,14|15,15|14,14|14,14|14,14|15,15|14,14|14,14|13,13|14,14|15,15|14,14|14,14|14,14|14,14|14,14|14,14|14,14|14,14|14,14|13,13|12,12|12,12|12,12|12,12|11,11|11,11|11,11|11,11|11,11|11,11|9,9|8,8|8,8|8,8|8,8|7,7|5,5|5,5|5,5|5,5|5,5|5,5|
4,4|4,4|3,3|3,3|3,3|3,3|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        648
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =        648
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =        648
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =      646
        # Accepted         sizing moves =        2

        # Total CPU time                  = 00h:01m:01s
        # Total elapsed time              = 00h:00m:14s
        # Flow total speed up             =     4.2970
        # Commit CPU time                 = 00h:00m:41s
        # Commit elapsed time             = 00h:00m:08s
        # Commit speed up                 =     5.0944
        # Generator CPU time              = 00h:00m:01s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     2.0142
        # Filter CPU time                 = 00h:00m:08s
        # Filter elapsed time             = 00h:00m:02s
        # Filter speed up                 =     3.2231
        # Sg CPU time                     = 00h:00m:10s
        # Sg elapsed time                 = 00h:00m:02s
        # Sg speed up                     =     3.5831
        # The rest of flow speed up       =     3.2611

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.027194, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.002070, TNHS = 0.000000, NHVP = 0

    Scenario func1  WNS = 0.027194, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = 0.002070, TNHS = 0.000000, NHVP = 0
    Scenario func1
       Path Group clk  WNS = 0.027194, TNS = 0.000000, NVP = 0
       Path Group **default**  WNS = 9.166031, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = 0.002070, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.027, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.002, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 217.71 (16), Clock std Cell Area (count) = 713.74 (17), Flop Area (count) = 15957.80 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.485434, Leakage = 0.000015, Internal = 3.064187, Switching = 1.421232
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 63.582912, elapsed 14.976866, speed up 4.245409.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00      1506     714768.75       15.10        6027              0.13      1509
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00      1506     714768.75       15.10        6027              0.13      1509
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.42233846 cumPct:    50.52 estdown: 0.41359028 cumUp:  491 numDown: 3105 status= valid
Knee-Processing :  cumEst: 0.83566123 cumPct:    99.97 estdown: 0.00027002 cumUp: 1932 numDown: 1664 status= valid
Knee-Processing :  cumEst: 0.83593124 cumPct:   100.00 estdown: 0.00000000 cumUp: 5333 numDown:    0 status= valid
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00      1506     707867.12       11.79        6027              0.13      1509
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01593513 cumPct:    99.86 estdown: 0.00002211 cumUp:  154 numDown:  219 status= valid
Knee-Processing :  cumEst: 0.01595681 cumPct:   100.00 estdown: 0.00000043 cumUp:  180 numDown:  193 status= valid
Knee-Processing :  cumEst: 0.01595724 cumPct:   100.00 estdown: 0.00000000 cumUp: 3910 numDown:    0 status= valid

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00      1506     707777.00       11.71        4651              0.13      1509
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00      1506     707772.00       11.71        4650              0.13      1509
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00      1506     707779.50       11.70        4653              0.13      1509

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00      1506     707779.50       11.70        4653              0.13      1509
Global-route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00      1506     707760.75       11.69        4653              0.13      1509


Global-route-opt route preserve complete         CPU:  1378 s (  0.38 hr )  ELAPSE:   475 s (  0.13 hr )  MEM-PEAK:  1509 MB
INFO: Sending timing info to router
Generating Timing information  
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Design  Scenario func1 (Mode func1 Corner func1)
Generating Timing information  ... Done
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jul 18 06:48:30 2024] Command 'legalize_placement' requires licenses
[icc2-lic Thu Jul 18 06:48:30 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:48:30 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:30 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:30 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:48:30 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:30 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:30 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:48:30 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:30 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:30 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:30 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:30 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:48:30 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:30 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:30 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:48:30 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:30 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:30 2024] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 9725 total shapes.
Layer met2: cached 0 shapes out of 12641 total shapes.
Cached 7984 vias out of 63974 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 70 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.54614e+06         4647        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   4647
number of references:                70
number of site rows:                457
number of locations attempted:   100872
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        4631 (28685 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.503 um ( 0.18 row height)
rms weighted cell displacement:   0.503 um ( 0.18 row height)
max cell displacement:            4.215 um ( 1.55 row height)
avg cell displacement:            0.202 um ( 0.07 row height)
avg weighted cell displacement:   0.202 um ( 0.07 row height)
number of cells moved:             1248
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gre_mt_inst_11790 (sky130_fd_sc_hd__dlygate4sd3_1)
  Input location: (1070.36,573.48)
  Legal location: (1067.14,576.2)
  Displacement:   4.215 um ( 1.55 row height)
Cell: core/gre_mt_inst_11377 (sky130_fd_sc_hd__buf_1)
  Input location: (1189.5,674.12)
  Legal location: (1185.36,674.12)
  Displacement:   4.140 um ( 1.52 row height)
Cell: core/gre_mt_inst_11455 (sky130_fd_sc_hd__buf_1)
  Input location: (1108.08,589.8)
  Legal location: (1103.94,589.8)
  Displacement:   4.140 um ( 1.52 row height)
Cell: core/gre_mt_inst_11446 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1027.58,622.44)
  Legal location: (1031.26,622.44)
  Displacement:   3.680 um ( 1.35 row height)
Cell: core/gre_mt_inst_11442 (sky130_fd_sc_hd__buf_1)
  Input location: (1040,622.44)
  Legal location: (1042.3,625.16)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/gre_a_INV_62_inst_11870 (sky130_fd_sc_hd__inv_1)
  Input location: (1051.04,584.36)
  Legal location: (1048.74,581.64)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/gre_a_BUF_36_inst_11869 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1051.04,584.36)
  Legal location: (1048.74,587.08)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/HFSINV_33_9 (sky130_fd_sc_hd__clkinv_1)
  Input location: (1010.56,660.52)
  Legal location: (1012.4,663.24)
  Displacement:   3.284 um ( 1.21 row height)
Cell: core/gre_mt_inst_11743 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1176.16,595.24)
  Legal location: (1178,592.52)
  Displacement:   3.284 um ( 1.21 row height)
Cell: core/gre_mt_inst_11528 (sky130_fd_sc_hd__buf_1)
  Input location: (1030.8,625.16)
  Legal location: (1032.64,622.44)
  Displacement:   3.284 um ( 1.21 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 1.283
Total Legalizer Wall Time: 1.285
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  1380 s (  0.38 hr )  ELAPSE:   477 s (  0.13 hr )  MEM-PEAK:  1509 MB
rtapi Thread-server 6: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 6: Dtor 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 5: Dtor 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 0: Dtor 

No. startProblems      =  7122 

No. doRoutes           =     1 
No. doUnroutes         =     1 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     1 
No. undoUnroutes       =     1 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Thu Jul 18 06:48:32 2024] Command 'route_global' requires licenses
[icc2-lic Thu Jul 18 06:48:32 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:48:32 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:32 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:32 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:48:32 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:32 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:32 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:48:32 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:32 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:32 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:32 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:32 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:48:32 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:32 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:32 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:48:32 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:32 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:32 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr   10  Proc 7634 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   24  Alloctr   26  Proc    2 
[End of Read DB] Total (MB): Used   32  Alloctr   36  Proc 7636 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   40  Proc 7636 
Net statistics:
Total number of nets     = 4671
Number of nets to route  = 4668
Number of nets with min-layer-mode soft = 6
Number of nets with min-layer-mode soft-cost-low = 6
7 nets are partially connected,
 of which 0 are detail routed and 7 are global routed.
4106 nets are fully connected,
 of which 3 are detail routed and 4087 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3386, Total Half Perimeter Wire Length (HPWL) 92979 microns
HPWL   0 ~   50 microns: Net Count     3000     Total HPWL        64197 microns
HPWL  50 ~  100 microns: Net Count      317     Total HPWL        19032 microns
HPWL 100 ~  200 microns: Net Count       61     Total HPWL         6871 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          540 microns
HPWL 300 ~  400 microns: Net Count        5     Total HPWL         1670 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          668 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   43  Proc 7636 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.21     on layer (1)    li1
Average gCell capacity  3.91     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   17  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   54  Alloctr   61  Proc 7636 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   55  Alloctr   61  Proc 7636 
Number of user frozen nets = 0
Timing criticality report: total 798 (17.08)% critical nets.
   Number of criticality 1 nets = 670 (14.34)%
   Number of criticality 2 nets = 60 (1.28)%
   Number of criticality 3 nets = 18 (0.39)%
   Number of criticality 4 nets = 35 (0.75)%
   Number of criticality 5 nets = 3 (0.06)%
   Number of criticality 7 nets = 12 (0.26)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   22  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used   55  Alloctr   62  Proc 7636 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  231  Alloctr  238  Proc 7636 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  232  Alloctr  238  Proc 7636 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   137 Max = 3 GRCs =   111 (0.03%)
Initial. H routing: Dmd-Cap  =    99 Max = 3 (GRCs =  2) GRCs =    77 (0.04%)
Initial. V routing: Dmd-Cap  =    38 Max = 3 (GRCs =  1) GRCs =    34 (0.02%)
Initial. Both Dirs: Overflow =   537 Max = 3 GRCs =   594 (0.14%)
Initial. H routing: Overflow =   386 Max = 3 (GRCs = 10) GRCs =   459 (0.22%)
Initial. V routing: Overflow =   151 Max = 3 (GRCs =  1) GRCs =   135 (0.06%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   368 Max = 3 (GRCs = 10) GRCs =   441 (0.21%)
Initial. met2       Overflow =   149 Max = 3 (GRCs =  1) GRCs =   133 (0.06%)
Initial. met3       Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.01%)
Initial. met4       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.1 0.97 0.00 0.93 0.00 0.04 1.03 0.00 0.76 0.00 1.00 0.00 0.04 0.12
met2     93.3 2.02 0.00 0.90 0.00 0.94 1.13 0.02 1.04 0.00 0.49 0.05 0.01 0.03
met3     92.5 0.00 3.31 0.31 0.00 1.77 0.20 1.33 0.00 0.00 0.49 0.00 0.01 0.00
met4     97.8 0.00 0.00 1.63 0.00 0.13 0.30 0.00 0.00 0.00 0.06 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.18 0.00 0.00 0.00
Total    96.6 0.48 0.51 0.61 0.00 0.45 0.43 0.21 0.29 0.00 0.35 0.01 0.01 0.02


Initial. Total Wire Length = 113456.23
Initial. Layer li1 wire length = 9.44
Initial. Layer met1 wire length = 19739.66
Initial. Layer met2 wire length = 47859.63
Initial. Layer met3 wire length = 38171.52
Initial. Layer met4 wire length = 6950.73
Initial. Layer met5 wire length = 725.25
Initial. Total Number of Contacts = 31404
Initial. Via L1M1_PR count = 12849
Initial. Via M1M2_PR count = 12302
Initial. Via M2M3_PR count = 5232
Initial. Via M3M4_PR count = 949
Initial. Via M4M5_PR count = 72
Initial. completed.

Start GR phase 1
Thu Jul 18 06:48:36 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  232  Alloctr  238  Proc 7636 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    54 Max = 3 GRCs =    51 (0.01%)
phase1. H routing: Dmd-Cap  =    44 Max = 3 (GRCs =  1) GRCs =    41 (0.02%)
phase1. V routing: Dmd-Cap  =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase1. Both Dirs: Overflow =   128 Max = 2 GRCs =   194 (0.05%)
phase1. H routing: Overflow =   107 Max = 2 (GRCs = 15) GRCs =   173 (0.08%)
phase1. V routing: Overflow =    21 Max = 1 (GRCs = 21) GRCs =    21 (0.01%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =   102 Max = 2 (GRCs = 15) GRCs =   168 (0.08%)
phase1. met2       Overflow =    21 Max = 1 (GRCs = 21) GRCs =    21 (0.01%)
phase1. met3       Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.2 0.98 0.00 0.93 0.00 0.04 1.02 0.00 0.82 0.00 0.97 0.00 0.01 0.02
met2     93.3 2.03 0.00 0.89 0.00 0.90 1.16 0.02 1.03 0.00 0.60 0.01 0.00 0.01
met3     92.5 0.00 3.25 0.29 0.00 1.66 0.19 1.35 0.00 0.00 0.68 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.62 0.00 0.13 0.31 0.00 0.00 0.00 0.08 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.00 0.00 0.00
Total    96.6 0.48 0.50 0.60 0.00 0.43 0.43 0.21 0.30 0.00 0.40 0.00 0.00 0.00


phase1. Total Wire Length = 113644.59
phase1. Layer li1 wire length = 9.44
phase1. Layer met1 wire length = 18633.26
phase1. Layer met2 wire length = 47720.38
phase1. Layer met3 wire length = 39365.72
phase1. Layer met4 wire length = 7146.52
phase1. Layer met5 wire length = 769.27
phase1. Total Number of Contacts = 31659
phase1. Via L1M1_PR count = 12829
phase1. Via M1M2_PR count = 12285
phase1. Via M2M3_PR count = 5478
phase1. Via M3M4_PR count = 993
phase1. Via M4M5_PR count = 74
phase1. completed.

Start GR phase 2
Thu Jul 18 06:48:37 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  232  Alloctr  238  Proc 7636 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    50 Max = 2 GRCs =    46 (0.01%)
phase2. H routing: Dmd-Cap  =    45 Max = 2 (GRCs =  4) GRCs =    41 (0.02%)
phase2. V routing: Dmd-Cap  =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. Both Dirs: Overflow =    98 Max = 2 GRCs =   154 (0.04%)
phase2. H routing: Overflow =    90 Max = 2 (GRCs = 14) GRCs =   146 (0.07%)
phase2. V routing: Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =    85 Max = 2 (GRCs = 14) GRCs =   141 (0.07%)
phase2. met2       Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase2. met3       Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.2 0.98 0.00 0.92 0.00 0.04 1.02 0.00 0.83 0.00 0.96 0.00 0.01 0.02
met2     93.3 2.03 0.00 0.88 0.00 0.90 1.15 0.02 1.02 0.00 0.63 0.00 0.00 0.00
met3     92.5 0.00 3.23 0.29 0.00 1.65 0.19 1.35 0.00 0.00 0.70 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.63 0.00 0.14 0.32 0.00 0.00 0.00 0.07 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
Total    96.6 0.49 0.50 0.60 0.00 0.43 0.43 0.21 0.30 0.00 0.41 0.00 0.00 0.00


phase2. Total Wire Length = 113842.37
phase2. Layer li1 wire length = 9.44
phase2. Layer met1 wire length = 18498.99
phase2. Layer met2 wire length = 47755.76
phase2. Layer met3 wire length = 39596.19
phase2. Layer met4 wire length = 7176.95
phase2. Layer met5 wire length = 805.05
phase2. Total Number of Contacts = 31757
phase2. Via L1M1_PR count = 12828
phase2. Via M1M2_PR count = 12321
phase2. Via M2M3_PR count = 5533
phase2. Via M3M4_PR count = 997
phase2. Via M4M5_PR count = 78
phase2. completed.

Start GR phase 3
Thu Jul 18 06:48:37 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  232  Alloctr  238  Proc 7636 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    45 Max = 2 GRCs =    43 (0.01%)
phase3. H routing: Dmd-Cap  =    42 Max = 2 (GRCs =  2) GRCs =    40 (0.02%)
phase3. V routing: Dmd-Cap  =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. Both Dirs: Overflow =    94 Max = 2 GRCs =   152 (0.04%)
phase3. H routing: Overflow =    87 Max = 2 (GRCs = 12) GRCs =   145 (0.07%)
phase3. V routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =    84 Max = 2 (GRCs = 12) GRCs =   142 (0.07%)
phase3. met2       Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. met3       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.2 0.98 0.00 0.91 0.00 0.04 1.03 0.00 0.83 0.00 0.97 0.00 0.01 0.02
met2     93.3 2.02 0.00 0.88 0.00 0.91 1.15 0.02 1.02 0.00 0.64 0.00 0.00 0.00
met3     92.5 0.00 3.22 0.29 0.00 1.66 0.19 1.34 0.00 0.00 0.71 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.63 0.00 0.14 0.32 0.00 0.00 0.00 0.07 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.00 0.00 0.00
Total    96.6 0.49 0.50 0.60 0.00 0.43 0.43 0.21 0.30 0.00 0.41 0.00 0.00 0.00


phase3. Total Wire Length = 114041.89
phase3. Layer li1 wire length = 9.44
phase3. Layer met1 wire length = 18560.00
phase3. Layer met2 wire length = 47843.46
phase3. Layer met3 wire length = 39653.91
phase3. Layer met4 wire length = 7194.37
phase3. Layer met5 wire length = 780.72
phase3. Total Number of Contacts = 31786
phase3. Via L1M1_PR count = 12829
phase3. Via M1M2_PR count = 12336
phase3. Via M2M3_PR count = 5547
phase3. Via M3M4_PR count = 998
phase3. Via M4M5_PR count = 76
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  199  Alloctr  201  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  232  Alloctr  238  Proc 7636 

Congestion utilization per direction:
Average vertical track utilization   =  1.83 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  2.60 %
Peak    horizontal track utilization = 128.57 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used  184  Alloctr  186  Proc    0 
[End of Global Routing] Total (MB): Used  217  Alloctr  224  Proc 7636 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -32  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   39  Proc 7636 

Global-route-opt Incremental Global-routing complete  CPU:  1389 s (  0.39 hr )  ELAPSE:   484 s (  0.13 hr )  MEM-PEAK:  1509 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 4671 nets, 4661 global routed, 8 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4669, routed nets = 4669, across physical hierarchy nets = 0, parasitics cached nets = 4669, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 154(r) x 154(c) GridCells YDim 8.16 XDim 8.16
Total 0.1200 seconds to load 4647 cell instances into cellmap
Moveable cells: 4631; Application fixed cells: 16; Macro cells: 0; User fixed cells: 0
0 out of 4652 data nets is detail routed, 17 out of 17 clock nets are detail routed and total 4669 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.8567, cell height 2.7200, cell area 7.7703 for total 4647 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (12488400 12480400)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.21     on layer (1)    li1
Average gCell capacity  3.91     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Number of partitions: 16 (4 x 4)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 6: startup 
Mgr Thread-server 6: Ctor 
rtapi Thread-server 3: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 0: startup 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 19 Iter  1         0.14        0.14      0.01      2327     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 19 Iter  2         0.14        0.14      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 19 Iter  3         0.14        0.14      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 19 Iter  4         0.14        0.14      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 19 Iter  5         0.14        0.14      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 19 Iter  6         0.14        0.14      0.01      2320     707760.75       11.69        4649              0.14      1509

Global-route-opt optimization Phase 20 Iter  1         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter  2         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter  3         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter  4         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter  5         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter  6         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter  7         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter  8         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 20 Iter  9         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter 10         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 20 Iter 11         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.467595 ohm/um, via_r = 3.423367 ohm/cut, c = 0.165376 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.747992 ohm/um, via_r = 3.551391 ohm/cut, c = 0.142314 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 21 Iter  1         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 21 Iter  2         0.00        0.00      0.01      2320     707760.75       11.69        4649              0.14      1509
Global-route-opt optimization Phase 21 Iter  3         0.00        0.00      0.01      1867     708038.50       11.67        4649              0.14      1509
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 21 Iter  4         0.00        0.00      0.01      1867     708038.50       11.67        4649              0.14      1509
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 21 Iter  5         0.00        0.00      0.01      1867     708038.50       11.67        4649              0.14      1509
Global-route-opt optimization Phase 21 Iter  6         0.00        0.00      0.01      1867     708038.50       11.67        4649              0.14      1509

Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.01      1860     708038.50       11.67        4746              0.14      1509
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.00      1860     708039.75       11.68        4746              0.14      1509

Global-route-opt optimization complete                 0.00        0.00      0.00      1860     708046.00       11.68        4746              0.14      1509

Global-route-opt route preserve complete         CPU:  1408 s (  0.39 hr )  ELAPSE:   492 s (  0.14 hr )  MEM-PEAK:  1509 MB
INFO: Sending timing info to router
Generating Timing information  
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Design  Scenario func1 (Mode func1 Corner func1)
Generating Timing information  ... Done
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jul 18 06:48:47 2024] Command 'legalize_placement' requires licenses
[icc2-lic Thu Jul 18 06:48:47 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:48:47 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:47 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:47 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:48:47 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:47 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:47 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:48:47 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:47 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:47 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:47 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:47 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:48:47 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:47 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:47 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:48:47 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:47 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:47 2024] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 6042 total shapes.
Layer met2: cached 0 shapes out of 8765 total shapes.
Cached 7984 vias out of 49518 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 71 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.54614e+06         4744        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   4744
number of references:                71
number of site rows:                457
number of locations attempted:    94470
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        4728 (28913 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.161 um ( 0.06 row height)
rms weighted cell displacement:   0.161 um ( 0.06 row height)
max cell displacement:            3.562 um ( 1.31 row height)
avg cell displacement:            0.028 um ( 0.01 row height)
avg weighted cell displacement:   0.028 um ( 0.01 row height)
number of cells moved:              242
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/gre_mt_inst_12020 (sky130_fd_sc_hd__buf_1)
  Input location: (1109.92,687.72)
  Legal location: (1112.22,685)
  Displacement:   3.562 um ( 1.31 row height)
Cell: core/HFSINV_389_33 (sky130_fd_sc_hd__inv_1)
  Input location: (1023.9,671.4)
  Legal location: (1025.28,674.12)
  Displacement:   3.050 um ( 1.12 row height)
Cell: core/gre_mt_inst_12040 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1141.66,657.8)
  Legal location: (1142.58,660.52)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/gre_mt_inst_11961 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1062.54,674.12)
  Legal location: (1063,676.84)
  Displacement:   2.759 um ( 1.01 row height)
Cell: core/gre_mt_inst_12023 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1022.52,728.52)
  Legal location: (1022.52,725.8)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/gre_mt_inst_12014 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1105.32,693.16)
  Legal location: (1105.32,695.88)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/gre_mt_inst_11993 (sky130_fd_sc_hd__buf_1)
  Input location: (1200.54,739.4)
  Legal location: (1200.54,736.68)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/gre_mt_inst_11963 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1151.32,649.64)
  Legal location: (1151.32,646.92)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/gre_mt_inst_12011 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (1140.74,657.8)
  Legal location: (1138.44,657.8)
  Displacement:   2.300 um ( 0.85 row height)
Cell: core/gre_mt_inst_11954 (sky130_fd_sc_hd__buf_1)
  Input location: (1111.3,652.36)
  Legal location: (1109,652.36)
  Displacement:   2.300 um ( 0.85 row height)

Legalization succeeded.
Total Legalizer CPU: 1.289
Total Legalizer Wall Time: 1.291
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  1410 s (  0.39 hr )  ELAPSE:   494 s (  0.14 hr )  MEM-PEAK:  1509 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 4: shutdown 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 4: Dtor 

No. startProblems      =   896 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Thu Jul 18 06:48:48 2024] Command 'route_global' requires licenses
[icc2-lic Thu Jul 18 06:48:48 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:48:48 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:48 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:48 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:48:48 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:48 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:48 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:48:48 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:48 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:48 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:48 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:48 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:48:48 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:48 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:48 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:48:48 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:48 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:48 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7108 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        true                

Begin global routing.
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   23  Proc   16 
[End of Read DB] Total (MB): Used   30  Alloctr   32  Proc 7124 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1253.84um,1253.04um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   36  Proc 7124 
Net statistics:
Total number of nets     = 4768
Number of nets to route  = 4765
Number of nets with min-layer-mode soft = 7
Number of nets with min-layer-mode soft-cost-low = 7
4635 nets are fully connected,
 of which 3 are detail routed and 4616 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 568, Total Half Perimeter Wire Length (HPWL) 17390 microns
HPWL   0 ~   50 microns: Net Count      495     Total HPWL        11237 microns
HPWL  50 ~  100 microns: Net Count       59     Total HPWL         3542 microns
HPWL 100 ~  200 microns: Net Count       11     Total HPWL         1272 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        2     Total HPWL          672 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          668 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   39  Proc 7124 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Average gCell capacity  3.21     on layer (1)    li1
Average gCell capacity  3.91     on layer (2)    met1
Average gCell capacity  3.30     on layer (3)    met2
Average gCell capacity  2.23     on layer (4)    met3
Average gCell capacity  1.43     on layer (5)    met4
Average gCell capacity  0.66     on layer (6)    met5
Average number of tracks per gCell 5.91  on layer (1)    li1
Average number of tracks per gCell 8.00  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.00  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1275126
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   17  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   55  Alloctr   57  Proc 7124 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   55  Alloctr   57  Proc 7124 
Number of user frozen nets = 0
Timing criticality report: total 826 (17.32)% critical nets.
   Number of criticality 1 nets = 666 (13.97)%
   Number of criticality 2 nets = 42 (0.88)%
   Number of criticality 3 nets = 61 (1.28)%
   Number of criticality 4 nets = 36 (0.76)%
   Number of criticality 5 nets = 4 (0.08)%
   Number of criticality 6 nets = 4 (0.08)%
   Number of criticality 7 nets = 13 (0.27)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   56  Alloctr   58  Proc 7124 
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  232  Alloctr  234  Proc 7124 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  232  Alloctr  234  Proc 7124 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    63 Max = 4 GRCs =    54 (0.01%)
Initial. H routing: Dmd-Cap  =    58 Max = 4 (GRCs =  1) GRCs =    49 (0.02%)
Initial. V routing: Dmd-Cap  =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. Both Dirs: Overflow =   167 Max = 4 GRCs =   223 (0.05%)
Initial. H routing: Overflow =   139 Max = 4 (GRCs =  2) GRCs =   197 (0.09%)
Initial. V routing: Overflow =    28 Max = 2 (GRCs =  2) GRCs =    26 (0.01%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   132 Max = 4 (GRCs =  2) GRCs =   190 (0.09%)
Initial. met2       Overflow =    27 Max = 2 (GRCs =  2) GRCs =    25 (0.01%)
Initial. met3       Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.1 0.98 0.00 0.88 0.00 0.04 1.04 0.00 0.85 0.00 0.98 0.00 0.02 0.03
met2     93.3 2.03 0.00 0.88 0.00 0.89 1.15 0.02 1.02 0.00 0.64 0.01 0.00 0.00
met3     92.5 0.00 3.23 0.29 0.00 1.67 0.19 1.36 0.00 0.00 0.68 0.00 0.01 0.00
met4     97.8 0.00 0.00 1.63 0.00 0.14 0.31 0.00 0.00 0.00 0.07 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.00 0.00 0.00
Total    96.6 0.49 0.50 0.59 0.00 0.43 0.43 0.21 0.30 0.00 0.41 0.00 0.00 0.00


Initial. Total Wire Length = 114191.52
Initial. Layer li1 wire length = 5.90
Initial. Layer met1 wire length = 18869.09
Initial. Layer met2 wire length = 48032.60
Initial. Layer met3 wire length = 39411.33
Initial. Layer met4 wire length = 7097.31
Initial. Layer met5 wire length = 775.28
Initial. Total Number of Contacts = 32035
Initial. Via L1M1_PR count = 12997
Initial. Via M1M2_PR count = 12433
Initial. Via M2M3_PR count = 5539
Initial. Via M3M4_PR count = 990
Initial. Via M4M5_PR count = 76
Initial. completed.

Start GR phase 1
Thu Jul 18 06:48:51 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  232  Alloctr  234  Proc 7124 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    51 Max = 2 GRCs =    45 (0.01%)
phase1. H routing: Dmd-Cap  =    48 Max = 2 (GRCs =  6) GRCs =    42 (0.02%)
phase1. V routing: Dmd-Cap  =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. Both Dirs: Overflow =   107 Max = 2 GRCs =   164 (0.04%)
phase1. H routing: Overflow =   100 Max = 2 (GRCs = 17) GRCs =   157 (0.07%)
phase1. V routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =    95 Max = 2 (GRCs = 17) GRCs =   152 (0.07%)
phase1. met2       Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. met3       Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.1 0.97 0.00 0.89 0.00 0.04 1.04 0.00 0.86 0.00 0.97 0.00 0.01 0.02
met2     93.3 2.03 0.00 0.89 0.00 0.87 1.15 0.02 1.02 0.00 0.66 0.00 0.00 0.00
met3     92.5 0.00 3.24 0.29 0.00 1.67 0.19 1.33 0.00 0.00 0.71 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.63 0.00 0.14 0.32 0.00 0.00 0.00 0.07 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
Total    96.6 0.49 0.50 0.60 0.00 0.43 0.43 0.21 0.30 0.00 0.42 0.00 0.00 0.00


phase1. Total Wire Length = 114185.16
phase1. Layer li1 wire length = 5.90
phase1. Layer met1 wire length = 18742.51
phase1. Layer met2 wire length = 47952.14
phase1. Layer met3 wire length = 39511.35
phase1. Layer met4 wire length = 7177.03
phase1. Layer met5 wire length = 796.23
phase1. Total Number of Contacts = 32057
phase1. Via L1M1_PR count = 12997
phase1. Via M1M2_PR count = 12420
phase1. Via M2M3_PR count = 5567
phase1. Via M3M4_PR count = 995
phase1. Via M4M5_PR count = 78
phase1. completed.

Start GR phase 2
Thu Jul 18 06:48:51 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  232  Alloctr  234  Proc 7124 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    47 Max = 2 GRCs =    42 (0.01%)
phase2. H routing: Dmd-Cap  =    44 Max = 2 (GRCs =  5) GRCs =    39 (0.02%)
phase2. V routing: Dmd-Cap  =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. Both Dirs: Overflow =   102 Max = 2 GRCs =   157 (0.04%)
phase2. H routing: Overflow =    96 Max = 2 (GRCs = 19) GRCs =   151 (0.07%)
phase2. V routing: Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =    93 Max = 2 (GRCs = 19) GRCs =   148 (0.07%)
phase2. met2       Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. met3       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.1 0.97 0.00 0.89 0.00 0.04 1.04 0.00 0.86 0.00 0.97 0.00 0.01 0.02
met2     93.3 2.03 0.00 0.89 0.00 0.87 1.15 0.02 1.02 0.00 0.66 0.00 0.00 0.00
met3     92.5 0.00 3.23 0.29 0.00 1.66 0.19 1.33 0.00 0.00 0.71 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.63 0.00 0.14 0.32 0.00 0.00 0.00 0.07 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
Total    96.6 0.49 0.50 0.60 0.00 0.43 0.43 0.21 0.30 0.00 0.42 0.00 0.00 0.00


phase2. Total Wire Length = 114204.34
phase2. Layer li1 wire length = 5.90
phase2. Layer met1 wire length = 18736.11
phase2. Layer met2 wire length = 47963.46
phase2. Layer met3 wire length = 39513.93
phase2. Layer met4 wire length = 7184.06
phase2. Layer met5 wire length = 800.88
phase2. Total Number of Contacts = 32075
phase2. Via L1M1_PR count = 12997
phase2. Via M1M2_PR count = 12421
phase2. Via M2M3_PR count = 5581
phase2. Via M3M4_PR count = 998
phase2. Via M4M5_PR count = 78
phase2. completed.

Start GR phase 3
Thu Jul 18 06:48:52 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 461 gCells x 461 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  232  Alloctr  234  Proc 7124 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    47 Max = 2 GRCs =    44 (0.01%)
phase3. H routing: Dmd-Cap  =    44 Max = 2 (GRCs =  3) GRCs =    41 (0.02%)
phase3. V routing: Dmd-Cap  =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. Both Dirs: Overflow =    97 Max = 2 GRCs =   153 (0.04%)
phase3. H routing: Overflow =    90 Max = 2 (GRCs = 16) GRCs =   146 (0.07%)
phase3. V routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =    87 Max = 2 (GRCs = 16) GRCs =   143 (0.07%)
phase3. met2       Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. met3       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
li1      99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
met1     95.1 0.97 0.00 0.89 0.00 0.04 1.04 0.00 0.86 0.00 0.97 0.00 0.01 0.01
met2     93.3 2.04 0.00 0.88 0.00 0.88 1.16 0.02 1.02 0.00 0.66 0.00 0.00 0.00
met3     92.5 0.00 3.24 0.29 0.00 1.65 0.19 1.33 0.00 0.00 0.72 0.00 0.00 0.00
met4     97.8 0.00 0.00 1.63 0.00 0.14 0.32 0.00 0.00 0.00 0.07 0.00 0.00 0.00
met5     99.8 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.19 0.00 0.00 0.00
Total    96.6 0.49 0.50 0.60 0.00 0.43 0.43 0.21 0.30 0.00 0.42 0.00 0.00 0.00


phase3. Total Wire Length = 114335.70
phase3. Layer li1 wire length = 5.90
phase3. Layer met1 wire length = 18726.55
phase3. Layer met2 wire length = 48032.61
phase3. Layer met3 wire length = 39585.12
phase3. Layer met4 wire length = 7195.48
phase3. Layer met5 wire length = 790.05
phase3. Total Number of Contacts = 32092
phase3. Via L1M1_PR count = 12997
phase3. Via M1M2_PR count = 12427
phase3. Via M2M3_PR count = 5588
phase3. Via M3M4_PR count = 1002
phase3. Via M4M5_PR count = 78
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  201  Alloctr  201  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  232  Alloctr  234  Proc 7124 

Congestion utilization per direction:
Average vertical track utilization   =  1.84 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  2.61 %
Peak    horizontal track utilization = 128.57 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used  186  Alloctr  186  Proc    0 
[End of Global Routing] Total (MB): Used  217  Alloctr  219  Proc 7124 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7124 

Global-route-opt Incremental Global-routing complete  CPU:  1416 s (  0.39 hr )  ELAPSE:   499 s (  0.14 hr )  MEM-PEAK:  1509 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050001281  3.179565859555  5.567217154587  2.894454387461  6.565921217863  9.017961405874  3.104671093556  9.834444680001  6.078664564085  2.744467241123  8.318160904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429407597  0.968752705735  6.613183123294  4.146578793224  7.876358918112  2.191169003696  0.963735334617  2.771153524031  3.840991664440  3.750465953169  7.663403142299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845096677  0.596111521925  4.701289796892  7.205135512169  8.278351398268  1.183761890997  3.334437691867  5.838614812872  7.173335985364  9.669078899761  7.591432647087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072344319  1.226270046970  7.050452894780  2.403928173631  6.139852544054  4.100256766110  1.274719772278  4.541751734213  5.624319408820  7.826016153678  4.759188718263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474023275  0.513656705275  5.027572018562  6.119813446103  6.181472312107  1.581611065776  7.486042015483  9.555576890906  2.041268787119  3.921329567338  0.650433982345
9.472458983837  3.368485570532  4.897112725668  6.860143844452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142611455883  4.607194642837  8.215769275717  3.504470105451  1.682034712888  7.173488018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515968117690  0.649323686750  1.088337905013  5.811119066269  5.826058583342  4.349338592435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161287473  8.022019578877  2.603134985844  5.024802551363  1.359359521353  5.407584151201  2.804124854997  1.236606914700  0.417360713533  1.833190165081  6.448502037188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324237638770  1.551190366376  2.371804164125  0.754285430179  1.961749111696  2.781358641418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413545684361  3.309911575098  7.423094168603  1.902427324529  5.623725959547  7.269318308696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565922867  4.802189656975  3.894403863832  4.531610419342  1.605155657803  8.173751947963  9.287278151897  7.511707900005  0.000953717956  5.833002256721  4.754532589445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950085838237  0.221227328278  4.090924022992  9.406261796875  2.789295661318  0.723249714657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384142  0.064440375127  6.053169866345  8.842299621220  1.167950775967  8.473988386224  3.056718549915  7.948526878284  5.095499759611  1.512602470128  7.396847020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063347583131  4.288631686567  5.888394198007  2.343131822627  0.037657705045  0.494735540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562584  8.808820782782  7.253678575913  3.418263540902  7.926377260982  3.652857662614  2.538675709430  6.622686618747  4.022850151365  6.796714902757  0.618517911981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204279  7.387119392213  0.867338165048  8.682345947245  8.902409336848  4.394917089711  1.549021756846  9.214129400010  4.051056909534  5.907772519704  1.709567391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772606994677  2.637653286139  9.502474302994  6.656627609097  9.409888058072  6.136948513139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422540831115  6.782105152594  9.111395985616  1.286058102201  9.569377760313  2.585899902480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041873  0.313533183484  2.465081744855  7.737188484837  3.112548293680  1.055056967149  4.124226591473  5.386387850762  7.270577630810  7.178545060747  1.109930251474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893625013670  2.642546061034  9.278130962847  1.495571646745  7.734130517127  4.721476281592
0.740044432580  4.637138040791  4.984361339330  0.198619845279  8.206103190569  7.924529562953  7.259547026936  3.008696336740  3.103784709364  1.515734641133  6.156477753438  6.946326598956  5.921441380218  9.647475589440  1.463887753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000312  3.317956583981  4.556721775458  7.289445438746  1.656592121786  3.901725650587  4.310468148900  3.956019925985  1.607276296408  5.274513034112  3.831866860490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940943  9.096875278509  4.661318372329  4.414657879322  4.787635891811  2.219145410369  6.096374572016  4.240780819388  1.384409906444  0.375113805316  9.766390184229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509866  7.059611151840  1.470128039689  2.720513551216  9.827835139826  8.118398919099  7.333444707176  4.556563723162  2.717753038536  4.966183899976  1.759193034708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234630  9.122627003345  6.705045349478  0.240392817363  1.613985254405  4.410047406611  0.127472915217  5.427877415306  3.562851480882  0.782887625367  8.475968641826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158183236577  6.748605249131  7.928250846975  6.204546338711  9.392318986733  8.065093168234
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 4768 nets, 4758 global routed, 8 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4766, routed nets = 4766, across physical hierarchy nets = 0, parasitics cached nets = 4766, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000      292     11.679
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000      292     11.679    708046.00       4746       2029        553
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0      292     11.679    708046.00       4746

Global-route-opt command complete                CPU:  1419 s (  0.39 hr )  ELAPSE:   499 s (  0.14 hr )  MEM-PEAK:  1509 MB
Global-route-opt command statistics  CPU=217 sec (0.06 hr) ELAPSED=79 sec (0.02 hr) MEM-PEAK=1.474 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2024-07-18 06:48:53 / Session: 0.14 hr / Command: 0.07 hr / Memory: 1509 MB (FLW-8100)
Saving all libraries...
[icc2-lic Thu Jul 18 06:48:54 2024] Command 'route_auto' requires licenses
[icc2-lic Thu Jul 18 06:48:54 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:48:54 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:54 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:54 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:48:54 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:54 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:54 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:48:54 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:48:54 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:48:54 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:54 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:54 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:48:54 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:48:54 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:54 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:48:54 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:48:54 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:48:54 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-07-18 06:48:54 / Session: 0.14 hr / Command: 0.00 hr / Memory: 1509 MB (FLW-8100)
Generating Timing information  
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Design  Scenario func1 (Mode func1 Corner func1)
Generating Timing information  ... Done
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Warning: Layer li1 does not have a preferred direction, assigning to vertical. (ZRT-025)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
parastics information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   27  Alloctr   28  Proc 7124 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Number of wires with overlap after iteration 0 = 19151 of 39869


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    6  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   27  Alloctr   30  Proc 7124 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:07 total=0:00:09
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    6  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   27  Alloctr   30  Proc 7124 

Number of wires with overlap after iteration 1 = 10190 of 30265


Wire length and via report:
---------------------------
Number of li1 wires: 2861                 : 0
Number of met1 wires: 13876              L1M1_PR: 13349
Number of met2 wires: 9875               M1M2_PR: 12859
Number of met3 wires: 3180               M2M3_PR: 5238
Number of met4 wires: 433                M3M4_PR: 820
Number of met5 wires: 40                 M4M5_PR: 78
Total number of wires: 30265             vias: 32344

Total li1 wire length: 660.9
Total met1 wire length: 22153.5
Total met2 wire length: 47446.5
Total met3 wire length: 38554.1
Total met4 wire length: 6257.1
Total met5 wire length: 768.9
Total wire length: 115841.0

Longest li1 wire length: 2.4
Longest met1 wire length: 214.4
Longest met2 wire length: 600.4
Longest met3 wire length: 1132.1
Longest met4 wire length: 52.4
Longest met5 wire length: 31.3

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:09
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   25  Proc 7124 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used   52  Alloctr   54  Proc 7124 
Total number of nets = 4768, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 2116 candidate regions.
Start DR iteration 0: uniform partition
Routed  1608/2116 Partitions, Violations =      0
Routed  1609/2116 Partitions, Violations =      0
Routed  1610/2116 Partitions, Violations =      0
Routed  1611/2116 Partitions, Violations =      0
Routed  1612/2116 Partitions, Violations =      0
Routed  1613/2116 Partitions, Violations =      0
Routed  1614/2116 Partitions, Violations =      0
Routed  1615/2116 Partitions, Violations =      0
Routed  1616/2116 Partitions, Violations =      0
Routed  1617/2116 Partitions, Violations =      0
Routed  1618/2116 Partitions, Violations =      0
Routed  1619/2116 Partitions, Violations =      0
Routed  1620/2116 Partitions, Violations =      0
Routed  1621/2116 Partitions, Violations =      0
Routed  1622/2116 Partitions, Violations =      0
Routed  1623/2116 Partitions, Violations =      0
Routed  1624/2116 Partitions, Violations =      0
Routed  1625/2116 Partitions, Violations =      0
Routed  1626/2116 Partitions, Violations =      0
Routed  1627/2116 Partitions, Violations =      0
Routed  1628/2116 Partitions, Violations =      0
Routed  1629/2116 Partitions, Violations =      0
Routed  1630/2116 Partitions, Violations =      0
Routed  1631/2116 Partitions, Violations =      0
Routed  1632/2116 Partitions, Violations =      0
Routed  1633/2116 Partitions, Violations =      0
Routed  1634/2116 Partitions, Violations =      0
Routed  1635/2116 Partitions, Violations =      0
Routed  1636/2116 Partitions, Violations =      0
Routed  1637/2116 Partitions, Violations =      0
Routed  1638/2116 Partitions, Violations =      0
Routed  1639/2116 Partitions, Violations =      0
Routed  1640/2116 Partitions, Violations =      0
Routed  1641/2116 Partitions, Violations =      0
Routed  1642/2116 Partitions, Violations =      0
Routed  1643/2116 Partitions, Violations =      0
Routed  1644/2116 Partitions, Violations =      0
Routed  1645/2116 Partitions, Violations =      0
Routed  1646/2116 Partitions, Violations =      0
Routed  1647/2116 Partitions, Violations =      0
Routed  1648/2116 Partitions, Violations =      0
Routed  1649/2116 Partitions, Violations =      0
Routed  1650/2116 Partitions, Violations =      0
Routed  1651/2116 Partitions, Violations =      0
Routed  1652/2116 Partitions, Violations =      0
Routed  1653/2116 Partitions, Violations =      0
Routed  1654/2116 Partitions, Violations =      0
Routed  1655/2116 Partitions, Violations =      0
Routed  1656/2116 Partitions, Violations =      4
Routed  1657/2116 Partitions, Violations =      4
Routed  1658/2116 Partitions, Violations =      4
Routed  1659/2116 Partitions, Violations =      4
Routed  1660/2116 Partitions, Violations =      4
Routed  1661/2116 Partitions, Violations =      4
Routed  1662/2116 Partitions, Violations =      4
Routed  1663/2116 Partitions, Violations =      4
Routed  1664/2116 Partitions, Violations =      4
Routed  1665/2116 Partitions, Violations =      4
Routed  1666/2116 Partitions, Violations =      4
Routed  1667/2116 Partitions, Violations =      4
Routed  1668/2116 Partitions, Violations =      4
Routed  1669/2116 Partitions, Violations =      4
Routed  1670/2116 Partitions, Violations =      4
Routed  1671/2116 Partitions, Violations =      4
Routed  1672/2116 Partitions, Violations =      4
Routed  1673/2116 Partitions, Violations =      6
Routed  1674/2116 Partitions, Violations =      6
Routed  1675/2116 Partitions, Violations =      4
Routed  1676/2116 Partitions, Violations =      4
Routed  1677/2116 Partitions, Violations =      4
Routed  1678/2116 Partitions, Violations =      4
Routed  1679/2116 Partitions, Violations =      4
Routed  1680/2116 Partitions, Violations =      4
Routed  1681/2116 Partitions, Violations =      4
Routed  1682/2116 Partitions, Violations =      4
Routed  1683/2116 Partitions, Violations =      4
Routed  1684/2116 Partitions, Violations =      4
Routed  1685/2116 Partitions, Violations =      4
Routed  1686/2116 Partitions, Violations =      4
Routed  1687/2116 Partitions, Violations =      4
Routed  1688/2116 Partitions, Violations =      4
Routed  1689/2116 Partitions, Violations =      4
Routed  1690/2116 Partitions, Violations =      8
Routed  1691/2116 Partitions, Violations =      8
Routed  1692/2116 Partitions, Violations =      8
Routed  1693/2116 Partitions, Violations =      8
Routed  1694/2116 Partitions, Violations =      6
Routed  1695/2116 Partitions, Violations =      4
Routed  1696/2116 Partitions, Violations =      4
Routed  1697/2116 Partitions, Violations =      4
Routed  1698/2116 Partitions, Violations =      4
Routed  1699/2116 Partitions, Violations =      6
Routed  1700/2116 Partitions, Violations =      6
Routed  1701/2116 Partitions, Violations =      8
Routed  1702/2116 Partitions, Violations =      8
Routed  1703/2116 Partitions, Violations =      8
Routed  1704/2116 Partitions, Violations =      8
Routed  1705/2116 Partitions, Violations =      8
Routed  1706/2116 Partitions, Violations =      8
Routed  1707/2116 Partitions, Violations =      8
Routed  1708/2116 Partitions, Violations =      10
Routed  1709/2116 Partitions, Violations =      10
Routed  1710/2116 Partitions, Violations =      10
Routed  1711/2116 Partitions, Violations =      10
Routed  1712/2116 Partitions, Violations =      8
Routed  1713/2116 Partitions, Violations =      8
Routed  1714/2116 Partitions, Violations =      4
Routed  1715/2116 Partitions, Violations =      4
Routed  1716/2116 Partitions, Violations =      4
Routed  1718/2116 Partitions, Violations =      4
Routed  1719/2116 Partitions, Violations =      4
Routed  1719/2116 Partitions, Violations =      4
Routed  1720/2116 Partitions, Violations =      4
Routed  1721/2116 Partitions, Violations =      4
Routed  1722/2116 Partitions, Violations =      4
Routed  1723/2116 Partitions, Violations =      6
Routed  1724/2116 Partitions, Violations =      6
Routed  1725/2116 Partitions, Violations =      6
Routed  1726/2116 Partitions, Violations =      8
Routed  1727/2116 Partitions, Violations =      8
Routed  1728/2116 Partitions, Violations =      6
Routed  1729/2116 Partitions, Violations =      8
Routed  1730/2116 Partitions, Violations =      8
Routed  1731/2116 Partitions, Violations =      6
Routed  1732/2116 Partitions, Violations =      6
Routed  1733/2116 Partitions, Violations =      7
Routed  1734/2116 Partitions, Violations =      7
Routed  1735/2116 Partitions, Violations =      7
Routed  1736/2116 Partitions, Violations =      11
Routed  1737/2116 Partitions, Violations =      11
Routed  1738/2116 Partitions, Violations =      11
Routed  1739/2116 Partitions, Violations =      11
Routed  1740/2116 Partitions, Violations =      7
Routed  1741/2116 Partitions, Violations =      7
Routed  1742/2116 Partitions, Violations =      7
Routed  1743/2116 Partitions, Violations =      7
Routed  1744/2116 Partitions, Violations =      7
Routed  1745/2116 Partitions, Violations =      7
Routed  1746/2116 Partitions, Violations =      7
Routed  1747/2116 Partitions, Violations =      7
Routed  1748/2116 Partitions, Violations =      9
Routed  1749/2116 Partitions, Violations =      9
Routed  1750/2116 Partitions, Violations =      9
Routed  1751/2116 Partitions, Violations =      9
Routed  1752/2116 Partitions, Violations =      9
Routed  1753/2116 Partitions, Violations =      9
Routed  1754/2116 Partitions, Violations =      11
Routed  1755/2116 Partitions, Violations =      11
Routed  1756/2116 Partitions, Violations =      11
Routed  1757/2116 Partitions, Violations =      11
Routed  1758/2116 Partitions, Violations =      11
Routed  1759/2116 Partitions, Violations =      11
Routed  1760/2116 Partitions, Violations =      11
Routed  1761/2116 Partitions, Violations =      13
Routed  1762/2116 Partitions, Violations =      13
Routed  1763/2116 Partitions, Violations =      9
Routed  1764/2116 Partitions, Violations =      9
Routed  1765/2116 Partitions, Violations =      11
Routed  1766/2116 Partitions, Violations =      13
Routed  1767/2116 Partitions, Violations =      11
Routed  1768/2116 Partitions, Violations =      11
Routed  1769/2116 Partitions, Violations =      7
Routed  1770/2116 Partitions, Violations =      144
Routed  1771/2116 Partitions, Violations =      144
Routed  1772/2116 Partitions, Violations =      144
Routed  1773/2116 Partitions, Violations =      144
Routed  1774/2116 Partitions, Violations =      144
Routed  1775/2116 Partitions, Violations =      144
Routed  1776/2116 Partitions, Violations =      121
Routed  1777/2116 Partitions, Violations =      125
Routed  1778/2116 Partitions, Violations =      125
Routed  1779/2116 Partitions, Violations =      127
Routed  1780/2116 Partitions, Violations =      197
Routed  1781/2116 Partitions, Violations =      197
Routed  1782/2116 Partitions, Violations =      197
Routed  1783/2116 Partitions, Violations =      197
Routed  1784/2116 Partitions, Violations =      197
Routed  1785/2116 Partitions, Violations =      197
Routed  1786/2116 Partitions, Violations =      197
Routed  1790/2116 Partitions, Violations =      292
Routed  1800/2116 Partitions, Violations =      292
Routed  1810/2116 Partitions, Violations =      292
Routed  1820/2116 Partitions, Violations =      233
Routed  1830/2116 Partitions, Violations =      358
Routed  1840/2116 Partitions, Violations =      401
Routed  1850/2116 Partitions, Violations =      401
Routed  1860/2116 Partitions, Violations =      401
Routed  1870/2116 Partitions, Violations =      329
Routed  1880/2116 Partitions, Violations =      327
Routed  1890/2116 Partitions, Violations =      437
Routed  1900/2116 Partitions, Violations =      366
Routed  1910/2116 Partitions, Violations =      566
Routed  1920/2116 Partitions, Violations =      566
Routed  1930/2116 Partitions, Violations =      554
Routed  1940/2116 Partitions, Violations =      602
Routed  1950/2116 Partitions, Violations =      602
Routed  1960/2116 Partitions, Violations =      787
Routed  1970/2116 Partitions, Violations =      841
Routed  1980/2116 Partitions, Violations =      904
Routed  1990/2116 Partitions, Violations =      1032
Routed  2000/2116 Partitions, Violations =      1064
Routed  2010/2116 Partitions, Violations =      1053
Routed  2020/2116 Partitions, Violations =      1067
Routed  2030/2116 Partitions, Violations =      1290
Routed  2040/2116 Partitions, Violations =      1479
Routed  2050/2116 Partitions, Violations =      1763
Routed  2060/2116 Partitions, Violations =      1908
Routed  2070/2116 Partitions, Violations =      1961
Routed  2080/2116 Partitions, Violations =      1993
Routed  2090/2116 Partitions, Violations =      2046
Routed  2100/2116 Partitions, Violations =      2036
Routed  2110/2116 Partitions, Violations =      1955

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1988
        Diff net spacing : 1167
        Diff net via-cut spacing : 31
        Less than minimum area : 3
        Less than minimum width : 44
        Same net spacing : 33
        Same net via-cut spacing : 4
        Short : 706

[Iter 0] Elapsed real time: 0:00:21 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:26
[Iter 0] Stage (MB): Used   86  Alloctr   87  Proc    0 
[Iter 0] Total (MB): Used  109  Alloctr  113  Proc 7124 

End DR iteration 0 with 2116 parts

Start DR iteration 1: non-uniform partition
Routed  1/127 Partitions, Violations =  1983
Routed  2/127 Partitions, Violations =  1978
Routed  3/127 Partitions, Violations =  1978
Routed  4/127 Partitions, Violations =  1977
Routed  5/127 Partitions, Violations =  1976
Routed  6/127 Partitions, Violations =  1971
Routed  7/127 Partitions, Violations =  1971
Routed  8/127 Partitions, Violations =  1943
Routed  9/127 Partitions, Violations =  1944
Routed  10/127 Partitions, Violations = 1941
Routed  11/127 Partitions, Violations = 1937
Routed  12/127 Partitions, Violations = 1937
Routed  13/127 Partitions, Violations = 1927
Routed  14/127 Partitions, Violations = 1925
Routed  15/127 Partitions, Violations = 1899
Routed  16/127 Partitions, Violations = 1895
Routed  17/127 Partitions, Violations = 1857
Routed  18/127 Partitions, Violations = 1856
Routed  19/127 Partitions, Violations = 1852
Routed  20/127 Partitions, Violations = 1837
Routed  21/127 Partitions, Violations = 1837
Routed  22/127 Partitions, Violations = 1837
Routed  23/127 Partitions, Violations = 1825
Routed  24/127 Partitions, Violations = 1825
Routed  25/127 Partitions, Violations = 1807
Routed  26/127 Partitions, Violations = 1807
Routed  27/127 Partitions, Violations = 1805
Routed  28/127 Partitions, Violations = 1781
Routed  29/127 Partitions, Violations = 1781
Routed  30/127 Partitions, Violations = 1779
Routed  31/127 Partitions, Violations = 1691
Routed  32/127 Partitions, Violations = 1695
Routed  33/127 Partitions, Violations = 1694
Routed  34/127 Partitions, Violations = 1685
Routed  35/127 Partitions, Violations = 1680
Routed  36/127 Partitions, Violations = 1661
Routed  37/127 Partitions, Violations = 1661
Routed  38/127 Partitions, Violations = 1630
Routed  39/127 Partitions, Violations = 1625
Routed  40/127 Partitions, Violations = 1619
Routed  41/127 Partitions, Violations = 1619
Routed  42/127 Partitions, Violations = 1588
Routed  43/127 Partitions, Violations = 1556
Routed  44/127 Partitions, Violations = 1556
Routed  45/127 Partitions, Violations = 1535
Routed  46/127 Partitions, Violations = 1417
Routed  47/127 Partitions, Violations = 1421
Routed  48/127 Partitions, Violations = 1411
Routed  49/127 Partitions, Violations = 1378
Routed  50/127 Partitions, Violations = 1362
Routed  51/127 Partitions, Violations = 1363
Routed  52/127 Partitions, Violations = 1301
Routed  53/127 Partitions, Violations = 1301
Routed  54/127 Partitions, Violations = 1300
Routed  55/127 Partitions, Violations = 1279
Routed  56/127 Partitions, Violations = 1280
Routed  57/127 Partitions, Violations = 1228
Routed  58/127 Partitions, Violations = 1229
Routed  59/127 Partitions, Violations = 1201
Routed  60/127 Partitions, Violations = 1125
Routed  61/127 Partitions, Violations = 1116
Routed  62/127 Partitions, Violations = 1118
Routed  63/127 Partitions, Violations = 1103
Routed  64/127 Partitions, Violations = 1056
Routed  65/127 Partitions, Violations = 991
Routed  66/127 Partitions, Violations = 985
Routed  67/127 Partitions, Violations = 985
Routed  68/127 Partitions, Violations = 975
Routed  69/127 Partitions, Violations = 973
Routed  70/127 Partitions, Violations = 963
Routed  71/127 Partitions, Violations = 944
Routed  72/127 Partitions, Violations = 912
Routed  73/127 Partitions, Violations = 912
Routed  74/127 Partitions, Violations = 887
Routed  75/127 Partitions, Violations = 873
Routed  76/127 Partitions, Violations = 862
Routed  77/127 Partitions, Violations = 862
Routed  78/127 Partitions, Violations = 857
Routed  79/127 Partitions, Violations = 782
Routed  80/127 Partitions, Violations = 782
Routed  81/127 Partitions, Violations = 744
Routed  82/127 Partitions, Violations = 742
Routed  83/127 Partitions, Violations = 739
Routed  84/127 Partitions, Violations = 726
Routed  85/127 Partitions, Violations = 728
Routed  86/127 Partitions, Violations = 719
Routed  87/127 Partitions, Violations = 695
Routed  88/127 Partitions, Violations = 695
Routed  89/127 Partitions, Violations = 694
Routed  90/127 Partitions, Violations = 668
Routed  91/127 Partitions, Violations = 666
Routed  92/127 Partitions, Violations = 653
Routed  93/127 Partitions, Violations = 650
Routed  94/127 Partitions, Violations = 601
Routed  95/127 Partitions, Violations = 601
Routed  96/127 Partitions, Violations = 579
Routed  97/127 Partitions, Violations = 561
Routed  98/127 Partitions, Violations = 559
Routed  99/127 Partitions, Violations = 558
Routed  100/127 Partitions, Violations =        513
Routed  101/127 Partitions, Violations =        480
Routed  102/127 Partitions, Violations =        476
Routed  103/127 Partitions, Violations =        473
Routed  104/127 Partitions, Violations =        451
Routed  105/127 Partitions, Violations =        399
Routed  106/127 Partitions, Violations =        399
Routed  107/127 Partitions, Violations =        361
Routed  108/127 Partitions, Violations =        352
Routed  109/127 Partitions, Violations =        348
Routed  110/127 Partitions, Violations =        340
Routed  111/127 Partitions, Violations =        314
Routed  112/127 Partitions, Violations =        305
Routed  113/127 Partitions, Violations =        305
Routed  114/127 Partitions, Violations =        290
Routed  115/127 Partitions, Violations =        186
Routed  116/127 Partitions, Violations =        184
Routed  117/127 Partitions, Violations =        176
Routed  118/127 Partitions, Violations =        147
Routed  119/127 Partitions, Violations =        145
Routed  120/127 Partitions, Violations =        128
Routed  121/127 Partitions, Violations =        127
Routed  122/127 Partitions, Violations =        92
Routed  123/127 Partitions, Violations =        91
Routed  124/127 Partitions, Violations =        69
Routed  125/127 Partitions, Violations =        16
Routed  126/127 Partitions, Violations =        9
Routed  127/127 Partitions, Violations =        6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Diff net spacing : 3
        Less than minimum width : 2
        Short : 1

[Iter 1] Elapsed real time: 0:00:26 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[Iter 1] Stage (MB): Used   86  Alloctr   87  Proc    0 
[Iter 1] Total (MB): Used  109  Alloctr  113  Proc 7124 

End DR iteration 1 with 127 parts

Start DR iteration 2: non-uniform partition
Routed  1/7 Partitions, Violations =    5
Routed  2/7 Partitions, Violations =    3
Routed  3/7 Partitions, Violations =    3
Routed  4/7 Partitions, Violations =    3
Routed  5/7 Partitions, Violations =    2
Routed  6/7 Partitions, Violations =    2
Routed  7/7 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:26 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:00:32 total=0:00:33
[Iter 2] Stage (MB): Used   86  Alloctr   87  Proc    0 
[Iter 2] Total (MB): Used  109  Alloctr  113  Proc 7124 

End DR iteration 2 with 7 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 3] Elapsed real time: 0:00:26 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:00:33 total=0:00:34
[Iter 3] Stage (MB): Used   86  Alloctr   87  Proc    0 
[Iter 3] Total (MB): Used  109  Alloctr  113  Proc 7124 

End DR iteration 3 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:26 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:33 total=0:00:34
[DR] Stage (MB): Used    1  Alloctr    3  Proc    0 
[DR] Total (MB): Used   25  Alloctr   29  Proc 7124 
[DR: Done] Elapsed real time: 0:00:26 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:33 total=0:00:34
[DR: Done] Stage (MB): Used    1  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   25  Alloctr   29  Proc 7124 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    122663 micron
Total Number of Contacts =             35160
Total Number of Wires =                28677
Total Number of PtConns =              231
Total Number of Routed Wires =       28677
Total Routed Wire Length =           122549 micron
Total Number of Routed Contacts =       35160
        Layer          li1 :         44 micron
        Layer         met1 :      19755 micron
        Layer         met2 :      51338 micron
        Layer         met3 :      43534 micron
        Layer         met4 :       7460 micron
        Layer         met5 :        532 micron
        Via        M4M5_PR :         74
        Via        M3M4_PR :        963
        Via        M2M3_PR :       6651
        Via        M1M2_PR :      13753
        Via   M1M2_PR(rot) :          8
        Via        L1M1_PR :      11740
        Via   L1M1_PR(rot) :       1902
        Via      L1M1_PR_C :         69

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 35160 vias)
 
    Layer mcon       =  0.00% (0      / 13711   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13711   vias)
    Layer via        =  0.00% (0      / 13761   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13761   vias)
    Layer via2       =  0.00% (0      / 6651    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6651    vias)
    Layer via3       =  0.00% (0      / 963     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (963     vias)
    Layer via4       =  0.00% (0      / 74      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (74      vias)
 
  Total double via conversion rate    =  0.00% (0 / 35160 vias)
 
    Layer mcon       =  0.00% (0      / 13711   vias)
    Layer via        =  0.00% (0      / 13761   vias)
    Layer via2       =  0.00% (0      / 6651    vias)
    Layer via3       =  0.00% (0      / 963     vias)
    Layer via4       =  0.00% (0      / 74      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 35160 vias)
 
    Layer mcon       =  0.00% (0      / 13711   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13711   vias)
    Layer via        =  0.00% (0      / 13761   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13761   vias)
    Layer via2       =  0.00% (0      / 6651    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6651    vias)
    Layer via3       =  0.00% (0      / 963     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (963     vias)
    Layer via4       =  0.00% (0      / 74      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (74      vias)
 

Total number of nets = 4768
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-07-18 06:49:25 / Session: 0.15 hr / Command: 0.01 hr / Memory: 1509 MB (FLW-8100)
[icc2-lic Thu Jul 18 06:49:25 2024] Command 'create_stdcell_fillers' requires licenses
[icc2-lic Thu Jul 18 06:49:25 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:49:25 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:49:25 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:49:25 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:49:25 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:49:25 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:49:25 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:49:25 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:49:25 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:49:25 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:49:25 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:49:25 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:49:25 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:49:25 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:49:25 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:49:25 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:49:25 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:49:25 2024] Check-out of alternate set of keys directly with queueing was successful
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master sky130_fd_sc_hd__fill_8 has site unit
master sky130_fd_sc_hd__fill_4 has site unit
master sky130_fd_sc_hd__fill_2 has site unit
master sky130_fd_sc_hd__fill_1 has site unit
 Use site unit (4600)
CHF: Multi-threading turned off because variant design not supported. 
Warning: Routing direction of metal layer li1 is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer met1: cached 207 shapes out of 12802 total shapes.
Layer met2: cached 0 shapes out of 11817 total shapes.
Cached 7984 vias out of 50648 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): sky130_fd_sc_hd__fill_8 (8 x 1), sky130_fd_sc_hd__fill_4 (4 x 1), sky130_fd_sc_hd__fill_2 (2 x 1), sky130_fd_sc_hd__fill_1 (1 x 1), 
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
        90% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 81614 of regular filler sky130_fd_sc_hd__fill_8 inserted
... 884 of regular filler sky130_fd_sc_hd__fill_4 inserted
... 1675 of regular filler sky130_fd_sc_hd__fill_2 inserted
... 1991 of regular filler sky130_fd_sc_hd__fill_1 inserted
Saving all libraries...
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 1390 out of 1400 POW-080 messages were not printed due to limit 10  (MSG-3913)
1
icc2_shell> report_clock_tree_options
****************************************
 Report : target skew and latency
 Design : vsdbabysoc
 Date   : Thu Jul 18 06:56:37 2024
****************************************

##Target Skew

Clock                        Corner                        Target
-----------------------------------------------------------------
clk (mode func1)             func1                         1.5

##Target Latency

Clock                        Corner                        Target
-----------------------------------------------------------------
No target latency found.

##Max Level Count

Clock                                  Count
-----------------------------------------------------------------
No max level constraints found.

##Root NDR Fanout Limit

Clock                                  Fanout limit
-----------------------------------------------------------------
No Root NDR fanout limit constraints applied.

##Trunk nets specific drivers

---------------------------------------------------------------------------
1
icc2_shell> report_clock_qor
[icc2-lic Thu Jul 18 06:56:58 2024] Command 'report_clock_qor' requires licenses
[icc2-lic Thu Jul 18 06:56:58 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jul 18 06:56:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:56:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:56:58 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jul 18 06:56:58 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jul 18 06:56:58 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:56:58 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jul 18 06:56:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jul 18 06:56:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jul 18 06:56:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:56:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:56:58 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jul 18 06:56:58 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jul 18 06:56:58 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:56:58 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jul 18 06:56:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jul 18 06:56:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jul 18 06:56:58 2024] Check-out of alternate set of keys directly with queueing was successful
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocsky130_fd_sc_hd:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 4768 nets, 0 global routed, 4766 detail routed. (NEX-024)
Warning: Technology layer 'li1' setting 'routing-direction' is not valid (NEX-001)
Information: The RC mode used is DR for design 'vsdbabysoc'. (NEX-022)
---extraction options---
Corner: func1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: vsdbabysoc 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 4766 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4766, routed nets = 4766, across physical hierarchy nets = 0, parasitics cached nets = 4766, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
****************************************
Report : clock qor
        -type summary
Design : vsdbabysoc
Version: T-2022.03-SP5
Date   : Thu Jul 18 06:56:59 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

============================================
==== Summary Reporting for Corner func1 ====
============================================

============================================================ Summary Table for Corner func1 ============================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func1, Scenario: func1
clk                                     M,D       676      3       16    217.71    217.71      1.05      0.57         0         0   6969.45
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        676      3       16    217.71    217.71      1.05      0.57         0         0   6969.45


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
icc2_shell> report_clock_tree_options
****************************************
 Report : target skew and latency
 Design : vsdbabysoc
 Date   : Thu Jul 18 06:57:30 2024
****************************************

##Target Skew

Clock                        Corner                        Target
-----------------------------------------------------------------
clk (mode func1)             func1                         1.5

##Target Latency

Clock                        Corner                        Target
-----------------------------------------------------------------
No target latency found.

##Max Level Count

Clock                                  Count
-----------------------------------------------------------------
No max level constraints found.

##Root NDR Fanout Limit

Clock                                  Fanout limit
-----------------------------------------------------------------
No Root NDR fanout limit constraints applied.

##Trunk nets specific drivers

---------------------------------------------------------------------------
1
icc2_shell> sh gvim icc2_common_setup.tcl &
10776
icc2_shell> exit
Maximum memory usage for this session: 1509.27 MB
Maximum memory usage for this session including child processes: 2001.89 MB
CPU usage for this session:   1482 seconds (  0.41 hours)
Elapsed time for this session:   1070 seconds (  0.30 hours)
Thank you for using IC Compiler II.

