Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Loaded all available family support information.
Opening project file /home/jblum/fpgadev/usrp3/top/e300/coregen/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fifo_4k_2clk'...
Applying external generics to 'fifo_4k_2clk'...
Delivering associated files for 'fifo_4k_2clk'...
Delivering EJava files for 'fifo_4k_2clk'...
Generating implementation netlist for 'fifo_4k_2clk'...
INFO:sim - Pre-processing HDL files for 'fifo_4k_2clk'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_4k_2clk'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_4k_2clk'...
Writing Verilog behavioral simulation model for 'fifo_4k_2clk'...
WARNING:sim - Overwriting existing file
   /home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk/doc/fifo_gene
   rator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk
Delivered 1 file into directory
/home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fifo_4k_2clk'...
Generating ISE project...
XCO file found: fifo_4k_2clk.xco
XMDF file found: fifo_4k_2clk_xmdf.tcl
Adding /home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk.asy -view
all -origin_type imported
Adding /home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk.ngc -view
all -origin_type created
Checking file
"/home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk.ngc" for
project device match ...
File "/home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk.ngc"
device information matches project device.
Adding /home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jblum/fpgadev/usrp3/top/e300/coregen/tmp/_cg/fifo_4k_2clk.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_4k_2clk"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
Closed project file.
