Flow report for First_project
Wed Oct 29 23:36:23 2014
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Flow Summary                                                               ;
+---------------------------+------------------------------------------------+
; Flow Status               ; Successful - Wed Oct 29 23:36:23 2014          ;
; Quartus II 32-bit Version ; 11.1 Build 216 11/23/2011 SP 1 SJ Full Version ;
; Revision Name             ; First_project                                  ;
; Top-level Entity Name     ; First_project                                  ;
; Family                    ; MAX II                                         ;
; Device                    ; EPM570T100C5                                   ;
; Timing Models             ; Final                                          ;
; Total logic elements      ; 516 / 570 ( 91 % )                             ;
; Total pins                ; 28 / 76 ( 37 % )                               ;
; Total virtual pins        ; 0                                              ;
; UFM blocks                ; 0 / 1 ( 0 % )                                  ;
+---------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/29/2014 23:36:16 ;
; Main task         ; Compilation         ;
; Revision Name     ; First_project       ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                             ;
+---------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                       ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 13103005697.141461137607780           ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME              ; NA                                    ; --            ; --          ; testbench      ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH  ; testbench                             ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                ; Vhdl                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (VHDL)                ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS          ; TEST_BENCH_MODE                       ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                   ; simulation/modelsim/First_project.vht ; --            ; --          ; testbench      ;
; EDA_TEST_BENCH_MODULE_NAME            ; First_project_vhd_tst                 ; --            ; --          ; testbench      ;
; EDA_TEST_BENCH_NAME                   ; testbench                             ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                     ; --            ; --          ; --             ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                                  ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION         ; No Heat Sink With Still Air           ; --            ; --          ; --             ;
+---------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 283 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:01     ; 1.0                     ; 362 MB              ; 00:00:02                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 249 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 251 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 239 MB              ; 00:00:00                           ;
; Total                     ; 00:00:05     ; --                      ; --                  ; 00:00:04                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Home-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Home-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Home-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Home-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Home-PC          ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off First_project -c First_project
quartus_fit --read_settings_files=off --write_settings_files=off First_project -c First_project
quartus_asm --read_settings_files=off --write_settings_files=off First_project -c First_project
quartus_sta First_project -c First_project
quartus_eda --read_settings_files=off --write_settings_files=off First_project -c First_project



