INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'McCain Boonma' on host 'desktop-4oqqii8' (Windows NT_amd64 version 6.2) on Mon Mar 27 01:30:08 -0400 2023
INFO: [HLS 200-10] In directory 'E:/Github/CoDesign-Project/Project_Update_2'
Sourcing Tcl script 'E:/Github/CoDesign-Project/Project_Update_2/cluster/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source E:/Github/CoDesign-Project/Project_Update_2/cluster/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project cluster 
INFO: [HLS 200-10] Opening project 'E:/Github/CoDesign-Project/Project_Update_2/cluster'.
INFO: [HLS 200-1510] Running: set_top clusterOp 
INFO: [HLS 200-1510] Running: add_files cluster/cluster.cpp 
INFO: [HLS 200-10] Adding design file 'cluster/cluster.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cluster/cluster.h 
INFO: [HLS 200-10] Adding design file 'cluster/cluster.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb cluster/cluster_test.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cluster/cluster_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/Github/CoDesign-Project/Project_Update_2/cluster/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./cluster/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clusterOp clusterOp 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 49732
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../cluster.cpp in debug mode
   Generating csim.exe
In file included from E:/Xilinx/Vitis_HLS/2022.2/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_fpo.h:143,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half_fpo.h:18,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half.h:25,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/etc/ap_private.h:52,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_common.h:666,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_int.h:10,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_axi_sdata.h:42,
                 from ../../../cluster.cpp:2:
E:/Xilinx/Vitis_HLS/2022.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from E:/Xilinx/Vitis_HLS/2022.2/include/hls_fpo.h:143:0,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half_fpo.h:18,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/hls_half.h:25,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/etc/ap_private.h:52,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_common.h:666,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_int.h:10,
                 from E:/Xilinx/Vitis_HLS/2022.2/include/ap_axi_sdata.h:42,
                 from ../../../cluster.cpp:2:
E:/Xilinx/Vitis_HLS/2022.2/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Cluster 0: 0 4 11 23 38 46 54 61 62 65 66 76 77 82 96 97 101 110 113 118 122 128 129 131 136 138 153 167 173 175 182 188 211 218 234 235 240 241 242 245 248 250 253 261 268 274 278 286 288 290 296 297 299 310 311 314 324 325 329 334 342 343 355 356 357 358 359 
Cluster 1: 1 2 3 6 7 9 12 15 19 20 21 24 25 26 30 33 37 42 43 50 51 58 60 64 69 70 74 75 78 79 80 81 87 89 91 92 93 94 95 99 102 107 109 117 119 124 127 130 135 139 140 143 149 150 152 154 157 160 161 163 164 165 172 179 184 189 193 195 199 203 206 207 217 219 220 221 223 224 226 228 232 236 237 238 249 254 256 259 263 266 270 271 273 276 277 282 285 287 289 291 292 301 302 304 305 306 307 308 309 315 316 319 320 321 326 327 328 330 331 332 336 340 341 348 350 351 352 354 
Cluster 2: 5 10 13 18 22 27 28 29 31 32 34 35 36 39 40 41 44 45 47 49 52 53 55 56 57 59 63 71 72 73 84 85 100 103 104 108 111 115 116 123 125 126 133 142 147 158 159 162 178 181 187 190 192 194 197 198 201 208 212 213 215 227 229 230 233 243 246 251 255 257 258 260 262 264 267 269 272 275 279 280 281 283 293 294 298 303 312 313 318 322 333 335 337 338 344 345 346 349 
Cluster 3: 8 14 16 17 67 83 86 88 90 98 105 106 112 120 132 134 144 145 151 156 183 185 186 191 202 214 244 247 265 295 300 317 323 347 353 
Cluster 4: 48 68 114 121 137 141 146 148 155 169 170 176 177 180 196 200 205 209 210 216 222 225 231 239 252 284 339 
Cluster 5: 166 168 174 204 
Cluster 6: 171 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 360
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.138 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.092 seconds; peak allocated memory: 678.484 MB.
