<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : chip_interleave_enable_and_allow_int_reads</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : chip_interleave_enable_and_allow_int_reads</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a.html">Component : ALT_NAND_DMA</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> </td></tr>
<tr>
<td align="left">[3:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> </td></tr>
<tr>
<td align="left">[7:5] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> </td></tr>
<tr>
<td align="left">[31:9] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : chip_interleave_enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc7978ff99b41de9fa7580dc10dcc1083"></a><a class="anchor" id="ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN"></a></p>
<p>This bit informs the controller to enable or disable interleaving</p>
<p>among banks/LUNS to increase the net performance of the controller.</p>
<p>[list][*]1 - Enable interleaving [*]0 - Disable Interleaving[/list]</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa9e5978979eab5830014da2a99a7df5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gaa9e5978979eab5830014da2a99a7df5c">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa9e5978979eab5830014da2a99a7df5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b1cc81565eb05436ca35426a4a6f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gaa2b1cc81565eb05436ca35426a4a6f2d">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa2b1cc81565eb05436ca35426a4a6f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79afed8fea7913203fbdd18d759c9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gad79afed8fea7913203fbdd18d759c9fd">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad79afed8fea7913203fbdd18d759c9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0232dbbdf8ae20f1b6375886900e21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gaa0232dbbdf8ae20f1b6375886900e21c">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaa0232dbbdf8ae20f1b6375886900e21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a151a2987f5f1d81e1aa2ce5ff59c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga5a151a2987f5f1d81e1aa2ce5ff59c80">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga5a151a2987f5f1d81e1aa2ce5ff59c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d601637bfdcfe6563be8796da1a89a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga4d601637bfdcfe6563be8796da1a89a2">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4d601637bfdcfe6563be8796da1a89a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbb94594c5f2503fd60aa56cbbee02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga7fbb94594c5f2503fd60aa56cbbee02b">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7fbb94594c5f2503fd60aa56cbbee02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ebcd1a2f8867773efc8438ba265181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga77ebcd1a2f8867773efc8438ba265181">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga77ebcd1a2f8867773efc8438ba265181"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : allow_int_reads_within_luns </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5d7e9a638389c3333eff63b748d9d834"></a><a class="anchor" id="ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS"></a></p>
<p>This bit informs the controller to enable or disable simultaneous read accesses</p>
<p>to different LUNS in the same bank. This bit is of importance only if the controller</p>
<p>supports interleaved operations among LUNs and if the device has multiple LUNS.</p>
<p>If the bit is disabled, the controller will send read commands to different LUNS of</p>
<p>of the same bank only sequentially and if enabled, the controller will issue simultaneous</p>
<p>read accesses to LUNS of same bank if required.</p>
<p>[list][*]1 - Enable [*]0 - Disable[/list]</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabde642d27a53f240ed9f130b672b9dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gabde642d27a53f240ed9f130b672b9dec">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabde642d27a53f240ed9f130b672b9dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d46eb27c0d8ac0d14cc2be21cd0143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga72d46eb27c0d8ac0d14cc2be21cd0143">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga72d46eb27c0d8ac0d14cc2be21cd0143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210e54d28e84191d9cafb428c6c1ce29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga210e54d28e84191d9cafb428c6c1ce29">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga210e54d28e84191d9cafb428c6c1ce29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4248a3afa8d23bf636fdf09a95638e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga4248a3afa8d23bf636fdf09a95638e18">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga4248a3afa8d23bf636fdf09a95638e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c13b4f93ea159529d23e8f85a84f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gae3c13b4f93ea159529d23e8f85a84f3c">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gae3c13b4f93ea159529d23e8f85a84f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fde197b86fa75f9414a35359a71e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gaf9fde197b86fa75f9414a35359a71e4f">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf9fde197b86fa75f9414a35359a71e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0ae423cf19b3706c171c640d58c5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga3b0ae423cf19b3706c171c640d58c5b3">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga3b0ae423cf19b3706c171c640d58c5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4e5993b38e0c3779162ab013b9e048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga3a4e5993b38e0c3779162ab013b9e048">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga3a4e5993b38e0c3779162ab013b9e048"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cmd_dma_error_enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp238f18e719d4fe559b2df3d671021f73"></a><a class="anchor" id="ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN"></a></p>
<p>This bit informs the CDMA channels to stop working on any new MAP10 Command DMAcommands from the host after encountering an</p>
<p>error situation till the error bit for that corresponding channel is cleared in the cmd_dma_channel_error register by f/w.</p>
<p>When the CDMA channel encounters an error, it will set the corresponding error bit in cmd_dma_channel_error register</p>
<p>If this bit is set, the channel will stop executing any further commands</p>
<p>till f/w comes and clears the error bit in the cmd_dma_channel_error_register.</p>
<p>If this bit is not set, controller will still keep on executing new commands issued from f/w.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2b4ff71bbddae85f9577fdccb4bf8d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga2b4ff71bbddae85f9577fdccb4bf8d32">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2b4ff71bbddae85f9577fdccb4bf8d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0b5939e50804926968b27a0f9a5632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gafa0b5939e50804926968b27a0f9a5632">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa0b5939e50804926968b27a0f9a5632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6542cf2339c8a1f0944b3029eb325d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga6542cf2339c8a1f0944b3029eb325d6e">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6542cf2339c8a1f0944b3029eb325d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d09837eaf84876ae7c33747456d0577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga4d09837eaf84876ae7c33747456d0577">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga4d09837eaf84876ae7c33747456d0577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41866a3563a1e9f0f0161a79b44a96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gac41866a3563a1e9f0f0161a79b44a96f">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:gac41866a3563a1e9f0f0161a79b44a96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13e28ab7d883d69f35306623f504609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gad13e28ab7d883d69f35306623f504609">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad13e28ab7d883d69f35306623f504609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cb0936b1342bc4f4285663a5a40e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga29cb0936b1342bc4f4285663a5a40e7d">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga29cb0936b1342bc4f4285663a5a40e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad83a8b5eb8d91c52a01859ef8226f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gafad83a8b5eb8d91c52a01859ef8226f2">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gafad83a8b5eb8d91c52a01859ef8226f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#struct_a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v__s">ALT_NAND_DMA_INTRLV_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae66cd8e2cc1590828577623dc3e062f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#gae66cd8e2cc1590828577623dc3e062f4">ALT_NAND_DMA_INTRLV_RESET</a>&#160;&#160;&#160;0x00000110</td></tr>
<tr class="separator:gae66cd8e2cc1590828577623dc3e062f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21652e43b898b44554ab3ab3c589e7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga21652e43b898b44554ab3ab3c589e7f3">ALT_NAND_DMA_INTRLV_OFST</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga21652e43b898b44554ab3ab3c589e7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga88a6145186457b324bcf229ce7c5746f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#struct_a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v__s">ALT_NAND_DMA_INTRLV_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga88a6145186457b324bcf229ce7c5746f">ALT_NAND_DMA_INTRLV_t</a></td></tr>
<tr class="separator:ga88a6145186457b324bcf229ce7c5746f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v__s" id="struct_a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_DMA_INTRLV_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html">ALT_NAND_DMA_INTRLV</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a868ca12faa1dda1f38d96b3fd3e1f3c0"></a>uint32_t</td>
<td class="fieldname">
chip_interleave_enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aead141e7606cfdf31ed4d40f13d737f5"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0bef4bfbf48ab43d798b5db2156c4743"></a>uint32_t</td>
<td class="fieldname">
allow_int_reads_within_luns: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a37460c27bbf081d2c4b6ce7bdcc73eae"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a00177d5bd857f646126b9a44f492d1b9"></a>uint32_t</td>
<td class="fieldname">
cmd_dma_error_enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afcf65e81fc6a03c72416e0d73ee00738"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 23</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaa9e5978979eab5830014da2a99a7df5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa2b1cc81565eb05436ca35426a4a6f2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad79afed8fea7913203fbdd18d759c9fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa0232dbbdf8ae20f1b6375886900e21c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5a151a2987f5f1d81e1aa2ce5ff59c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4d601637bfdcfe6563be8796da1a89a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7fbb94594c5f2503fd60aa56cbbee02b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga77ebcd1a2f8867773efc8438ba265181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN">ALT_NAND_DMA_INTRLV_CHIP_INTRLV_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabde642d27a53f240ed9f130b672b9dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72d46eb27c0d8ac0d14cc2be21cd0143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga210e54d28e84191d9cafb428c6c1ce29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4248a3afa8d23bf636fdf09a95638e18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae3c13b4f93ea159529d23e8f85a84f3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf9fde197b86fa75f9414a35359a71e4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b0ae423cf19b3706c171c640d58c5b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3a4e5993b38e0c3779162ab013b9e048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS">ALT_NAND_DMA_INTRLV_ALLOW_INT_RDS_WITHIN_LUNS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2b4ff71bbddae85f9577fdccb4bf8d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafa0b5939e50804926968b27a0f9a5632"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6542cf2339c8a1f0944b3029eb325d6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d09837eaf84876ae7c33747456d0577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac41866a3563a1e9f0f0161a79b44a96f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad13e28ab7d883d69f35306623f504609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29cb0936b1342bc4f4285663a5a40e7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafad83a8b5eb8d91c52a01859ef8226f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN">ALT_NAND_DMA_INTRLV_CMD_DMA_ERROR_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae66cd8e2cc1590828577623dc3e062f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_RESET&#160;&#160;&#160;0x00000110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html">ALT_NAND_DMA_INTRLV</a> register. </p>

</div>
</div>
<a class="anchor" id="ga21652e43b898b44554ab3ab3c589e7f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_INTRLV_OFST&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html">ALT_NAND_DMA_INTRLV</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga88a6145186457b324bcf229ce7c5746f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#struct_a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v__s">ALT_NAND_DMA_INTRLV_s</a> <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html#ga88a6145186457b324bcf229ce7c5746f">ALT_NAND_DMA_INTRLV_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___i_n_t_r_l_v.html">ALT_NAND_DMA_INTRLV</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
