|Lab3_Part2
SW[0] => S.IN0
SW[0] => T.IN1
SW[1] => R.IN1
SW[1] => S.IN1
SW[2] => R.IN0
SW[2] => T.IN0
SW[3] => R.IN1
SW[3] => T.IN1
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= <GND>
LEDR[9] <= <GND>


