Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 19 14:02:12 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8317)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9350)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8317)
---------------------------
 There are 864 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9350)
---------------------------------------------------
 There are 9350 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9375          inf        0.000                      0                 9375           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9375 Endpoints
Min Delay          9375 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.695ns  (logic 5.412ns (23.847%)  route 17.283ns (76.153%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.816    19.776    Blue_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.919    22.695 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.695    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.611ns  (logic 5.410ns (23.926%)  route 17.201ns (76.074%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.734    19.694    Blue_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         2.917    22.611 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.611    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.517ns  (logic 5.402ns (23.991%)  route 17.115ns (76.009%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.647    19.608    Blue_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         2.909    22.517 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.517    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.427ns  (logic 5.399ns (24.072%)  route 17.028ns (75.928%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.561    19.521    Blue_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.906    22.427 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.427    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.368ns  (logic 5.426ns (24.257%)  route 16.942ns (75.743%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.475    19.435    Green_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         2.933    22.368 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.368    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.280ns  (logic 5.424ns (24.345%)  route 16.856ns (75.655%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.389    19.349    Green_OBUF[2]
    T24                  OBUF (Prop_obuf_I_O)         2.931    22.280 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.280    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.187ns  (logic 5.417ns (24.414%)  route 16.770ns (75.586%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.303    19.263    Green_OBUF[1]
    R23                  OBUF (Prop_obuf_I_O)         2.924    22.187 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.187    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.099ns  (logic 5.415ns (24.504%)  route 16.684ns (75.496%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.217    19.177    Green_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.922    22.099 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.099    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.002ns  (logic 5.405ns (24.564%)  route 16.598ns (75.436%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.131    19.091    Red_OBUF[3]
    P21                  OBUF (Prop_obuf_I_O)         2.912    22.002 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.002    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.915ns  (logic 5.404ns (24.657%)  route 16.512ns (75.343%))
  Logic Levels:           26  (CARRY4=3 FDRE=1 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[6]/C
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  U11/inst__0/vga_controller/v_count_reg[6]/Q
                         net (fo=11, routed)          0.488     0.747    U11/inst__0/vga_controller/v_count_reg_n_0_[6]
    SLICE_X73Y93         LUT4 (Prop_lut4_I3_O)        0.049     0.796 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32/O
                         net (fo=1, routed)           0.349     1.145    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_32_n_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I4_O)        0.136     1.281 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.355     1.636    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_14_n_0
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.043     1.679 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.284     1.963    U11/inst__0/vga_controller/h_count_reg[8]_1
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.043     2.006 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=34, routed)          0.393     2.399    U11/inst__0/vga_controller/h_count_reg[8]_0
    SLICE_X73Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.442 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=11, routed)          0.844     3.286    U11/inst__0/vga_display/C[1]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.043     3.329 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.000     3.329    U11/inst__0/vga_controller/S[0]
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.439 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         2.939     6.378    U11/inst__0/vga_display/display_data_reg_896_959_0_2/ADDRA4
    SLICE_X86Y103        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.125     6.503 r  U11/inst__0/vga_display/display_data_reg_896_959_0_2/RAMA/O
                         net (fo=1, routed)           0.574     7.077    U11/inst__0/vga_display/display_data_reg_896_959_0_2_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.043     7.120 r  U11/inst__0/vga_display/text_ascii_carry_i_131/O
                         net (fo=1, routed)           0.000     7.120    U11/inst__0/vga_display/text_ascii_carry_i_131_n_0
    SLICE_X89Y101        MUXF7 (Prop_muxf7_I1_O)      0.108     7.228 r  U11/inst__0/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000     7.228    U11/inst__0/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X89Y101        MUXF8 (Prop_muxf8_I1_O)      0.043     7.271 r  U11/inst__0/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           0.627     7.897    U11/inst__0/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.126     8.023 r  U11/inst__0/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.657     8.680    U11/inst__0/vga_display/text_ascii0[0]
    SLICE_X77Y93         LUT2 (Prop_lut2_I0_O)        0.043     8.723 r  U11/inst__0/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000     8.723    U11/inst__0/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     8.847 r  U11/inst__0/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.449     9.296    U11/inst__0/vga_display/font_addr0[0]
    SLICE_X75Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.420 r  U11/inst__0/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     9.420    U11/inst__0/vga_display/g0_b0_i_7_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     9.702 r  U11/inst__0/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         4.351    14.053    U11/inst__0/vga_controller/sel[2]
    SLICE_X83Y85         LUT6 (Prop_lut6_I5_O)        0.122    14.175 r  U11/inst__0/vga_controller/g24_b2/O
                         net (fo=1, routed)           0.000    14.175    U11/inst__0/vga_controller/g24_b2_n_0
    SLICE_X83Y85         MUXF7 (Prop_muxf7_I0_O)      0.120    14.295 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188/O
                         net (fo=1, routed)           0.000    14.295    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_188_n_0
    SLICE_X83Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.340 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.319    14.659    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_73_n_0
    SLICE_X80Y85         LUT6 (Prop_lut6_I1_O)        0.126    14.785 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    14.785    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_35_n_0
    SLICE_X80Y85         MUXF7 (Prop_muxf7_I1_O)      0.122    14.907 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    14.907    U11/inst__0/vga_display/vga_b[0]_INST_0_i_2_0
    SLICE_X80Y85         MUXF8 (Prop_muxf8_I0_O)      0.045    14.952 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.691    15.642    U11/inst__0/vga_display/font_data[2]
    SLICE_X73Y86         LUT6 (Prop_lut6_I0_O)        0.126    15.768 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    15.917    U11/inst__0/vga_controller/vga_r[3]_0
    SLICE_X73Y86         LUT4 (Prop_lut4_I1_O)        0.043    15.960 r  U11/inst__0/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          3.045    19.005    Red_OBUF[2]
    R21                  OBUF (Prop_obuf_I_O)         2.911    21.915 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.915    Red[2]
    R21                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter2_Lock_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.135ns (71.607%)  route 0.054ns (28.393%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[0]/C
    SLICE_X77Y114        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[0]/Q
                         net (fo=1, routed)           0.054     0.161    U10/counter2_Lock_reg_n_0_[0]
    SLICE_X76Y114        LUT6 (Prop_lut6_I3_O)        0.028     0.189 r  U10/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.189    U10/counter2[0]_i_1_n_0
    SLICE_X76Y114        FDCE                                         r  U10/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.135ns (68.770%)  route 0.061ns (31.230%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y119        FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[8]/C
    SLICE_X80Y119        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter0_Lock_reg[8]/Q
                         net (fo=2, routed)           0.061     0.168    U10/counter0_Lock_reg_n_0_[8]
    SLICE_X81Y119        LUT6 (Prop_lut6_I0_O)        0.028     0.196 r  U10/counter0[8]_i_1/O
                         net (fo=1, routed)           0.000     0.196    U10/counter0[8]_i_1_n_0
    SLICE_X81Y119        FDCE                                         r  U10/counter0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.135ns (68.137%)  route 0.063ns (31.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[13]/C
    SLICE_X77Y117        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[13]/Q
                         net (fo=2, routed)           0.063     0.170    U10/counter2_Lock_reg_n_0_[13]
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.028     0.198 r  U10/counter2[13]_i_1/O
                         net (fo=1, routed)           0.000     0.198    U10/counter2[13]_i_1_n_0
    SLICE_X76Y117        FDCE                                         r  U10/counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.135ns (68.137%)  route 0.063ns (31.863%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[17]/C
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[17]/Q
                         net (fo=2, routed)           0.063     0.170    U10/counter2_Lock_reg_n_0_[17]
    SLICE_X76Y118        LUT6 (Prop_lut6_I3_O)        0.028     0.198 r  U10/counter2[17]_i_1/O
                         net (fo=1, routed)           0.000     0.198    U10/counter2[17]_i_1_n_0
    SLICE_X76Y118        FDCE                                         r  U10/counter2_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y122        FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[30]/C
    SLICE_X75Y122        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter1_Lock_reg[30]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter1_Lock_reg_n_0_[30]
    SLICE_X74Y122        LUT6 (Prop_lut6_I4_O)        0.028     0.199 r  U10/counter1[29]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/p_1_in[29]
    SLICE_X74Y122        FDCE                                         r  U10/counter1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[22]/C
    SLICE_X77Y119        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[22]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter2_Lock_reg_n_0_[22]
    SLICE_X76Y119        LUT6 (Prop_lut6_I3_O)        0.028     0.199 r  U10/counter2[22]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/counter2[22]_i_1_n_0
    SLICE_X76Y119        FDCE                                         r  U10/counter2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.135ns (67.480%)  route 0.065ns (32.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[1]/C
    SLICE_X77Y114        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[1]/Q
                         net (fo=2, routed)           0.065     0.172    U10/counter2_Lock_reg_n_0_[1]
    SLICE_X76Y114        LUT6 (Prop_lut6_I3_O)        0.028     0.200 r  U10/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.200    U10/counter2[1]_i_1_n_0
    SLICE_X76Y114        FDCE                                         r  U10/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.135ns (67.480%)  route 0.065ns (32.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[22]/C
    SLICE_X77Y119        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[22]/Q
                         net (fo=2, routed)           0.065     0.172    U10/counter2_Lock_reg_n_0_[22]
    SLICE_X76Y119        LUT6 (Prop_lut6_I4_O)        0.028     0.200 r  U10/counter2[21]_i_1/O
                         net (fo=1, routed)           0.000     0.200    U10/counter2[21]_i_1_n_0
    SLICE_X76Y119        FDCE                                         r  U10/counter2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/M2/buffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.615%)  route 0.080ns (38.385%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE                         0.000     0.000 r  U6/M2/buffer_reg[6]/C
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U6/M2/buffer_reg[6]/Q
                         net (fo=1, routed)           0.080     0.180    U6/M2/in10[5]
    SLICE_X81Y130        LUT6 (Prop_lut6_I1_O)        0.028     0.208 r  U6/M2/buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.208    U6/M2/buffer[5]
    SLICE_X81Y130        FDRE                                         r  U6/M2/buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/LED_P2S/shift_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U7/LED_P2S/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.135ns (64.612%)  route 0.074ns (35.388%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDCE                         0.000     0.000 r  U7/LED_P2S/shift_count_reg[2]/C
    SLICE_X79Y110        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U7/LED_P2S/shift_count_reg[2]/Q
                         net (fo=4, routed)           0.074     0.181    U7/LED_P2S/shift_count[2]
    SLICE_X78Y110        LUT6 (Prop_lut6_I0_O)        0.028     0.209 r  U7/LED_P2S/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.209    U7/LED_P2S/state[1]_i_1_n_0
    SLICE_X78Y110        FDCE                                         r  U7/LED_P2S/state_reg[1]/D
  -------------------------------------------------------------------    -------------------





