{:input (genetic.representation/genetic-representation "../distilledmedium/57876.CC6998F4.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_9_12, wire1_11, wire2_9_11, wire3_10, wire4_14, wire5_13);\n  wire \\:missing_edge ;\n  input wire0_9_12;\n  wire wire0_9_12;\n  wire wire10_13;\n  wire wire11_12;\n  wire wire12_14;\n  input wire1_11;\n  wire wire1_11;\n  input wire2_9_11;\n  wire wire2_9_11;\n  input wire3_10;\n  wire wire3_10;\n  output wire4_14;\n  wire wire4_14;\n  output wire5_13;\n  wire wire5_13;\n  wire wire6;\n  wire wire7;\n  wire wire8;\n  wire wire9_10;\n  assign wire9_10 = 4'h8 >> { wire2_9_11, wire0_9_12 };\n  assign wire10_13 = 4'he >> { wire3_10, wire9_10 };\n  assign wire11_12 = 4'he >> { wire2_9_11, wire1_11 };\n  assign wire12_14 = 4'h8 >> { wire11_12, wire0_9_12 };\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_14 = wire12_14;\n  assign wire5_13 = wire10_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:3.1-34.10\" *)\nmodule postsynth(wire0_9_12, wire1_11, wire2_9_11, wire3_10, wire4_14, wire5_13);\n  wire _0_;\n  wire _1_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:5.9-5.19\" *)\n  input wire0_9_12;\n  wire wire0_9_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:7.8-7.17\" *)\n  wire wire10_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:9.8-9.17\" *)\n  wire wire12_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:10.9-10.17\" *)\n  input wire1_11;\n  wire wire1_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:12.9-12.19\" *)\n  input wire2_9_11;\n  wire wire2_9_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:14.9-14.17\" *)\n  input wire3_10;\n  wire wire3_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:16.10-16.18\" *)\n  output wire4_14;\n  wire wire4_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:18.10-18.18\" *)\n  output wire5_13;\n  wire wire5_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:20.8-20.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:21.8-21.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/71CF5EE3.v:22.8-22.13\" *)\n  wire wire8;\n  assign _0_ = wire2_9_11 & wire0_9_12;\n  assign wire5_13 = _0_ | wire3_10;\n  assign _1_ = ~(wire1_11 | wire2_9_11);\n  assign wire4_14 = wire0_9_12 & ~(_1_);\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_13 = wire5_13;\n  assign wire12_14 = wire4_14;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}