{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541708113259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541708113259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 15:15:13 2018 " "Processing started: Thu Nov 08 15:15:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541708113259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708113259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708113259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541708114152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541708114152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 4 4 " "Found 4 design units, including 4 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708149084 ""} { "Info" "ISGN_ENTITY_NAME" "2 gated_d_latch " "Found entity 2: gated_d_latch" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708149084 ""} { "Info" "ISGN_ENTITY_NAME" "3 ped_flip_flop " "Found entity 3: ped_flip_flop" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708149084 ""} { "Info" "ISGN_ENTITY_NAME" "4 Part5 " "Found entity 4: Part5" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708149084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(74) " "Verilog HDL error at Part5.v(74): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(75) " "Verilog HDL error at Part5.v(75): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(76) " "Verilog HDL error at Part5.v(76): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(77) " "Verilog HDL error at Part5.v(77): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(78) " "Verilog HDL error at Part5.v(78): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(79) " "Verilog HDL error at Part5.v(79): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(80) " "Verilog HDL error at Part5.v(80): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(81) " "Verilog HDL error at Part5.v(81): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(82) " "Verilog HDL error at Part5.v(82): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(83) " "Verilog HDL error at Part5.v(83): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(84) " "Verilog HDL error at Part5.v(84): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(85) " "Verilog HDL error at Part5.v(85): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149084 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(86) " "Verilog HDL error at Part5.v(86): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(87) " "Verilog HDL error at Part5.v(87): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(88) " "Verilog HDL error at Part5.v(88): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(89) " "Verilog HDL error at Part5.v(89): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(96) " "Verilog HDL error at Part5.v(96): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY Part5.v(98) " "Verilog HDL error at Part5.v(98): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 98 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541708149086 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541708149288 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 08 15:15:49 2018 " "Processing ended: Thu Nov 08 15:15:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541708149288 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541708149288 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541708149288 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708149288 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 1  " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708149905 ""}
