TimeQuest Timing Analyzer report for top
Sat Dec 07 13:56:48 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[0]'
 12. Slow Model Hold: 'KEY[0]'
 13. Slow Model Recovery: 'KEY[0]'
 14. Slow Model Removal: 'KEY[0]'
 15. Slow Model Minimum Pulse Width: 'KEY[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'KEY[0]'
 24. Fast Model Hold: 'KEY[0]'
 25. Fast Model Recovery: 'KEY[0]'
 26. Fast Model Removal: 'KEY[0]'
 27. Fast Model Minimum Pulse Width: 'KEY[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Setup Transfers
 34. Hold Transfers
 35. Recovery Transfers
 36. Removal Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 57.18 MHz ; 57.18 MHz       ; KEY[0]     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+--------+---------+---------------+
; Clock  ; Slack   ; End Point TNS ;
+--------+---------+---------------+
; KEY[0] ; -16.488 ; -14422.568    ;
+--------+---------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 0.445 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -2.746 ; -536.663      ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 3.131 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -2.064 ; -6422.233            ;
+--------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[0]'                                                                                                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                   ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.488 ; riscv_core:rv32i|register:ID_EX|out[45]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 17.533     ;
; -16.457 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.496     ;
; -16.451 ; riscv_core:rv32i|register:ID_EX|out[42]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.490     ;
; -16.407 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 17.452     ;
; -16.405 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 17.450     ;
; -16.394 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 17.439     ;
; -16.252 ; riscv_core:rv32i|register:MEM_WB|out[98]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 17.297     ;
; -16.250 ; riscv_core:rv32i|register:EX_MEM|out[36]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.289     ;
; -16.184 ; riscv_core:rv32i|register:EX_MEM|out[40]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.223     ;
; -16.111 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 17.156     ;
; -16.097 ; riscv_core:rv32i|register:ID_EX|out[43]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 17.141     ;
; -16.027 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 17.072     ;
; -16.011 ; riscv_core:rv32i|register:EX_MEM|out[142]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 17.050     ;
; -15.981 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.902     ;
; -15.981 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.902     ;
; -15.981 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.902     ;
; -15.981 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.902     ;
; -15.981 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.902     ;
; -15.976 ; riscv_core:rv32i|register:MEM_WB|out[145]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.014      ; 17.028     ;
; -15.954 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.994     ;
; -15.952 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.996     ;
; -15.947 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.991     ;
; -15.941 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.981     ;
; -15.939 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.983     ;
; -15.934 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.978     ;
; -15.910 ; riscv_core:rv32i|register:MEM_WB|out[148]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.954     ;
; -15.910 ; riscv_core:rv32i|register:ID_EX|out[38]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.949     ;
; -15.908 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.945     ;
; -15.908 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.945     ;
; -15.904 ; riscv_core:rv32i|register:EX_MEM|out[153]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.943     ;
; -15.895 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.932     ;
; -15.895 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.932     ;
; -15.885 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.922     ;
; -15.881 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.918     ;
; -15.872 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.909     ;
; -15.868 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.905     ;
; -15.830 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 16.865     ;
; -15.828 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 16.863     ;
; -15.821 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.861     ;
; -15.817 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 16.852     ;
; -15.815 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[6]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 16.850     ;
; -15.814 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[14] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.854     ;
; -15.808 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[2]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.848     ;
; -15.801 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[14] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.841     ;
; -15.764 ; riscv_core:rv32i|register:MEM_WB|out[65]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.804     ;
; -15.759 ; riscv_core:rv32i|register:EX_MEM|out[38]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.798     ;
; -15.745 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[20] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.789     ;
; -15.744 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[20] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.788     ;
; -15.744 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.665     ;
; -15.744 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.665     ;
; -15.744 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.665     ;
; -15.744 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.665     ;
; -15.744 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.117     ; 16.665     ;
; -15.732 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[20] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.776     ;
; -15.731 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[20] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.775     ;
; -15.722 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.113     ; 16.647     ;
; -15.722 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.113     ; 16.647     ;
; -15.722 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.113     ; 16.647     ;
; -15.722 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.113     ; 16.647     ;
; -15.722 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.113     ; 16.647     ;
; -15.711 ; riscv_core:rv32i|register:ID_EX|out[44]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 16.756     ;
; -15.695 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.734     ;
; -15.690 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.729     ;
; -15.682 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.721     ;
; -15.677 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[10] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.001      ; 16.716     ;
; -15.674 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.115     ; 16.597     ;
; -15.674 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.115     ; 16.597     ;
; -15.674 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.115     ; 16.597     ;
; -15.674 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.115     ; 16.597     ;
; -15.674 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.115     ; 16.597     ;
; -15.666 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.706     ;
; -15.666 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 16.700     ;
; -15.664 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.704     ;
; -15.664 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 16.702     ;
; -15.659 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 16.697     ;
; -15.658 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.698     ;
; -15.656 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.700     ;
; -15.653 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.693     ;
; -15.651 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.695     ;
; -15.651 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[7]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.691     ;
; -15.640 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 16.672     ;
; -15.627 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[9]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.006     ; 16.659     ;
; -15.626 ; riscv_core:rv32i|register:MEM_WB|out[136]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.014      ; 16.678     ;
; -15.620 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.007     ; 16.651     ;
; -15.620 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.007     ; 16.651     ;
; -15.616 ; riscv_core:rv32i|register:MEM_WB|out[100]                                                                                   ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.660     ;
; -15.616 ; riscv_core:rv32i|register:ID_EX|out[40]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 16.661     ;
; -15.614 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.654     ;
; -15.612 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.649     ;
; -15.612 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.649     ;
; -15.612 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.656     ;
; -15.607 ; riscv_core:rv32i|register:EX_MEM|out[39]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.651     ;
; -15.603 ; riscv_core:rv32i|register:MEM_WB|out[96]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 16.648     ;
; -15.603 ; riscv_core:rv32i|register:MEM_WB|out[99]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 16.647     ;
; -15.597 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.007     ; 16.628     ;
; -15.593 ; riscv_core:rv32i|register:EX_MEM|out[37]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.007     ; 16.624     ;
; -15.589 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.626     ;
; -15.585 ; riscv_core:rv32i|register:MEM_WB|out[97]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.001     ; 16.622     ;
; -15.574 ; riscv_core:rv32i|register:ID_EX|out[39]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.614     ;
; -15.574 ; riscv_core:rv32i|register:MEM_WB|out[64]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.002      ; 16.614     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:IF_ID|out[77]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[96]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|register:EX_MEM|out[2]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:MEM_WB|out[2]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|add_1_adder1_reg[2]                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|result_reg[2]                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; riscv_core:rv32i|DRAM:dmem|MEM~2                                                                                                                                                                                                                                                     ; riscv_core:rv32i|register:MEM_WB|out[65]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_dffe4[13]                                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_out_dffe5[13]                                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[33]                                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[33]                                                                                                                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; riscv_core:rv32i|register:IF_ID|out[2]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:ID_EX|out[2]                                                                                                                                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|register:IF_ID|out[14]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[14]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|register:ID_EX|out[0]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[0]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|DRAM:dmem|MEM~7                                                                                                                                                                                                                                                     ; riscv_core:rv32i|register:MEM_WB|out[70]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|register:ID_EX|out[6]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[6]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; riscv_core:rv32i|register:IF_ID|out[80]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[99]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; riscv_core:rv32i|register:IF_ID|out[86]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[105]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|register:ID_EX|out[23]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[23]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe21                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe2                                                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe21                                                                                                                                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[6]                                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|result_reg[6]                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe21                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe3                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg3                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg4                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff3[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff4[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe21                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe31                                                                                                                                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|register:IF_ID|out[21]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[21]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|register:IF_ID|out[24]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[24]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|register:IF_ID|out[75]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[94]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe3                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; riscv_core:rv32i|register:ID_EX|out[31]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[86]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:IF_ID|out[81]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[100]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff4[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:EX_MEM|out[17]                                                                                                                                                                                                                                             ; riscv_core:rv32i|register:MEM_WB|out[17]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe4[6]                                                                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_out_dffe5[6]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|register:ID_EX|out[29]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[29]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe4[7]                                                                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_out_dffe5[7]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg2                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg3                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[4]                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_dffe31[4]                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff11c[1]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe3                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:pc|out[21]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[85]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[28]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[21]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:IF_ID|out[68]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[87]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|register:pc|out[29]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe2                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[6]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[8]                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|register:pc|out[20]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[84]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff14[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[8]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[1]                                                                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff9[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; riscv_core:rv32i|register:pc|out[9]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[73]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; riscv_core:rv32i|register:pc|out[17]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[81]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[1]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[3]                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or1_reg1                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg2                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[20]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[22]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|register:pc|out[19]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[83]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[18]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[11]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[3]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg3                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg4                                                                                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.912      ;
; 0.628 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[0]                                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[2]                                                                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[10]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[10]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.914      ;
; 0.633 ; riscv_core:rv32i|register:EX_MEM|out[42]                                                                                                                                                                                                                                             ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[19]                                                                                                                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.919      ;
; 0.635 ; riscv_core:rv32i|IRAM:imem|MEM~0                                                                                                                                                                                                                                                     ; riscv_core:rv32i|register:ID_EX|out[127]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[3]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[11]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.921      ;
; 0.642 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[0]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_res_dffe3                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.928      ;
; 0.650 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[8]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe3[1]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.936      ;
; 0.651 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[1]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[2]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.937      ;
; 0.651 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[19]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[20]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.937      ;
; 0.652 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[19]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[19]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.938      ;
; 0.653 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[8]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe3[2]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.939      ;
; 0.653 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[8]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe3[3]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.939      ;
; 0.655 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[1]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[1]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.941      ;
; 0.691 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec3r1d                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[29]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.977      ;
; 0.695 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec3r1d                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[13]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.981      ;
; 0.696 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sel_pipec3r1d                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[20]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.982      ;
; 0.723 ; riscv_core:rv32i|register:IF_ID|out[85]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[104]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.009      ;
; 0.723 ; riscv_core:rv32i|register:IF_ID|out[13]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[13]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.009      ;
; 0.723 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or2_reg1                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg2                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.009      ;
; 0.724 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|added_power2_reg[5]                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|max_shift_reg                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.010      ;
; 0.724 ; riscv_core:rv32i|register:IF_ID|out[83]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[102]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.010      ;
; 0.725 ; riscv_core:rv32i|register:IF_ID|out[71]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[90]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.011      ;
; 0.725 ; riscv_core:rv32i|register:IF_ID|out[30]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[30]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.011      ;
; 0.729 ; riscv_core:rv32i|register:pc|out[6]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[70]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.015      ;
; 0.729 ; riscv_core:rv32i|register:pc|out[31]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[95]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.015      ;
; 0.731 ; riscv_core:rv32i|register:pc|out[3]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.017      ;
; 0.731 ; riscv_core:rv32i|register:pc|out[12]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[76]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.017      ;
; 0.732 ; riscv_core:rv32i|register:pc|out[7]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[71]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.018      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'KEY[0]'                                                                                                                                       ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[70]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[89]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 3.762      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[73]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[9]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[9]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[81]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[100] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[76]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[12]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[12]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[74]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[10]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[72]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 3.768      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[83]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[102] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[103] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[71]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[90]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 3.762      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[108] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[91]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[110] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[11]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 3.762      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[11]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.016     ; 3.768      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[78]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[14]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[14]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[0]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[0]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 3.762      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[68]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[87]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[79]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[98]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[15]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.023     ; 3.761      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[15]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 3.762      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[77]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 3.762      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[96]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 3.762      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.019     ; 3.765      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[13]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[13]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[2]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[2]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.018     ; 3.766      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[1]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[1]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.746 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[3]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 3.767      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[67]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[86]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[82]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[85]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[104] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[21]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[21]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[84]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[88]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[89]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[90]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[17]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[16]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[16]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[18]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[18]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[19]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[19]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 3.769      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[92]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.774      ;
; -2.745 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[3]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 3.768      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[80]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[99]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[87]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[106] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[107] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[109] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[66]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[85]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
; -2.744 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[111] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 3.773      ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'KEY[0]'                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[64]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[83]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[84]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[92]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[95]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[10]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 3.402      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[91]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[25]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[75]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[94]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[97]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[17]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 3.402      ;
; 3.131 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[29]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.408      ;
; 3.132 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[58]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 3.425      ;
; 3.132 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[93]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.010     ; 3.408      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[122] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[129] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[133] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.421      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[49]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.429      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[123] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.422      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[125] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[50]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[48]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[47]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[119] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.422      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[33]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[34]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.415      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[35]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[36]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[32]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.418      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[130] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.422      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[42]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.423      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[45]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.417      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[44]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.417      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[46]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.417      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[37]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.423      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[38]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.423      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[41]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 3.423      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[40]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.417      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[39]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.417      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[132] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.418      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[53]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.004     ; 3.415      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[54]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[55]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[121] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.422      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[117] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[82]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.009      ; 3.428      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[70]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.429      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[66]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[56]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.009      ; 3.428      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[59]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[76]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.429      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[62]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.429      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[60]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.421      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[52]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[73]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.429      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[71]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.429      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[75]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[74]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.418      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.010      ; 3.429      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[63]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[61]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[80]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[81]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[77]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.418      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[79]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[57]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.418      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[68]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[72]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 3.414      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[64]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[78]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.421      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[51]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.418      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[67]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[43]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.001     ; 3.418      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[131] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 3.417      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[128] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 3.425      ;
; 3.133 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[134] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 3.421      ;
; 3.134 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[124] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.423      ;
; 3.134 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[118] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.423      ;
; 3.134 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[127] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.423      ;
; 3.134 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 3.427      ;
; 3.134 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[88]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 3.427      ;
; 3.134 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|IRAM:imem|MEM~0         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.003      ; 3.423      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[80]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[99]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[87]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[106] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[107] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[109] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[20]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[20]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[26]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[66]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[85]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
; 3.148 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[111] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 3.425      ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_82g1:auto_generated|ram_block1a16~porta_address_reg7 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 12.206 ; 12.206 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 12.046 ; 12.046 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 11.841 ; 11.841 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 11.874 ; 11.874 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 11.836 ; 11.836 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 12.206 ; 12.206 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 11.877 ; 11.877 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 12.178 ; 12.178 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 11.287 ; 11.287 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 10.895 ; 10.895 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 11.240 ; 11.240 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 10.929 ; 10.929 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 11.287 ; 11.287 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 10.932 ; 10.932 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 11.215 ; 11.215 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 11.222 ; 11.222 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 12.933 ; 12.933 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 12.925 ; 12.925 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 12.916 ; 12.916 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 12.559 ; 12.559 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 12.574 ; 12.574 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 12.643 ; 12.643 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 12.636 ; 12.636 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 12.933 ; 12.933 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 11.397 ; 11.397 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 11.174 ; 11.174 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 11.163 ; 11.163 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 11.077 ; 11.077 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 11.174 ; 11.174 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 11.397 ; 11.397 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 11.145 ; 11.145 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 11.162 ; 11.162 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 9.035 ; 9.035 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 9.245 ; 9.245 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 9.043 ; 9.043 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 9.079 ; 9.079 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 9.035 ; 9.035 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 9.405 ; 9.405 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 9.076 ; 9.076 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 9.378 ; 9.378 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 8.751 ; 8.751 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 8.769 ; 8.769 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 9.100 ; 9.100 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 8.751 ; 8.751 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 9.144 ; 9.144 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 8.790 ; 8.790 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 9.068 ; 9.068 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 9.079 ; 9.079 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 9.039 ; 9.039 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 9.440 ; 9.440 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 9.401 ; 9.401 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 9.045 ; 9.045 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 9.039 ; 9.039 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 9.109 ; 9.109 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 9.114 ; 9.114 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 9.412 ; 9.412 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 9.011 ; 9.011 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 9.042 ; 9.042 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 9.032 ; 9.032 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 9.035 ; 9.035 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 9.042 ; 9.042 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 9.261 ; 9.261 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 9.011 ; 9.011 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 9.030 ; 9.030 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -6.028 ; -4253.431     ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 0.215 ; 0.000         ;
+--------+-------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -1.024 ; -199.444      ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 1.771 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -1.880 ; -5357.434            ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[0]'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.028 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.988      ;
; -6.028 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.988      ;
; -6.028 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.988      ;
; -6.028 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.988      ;
; -6.028 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.988      ;
; -5.975 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.935      ;
; -5.975 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.935      ;
; -5.975 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.935      ;
; -5.975 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.935      ;
; -5.975 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.935      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.819      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.819      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.819      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.819      ;
; -5.855 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.068     ; 6.819      ;
; -5.820 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.782      ;
; -5.820 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.782      ;
; -5.820 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.782      ;
; -5.820 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.782      ;
; -5.820 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|sticky_bit_dffe1    ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.070     ; 6.782      ;
; -5.750 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.705      ;
; -5.750 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.705      ;
; -5.750 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.705      ;
; -5.750 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.705      ;
; -5.750 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.705      ;
; -5.746 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.701      ;
; -5.746 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.701      ;
; -5.746 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.701      ;
; -5.746 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.701      ;
; -5.746 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.701      ;
; -5.742 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.703      ;
; -5.742 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.703      ;
; -5.742 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.703      ;
; -5.742 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.703      ;
; -5.742 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.703      ;
; -5.741 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 6.697      ;
; -5.741 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 6.697      ;
; -5.741 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 6.697      ;
; -5.741 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 6.697      ;
; -5.741 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.076     ; 6.697      ;
; -5.739 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.696      ;
; -5.739 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.696      ;
; -5.739 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.696      ;
; -5.739 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.696      ;
; -5.739 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.696      ;
; -5.737 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.698      ;
; -5.737 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.698      ;
; -5.737 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.698      ;
; -5.737 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.698      ;
; -5.737 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 6.698      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.692      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.692      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.692      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.692      ;
; -5.735 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[5]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.692      ;
; -5.731 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.694      ;
; -5.731 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.694      ;
; -5.731 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.694      ;
; -5.731 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.694      ;
; -5.731 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.694      ;
; -5.726 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.689      ;
; -5.726 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.689      ;
; -5.726 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.689      ;
; -5.726 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.689      ;
; -5.726 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[4]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.069     ; 6.689      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.678      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.678      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.678      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.678      ;
; -5.718 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.072     ; 6.678      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.717 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.077     ; 6.672      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.073     ; 6.669      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.668      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.073     ; 6.669      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.073     ; 6.669      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.073     ; 6.669      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[8]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.073     ; 6.669      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.668      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.668      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.668      ;
; -5.710 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[3]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.668      ;
; -5.708 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[14] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.666      ;
; -5.708 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[14] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.666      ;
; -5.708 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[14] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.666      ;
; -5.708 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[14] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.666      ;
; -5.708 ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[14] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.074     ; 6.666      ;
; -5.706 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.663      ;
; -5.706 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|datab_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.663      ;
; -5.706 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.663      ;
; -5.706 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.663      ;
; -5.706 ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3       ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|dataa_man_dffe1[0]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 6.663      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|altshift_taps:exp_and_reg2_rtl_0|shift_taps_v1m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff6[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[4]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[4]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_0[33]                                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|remainder_j_dffe_1[33]                                                                                                                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|register:EX_MEM|out[2]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:MEM_WB|out[2]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; riscv_core:rv32i|DRAM:dmem|MEM~2                                                                                                                                                                                                                                                     ; riscv_core:rv32i|register:MEM_WB|out[65]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_res_dffe4[13]                                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_out_dffe5[13]                                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff5c[1]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|DRAM:dmem|MEM~7                                                                                                                                                                                                                                                     ; riscv_core:rv32i|register:MEM_WB|out[70]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:IF_ID|out[77]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[96]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|register:IF_ID|out[2]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:ID_EX|out[2]                                                                                                                                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|add_1_adder1_reg[2]                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|result_reg[2]                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_add_sub_res_mag_dffe21[4]                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|man_dffe31[4]                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff7[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff8[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:pc|out[21]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[85]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[28]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[21]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:IF_ID|out[14]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[14]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[0]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[0]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|register:ID_EX|out[6]                                                                                                                                                                                                                                               ; riscv_core:rv32i|register:EX_MEM|out[6]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[67]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[86]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[80]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[99]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[86]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[105]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:ID_EX|out[23]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[23]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[6]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff9c[8]                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff6[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe21                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe2                                                                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe21                                                                                                                                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:pc|out[20]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[84]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[24]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[24]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:IF_ID|out[75]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[94]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[6]                                                                                                                                ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|result_reg[6]                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe21                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe31                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinity_magnitude_sub_dffe3                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|register:pc|out[29]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[93]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff11[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe31                                                                                                                              ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe3                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; riscv_core:rv32i|register:pc|out[17]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[81]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:IF_ID|out[81]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[100]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg3                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg4                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff3[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff4[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff4[0]                                                                                                                                                            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|zero_exp_ff5[0]                                                                                                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe21                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_infinite_dffe31                                                                                                                                 ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:IF_ID|out[21]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[21]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:pc|out[19]                                                                                                                                                                                                                                                 ; riscv_core:rv32i|register:IF_ID|out[83]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[8]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[1]                                                                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:ID_EX|out[29]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[29]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff12[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; riscv_core:rv32i|register:ID_EX|out[31]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:EX_MEM|out[31]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; riscv_core:rv32i|register:pc|out[9]                                                                                                                                                                                                                                                  ; riscv_core:rv32i|register:IF_ID|out[73]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg2                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|exp_or_reg3                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[1]                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff3c[3]                                                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[18]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|mantissa_pre_round_reg[11]                                                                                                                               ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|register:EX_MEM|out[17]                                                                                                                                                                                                                                             ; riscv_core:rv32i|register:MEM_WB|out[17]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe4[6]                                                                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_out_dffe5[6]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe4[7]                                                                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_out_dffe5[7]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff13[0]                                                                                                                                                          ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff14[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe2                                                                                                                               ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_output_sign_dffe21                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[0]                                                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff19c[2]                                                                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[10]                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[10]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe31                                                                                                                                      ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|input_is_nan_dffe3                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|register:IF_ID|out[68]                                                                                                                                                                                                                                              ; riscv_core:rv32i|register:ID_EX|out[87]                                                                                                                                                                                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff9[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff10[0]                                                                                                                                                          ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_1                                                                                                                        ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|sign_pipe_dffe_2                                                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|exp_ff1[2]                                                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg7                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.071      ; 0.452      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|exp_ff1[5]                                                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg4                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.071      ; 0.453      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|exp_ff1[6]                                                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg3                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.071      ; 0.453      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg3                                                                                  ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|sign_input_reg4                                                                                  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or1_reg1                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|int_or_reg2                                                                                      ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[3]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff3c[3]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[20]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|q_ff21c[22]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper1d[3]                                                                                         ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_3tm:fpu_convert_altfp_convert_3tm_component|fpu_convert_altbarrel_shift_brf:altbarrel_shift5|sbit_piper2d[11]                                                                                        ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff7[0]                                                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|sign_node_ff8[0]                                                                                                                                                           ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; riscv_core:rv32i|IRAM:imem|MEM~0                                                                                                                                                                                                                                                     ; riscv_core:rv32i|register:ID_EX|out[127]                                                                                                                                                                                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|exp_ff1[0]                                                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg9                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.071      ; 0.457      ;
; 0.249 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|exp_ff1[1]                                                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg8                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.071      ; 0.458      ;
; 0.249 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|exp_ff1[3]                                                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg6                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.071      ; 0.458      ;
; 0.249 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|exp_ff1[4]                                                                                                                                                                 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|altshift_taps:nan_man_ff0_rtl_0|shift_taps_53m:auto_generated|altsyncram_6c81:altsyncram2|ram_block3a0~porta_datain_reg5                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.071      ; 0.458      ;
; 0.249 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[0]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|infinite_res_dffe3                                                                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.401      ;
; 0.254 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[8]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe3[1]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[1]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[2]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[19]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[20]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[19]                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[19]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[8]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe3[2]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|lpm_add_sub:add_sub7|add_sub_2lj:auto_generated|lcell_ffa[8]                                                                                             ; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_hrm:fpu_add_sub_altfp_add_sub_hrm_component|exp_res_dffe3[3]                                                                                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_a4p:fpu_convert_float_integer_altfp_convert_a4p_component|dataa_reg[1]                                                                                     ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff1c[1]                                                                                                                    ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff9c[1]                                                                                                                    ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_ece:fpu_sqrt_altfp_sqrt_ece_component|fpu_sqrt_alt_sqrt_block_kfb:alt_sqrt_block2|rad_ff11c[1]                                                                                                                   ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_n1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.412      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4                                                                              ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT1                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT2                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT3                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT4                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT5                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT6                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT7                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
; 0.266 ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|b1_dffe_0[18]                                                                                                                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_tkl:fpu_div_altfp_div_tkl_component|fpu_div_altfp_div_pst_t2j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_l8s:auto_generated|mac_out4~DATAOUT8                                                                     ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.309      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'KEY[0]'                                                                                                                                       ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[70]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[5]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 2.036      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[82]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[12]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[10]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.042      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[84]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[88]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[24]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 2.036      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[89]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[90]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[11]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 2.036      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[11]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.042      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[14]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[14]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[0]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[0]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 2.036      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[15]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.021     ; 2.035      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[15]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 2.036      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[77]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 2.036      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[96]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.020     ; 2.036      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[17]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[16]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[18]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[18]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[19]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[19]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[92]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.048      ;
; -1.024 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[3]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[67]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[86]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[89]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[73]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[9]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[9]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[80]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[99]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[81]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[100] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[87]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[106] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[76]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[12]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[74]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[72]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[8]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[85]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[104] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[21]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[21]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[83]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[102] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[103] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[107] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[71]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[90]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[7]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[108] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[109] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[91]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[110] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[78]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[6]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[68]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[87]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[79]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[98]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[16]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[4]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.015     ; 2.040      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[66]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[85]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[13]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[13]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[2]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[2]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.013     ; 2.042      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[111] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.008     ; 2.047      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[1]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:ID_EX|out[1]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
; -1.023 ; riscv_core:rv32i|register:EX_MEM|out[105] ; riscv_core:rv32i|register:IF_ID|out[3]   ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.014     ; 2.041      ;
+--------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'KEY[0]'                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.771 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[123] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.925      ;
; 1.771 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[119] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.925      ;
; 1.771 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[130] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.925      ;
; 1.771 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[121] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.925      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[122] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[129] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 1.929      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[133] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.001      ; 1.925      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[49]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 1.932      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[125] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 1.929      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[50]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[48]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[47]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[124] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.926      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[33]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[34]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 1.919      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[35]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[36]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[32]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.922      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[118] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.926      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[42]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[45]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.921      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[44]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.921      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[46]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.921      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[37]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[38]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[41]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[40]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.921      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[39]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.921      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[132] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.922      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[127] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.926      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[53]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.005     ; 1.919      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[64]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[83]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[54]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[84]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[55]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[117] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[70]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 1.932      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[66]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[59]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[76]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 1.932      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[92]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[62]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 1.932      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[60]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.001      ; 1.925      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[52]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[73]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 1.932      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[71]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 1.932      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[75]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[74]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.922      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[65]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.008      ; 1.932      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[95]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[63]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[61]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[93]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 1.915      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[10]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 1.909      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[80]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[81]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[77]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.922      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[79]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[57]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.922      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[68]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[72]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.006     ; 1.918      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[64]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[78]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.001      ; 1.925      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[91]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[51]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.922      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[25]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[75]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[94]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[97]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[67]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[17]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 1.909      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[29]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.916      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[43]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.002     ; 1.922      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[131] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.003     ; 1.921      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|IRAM:imem|MEM~0         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.002      ; 1.926      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[128] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.004      ; 1.928      ;
; 1.772 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[134] ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.001      ; 1.925      ;
; 1.773 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[82]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[56]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[69]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 1.931      ;
; 1.773 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[88]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.006      ; 1.931      ;
; 1.773 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[58]  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.005      ; 1.930      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[67]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.013     ; 1.924      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[86]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.013     ; 1.924      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[89]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 1.922      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[73]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 1.923      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[9]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 1.923      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[9]   ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.014     ; 1.923      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[80]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.929      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[99]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.929      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[81]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 1.922      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[100] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.015     ; 1.922      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[101] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.929      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[86]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.929      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[105] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.929      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:IF_ID|out[87]  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.929      ;
; 1.785 ; riscv_core:rv32i|register:EX_MEM|out[145] ; riscv_core:rv32i|register:ID_EX|out[106] ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.008     ; 1.929      ;
+-------+-------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_93h1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 5.716 ; 5.716 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 5.640 ; 5.640 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 5.580 ; 5.580 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 5.600 ; 5.600 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 5.575 ; 5.575 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 5.716 ; 5.716 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 5.599 ; 5.599 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 5.703 ; 5.703 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 5.343 ; 5.343 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 5.190 ; 5.190 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 5.308 ; 5.308 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 5.195 ; 5.195 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 5.343 ; 5.343 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 5.195 ; 5.195 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 5.282 ; 5.282 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 5.286 ; 5.286 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 5.991 ; 5.991 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 5.991 ; 5.991 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 5.962 ; 5.962 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 5.816 ; 5.816 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 5.829 ; 5.829 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 5.881 ; 5.881 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 5.877 ; 5.877 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 5.973 ; 5.973 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 5.458 ; 5.458 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 5.409 ; 5.409 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 5.395 ; 5.395 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 5.399 ; 5.399 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 5.407 ; 5.407 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 5.458 ; 5.458 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 5.382 ; 5.382 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 5.394 ; 5.394 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 4.590 ; 4.590 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 4.656 ; 4.656 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 4.599 ; 4.599 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 4.621 ; 4.621 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 4.590 ; 4.590 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 4.732 ; 4.732 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 4.615 ; 4.615 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 4.721 ; 4.721 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 4.439 ; 4.439 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 4.439 ; 4.439 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 4.563 ; 4.563 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 4.451 ; 4.451 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 4.591 ; 4.591 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 4.447 ; 4.447 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 4.536 ; 4.536 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 4.537 ; 4.537 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 4.537 ; 4.537 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 4.712 ; 4.712 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 4.690 ; 4.690 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 4.545 ; 4.545 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 4.537 ; 4.537 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 4.594 ; 4.594 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 4.599 ; 4.599 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 4.700 ; 4.700 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 4.617 ; 4.617 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 4.651 ; 4.651 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 4.637 ; 4.637 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 4.641 ; 4.641 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 4.651 ; 4.651 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 4.695 ; 4.695 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 4.617 ; 4.617 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 4.637 ; 4.637 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -16.488    ; 0.215 ; -2.746   ; 1.771   ; -2.064              ;
;  KEY[0]          ; -16.488    ; 0.215 ; -2.746   ; 1.771   ; -2.064              ;
; Design-wide TNS  ; -14422.568 ; 0.0   ; -536.663 ; 0.0     ; -6422.233           ;
;  KEY[0]          ; -14422.568 ; 0.000 ; -536.663 ; 0.000   ; -6422.233           ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 12.206 ; 12.206 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 12.046 ; 12.046 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 11.841 ; 11.841 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 11.874 ; 11.874 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 11.836 ; 11.836 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 12.206 ; 12.206 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 11.877 ; 11.877 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 12.178 ; 12.178 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 11.287 ; 11.287 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 10.895 ; 10.895 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 11.240 ; 11.240 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 10.929 ; 10.929 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 11.287 ; 11.287 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 10.932 ; 10.932 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 11.215 ; 11.215 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 11.222 ; 11.222 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 12.933 ; 12.933 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 12.925 ; 12.925 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 12.916 ; 12.916 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 12.559 ; 12.559 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 12.574 ; 12.574 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 12.643 ; 12.643 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 12.636 ; 12.636 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 12.933 ; 12.933 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 11.397 ; 11.397 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 11.174 ; 11.174 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 11.163 ; 11.163 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 11.077 ; 11.077 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 11.174 ; 11.174 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 11.397 ; 11.397 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 11.145 ; 11.145 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 11.162 ; 11.162 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[0]     ; 4.590 ; 4.590 ; Rise       ; KEY[0]          ;
;  HEX0[0]  ; KEY[0]     ; 4.656 ; 4.656 ; Rise       ; KEY[0]          ;
;  HEX0[1]  ; KEY[0]     ; 4.599 ; 4.599 ; Rise       ; KEY[0]          ;
;  HEX0[2]  ; KEY[0]     ; 4.621 ; 4.621 ; Rise       ; KEY[0]          ;
;  HEX0[3]  ; KEY[0]     ; 4.590 ; 4.590 ; Rise       ; KEY[0]          ;
;  HEX0[4]  ; KEY[0]     ; 4.732 ; 4.732 ; Rise       ; KEY[0]          ;
;  HEX0[5]  ; KEY[0]     ; 4.615 ; 4.615 ; Rise       ; KEY[0]          ;
;  HEX0[6]  ; KEY[0]     ; 4.721 ; 4.721 ; Rise       ; KEY[0]          ;
; HEX1[*]   ; KEY[0]     ; 4.439 ; 4.439 ; Rise       ; KEY[0]          ;
;  HEX1[0]  ; KEY[0]     ; 4.439 ; 4.439 ; Rise       ; KEY[0]          ;
;  HEX1[1]  ; KEY[0]     ; 4.563 ; 4.563 ; Rise       ; KEY[0]          ;
;  HEX1[2]  ; KEY[0]     ; 4.451 ; 4.451 ; Rise       ; KEY[0]          ;
;  HEX1[3]  ; KEY[0]     ; 4.591 ; 4.591 ; Rise       ; KEY[0]          ;
;  HEX1[4]  ; KEY[0]     ; 4.447 ; 4.447 ; Rise       ; KEY[0]          ;
;  HEX1[5]  ; KEY[0]     ; 4.536 ; 4.536 ; Rise       ; KEY[0]          ;
;  HEX1[6]  ; KEY[0]     ; 4.537 ; 4.537 ; Rise       ; KEY[0]          ;
; HEX2[*]   ; KEY[0]     ; 4.537 ; 4.537 ; Rise       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 4.712 ; 4.712 ; Rise       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 4.690 ; 4.690 ; Rise       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 4.545 ; 4.545 ; Rise       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 4.537 ; 4.537 ; Rise       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 4.594 ; 4.594 ; Rise       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 4.599 ; 4.599 ; Rise       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 4.700 ; 4.700 ; Rise       ; KEY[0]          ;
; HEX3[*]   ; KEY[0]     ; 4.617 ; 4.617 ; Rise       ; KEY[0]          ;
;  HEX3[0]  ; KEY[0]     ; 4.651 ; 4.651 ; Rise       ; KEY[0]          ;
;  HEX3[1]  ; KEY[0]     ; 4.637 ; 4.637 ; Rise       ; KEY[0]          ;
;  HEX3[2]  ; KEY[0]     ; 4.641 ; 4.641 ; Rise       ; KEY[0]          ;
;  HEX3[3]  ; KEY[0]     ; 4.651 ; 4.651 ; Rise       ; KEY[0]          ;
;  HEX3[4]  ; KEY[0]     ; 4.695 ; 4.695 ; Rise       ; KEY[0]          ;
;  HEX3[5]  ; KEY[0]     ; 4.617 ; 4.617 ; Rise       ; KEY[0]          ;
;  HEX3[6]  ; KEY[0]     ; 4.637 ; 4.637 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 37374719 ; 0        ; 1852     ; 128      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 37374719 ; 0        ; 1852     ; 128      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 588      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 588      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 516   ; 516  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 504   ; 504  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 07 13:56:45 2019
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.488    -14422.568 KEY[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -2.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.746      -536.663 KEY[0] 
Info (332146): Worst-case removal slack is 3.131
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.131         0.000 KEY[0] 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -6422.233 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.028     -4253.431 KEY[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -1.024
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.024      -199.444 KEY[0] 
Info (332146): Worst-case removal slack is 1.771
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.771         0.000 KEY[0] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -5357.434 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4615 megabytes
    Info: Processing ended: Sat Dec 07 13:56:48 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


