
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.457481                       # Number of seconds simulated
sim_ticks                                2457481425500                       # Number of ticks simulated
final_tick                               2457481425500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168291                       # Simulator instruction rate (inst/s)
host_op_rate                                   168291                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4271925358                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462316                       # Number of bytes of host memory used
host_seconds                                   575.26                       # Real time elapsed on the host
sim_insts                                    96811565                       # Number of instructions simulated
sim_ops                                      96811565                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       57437184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      162018816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide        13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       41846592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       15004736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276320640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     57437184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     41846592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      99283776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     28207232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31039616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          897456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2531544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          653853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          234449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4317510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        440738                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             484994                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          23372378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          65928806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            5417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          17028243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6105737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112440581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     23372378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     17028243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40400621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11478106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1152556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12630661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11478106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         23372378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         65928806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1157973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         17028243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6105737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125071243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4317510                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     484994                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4317510                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   484994                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              273892672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2427968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30685056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276320640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31039616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  37937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5514                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        19733                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            271556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            256444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            248721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            225577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            249414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            248997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            256584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            287194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            312912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            231772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           258507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           341335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           295963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           292857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           264855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32279                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        51                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2457481366000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4317510                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               484994                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2864191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1044067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  273485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   78783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   14199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    136                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1038829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.193324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.598291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.564972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       417741     40.21%     40.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       261857     25.21%     65.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88003      8.47%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51609      4.97%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38826      3.74%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22610      2.18%     84.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18942      1.82%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13459      1.30%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125782     12.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1038829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     146.158402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6033.229109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        29279    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29280                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.204436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.725748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         29009     99.07%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           109      0.37%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             7      0.02%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            54      0.18%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            10      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             4      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            43      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29280                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  44100054026                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            124342047776                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21397865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10304.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29054.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       111.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3381545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  338653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     511708.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2190696022500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     82060680000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    184724690750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3343742640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4509797040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1824462750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2460702750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15946873800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            17433670800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1601220960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1505640960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        160510690080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        160510690080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        157029891660                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        160875483300                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1336743031500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1333369705500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1676999913390                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1680665690430                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           682.406077                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           683.897758                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4106347                       # Transaction distribution
system.membus.trans_dist::ReadResp            4105947                       # Transaction distribution
system.membus.trans_dist::WriteReq              16758                       # Transaction distribution
system.membus.trans_dist::WriteResp             16758                       # Transaction distribution
system.membus.trans_dist::Writeback            440738                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            53130                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          26087                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           79217                       # Transaction distribution
system.membus.trans_dist::ReadExReq            315423                       # Transaction distribution
system.membus.trans_dist::ReadExResp           315423                       # Transaction distribution
system.membus.trans_dist::BadAddressError          400                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1796843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1796843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        37856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5506769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio          680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5545305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port      1307811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total      1307811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        10218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       659449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       669787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9408675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     57437184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     57437184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        61147                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    183084160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    183145307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     41846592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     41846592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        36804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     22146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     22183428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               307458207                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           156065                       # Total snoops (count)
system.membus.snoop_fanout::samples           4978753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 4978753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             4978753                       # Request fanout histogram
system.membus.reqLayer0.occupancy            44602999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10155375705                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              485500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46406274                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8488600242                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy        24469329067                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         6168418360                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2582333067                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                44428                       # number of replacements
system.iocache.tags.tagsinuse                0.240393                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44428                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2419620196000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.240393                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.015025                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.015025                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400289                       # Number of tag accesses
system.iocache.tags.data_accesses              400289                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           13                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           13                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     37582102                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     37582102                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     37582102                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     37582102                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     37582102                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     37582102                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44269                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44269                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000294                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000294                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 179818.669856                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 179818.669856                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 179818.669856                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 179818.669856                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 179818.669856                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 179818.669856                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           524                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.644444                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     26653104                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     26653104                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3025668439                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3025668439                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     26653104                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     26653104                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     26653104                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     26653104                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999706                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999706                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 127526.813397                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 127526.813397                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 68367.417729                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 68367.417729                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 127526.813397                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 127526.813397                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 127526.813397                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 127526.813397                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               20920163                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         17560155                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           442473                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            13069119                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8553801                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            65.450479                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1396783                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             25843                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    14174944                       # DTB read hits
system.cpu0.dtb.read_misses                     58902                       # DTB read misses
system.cpu0.dtb.read_acv                           73                       # DTB read access violations
system.cpu0.dtb.read_accesses                  674871                       # DTB read accesses
system.cpu0.dtb.write_hits                    6150836                       # DTB write hits
system.cpu0.dtb.write_misses                     9786                       # DTB write misses
system.cpu0.dtb.write_acv                         229                       # DTB write access violations
system.cpu0.dtb.write_accesses                 258604                       # DTB write accesses
system.cpu0.dtb.data_hits                    20325780                       # DTB hits
system.cpu0.dtb.data_misses                     68688                       # DTB misses
system.cpu0.dtb.data_acv                          302                       # DTB access violations
system.cpu0.dtb.data_accesses                  933475                       # DTB accesses
system.cpu0.itb.fetch_hits                    1428788                       # ITB hits
system.cpu0.itb.fetch_misses                    15763                       # ITB misses
system.cpu0.itb.fetch_acv                         433                       # ITB acv
system.cpu0.itb.fetch_accesses                1444551                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       298856257                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          39242505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      95339734                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20920163                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           9950584                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    196735629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1276642                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                      1622                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               75752                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       894837                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       494324                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          688                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 12071862                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               317132                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      8                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples         238083678                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.400446                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.516611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               217998768     91.56%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2537584      1.07%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2863713      1.20%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1602913      0.67%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3934500      1.65%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  910258      0.38%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1616035      0.68%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  678771      0.29%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 5941136      2.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           238083678                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.070001                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.319015                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                28583257                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            194716870                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 10593587                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3602242                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                587721                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              684382                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                51076                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              86598144                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               143789                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                587721                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                30025058                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles              151065957                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      28167977                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 12449934                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             15787029                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              84283523                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                94747                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               7989942                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               1673865                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               4426643                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           61410508                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            108457087                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       108337006                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           111280                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             53879370                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 7531138                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1325464                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        233042                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 23643526                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14382942                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6491360                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1720200                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1099162                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  79165631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1858309                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 77334369                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            71922                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9266606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      4740368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       1164031                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    238083678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.324820                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.002140                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          203687583     85.55%     85.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           16767190      7.04%     92.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6462022      2.71%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3669116      1.54%     96.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3882945      1.63%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1684553      0.71%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1110823      0.47%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             539264      0.23%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             280182      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      238083678                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 354060     27.44%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                578580     44.84%     72.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               357807     27.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             4679      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             55499847     71.77%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              130220      0.17%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              66470      0.09%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2269      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14665364     18.96%     90.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            6252027      8.08%     99.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            713493      0.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              77334369                       # Type of FU issued
system.cpu0.iq.rate                          0.258768                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1290453                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.016687                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         393594026                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         90054278                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     75622389                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             520765                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            264333                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       243879                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              78343669                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 276474                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          647868                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1764187                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         2737                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        28714                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       749780                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        19808                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       537517                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                587721                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles              134755639                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              2800107                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           82765882                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           148474                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14382942                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             6491360                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           1514284                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                408377                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1750677                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         28714                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        199479                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       395462                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              594941                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             76763977                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14250964                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           570392                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                      1741942                       # number of nop insts executed
system.cpu0.iew.exec_refs                    20424085                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                13097012                       # Number of branches executed
system.cpu0.iew.exec_stores                   6173121                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.256859                       # Inst execution rate
system.cpu0.iew.wb_sent                      76030001                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     75866268                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 41955942                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 57946435                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.253855                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.724047                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        9880192                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         694278                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           552445                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    236433789                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.307961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.185624                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    210213672     88.91%     88.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11988929      5.07%     93.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5192188      2.20%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2308807      0.98%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1693056      0.72%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       718688      0.30%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       407800      0.17%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       585069      0.25%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3325580      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    236433789                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            72812313                       # Number of instructions committed
system.cpu0.commit.committedOps              72812313                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      18360335                       # Number of memory references committed
system.cpu0.commit.loads                     12618755                       # Number of loads committed
system.cpu0.commit.membars                     294356                       # Number of memory barriers committed
system.cpu0.commit.branches                  12321804                       # Number of branches committed
system.cpu0.commit.fp_insts                    225341                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 70338030                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             1157263                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass      1476815      2.03%      2.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        51756173     71.08%     73.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         123757      0.17%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         65561      0.09%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2269      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       12913111     17.73%     91.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5761135      7.91%     99.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       713492      0.98%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         72812313                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              3325580                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   315614764                       # The number of ROB reads
system.cpu0.rob.rob_writes                  167030054                       # The number of ROB writes
system.cpu0.timesIdled                         838259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       60772579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                  4615226902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   71340038                       # Number of Instructions Simulated
system.cpu0.committedOps                     71340038                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.189180                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.189180                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.238710                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.238710                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               101981766                       # number of integer regfile reads
system.cpu0.int_regfile_writes               57287635                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   110155                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   94033                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                1834598                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                804703                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7488                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7488                       # Transaction distribution
system.iobus.trans_dist::WriteReq               61001                       # Transaction distribution
system.iobus.trans_dist::WriteResp              61014                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           13                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        17892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        48074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  137004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        71568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        97951                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2935591                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             17771000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               218000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15191000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             2452000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398820817                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            31316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45161726                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           896624                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.141933                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11086303                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           896624                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.364495                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      59563456750                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.141933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.994418                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994418                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         25043101                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        25043101                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     11091571                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11091571                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     11091571                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11091571                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     11091571                       # number of overall hits
system.cpu0.icache.overall_hits::total       11091571                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       980286                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       980286                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       980286                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        980286                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       980286                       # number of overall misses
system.cpu0.icache.overall_misses::total       980286                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  52431040039                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  52431040039                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  52431040039                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  52431040039                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  52431040039                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  52431040039                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     12071857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12071857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     12071857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12071857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     12071857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12071857                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.081204                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.081204                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.081204                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.081204                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.081204                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.081204                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53485.452245                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53485.452245                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53485.452245                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53485.452245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53485.452245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53485.452245                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17321                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              307                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.420195                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        80899                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        80899                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        80899                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        80899                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        80899                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        80899                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       899387                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       899387                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       899387                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       899387                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       899387                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       899387                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  45972074249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  45972074249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  45972074249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  45972074249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  45972074249                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  45972074249                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.074503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.074503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.074503                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.074503                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.074503                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.074503                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51114.897423                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51114.897423                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51114.897423                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51114.897423                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51114.897423                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51114.897423                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2553111                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1014.593031                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14009609                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2553111                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.487270                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         27659750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1014.593031                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.990814                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990814                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          822                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40153744                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40153744                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      9520318                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9520318                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4069432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4069432                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       166300                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       166300                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       197320                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       197320                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     13589750                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13589750                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     13589750                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13589750                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3346500                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3346500                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1443669                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1443669                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        24278                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        24278                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        14805                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        14805                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      4790169                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4790169                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      4790169                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4790169                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 173295665465                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 173295665465                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  80637313535                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  80637313535                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    949808993                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    949808993                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     83997703                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     83997703                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 253932979000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 253932979000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 253932979000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 253932979000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     12866818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12866818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5513101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5513101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       190578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       190578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       212125                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       212125                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     18379919                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18379919                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     18379919                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18379919                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.260088                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.260088                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.261862                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.261862                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.127391                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.127391                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.069794                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069794                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.260620                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.260620                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.260620                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.260620                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 51784.152238                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51784.152238                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55855.818429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55855.818429                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 39122.209119                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39122.209119                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5673.603715                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5673.603715                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53011.277681                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53011.277681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53011.277681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53011.277681                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5786996                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        32180                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           210163                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            313                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.535751                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.811502                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       329146                       # number of writebacks
system.cpu0.dcache.writebacks::total           329146                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       986574                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       986574                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1202301                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1202301                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         5963                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5963                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      2188875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2188875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      2188875                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2188875                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2359926                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2359926                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       241368                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       241368                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        18315                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18315                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        14803                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        14803                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2601294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2601294                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2601294                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2601294                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 112647647084                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 112647647084                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  12013200053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12013200053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    573580005                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    573580005                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     34312797                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34312797                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 124660847137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 124660847137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 124660847137                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 124660847137                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1321890500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1321890500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2290002498                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2290002498                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3611892998                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3611892998                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.183412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.043781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.096102                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.096102                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.069784                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.069784                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.141529                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.141529                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.141529                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.141529                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47733.550579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47733.550579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 49771.303789                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49771.303789                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 31317.499590                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31317.499590                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2317.962372                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2317.962372                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 47922.628944                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47922.628944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 47922.628944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47922.628944                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                9677586                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8407438                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           239432                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5200335                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2618027                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            50.343430                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 475893                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             19203                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     5652541                       # DTB read hits
system.cpu1.dtb.read_misses                     32991                       # DTB read misses
system.cpu1.dtb.read_acv                          166                       # DTB read access violations
system.cpu1.dtb.read_accesses                  546758                       # DTB read accesses
system.cpu1.dtb.write_hits                    3646109                       # DTB write hits
system.cpu1.dtb.write_misses                     9963                       # DTB write misses
system.cpu1.dtb.write_acv                         275                       # DTB write access violations
system.cpu1.dtb.write_accesses                 157420                       # DTB write accesses
system.cpu1.dtb.data_hits                     9298650                       # DTB hits
system.cpu1.dtb.data_misses                     42954                       # DTB misses
system.cpu1.dtb.data_acv                          441                       # DTB access violations
system.cpu1.dtb.data_accesses                  704178                       # DTB accesses
system.cpu1.itb.fetch_hits                    1079878                       # ITB hits
system.cpu1.itb.fetch_misses                     9910                       # ITB misses
system.cpu1.itb.fetch_acv                         192                       # ITB acv
system.cpu1.itb.fetch_accesses                1089788                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        90662992                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          24520284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      38216917                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    9677586                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           3093920                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     21231536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 791438                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       478                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               62439                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       426252                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        96348                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          319                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  5286063                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               187631                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      6                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples          46733375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.817765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.139804                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                39373681     84.25%     84.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  454474      0.97%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1085876      2.32%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  625351      1.34%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1370292      2.93%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  455357      0.97%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  387858      0.83%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  214351      0.46%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2766135      5.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            46733375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.106742                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.421527                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                19045834                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             21289020                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5398434                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               641314                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                358772                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              339174                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                37128                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              31947233                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts               117938                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                358772                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                19451755                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2589440                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      15857669                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5605235                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2870502                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              30493751                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents               218860                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                197492                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                370186                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               1138352                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           21006781                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             38669897                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        38508934                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           149395                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             18214684                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2792089                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1053649                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        103618                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  5414400                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5829801                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3834631                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           890576                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          582837                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  28263670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1327969                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 27806095                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            36794                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        3888050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1753103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        898982                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     46733375                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.594994                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.274043                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           34720472     74.29%     74.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5143452     11.01%     85.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2491126      5.33%     90.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1824334      3.90%     94.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1328393      2.84%     97.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             684455      1.46%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             369839      0.79%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             117924      0.25%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              53380      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       46733375                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  25252      4.05%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                356971     57.28%     61.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               240962     38.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             3866      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             17430894     62.69%     62.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               52386      0.19%     62.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     62.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              23818      0.09%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               1928      0.01%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5919146     21.29%     84.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3759495     13.52%     97.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            614562      2.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27806095                       # Type of FU issued
system.cpu1.iq.rate                          0.306697                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     623186                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022412                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         102363528                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         33196032                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     26845296                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             642016                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            299132                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       295462                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              28079531                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 345884                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          356714                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       769944                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1102                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        16091                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       363509                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         1054                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       154835                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                358772                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1093229                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              1051612                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           29899190                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            88049                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5829801                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3834631                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1106188                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 10968                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              1034870                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         16091                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         98954                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       254053                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              353007                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             27475613                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5708698                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           330481                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       307551                       # number of nop insts executed
system.cpu1.iew.exec_refs                     9380998                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 4000280                       # Number of branches executed
system.cpu1.iew.exec_stores                   3672300                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.303052                       # Inst execution rate
system.cpu1.iew.wb_sent                      27220931                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     27140758                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 12326605                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 16097218                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.299359                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.765760                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        4176589                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         428987                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           334870                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     45951895                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.557936                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.510200                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     36597472     79.64%     79.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4404444      9.58%     89.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1441045      3.14%     92.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       906475      1.97%     94.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       612086      1.33%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       703211      1.53%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       234906      0.51%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       159631      0.35%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       892625      1.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     45951895                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            25638211                       # Number of instructions committed
system.cpu1.commit.committedOps              25638211                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       8530979                       # Number of memory references committed
system.cpu1.commit.loads                      5059857                       # Number of loads committed
system.cpu1.commit.membars                     146448                       # Number of memory barriers committed
system.cpu1.commit.branches                   3724937                       # Number of branches committed
system.cpu1.commit.fp_insts                    292554                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 24823851                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              394876                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       170540      0.67%      0.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        16043908     62.58%     63.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          49374      0.19%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         23727      0.09%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          1928      0.01%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5206305     20.31%     83.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3527867     13.76%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       614562      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25638211                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               892625                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    74698038                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60408971                       # The number of ROB writes
system.cpu1.timesIdled                         596483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                       43929617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  4824299860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   25471527                       # Number of Instructions Simulated
system.cpu1.committedOps                     25471527                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.559386                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.559386                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.280947                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.280947                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                35990650                       # number of integer regfile reads
system.cpu1.int_regfile_writes               19326379                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   148701                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  149947                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                1787244                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                521803                       # number of misc regfile writes
system.cpu1.icache.tags.replacements           653331                       # number of replacements
system.cpu1.icache.tags.tagsinuse          496.430434                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4561764                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           653331                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.982317                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2424202998750                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.430434                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.969591                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969591                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11226082                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11226082                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4587306                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4587306                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4587306                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4587306                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4587306                       # number of overall hits
system.cpu1.icache.overall_hits::total        4587306                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       698756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       698756                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       698756                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        698756                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       698756                       # number of overall misses
system.cpu1.icache.overall_misses::total       698756                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  37924693978                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  37924693978                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  37924693978                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  37924693978                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  37924693978                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  37924693978                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5286062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5286062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5286062                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5286062                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5286062                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5286062                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.132188                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.132188                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.132188                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.132188                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.132188                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.132188                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54274.587951                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54274.587951                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54274.587951                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54274.587951                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54274.587951                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54274.587951                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         8360                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              162                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.604938                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        44798                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        44798                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        44798                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        44798                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        44798                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        44798                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       653958                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       653958                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       653958                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       653958                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       653958                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       653958                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  33699279138                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  33699279138                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  33699279138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  33699279138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  33699279138                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  33699279138                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.123714                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.123714                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.123714                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.123714                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.123714                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.123714                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 51531.259099                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51531.259099                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 51531.259099                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51531.259099                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 51531.259099                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51531.259099                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           214879                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          968.688451                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7638118                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           214879                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            35.546135                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2436379692250                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   968.688451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.945985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.945985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          867                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17566165                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17566165                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4700978                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4700978                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2751221                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2751221                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        78812                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        78812                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        79599                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        79599                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7452199                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7452199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7452199                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7452199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       391670                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       391670                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       618206                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       618206                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        15291                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        15291                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        11287                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11287                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1009876                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1009876                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1009876                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1009876                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  21452110424                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21452110424                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  35361835175                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  35361835175                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    574020234                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    574020234                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     70570827                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     70570827                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  56813945599                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  56813945599                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  56813945599                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  56813945599                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5092648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5092648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3369427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3369427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        94103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        94103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        90886                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        90886                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      8462075                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8462075                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      8462075                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8462075                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.076909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.076909                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.183475                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.183475                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.162492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.162492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.124189                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.124189                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.119341                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.119341                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.119341                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.119341                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54770.879628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54770.879628                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 57200.731107                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57200.731107                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 37539.744556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37539.744556                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  6252.398955                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6252.398955                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 56258.338250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56258.338250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 56258.338250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56258.338250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1544167                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        16229                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            50985                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            152                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.286692                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   106.769737                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       111592                       # number of writebacks
system.cpu1.dcache.writebacks::total           111592                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       228850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       228850                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       499836                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       499836                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         2034                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2034                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       728686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       728686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       728686                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       728686                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       162820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162820                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       118370                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       118370                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        13257                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        13257                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        11284                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        11284                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       281190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       281190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       281190                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       281190                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   8372887067                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8372887067                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   5733259167                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5733259167                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    420098012                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    420098012                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     32991673                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     32991673                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  14106146234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14106146234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  14106146234                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14106146234                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     23202500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     23202500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    973657500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    973657500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    996860000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    996860000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.031972                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031972                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035131                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035131                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.140878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.140878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.124156                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.124156                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.033229                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.033229                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.033229                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.033229                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 51424.192771                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51424.192771                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 48435.069418                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48435.069418                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 31688.769103                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31688.769103                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2923.756912                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2923.756912                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 50165.888666                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50165.888666                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 50165.888666                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50165.888666                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7880                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    160572                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   53200     38.02%     38.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    120      0.09%     38.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2461      1.76%     39.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    750      0.54%     40.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  83386     59.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              139917                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    52895     48.81%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     120      0.11%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2461      2.27%     51.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     750      0.69%     51.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   52146     48.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               108372                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2370092202500     96.46%     96.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              110220000      0.00%     96.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              978658000      0.04%     96.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1046266000      0.04%     96.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            84814221000      3.45%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2457041567500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994267                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.625357                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.774545                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         6      2.82%      2.82% # number of syscalls executed
system.cpu0.kern.syscall::3                        20      9.39%     12.21% # number of syscalls executed
system.cpu0.kern.syscall::4                         7      3.29%     15.49% # number of syscalls executed
system.cpu0.kern.syscall::6                        21      9.86%     25.35% # number of syscalls executed
system.cpu0.kern.syscall::17                        9      4.23%     29.58% # number of syscalls executed
system.cpu0.kern.syscall::19                       10      4.69%     34.27% # number of syscalls executed
system.cpu0.kern.syscall::20                        5      2.35%     36.62% # number of syscalls executed
system.cpu0.kern.syscall::23                        2      0.94%     37.56% # number of syscalls executed
system.cpu0.kern.syscall::24                        6      2.82%     40.38% # number of syscalls executed
system.cpu0.kern.syscall::33                        8      3.76%     44.13% # number of syscalls executed
system.cpu0.kern.syscall::45                       36     16.90%     61.03% # number of syscalls executed
system.cpu0.kern.syscall::47                        6      2.82%     63.85% # number of syscalls executed
system.cpu0.kern.syscall::48                        5      2.35%     66.20% # number of syscalls executed
system.cpu0.kern.syscall::54                        6      2.82%     69.01% # number of syscalls executed
system.cpu0.kern.syscall::58                        2      0.94%     69.95% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.47%     70.42% # number of syscalls executed
system.cpu0.kern.syscall::71                       34     15.96%     86.38% # number of syscalls executed
system.cpu0.kern.syscall::73                        4      1.88%     88.26% # number of syscalls executed
system.cpu0.kern.syscall::74                        9      4.23%     92.49% # number of syscalls executed
system.cpu0.kern.syscall::87                        2      0.94%     93.43% # number of syscalls executed
system.cpu0.kern.syscall::90                        2      0.94%     94.37% # number of syscalls executed
system.cpu0.kern.syscall::92                        6      2.82%     97.18% # number of syscalls executed
system.cpu0.kern.syscall::97                        1      0.47%     97.65% # number of syscalls executed
system.cpu0.kern.syscall::98                        1      0.47%     98.12% # number of syscalls executed
system.cpu0.kern.syscall::132                       2      0.94%     99.06% # number of syscalls executed
system.cpu0.kern.syscall::144                       2      0.94%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   213                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1102      0.75%      0.75% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.75% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.75% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.75% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2529      1.73%      2.48% # number of callpals executed
system.cpu0.kern.callpal::tbi                      21      0.01%      2.50% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      2.50% # number of callpals executed
system.cpu0.kern.callpal::swpipl               132039     90.11%     92.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                   5772      3.94%     96.55% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.55% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     96.56% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     8      0.01%     96.56% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.56% # number of callpals executed
system.cpu0.kern.callpal::rti                    4547      3.10%     99.67% # number of callpals executed
system.cpu0.kern.callpal::callsys                 322      0.22%     99.89% # number of callpals executed
system.cpu0.kern.callpal::imb                     166      0.11%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                146523                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             6798                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                927                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                927                      
system.cpu0.kern.mode_good::user                  927                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.136364                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.240000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2453827216000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2909711500      0.12%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2530                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3908                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    132385                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   43592     38.67%     38.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2459      2.18%     40.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1102      0.98%     41.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  65577     58.17%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              112730                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    42344     48.59%     48.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2459      2.82%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1102      1.26%     52.67% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   41245     47.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                87150                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2376429884000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              979809500      0.04%     96.74% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1044890000      0.04%     96.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            79025235000      3.22%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2457479818500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.971371                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.628955                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.773086                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         2      1.28%      1.28% # number of syscalls executed
system.cpu1.kern.syscall::3                        13      8.33%      9.62% # number of syscalls executed
system.cpu1.kern.syscall::6                        24     15.38%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::12                        1      0.64%     25.64% # number of syscalls executed
system.cpu1.kern.syscall::15                        1      0.64%     26.28% # number of syscalls executed
system.cpu1.kern.syscall::17                        9      5.77%     32.05% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      0.64%     32.69% # number of syscalls executed
system.cpu1.kern.syscall::20                        1      0.64%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::23                        2      1.28%     34.62% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      1.28%     35.90% # number of syscalls executed
system.cpu1.kern.syscall::33                        4      2.56%     38.46% # number of syscalls executed
system.cpu1.kern.syscall::41                        2      1.28%     39.74% # number of syscalls executed
system.cpu1.kern.syscall::45                       26     16.67%     56.41% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      1.28%     57.69% # number of syscalls executed
system.cpu1.kern.syscall::48                        5      3.21%     60.90% # number of syscalls executed
system.cpu1.kern.syscall::54                        6      3.85%     64.74% # number of syscalls executed
system.cpu1.kern.syscall::59                        6      3.85%     68.59% # number of syscalls executed
system.cpu1.kern.syscall::71                       29     18.59%     87.18% # number of syscalls executed
system.cpu1.kern.syscall::73                        1      0.64%     87.82% # number of syscalls executed
system.cpu1.kern.syscall::74                        9      5.77%     93.59% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      0.64%     94.23% # number of syscalls executed
system.cpu1.kern.syscall::92                        3      1.92%     96.15% # number of syscalls executed
system.cpu1.kern.syscall::97                        1      0.64%     96.79% # number of syscalls executed
system.cpu1.kern.syscall::98                        1      0.64%     97.44% # number of syscalls executed
system.cpu1.kern.syscall::132                       2      1.28%     98.72% # number of syscalls executed
system.cpu1.kern.syscall::147                       2      1.28%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   156                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                  750      0.63%      0.63% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.63% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.63% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3816      3.20%      3.83% # number of callpals executed
system.cpu1.kern.callpal::tbi                      45      0.04%      3.87% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      3.88% # number of callpals executed
system.cpu1.kern.callpal::swpipl               103318     86.68%     90.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5073      4.26%     94.82% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.82% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     5      0.00%     94.82% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     94.82% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.82% # number of callpals executed
system.cpu1.kern.callpal::rti                    5853      4.91%     99.73% # number of callpals executed
system.cpu1.kern.callpal::callsys                 242      0.20%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                      73      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                119192                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3887                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1052                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4552                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2081                      
system.cpu1.kern.mode_good::user                 1052                      
system.cpu1.kern.mode_good::idle                 1029                      
system.cpu1.kern.mode_switch_good::kernel     0.535374                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.226054                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.438521                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       35750774500      1.45%      1.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          2086755000      0.08%      1.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2419642281000     98.46%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3817                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018742                       # Number of seconds simulated
sim_ticks                                 18742088000                       # Number of ticks simulated
final_tick                               2476223513500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1409558                       # Simulator instruction rate (inst/s)
host_op_rate                                  1409557                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              231045950                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466412                       # Number of bytes of host memory used
host_seconds                                    81.12                       # Real time elapsed on the host
sim_insts                                   114341084                       # Number of instructions simulated
sim_ops                                     114341084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        7185920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2595200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        6534592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        3055552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19373504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      7185920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      6534592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13720512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3603968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4451840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          112280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           40550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          102103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           47743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              302711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         56312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69560                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         383410856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         138469097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          119517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         348658698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         163031568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1033689736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    383410856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    348658698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        732069554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       192292769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       45238930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            237531699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       192292769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        383410856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        138469097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       45358447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        348658698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        163031568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1271221435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      302711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69560                       # Number of write requests accepted
system.mem_ctrls.readBursts                    302711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19087424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  286080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4323520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19373504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4451840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4470                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2003                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        12275                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3670                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   18742096500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                302711                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        96667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.168765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.345731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.650458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36009     37.25%     37.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28356     29.33%     66.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11826     12.23%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6896      7.13%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3897      4.03%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2506      2.59%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1582      1.64%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          909      0.94%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4686      4.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        96667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.915737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    418.352119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3974     98.49%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           16      0.40%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           17      0.42%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            7      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            6      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.05%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4035                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.742255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.335321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.333678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3964     98.24%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            17      0.42%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             2      0.05%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            18      0.45%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             4      0.10%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.02%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             2      0.05%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.02%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.02%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.05%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.02%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.02%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            15      0.37%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            3      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4035                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5191069011                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10783087761                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1491205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17405.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36155.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1018.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1033.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    237.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   216623                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52502                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      50345.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7323090500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       625820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     10792144250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3648569400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4935757680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1990786875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2693121750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16948822800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18757931400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1815553440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1729064880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        161734794000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        161734794000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        164688435315                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        168580515870                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1341269921250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1337855815500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1692096883080                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1696287001080                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           683.337999                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.030140                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              307954                       # Transaction distribution
system.membus.trans_dist::ReadResp             307953                       # Transaction distribution
system.membus.trans_dist::WriteReq               3718                       # Transaction distribution
system.membus.trans_dist::WriteResp              3718                       # Transaction distribution
system.membus.trans_dist::Writeback             56312                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            27824                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          19303                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           47127                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48482                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48482                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       224569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       224569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        12958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       161648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       174608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       204218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       204218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         2258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       180488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       182746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 812707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       850112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       850112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      7185920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      7185920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        14555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      4257088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      4271643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      6534592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      6534592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         7981                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      4997632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      5005613                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23847880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            84709                       # Total snoops (count)
system.membus.snoop_fanout::samples            469262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  469262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              469262                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13174500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1111397684                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13615460                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1060890699                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          643382498                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy          964701804                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              5.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy          699271174                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              3.7                       # Layer utilization (%)
system.iocache.tags.replacements                13283                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13283                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119611                       # Number of tag accesses
system.iocache.tags.data_accesses              119611                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            8                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            8                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           35                       # number of demand (read+write) misses
system.iocache.demand_misses::total                35                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           35                       # number of overall misses
system.iocache.overall_misses::total               35                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5171230                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5171230                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5171230                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5171230                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5171230                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5171230                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           35                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              35                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           35                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             35                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000604                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000604                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 147749.428571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 147749.428571                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 147749.428571                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 147749.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 147749.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 147749.428571                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           35                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           35                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3330730                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3330730                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    898156130                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    898156130                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3330730                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3330730                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3330730                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3330730                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999396                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999396                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 95163.714286                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 95163.714286                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67795.601600                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67795.601600                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 95163.714286                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 95163.714286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 95163.714286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 95163.714286                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                2736529                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2380637                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            50648                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2276104                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1719560                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            75.548393                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 139449                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              3070                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2620093                       # DTB read hits
system.cpu0.dtb.read_misses                      4753                       # DTB read misses
system.cpu0.dtb.read_acv                           42                       # DTB read access violations
system.cpu0.dtb.read_accesses                  460100                       # DTB read accesses
system.cpu0.dtb.write_hits                     834991                       # DTB write hits
system.cpu0.dtb.write_misses                     2284                       # DTB write misses
system.cpu0.dtb.write_acv                          43                       # DTB write access violations
system.cpu0.dtb.write_accesses                 114803                       # DTB write accesses
system.cpu0.dtb.data_hits                     3455084                       # DTB hits
system.cpu0.dtb.data_misses                      7037                       # DTB misses
system.cpu0.dtb.data_acv                           85                       # DTB access violations
system.cpu0.dtb.data_accesses                  574903                       # DTB accesses
system.cpu0.itb.fetch_hits                     354278                       # ITB hits
system.cpu0.itb.fetch_misses                     6384                       # ITB misses
system.cpu0.itb.fetch_acv                         523                       # ITB acv
system.cpu0.itb.fetch_accesses                 360662                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        19768175                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           4786746                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      11260006                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    2736529                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1859009                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      7230175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 159168                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       257                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               12231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       674757                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        13842                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1131206                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                37138                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          12797800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.879839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.052753                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 9992617     78.08%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  124001      0.97%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1346043     10.52%     89.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  137493      1.07%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  230618      1.80%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  119815      0.94%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99467      0.78%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   68877      0.54%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  678869      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            12797800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.138431                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.569603                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 3407825                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              6786913                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2368540                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               162016                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 72506                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              101552                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 7121                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              10266618                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                18743                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 72506                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3510288                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1796237                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       4090504                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2430149                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               898116                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               9928840                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 9657                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 92323                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                301767                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                294343                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            6731972                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             12435683                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        11446931                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           985125                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              6021094                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  710878                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            211524                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         29983                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1251225                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2657076                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             880199                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           260596                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          130621                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   9453683                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             224279                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  9342630                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            10883                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         885931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       431362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        127336                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     12797800                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.730018                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.383814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8870843     69.32%     69.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1156404      9.04%     78.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1663072     12.99%     91.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             368561      2.88%     94.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             324920      2.54%     96.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             188895      1.48%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             116355      0.91%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              57886      0.45%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              50864      0.40%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       12797800                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  20993      8.43%      8.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 6895      2.77%     11.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    5      0.00%     11.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  157      0.06%     11.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               11145      4.47%     15.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                23721      9.52%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     25.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                109518     43.97%     69.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                76650     30.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass               79      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              5236012     56.04%     56.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6517      0.07%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             298745      3.20%     59.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp              21048      0.23%     59.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               5213      0.06%     59.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult             87310      0.93%     60.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv              17943      0.19%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 1      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2697462     28.87%     89.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             848716      9.08%     98.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            123584      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               9342630                       # Type of FU issued
system.cpu0.iq.rate                          0.472610                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     249084                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.026661                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          29987228                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          9687906                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      8348964                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            1755799                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            880082                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       819606                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               8681539                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 910096                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           65421                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       204763                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          172                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         4153                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        85742                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3998                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        54134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 72506                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1164671                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               566741                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            9767165                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            30636                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2657076                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              880199                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            168328                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  6123                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               557147                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          4153                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         27668                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        43689                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               71357                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              9270109                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2631374                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            72521                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        89203                       # number of nop insts executed
system.cpu0.iew.exec_refs                     3472737                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2019617                       # Number of branches executed
system.cpu0.iew.exec_stores                    841363                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.468941                       # Inst execution rate
system.cpu0.iew.wb_sent                       9187639                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      9168570                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  4625759                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  5741788                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.463805                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.805630                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         925680                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          96943                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            66321                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     12635283                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.697342                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581458                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      9290664     73.53%     73.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       976035      7.72%     81.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1498795     11.86%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       238145      1.88%     95.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       131357      1.04%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        77928      0.62%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        56627      0.45%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        57635      0.46%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       308097      2.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     12635283                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             8811111                       # Number of instructions committed
system.cpu0.commit.committedOps               8811111                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3246770                       # Number of memory references committed
system.cpu0.commit.loads                      2452313                       # Number of loads committed
system.cpu0.commit.membars                      45438                       # Number of memory barriers committed
system.cpu0.commit.branches                   1955920                       # Number of branches committed
system.cpu0.commit.fp_insts                    802422                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  8201455                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              117149                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        61806      0.70%      0.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4904375     55.66%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6327      0.07%     56.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     56.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        292852      3.32%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp         20505      0.23%     59.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          4536      0.05%     60.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult        84879      0.96%     61.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv         17840      0.20%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            1      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.21% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2497751     28.35%     89.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        796656      9.04%     98.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       123583      1.40%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          8811111                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               308097                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    22029411                       # The number of ROB reads
system.cpu0.rob.rob_writes                   19635661                       # The number of ROB writes
system.cpu0.timesIdled                          95336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        6970375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                    17465838                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    8749384                       # Number of Instructions Simulated
system.cpu0.committedOps                      8749384                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.259379                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.259379                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.442599                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.442599                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                10879667                       # number of integer regfile reads
system.cpu0.int_regfile_writes                5627387                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   956680                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  716996                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                1392883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                130501                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3925                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3925                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16958                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16966                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            8                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        16464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4860                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          540                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        22536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   870688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4048000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              336000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6135000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              780000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119320320                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            11498000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13325540                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           112284                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.847050                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1009902                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           112284                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.994175                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.847050                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999701                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2374689                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2374689                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1010504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1010504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1010504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1010504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1010504                       # number of overall hits
system.cpu0.icache.overall_hits::total        1010504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       120696                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       120696                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       120696                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        120696                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       120696                       # number of overall misses
system.cpu0.icache.overall_misses::total       120696                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   6537898107                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6537898107                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   6537898107                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6537898107                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   6537898107                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6537898107                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1131200                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1131200                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1131200                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1131200                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1131200                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1131200                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.106697                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.106697                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.106697                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.106697                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.106697                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.106697                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54168.308038                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54168.308038                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54168.308038                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54168.308038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54168.308038                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54168.308038                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3085                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.090909                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         8407                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8407                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         8407                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8407                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         8407                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8407                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       112289                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       112289                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       112289                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       112289                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       112289                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       112289                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   5788196300                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5788196300                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   5788196300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5788196300                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   5788196300                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5788196300                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.099265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.099265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.099265                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.099265                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.099265                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.099265                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51547.313628                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51547.313628                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51547.313628                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51547.313628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51547.313628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51547.313628                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            41026                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          987.065758                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3066725                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            41026                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            74.750768                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   987.065758                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.963931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.963931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          707                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.690430                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6657604                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6657604                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2403580                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2403580                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       601910                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        601910                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        19148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19148                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        13473                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13473                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3005490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3005490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3005490                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3005490                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        75455                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        75455                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       163975                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       163975                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         8779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8779                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         9721                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         9721                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       239430                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        239430                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       239430                       # number of overall misses
system.cpu0.dcache.overall_misses::total       239430                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   3335579572                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3335579572                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10080511966                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10080511966                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     92610984                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     92610984                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     53310253                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     53310253                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        58500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        58500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13416091538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13416091538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13416091538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13416091538                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2479035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2479035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       765885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       765885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        27927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        27927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        23194                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        23194                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3244920                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3244920                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3244920                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3244920                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.030437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030437                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.214099                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.214099                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.314355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.314355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.419117                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.419117                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.073786                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.073786                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.073786                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.073786                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 44206.209953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44206.209953                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61475.907705                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61475.907705                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10549.149561                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10549.149561                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5484.029729                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5484.029729                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 56033.460878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56033.460878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 56033.460878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56033.460878                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       682301                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6715                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            20058                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             68                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    34.016402                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25967                       # number of writebacks
system.cpu0.dcache.writebacks::total            25967                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        39695                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        39695                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       128329                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       128329                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          772                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       168024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       168024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       168024                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       168024                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        35760                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35760                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        35646                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        35646                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         8007                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8007                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         9652                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         9652                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        71406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        71406                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71406                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1372443052                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1372443052                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1664389791                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1664389791                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     47751509                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     47751509                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     22549747                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     22549747                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   3036832843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3036832843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   3036832843                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3036832843                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    765442000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    765442000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    515648500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    515648500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1281090500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1281090500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.014425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.014425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.046542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.286712                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.286712                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.416142                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.416142                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.022005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.022005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.022005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.022005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 38379.279978                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38379.279978                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 46692.189615                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46692.189615                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  5963.720370                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5963.720370                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2336.277145                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2336.277145                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42529.098997                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42529.098997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42529.098997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42529.098997                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                2411519                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2116729                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            49073                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1971932                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1708494                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.640614                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 108064                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              2869                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2686668                       # DTB read hits
system.cpu1.dtb.read_misses                      6307                       # DTB read misses
system.cpu1.dtb.read_acv                           31                       # DTB read access violations
system.cpu1.dtb.read_accesses                  597852                       # DTB read accesses
system.cpu1.dtb.write_hits                     908934                       # DTB write hits
system.cpu1.dtb.write_misses                     3612                       # DTB write misses
system.cpu1.dtb.write_acv                          69                       # DTB write access violations
system.cpu1.dtb.write_accesses                 190614                       # DTB write accesses
system.cpu1.dtb.data_hits                     3595602                       # DTB hits
system.cpu1.dtb.data_misses                      9919                       # DTB misses
system.cpu1.dtb.data_acv                          100                       # DTB access violations
system.cpu1.dtb.data_accesses                  788466                       # DTB accesses
system.cpu1.itb.fetch_hits                     399732                       # ITB hits
system.cpu1.itb.fetch_misses                    11616                       # ITB misses
system.cpu1.itb.fetch_acv                         447                       # ITB acv
system.cpu1.itb.fetch_accesses                 411348                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        17076747                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4363573                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      10924684                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    2411519                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1816558                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      5506290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 148068                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       126                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               12789                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       662355                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        14415                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1054104                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                34092                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples          10633754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.027359                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.178285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 7892941     74.23%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  125556      1.18%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1326334     12.47%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  129705      1.22%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  231276      2.17%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  113747      1.07%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   89969      0.85%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   70116      0.66%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  654110      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            10633754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.141217                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.639740                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3145958                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4900909                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  2360308                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               159103                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 67476                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               87671                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 6615                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              10209618                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                18157                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 67476                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 3243488                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1044723                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       2898587                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2423043                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               956437                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               9902097                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 9227                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 68998                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                310977                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                376294                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            6674976                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             12562149                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        11563220                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           995007                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              5981365                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  693611                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            196684                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         30259                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1185090                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2704550                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             955398                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           184779                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          106367                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   9472315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             178015                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  9369995                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            10502                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         824768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       417557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         96671                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     10633754                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.881156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.484164                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6766237     63.63%     63.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1052958      9.90%     73.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1682893     15.83%     89.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             385514      3.63%     92.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             323967      3.05%     96.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             193996      1.82%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             119000      1.12%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              58651      0.55%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              50538      0.48%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       10633754                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  14171      5.61%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7291      2.89%      8.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   12      0.00%      8.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  165      0.07%      8.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               11398      4.51%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                24575      9.73%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                115395     45.69%     68.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                79553     31.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              474      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              5136956     54.82%     54.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6819      0.07%     54.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     54.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             303265      3.24%     58.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20852      0.22%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               5033      0.05%     58.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult             87971      0.94%     59.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              18131      0.19%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2751881     29.37%     88.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             924297      9.86%     98.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            114316      1.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               9369995                       # Type of FU issued
system.cpu1.iq.rate                          0.548699                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     252560                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026954                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          27854864                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          9583865                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      8362866                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            1781942                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            894344                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       832352                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               8697532                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 924549                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           75844                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       188133                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         3210                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        86465                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        67595                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 67476                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 275373                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               701828                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            9744773                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            22886                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2704550                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              955398                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            136676                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  3359                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               695596                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          3210                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         25463                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        41171                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               66634                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              9303055                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2699832                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            66940                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        94443                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3616841                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1997573                       # Number of branches executed
system.cpu1.iew.exec_stores                    917009                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.544779                       # Inst execution rate
system.cpu1.iew.wb_sent                       9214012                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      9195218                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  4614693                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  5730513                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.538464                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.805284                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         856815                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          81344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            61762                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     10481909                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.844329                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.712820                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7155027     68.26%     68.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       946546      9.03%     77.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1506711     14.37%     91.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       232946      2.22%     93.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       134843      1.29%     95.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        69499      0.66%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        63121      0.60%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        59952      0.57%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       313264      2.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     10481909                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             8850175                       # Number of instructions committed
system.cpu1.commit.committedOps               8850175                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3385350                       # Number of memory references committed
system.cpu1.commit.loads                      2516417                       # Number of loads committed
system.cpu1.commit.membars                      34985                       # Number of memory barriers committed
system.cpu1.commit.branches                   1934868                       # Number of branches committed
system.cpu1.commit.fp_insts                    815067                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  8245602                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               87541                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        70514      0.80%      0.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4810965     54.36%     55.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6659      0.08%     55.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     55.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        297114      3.36%     58.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20416      0.23%     58.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          4408      0.05%     58.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult        85373      0.96%     59.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         18031      0.20%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2551402     28.83%     88.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        870977      9.84%     98.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       114316      1.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          8850175                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               313264                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    19833557                       # The number of ROB reads
system.cpu1.rob.rob_writes                   19565508                       # The number of ROB writes
system.cpu1.timesIdled                          87226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        6442993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    20407429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    8780135                       # Number of Instructions Simulated
system.cpu1.committedOps                      8780135                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.944930                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.944930                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.514157                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.514157                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                11025813                       # number of integer regfile reads
system.cpu1.int_regfile_writes                5572671                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   967167                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  727881                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                1387403                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                121770                       # number of misc regfile writes
system.cpu1.icache.tags.replacements           102101                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.581888                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             943778                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           102101                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             9.243573                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.581888                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999183                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999183                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2210321                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2210321                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       943878                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         943878                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       943878                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          943878                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       943878                       # number of overall hits
system.cpu1.icache.overall_hits::total         943878                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       110225                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       110225                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       110225                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        110225                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       110225                       # number of overall misses
system.cpu1.icache.overall_misses::total       110225                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   5997576475                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5997576475                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   5997576475                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5997576475                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   5997576475                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5997576475                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1054103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1054103                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1054103                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1054103                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1054103                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1054103                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.104568                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.104568                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.104568                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.104568                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.104568                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.104568                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54412.124972                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54412.124972                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54412.124972                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54412.124972                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54412.124972                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54412.124972                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3675                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.473684                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         8110                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8110                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         8110                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8110                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         8110                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8110                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       102115                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       102115                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       102115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       102115                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       102115                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       102115                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   5296882696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5296882696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   5296882696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5296882696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   5296882696                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5296882696                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.096874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.096874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.096874                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.096874                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.096874                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.096874                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 51871.739666                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51871.739666                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 51871.739666                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51871.739666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 51871.739666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51871.739666                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            48313                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          977.442015                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3155958                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            48313                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.323164                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   977.442015                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.954533                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.954533                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          873                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6923305                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6923305                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2451656                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2451656                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       639086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        639086                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        16866                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16866                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        12511                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12511                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3090742                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3090742                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3090742                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3090742                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        83174                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        83174                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       203746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       203746                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         8564                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8564                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         9746                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         9746                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       286920                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        286920                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       286920                       # number of overall misses
system.cpu1.dcache.overall_misses::total       286920                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3938297672                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3938297672                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  12983486362                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12983486362                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     98122237                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     98122237                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     53360577                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     53360577                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        94000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        94000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  16921784034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16921784034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  16921784034                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16921784034                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2534830                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2534830                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       842832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       842832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        25430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        25430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        22257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        22257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3377662                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3377662                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3377662                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3377662                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.032812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032812                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.241740                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.241740                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.336768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.437885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.437885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.084946                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084946                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.084946                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084946                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 47350.105466                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47350.105466                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 63723.883473                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63723.883473                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 11457.524171                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11457.524171                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5475.125898                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5475.125898                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 58977.359661                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58977.359661                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 58977.359661                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58977.359661                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       870231                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1022                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26295                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.094923                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.615385                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        30346                       # number of writebacks
system.cpu1.dcache.writebacks::total            30346                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        45168                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        45168                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       163113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       163113                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          690                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          690                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       208281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       208281                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       208281                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       208281                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        38006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38006                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        40633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        40633                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         7874                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7874                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         9674                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         9674                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        78639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        78639                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78639                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1527480990                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1527480990                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2060630011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2060630011                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     49102258                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     49102258                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     22522923                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22522923                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   3588111001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3588111001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   3588111001                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3588111001                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      4730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    211639000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    211639000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    216369000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    216369000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014994                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014994                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.048210                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048210                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.309634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.309634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.434650                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.434650                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.023282                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.023282                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.023282                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.023282                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 40190.522286                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40190.522286                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 50713.213669                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50713.213669                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  6235.999238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6235.999238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2328.191338                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2328.191338                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 45627.627526                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45627.627526                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 45627.627526                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45627.627526                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     508                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     22751                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    7228     43.51%     43.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     68      0.41%     43.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     19      0.11%     44.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    458      2.76%     46.79% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8840     53.21%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               16613                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     7228     49.70%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      68      0.47%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      19      0.13%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     458      3.15%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6770     46.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                14543                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             13379237500     71.87%     71.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               56863500      0.31%     72.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               11469000      0.06%     72.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              279610500      1.50%     73.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             4889826000     26.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         18617006500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.765837                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.875399                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      2.08%      2.08% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      2.08%      4.17% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     54.17%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.08%     60.42% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      2.08%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.08%     64.58% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.08%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.08%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                       14     29.17%     97.92% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      2.08%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    48                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  498      2.47%      2.47% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1016      5.05%      7.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.03%      7.55% # number of callpals executed
system.cpu0.kern.callpal::swpipl                13384     66.47%     74.02% # number of callpals executed
system.cpu0.kern.callpal::rdps                    162      0.80%     74.83% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     74.83% # number of callpals executed
system.cpu0.kern.callpal::rti                    2684     13.33%     88.16% # number of callpals executed
system.cpu0.kern.callpal::callsys                1942      9.65%     97.81% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.01%     97.82% # number of callpals executed
system.cpu0.kern.callpal::rdunique                439      2.18%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 20134                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             3700                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2141                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2141                      
system.cpu0.kern.mode_good::user                 2141                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.578649                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.733094                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       16994178500     90.70%     90.70% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1743490000      9.30%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1016                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     524                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     19247                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    5729     45.04%     45.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     19      0.15%     45.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    498      3.91%     49.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   6475     50.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               12721                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     5726     49.91%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      19      0.17%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     498      4.34%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    5230     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                11473                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             14828373000     79.12%     79.12% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               11840000      0.06%     79.18% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              307899000      1.64%     80.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3593845000     19.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         18741957000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999476                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.807722                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.901895                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      3.70%      3.70% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      3.70%      7.41% # number of syscalls executed
system.cpu1.kern.syscall::3                         2      7.41%     14.81% # number of syscalls executed
system.cpu1.kern.syscall::4                         1      3.70%     18.52% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      7.41%     25.93% # number of syscalls executed
system.cpu1.kern.syscall::17                        5     18.52%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      3.70%     48.15% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      3.70%     51.85% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     11.11%     62.96% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      3.70%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      3.70%     70.37% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     14.81%     85.19% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      3.70%     88.89% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      3.70%     92.59% # number of syscalls executed
system.cpu1.kern.syscall::256                       1      3.70%     96.30% # number of syscalls executed
system.cpu1.kern.syscall::257                       1      3.70%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    27                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  458      2.85%      2.85% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1129      7.03%      9.89% # number of callpals executed
system.cpu1.kern.callpal::tbi                       8      0.05%      9.94% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 9499     59.18%     69.12% # number of callpals executed
system.cpu1.kern.callpal::rdps                     87      0.54%     69.66% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.01%     69.68% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     69.68% # number of callpals executed
system.cpu1.kern.callpal::rti                    2705     16.85%     86.54% # number of callpals executed
system.cpu1.kern.callpal::callsys                1917     11.94%     98.48% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.03%     98.51% # number of callpals executed
system.cpu1.kern.callpal::rdunique                238      1.48%     99.99% # number of callpals executed
system.cpu1.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 16050                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2845                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2188                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                989                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2676                      
system.cpu1.kern.mode_good::user                 2188                      
system.cpu1.kern.mode_good::idle                  488                      
system.cpu1.kern.mode_switch_good::kernel     0.940598                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.493428                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.888741                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        5589030000     29.82%     29.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          1841131000      9.82%     39.64% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         11311796000     60.36%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1129                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007444                       # Number of seconds simulated
sim_ticks                                  7444274500                       # Number of ticks simulated
final_tick                               2483667788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6252236                       # Simulator instruction rate (inst/s)
host_op_rate                                  6252232                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              394153571                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466412                       # Number of bytes of host memory used
host_seconds                                    18.89                       # Real time elapsed on the host
sim_insts                                   118084174                       # Number of instructions simulated
sim_ops                                     118084174                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1094720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         882432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1231616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5439616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2229056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       882432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3111488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1361792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2099072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           34829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           17105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           13788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           19244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         299432268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         147055297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          240722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         118538348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         165444732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             730711368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    299432268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    118538348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        417970616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       182931460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       99039873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            281971332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       182931460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        299432268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        147055297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       99280595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        118538348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        165444732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1012682700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       84995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32798                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5405312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2096960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5439680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2099072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    537                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    38                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          356                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1384                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7444323500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.733190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.017739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.823795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12042     40.40%     40.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8581     28.79%     69.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2958      9.92%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1536      5.15%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          950      3.19%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          640      2.15%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          464      1.56%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          347      1.16%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2286      7.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29804                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.361870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.147132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1768     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          102      5.36%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           23      1.21%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.21%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.21%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.208508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.524057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      9.817521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1857     97.53%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23             7      0.37%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             3      0.16%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            15      0.79%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.05%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.05%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.21%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            10      0.53%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1904                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1509036257                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3092623757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  422290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17867.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36617.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       726.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    730.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    281.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    60673                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26742                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63198.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3399498750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       248560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      3795626750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3759036120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5050609200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2051061375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2755788750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17287740600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19077692400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1933632000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1823303520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        162220977360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        162220977360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        167373988605                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        171269643060                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1343380383750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1339963143000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1698006819810                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1702161157290                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           683.669518                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.342182                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               72373                       # Transaction distribution
system.membus.trans_dist::ReadResp              72372                       # Transaction distribution
system.membus.trans_dist::WriteReq               1613                       # Transaction distribution
system.membus.trans_dist::WriteResp              1613                       # Transaction distribution
system.membus.trans_dist::Writeback             21278                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              678                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             938                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17641                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17641                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        69660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        69660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        45275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        55251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        27582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        27582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        51609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        51655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 227244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2229056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2229056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6334                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1719232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1725566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       882432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       882432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1968896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1969073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7545199                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2203                       # Total snoops (count)
system.membus.snoop_fanout::samples            120358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  120358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              120358                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8103999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           400625463                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11836193                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          328190859                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          173796812                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy          129941153                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy          187493086                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.5                       # Layer utilization (%)
system.iocache.tags.replacements                11548                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11548                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103932                       # Number of tag accesses
system.iocache.tags.data_accesses              103932                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4002233                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4002233                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4002233                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4002233                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4002233                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4002233                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 142936.892857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 142936.892857                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 142936.892857                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 142936.892857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 142936.892857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 142936.892857                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2535733                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2535733                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    800658367                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    800658367                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2535733                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2535733                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2535733                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2535733                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 90561.892857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 90561.892857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69501.594358                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69501.594358                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 90561.892857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 90561.892857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 90561.892857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 90561.892857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 791451                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           621655                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            20332                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              623441                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 233868                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            37.512451                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  70754                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1241                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      504059                       # DTB read hits
system.cpu0.dtb.read_misses                      2573                       # DTB read misses
system.cpu0.dtb.read_acv                           24                       # DTB read access violations
system.cpu0.dtb.read_accesses                  147356                       # DTB read accesses
system.cpu0.dtb.write_hits                     279032                       # DTB write hits
system.cpu0.dtb.write_misses                      629                       # DTB write misses
system.cpu0.dtb.write_acv                          40                       # DTB write access violations
system.cpu0.dtb.write_accesses                  72856                       # DTB write accesses
system.cpu0.dtb.data_hits                      783091                       # DTB hits
system.cpu0.dtb.data_misses                      3202                       # DTB misses
system.cpu0.dtb.data_acv                           64                       # DTB access violations
system.cpu0.dtb.data_accesses                  220212                       # DTB accesses
system.cpu0.itb.fetch_hits                     170674                       # ITB hits
system.cpu0.itb.fetch_misses                     1017                       # ITB misses
system.cpu0.itb.fetch_acv                         252                       # ITB acv
system.cpu0.itb.fetch_accesses                 171691                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         7295715                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1469434                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       3481627                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     791451                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            304622                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      3485972                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  64554                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                1605                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        25283                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         6502                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   479284                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                15184                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           5021155                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.693392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.000164                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 4359724     86.83%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   48423      0.96%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   84104      1.67%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   62161      1.24%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   95420      1.90%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   42661      0.85%     93.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   58333      1.16%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   29102      0.58%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  241227      4.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             5021155                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.108482                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.477215                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1147071                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              3304904                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   474807                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                64960                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 29413                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               53659                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 2906                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               2985958                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 8860                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 29413                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1182224                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1194594                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1836985                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   502918                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               275021                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2861893                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 7733                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 56444                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 15519                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                131914                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            2049923                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              3577211                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3169498                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           407207                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1675105                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  374818                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             69532                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          7688                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   460076                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              523711                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             294658                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           140293                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           72885                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2643515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              94895                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2550051                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2476                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         464233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       239747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         62511                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      5021155                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.507861                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.265520                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            4006535     79.79%     79.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             398666      7.94%     87.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             203713      4.06%     91.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             157615      3.14%     94.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             120932      2.41%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              60285      1.20%     98.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              42026      0.84%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              17259      0.34%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              14124      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        5021155                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   8915     12.79%     12.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     12.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  707      1.01%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  141      0.20%     14.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  180      0.26%     14.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                6930      9.94%     24.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                  204      0.29%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     24.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 32332     46.37%     70.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                20309     29.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              386      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1524797     59.79%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                4113      0.16%     59.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     59.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              92347      3.62%     63.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               6993      0.27%     63.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11677      0.46%     64.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult             50750      1.99%     66.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               3071      0.12%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              532998     20.90%     87.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             282722     11.09%     98.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             40197      1.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2550051                       # Type of FU issued
system.cpu0.iq.rate                          0.349527                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      69719                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.027340                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           9617106                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2809077                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2207650                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             576346                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            396147                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       276260                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2324475                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 294909                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           36824                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        99965                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         2614                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        33438                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3527                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        21572                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 29413                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 968116                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               176970                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2801557                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             8185                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               523711                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              294658                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             71199                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  4676                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               170783                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          2614                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          9285                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        17861                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               27146                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2524016                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               508374                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            26035                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        63147                       # number of nop insts executed
system.cpu0.iew.exec_refs                      788516                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  372711                       # Number of branches executed
system.cpu0.iew.exec_stores                    280142                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.345959                       # Inst execution rate
system.cpu0.iew.wb_sent                       2494833                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2483910                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1327056                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1735886                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.340461                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.764483                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         496775                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          32384                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            25661                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      4937894                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.465889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.470126                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      4169538     84.44%     84.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       329429      6.67%     91.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       137149      2.78%     93.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        75546      1.53%     95.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        48897      0.99%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        30560      0.62%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        16325      0.33%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        19792      0.40%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       110658      2.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      4937894                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2300511                       # Number of instructions committed
system.cpu0.commit.committedOps               2300511                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        684966                       # Number of memory references committed
system.cpu0.commit.loads                       423746                       # Number of loads committed
system.cpu0.commit.membars                      18104                       # Number of memory barriers committed
system.cpu0.commit.branches                    337488                       # Number of branches committed
system.cpu0.commit.fp_insts                    238192                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2068255                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               58138                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        49379      2.15%      2.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1359790     59.11%     61.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3975      0.17%     61.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     61.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         81218      3.53%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          5951      0.26%     65.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9166      0.40%     65.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult        44815      1.95%     67.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2300      0.10%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         441850     19.21%     86.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        261870     11.38%     98.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        40197      1.75%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2300511                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               110658                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     7606448                       # The number of ROB reads
system.cpu0.rob.rob_writes                    5678065                       # The number of ROB writes
system.cpu0.timesIdled                          29163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        2274560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     8204612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    2251518                       # Number of Instructions Simulated
system.cpu0.committedOps                      2251518                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.240354                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.240354                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.308608                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.308608                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 2945677                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1633685                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   334263                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  228650                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                 511134                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 35518                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3426                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3426                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13133                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13133                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8492                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4246                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6511                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   744015                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               223000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5370000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103746293                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8409000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11582807                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            34831                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             440106                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            34831                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.635468                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           993399                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          993399                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       440753                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         440753                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       440753                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          440753                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       440753                       # number of overall hits
system.cpu0.icache.overall_hits::total         440753                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        38531                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        38531                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        38531                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         38531                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        38531                       # number of overall misses
system.cpu0.icache.overall_misses::total        38531                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2113096588                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2113096588                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2113096588                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2113096588                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2113096588                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2113096588                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       479284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       479284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       479284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       479284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       479284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       479284                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.080393                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.080393                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.080393                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.080393                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.080393                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.080393                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54841.467598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54841.467598                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54841.467598                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54841.467598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54841.467598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54841.467598                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3273                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.928571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         3700                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3700                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         3700                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3700                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         3700                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3700                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        34831                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        34831                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        34831                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        34831                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        34831                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        34831                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1836190389                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1836190389                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1836190389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1836190389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1836190389                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1836190389                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.072673                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.072673                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.072673                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.072673                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.072673                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.072673                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52717.130975                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52717.130975                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52717.130975                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52717.130975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52717.130975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52717.130975                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16791                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          973.178771                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             616386                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16791                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.709309                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   973.178771                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.950370                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.950370                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          696                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1424043                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1424043                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       406963                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         406963                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       197425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        197425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         7030                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7030                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         5972                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5972                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       604388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          604388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       604388                       # number of overall hits
system.cpu0.dcache.overall_hits::total         604388                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        29175                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        29175                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        55800                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        55800                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          638                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          638                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        84975                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84975                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        84975                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84975                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1828011072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1828011072                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   3577120208                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3577120208                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     38298998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38298998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       796486                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       796486                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   5405131280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5405131280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   5405131280                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5405131280                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       436138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       436138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       253225                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       253225                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6108                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6108                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       689363                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       689363                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       689363                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       689363                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.066894                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066894                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.220357                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.220357                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.083203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.022266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.022266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.123266                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123266                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.123266                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.123266                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 62656.763393                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62656.763393                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64106.096918                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64106.096918                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 60029.777429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 60029.777429                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5856.514706                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5856.514706                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 63608.488144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63608.488144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 63608.488144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 63608.488144                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       240047                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6824                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8371                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    28.676024                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   117.655172                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9758                       # number of writebacks
system.cpu0.dcache.writebacks::total             9758                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        19515                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19515                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        47785                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        47785                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        67300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        67300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        67300                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        67300                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         9660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9660                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8015                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8015                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        17675                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        17675                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        17675                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        17675                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    622545793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    622545793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    521391192                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    521391192                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     22025252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     22025252                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       350514                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       350514                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1143936985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1143936985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1143936985                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1143936985                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    673116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    673116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    302392000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    302392000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    975508000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    975508000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.022149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.022149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.031652                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031652                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.053078                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.053078                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.022266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.022266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.025640                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025640                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.025640                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025640                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 64445.734265                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64445.734265                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 65051.926638                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65051.926638                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 54116.098280                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54116.098280                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2577.308824                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2577.308824                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 64720.621499                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64720.621499                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 64720.621499                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64720.621499                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 322139                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           259502                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            12567                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              222265                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 162044                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.905766                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  22826                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               453                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      373583                       # DTB read hits
system.cpu1.dtb.read_misses                      2970                       # DTB read misses
system.cpu1.dtb.read_acv                           28                       # DTB read access violations
system.cpu1.dtb.read_accesses                  212769                       # DTB read accesses
system.cpu1.dtb.write_hits                     248714                       # DTB write hits
system.cpu1.dtb.write_misses                     1153                       # DTB write misses
system.cpu1.dtb.write_acv                          62                       # DTB write access violations
system.cpu1.dtb.write_accesses                 124431                       # DTB write accesses
system.cpu1.dtb.data_hits                      622297                       # DTB hits
system.cpu1.dtb.data_misses                      4123                       # DTB misses
system.cpu1.dtb.data_acv                           90                       # DTB access violations
system.cpu1.dtb.data_accesses                  337200                       # DTB accesses
system.cpu1.itb.fetch_hits                     158312                       # ITB hits
system.cpu1.itb.fetch_misses                     2278                       # ITB misses
system.cpu1.itb.fetch_acv                          27                       # ITB acv
system.cpu1.itb.fetch_accesses                 160590                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         2913447                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            676879                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2023343                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     322139                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            184870                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1249384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  36178                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        19                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                 891                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       122546                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          277                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   270328                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 8607                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2068145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.978337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.279701                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1668587     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   31077      1.50%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   51160      2.47%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   41379      2.00%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   72187      3.49%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   27195      1.31%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   27902      1.35%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   15590      0.75%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  133068      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2068145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.110570                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.694484                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  524721                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1177791                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   309973                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                38905                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 16755                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               20204                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1355                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1866941                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3754                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 16755                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  545150                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 400642                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        538255                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   326851                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               240492                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1812488                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1077                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 27661                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 10103                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                164450                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            1240573                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2382284                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         2293242                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            88388                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              1043455                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  197124                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             35272                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          3826                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   256371                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              367932                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             259695                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            43513                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           25396                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1701835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              29592                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1661460                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1755                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         229365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       134333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         19354                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2068145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.803358                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.532140                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1445953     69.92%     69.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             201004      9.72%     79.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             136979      6.62%     86.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             113587      5.49%     91.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              80435      3.89%     95.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              45355      2.19%     97.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              24921      1.20%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              11592      0.56%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8319      0.40%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2068145                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1704      3.81%      3.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  326      0.73%      4.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                 545      1.22%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25148     56.26%     62.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                16976     37.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              802      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               962393     57.92%     57.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.06%     58.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     58.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              19589      1.18%     59.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     59.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                571      0.03%     59.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult             15360      0.92%     60.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                401      0.02%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              387548     23.33%     83.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             252162     15.18%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             21655      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1661460                       # Type of FU issued
system.cpu1.iq.rate                          0.570273                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      44699                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026903                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           5270276                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1878390                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1524871                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             167243                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             83470                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        78664                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1619917                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  85440                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           25790                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        53886                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1112                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        18941                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        32606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 16755                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 122694                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               242922                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1765773                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             6114                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               367932                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              259695                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             23435                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1465                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               240603                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1112                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          6170                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         9469                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               15639                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1646406                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               377791                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            15054                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        34346                       # number of nop insts executed
system.cpu1.iew.exec_refs                      628157                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  228466                       # Number of branches executed
system.cpu1.iew.exec_stores                    250366                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.565106                       # Inst execution rate
system.cpu1.iew.wb_sent                       1610993                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1603535                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   789957                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1046928                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.550391                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.754548                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         238328                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          10238                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            14402                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2026914                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.749942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.806588                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1527032     75.34%     75.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       209982     10.36%     85.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        84561      4.17%     89.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        47716      2.35%     92.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        42181      2.08%     94.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        16610      0.82%     95.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        15733      0.78%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        13148      0.65%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        69951      3.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2026914                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1520068                       # Number of instructions committed
system.cpu1.commit.committedOps               1520068                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        554800                       # Number of memory references committed
system.cpu1.commit.loads                       314046                       # Number of loads committed
system.cpu1.commit.membars                       4985                       # Number of memory barriers committed
system.cpu1.commit.branches                    208518                       # Number of branches committed
system.cpu1.commit.fp_insts                     78176                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1436533                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               16892                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        29298      1.93%      1.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          872223     57.38%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            928      0.06%     59.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     59.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         19486      1.28%     60.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     60.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt           562      0.04%     60.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult        15360      1.01%     61.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           401      0.03%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         319031     20.99%     82.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        241124     15.86%     98.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        21655      1.42%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1520068                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                69951                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     3696254                       # The number of ROB reads
system.cpu1.rob.rob_writes                    3558342                       # The number of ROB writes
system.cpu1.timesIdled                          11300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         845302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    11975102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1491572                       # Number of Instructions Simulated
system.cpu1.committedOps                      1491572                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.953273                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.953273                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.511961                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.511961                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 2142558                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1072231                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    85495                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   59643                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 148755                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 17208                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            13790                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.996132                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             255349                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13790                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.516969                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.996132                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           554447                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          554447                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       254355                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         254355                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       254355                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          254355                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       254355                       # number of overall hits
system.cpu1.icache.overall_hits::total         254355                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        15972                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15972                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        15972                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15972                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        15972                       # number of overall misses
system.cpu1.icache.overall_misses::total        15972                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    880425393                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    880425393                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    880425393                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    880425393                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    880425393                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    880425393                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       270327                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       270327                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       270327                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       270327                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       270327                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       270327                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.059084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.059084                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.059084                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.059084                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.059084                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.059084                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 55123.052404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55123.052404                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 55123.052404                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55123.052404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 55123.052404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55123.052404                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1004                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.058824                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2178                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2178                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2178                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2178                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2178                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2178                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        13794                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13794                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        13794                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13794                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        13794                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13794                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    741318096                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    741318096                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    741318096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    741318096                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    741318096                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    741318096                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.051027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.051027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.051027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.051027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.051027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.051027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53742.068726                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53742.068726                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53742.068726                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53742.068726                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53742.068726                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53742.068726                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            19327                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          849.337528                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             451381                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            19327                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.354944                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   849.337528                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.829431                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.829431                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1143534                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1143534                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       282244                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         282244                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       162958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        162958                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2447                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2447                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2562                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2562                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       445202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          445202                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       445202                       # number of overall hits
system.cpu1.dcache.overall_hits::total         445202                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        35964                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        35964                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        74846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        74846                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          521                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          521                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       110810                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        110810                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       110810                       # number of overall misses
system.cpu1.dcache.overall_misses::total       110810                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2125200779                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2125200779                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4813057984                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4813057984                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     29025498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29025498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       768983                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       768983                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   6938258763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6938258763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   6938258763                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6938258763                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       318208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       318208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       237804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       237804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       556012                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       556012                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       556012                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       556012                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.113020                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.113020                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.314738                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.314738                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.175539                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.175539                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.046875                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046875                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.199294                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.199294                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.199294                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.199294                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 59092.447420                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59092.447420                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 64306.148411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64306.148411                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 55711.128599                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55711.128599                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  6103.039683                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6103.039683                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 62614.012842                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62614.012842                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 62614.012842                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62614.012842                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       328872                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          285                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            11653                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    28.222089                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11520                       # number of writebacks
system.cpu1.dcache.writebacks::total            11520                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        26030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        26030                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        64549                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        64549                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          194                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          194                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        90579                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        90579                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        90579                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        90579                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         9934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9934                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        10297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10297                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          327                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          327                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        20231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        20231                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        20231                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    598809047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    598809047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    680439371                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    680439371                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     15304752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15304752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       362017                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       362017                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1279248418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1279248418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1279248418                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1279248418                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      4629000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      4629000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      4629000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      4629000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.031219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.043300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.110175                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.110175                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.046131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046131                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.036386                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036386                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.036386                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036386                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 60278.744413                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60278.744413                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 66081.321841                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66081.321841                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 46803.522936                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46803.522936                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2919.491935                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2919.491935                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 63232.090258                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63232.090258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 63232.090258                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63232.090258                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      8193                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2651     41.99%     41.99% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     67      1.06%     43.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      8      0.13%     43.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      7      0.11%     43.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3580     56.71%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6313                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2650     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      67      1.25%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       8      0.15%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       7      0.13%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2643     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5375                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6017554500     77.64%     77.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               57858000      0.75%     78.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3904000      0.05%     78.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                6282500      0.08%     78.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1664564000     21.48%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7750163000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999623                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.738268                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.851418                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      2.27%      2.27% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      2.27%      4.55% # number of syscalls executed
system.cpu0.kern.syscall::4                        27     61.36%     65.91% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      2.27%     68.18% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      9.09%     77.27% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      2.27%     79.55% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.27%     81.82% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.27%     84.09% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.27%     86.36% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      4.55%     90.91% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      2.27%     93.18% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      2.27%     95.45% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      2.27%     97.73% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      2.27%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    44                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  132      1.94%      2.04% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.09%      2.13% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5935     87.16%     89.29% # number of callpals executed
system.cpu0.kern.callpal::rdps                    149      2.19%     91.48% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     91.50% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     91.51% # number of callpals executed
system.cpu0.kern.callpal::rti                     296      4.35%     95.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                  85      1.25%     97.11% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%     97.14% # number of callpals executed
system.cpu0.kern.callpal::rdunique                194      2.85%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  6809                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              428                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                213                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                213                      
system.cpu0.kern.mode_good::user                  213                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.497664                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.664587                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        7020107000     94.22%     94.22% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           430899000      5.78%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     132                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3169                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     687     46.64%     46.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      8      0.54%     47.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      7      0.48%     47.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    771     52.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1473                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      685     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       8      0.58%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       7      0.51%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     678     49.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1378                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              7261525000     97.54%     97.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4634000      0.06%     97.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5154500      0.07%     97.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              173143000      2.33%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          7444456500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.997089                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.879377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.935506                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      5.00%      5.00% # number of syscalls executed
system.cpu1.kern.syscall::2                         1      5.00%     10.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     10.00%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::4                         1      5.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     10.00%     35.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.00%     40.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.00%     45.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     15.00%     65.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.00%     70.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     20.00%     95.00% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    20                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.41%      0.41% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  130      7.63%      8.04% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.41%      8.46% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1219     71.58%     80.04% # number of callpals executed
system.cpu1.kern.callpal::rdps                     18      1.06%     81.09% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.06%     81.15% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.06%     81.21% # number of callpals executed
system.cpu1.kern.callpal::rti                     239     14.03%     95.24% # number of callpals executed
system.cpu1.kern.callpal::callsys                  71      4.17%     99.41% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.23%     99.65% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.35%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1703                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              350                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                223                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 19                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                229                      
system.cpu1.kern.mode_good::user                  223                      
system.cpu1.kern.mode_good::idle                    6                      
system.cpu1.kern.mode_switch_good::kernel     0.654286                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.315789                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.773649                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         909253500     12.21%     12.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           505950000      6.80%     19.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          6029253000     80.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     130                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008285                       # Number of seconds simulated
sim_ticks                                  8284825000                       # Number of ticks simulated
final_tick                               2491952613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2664886                       # Simulator instruction rate (inst/s)
host_op_rate                                  2664886                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              169606436                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466412                       # Number of bytes of host memory used
host_seconds                                    48.85                       # Real time elapsed on the host
sim_insts                                   130172570                       # Number of instructions simulated
sim_ops                                     130172570                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2596672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2359360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         591232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         821888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6370944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2596672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       591232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3187904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1769472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2473984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           40573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           36865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            9238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           12842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38656                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         313425087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         284780910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          216299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          71363245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          99204027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768989568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    313425087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     71363245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        384788333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       213579889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       85036437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298616326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       213579889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        313425087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        284780910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       85252736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         71363245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         99204027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1067605894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       99545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38656                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6315136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2469376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6370880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2473984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    871                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    77                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1162                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2260                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8284745000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38656                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   55277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     42                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        32164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.078473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.477445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.755448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12553     39.03%     39.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8799     27.36%     66.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3185      9.90%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1656      5.15%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1304      4.05%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          695      2.16%     87.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          480      1.49%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          451      1.40%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3041      9.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        32164                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.475771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.690723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2116     93.22%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          119      5.24%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           19      0.84%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.31%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.997357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.480280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.572815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          2219     97.75%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            10      0.44%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5      0.22%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            14      0.62%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.04%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.04%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.04%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.04%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.04%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.09%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            10      0.44%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2270                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1586888739                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3437026239                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  493370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16082.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34832.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       762.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       298.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    73294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59947.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3126351000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       276640000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      4881530500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3875634000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5177118240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2114681250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2824816500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17672358600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19462677000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2069342640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1937500560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        162762085200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        162762085200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        170760631635                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        174628534500                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1345380357000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1341987459750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1704635090325                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1708780191750                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           684.056523                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.719919                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               88396                       # Transaction distribution
system.membus.trans_dist::ReadResp              88396                       # Transaction distribution
system.membus.trans_dist::WriteReq               1615                       # Transaction distribution
system.membus.trans_dist::WriteResp              1615                       # Transaction distribution
system.membus.trans_dist::Writeback             27648                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1623                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            454                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2077                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18163                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18163                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        81149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        81149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        97517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       107603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        18483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        18483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        36323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        36395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 265702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2596672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2596672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6343                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3680704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      3687047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       591232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       591232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1270016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1270297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8851552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4465                       # Total snoops (count)
system.membus.snoop_fanout::samples            143843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  143843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              143843                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8305998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           476801460                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11327942                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          382467105                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy          368630624                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy           87106180                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy          138244657                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.7                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99404                       # Number of tag accesses
system.iocache.tags.data_accesses               99404                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           10                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           10                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4243484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4243484                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4243484                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4243484                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4243484                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4243484                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11018                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11018                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000908                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000908                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       151553                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       151553                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       151553                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       151553                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       151553                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       151553                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2772484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2772484                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    762639678                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    762639678                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2772484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2772484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2772484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2772484                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999092                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999092                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 99017.285714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 99017.285714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69280.494004                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69280.494004                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 99017.285714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 99017.285714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 99017.285714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 99017.285714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                1547503                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1279227                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            48140                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1274489                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 802593                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            62.973709                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 118370                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1318                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1638377                       # DTB read hits
system.cpu0.dtb.read_misses                      4304                       # DTB read misses
system.cpu0.dtb.read_acv                           26                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1218970                       # DTB read accesses
system.cpu0.dtb.write_hits                     852095                       # DTB write hits
system.cpu0.dtb.write_misses                     1499                       # DTB write misses
system.cpu0.dtb.write_acv                          54                       # DTB write access violations
system.cpu0.dtb.write_accesses                 559877                       # DTB write accesses
system.cpu0.dtb.data_hits                     2490472                       # DTB hits
system.cpu0.dtb.data_misses                      5803                       # DTB misses
system.cpu0.dtb.data_acv                           80                       # DTB access violations
system.cpu0.dtb.data_accesses                 1778847                       # DTB accesses
system.cpu0.itb.fetch_hits                    1106062                       # ITB hits
system.cpu0.itb.fetch_misses                     1446                       # ITB misses
system.cpu0.itb.fetch_acv                         233                       # ITB acv
system.cpu0.itb.fetch_accesses                1107508                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        11278849                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2636817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       9740715                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1547503                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            920963                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      5921365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 124848                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                1857                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        41143                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         6383                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1472756                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                22101                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           8670061                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.123489                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.340971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6759868     77.97%     77.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   87306      1.01%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  188868      2.18%     81.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  136674      1.58%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  494105      5.70%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   84480      0.97%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  407164      4.70%     94.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   68921      0.79%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  442675      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             8670061                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.137204                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.863627                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2013559                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              5014835                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1327956                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               254611                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 59100                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               97427                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 3373                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               8945029                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 9846                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 59100                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2137838                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1679812                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       2107113                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1449417                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1236781                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8680503                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                18504                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                115068                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                770737                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                225008                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            6464407                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             11476212                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         9351622                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          2123596                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5753659                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  710740                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             86516                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9453                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1629178                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1696404                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             892317                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           590750                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          485954                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8143230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             107425                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  7941062                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3482                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         747261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       457265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         70225                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      8670061                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.915918                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.483693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5455251     62.92%     62.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1044887     12.05%     74.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             786327      9.07%     84.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             680616      7.85%     91.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             426306      4.92%     96.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             153099      1.77%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              75463      0.87%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              26720      0.31%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              21392      0.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        8670061                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  10312     11.45%     11.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     11.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    3      0.00%     11.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               13713     15.23%     26.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                 1592      1.77%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 35967     39.95%     68.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28436     31.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             1029      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4495895     56.62%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               52666      0.66%     57.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     57.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             410789      5.17%     62.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 49      0.00%     62.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              17317      0.22%     62.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            355936      4.48%     67.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv              20963      0.26%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 1      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1679137     21.14%     88.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             857373     10.80%     99.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             49907      0.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               7941062                       # Type of FU issued
system.cpu0.iq.rate                          0.704067                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      90023                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011336                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          20629660                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          6784562                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      5835155                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            4016029                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           2216491                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      1964256                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               6014014                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                2016042                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          137971                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       178552                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3195                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        56815                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3612                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        29609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 59100                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1097741                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               495083                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8457543                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            12940                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1696404                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              892317                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             80947                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  6168                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               486352                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3195                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         41937                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        21859                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               63796                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              7879047                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1644890                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            62014                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       206888                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2499183                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1000079                       # Number of branches executed
system.cpu0.iew.exec_stores                    854293                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.698568                       # Inst execution rate
system.cpu0.iew.wb_sent                       7821697                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      7799411                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  4200411                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  4887696                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.691508                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.859385                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         777252                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          37200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            54288                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      8535239                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.898696                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.011102                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      6428261     75.31%     75.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       728969      8.54%     83.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       182086      2.13%     85.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       112173      1.31%     87.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       320653      3.76%     91.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       353905      4.15%     95.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        26303      0.31%     95.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        32146      0.38%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       350743      4.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      8535239                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             7670581                       # Number of instructions committed
system.cpu0.commit.committedOps               7670581                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2353354                       # Number of memory references committed
system.cpu0.commit.loads                      1517852                       # Number of loads committed
system.cpu0.commit.membars                      20594                       # Number of memory barriers committed
system.cpu0.commit.branches                    950168                       # Number of branches committed
system.cpu0.commit.fp_insts                   1957200                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  6641713                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              104550                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       193488      2.52%      2.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4200419     54.76%     57.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          52152      0.68%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        410658      5.35%     63.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            36      0.00%     63.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         17292      0.23%     63.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       351040      4.58%     68.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv         20924      0.27%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            1      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1538446     20.06%     88.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        836220     10.90%     99.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        49905      0.65%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          7670581                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               350743                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    16606328                       # The number of ROB reads
system.cpu0.rob.rob_writes                   17030871                       # The number of ROB writes
system.cpu0.timesIdled                          33982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        2608788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     5808881                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    7478122                       # Number of Instructions Simulated
system.cpu0.committedOps                      7478122                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.508246                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.508246                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.663022                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.663022                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 8795315                       # number of integer regfile reads
system.cpu0.int_regfile_writes                4446449                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  1937597                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 1578485                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                2854205                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 43871                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3491                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3491                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12613                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12623                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4354                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   711360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               262000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              294000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5495000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99149104                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8541000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11073058                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            40572                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.995145                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1408463                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            40572                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.715148                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.995145                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2986088                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2986088                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1427584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1427584                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1427584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1427584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1427584                       # number of overall hits
system.cpu0.icache.overall_hits::total        1427584                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        45172                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        45172                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        45172                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         45172                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        45172                       # number of overall misses
system.cpu0.icache.overall_misses::total        45172                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2451485081                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2451485081                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2451485081                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2451485081                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2451485081                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2451485081                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1472756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1472756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1472756                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1472756                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1472756                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1472756                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.030672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030672                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.030672                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030672                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.030672                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030672                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54270.014190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54270.014190                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54270.014190                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54270.014190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54270.014190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54270.014190                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1355                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.852941                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         4596                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4596                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         4596                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4596                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         4596                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4596                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        40576                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        40576                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        40576                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        40576                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        40576                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        40576                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   2121501395                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2121501395                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   2121501395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2121501395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   2121501395                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2121501395                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.027551                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027551                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.027551                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027551                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.027551                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027551                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52284.636115                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52284.636115                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52284.636115                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52284.636115                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52284.636115                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52284.636115                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            37061                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          990.687182                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2129837                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            37061                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            57.468417                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   990.687182                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.967468                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967468                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          869                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4649251                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4649251                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1394037                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1394037                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       710715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710715                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8203                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7134                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7134                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2104752                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2104752                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2104752                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2104752                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        68749                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        68749                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       115366                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       115366                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          852                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          852                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          256                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       184115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184115                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       184115                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184115                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   3685039553                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3685039553                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   7232808917                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7232808917                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     47593250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47593250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1445470                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1445470                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  10917848470                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10917848470                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  10917848470                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10917848470                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1462786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       826081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       826081                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7390                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7390                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2288867                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2288867                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2288867                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2288867                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.046999                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046999                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.139655                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.139655                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.094092                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.094092                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.034641                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034641                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.080439                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080439                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.080439                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080439                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53601.354972                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53601.354972                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 62694.458653                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62694.458653                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 55860.622066                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 55860.622066                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5646.367188                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5646.367188                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 59299.071070                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59299.071070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 59299.071070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59299.071070                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       440239                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6623                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            16243                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             61                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.103306                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   108.573770                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20646                       # number of writebacks
system.cpu0.dcache.writebacks::total            20646                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        45874                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        45874                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        99490                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        99490                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          308                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          308                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       145364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       145364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       145364                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       145364                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        22875                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        22875                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        15876                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15876                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          544                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          544                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          254                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          254                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        38751                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38751                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        38751                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38751                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1250174804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1250174804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1013757298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1013757298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     25858000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     25858000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       619030                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       619030                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2263932102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2263932102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2263932102                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2263932102                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    686922500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    686922500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    301252000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    301252000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    988174500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    988174500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.015638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.019218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.060077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.060077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.034371                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034371                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016930                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016930                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016930                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016930                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 54652.450448                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54652.450448                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 63854.705089                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63854.705089                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 47533.088235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47533.088235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2437.125984                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2437.125984                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58422.546567                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58422.546567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58422.546567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58422.546567                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 684650                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           642511                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            29769                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              576915                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 538109                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.273532                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  15769                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               348                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1003322                       # DTB read hits
system.cpu1.dtb.read_misses                      1973                       # DTB read misses
system.cpu1.dtb.read_acv                           26                       # DTB read access violations
system.cpu1.dtb.read_accesses                  895959                       # DTB read accesses
system.cpu1.dtb.write_hits                     474074                       # DTB write hits
system.cpu1.dtb.write_misses                      328                       # DTB write misses
system.cpu1.dtb.write_acv                          52                       # DTB write access violations
system.cpu1.dtb.write_accesses                 418673                       # DTB write accesses
system.cpu1.dtb.data_hits                     1477396                       # DTB hits
system.cpu1.dtb.data_misses                      2301                       # DTB misses
system.cpu1.dtb.data_acv                           78                       # DTB access violations
system.cpu1.dtb.data_accesses                 1314632                       # DTB accesses
system.cpu1.itb.fetch_hits                     793014                       # ITB hits
system.cpu1.itb.fetch_misses                     1830                       # ITB misses
system.cpu1.itb.fetch_acv                          27                       # ITB acv
system.cpu1.itb.fetch_accesses                 794844                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         3810299                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1128621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       5649744                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     684650                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            553878                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1959941                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  67102                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        16                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                 961                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       105750                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          475                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                   856881                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 9086                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           3229315                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.749518                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.622340                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2100965     65.06%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   26145      0.81%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  107808      3.34%     69.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   33048      1.02%     70.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  374844     11.61%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   56489      1.75%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  351170     10.87%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   10770      0.33%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  168076      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             3229315                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.179684                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.482756                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  847979                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1398359                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   785757                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               164585                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 32635                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               13411                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  930                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               5356472                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2706                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 32635                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  926293                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 290592                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        363426                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   864739                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               751630                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               5214588                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                17166                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 31790                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                592695                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 67715                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            4036507                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              7189849                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         5243902                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          1945446                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              3602720                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  433789                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             23954                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          2391                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   966903                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1037930                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             499077                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           381726                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          360337                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   4982373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              20858                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  4856559                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              865                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         385357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       267857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         13662                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      3229315                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.503898                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.686200                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1317399     40.79%     40.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             564658     17.49%     58.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             514510     15.93%     74.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             381616     11.82%     86.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             268427      8.31%     94.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             100583      3.11%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              48308      1.50%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              18950      0.59%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              14864      0.46%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        3229315                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1341      3.55%      3.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      3.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      3.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               12973     34.35%     37.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                  324      0.86%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     38.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 14021     37.13%     75.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 9103     24.11%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              542      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2631584     54.19%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 794      0.02%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             364932      7.51%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                844      0.02%     61.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            344872      7.10%     68.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               4370      0.09%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1017987     20.96%     89.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             475930      9.80%     99.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             14704      0.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               4856559                       # Type of FU issued
system.cpu1.iq.rate                          1.274587                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      37762                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007775                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           9354133                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3372328                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2996861                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            3626928                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           2017031                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      1771969                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               3073462                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                1820317                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           18217                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        96685                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          797                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        30556                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        15639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 32635                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  69726                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               190968                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            5039256                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             7105                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1037930                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              499077                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             16544                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   426                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               189868                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           797                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         32923                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         6286                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               39209                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              4816181                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1006154                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            40379                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        36025                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1480933                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  560073                       # Number of branches executed
system.cpu1.iew.exec_stores                    474779                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.263990                       # Inst execution rate
system.cpu1.iew.wb_sent                       4780064                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      4768830                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2537363                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2839087                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.251563                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.893725                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         395509                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           7196                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            31176                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      3161335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.468101                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.353937                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1915704     60.60%     60.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       408982     12.94%     73.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        59470      1.88%     75.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        27347      0.87%     76.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       266908      8.44%     84.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       288875      9.14%     93.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        12120      0.38%     94.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         8964      0.28%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       172965      5.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      3161335                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4641158                       # Number of instructions committed
system.cpu1.commit.committedOps               4641158                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1409766                       # Number of memory references committed
system.cpu1.commit.loads                       941245                       # Number of loads committed
system.cpu1.commit.membars                       3400                       # Number of memory barriers committed
system.cpu1.commit.branches                    540046                       # Number of branches committed
system.cpu1.commit.fp_insts                   1765349                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3887308                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               12059                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        31426      0.68%      0.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2470720     53.23%     53.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            748      0.02%     53.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     53.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        364895      7.86%     61.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt           837      0.02%     61.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       339968      7.33%     69.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          4367      0.09%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         944645     20.35%     89.58% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        468848     10.10%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        14704      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4641158                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               172965                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     8013913                       # The number of ROB reads
system.cpu1.rob.rob_writes                   10141442                       # The number of ROB writes
system.cpu1.timesIdled                           7583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         580984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    11627544                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    4610274                       # Number of Instructions Simulated
system.cpu1.committedOps                      4610274                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.826480                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.826480                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.209951                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.209951                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 4918496                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2312933                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  1763391                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 1432118                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                2562375                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 11582                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             9238                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.420808                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             860872                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9238                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            93.188136                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   510.420808                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.996916                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996916                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1723008                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1723008                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       846280                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         846280                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       846280                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          846280                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       846280                       # number of overall hits
system.cpu1.icache.overall_hits::total         846280                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10601                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10601                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10601                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10601                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10601                       # number of overall misses
system.cpu1.icache.overall_misses::total        10601                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    586038175                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    586038175                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    586038175                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    586038175                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    586038175                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    586038175                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       856881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       856881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       856881                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       856881                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       856881                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       856881                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.012372                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012372                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.012372                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012372                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.012372                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012372                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 55281.405056                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55281.405056                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 55281.405056                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55281.405056                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 55281.405056                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55281.405056                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          487                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.583333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         1356                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1356                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         1356                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1356                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         1356                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1356                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         9245                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9245                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         9245                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9245                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         9245                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9245                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    499003820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    499003820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    499003820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    499003820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    499003820                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    499003820                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.010789                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010789                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.010789                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010789                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.010789                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010789                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53975.534884                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53975.534884                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53975.534884                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53975.534884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53975.534884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53975.534884                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            13409                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          890.784673                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1375302                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            13409                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           102.565590                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   890.784673                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.869907                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.869907                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          907                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          868                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.885742                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2895323                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2895323                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       941381                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         941381                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       444678                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        444678                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1376                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1386059                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1386059                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1386059                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1386059                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        28931                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28931                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        22029                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        22029                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          408                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          408                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          200                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        50960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         50960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        50960                       # number of overall misses
system.cpu1.dcache.overall_misses::total        50960                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1567430751                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1567430751                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1365152486                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1365152486                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     18520749                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     18520749                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1116972                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1116972                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2932583237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2932583237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2932583237                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2932583237                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       970312                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       970312                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       466707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       466707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1437019                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1437019                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1437019                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1437019                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029816                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029816                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.047201                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.047201                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.232214                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.232214                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.126904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.126904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.035462                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035462                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035462                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035462                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54178.243096                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54178.243096                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 61970.697081                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61970.697081                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 45393.992647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45393.992647                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5584.860000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5584.860000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 57546.766817                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57546.766817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 57546.766817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57546.766817                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       115715                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3779                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.620535                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7002                       # number of writebacks
system.cpu1.dcache.writebacks::total             7002                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        17574                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        17574                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        18127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        18127                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        35701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        35701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35701                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        11357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        11357                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         3902                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3902                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          312                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          312                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          200                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          200                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        15259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        15259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        15259                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        15259                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    566158292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    566158292                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    204823910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    204823910                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     11344250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11344250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       463028                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       463028                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    770982202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    770982202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    770982202                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    770982202                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      7242500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      7242500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      7242500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7242500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011704                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011704                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.008361                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008361                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.177575                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.177575                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.126904                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.126904                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010619                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010619                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010619                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010619                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 49851.042705                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49851.042705                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 52492.032291                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52492.032291                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 36359.775641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36359.775641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2315.140000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2315.140000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 50526.391113                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50526.391113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 50526.391113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50526.391113                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      67                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9472                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2956     43.27%     43.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     58      0.85%     44.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      8      0.12%     44.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     13      0.19%     44.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3796     55.57%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6831                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2953     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      58      0.97%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       8      0.13%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      13      0.22%     50.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2940     49.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5972                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6762407000     79.16%     79.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               50219000      0.59%     79.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                5133000      0.06%     79.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               10321000      0.12%     79.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1714312500     20.07%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          8542392500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998985                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.774499                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.874250                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.89%      1.89% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      3.77%      5.66% # number of syscalls executed
system.cpu0.kern.syscall::4                        23     43.40%     49.06% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      3.77%     52.83% # number of syscalls executed
system.cpu0.kern.syscall::17                        6     11.32%     64.15% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.89%     66.04% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.89%     67.92% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.66%     73.58% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.89%     75.47% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.89%     77.36% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.89%     79.25% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     11.32%     90.57% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.77%     94.34% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.89%     96.23% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.89%     98.11% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.89%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    53                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   14      0.19%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  191      2.55%      2.74% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.08%      2.82% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6300     84.25%     87.07% # number of callpals executed
system.cpu0.kern.callpal::rdps                    139      1.86%     88.93% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.03%     88.95% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     88.97% # number of callpals executed
system.cpu0.kern.callpal::rti                     452      6.04%     95.01% # number of callpals executed
system.cpu0.kern.callpal::callsys                 154      2.06%     97.07% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.05%     97.12% # number of callpals executed
system.cpu0.kern.callpal::rdunique                214      2.86%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7478                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              642                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                372                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                371                      
system.cpu0.kern.mode_good::user                  372                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.577882                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.732742                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        7079931500     78.44%     78.44% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1945588000     21.56%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     191                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2323                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     557     44.92%     44.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      8      0.65%     45.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     14      1.13%     46.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    661     53.31%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1240                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      557     49.64%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       8      0.71%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      14      1.25%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     543     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1122                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              7515469500     97.34%     97.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4476000      0.06%     97.40% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               11212500      0.15%     97.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              189308000      2.45%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          7720466000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.821483                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.904839                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     12.50%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     12.50%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     12.50%     87.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     12.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   13      0.88%      0.88% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   94      6.40%      7.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       6      0.41%      7.69% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1016     69.16%     76.86% # number of callpals executed
system.cpu1.kern.callpal::rdps                     19      1.29%     78.15% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     78.22% # number of callpals executed
system.cpu1.kern.callpal::rti                     202     13.75%     91.97% # number of callpals executed
system.cpu1.kern.callpal::callsys                 111      7.56%     99.52% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.07%     99.59% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.41%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1469                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              264                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                182                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 33                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                195                      
system.cpu1.kern.mode_good::user                  182                      
system.cpu1.kern.mode_good::idle                   13                      
system.cpu1.kern.mode_switch_good::kernel     0.738636                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.393939                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.814196                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         512877500      6.70%      6.70% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          1336851500     17.48%     24.18% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          5799738000     75.82%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      94                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046898                       # Number of seconds simulated
sim_ticks                                 46897756000                       # Number of ticks simulated
final_tick                               2538850369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 431882                       # Simulator instruction rate (inst/s)
host_op_rate                                   431882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              109085037                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467436                       # Number of bytes of host memory used
host_seconds                                   429.92                       # Real time elapsed on the host
sim_insts                                   185674491                       # Number of instructions simulated
sim_ops                                     185674491                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2655552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       15914496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1377856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       14547264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34497088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2655552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1377856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4033408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     20370624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21071040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           41493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          248664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           21529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          227301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              539017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        318291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             329235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          56624287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         339344509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           40940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          29379998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         310191046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735580781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     56624287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     29379998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86004286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       434362446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       14934958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            449297403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       434362446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         56624287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        339344509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       14975898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         29379998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        310191046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1184878185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      539018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     329235                       # Number of write requests accepted
system.mem_ctrls.readBursts                    539018                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   329235                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               33852736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  644416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21029120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34497152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21071040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10069                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   656                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1193                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17097                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   46897836000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                539018                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               329235                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  267875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  169429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       491123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.748853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.875081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.569337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       390799     79.57%     79.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68983     14.05%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9805      2.00%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3705      0.75%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2594      0.53%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1674      0.34%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1505      0.31%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1250      0.25%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10808      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       491123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.892222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.489052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        19660     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.704626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.614444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.976973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         19069     96.94%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           564      2.87%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             7      0.04%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             9      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             7      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19670                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  14522717992                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             24440511742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2644745000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27455.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46205.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       721.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       448.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    449.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   233620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132788                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      54014.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    14493563250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1565980000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     30837080250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5698531440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7066989720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3109317750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3855996375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19699430400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21561267000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3129840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3006110880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        165825142080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        165825142080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        192372832575                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        196242784020                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1354560260250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1351165566000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1744395354495                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1748723856075                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           687.081645                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           688.786553                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              253317                       # Transaction distribution
system.membus.trans_dist::ReadResp             253316                       # Transaction distribution
system.membus.trans_dist::WriteReq               1588                       # Transaction distribution
system.membus.trans_dist::WriteResp              1588                       # Transaction distribution
system.membus.trans_dist::Writeback            318291                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2806                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2510                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5316                       # Transaction distribution
system.membus.trans_dist::ReadExReq            295036                       # Transaction distribution
system.membus.trans_dist::ReadExResp           295036                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        83013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        83013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         8608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       671098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       679706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        43072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        43072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       611931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       612491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1440230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2655552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2655552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6030                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     26587904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     26593934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1377856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1377856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     24244480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     24245328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55575006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10462                       # Total snoops (count)
system.membus.snoop_fanout::samples            879916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  879916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              879916                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7555498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3673988858                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11287433                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          391295109                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2362412671                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          203254002                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2153614982                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              4.6                       # Layer utilization (%)
system.iocache.tags.replacements                10974                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10974                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98766                       # Number of tag accesses
system.iocache.tags.data_accesses               98766                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           30                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               30                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           30                       # number of demand (read+write) misses
system.iocache.demand_misses::total                30                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           30                       # number of overall misses
system.iocache.overall_misses::total               30                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4872732                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4872732                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4872732                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4872732                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4872732                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4872732                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           30                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             30                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           30                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              30                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           30                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             30                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 162424.400000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 162424.400000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 162424.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 162424.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 162424.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 162424.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           30                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           30                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           30                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3301232                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3301232                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    749939199                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    749939199                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3301232                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3301232                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3301232                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3301232                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 110041.066667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 110041.066667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 68525.146107                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 68525.146107                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 110041.066667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 110041.066667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 110041.066667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 110041.066667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                8046782                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          7826625                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            30911                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             3427553                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                2320259                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            67.694329                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  84450                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1596                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    11229666                       # DTB read hits
system.cpu0.dtb.read_misses                    111415                       # DTB read misses
system.cpu0.dtb.read_acv                            6                       # DTB read access violations
system.cpu0.dtb.read_accesses                10762287                       # DTB read accesses
system.cpu0.dtb.write_hits                    2549780                       # DTB write hits
system.cpu0.dtb.write_misses                   654163                       # DTB write misses
system.cpu0.dtb.write_acv                          55                       # DTB write access violations
system.cpu0.dtb.write_accesses                2570798                       # DTB write accesses
system.cpu0.dtb.data_hits                    13779446                       # DTB hits
system.cpu0.dtb.data_misses                    765578                       # DTB misses
system.cpu0.dtb.data_acv                           61                       # DTB access violations
system.cpu0.dtb.data_accesses                13333085                       # DTB accesses
system.cpu0.itb.fetch_hits                    5482255                       # ITB hits
system.cpu0.itb.fetch_misses                    12622                       # ITB misses
system.cpu0.itb.fetch_acv                         277                       # ITB acv
system.cpu0.itb.fetch_accesses                5494877                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        88969920                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           7755490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      67068350                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8046782                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           2404709                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     76349660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 973186                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       334                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                6213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1638088                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         2636                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  5994092                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                20478                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          86239094                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.777702                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.215981                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                75314478     87.33%     87.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  356417      0.41%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  645034      0.75%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1856016      2.15%     90.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  494604      0.57%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  561476      0.65%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  325388      0.38%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  369755      0.43%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 6315926      7.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            86239094                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.090444                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.753832                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 5744703                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             72405784                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  4558012                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3047481                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                483114                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               60538                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 3524                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              52024339                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                10072                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                483114                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 6507056                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               21532516                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      19625294                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5880664                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             32210450                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              49823511                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 4906                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               9463463                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              18243665                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                737470                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           38547303                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             64135130                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        42483781                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         21650401                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             24665345                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                13881964                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           2762183                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         13949                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 20681074                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            11548226                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3576068                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1239523                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          746232                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  45452023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            2010456                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 44250178                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             7704                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       18592016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      3784471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       1964222                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     86239094                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.513110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.182392                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           63190788     73.27%     73.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13623287     15.80%     89.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4964819      5.76%     94.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1836561      2.13%     96.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             597229      0.69%     97.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             737868      0.86%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             388282      0.45%     98.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             422458      0.49%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             477802      0.55%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       86239094                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  14554      4.12%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   4      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                   12      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                276949     78.42%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                61658     17.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              518      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14932112     33.74%     33.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5393      0.01%     33.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     33.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            6425008     14.52%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 29      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                107      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6030145     13.63%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                248      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11396738     25.76%     87.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3212225      7.26%     94.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess           2247655      5.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              44250178                       # Type of FU issued
system.cpu0.iq.rate                          0.497361                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     353177                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007981                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         149653475                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         53315899                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     30443621                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           25446856                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          12743215                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12722716                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              31879035                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               12723802                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           54548                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      6826305                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         4732                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1922930                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3218                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        58666                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                483114                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                7581525                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              3438650                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           48053777                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            11497                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             11548226                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             3576068                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           1980498                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                697157                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1594288                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          4732                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         15753                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       244896                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              260649                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             44163375                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             11362742                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            86803                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       591298                       # number of nop insts executed
system.cpu0.iew.exec_refs                    14567260                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2308391                       # Number of branches executed
system.cpu0.iew.exec_stores                   3204518                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.496385                       # Inst execution rate
system.cpu0.iew.wb_sent                      43993803                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     43166337                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 32270502                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 39010252                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.485179                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.827231                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts       15724545                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          46234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           257819                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     83942761                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.350277                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.944311                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     65957540     78.57%     78.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12777026     15.22%     93.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3380190      4.03%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       307573      0.37%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       392227      0.47%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       253686      0.30%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       427712      0.51%     99.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        34933      0.04%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       411874      0.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     83942761                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            29403258                       # Number of instructions committed
system.cpu0.commit.committedOps              29403258                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       6375059                       # Number of memory references committed
system.cpu0.commit.loads                      4721921                       # Number of loads committed
system.cpu0.commit.membars                      23277                       # Number of memory barriers committed
system.cpu0.commit.branches                   1437224                       # Number of branches committed
system.cpu0.commit.fp_insts                  12720596                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 16101579                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               66151                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       563096      1.92%      1.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         7734027     26.30%     28.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           5060      0.02%     28.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     28.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       6424136     21.85%     50.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            21      0.00%     50.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            92      0.00%     50.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6029325     20.51%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           248      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4745198     16.14%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1654401      5.63%     92.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess      2247654      7.64%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29403258                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               411874                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   125788165                       # The number of ROB reads
system.cpu0.rob.rob_writes                   92552603                       # The number of ROB writes
system.cpu0.timesIdled                          35523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        2730826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     4825592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   28840680                       # Number of Instructions Simulated
system.cpu0.committedOps                     28840680                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.084876                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.084876                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.324162                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.324162                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                40121543                       # number of integer regfile reads
system.cpu0.int_regfile_writes               24698753                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 21634488                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                12588427                       # number of floating regfile writes
system.cpu0.misc_regfile_reads               14402200                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                940680                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3026                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3026                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12532                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12532                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3694                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   707534                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               440000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                33000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              322000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4675000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98566864                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7580000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11013567                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            41497                       # number of replacements
system.cpu0.icache.tags.tagsinuse          508.801541                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5947575                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            41497                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.325421                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   508.801541                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.993753                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993753                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12029701                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12029701                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      5947657                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        5947657                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      5947657                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         5947657                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      5947657                       # number of overall hits
system.cpu0.icache.overall_hits::total        5947657                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        46434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        46434                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        46434                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         46434                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        46434                       # number of overall misses
system.cpu0.icache.overall_misses::total        46434                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2616862822                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2616862822                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2616862822                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2616862822                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2616862822                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2616862822                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      5994091                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5994091                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      5994091                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5994091                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      5994091                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5994091                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007747                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007747                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007747                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007747                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007747                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007747                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56356.609855                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56356.609855                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56356.609855                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56356.609855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56356.609855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56356.609855                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2053                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.026316                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         4914                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4914                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         4914                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4914                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         4914                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4914                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        41520                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        41520                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        41520                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        41520                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        41520                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        41520                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   2261118140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2261118140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   2261118140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2261118140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   2261118140                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2261118140                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.006927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.006927                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006927                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.006927                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006927                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54458.529383                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54458.529383                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54458.529383                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54458.529383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54458.529383                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54458.529383                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           249264                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1015.302022                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11984696                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           249264                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            48.080332                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1015.302022                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.991506                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991506                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          877                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25852529                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25852529                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     10818876                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10818876                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1139524                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1139524                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        11310                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        11310                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         9350                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9350                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     11958400                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11958400                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     11958400                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11958400                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       316647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       316647                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       500919                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       500919                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2320                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2320                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1315                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1315                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       817566                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        817566                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       817566                       # number of overall misses
system.cpu0.dcache.overall_misses::total       817566                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  17784717765                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17784717765                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  37248371293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  37248371293                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     87753481                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     87753481                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      8305920                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8305920                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  55033089058                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  55033089058                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  55033089058                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  55033089058                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11135523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11135523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1640443                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1640443                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        13630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        13630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        10665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        10665                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     12775966                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12775966                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     12775966                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12775966                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.028436                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028436                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.305356                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.305356                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.170213                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.170213                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.123301                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.123301                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.063992                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063992                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.063992                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063992                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56165.754815                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56165.754815                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 74360.068780                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74360.068780                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 37824.776293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37824.776293                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  6316.288973                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6316.288973                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 67313.328903                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67313.328903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 67313.328903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67313.328903                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1745740                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11470                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            52021                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             90                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    33.558371                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   127.444444                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       166772                       # number of writebacks
system.cpu0.dcache.writebacks::total           166772                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       220714                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       220714                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       344953                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       344953                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          600                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          600                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       565667                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       565667                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       565667                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       565667                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        95933                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95933                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       155966                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155966                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1720                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1720                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1314                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1314                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       251899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       251899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       251899                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       251899                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5720585968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5720585968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  11509547442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11509547442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     46279510                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     46279510                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      4209080                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4209080                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  17230133410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17230133410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  17230133410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17230133410                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    585333500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    585333500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    265139000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    265139000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    850472500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    850472500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.095076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.095076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.126192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.126192                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.123207                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.123207                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.019717                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019717                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.019717                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019717                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 59631.054674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59631.054674                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 73795.233846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73795.233846                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 26906.691860                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26906.691860                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3203.257230                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3203.257230                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 68400.959948                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68400.959948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 68400.959948                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68400.959948                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                7570415                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          7500005                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            12136                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2408858                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2091030                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.805864                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  22079                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               612                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    10730177                       # DTB read hits
system.cpu1.dtb.read_misses                    106404                       # DTB read misses
system.cpu1.dtb.read_acv                           45                       # DTB read access violations
system.cpu1.dtb.read_accesses                10568311                       # DTB read accesses
system.cpu1.dtb.write_hits                    2199475                       # DTB write hits
system.cpu1.dtb.write_misses                   642253                       # DTB write misses
system.cpu1.dtb.write_acv                          37                       # DTB write access violations
system.cpu1.dtb.write_accesses                2432903                       # DTB write accesses
system.cpu1.dtb.data_hits                    12929652                       # DTB hits
system.cpu1.dtb.data_misses                    748657                       # DTB misses
system.cpu1.dtb.data_acv                           82                       # DTB access violations
system.cpu1.dtb.data_accesses                13001214                       # DTB accesses
system.cpu1.itb.fetch_hits                    5344131                       # ITB hits
system.cpu1.itb.fetch_misses                     3929                       # ITB misses
system.cpu1.itb.fetch_acv                          23                       # ITB acv
system.cpu1.itb.fetch_accesses                5348060                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        83340416                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           6767411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      64231573                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    7570415                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2113109                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     74205093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 917308                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        31                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                5854                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       363300                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         3878                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  5576911                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 8844                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          81804252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.785186                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.232412                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71455617     87.35%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  301958      0.37%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  574580      0.70%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1790728      2.19%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  399151      0.49%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  512541      0.63%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  284690      0.35%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  339074      0.41%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 6145913      7.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            81804252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.090837                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.770713                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4949718                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             69291977                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  4114609                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              2990555                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                457393                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               16542                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1281                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              49300921                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3887                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                457393                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 5682345                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               20207642                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      18124240                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5412191                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             31920441                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              47171702                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  488                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               9404016                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              18196046                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                603123                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           36689473                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             60712302                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        39064074                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         21647686                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             23099773                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13589700                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           2721072                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          6520                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 20304884                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11045371                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3232381                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1439568                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          869510                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  42965317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1939905                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 41784538                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             4636                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       18233276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      3651947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved       1922382                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     81804252                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.510787                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.167491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           59652506     72.92%     72.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           13245652     16.19%     89.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4873324      5.96%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1655417      2.02%     97.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             544970      0.67%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             619517      0.76%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             346248      0.42%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             461910      0.56%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             404708      0.49%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       81804252                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2567      0.87%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   2      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                255937     86.59%     87.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                37054     12.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass               15      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13386978     32.04%     32.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2577      0.01%     32.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     32.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            6423853     15.37%     47.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 12      0.00%     47.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6030322     14.43%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  7      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10869803     26.01%     87.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2846821      6.81%     94.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess           2224150      5.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41784538                       # Type of FU issued
system.cpu1.iq.rate                          0.501372                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     295561                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007073                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         140234398                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         50401486                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     28035010                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           25439127                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          12738782                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12718996                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              29360298                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               12719786                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           19123                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      6750338                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1813                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1894581                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        40061                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                457393                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                6660312                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              3088053                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           45457096                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             5414                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11045371                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3232381                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1930574                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                692610                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              1249841                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1813                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          5972                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       230385                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              236357                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             41704681                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10857918                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            79857                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       551874                       # number of nop insts executed
system.cpu1.iew.exec_refs                    13700219                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1951296                       # Number of branches executed
system.cpu1.iew.exec_stores                   2842301                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.500414                       # Inst execution rate
system.cpu1.iew.wb_sent                      41567163                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     40754006                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 30964060                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 37285215                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.489007                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.830465                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       15318940                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          17523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           235178                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     79572362                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.341758                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.901319                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     62323244     78.32%     78.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12458611     15.66%     93.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3256912      4.09%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       242973      0.31%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       330504      0.42%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       226903      0.29%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       407009      0.51%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        15101      0.02%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       311105      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     79572362                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            27194486                       # Number of instructions committed
system.cpu1.commit.committedOps              27194486                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       5632833                       # Number of memory references committed
system.cpu1.commit.loads                      4295033                       # Number of loads committed
system.cpu1.commit.membars                       7628                       # Number of memory barriers committed
system.cpu1.commit.branches                   1111880                       # Number of branches committed
system.cpu1.commit.fp_insts                  12717143                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 13965437                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               15601                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       533260      1.96%      1.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         6341254     23.32%     25.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           2435      0.01%     25.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     25.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       6423014     23.62%     48.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     48.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             8      0.00%     48.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6029506     22.17%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             7      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4302661     15.82%     86.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1338191      4.92%     91.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess      2224150      8.18%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         27194486                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               311105                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                   118905469                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87259091                       # The number of ROB writes
system.cpu1.timesIdled                          18968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        1536164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    10470154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   26661241                       # Number of Instructions Simulated
system.cpu1.committedOps                     26661241                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.125902                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.125902                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.319908                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.319908                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                36837225                       # number of integer regfile reads
system.cpu1.int_regfile_writes               22970501                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 21632095                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                12586494                       # number of floating regfile writes
system.cpu1.misc_regfile_reads               14372047                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                914394                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            21529                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.130689                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5557318                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21529                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           258.131729                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.130689                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.994396                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994396                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11175365                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11175365                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      5553205                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5553205                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      5553205                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5553205                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      5553205                       # number of overall hits
system.cpu1.icache.overall_hits::total        5553205                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        23706                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23706                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        23706                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23706                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        23706                       # number of overall misses
system.cpu1.icache.overall_misses::total        23706                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1428464954                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1428464954                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1428464954                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1428464954                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1428464954                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1428464954                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5576911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5576911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5576911                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5576911                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5576911                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5576911                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004251                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004251                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004251                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004251                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004251                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004251                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60257.527799                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60257.527799                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60257.527799                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60257.527799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60257.527799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60257.527799                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1060                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.789474                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2163                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2163                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2163                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2163                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2163                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2163                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        21543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21543                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        21543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        21543                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21543                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1257324498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1257324498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1257324498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1257324498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1257324498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1257324498                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.003863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.003863                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003863                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.003863                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003863                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 58363.482245                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58363.482245                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 58363.482245                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58363.482245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 58363.482245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58363.482245                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           227007                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1008.412652                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11341542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           227007                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            49.961199                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1008.412652                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.984778                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984778                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          637                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          629                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.622070                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24314051                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24314051                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     10407139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10407139                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       929667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        929667                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         3602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3602                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3608                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3608                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     11336806                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11336806                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     11336806                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11336806                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       292466                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       292466                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       402592                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       402592                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1625                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1625                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1198                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1198                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       695058                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        695058                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       695058                       # number of overall misses
system.cpu1.dcache.overall_misses::total       695058                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  16227846917                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16227846917                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  30973917249                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30973917249                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     47241731                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     47241731                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      7624951                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7624951                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  47201764166                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47201764166                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  47201764166                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47201764166                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     10699605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10699605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1332259                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1332259                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         4806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4806                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     12031864                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12031864                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     12031864                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12031864                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.027334                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027334                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.302187                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.302187                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.310886                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310886                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.249272                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249272                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.057768                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.057768                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.057768                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.057768                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 55486.268206                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55486.268206                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 76936.246247                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76936.246247                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 29071.834462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29071.834462                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  6364.733723                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6364.733723                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 67910.540079                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67910.540079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 67910.540079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67910.540079                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1386069                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3391                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38747                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    35.772292                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   135.640000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       151519                       # number of writebacks
system.cpu1.dcache.writebacks::total           151519                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       204202                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       204202                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       260738                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       260738                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          296                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          296                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       464940                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       464940                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       464940                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       464940                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        88264                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        88264                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       141854                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       141854                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1196                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1196                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       230118                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       230118                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       230118                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       230118                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   5218140781                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5218140781                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  10572600986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10572600986                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     25558259                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     25558259                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      3940049                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3940049                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  15790741767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15790741767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  15790741767                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15790741767                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      6304500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6304500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     35759000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     35759000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     42063500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     42063500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.106476                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.106476                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.254257                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.254257                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.248856                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248856                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.019126                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019126                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.019126                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019126                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59119.695244                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59119.695244                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 74531.567569                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74531.567569                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 19231.195636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19231.195636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3294.355351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3294.355351                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 68620.193844                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68620.193844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 68620.193844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68620.193844                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      43                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    230387                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3866     42.61%     42.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     64      0.71%     43.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     48      0.53%     43.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     10      0.11%     43.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5085     56.05%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                9073                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3864     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      64      0.82%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      48      0.61%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      10      0.13%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3855     49.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7841                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             44897335000     95.73%     95.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               51092500      0.11%     95.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               35553500      0.08%     95.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                9624500      0.02%     95.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1904028500      4.06%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         46897634000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999483                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.758112                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.864212                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.45%      3.45% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.17%      8.62% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     44.83%     53.45% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.72%     55.17% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.62%     63.79% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.45%     67.24% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.72%     68.97% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.17%     74.14% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.72%     75.86% # number of syscalls executed
system.cpu0.kern.syscall::71                        9     15.52%     91.38% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.45%     94.83% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.72%     96.55% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.72%     98.28% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.72%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    58                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   18      0.19%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  137      1.42%      1.61% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.04%      1.65% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 8280     86.05%     87.71% # number of callpals executed
system.cpu0.kern.callpal::rdps                    184      1.91%     89.62% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     89.63% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     89.65% # number of callpals executed
system.cpu0.kern.callpal::rti                     671      6.97%     96.62% # number of callpals executed
system.cpu0.kern.callpal::callsys                 121      1.26%     97.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.03%     97.91% # number of callpals executed
system.cpu0.kern.callpal::rdunique                200      2.08%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9622                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              808                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                587                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                587                      
system.cpu0.kern.mode_good::user                  587                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.726485                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.841577                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        7198564000     15.35%     15.35% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         39699070000     84.65%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     137                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    224303                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1382     42.12%     42.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     48      1.46%     43.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     18      0.55%     44.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1833     55.87%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3281                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1381     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      48      1.71%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      18      0.64%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1363     48.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2810                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             46222245500     98.54%     98.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               35977000      0.08%     98.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               18408500      0.04%     98.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              628654000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         46905285000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999276                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.743590                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.856446                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      9.09%      9.09% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     18.18%     27.27% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     18.18%     45.45% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     18.18%     63.64% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      9.09%     72.73% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     18.18%     90.91% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      9.09%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    11                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   10      0.28%      0.28% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  149      4.14%      4.42% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.25%      4.67% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2715     75.40%     80.06% # number of callpals executed
system.cpu1.kern.callpal::rdps                    147      4.08%     84.14% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.03%     84.17% # number of callpals executed
system.cpu1.kern.callpal::rti                     500     13.89%     98.06% # number of callpals executed
system.cpu1.kern.callpal::callsys                  50      1.39%     99.44% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.08%     99.53% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 17      0.47%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3601                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              608                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                475                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 41                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                492                      
system.cpu1.kern.mode_good::user                  475                      
system.cpu1.kern.mode_good::idle                   17                      
system.cpu1.kern.mode_switch_good::kernel     0.809211                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.414634                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.875445                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2420873000      5.16%      5.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         39198880000     83.58%     88.74% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          5281464000     11.26%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     149                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001056                       # Number of seconds simulated
sim_ticks                                  1056185000                       # Number of ticks simulated
final_tick                               2539906554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               44371248                       # Simulator instruction rate (inst/s)
host_op_rate                                 44371099                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              251384238                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467436                       # Number of bytes of host memory used
host_seconds                                     4.20                       # Real time elapsed on the host
sim_insts                                   186423550                       # Number of instructions simulated
sim_ops                                     186423550                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         313984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         399104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         375616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         735040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1823744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       313984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       375616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        689600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       656576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          656576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            4906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            6236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            5869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           11485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10259                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10259                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         297281253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         377873195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         355634666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         695938685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1726727799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    297281253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    355634666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        652915919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       621648670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            621648670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       621648670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        297281253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        377873195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        355634666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        695938685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2348376468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10259                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10259                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1805440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  653696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1823680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               656576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    285                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    41                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           30                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              476                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1056141000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.028229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.136385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.838317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3904     41.75%     41.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2489     26.61%     68.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          904      9.67%     78.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          433      4.63%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          291      3.11%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          211      2.26%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          136      1.45%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          142      1.52%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          842      9.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9352                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.255887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.838646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.821936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             10      1.57%      1.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           354     55.57%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            82     12.87%     70.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            63      9.89%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      5.34%     85.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      4.40%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      2.98%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      1.88%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      1.10%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      1.26%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            7      1.10%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.78%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.47%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.31%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.266707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              626     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.16%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      1.41%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           637                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    546601753                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1075539253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  141050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19376.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38126.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1709.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1726.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    621.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    20899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8183                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      27252.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE         720000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        35360000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1022810250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5730729480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7105689360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3126886125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3877112250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19805097000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21676028400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3160775520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3041569440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        165894306240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        165894306240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        193083237540                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        196954616835                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1354572432000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1351176485250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1745373463905                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1749725807775                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           687.180296                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           688.893881                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               19450                       # Transaction distribution
system.membus.trans_dist::ReadResp              19451                       # Transaction distribution
system.membus.trans_dist::WriteReq                  6                       # Transaction distribution
system.membus.trans_dist::WriteResp                 6                       # Transaction distribution
system.membus.trans_dist::Writeback             10259                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               54                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             36                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              90                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9151                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9151                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         9812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         9812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        16135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        16141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        11739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        11739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        29790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        29796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       313984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       313984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       628736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       628760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       375616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       375616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1161984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1162008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2480368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              166                       # Total snoops (count)
system.membus.snoop_fanout::samples             38950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                   38950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total               38950                       # Request fanout histogram
system.membus.reqLayer0.occupancy               13500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           126341499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              12.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           46200975                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           58241475                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer4.occupancy           55301484                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy          106931225                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization             10.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                  84837                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            68596                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             4093                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               54250                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  34390                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            63.391705                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   5824                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               215                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       79727                       # DTB read hits
system.cpu0.dtb.read_misses                      1230                       # DTB read misses
system.cpu0.dtb.read_acv                           19                       # DTB read access violations
system.cpu0.dtb.read_accesses                   16920                       # DTB read accesses
system.cpu0.dtb.write_hits                      46696                       # DTB write hits
system.cpu0.dtb.write_misses                      231                       # DTB write misses
system.cpu0.dtb.write_acv                          46                       # DTB write access violations
system.cpu0.dtb.write_accesses                   8725                       # DTB write accesses
system.cpu0.dtb.data_hits                      126423                       # DTB hits
system.cpu0.dtb.data_misses                      1461                       # DTB misses
system.cpu0.dtb.data_acv                           65                       # DTB access violations
system.cpu0.dtb.data_accesses                   25645                       # DTB accesses
system.cpu0.itb.fetch_hits                      20014                       # ITB hits
system.cpu0.itb.fetch_misses                     1011                       # ITB misses
system.cpu0.itb.fetch_acv                          10                       # ITB acv
system.cpu0.itb.fetch_accesses                  21025                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                          939585                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            210235                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        480151                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      84837                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             40214                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       367171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  12932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        20                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                 193                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        52108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           30                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                    65490                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2955                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples            636223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.754690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.067586                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  544365     85.56%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    6334      1.00%     86.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   12621      1.98%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    6403      1.01%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   17195      2.70%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4638      0.73%     92.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8527      1.34%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2886      0.45%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   33254      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              636223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.090292                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.511025                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  160549                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               392860                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    67367                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 9494                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  5953                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                4658                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  520                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                420074                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1516                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  5953                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  166453                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  75921                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        239691                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    70624                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                77581                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                400618                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  762                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  4727                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  7307                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 53138                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             271939                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               495623                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          495155                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups              372                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               214987                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   56954                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             14875                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          1630                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    69473                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               76615                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              50127                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            14261                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            9933                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    366378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              12447                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   359160                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              401                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          69558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        36035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          8243                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       636223                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.564519                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.270064                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             489687     76.97%     76.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              55186      8.67%     85.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              30177      4.74%     90.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              26166      4.11%     94.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              20721      3.26%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               7401      1.16%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               4067      0.64%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1713      0.27%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1105      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         636223                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    494      4.30%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  7272     63.35%     67.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3713     32.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               216456     60.27%     60.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 286      0.08%     60.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     60.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 56      0.02%     60.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     60.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     60.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  3      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               84883     23.63%     84.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              47920     13.34%     97.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess              9550      2.66%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                359160                       # Type of FU issued
system.cpu0.iq.rate                          0.382254                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      11479                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.031961                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1365017                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           448048                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       339236                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               1407                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes               718                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses          629                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                369877                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                    756                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            3004                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        16572                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         6173                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        12016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  5953                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  18436                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                47683                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             386976                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             1723                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                76615                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               50127                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              9828                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   288                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                47270                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           386                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1818                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         3504                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                5322                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               355082                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                81658                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4079                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                         8151                       # number of nop insts executed
system.cpu0.iew.exec_refs                      128843                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   49447                       # Number of branches executed
system.cpu0.iew.exec_stores                     47185                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.377914                       # Inst execution rate
system.cpu0.iew.wb_sent                        342414                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       339865                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   159820                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   203003                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.361718                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.787279                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          74320                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           4204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             4938                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       622885                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.499107                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.496638                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       512829     82.33%     82.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        51761      8.31%     90.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        20848      3.35%     93.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         7161      1.15%     95.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         6735      1.08%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3294      0.53%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         3509      0.56%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         2502      0.40%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        14246      2.29%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       622885                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              310886                       # Number of instructions committed
system.cpu0.commit.committedOps                310886                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        103997                       # Number of memory references committed
system.cpu0.commit.loads                        60043                       # Number of loads committed
system.cpu0.commit.membars                       1991                       # Number of memory barriers committed
system.cpu0.commit.branches                     43211                       # Number of branches committed
system.cpu0.commit.fp_insts                       556                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   299155                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                3625                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         5759      1.85%      1.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          188974     60.79%     62.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            269      0.09%     62.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     62.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            54      0.02%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             3      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          62034     19.95%     82.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         44243     14.23%     96.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess         9550      3.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           310886                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                14246                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                      984625                       # The number of ROB reads
system.cpu0.rob.rob_writes                     783873                       # The number of ROB writes
system.cpu0.timesIdled                           3996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         303362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                       51093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                     305133                       # Number of Instructions Simulated
system.cpu0.committedOps                       305133                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.079264                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.079264                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.324753                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.324753                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  458385                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 241901                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      355                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     262                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  17103                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  7162                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   6                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                6000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             4906                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.440285                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              85580                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5417                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.798412                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.440285                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998907                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998907                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           135887                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          135887                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        59860                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          59860                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        59860                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           59860                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        59860                       # number of overall hits
system.cpu0.icache.overall_hits::total          59860                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         5630                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5630                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         5630                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5630                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         5630                       # number of overall misses
system.cpu0.icache.overall_misses::total         5630                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    315683472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    315683472                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    315683472                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    315683472                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    315683472                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    315683472                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        65490                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        65490                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        65490                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        65490                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        65490                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        65490                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.085967                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.085967                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.085967                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.085967                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.085967                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.085967                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56071.664654                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56071.664654                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56071.664654                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56071.664654                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56071.664654                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56071.664654                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          724                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          724                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          724                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          724                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          724                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          724                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         4906                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4906                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         4906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         4906                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4906                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    268221025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    268221025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    268221025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    268221025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    268221025                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    268221025                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.074912                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.074912                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.074912                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.074912                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.074912                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.074912                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54672.039340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54672.039340                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54672.039340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54672.039340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54672.039340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54672.039340                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             6253                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          967.663515                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              93354                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             7162                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.034627                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   967.663515                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.944984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.944984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          909                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.887695                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           227880                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          227880                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        53351                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          53351                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        24913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         24913                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1011                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1011                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1085                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1085                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        78264                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           78264                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        78264                       # number of overall hits
system.cpu0.dcache.overall_hits::total          78264                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        12368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12368                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        17852                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17852                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          211                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           14                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        30220                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30220                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        30220                       # number of overall misses
system.cpu0.dcache.overall_misses::total        30220                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    756370221                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    756370221                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1067686865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1067686865                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     14064750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14064750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        91998                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        91998                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1824057086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1824057086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1824057086                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1824057086                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        65719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        65719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        42765                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        42765                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       108484                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       108484                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       108484                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       108484                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.188195                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.188195                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.417444                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.417444                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.172668                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.172668                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.012739                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.012739                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.278566                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.278566                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.278566                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.278566                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61155.418904                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61155.418904                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59807.689054                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59807.689054                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 66657.582938                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 66657.582938                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  6571.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6571.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 60359.268233                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60359.268233                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 60359.268233                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60359.268233                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        91089                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3313                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.494416                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3588                       # number of writebacks
system.cpu0.dcache.writebacks::total             3588                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         8693                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8693                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        15375                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        15375                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           77                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        24068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        24068                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        24068                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        24068                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3675                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         2477                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2477                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          134                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          134                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           14                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         6152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         6152                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6152                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    241281511                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    241281511                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    154890675                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    154890675                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      8106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      8106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        46502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        46502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    396172186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    396172186                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    396172186                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    396172186                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data       603500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       603500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data       603500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       603500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.055920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.055920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.057921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.109656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.109656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.012739                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.012739                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.056709                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056709                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.056709                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056709                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65654.832925                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65654.832925                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 62531.560355                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62531.560355                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 60492.537313                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60492.537313                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3321.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3321.571429                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 64397.299415                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64397.299415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 64397.299415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64397.299415                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 109073                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            89687                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             5299                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               70866                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  52003                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.382158                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   6936                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               142                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      109657                       # DTB read hits
system.cpu1.dtb.read_misses                      1378                       # DTB read misses
system.cpu1.dtb.read_acv                            1                       # DTB read access violations
system.cpu1.dtb.read_accesses                   44621                       # DTB read accesses
system.cpu1.dtb.write_hits                      92886                       # DTB write hits
system.cpu1.dtb.write_misses                      904                       # DTB write misses
system.cpu1.dtb.write_acv                           8                       # DTB write access violations
system.cpu1.dtb.write_accesses                  18067                       # DTB write accesses
system.cpu1.dtb.data_hits                      202543                       # DTB hits
system.cpu1.dtb.data_misses                      2282                       # DTB misses
system.cpu1.dtb.data_acv                            9                       # DTB access violations
system.cpu1.dtb.data_accesses                   62688                       # DTB accesses
system.cpu1.itb.fetch_hits                      35707                       # ITB hits
system.cpu1.itb.fetch_misses                      749                       # ITB misses
system.cpu1.itb.fetch_acv                           4                       # ITB acv
system.cpu1.itb.fetch_accesses                  36456                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         1298093                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            273581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        687507                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     109073                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             58939                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       626746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  15066                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        41058                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    90436                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3643                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            949126                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.724358                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.015994                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  816133     85.99%     85.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    8683      0.91%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   16345      1.72%     88.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   11611      1.22%     89.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   28802      3.03%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6359      0.67%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    9717      1.02%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    5812      0.61%     95.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   45664      4.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              949126                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.084026                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.529628                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  192865                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               644649                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    80305                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                24230                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  7077                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                5710                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  468                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                615386                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1269                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  7077                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  203944                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 282079                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        224503                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    92523                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               139000                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                592771                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  503                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 21928                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  5456                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 93676                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             389884                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               787487                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          784614                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             2544                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               293962                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   95914                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             14928                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1770                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   152300                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              110494                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              98338                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            22612                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           13865                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    550075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              11953                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   521292                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              834                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         113634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        74288                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          7346                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       949126                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.549234                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.270406                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             734768     77.42%     77.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              86401      9.10%     86.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              42291      4.46%     90.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              36060      3.80%     94.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              24331      2.56%     97.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              12522      1.32%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               8463      0.89%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2903      0.31%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1387      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         949126                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    790      4.55%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  8872     51.15%     55.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 7684     44.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              455      0.09%      0.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               299207     57.40%     57.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 538      0.10%     57.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     57.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1172      0.22%     57.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     57.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     57.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     57.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                227      0.04%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              115965     22.25%     80.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              94702     18.17%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              9026      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                521292                       # Type of FU issued
system.cpu1.iq.rate                          0.401583                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      17346                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.033275                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2002038                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           672245                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       494439                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               7851                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              3902                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         3743                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                534092                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   4091                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            4593                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        26658                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          505                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         9258                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        12198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  7077                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  96106                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               165658                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             573292                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1793                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               110494                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               98338                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              9097                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1149                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               163845                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           505                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2622                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         3945                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                6567                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               515325                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               111518                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5966                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        11264                       # number of nop insts executed
system.cpu1.iew.exec_refs                      205489                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   68016                       # Number of branches executed
system.cpu1.iew.exec_stores                     93971                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.396986                       # Inst execution rate
system.cpu1.iew.wb_sent                        502073                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       498182                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   245328                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   336325                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.383780                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.729437                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         114530                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           4607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             6058                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       929832                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.487461                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.415886                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       763413     82.10%     82.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        76319      8.21%     90.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        28962      3.11%     93.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        14200      1.53%     94.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        17008      1.83%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         5278      0.57%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         5798      0.62%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3628      0.39%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        15226      1.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       929832                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              453257                       # Number of instructions committed
system.cpu1.commit.committedOps                453257                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        172916                       # Number of memory references committed
system.cpu1.commit.loads                        83836                       # Number of loads committed
system.cpu1.commit.membars                       2485                       # Number of memory barriers committed
system.cpu1.commit.branches                     58405                       # Number of branches committed
system.cpu1.commit.fp_insts                      3617                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   435468                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                4342                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         9785      2.16%      2.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          257073     56.72%     58.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            510      0.11%     58.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     58.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1171      0.26%     59.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     59.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     59.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     59.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           227      0.05%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          86321     19.04%     78.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         89144     19.67%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         9026      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           453257                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                15226                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     1474123                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1155071                       # The number of ROB writes
system.cpu1.timesIdled                           4877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         348967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     1931026                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     443926                       # Number of Instructions Simulated
system.cpu1.committedOps                       443926                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.924120                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.924120                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.341983                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.341983                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  702655                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 334548                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     2492                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    2352                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  17153                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  7478                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             5868                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.991539                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              89550                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6380                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.036050                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.991539                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           186742                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          186742                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        83607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          83607                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        83607                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           83607                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        83607                       # number of overall hits
system.cpu1.icache.overall_hits::total          83607                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         6829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6829                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         6829                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6829                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         6829                       # number of overall misses
system.cpu1.icache.overall_misses::total         6829                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    366317982                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    366317982                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    366317982                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    366317982                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    366317982                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    366317982                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        90436                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        90436                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        90436                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        90436                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        90436                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        90436                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.075512                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075512                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.075512                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075512                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.075512                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075512                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 53641.526139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53641.526139                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 53641.526139                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53641.526139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 53641.526139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53641.526139                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          959                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         5870                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5870                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         5870                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5870                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         5870                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5870                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    307216516                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    307216516                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    307216516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    307216516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    307216516                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    307216516                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.064908                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064908                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.064908                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064908                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.064908                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064908                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52336.714821                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52336.714821                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52336.714821                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52336.714821                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52336.714821                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52336.714821                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            11134                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          857.041695                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             160138                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            12158                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.171410                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   857.041695                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.836955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.836955                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           381411                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          381411                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        79263                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          79263                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        36078                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         36078                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1190                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1190                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1253                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1253                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       115341                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          115341                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       115341                       # number of overall hits
system.cpu1.dcache.overall_hits::total         115341                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        15283                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15283                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        51623                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        51623                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           22                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        66906                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         66906                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        66906                       # number of overall misses
system.cpu1.dcache.overall_misses::total        66906                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    886636247                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    886636247                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   3380146096                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3380146096                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     12081250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12081250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       130997                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       130997                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   4266782343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4266782343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   4266782343                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4266782343                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        94546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        94546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        87701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        87701                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       182247                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       182247                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       182247                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       182247                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.161646                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.161646                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.588625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.588625                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.153627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.153627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.017255                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017255                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.367117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.367117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.367117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.367117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 58014.542106                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58014.542106                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 65477.521570                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65477.521570                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 55931.712963                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55931.712963                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5954.409091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5954.409091                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 63772.790826                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63772.790826                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 63772.790826                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63772.790826                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       198919                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             7257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    27.410638                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6671                       # number of writebacks
system.cpu1.dcache.writebacks::total             6671                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        10542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10542                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        44898                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        44898                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           91                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        55440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        55440                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55440                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4741                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4741                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         6725                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         6725                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           22                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        11466                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        11466                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        11466                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        11466                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    284260503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    284260503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    465630697                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    465630697                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      6612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        59003                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        59003                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    749891200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    749891200                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    749891200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    749891200                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data       604000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       604000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data       604000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       604000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.050145                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050145                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.076681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.088905                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.088905                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.017255                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017255                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.062915                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.062915                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.062915                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.062915                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59957.920903                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59957.920903                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 69238.765353                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69238.765353                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        52896                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52896                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2681.954545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2681.954545                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 65401.290773                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65401.290773                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 65401.290773                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65401.290773                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1358                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     258     46.74%     46.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.18%     46.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     47.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    292     52.90%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 552                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      258     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.19%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.19%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     257     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  517                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               416190500     83.75%     83.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1021000      0.21%     83.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1866000      0.38%     84.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               77855500     15.67%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           496933000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.880137                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.936594                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     20.00%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     20.00%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     5                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   69     10.63%     10.79% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.77%     11.56% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  463     71.34%     82.90% # number of callpals executed
system.cpu0.kern.callpal::rdps                      3      0.46%     83.36% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.15%     83.51% # number of callpals executed
system.cpu0.kern.callpal::rti                      87     13.41%     96.92% # number of callpals executed
system.cpu0.kern.callpal::callsys                  19      2.93%     99.85% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.15%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   649                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              157                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 85                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 86                      
system.cpu0.kern.mode_good::user                   85                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.547771                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.706612                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         334234500     72.30%     72.30% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           128073000     27.70%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1215                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     248     49.30%     49.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.20%     49.50% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.20%     49.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    253     50.30%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 503                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      246     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     245     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  493                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1568657000     97.26%     97.26% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 580500      0.04%     97.30% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 414000      0.03%     97.33% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               43141000      2.67%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1612792500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.968379                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980119                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu1.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    12                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.17%      0.17% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   53      9.15%      9.33% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.17%      9.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  400     69.08%     78.58% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.69%     79.27% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.17%     79.45% # number of callpals executed
system.cpu1.kern.callpal::rti                     101     17.44%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  15      2.59%     99.48% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   579                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              151                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 97                      
system.cpu1.kern.mode_good::user                   97                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.642384                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.776000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         458727500     27.18%     27.18% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           176145000     10.44%     37.61% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1052987000     62.39%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      53                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
