<dec f='llvm/llvm/include/llvm/InitializePasses.h' l='443' type='void llvm::initializeVirtRegMapPass(llvm::PassRegistry &amp; )'/>
<use f='llvm/llvm/lib/CodeGen/CodeGen.cpp' l='117' u='c' c='_ZN4llvm17initializeCodeGenERNS_12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='42' macro='1' u='c' c='_ZL31initializeLiveRegMatrixPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='144' macro='1' u='c' c='_ZL25initializeRABasicPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='574' macro='1' u='c' c='_ZL26initializeRAGreedyPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='126' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQPC1EPc'/>
<def f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='60' macro='1' type='void llvm::initializeVirtRegMapPass(llvm::PassRegistry &amp; Registry)'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='220' macro='1' u='c' c='_ZL33initializeVirtRegRewriterPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='96' macro='1' u='c' c='_ZL32initializeGCNNSAReassignPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='285' macro='1' u='c' c='_ZL36initializeGCNRegBankReassignPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='74' macro='1' u='c' c='_ZL35initializeSILowerSGPRSpillsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='71' macro='1' u='c' c='_ZL38initializeSIPreAllocateWWMRegsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='85' macro='1' u='c' c='_ZL31initializeX86TileConfigPassOnceRN4llvm12PassRegistryE'/>
