<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: CPACR_Type Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">CPACR_Type Union Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="core__ca_8h_source.html">core_ca.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for CPACR_Type:</div>
<div class="dyncontent">
<div class="center"><img src="union_c_p_a_c_r___type__coll__graph.png" border="0" usemap="#a_c_p_a_c_r___type_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_c_p_a_c_r___type_coll__map" id="a_c_p_a_c_r___type_coll__map">
<area shape="rect" title=" " alt="" coords="5,5,106,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft anon">struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:add2807dbf2a4b2b0989bcd114ad6f132" id="r_add2807dbf2a4b2b0989bcd114ad6f132"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#add2807dbf2a4b2b0989bcd114ad6f132">CP0</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:add2807dbf2a4b2b0989bcd114ad6f132"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0..1 Access rights for coprocessor 0  <a href="#add2807dbf2a4b2b0989bcd114ad6f132">More...</a><br /></td></tr>
<tr class="memitem:ac81e53f7713fddf76b3fcd3c5fc480c6" id="r_ac81e53f7713fddf76b3fcd3c5fc480c6"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ac81e53f7713fddf76b3fcd3c5fc480c6">CP1</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac81e53f7713fddf76b3fcd3c5fc480c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2..3 Access rights for coprocessor 1  <a href="#ac81e53f7713fddf76b3fcd3c5fc480c6">More...</a><br /></td></tr>
<tr class="memitem:a94338ce9e814e7710ff54c753b1db20a" id="r_a94338ce9e814e7710ff54c753b1db20a"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a94338ce9e814e7710ff54c753b1db20a">CP2</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a94338ce9e814e7710ff54c753b1db20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 4..5 Access rights for coprocessor 2  <a href="#a94338ce9e814e7710ff54c753b1db20a">More...</a><br /></td></tr>
<tr class="memitem:a2e186a23d7224f95705bfbb27726af6e" id="r_a2e186a23d7224f95705bfbb27726af6e"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a2e186a23d7224f95705bfbb27726af6e">CP3</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2e186a23d7224f95705bfbb27726af6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 6..7 Access rights for coprocessor 3  <a href="#a2e186a23d7224f95705bfbb27726af6e">More...</a><br /></td></tr>
<tr class="memitem:a241367f54764be00e5b7203fbe213191" id="r_a241367f54764be00e5b7203fbe213191"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a241367f54764be00e5b7203fbe213191">CP4</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a241367f54764be00e5b7203fbe213191"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 8..9 Access rights for coprocessor 4  <a href="#a241367f54764be00e5b7203fbe213191">More...</a><br /></td></tr>
<tr class="memitem:ad0b524a769e57fa0d50e666459ea4da3" id="r_ad0b524a769e57fa0d50e666459ea4da3"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ad0b524a769e57fa0d50e666459ea4da3">CP5</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad0b524a769e57fa0d50e666459ea4da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:10..11 Access rights for coprocessor 5  <a href="#ad0b524a769e57fa0d50e666459ea4da3">More...</a><br /></td></tr>
<tr class="memitem:a8548ff3596cf436f24a10ca04dbfba07" id="r_a8548ff3596cf436f24a10ca04dbfba07"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a8548ff3596cf436f24a10ca04dbfba07">CP6</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8548ff3596cf436f24a10ca04dbfba07"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:12..13 Access rights for coprocessor 6  <a href="#a8548ff3596cf436f24a10ca04dbfba07">More...</a><br /></td></tr>
<tr class="memitem:a2f3b9cd5b05d3bad739ea274bf3f4513" id="r_a2f3b9cd5b05d3bad739ea274bf3f4513"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a2f3b9cd5b05d3bad739ea274bf3f4513">CP7</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2f3b9cd5b05d3bad739ea274bf3f4513"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:14..15 Access rights for coprocessor 7  <a href="#a2f3b9cd5b05d3bad739ea274bf3f4513">More...</a><br /></td></tr>
<tr class="memitem:a5c9aa262df0e80f8df0f0ffeea809505" id="r_a5c9aa262df0e80f8df0f0ffeea809505"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a5c9aa262df0e80f8df0f0ffeea809505">CP8</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a5c9aa262df0e80f8df0f0ffeea809505"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:16..17 Access rights for coprocessor 8  <a href="#a5c9aa262df0e80f8df0f0ffeea809505">More...</a><br /></td></tr>
<tr class="memitem:ac0f968a08d1da771c8bbe5ca383cf54d" id="r_ac0f968a08d1da771c8bbe5ca383cf54d"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ac0f968a08d1da771c8bbe5ca383cf54d">CP9</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac0f968a08d1da771c8bbe5ca383cf54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:18..19 Access rights for coprocessor 9  <a href="#ac0f968a08d1da771c8bbe5ca383cf54d">More...</a><br /></td></tr>
<tr class="memitem:a8baf6869687ba66f82b5a343a5407113" id="r_a8baf6869687ba66f82b5a343a5407113"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a8baf6869687ba66f82b5a343a5407113">CP10</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8baf6869687ba66f82b5a343a5407113"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:20..21 Access rights for coprocessor 10  <a href="#a8baf6869687ba66f82b5a343a5407113">More...</a><br /></td></tr>
<tr class="memitem:a549301c350f6465d036d43e816083fc6" id="r_a549301c350f6465d036d43e816083fc6"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a549301c350f6465d036d43e816083fc6">CP11</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a549301c350f6465d036d43e816083fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:22..23 Access rights for coprocessor 11  <a href="#a549301c350f6465d036d43e816083fc6">More...</a><br /></td></tr>
<tr class="memitem:a8f7fbfe8a5c7d03ec469d04d6370ad70" id="r_a8f7fbfe8a5c7d03ec469d04d6370ad70"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a8f7fbfe8a5c7d03ec469d04d6370ad70">CP12</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8f7fbfe8a5c7d03ec469d04d6370ad70"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:24..25 Access rights for coprocessor 11  <a href="#a8f7fbfe8a5c7d03ec469d04d6370ad70">More...</a><br /></td></tr>
<tr class="memitem:a4fe784500f3204c512fbbc34ba3323a6" id="r_a4fe784500f3204c512fbbc34ba3323a6"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a4fe784500f3204c512fbbc34ba3323a6">CP13</a>:2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4fe784500f3204c512fbbc34ba3323a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit:26..27 Access rights for coprocessor 11  <a href="#a4fe784500f3204c512fbbc34ba3323a6">More...</a><br /></td></tr>
<tr class="memitem:abb4565b6fd49bef0d67f924b4ec9cc5d" id="r_abb4565b6fd49bef0d67f924b4ec9cc5d"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#abb4565b6fd49bef0d67f924b4ec9cc5d">TRCDIS</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abb4565b6fd49bef0d67f924b4ec9cc5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 28 Disable CP14 access to trace registers  <a href="#abb4565b6fd49bef0d67f924b4ec9cc5d">More...</a><br /></td></tr>
<tr class="memitem:a736470ebf415801a943e8978dec21558" id="r_a736470ebf415801a943e8978dec21558"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a736470ebf415801a943e8978dec21558">D32DIS</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a736470ebf415801a943e8978dec21558"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 30 Disable use of registers D16-D31 of the VFP register file  <a href="#a736470ebf415801a943e8978dec21558">More...</a><br /></td></tr>
<tr class="memitem:abb63f03f7f8ff65b91832b96968becbc" id="r_abb63f03f7f8ff65b91832b96968becbc"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#abb63f03f7f8ff65b91832b96968becbc">ASEDIS</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abb63f03f7f8ff65b91832b96968becbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 31 Disable Advanced SIMD Functionality  <a href="#abb63f03f7f8ff65b91832b96968becbc">More...</a><br /></td></tr>
<tr class="memitem:a5363c3cba6c658bb9f0d27b1aab251c0" id="r_a5363c3cba6c658bb9f0d27b1aab251c0"><td class="memItemLeft anonEnd" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5363c3cba6c658bb9f0d27b1aab251c0">b</a></td></tr>
<tr class="memdesc:a5363c3cba6c658bb9f0d27b1aab251c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <br /></td></tr>
<tr class="memitem:ad0fb62e7a08e70fc5e0a76b67809f84b" id="r_ad0fb62e7a08e70fc5e0a76b67809f84b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0fb62e7a08e70fc5e0a76b67809f84b">w</a></td></tr>
<tr class="memdesc:ad0fb62e7a08e70fc5e0a76b67809f84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for word access.  <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00493">493</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="abb63f03f7f8ff65b91832b96968becbc" name="abb63f03f7f8ff65b91832b96968becbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb63f03f7f8ff65b91832b96968becbc">&#9670;&#160;</a></span>ASEDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ASEDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 31 Disable Advanced SIMD Functionality </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00514">514</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a5363c3cba6c658bb9f0d27b1aab251c0" name="a5363c3cba6c658bb9f0d27b1aab251c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5363c3cba6c658bb9f0d27b1aab251c0">&#9670;&#160;</a></span>[struct]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="add2807dbf2a4b2b0989bcd114ad6f132" name="add2807dbf2a4b2b0989bcd114ad6f132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2807dbf2a4b2b0989bcd114ad6f132">&#9670;&#160;</a></span>CP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0..1 Access rights for coprocessor 0 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00497">497</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ac81e53f7713fddf76b3fcd3c5fc480c6" name="ac81e53f7713fddf76b3fcd3c5fc480c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81e53f7713fddf76b3fcd3c5fc480c6">&#9670;&#160;</a></span>CP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2..3 Access rights for coprocessor 1 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00498">498</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a8baf6869687ba66f82b5a343a5407113" name="a8baf6869687ba66f82b5a343a5407113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8baf6869687ba66f82b5a343a5407113">&#9670;&#160;</a></span>CP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:20..21 Access rights for coprocessor 10 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00507">507</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a549301c350f6465d036d43e816083fc6" name="a549301c350f6465d036d43e816083fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549301c350f6465d036d43e816083fc6">&#9670;&#160;</a></span>CP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:22..23 Access rights for coprocessor 11 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00508">508</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a8f7fbfe8a5c7d03ec469d04d6370ad70" name="a8f7fbfe8a5c7d03ec469d04d6370ad70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7fbfe8a5c7d03ec469d04d6370ad70">&#9670;&#160;</a></span>CP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:24..25 Access rights for coprocessor 11 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00509">509</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a4fe784500f3204c512fbbc34ba3323a6" name="a4fe784500f3204c512fbbc34ba3323a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe784500f3204c512fbbc34ba3323a6">&#9670;&#160;</a></span>CP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:26..27 Access rights for coprocessor 11 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00510">510</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a94338ce9e814e7710ff54c753b1db20a" name="a94338ce9e814e7710ff54c753b1db20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94338ce9e814e7710ff54c753b1db20a">&#9670;&#160;</a></span>CP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 4..5 Access rights for coprocessor 2 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00499">499</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a2e186a23d7224f95705bfbb27726af6e" name="a2e186a23d7224f95705bfbb27726af6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e186a23d7224f95705bfbb27726af6e">&#9670;&#160;</a></span>CP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 6..7 Access rights for coprocessor 3 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00500">500</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a241367f54764be00e5b7203fbe213191" name="a241367f54764be00e5b7203fbe213191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241367f54764be00e5b7203fbe213191">&#9670;&#160;</a></span>CP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 8..9 Access rights for coprocessor 4 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00501">501</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ad0b524a769e57fa0d50e666459ea4da3" name="ad0b524a769e57fa0d50e666459ea4da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b524a769e57fa0d50e666459ea4da3">&#9670;&#160;</a></span>CP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:10..11 Access rights for coprocessor 5 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00502">502</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a8548ff3596cf436f24a10ca04dbfba07" name="a8548ff3596cf436f24a10ca04dbfba07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8548ff3596cf436f24a10ca04dbfba07">&#9670;&#160;</a></span>CP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:12..13 Access rights for coprocessor 6 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00503">503</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a2f3b9cd5b05d3bad739ea274bf3f4513" name="a2f3b9cd5b05d3bad739ea274bf3f4513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3b9cd5b05d3bad739ea274bf3f4513">&#9670;&#160;</a></span>CP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:14..15 Access rights for coprocessor 7 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00504">504</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a5c9aa262df0e80f8df0f0ffeea809505" name="a5c9aa262df0e80f8df0f0ffeea809505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9aa262df0e80f8df0f0ffeea809505">&#9670;&#160;</a></span>CP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:16..17 Access rights for coprocessor 8 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00505">505</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ac0f968a08d1da771c8bbe5ca383cf54d" name="ac0f968a08d1da771c8bbe5ca383cf54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f968a08d1da771c8bbe5ca383cf54d">&#9670;&#160;</a></span>CP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit:18..19 Access rights for coprocessor 9 </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00506">506</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a736470ebf415801a943e8978dec21558" name="a736470ebf415801a943e8978dec21558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736470ebf415801a943e8978dec21558">&#9670;&#160;</a></span>D32DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t D32DIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 30 Disable use of registers D16-D31 of the VFP register file </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00513">513</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="abb4565b6fd49bef0d67f924b4ec9cc5d" name="abb4565b6fd49bef0d67f924b4ec9cc5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4565b6fd49bef0d67f924b4ec9cc5d">&#9670;&#160;</a></span>TRCDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TRCDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 28 Disable CP14 access to trace registers </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00511">511</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ad0fb62e7a08e70fc5e0a76b67809f84b" name="ad0fb62e7a08e70fc5e0a76b67809f84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fb62e7a08e70fc5e0a76b67809f84b">&#9670;&#160;</a></span>w</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t w</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type used for word access. </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00516">516</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Core_A/Include/<a class="el" href="core__ca_8h_source.html">core_ca.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
