$date
	Fri Feb  4 00:21:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mod3 $end
$scope module U0 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb_mod3 $end
$scope module U0 $end
$var wire 1 " d $end
$upscope $end
$upscope $end
$scope module tb_mod3 $end
$scope module U0 $end
$var wire 1 # q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#5
1!
#10
1"
0!
#15
1!
#20
0"
0!
#25
0#
1!
#30
1"
0!
#35
1#
1!
#40
0!
#45
0#
1!
#50
0!
#55
1#
1!
#60
0!
#65
1!
