<<<
//[#insns-cjr_jr-16bit,reftext="Conditional branches (C.CJR, C.JR), 16-bit encodings"]

[#C_CJR,reftext="C.CJR"]
==== C.CJR

See <<C.JR>>.

[#C_JR,reftext="C.JR"]
==== C.JR

Synopsis::
Register based jumps without link, 16-bit encodings

Capability Mode Mnemonic::
`c.cjr cs1`

Capability Mode Expansion::
`cjalr c0, 0(cs1)`

Legacy Mode Mnemonic::
`c.jr rs1`

Legacy Mode Expansion::
`jalr x0, 0(rs1)`

Encoding::
include::wavedrom/c-cr-format-ls.adoc[]

Capability Mode Description::
Jump to `cs1.address+offset`. <<pcc>> metadata is copied from `cs1`, and is unsealed if necessary. Note that execution has several exception checks.

Legacy Mode Description::
Set the next PC according to the standard `jalr` definition.
 Check a minimum length instruction is in <<pcc>> bounds at the target PC, take a CHERI Length Violation exception on error.

Exceptions::
 See <<CJALR>>, <<JALR>>

include::pcrel_debug_warning.adoc[]

Prerequisites for C.CJALR::
{c_cheri_base_ext_names}

Prerequisites for C.JALR::
{c_cheri_legacy_ext_names}

Operation (after expansion to 32-bit encodings)::
 See <<CJALR>>, <<JALR>>

