Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 25 16:23:25 2022
| Host         : DESKTOP-6LNBR6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_Controller_timing_summary_routed.rpt -pb VGA_Controller_timing_summary_routed.pb -rpx VGA_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    133         
DPIR-1     Warning           Asynchronous driver check      4           
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1026)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: freq_div/Q1_reg/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: freq_div/Q2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1026)
---------------------------------------------------
 There are 1026 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.619        0.000                      0                   90        0.102        0.000                      0                   90        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.619        0.000                      0                   90        0.102        0.000                      0                   90        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.183ns (50.708%)  route 3.094ns (49.292%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.031 r  mpg2/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.031    mpg2/Img_Control_reg[24]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.365 r  mpg2/Img_Control_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.365    mpg2_n_32
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[29]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[29]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 3.162ns (50.542%)  route 3.094ns (49.458%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.031 r  mpg2/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.031    mpg2/Img_Control_reg[24]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.344 r  mpg2/Img_Control_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.344    mpg2_n_30
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[31]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[31]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 3.088ns (49.950%)  route 3.094ns (50.050%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.031 r  mpg2/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.031    mpg2/Img_Control_reg[24]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.270 r  mpg2/Img_Control_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.270    mpg2_n_31
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[30]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[30]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 3.072ns (49.821%)  route 3.094ns (50.179%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.031 r  mpg2/Img_Control_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.031    mpg2/Img_Control_reg[24]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.254 r  mpg2/Img_Control_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.254    mpg2_n_33
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  Img_Control_reg[28]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[28]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 3.069ns (49.796%)  route 3.094ns (50.204%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.251 r  mpg2/Img_Control_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.251    mpg2_n_28
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[25]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[25]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 3.048ns (49.624%)  route 3.094ns (50.376%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.230 r  mpg2/Img_Control_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.230    mpg2_n_26
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[27]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[27]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.974ns (49.010%)  route 3.094ns (50.990%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.156 r  mpg2/Img_Control_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.156    mpg2_n_27
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[26]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[26]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.958ns (48.875%)  route 3.094ns (51.125%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  mpg2/Img_Control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    mpg2/Img_Control_reg[20]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.140 r  mpg2/Img_Control_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.140    mpg2_n_29
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  Img_Control_reg[24]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[24]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.955ns (48.850%)  route 3.094ns (51.150%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.137 r  mpg2/Img_Control_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.137    mpg2_n_24
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[21]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[21]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 Img_Control_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.934ns (48.672%)  route 3.094ns (51.328%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  Img_Control_reg[2]/Q
                         net (fo=6, routed)           1.478     7.023    Img_Control_reg[2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.147 r  Img_Control[0]_i_67/O
                         net (fo=1, routed)           0.000     7.147    Img_Control[0]_i_67_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.679 r  Img_Control_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.679    Img_Control_reg[0]_i_50_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  Img_Control_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.793    Img_Control_reg[0]_i_36_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  Img_Control_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.907    Img_Control_reg[0]_i_23_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.135 r  Img_Control_reg[0]_i_4/CO[2]
                         net (fo=65, routed)          1.616     9.750    mpg2/CO[0]
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.313    10.063 r  mpg2/Img_Control[4]_i_7/O
                         net (fo=1, routed)           0.000    10.063    mpg2/Img_Control[4]_i_7_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.461 r  mpg2/Img_Control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.461    mpg2/Img_Control_reg[4]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  mpg2/Img_Control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.575    mpg2/Img_Control_reg[8]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  mpg2/Img_Control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.689    mpg2/Img_Control_reg[12]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.803 r  mpg2/Img_Control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    mpg2/Img_Control_reg[16]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.116 r  mpg2/Img_Control_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.116    mpg2_n_22
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[23]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.062    14.984    Img_Control_reg[23]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  3.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mpg1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    mpg1/mpg3/Count_reg[7]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mpg1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    mpg1/Count_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  mpg1/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    mpg1/Count_reg[8]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg1/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    mpg1/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mpg1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    mpg1/mpg3/Count_reg[7]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mpg1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    mpg1/Count_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  mpg1/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    mpg1/Count_reg[8]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg1/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    mpg1/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mpg1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    mpg1/mpg3/Count_reg[7]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mpg1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    mpg1/Count_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  mpg1/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    mpg1/Count_reg[8]_i_1_n_4
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg1/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    mpg1/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mpg1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    mpg1/mpg3/Count_reg[7]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mpg1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    mpg1/Count_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  mpg1/Count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    mpg1/Count_reg[8]_i_1_n_6
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg1/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  mpg1/Count_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    mpg1/Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mpg1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    mpg1/mpg3/Count_reg[7]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mpg1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    mpg1/Count_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  mpg1/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    mpg1/Count_reg[8]_i_1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  mpg1/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    mpg1/Count_reg[12]_i_1_n_7
    SLICE_X45Y51         FDRE                                         r  mpg1/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg1/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  mpg1/Count_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    mpg1/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mpg1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    mpg1/mpg3/Count_reg[7]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mpg1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    mpg1/Count_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  mpg1/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    mpg1/Count_reg[8]_i_1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  mpg1/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    mpg1/Count_reg[12]_i_1_n_5
    SLICE_X45Y51         FDRE                                         r  mpg1/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg1/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  mpg1/Count_reg[14]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    mpg1/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mpg3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg3/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.321%)  route 0.328ns (66.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.563     1.446    mpg3/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  mpg3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  mpg3/Q2_reg/Q
                         net (fo=2, routed)           0.328     1.938    mpg3/Q2_0
    SLICE_X42Y55         FDRE                                         r  mpg3/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.831     1.958    mpg3/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  mpg3/Q3_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.059     1.773    mpg3/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Img_Control_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.355ns (65.961%)  route 0.183ns (34.039%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Img_Control_reg[3]/Q
                         net (fo=6, routed)           0.183     1.771    mpg2/Img_Control_reg[3]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  mpg2/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     1.816    mpg2/Img_Control[0]_i_10_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.931 r  mpg2/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    mpg2/Img_Control_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  mpg2/Img_Control_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    mpg2_n_9
    SLICE_X43Y50         FDRE                                         r  Img_Control_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  Img_Control_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Img_Control_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Img_Control_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Img_Control_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.366ns (66.643%)  route 0.183ns (33.357%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  Img_Control_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Img_Control_reg[3]/Q
                         net (fo=6, routed)           0.183     1.771    mpg2/Img_Control_reg[3]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  mpg2/Img_Control[0]_i_10/O
                         net (fo=1, routed)           0.000     1.816    mpg2/Img_Control[0]_i_10_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.931 r  mpg2/Img_Control_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    mpg2/Img_Control_reg[0]_i_2_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  mpg2/Img_Control_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    mpg2_n_7
    SLICE_X43Y50         FDRE                                         r  Img_Control_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  Img_Control_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Img_Control_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mpg1/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.565     1.448    mpg1/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  mpg1/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mpg1/Count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    mpg1/mpg3/Count_reg[7]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  mpg1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    mpg1/Count_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  mpg1/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    mpg1/Count_reg[8]_i_1_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  mpg1/Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    mpg1/Count_reg[12]_i_1_n_6
    SLICE_X45Y51         FDRE                                         r  mpg1/Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg1/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  mpg1/Count_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    mpg1/Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49   Img_Control_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y51   Img_Control_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y51   Img_Control_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y52   Img_Control_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y52   Img_Control_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y52   Img_Control_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y52   Img_Control_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y53   Img_Control_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y53   Img_Control_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   Img_Control_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   Img_Control_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   Img_Control_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   Img_Control_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   Img_Control_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   Img_Control_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           975 Endpoints
Min Delay           975 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.991ns  (logic 4.985ns (27.709%)  route 13.006ns (72.291%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.043     7.938 r  H_V_index/P[0]
                         net (fo=1, routed)           1.023     8.961    cnts/P[0]
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  cnts/img_mem_i_19/O
                         net (fo=49, routed)          8.880    17.991    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.653ns  (logic 4.985ns (28.239%)  route 12.668ns (71.761%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.043     7.938 r  H_V_index/P[0]
                         net (fo=1, routed)           1.023     8.961    cnts/P[0]
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  cnts/img_mem_i_19/O
                         net (fo=49, routed)          8.542    17.653    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.315ns  (logic 4.985ns (28.791%)  route 12.330ns (71.209%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.043     7.938 r  H_V_index/P[0]
                         net (fo=1, routed)           1.023     8.961    cnts/P[0]
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  cnts/img_mem_i_19/O
                         net (fo=49, routed)          8.204    17.315    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.977ns  (logic 4.985ns (29.364%)  route 11.992ns (70.636%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.043     7.938 r  H_V_index/P[0]
                         net (fo=1, routed)           1.023     8.961    cnts/P[0]
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  cnts/img_mem_i_19/O
                         net (fo=49, routed)          7.866    16.977    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y3          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.711ns  (logic 4.981ns (29.807%)  route 11.730ns (70.193%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.043     7.938 r  H_V_index/P[14]
                         net (fo=1, routed)           0.989     8.928    cnts/P[14]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.146     9.074 r  cnts/img_mem_i_5/O
                         net (fo=48, routed)          7.637    16.711    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.691ns  (logic 4.985ns (29.866%)  route 11.706ns (70.134%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[10])
                                                      4.043     7.938 r  H_V_index/P[10]
                         net (fo=1, routed)           0.852     8.791    cnts/P[10]
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.150     8.941 r  cnts/img_mem_i_9/O
                         net (fo=49, routed)          7.751    16.691    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.639ns  (logic 4.985ns (29.960%)  route 11.654ns (70.040%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      4.043     7.938 r  H_V_index/P[0]
                         net (fo=1, routed)           1.023     8.961    cnts/P[0]
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.150     9.111 r  cnts/img_mem_i_19/O
                         net (fo=49, routed)          7.528    16.639    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y4          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.460ns  (logic 4.985ns (30.285%)  route 11.475ns (69.715%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[12])
                                                      4.043     7.938 r  H_V_index/P[12]
                         net (fo=1, routed)           0.776     8.715    cnts/P[12]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.150     8.865 r  cnts/img_mem_i_7/O
                         net (fo=50, routed)          7.596    16.460    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.442ns  (logic 4.983ns (30.306%)  route 11.459ns (69.694%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      4.043     7.938 r  H_V_index/P[4]
                         net (fo=1, routed)           0.990     8.929    cnts/P[4]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.148     9.077 r  cnts/img_mem_i_15/O
                         net (fo=49, routed)          7.365    16.442    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/Q2_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.373ns  (logic 4.981ns (30.423%)  route 11.392ns (69.577%))
  Logic Levels:           5  (DSP48E1=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE                         0.000     0.000 r  cnts/Q2_value_reg[0]/C
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cnts/Q2_value_reg[0]/Q
                         net (fo=10, routed)          0.986     1.504    cnts/Q2_value_reg_n_0_[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.628 f  cnts/H_V_index_i_18/O
                         net (fo=5, routed)           0.611     2.239    cnts/H_V_index_i_18_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I0_O)        0.150     2.389 r  cnts/H_V_index_i_1/O
                         net (fo=20, routed)          1.506     3.895    V_counter_addressable[10]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.043     7.938 r  H_V_index/P[14]
                         net (fo=1, routed)           0.989     8.928    cnts/P[14]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.146     9.074 r  cnts/img_mem_i_5/O
                         net (fo=48, routed)          7.299    16.373    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y1          RAMB36E1                                     r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.145     0.286    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y55         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.471%)  route 0.150ns (51.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.150     0.291    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y57         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.148ns (48.744%)  route 0.156ns (51.256%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.156     0.304    cnts/TC
    SLICE_X49Y46         FDCE                                         r  cnts/Q2_value_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.148ns (48.744%)  route 0.156ns (51.256%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.156     0.304    cnts/TC
    SLICE_X49Y46         FDCE                                         r  cnts/Q2_value_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE                         0.000     0.000 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.182     0.323    img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y55         FDRE                                         r  img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.148ns (43.746%)  route 0.190ns (56.254%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.190     0.338    cnts/TC
    SLICE_X51Y47         FDCE                                         r  cnts/Q2_value_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.148ns (43.746%)  route 0.190ns (56.254%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.190     0.338    cnts/TC
    SLICE_X51Y47         FDCE                                         r  cnts/Q2_value_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.148ns (43.746%)  route 0.190ns (56.254%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.190     0.338    cnts/TC
    SLICE_X51Y47         FDCE                                         r  cnts/Q2_value_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.148ns (41.304%)  route 0.210ns (58.696%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.358    cnts/TC
    SLICE_X51Y46         FDCE                                         r  cnts/Q2_value_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnts/TC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnts/Q2_value_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.148ns (41.304%)  route 0.210ns (58.696%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE                         0.000     0.000 r  cnts/TC_reg/C
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cnts/TC_reg/Q
                         net (fo=32, routed)          0.210     0.358    cnts/TC
    SLICE_X51Y46         FDCE                                         r  cnts/Q2_value_reg[28]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.212ns  (logic 4.330ns (38.623%)  route 6.882ns (61.377%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.821    12.785    BLUE_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.287 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.287    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 4.323ns (39.072%)  route 6.742ns (60.928%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.681    12.645    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.140 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.140    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 4.347ns (39.738%)  route 6.592ns (60.262%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.531    12.495    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.013 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.013    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 4.331ns (40.205%)  route 6.442ns (59.795%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.381    12.345    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.848 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.848    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.645ns  (logic 4.353ns (40.891%)  route 6.292ns (59.109%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.231    12.195    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.720 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.720    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.491ns  (logic 4.349ns (41.454%)  route 6.142ns (58.546%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.081    12.045    BLUE_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.566 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.566    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 4.352ns (42.072%)  route 5.992ns (57.928%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.931    11.895    BLUE_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.419 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.419    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.196ns  (logic 4.357ns (42.734%)  route 5.839ns (57.266%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.778    11.742    BLUE_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.271 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.271    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 4.333ns (43.238%)  route 5.689ns (56.762%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.628    11.592    BLUE_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.097 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.097    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Img_Control_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.352ns (43.998%)  route 5.539ns (56.002%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  Img_Control_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Img_Control_reg[22]/Q
                         net (fo=5, routed)           0.813     6.344    Img_Control_reg[22]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.468 f  RED_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.674     7.142    RED_OBUF[3]_inst_i_17_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.574     7.840    cnts/BLUE[0]_2
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.964 r  cnts/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.478    11.442    BLUE_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.966 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.966    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q2_value_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.209ns (35.227%)  route 0.384ns (64.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.290     2.040    cnts/AR[0]
    SLICE_X49Y46         FDCE                                         f  cnts/Q2_value_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q2_value_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.209ns (35.227%)  route 0.384ns (64.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.290     2.040    cnts/AR[0]
    SLICE_X49Y46         FDCE                                         f  cnts/Q2_value_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q2_value_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.209ns (33.005%)  route 0.424ns (66.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.330     2.080    cnts/AR[0]
    SLICE_X51Y45         FDCE                                         f  cnts/Q2_value_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q2_value_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.209ns (33.005%)  route 0.424ns (66.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.330     2.080    cnts/AR[0]
    SLICE_X51Y45         FDCE                                         f  cnts/Q2_value_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q2_value_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.209ns (32.297%)  route 0.438ns (67.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.344     2.094    cnts/AR[0]
    SLICE_X49Y45         FDCE                                         f  cnts/Q2_value_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q1_value_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.209ns (29.625%)  route 0.496ns (70.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.402     2.153    cnts/AR[0]
    SLICE_X52Y46         FDCE                                         f  cnts/Q1_value_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q1_value_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.209ns (29.625%)  route 0.496ns (70.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.402     2.153    cnts/AR[0]
    SLICE_X52Y46         FDCE                                         f  cnts/Q1_value_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q1_value_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.209ns (29.625%)  route 0.496ns (70.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.402     2.153    cnts/AR[0]
    SLICE_X52Y46         FDCE                                         f  cnts/Q1_value_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/Q1_value_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.209ns (29.625%)  route 0.496ns (70.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.402     2.153    cnts/AR[0]
    SLICE_X52Y46         FDCE                                         f  cnts/Q1_value_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnts/TC_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.209ns (29.625%)  route 0.496ns (70.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.564     1.447    mpg1/clk_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.094     1.705    mpg1/Q2
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.750 f  mpg1/Q1_value[31]_i_2/O
                         net (fo=65, routed)          0.402     2.153    cnts/AR[0]
    SLICE_X52Y46         FDCE                                         f  cnts/TC_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.441ns (33.145%)  route 2.907ns (66.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=1, routed)           2.907     4.348    mpg1/rst_IBUF
    SLICE_X44Y46         FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.448     4.789    mpg1/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  mpg1/Q1_reg/C

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            mpg2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.451ns (34.824%)  route 2.716ns (65.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=1, routed)           2.716     4.167    mpg2/inc_IBUF
    SLICE_X44Y45         FDRE                                         r  mpg2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.448     4.789    mpg2/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  mpg2/Q1_reg/C

Slack:                    inf
  Source:                 dec
                            (input port)
  Destination:            mpg3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.451ns (34.856%)  route 2.712ns (65.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  dec (IN)
                         net (fo=0)                   0.000     0.000    dec
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  dec_IBUF_inst/O
                         net (fo=1, routed)           2.712     4.163    mpg3/dec_IBUF
    SLICE_X42Y45         FDRE                                         r  mpg3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.447     4.788    mpg3/clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  mpg3/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec
                            (input port)
  Destination:            mpg3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.219ns (14.974%)  route 1.245ns (85.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  dec (IN)
                         net (fo=0)                   0.000     0.000    dec
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  dec_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.464    mpg3/dec_IBUF
    SLICE_X42Y45         FDRE                                         r  mpg3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.833     1.960    mpg3/clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  mpg3/Q1_reg/C

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            mpg2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.219ns (14.817%)  route 1.261ns (85.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inc_IBUF_inst/O
                         net (fo=1, routed)           1.261     1.481    mpg2/inc_IBUF
    SLICE_X44Y45         FDRE                                         r  mpg2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.961    mpg2/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  mpg2/Q1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.511%)  route 1.341ns (86.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.341     1.551    mpg1/rst_IBUF
    SLICE_X44Y46         FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.834     1.961    mpg1/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  mpg1/Q1_reg/C





