// Seed: 2066488318
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    output logic id_14
);
  assign id_1 = 1;
  logic id_15;
  type_22(
      id_11, 1, 1'd0 - id_14
  );
  logic id_16;
  logic id_17;
endmodule
