[16:36:25.812] <TB3>     INFO: *** Welcome to pxar ***
[16:36:25.812] <TB3>     INFO: *** Today: 2016/05/27
[16:36:25.820] <TB3>     INFO: *** Version: b2a7-dirty
[16:36:25.820] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C15.dat
[16:36:25.821] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:36:25.821] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//defaultMaskFile.dat
[16:36:25.821] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters_C15.dat
[16:36:25.902] <TB3>     INFO:         clk: 4
[16:36:25.902] <TB3>     INFO:         ctr: 4
[16:36:25.902] <TB3>     INFO:         sda: 19
[16:36:25.902] <TB3>     INFO:         tin: 9
[16:36:25.902] <TB3>     INFO:         level: 15
[16:36:25.902] <TB3>     INFO:         triggerdelay: 0
[16:36:25.902] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:36:25.902] <TB3>     INFO: Log level: DEBUG
[16:36:25.914] <TB3>     INFO: Found DTB DTB_WRE7QJ
[16:36:25.928] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[16:36:25.931] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[16:36:25.933] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[16:36:27.500] <TB3>     INFO: DUT info: 
[16:36:27.500] <TB3>     INFO: The DUT currently contains the following objects:
[16:36:27.501] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:36:27.501] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[16:36:27.501] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[16:36:27.501] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:36:27.501] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:36:27.501] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:36:27.502] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:36:27.503] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:36:27.504] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:36:27.504] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:36:27.504] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:36:27.504] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:36:27.504] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:36:27.504] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:36:27.505] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29708288
[16:36:27.505] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x25baf20
[16:36:27.505] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2531770
[16:36:27.505] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1b19d94010
[16:36:27.505] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1b1ffff510
[16:36:27.505] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29773824 fPxarMemory = 0x7f1b19d94010
[16:36:27.506] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[16:36:27.507] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[16:36:27.507] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.2 C
[16:36:27.508] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:36:27.908] <TB3>     INFO: enter 'restricted' command line mode
[16:36:27.908] <TB3>     INFO: enter test to run
[16:36:27.908] <TB3>     INFO:   test: FPIXTest no parameter change
[16:36:27.908] <TB3>     INFO:   running: fpixtest
[16:36:27.908] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:36:27.911] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:36:27.911] <TB3>     INFO: ######################################################################
[16:36:27.911] <TB3>     INFO: PixTestFPIXTest::doTest()
[16:36:27.911] <TB3>     INFO: ######################################################################
[16:36:27.914] <TB3>     INFO: ######################################################################
[16:36:27.914] <TB3>     INFO: PixTestPretest::doTest()
[16:36:27.914] <TB3>     INFO: ######################################################################
[16:36:27.917] <TB3>     INFO:    ----------------------------------------------------------------------
[16:36:27.917] <TB3>     INFO:    PixTestPretest::programROC() 
[16:36:27.917] <TB3>     INFO:    ----------------------------------------------------------------------
[16:36:45.935] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:36:45.935] <TB3>     INFO: IA differences per ROC:  18.5 20.9 16.9 20.1 18.5 16.1 19.3 16.1 18.5 17.7 16.9 16.9 15.3 16.1 20.1 20.1
[16:36:46.014] <TB3>     INFO:    ----------------------------------------------------------------------
[16:36:46.015] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:36:46.017] <TB3>     INFO:    ----------------------------------------------------------------------
[16:36:46.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[16:36:46.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[16:36:46.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.5687 mA
[16:36:46.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 24.5687 mA
[16:36:46.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.7688 mA
[16:36:46.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  81 Ia 24.5687 mA
[16:36:46.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 22.9688 mA
[16:36:46.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  85 Ia 24.5687 mA
[16:36:46.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  83 Ia 24.5687 mA
[16:36:47.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  81 Ia 24.5687 mA
[16:36:47.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 23.7688 mA
[16:36:47.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 24.5687 mA
[16:36:47.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  78 Ia 22.9688 mA
[16:36:47.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.3687 mA
[16:36:47.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  71 Ia 24.5687 mA
[16:36:47.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  69 Ia 22.9688 mA
[16:36:47.748] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  75 Ia 24.5687 mA
[16:36:47.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  73 Ia 24.5687 mA
[16:36:47.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  71 Ia 24.5687 mA
[16:36:48.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  69 Ia 23.7688 mA
[16:36:48.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  70 Ia 23.7688 mA
[16:36:48.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  71 Ia 23.7688 mA
[16:36:48.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  72 Ia 24.5687 mA
[16:36:48.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  70 Ia 23.7688 mA
[16:36:48.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  71 Ia 23.7688 mA
[16:36:48.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3688 mA
[16:36:48.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 24.5687 mA
[16:36:48.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 24.5687 mA
[16:36:48.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  90 Ia 24.5687 mA
[16:36:49.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  88 Ia 23.7688 mA
[16:36:49.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 23.7688 mA
[16:36:49.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  90 Ia 24.5687 mA
[16:36:49.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  88 Ia 23.7688 mA
[16:36:49.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  89 Ia 24.5687 mA
[16:36:49.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  87 Ia 23.7688 mA
[16:36:49.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  88 Ia 23.7688 mA
[16:36:49.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  89 Ia 23.7688 mA
[16:36:49.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 25.3687 mA
[16:36:49.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  71 Ia 23.7688 mA
[16:36:50.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  72 Ia 23.7688 mA
[16:36:50.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  73 Ia 23.7688 mA
[16:36:50.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  74 Ia 24.5687 mA
[16:36:50.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  72 Ia 23.7688 mA
[16:36:50.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  73 Ia 23.7688 mA
[16:36:50.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  74 Ia 23.7688 mA
[16:36:50.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  75 Ia 24.5687 mA
[16:36:50.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  73 Ia 23.7688 mA
[16:36:50.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  74 Ia 24.5687 mA
[16:36:50.991] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  72 Ia 23.7688 mA
[16:36:51.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[16:36:51.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 23.7688 mA
[16:36:51.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 24.5687 mA
[16:36:51.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  78 Ia 23.7688 mA
[16:36:51.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  79 Ia 23.7688 mA
[16:36:51.602] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 24.5687 mA
[16:36:51.703] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 22.9688 mA
[16:36:51.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  84 Ia 25.3687 mA
[16:36:51.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  77 Ia 22.9688 mA
[16:36:52.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  83 Ia 25.3687 mA
[16:36:52.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  76 Ia 22.9688 mA
[16:36:52.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  82 Ia 24.5687 mA
[16:36:52.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.5687 mA
[16:36:52.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  99 Ia 24.5687 mA
[16:36:52.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  97 Ia 24.5687 mA
[16:36:52.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  95 Ia 24.5687 mA
[16:36:52.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  93 Ia 22.9688 mA
[16:36:52.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  99 Ia 24.5687 mA
[16:36:52.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  97 Ia 24.5687 mA
[16:36:53.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  95 Ia 23.7688 mA
[16:36:53.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  96 Ia 24.5687 mA
[16:36:53.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  94 Ia 23.7688 mA
[16:36:53.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  95 Ia 24.5687 mA
[16:36:53.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  93 Ia 22.9688 mA
[16:36:53.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[16:36:53.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[16:36:53.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[16:36:53.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 23.7688 mA
[16:36:53.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 23.7688 mA
[16:36:54.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 24.5687 mA
[16:36:54.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 22.9688 mA
[16:36:54.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  84 Ia 25.3687 mA
[16:36:54.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  77 Ia 22.9688 mA
[16:36:54.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  83 Ia 24.5687 mA
[16:36:54.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 24.5687 mA
[16:36:54.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  79 Ia 23.7688 mA
[16:36:54.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.3688 mA
[16:36:54.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  94 Ia 24.5687 mA
[16:36:54.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  92 Ia 24.5687 mA
[16:36:55.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  90 Ia 23.7688 mA
[16:36:55.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  91 Ia 23.7688 mA
[16:36:55.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  92 Ia 24.5687 mA
[16:36:55.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  90 Ia 23.7688 mA
[16:36:55.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  91 Ia 23.7688 mA
[16:36:55.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  92 Ia 24.5687 mA
[16:36:55.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  90 Ia 23.7688 mA
[16:36:55.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  91 Ia 23.7688 mA
[16:36:55.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  92 Ia 24.5687 mA
[16:36:55.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[16:36:56.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[16:36:56.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 23.7688 mA
[16:36:56.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 24.5687 mA
[16:36:56.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  81 Ia 23.7688 mA
[16:36:56.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  82 Ia 23.7688 mA
[16:36:56.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 24.5687 mA
[16:36:56.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  81 Ia 23.7688 mA
[16:36:56.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 23.7688 mA
[16:36:56.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  83 Ia 24.5687 mA
[16:36:56.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 23.7688 mA
[16:36:57.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 23.7688 mA
[16:36:57.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[16:36:57.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 25.3687 mA
[16:36:57.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[16:36:57.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[16:36:57.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[16:36:57.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  82 Ia 23.7688 mA
[16:36:57.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 24.5687 mA
[16:36:57.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 23.7688 mA
[16:36:57.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  82 Ia 23.7688 mA
[16:36:58.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  83 Ia 24.5687 mA
[16:36:58.162] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 23.7688 mA
[16:36:58.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  82 Ia 23.7688 mA
[16:36:58.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.3688 mA
[16:36:58.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 24.5687 mA
[16:36:58.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  92 Ia 24.5687 mA
[16:36:58.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  90 Ia 24.5687 mA
[16:36:58.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  88 Ia 23.7688 mA
[16:36:58.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  89 Ia 23.7688 mA
[16:36:58.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  90 Ia 24.5687 mA
[16:36:59.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  88 Ia 23.7688 mA
[16:36:59.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  89 Ia 23.7688 mA
[16:36:59.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  90 Ia 23.7688 mA
[16:36:59.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  91 Ia 24.5687 mA
[16:36:59.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  89 Ia 23.7688 mA
[16:36:59.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[16:36:59.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[16:36:59.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 24.5687 mA
[16:36:59.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 23.7688 mA
[16:36:59.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  86 Ia 23.7688 mA
[16:37:00.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  87 Ia 24.5687 mA
[16:37:00.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 23.7688 mA
[16:37:00.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  86 Ia 23.7688 mA
[16:37:00.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  87 Ia 23.7688 mA
[16:37:00.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  88 Ia 24.5687 mA
[16:37:00.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  86 Ia 23.7688 mA
[16:37:00.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  87 Ia 23.7688 mA
[16:37:00.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 19.7687 mA
[16:37:00.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana 103 Ia 24.5687 mA
[16:37:00.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana 101 Ia 24.5687 mA
[16:37:01.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  99 Ia 24.5687 mA
[16:37:01.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  97 Ia 23.7688 mA
[16:37:01.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  98 Ia 24.5687 mA
[16:37:01.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  96 Ia 23.7688 mA
[16:37:01.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  97 Ia 23.7688 mA
[16:37:01.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  98 Ia 24.5687 mA
[16:37:01.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  96 Ia 23.7688 mA
[16:37:01.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  97 Ia 23.7688 mA
[16:37:01.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  98 Ia 24.5687 mA
[16:37:02.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 20.5687 mA
[16:37:02.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  99 Ia 24.5687 mA
[16:37:02.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  97 Ia 24.5687 mA
[16:37:02.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  95 Ia 23.7688 mA
[16:37:02.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  96 Ia 24.5687 mA
[16:37:02.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  94 Ia 24.5687 mA
[16:37:02.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  92 Ia 23.7688 mA
[16:37:02.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  93 Ia 23.7688 mA
[16:37:02.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  94 Ia 24.5687 mA
[16:37:02.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  92 Ia 24.5687 mA
[16:37:03.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  90 Ia 22.9688 mA
[16:37:03.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  96 Ia 24.5687 mA
[16:37:03.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[16:37:03.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  76 Ia 23.7688 mA
[16:37:03.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  77 Ia 24.5687 mA
[16:37:03.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  75 Ia 23.7688 mA
[16:37:03.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  76 Ia 23.7688 mA
[16:37:03.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  77 Ia 24.5687 mA
[16:37:03.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  75 Ia 23.7688 mA
[16:37:03.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  76 Ia 24.5687 mA
[16:37:04.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 22.9688 mA
[16:37:04.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 25.3687 mA
[16:37:04.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  73 Ia 22.9688 mA
[16:37:04.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  79 Ia 24.5687 mA
[16:37:04.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[16:37:04.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 23.7688 mA
[16:37:04.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  77 Ia 24.5687 mA
[16:37:04.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 23.7688 mA
[16:37:04.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  76 Ia 24.5687 mA
[16:37:04.924] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  74 Ia 23.7688 mA
[16:37:05.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  75 Ia 23.7688 mA
[16:37:05.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  76 Ia 23.7688 mA
[16:37:05.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  77 Ia 24.5687 mA
[16:37:05.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 23.7688 mA
[16:37:05.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[16:37:05.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 24.5687 mA
[16:37:05.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[16:37:05.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  71
[16:37:05.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  89
[16:37:05.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  72
[16:37:05.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[16:37:05.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  93
[16:37:05.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[16:37:05.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  92
[16:37:05.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[16:37:05.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  82
[16:37:05.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  89
[16:37:05.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  87
[16:37:05.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  98
[16:37:05.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  96
[16:37:05.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[16:37:05.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[16:37:07.393] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[16:37:07.393] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  19.3  20.9  19.3  19.3  20.1  19.3  19.3  19.3  20.1  20.1  20.1  20.9  20.1
[16:37:07.423] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:07.423] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[16:37:07.423] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:07.565] <TB3>     INFO: Expecting 231680 events.
[16:37:15.746] <TB3>     INFO: 231680 events read in total (7464ms).
[16:37:15.903] <TB3>     INFO: Test took 8478ms.
[16:37:16.104] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 101 and Delta(CalDel) = 58
[16:37:16.108] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 115 and Delta(CalDel) = 59
[16:37:16.113] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 61
[16:37:16.117] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 62
[16:37:16.121] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 108 and Delta(CalDel) = 58
[16:37:16.124] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 77 and Delta(CalDel) = 62
[16:37:16.128] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 76 and Delta(CalDel) = 58
[16:37:16.132] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 117 and Delta(CalDel) = 58
[16:37:16.135] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 59
[16:37:16.139] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 62
[16:37:16.142] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 59
[16:37:16.146] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 97 and Delta(CalDel) = 63
[16:37:16.151] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 58
[16:37:16.154] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 74 and Delta(CalDel) = 60
[16:37:16.170] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 110 and Delta(CalDel) = 61
[16:37:16.174] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 61
[16:37:16.218] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:37:16.258] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:16.258] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:37:16.258] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:16.404] <TB3>     INFO: Expecting 231680 events.
[16:37:24.739] <TB3>     INFO: 231680 events read in total (7620ms).
[16:37:24.744] <TB3>     INFO: Test took 8482ms.
[16:37:24.771] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[16:37:25.077] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28.5
[16:37:25.081] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[16:37:25.084] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[16:37:25.090] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[16:37:25.094] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[16:37:25.098] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[16:37:25.101] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[16:37:25.105] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 111 +/- 30.5
[16:37:25.112] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[16:37:25.116] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[16:37:25.119] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[16:37:25.123] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[16:37:25.129] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[16:37:25.133] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[16:37:25.136] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[16:37:25.174] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:37:25.174] <TB3>     INFO: CalDel:      127   120   140   144   126   137   135   124   111   143   131   137   129   131   132   140
[16:37:25.174] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    54    51
[16:37:25.179] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C0.dat
[16:37:25.179] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C1.dat
[16:37:25.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C2.dat
[16:37:25.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C3.dat
[16:37:25.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C4.dat
[16:37:25.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C5.dat
[16:37:25.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C6.dat
[16:37:25.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C7.dat
[16:37:25.180] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C8.dat
[16:37:25.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C9.dat
[16:37:25.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C10.dat
[16:37:25.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C11.dat
[16:37:25.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C12.dat
[16:37:25.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C13.dat
[16:37:25.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C14.dat
[16:37:25.181] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters_C15.dat
[16:37:25.181] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:37:25.181] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:37:25.181] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[16:37:25.181] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:37:25.270] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:37:25.270] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:37:25.270] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:37:25.270] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:37:25.273] <TB3>     INFO: ######################################################################
[16:37:25.273] <TB3>     INFO: PixTestTiming::doTest()
[16:37:25.273] <TB3>     INFO: ######################################################################
[16:37:25.273] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:25.273] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[16:37:25.273] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:25.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:37:27.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:37:29.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:37:31.755] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:37:34.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:37:36.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:37:38.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:37:40.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:37:43.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:37:45.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:37:47.705] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:37:50.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:37:52.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:37:54.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:37:56.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:37:59.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:38:01.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:38:02.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:38:04.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:38:05.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:38:07.526] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:38:09.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:38:10.570] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:38:12.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:38:13.614] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:38:15.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:38:18.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:38:21.948] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:38:25.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:38:28.755] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:38:32.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:38:35.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:38:38.969] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:38:40.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:38:42.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:38:43.531] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:38:45.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:38:46.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:38:48.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:38:49.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:38:51.153] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:38:53.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:38:55.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:38:57.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:39:00.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:39:02.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:39:04.798] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:39:07.071] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:39:09.347] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:39:11.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:39:13.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:39:16.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:39:18.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:39:20.792] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:39:23.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:39:25.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:39:27.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:39:29.916] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:39:32.199] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:39:34.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:39:36.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:39:39.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:39:41.319] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:39:43.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:39:45.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:39:48.178] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:39:50.475] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:39:52.758] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:39:55.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:39:57.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:39:59.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:40:01.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:40:04.122] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:40:06.395] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:40:08.678] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:40:10.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:40:13.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:40:15.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:40:17.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:40:20.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:40:22.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:40:27.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:40:28.748] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:40:30.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:40:31.790] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:40:33.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:40:34.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:40:36.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:40:37.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:40:39.422] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:40:40.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:40:42.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:40:44.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:40:45.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:40:47.058] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:40:48.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:40:50.117] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:40:51.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:40:53.169] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:40:54.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:40:56.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:40:57.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:40:59.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:41:00.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:41:02.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:41:04.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:41:06.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:41:09.119] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:41:11.391] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:41:13.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:41:15.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:41:18.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:41:20.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:41:22.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:41:25.094] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:41:27.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:41:29.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:41:31.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:41:34.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:41:36.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:41:38.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:41:41.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:41:43.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:41:45.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:41:47.849] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:41:50.132] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:41:52.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:41:54.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:41:57.339] <TB3>     INFO: TBM Phase Settings: 236
[16:41:57.339] <TB3>     INFO: 400MHz Phase: 3
[16:41:57.339] <TB3>     INFO: 160MHz Phase: 7
[16:41:57.339] <TB3>     INFO: Functional Phase Area: 5
[16:41:57.342] <TB3>     INFO: Test took 272069 ms.
[16:41:57.342] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:41:57.343] <TB3>     INFO:    ----------------------------------------------------------------------
[16:41:57.343] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[16:41:57.343] <TB3>     INFO:    ----------------------------------------------------------------------
[16:41:57.343] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:41:58.483] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:42:00.389] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:42:02.289] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:42:04.193] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:42:06.110] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:42:08.012] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:42:09.911] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:42:13.694] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:42:17.846] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:42:22.009] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:42:26.159] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:42:30.312] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:42:34.467] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:42:38.807] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:42:42.965] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:42:47.303] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:42:48.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:42:50.347] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:42:52.623] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:42:54.897] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:42:57.175] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:42:59.449] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:43:01.725] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:43:03.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:43:04.766] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:43:06.285] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:43:08.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:43:10.835] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:43:13.119] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:43:15.392] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:43:17.667] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:43:19.205] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:43:20.727] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:43:22.249] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:43:24.525] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:43:26.799] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:43:29.071] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:43:31.343] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:43:33.617] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:43:35.137] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:43:36.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:43:38.180] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:43:40.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:43:42.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:43:45.010] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:43:47.294] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:43:49.570] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:43:51.089] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:43:52.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:43:54.141] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:43:56.416] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:43:58.689] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:44:00.964] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:44:03.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:44:05.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:44:07.037] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:44:08.560] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:44:10.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:44:12.353] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:44:14.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:44:16.154] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:44:17.679] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:44:19.953] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:44:21.857] <TB3>     INFO: ROC Delay Settings: 228
[16:44:21.857] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[16:44:21.857] <TB3>     INFO: ROC Port 0 Delay: 4
[16:44:21.857] <TB3>     INFO: ROC Port 1 Delay: 4
[16:44:21.857] <TB3>     INFO: Functional ROC Area: 5
[16:44:21.860] <TB3>     INFO: Test took 144517 ms.
[16:44:21.860] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[16:44:21.860] <TB3>     INFO:    ----------------------------------------------------------------------
[16:44:21.860] <TB3>     INFO:    PixTestTiming::TimingTest()
[16:44:21.860] <TB3>     INFO:    ----------------------------------------------------------------------
[16:44:23.004] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e062 c000 a101 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e062 c000 
[16:44:23.004] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a102 8000 4388 4388 4389 4388 4388 4388 4388 4388 e022 c000 
[16:44:23.004] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a103 8040 4388 4389 4389 4388 4388 4388 4388 4388 e022 c000 
[16:44:23.004] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:44:37.438] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:37.438] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:44:51.430] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:51.430] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:45:05.448] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:05.448] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:45:19.674] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:19.674] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:45:33.692] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:33.692] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:45:48.011] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:48.011] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:46:01.961] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:01.961] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:46:15.856] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:15.856] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:46:30.058] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:30.058] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:46:44.031] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:44.412] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:44.429] <TB3>     INFO: Decoding statistics:
[16:46:44.429] <TB3>     INFO:   General information:
[16:46:44.429] <TB3>     INFO: 	 16bit words read:         240000000
[16:46:44.429] <TB3>     INFO: 	 valid events total:       20000000
[16:46:44.429] <TB3>     INFO: 	 empty events:             20000000
[16:46:44.429] <TB3>     INFO: 	 valid events with pixels: 0
[16:46:44.429] <TB3>     INFO: 	 valid pixel hits:         0
[16:46:44.429] <TB3>     INFO:   Event errors: 	           0
[16:46:44.429] <TB3>     INFO: 	 start marker:             0
[16:46:44.429] <TB3>     INFO: 	 stop marker:              0
[16:46:44.429] <TB3>     INFO: 	 overflow:                 0
[16:46:44.429] <TB3>     INFO: 	 invalid 5bit words:       0
[16:46:44.429] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[16:46:44.429] <TB3>     INFO:   TBM errors: 		           0
[16:46:44.429] <TB3>     INFO: 	 flawed TBM headers:       0
[16:46:44.429] <TB3>     INFO: 	 flawed TBM trailers:      0
[16:46:44.429] <TB3>     INFO: 	 event ID mismatches:      0
[16:46:44.429] <TB3>     INFO:   ROC errors: 		           0
[16:46:44.429] <TB3>     INFO: 	 missing ROC header(s):    0
[16:46:44.429] <TB3>     INFO: 	 misplaced readback start: 0
[16:46:44.429] <TB3>     INFO:   Pixel decoding errors:	   0
[16:46:44.429] <TB3>     INFO: 	 pixel data incomplete:    0
[16:46:44.429] <TB3>     INFO: 	 pixel address:            0
[16:46:44.429] <TB3>     INFO: 	 pulse height fill bit:    0
[16:46:44.429] <TB3>     INFO: 	 buffer corruption:        0
[16:46:44.429] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.429] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:46:44.429] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.429] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.429] <TB3>     INFO:    Read back bit status: 1
[16:46:44.429] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.429] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.429] <TB3>     INFO:    Timings are good!
[16:46:44.429] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.429] <TB3>     INFO: Test took 142569 ms.
[16:46:44.429] <TB3>     INFO: PixTestTiming::TimingTest() done.
[16:46:44.429] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:46:44.430] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:46:44.430] <TB3>     INFO: PixTestTiming::doTest took 559160 ms.
[16:46:44.430] <TB3>     INFO: PixTestTiming::doTest() done
[16:46:44.430] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:46:44.430] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[16:46:44.430] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[16:46:44.430] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[16:46:44.430] <TB3>     INFO: Write out ROCDelayScan3_V0
[16:46:44.431] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:46:44.431] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:46:44.779] <TB3>     INFO: ######################################################################
[16:46:44.780] <TB3>     INFO: PixTestAlive::doTest()
[16:46:44.780] <TB3>     INFO: ######################################################################
[16:46:44.784] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.784] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:46:44.784] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:44.785] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:46:45.141] <TB3>     INFO: Expecting 41600 events.
[16:46:49.197] <TB3>     INFO: 41600 events read in total (3341ms).
[16:46:49.198] <TB3>     INFO: Test took 4412ms.
[16:46:49.206] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:49.206] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:46:49.206] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:46:49.580] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:46:49.580] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1    0    0    1    0
[16:46:49.580] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    1    0    0    1    0
[16:46:49.589] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:49.589] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:46:49.589] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:49.591] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:46:49.935] <TB3>     INFO: Expecting 41600 events.
[16:46:52.929] <TB3>     INFO: 41600 events read in total (2279ms).
[16:46:52.930] <TB3>     INFO: Test took 3339ms.
[16:46:52.930] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:52.930] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:46:52.930] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:46:52.931] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:46:53.331] <TB3>     INFO: PixTestAlive::maskTest() done
[16:46:53.331] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:46:53.334] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:53.334] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:46:53.334] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:53.336] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:46:53.680] <TB3>     INFO: Expecting 41600 events.
[16:46:57.719] <TB3>     INFO: 41600 events read in total (3324ms).
[16:46:57.720] <TB3>     INFO: Test took 4384ms.
[16:46:57.730] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:57.730] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:46:57.730] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:46:58.106] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:46:58.106] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:46:58.106] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:46:58.106] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:46:58.113] <TB3>     INFO: ######################################################################
[16:46:58.113] <TB3>     INFO: PixTestTrim::doTest()
[16:46:58.113] <TB3>     INFO: ######################################################################
[16:46:58.117] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:58.117] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:46:58.117] <TB3>     INFO:    ----------------------------------------------------------------------
[16:46:58.196] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:46:58.196] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:46:58.216] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:46:58.216] <TB3>     INFO:     run 1 of 1
[16:46:58.216] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:58.560] <TB3>     INFO: Expecting 5025280 events.
[16:47:43.515] <TB3>     INFO: 1371520 events read in total (44240ms).
[16:48:28.427] <TB3>     INFO: 2724232 events read in total (89152ms).
[16:49:15.571] <TB3>     INFO: 4084352 events read in total (136297ms).
[16:49:46.204] <TB3>     INFO: 5025280 events read in total (166929ms).
[16:49:46.256] <TB3>     INFO: Test took 168040ms.
[16:49:46.322] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:46.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:49:48.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:49:49.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:49:51.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:49:52.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:49:53.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:49:55.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:49:56.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:49:58.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:49:59.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:50:01.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:50:02.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:50:04.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:50:06.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:50:07.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:50:09.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:50:10.510] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 185700352
[16:50:10.516] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3268 minThrLimit = 91.3157 minThrNLimit = 121.714 -> result = 91.3268 -> 91
[16:50:10.516] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.278 minThrLimit = 100.275 minThrNLimit = 128.491 -> result = 100.278 -> 100
[16:50:10.517] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.199 minThrLimit = 81.1651 minThrNLimit = 107.856 -> result = 81.199 -> 81
[16:50:10.520] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5778 minThrLimit = 99.5647 minThrNLimit = 131.029 -> result = 99.5778 -> 99
[16:50:10.525] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8044 minThrLimit = 91.8042 minThrNLimit = 124.425 -> result = 91.8044 -> 91
[16:50:10.525] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3202 minThrLimit = 85.3156 minThrNLimit = 111.837 -> result = 85.3202 -> 85
[16:50:10.526] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7446 minThrLimit = 87.734 minThrNLimit = 111.744 -> result = 87.7446 -> 87
[16:50:10.526] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.315 minThrLimit = 102.29 minThrNLimit = 124.846 -> result = 102.315 -> 102
[16:50:10.530] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.033 minThrLimit = 103.029 minThrNLimit = 127.673 -> result = 103.033 -> 103
[16:50:10.531] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2634 minThrLimit = 97.213 minThrNLimit = 121.123 -> result = 97.2634 -> 97
[16:50:10.532] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7078 minThrLimit = 85.6677 minThrNLimit = 111.328 -> result = 85.7078 -> 85
[16:50:10.532] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.074 minThrLimit = 101.041 minThrNLimit = 125.485 -> result = 101.074 -> 101
[16:50:10.533] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4214 minThrLimit = 82.4212 minThrNLimit = 107.739 -> result = 82.4214 -> 82
[16:50:10.533] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7694 minThrLimit = 96.7575 minThrNLimit = 119.087 -> result = 96.7694 -> 96
[16:50:10.535] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.896 minThrLimit = 109.883 minThrNLimit = 138.331 -> result = 109.896 -> 109
[16:50:10.536] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9915 minThrLimit = 93.9819 minThrNLimit = 115.709 -> result = 93.9915 -> 93
[16:50:10.536] <TB3>     INFO: ROC 0 VthrComp = 91
[16:50:10.536] <TB3>     INFO: ROC 1 VthrComp = 100
[16:50:10.536] <TB3>     INFO: ROC 2 VthrComp = 81
[16:50:10.536] <TB3>     INFO: ROC 3 VthrComp = 99
[16:50:10.536] <TB3>     INFO: ROC 4 VthrComp = 91
[16:50:10.536] <TB3>     INFO: ROC 5 VthrComp = 85
[16:50:10.536] <TB3>     INFO: ROC 6 VthrComp = 87
[16:50:10.536] <TB3>     INFO: ROC 7 VthrComp = 102
[16:50:10.537] <TB3>     INFO: ROC 8 VthrComp = 103
[16:50:10.538] <TB3>     INFO: ROC 9 VthrComp = 97
[16:50:10.545] <TB3>     INFO: ROC 10 VthrComp = 85
[16:50:10.548] <TB3>     INFO: ROC 11 VthrComp = 101
[16:50:10.548] <TB3>     INFO: ROC 12 VthrComp = 82
[16:50:10.549] <TB3>     INFO: ROC 13 VthrComp = 96
[16:50:10.550] <TB3>     INFO: ROC 14 VthrComp = 109
[16:50:10.551] <TB3>     INFO: ROC 15 VthrComp = 93
[16:50:10.552] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:50:10.552] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:50:10.650] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:50:10.651] <TB3>     INFO:     run 1 of 1
[16:50:10.657] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:11.878] <TB3>     INFO: Expecting 5025280 events.
[16:50:48.042] <TB3>     INFO: 884032 events read in total (35448ms).
[16:51:22.779] <TB3>     INFO: 1765880 events read in total (70186ms).
[16:51:58.873] <TB3>     INFO: 2646384 events read in total (106279ms).
[16:52:37.209] <TB3>     INFO: 3518136 events read in total (144615ms).
[16:53:14.928] <TB3>     INFO: 4385360 events read in total (182334ms).
[16:53:40.869] <TB3>     INFO: 5025280 events read in total (208275ms).
[16:53:40.948] <TB3>     INFO: Test took 210287ms.
[16:53:41.134] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:41.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:53:43.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:53:44.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:53:46.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:53:47.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:53:49.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:53:51.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:53:52.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:53:54.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:53:56.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:53:57.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:53:59.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:01.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:02.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:04.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:06.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:07.779] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302108672
[16:54:07.783] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.0167 for pixel 16/1 mean/min/max = 44.2488/33.4252/55.0723
[16:54:07.783] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.4352 for pixel 18/64 mean/min/max = 44.2657/31.9932/56.5383
[16:54:07.789] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.1276 for pixel 18/9 mean/min/max = 43.3957/32.6536/54.1378
[16:54:07.789] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.8476 for pixel 2/7 mean/min/max = 44.028/31.969/56.0869
[16:54:07.789] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.3929 for pixel 0/79 mean/min/max = 44.1534/33.9101/54.3967
[16:54:07.790] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.0461 for pixel 1/5 mean/min/max = 43.9347/32.1551/55.7142
[16:54:07.790] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.3574 for pixel 51/21 mean/min/max = 43.6877/32.8334/54.5421
[16:54:07.790] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.2716 for pixel 11/78 mean/min/max = 46.5049/31.7201/61.2897
[16:54:07.791] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.4918 for pixel 25/2 mean/min/max = 44.9667/31.3993/58.5342
[16:54:07.791] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.9672 for pixel 30/1 mean/min/max = 44.3347/31.685/56.9844
[16:54:07.791] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.9823 for pixel 0/79 mean/min/max = 44.3697/32.5878/56.1516
[16:54:07.792] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9881 for pixel 16/5 mean/min/max = 43.9383/31.5635/56.313
[16:54:07.792] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.3004 for pixel 20/9 mean/min/max = 43.9794/32.6331/55.3256
[16:54:07.793] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.8223 for pixel 26/3 mean/min/max = 44.5239/32.9455/56.1023
[16:54:07.793] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 67.2806 for pixel 2/7 mean/min/max = 49.938/32.5617/67.3143
[16:54:07.793] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 61.2968 for pixel 3/0 mean/min/max = 46.8132/32.0958/61.5307
[16:54:07.794] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:54:07.926] <TB3>     INFO: Expecting 411648 events.
[16:54:15.514] <TB3>     INFO: 411648 events read in total (6873ms).
[16:54:15.521] <TB3>     INFO: Expecting 411648 events.
[16:54:23.071] <TB3>     INFO: 411648 events read in total (6890ms).
[16:54:23.081] <TB3>     INFO: Expecting 411648 events.
[16:54:30.706] <TB3>     INFO: 411648 events read in total (6965ms).
[16:54:30.719] <TB3>     INFO: Expecting 411648 events.
[16:54:38.342] <TB3>     INFO: 411648 events read in total (6967ms).
[16:54:38.359] <TB3>     INFO: Expecting 411648 events.
[16:54:45.815] <TB3>     INFO: 411648 events read in total (6803ms).
[16:54:45.832] <TB3>     INFO: Expecting 411648 events.
[16:54:53.481] <TB3>     INFO: 411648 events read in total (6989ms).
[16:54:53.509] <TB3>     INFO: Expecting 411648 events.
[16:55:00.950] <TB3>     INFO: 411648 events read in total (6795ms).
[16:55:00.973] <TB3>     INFO: Expecting 411648 events.
[16:55:08.452] <TB3>     INFO: 411648 events read in total (6825ms).
[16:55:08.481] <TB3>     INFO: Expecting 411648 events.
[16:55:16.021] <TB3>     INFO: 411648 events read in total (6897ms).
[16:55:16.050] <TB3>     INFO: Expecting 411648 events.
[16:55:23.821] <TB3>     INFO: 411648 events read in total (7126ms).
[16:55:23.852] <TB3>     INFO: Expecting 411648 events.
[16:55:31.482] <TB3>     INFO: 411648 events read in total (6991ms).
[16:55:31.516] <TB3>     INFO: Expecting 411648 events.
[16:55:39.040] <TB3>     INFO: 411648 events read in total (6879ms).
[16:55:39.076] <TB3>     INFO: Expecting 411648 events.
[16:55:46.854] <TB3>     INFO: 411648 events read in total (7141ms).
[16:55:46.892] <TB3>     INFO: Expecting 411648 events.
[16:55:54.282] <TB3>     INFO: 411648 events read in total (6761ms).
[16:55:54.323] <TB3>     INFO: Expecting 411648 events.
[16:56:01.874] <TB3>     INFO: 411648 events read in total (6914ms).
[16:56:01.919] <TB3>     INFO: Expecting 411648 events.
[16:56:09.356] <TB3>     INFO: 411648 events read in total (6811ms).
[16:56:09.404] <TB3>     INFO: Test took 121611ms.
[16:56:09.889] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 155.885 < 35 for itrim+1 = 218; old thr = 13.8306 ... break
[16:56:09.934] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2919 < 35 for itrim = 114; old thr = 34.2604 ... break
[16:56:09.982] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4295 < 35 for itrim = 106; old thr = 34.449 ... break
[16:56:10.030] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0032 < 35 for itrim = 114; old thr = 33.5483 ... break
[16:56:10.067] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1914 < 35 for itrim+1 = 92; old thr = 34.6945 ... break
[16:56:10.107] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2824 < 35 for itrim+1 = 95; old thr = 34.7379 ... break
[16:56:10.146] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5291 < 35 for itrim+1 = 97; old thr = 34.5305 ... break
[16:56:10.178] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7868 < 35 for itrim+1 = 107; old thr = 34.9916 ... break
[16:56:10.218] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7085 < 35 for itrim = 107; old thr = 34.0831 ... break
[16:56:10.268] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3273 < 35 for itrim+1 = 111; old thr = 34.7755 ... break
[16:56:10.295] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0621 < 35 for itrim+1 = 82; old thr = 34.792 ... break
[16:56:10.334] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 105; old thr = 33.4952 ... break
[16:56:10.381] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9434 < 35 for itrim+1 = 112; old thr = 34.989 ... break
[16:56:10.415] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1045 < 35 for itrim+1 = 88; old thr = 34.7101 ... break
[16:56:10.452] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8104 < 35 for itrim+1 = 148; old thr = 34.8037 ... break
[16:56:10.489] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4089 < 35 for itrim+1 = 117; old thr = 34.6088 ... break
[16:56:10.566] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:56:10.577] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:56:10.577] <TB3>     INFO:     run 1 of 1
[16:56:10.577] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:56:10.921] <TB3>     INFO: Expecting 5025280 events.
[16:56:46.342] <TB3>     INFO: 866480 events read in total (34706ms).
[16:57:21.731] <TB3>     INFO: 1731512 events read in total (70095ms).
[16:57:56.333] <TB3>     INFO: 2595496 events read in total (104697ms).
[16:58:31.012] <TB3>     INFO: 3451432 events read in total (139376ms).
[16:59:05.381] <TB3>     INFO: 4303352 events read in total (173745ms).
[16:59:35.023] <TB3>     INFO: 5025280 events read in total (203387ms).
[16:59:35.098] <TB3>     INFO: Test took 204521ms.
[16:59:35.284] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:35.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:37.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:38.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:40.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:59:41.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:59:43.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:59:45.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:59:46.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:59:48.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:59:49.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:59:51.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:59:52.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:54.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:56.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:57.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:59.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:00.980] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259616768
[17:00:00.981] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 52.089784
[17:00:01.056] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 62 (-1/-1) hits flags = 528 (plus default)
[17:00:01.066] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:00:01.066] <TB3>     INFO:     run 1 of 1
[17:00:01.066] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:01.411] <TB3>     INFO: Expecting 2063360 events.
[17:00:40.800] <TB3>     INFO: 1131056 events read in total (38674ms).
[17:01:14.071] <TB3>     INFO: 2063360 events read in total (71945ms).
[17:01:14.094] <TB3>     INFO: Test took 73028ms.
[17:01:14.141] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:14.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:15.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:16.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:17.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:18.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:19.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:01:20.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:01:21.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:01:22.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:01:23.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:01:24.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:01:25.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:01:26.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:01:27.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:01:28.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:01:29.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:01:30.526] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293822464
[17:01:30.607] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.596675 .. 43.942156
[17:01:30.683] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 53 (-1/-1) hits flags = 528 (plus default)
[17:01:30.693] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:01:30.693] <TB3>     INFO:     run 1 of 1
[17:01:30.693] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:01:31.036] <TB3>     INFO: Expecting 1664000 events.
[17:02:12.935] <TB3>     INFO: 1200392 events read in total (41184ms).
[17:02:29.361] <TB3>     INFO: 1664000 events read in total (57611ms).
[17:02:29.376] <TB3>     INFO: Test took 58683ms.
[17:02:29.407] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:29.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:30.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:31.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:32.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:33.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:34.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:02:35.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:02:36.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:02:37.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:02:38.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:02:39.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:02:40.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:02:41.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:02:42.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:02:43.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:02:44.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:02:45.418] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324014080
[17:02:45.498] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.102893 .. 39.942041
[17:02:45.574] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 49 (-1/-1) hits flags = 528 (plus default)
[17:02:45.584] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:02:45.584] <TB3>     INFO:     run 1 of 1
[17:02:45.584] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:02:45.928] <TB3>     INFO: Expecting 1297920 events.
[17:03:28.260] <TB3>     INFO: 1199920 events read in total (41617ms).
[17:03:32.110] <TB3>     INFO: 1297920 events read in total (45467ms).
[17:03:32.123] <TB3>     INFO: Test took 46539ms.
[17:03:32.151] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:32.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:33.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:34.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:34.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:03:35.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:03:36.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:37.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:38.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:39.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:40.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:41.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:42.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:43.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:43.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:44.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:45.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:46.679] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327327744
[17:03:46.764] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.296630 .. 39.259994
[17:03:46.839] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 49 (-1/-1) hits flags = 528 (plus default)
[17:03:46.849] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:03:46.849] <TB3>     INFO:     run 1 of 1
[17:03:46.849] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:47.193] <TB3>     INFO: Expecting 1231360 events.
[17:04:29.837] <TB3>     INFO: 1182760 events read in total (41928ms).
[17:04:31.939] <TB3>     INFO: 1231360 events read in total (44031ms).
[17:04:31.957] <TB3>     INFO: Test took 45109ms.
[17:04:31.988] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:04:32.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:04:32.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:04:33.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:34.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:35.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:36.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:37.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:38.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:04:39.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:04:40.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:04:41.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:04:42.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:04:43.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:04:44.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:04:45.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:04:46.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:04:47.118] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338210816
[17:04:47.202] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:04:47.202] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:04:47.213] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:04:47.213] <TB3>     INFO:     run 1 of 1
[17:04:47.213] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:47.555] <TB3>     INFO: Expecting 1364480 events.
[17:05:27.264] <TB3>     INFO: 1075392 events read in total (38994ms).
[17:05:38.188] <TB3>     INFO: 1364480 events read in total (49919ms).
[17:05:38.204] <TB3>     INFO: Test took 50991ms.
[17:05:38.241] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:38.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:39.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:40.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:41.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:42.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:43.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:44.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:45.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:46.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:47.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:48.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:48.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:49.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:50.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:51.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:52.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:53.815] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356151296
[17:05:53.849] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C0.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C1.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C2.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C3.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C4.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C5.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C6.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C7.dat
[17:05:53.850] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C8.dat
[17:05:53.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C9.dat
[17:05:53.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C10.dat
[17:05:53.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C11.dat
[17:05:53.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C12.dat
[17:05:53.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C13.dat
[17:05:53.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C14.dat
[17:05:53.851] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C15.dat
[17:05:53.851] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C0.dat
[17:05:53.860] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C1.dat
[17:05:53.867] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C2.dat
[17:05:53.874] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C3.dat
[17:05:53.881] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C4.dat
[17:05:53.888] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C5.dat
[17:05:53.895] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C6.dat
[17:05:53.902] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C7.dat
[17:05:53.909] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C8.dat
[17:05:53.916] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C9.dat
[17:05:53.924] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C10.dat
[17:05:53.931] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C11.dat
[17:05:53.938] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C12.dat
[17:05:53.945] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C13.dat
[17:05:53.952] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C14.dat
[17:05:53.959] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//trimParameters35_C15.dat
[17:05:53.966] <TB3>     INFO: PixTestTrim::trimTest() done
[17:05:53.966] <TB3>     INFO: vtrim:     218 114 106 114  92  95  97 107 107 111  82 105 112  88 148 117 
[17:05:53.966] <TB3>     INFO: vthrcomp:   91 100  81  99  91  85  87 102 103  97  85 101  82  96 109  93 
[17:05:53.966] <TB3>     INFO: vcal mean:  35.00  34.96  34.94  35.02  34.95  34.94  35.00  34.97  34.93  34.94  35.01  34.95  34.99  34.99  34.97  34.98 
[17:05:53.966] <TB3>     INFO: vcal RMS:    1.11   0.80   0.77   0.79   0.70   0.78   0.79   0.88   0.87   0.86   0.74   1.03   0.83   0.80   1.08   0.84 
[17:05:53.966] <TB3>     INFO: bits mean:  12.25   9.86  10.36   9.96   8.99   9.91   9.94   9.22   9.83  10.19   9.23  10.31  10.31   9.73   9.04   9.36 
[17:05:53.966] <TB3>     INFO: bits RMS:    1.33   2.65   2.33   2.61   2.73   2.57   2.52   2.81   2.65   2.54   2.86   2.53   2.35   2.55   2.49   2.67 
[17:05:53.977] <TB3>     INFO:    ----------------------------------------------------------------------
[17:05:53.977] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:05:53.977] <TB3>     INFO:    ----------------------------------------------------------------------
[17:05:53.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:05:53.980] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:05:53.990] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:05:53.990] <TB3>     INFO:     run 1 of 1
[17:05:53.990] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:05:54.337] <TB3>     INFO: Expecting 4160000 events.
[17:06:40.465] <TB3>     INFO: 1113820 events read in total (45414ms).
[17:07:25.279] <TB3>     INFO: 2214565 events read in total (90228ms).
[17:08:09.859] <TB3>     INFO: 3301370 events read in total (134808ms).
[17:08:44.915] <TB3>     INFO: 4160000 events read in total (169864ms).
[17:08:44.985] <TB3>     INFO: Test took 170996ms.
[17:08:45.121] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:45.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:47.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:49.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:51.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:52.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:54.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:56.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:58.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:00.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:02.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:04.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:06.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:08.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:09.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:11.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:13.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:15.522] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348790784
[17:09:15.522] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:09:15.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:09:15.596] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[17:09:15.607] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:15.607] <TB3>     INFO:     run 1 of 1
[17:09:15.607] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:15.951] <TB3>     INFO: Expecting 4180800 events.
[17:10:00.945] <TB3>     INFO: 1073215 events read in total (44279ms).
[17:10:45.094] <TB3>     INFO: 2136195 events read in total (88428ms).
[17:11:29.539] <TB3>     INFO: 3186315 events read in total (132873ms).
[17:12:10.885] <TB3>     INFO: 4180800 events read in total (174219ms).
[17:12:10.964] <TB3>     INFO: Test took 175357ms.
[17:12:11.109] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:11.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:12:13.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:12:15.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:12:17.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:12:18.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:12:20.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:12:22.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:12:24.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:12:26.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:12:28.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:12:30.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:32.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:34.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:35.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:37.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:39.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:12:41.590] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393310208
[17:12:41.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:12:41.667] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:12:41.667] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[17:12:41.677] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:12:41.677] <TB3>     INFO:     run 1 of 1
[17:12:41.677] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:12:42.019] <TB3>     INFO: Expecting 3848000 events.
[17:13:28.113] <TB3>     INFO: 1112435 events read in total (45378ms).
[17:14:13.144] <TB3>     INFO: 2209890 events read in total (90410ms).
[17:14:57.034] <TB3>     INFO: 3294345 events read in total (134299ms).
[17:15:20.051] <TB3>     INFO: 3848000 events read in total (157316ms).
[17:15:20.112] <TB3>     INFO: Test took 158435ms.
[17:15:20.231] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:15:20.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:15:22.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:15:24.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:15:25.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:15:27.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:15:29.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:15:31.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:15:33.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:15:35.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:15:36.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:15:38.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:15:40.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:15:42.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:15:44.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:15:45.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:15:47.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:15:49.429] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 402771968
[17:15:49.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:15:49.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:15:49.507] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[17:15:49.518] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:15:49.518] <TB3>     INFO:     run 1 of 1
[17:15:49.518] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:15:49.864] <TB3>     INFO: Expecting 3868800 events.
[17:16:34.636] <TB3>     INFO: 1108630 events read in total (44057ms).
[17:17:19.493] <TB3>     INFO: 2203520 events read in total (88914ms).
[17:18:04.540] <TB3>     INFO: 3285275 events read in total (133961ms).
[17:18:28.837] <TB3>     INFO: 3868800 events read in total (158258ms).
[17:18:28.897] <TB3>     INFO: Test took 159379ms.
[17:18:29.021] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:18:29.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:18:31.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:18:32.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:18:34.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:18:36.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:18:38.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:18:40.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:18:42.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:18:44.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:18:45.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:18:47.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:18:49.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:18:51.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:18:53.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:18:54.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:18:56.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:18:58.557] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416595968
[17:18:58.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:18:58.631] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:18:58.631] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 186 (-1/-1) hits flags = 528 (plus default)
[17:18:58.641] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:18:58.641] <TB3>     INFO:     run 1 of 1
[17:18:58.642] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:18:58.985] <TB3>     INFO: Expecting 3889600 events.
[17:19:44.715] <TB3>     INFO: 1105795 events read in total (45015ms).
[17:20:31.114] <TB3>     INFO: 2197790 events read in total (91414ms).
[17:21:16.095] <TB3>     INFO: 3276235 events read in total (136395ms).
[17:21:41.623] <TB3>     INFO: 3889600 events read in total (161923ms).
[17:21:41.687] <TB3>     INFO: Test took 163045ms.
[17:21:41.811] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:21:42.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:21:43.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:21:45.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:21:47.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:21:49.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:21:51.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:21:53.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:21:55.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:21:57.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:21:59.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:22:01.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:22:02.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:22:04.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:22:06.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:22:08.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:22:10.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:22:11.968] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416669696
[17:22:11.969] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.62656, thr difference RMS: 1.34232
[17:22:11.969] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.45821, thr difference RMS: 1.59274
[17:22:11.969] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.15839, thr difference RMS: 1.17936
[17:22:11.970] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.78483, thr difference RMS: 1.54121
[17:22:11.970] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.18249, thr difference RMS: 1.20995
[17:22:11.970] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.71911, thr difference RMS: 1.20943
[17:22:11.971] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.28043, thr difference RMS: 1.4065
[17:22:11.971] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.5961, thr difference RMS: 1.36118
[17:22:11.971] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.83947, thr difference RMS: 1.22435
[17:22:11.971] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.25368, thr difference RMS: 1.66784
[17:22:11.972] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.16992, thr difference RMS: 1.33595
[17:22:11.972] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.69121, thr difference RMS: 1.78801
[17:22:11.972] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.0383, thr difference RMS: 1.20857
[17:22:11.972] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.30416, thr difference RMS: 1.64449
[17:22:11.973] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.4684, thr difference RMS: 1.52432
[17:22:11.973] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.7836, thr difference RMS: 1.76223
[17:22:11.973] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.61872, thr difference RMS: 1.33689
[17:22:11.973] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.35473, thr difference RMS: 1.58362
[17:22:11.975] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.18792, thr difference RMS: 1.18397
[17:22:11.975] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.85245, thr difference RMS: 1.53312
[17:22:11.975] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.19264, thr difference RMS: 1.20667
[17:22:11.975] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.74517, thr difference RMS: 1.22661
[17:22:11.976] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.23189, thr difference RMS: 1.4141
[17:22:11.976] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.7293, thr difference RMS: 1.35238
[17:22:11.976] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.89398, thr difference RMS: 1.20786
[17:22:11.976] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.29483, thr difference RMS: 1.65779
[17:22:11.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.28453, thr difference RMS: 1.31576
[17:22:11.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.7979, thr difference RMS: 1.79323
[17:22:11.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.95834, thr difference RMS: 1.18627
[17:22:11.977] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.37328, thr difference RMS: 1.61677
[17:22:11.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.4767, thr difference RMS: 1.52936
[17:22:11.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.70104, thr difference RMS: 1.754
[17:22:11.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.62319, thr difference RMS: 1.36432
[17:22:11.978] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.42613, thr difference RMS: 1.59959
[17:22:11.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.30938, thr difference RMS: 1.2
[17:22:11.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.94176, thr difference RMS: 1.54309
[17:22:11.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.31651, thr difference RMS: 1.19707
[17:22:11.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.87981, thr difference RMS: 1.20665
[17:22:11.979] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.3245, thr difference RMS: 1.41327
[17:22:11.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.0043, thr difference RMS: 1.37967
[17:22:11.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.0353, thr difference RMS: 1.20723
[17:22:11.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.39998, thr difference RMS: 1.65263
[17:22:11.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.43909, thr difference RMS: 1.33119
[17:22:11.980] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.86733, thr difference RMS: 1.80371
[17:22:11.981] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.98386, thr difference RMS: 1.20141
[17:22:11.981] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.53322, thr difference RMS: 1.62225
[17:22:11.981] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.5749, thr difference RMS: 1.51865
[17:22:11.981] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.7026, thr difference RMS: 1.74384
[17:22:11.982] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.69691, thr difference RMS: 1.35018
[17:22:11.982] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.52969, thr difference RMS: 1.5751
[17:22:11.982] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.33924, thr difference RMS: 1.17486
[17:22:11.982] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.02273, thr difference RMS: 1.52948
[17:22:11.982] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.39211, thr difference RMS: 1.1929
[17:22:11.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.02889, thr difference RMS: 1.20427
[17:22:11.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.29405, thr difference RMS: 1.40594
[17:22:11.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.2295, thr difference RMS: 1.37532
[17:22:11.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.1526, thr difference RMS: 1.22418
[17:22:11.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.42049, thr difference RMS: 1.63688
[17:22:11.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.6156, thr difference RMS: 1.29294
[17:22:11.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.06021, thr difference RMS: 1.78891
[17:22:11.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.92471, thr difference RMS: 1.20168
[17:22:11.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.72667, thr difference RMS: 1.60249
[17:22:11.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.6559, thr difference RMS: 1.49884
[17:22:11.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.74911, thr difference RMS: 1.75319
[17:22:12.100] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[17:22:12.104] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2113 seconds
[17:22:12.104] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:22:12.823] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:22:12.823] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:22:12.827] <TB3>     INFO: ######################################################################
[17:22:12.827] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[17:22:12.827] <TB3>     INFO: ######################################################################
[17:22:12.827] <TB3>     INFO:    ----------------------------------------------------------------------
[17:22:12.827] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:22:12.827] <TB3>     INFO:    ----------------------------------------------------------------------
[17:22:12.827] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:22:12.838] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:22:12.838] <TB3>     INFO:     run 1 of 1
[17:22:12.838] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:22:13.182] <TB3>     INFO: Expecting 59072000 events.
[17:22:42.297] <TB3>     INFO: 1072600 events read in total (28400ms).
[17:23:10.729] <TB3>     INFO: 2140800 events read in total (56832ms).
[17:23:39.124] <TB3>     INFO: 3209200 events read in total (85227ms).
[17:24:07.493] <TB3>     INFO: 4281400 events read in total (113596ms).
[17:24:36.056] <TB3>     INFO: 5350000 events read in total (142159ms).
[17:25:04.951] <TB3>     INFO: 6419000 events read in total (171054ms).
[17:25:33.792] <TB3>     INFO: 7491400 events read in total (199895ms).
[17:26:02.741] <TB3>     INFO: 8559800 events read in total (228844ms).
[17:26:31.272] <TB3>     INFO: 9630600 events read in total (257375ms).
[17:27:00.281] <TB3>     INFO: 10701400 events read in total (286384ms).
[17:27:28.784] <TB3>     INFO: 11770000 events read in total (314887ms).
[17:27:57.620] <TB3>     INFO: 12840400 events read in total (343723ms).
[17:28:25.983] <TB3>     INFO: 13911200 events read in total (372086ms).
[17:28:55.475] <TB3>     INFO: 14979600 events read in total (401578ms).
[17:29:23.520] <TB3>     INFO: 16050200 events read in total (429623ms).
[17:29:52.198] <TB3>     INFO: 17120200 events read in total (458301ms).
[17:30:20.585] <TB3>     INFO: 18188400 events read in total (486688ms).
[17:30:49.209] <TB3>     INFO: 19259400 events read in total (515312ms).
[17:31:17.667] <TB3>     INFO: 20330200 events read in total (543770ms).
[17:31:46.434] <TB3>     INFO: 21398200 events read in total (572537ms).
[17:32:14.970] <TB3>     INFO: 22469000 events read in total (601073ms).
[17:32:44.022] <TB3>     INFO: 23538800 events read in total (630125ms).
[17:33:12.446] <TB3>     INFO: 24607600 events read in total (658549ms).
[17:33:41.051] <TB3>     INFO: 25679000 events read in total (687154ms).
[17:34:09.505] <TB3>     INFO: 26748600 events read in total (715608ms).
[17:34:38.551] <TB3>     INFO: 27816800 events read in total (744654ms).
[17:35:07.027] <TB3>     INFO: 28888800 events read in total (773130ms).
[17:35:35.656] <TB3>     INFO: 29958000 events read in total (801759ms).
[17:36:04.440] <TB3>     INFO: 31026400 events read in total (830543ms).
[17:36:34.355] <TB3>     INFO: 32098600 events read in total (860458ms).
[17:37:02.799] <TB3>     INFO: 33167000 events read in total (888902ms).
[17:37:31.870] <TB3>     INFO: 34234800 events read in total (917973ms).
[17:38:00.387] <TB3>     INFO: 35305600 events read in total (946490ms).
[17:38:29.402] <TB3>     INFO: 36375400 events read in total (975505ms).
[17:38:57.843] <TB3>     INFO: 37443400 events read in total (1003946ms).
[17:39:26.596] <TB3>     INFO: 38512600 events read in total (1032699ms).
[17:39:55.115] <TB3>     INFO: 39583600 events read in total (1061218ms).
[17:40:23.617] <TB3>     INFO: 40652000 events read in total (1089720ms).
[17:40:51.360] <TB3>     INFO: 41721600 events read in total (1117463ms).
[17:41:20.018] <TB3>     INFO: 42792600 events read in total (1146121ms).
[17:41:48.488] <TB3>     INFO: 43860400 events read in total (1174591ms).
[17:42:16.905] <TB3>     INFO: 44928600 events read in total (1203008ms).
[17:42:45.473] <TB3>     INFO: 46001000 events read in total (1231576ms).
[17:43:14.392] <TB3>     INFO: 47069000 events read in total (1260495ms).
[17:43:42.781] <TB3>     INFO: 48136800 events read in total (1288884ms).
[17:44:10.792] <TB3>     INFO: 49206200 events read in total (1316895ms).
[17:44:39.971] <TB3>     INFO: 50276000 events read in total (1346074ms).
[17:45:08.490] <TB3>     INFO: 51343000 events read in total (1374593ms).
[17:45:36.957] <TB3>     INFO: 52410800 events read in total (1403060ms).
[17:46:05.422] <TB3>     INFO: 53481200 events read in total (1431525ms).
[17:46:33.980] <TB3>     INFO: 54550800 events read in total (1460083ms).
[17:47:02.462] <TB3>     INFO: 55619000 events read in total (1488565ms).
[17:47:31.894] <TB3>     INFO: 56687800 events read in total (1517997ms).
[17:47:59.986] <TB3>     INFO: 57758600 events read in total (1546089ms).
[17:48:28.485] <TB3>     INFO: 58827000 events read in total (1574588ms).
[17:48:35.373] <TB3>     INFO: 59072000 events read in total (1581476ms).
[17:48:35.394] <TB3>     INFO: Test took 1582556ms.
[17:48:35.456] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:48:35.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:48:35.580] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:36.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:48:36.714] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:37.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:48:37.869] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:39.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:48:39.037] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:40.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:48:40.155] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:41.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:48:41.310] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:42.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:48:42.467] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:43.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:48:43.609] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:44.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:48:44.769] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:45.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:48:45.935] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:47.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:48:47.098] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:48.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:48:48.243] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:49.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:48:49.414] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:50.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:48:50.584] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:51.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:48:51.782] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:53.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:48:53.018] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:54.243] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 441794560
[17:48:54.299] <TB3>     INFO: PixTestScurves::scurves() done 
[17:48:54.300] <TB3>     INFO: Vcal mean:  35.09  35.14  35.00  35.13  35.05  35.14  35.09  35.06  35.06  35.02  35.09  35.06  35.06  35.08  35.05  35.09 
[17:48:54.300] <TB3>     INFO: Vcal RMS:    1.02   0.68   0.66   0.65   0.56   0.65   0.65   0.78   0.74   0.75   0.63   0.94   0.69   0.67   1.01   0.73 
[17:48:54.301] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:48:54.379] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:48:54.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:48:54.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:48:54.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:48:54.379] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:48:54.379] <TB3>     INFO: ######################################################################
[17:48:54.379] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:48:54.379] <TB3>     INFO: ######################################################################
[17:48:54.385] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:48:54.727] <TB3>     INFO: Expecting 41600 events.
[17:48:58.851] <TB3>     INFO: 41600 events read in total (3402ms).
[17:48:58.852] <TB3>     INFO: Test took 4467ms.
[17:48:58.860] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:48:58.860] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[17:48:58.860] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:48:58.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 51, 7] has eff 0/10
[17:48:58.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 51, 7]
[17:48:58.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 46, 25] has eff 0/10
[17:48:58.866] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 46, 25]
[17:48:58.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[17:48:58.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:48:58.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:48:58.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:48:59.210] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:48:59.563] <TB3>     INFO: Expecting 41600 events.
[17:49:03.694] <TB3>     INFO: 41600 events read in total (3416ms).
[17:49:03.695] <TB3>     INFO: Test took 4485ms.
[17:49:03.703] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:03.703] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[17:49:03.703] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:49:03.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.389
[17:49:03.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[17:49:03.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.036
[17:49:03.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.041
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.171
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.662
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.69
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.647
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.286
[17:49:03.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.93
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.534
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.123
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.83
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 184
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.89
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 190
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.407
[17:49:03.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[17:49:03.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.201
[17:49:03.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 162
[17:49:03.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.39
[17:49:03.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 176
[17:49:03.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:49:03.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:49:03.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:49:03.799] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:49:04.143] <TB3>     INFO: Expecting 41600 events.
[17:49:08.322] <TB3>     INFO: 41600 events read in total (3464ms).
[17:49:08.322] <TB3>     INFO: Test took 4523ms.
[17:49:08.330] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:08.330] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[17:49:08.330] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:49:08.334] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 10
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7911
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9989
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 66
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1834
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 87
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8459
[17:49:08.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 85
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8808
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,31] phvalue 74
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.6812
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,66] phvalue 89
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0162
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 81
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3073
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 79
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.6671
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3361
[17:49:08.336] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 83
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7649
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,67] phvalue 60
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9564
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 75
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.995
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 89
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8203
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,61] phvalue 64
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.2474
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 48
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6484
[17:49:08.337] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 72
[17:49:08.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[17:49:08.752] <TB3>     INFO: Expecting 2560 events.
[17:49:09.715] <TB3>     INFO: 2560 events read in total (248ms).
[17:49:09.716] <TB3>     INFO: Test took 1377ms.
[17:49:09.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:09.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 1 1
[17:49:10.224] <TB3>     INFO: Expecting 2560 events.
[17:49:11.182] <TB3>     INFO: 2560 events read in total (243ms).
[17:49:11.182] <TB3>     INFO: Test took 1465ms.
[17:49:11.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:11.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 2 2
[17:49:11.690] <TB3>     INFO: Expecting 2560 events.
[17:49:12.649] <TB3>     INFO: 2560 events read in total (243ms).
[17:49:12.649] <TB3>     INFO: Test took 1466ms.
[17:49:12.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:12.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 3 3
[17:49:13.157] <TB3>     INFO: Expecting 2560 events.
[17:49:14.115] <TB3>     INFO: 2560 events read in total (243ms).
[17:49:14.115] <TB3>     INFO: Test took 1466ms.
[17:49:14.115] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:14.115] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 31, 4 4
[17:49:14.623] <TB3>     INFO: Expecting 2560 events.
[17:49:15.581] <TB3>     INFO: 2560 events read in total (244ms).
[17:49:15.582] <TB3>     INFO: Test took 1467ms.
[17:49:15.582] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:15.582] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 66, 5 5
[17:49:16.090] <TB3>     INFO: Expecting 2560 events.
[17:49:17.050] <TB3>     INFO: 2560 events read in total (245ms).
[17:49:17.050] <TB3>     INFO: Test took 1468ms.
[17:49:17.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:17.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[17:49:17.558] <TB3>     INFO: Expecting 2560 events.
[17:49:18.517] <TB3>     INFO: 2560 events read in total (244ms).
[17:49:18.517] <TB3>     INFO: Test took 1466ms.
[17:49:18.517] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:18.517] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 7 7
[17:49:19.025] <TB3>     INFO: Expecting 2560 events.
[17:49:19.984] <TB3>     INFO: 2560 events read in total (244ms).
[17:49:19.984] <TB3>     INFO: Test took 1467ms.
[17:49:19.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:19.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[17:49:20.492] <TB3>     INFO: Expecting 2560 events.
[17:49:21.451] <TB3>     INFO: 2560 events read in total (244ms).
[17:49:21.452] <TB3>     INFO: Test took 1467ms.
[17:49:21.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:21.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 9 9
[17:49:21.959] <TB3>     INFO: Expecting 2560 events.
[17:49:22.918] <TB3>     INFO: 2560 events read in total (244ms).
[17:49:22.919] <TB3>     INFO: Test took 1467ms.
[17:49:22.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:22.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 67, 10 10
[17:49:23.426] <TB3>     INFO: Expecting 2560 events.
[17:49:24.386] <TB3>     INFO: 2560 events read in total (245ms).
[17:49:24.386] <TB3>     INFO: Test took 1464ms.
[17:49:24.387] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:24.387] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[17:49:24.894] <TB3>     INFO: Expecting 2560 events.
[17:49:25.854] <TB3>     INFO: 2560 events read in total (245ms).
[17:49:25.854] <TB3>     INFO: Test took 1467ms.
[17:49:25.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:25.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[17:49:26.362] <TB3>     INFO: Expecting 2560 events.
[17:49:27.322] <TB3>     INFO: 2560 events read in total (245ms).
[17:49:27.322] <TB3>     INFO: Test took 1468ms.
[17:49:27.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:27.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 61, 13 13
[17:49:27.829] <TB3>     INFO: Expecting 2560 events.
[17:49:28.790] <TB3>     INFO: 2560 events read in total (246ms).
[17:49:28.791] <TB3>     INFO: Test took 1469ms.
[17:49:28.791] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:28.791] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[17:49:29.299] <TB3>     INFO: Expecting 2560 events.
[17:49:30.258] <TB3>     INFO: 2560 events read in total (244ms).
[17:49:30.258] <TB3>     INFO: Test took 1467ms.
[17:49:30.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:30.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 15 15
[17:49:30.766] <TB3>     INFO: Expecting 2560 events.
[17:49:31.725] <TB3>     INFO: 2560 events read in total (243ms).
[17:49:31.725] <TB3>     INFO: Test took 1467ms.
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[17:49:31.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC15
[17:49:31.732] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:32.234] <TB3>     INFO: Expecting 655360 events.
[17:49:43.997] <TB3>     INFO: 655360 events read in total (11048ms).
[17:49:44.008] <TB3>     INFO: Expecting 655360 events.
[17:49:55.631] <TB3>     INFO: 655360 events read in total (11052ms).
[17:49:55.647] <TB3>     INFO: Expecting 655360 events.
[17:50:07.262] <TB3>     INFO: 655360 events read in total (11055ms).
[17:50:07.282] <TB3>     INFO: Expecting 655360 events.
[17:50:18.897] <TB3>     INFO: 655360 events read in total (11058ms).
[17:50:18.921] <TB3>     INFO: Expecting 655360 events.
[17:50:30.516] <TB3>     INFO: 655360 events read in total (11035ms).
[17:50:30.544] <TB3>     INFO: Expecting 655360 events.
[17:50:41.932] <TB3>     INFO: 655360 events read in total (10833ms).
[17:50:41.965] <TB3>     INFO: Expecting 655360 events.
[17:50:53.635] <TB3>     INFO: 655360 events read in total (11121ms).
[17:50:53.674] <TB3>     INFO: Expecting 655360 events.
[17:51:05.270] <TB3>     INFO: 655360 events read in total (11062ms).
[17:51:05.311] <TB3>     INFO: Expecting 655360 events.
[17:51:17.133] <TB3>     INFO: 655360 events read in total (11283ms).
[17:51:17.178] <TB3>     INFO: Expecting 655360 events.
[17:51:28.848] <TB3>     INFO: 655360 events read in total (11139ms).
[17:51:28.896] <TB3>     INFO: Expecting 655360 events.
[17:51:40.593] <TB3>     INFO: 655360 events read in total (11164ms).
[17:51:40.651] <TB3>     INFO: Expecting 655360 events.
[17:51:52.284] <TB3>     INFO: 655360 events read in total (11107ms).
[17:51:52.341] <TB3>     INFO: Expecting 655360 events.
[17:52:04.107] <TB3>     INFO: 655360 events read in total (11240ms).
[17:52:04.169] <TB3>     INFO: Expecting 655360 events.
[17:52:15.849] <TB3>     INFO: 655360 events read in total (11153ms).
[17:52:15.916] <TB3>     INFO: Expecting 655360 events.
[17:52:27.539] <TB3>     INFO: 655360 events read in total (11097ms).
[17:52:27.684] <TB3>     INFO: Expecting 655360 events.
[17:52:39.425] <TB3>     INFO: 655360 events read in total (11214ms).
[17:52:39.499] <TB3>     INFO: Test took 187767ms.
[17:52:39.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:39.902] <TB3>     INFO: Expecting 655360 events.
[17:52:51.672] <TB3>     INFO: 655360 events read in total (11052ms).
[17:52:51.683] <TB3>     INFO: Expecting 655360 events.
[17:53:03.264] <TB3>     INFO: 655360 events read in total (11016ms).
[17:53:03.280] <TB3>     INFO: Expecting 655360 events.
[17:53:14.910] <TB3>     INFO: 655360 events read in total (11060ms).
[17:53:14.930] <TB3>     INFO: Expecting 655360 events.
[17:53:26.656] <TB3>     INFO: 655360 events read in total (11164ms).
[17:53:26.681] <TB3>     INFO: Expecting 655360 events.
[17:53:38.298] <TB3>     INFO: 655360 events read in total (11059ms).
[17:53:38.325] <TB3>     INFO: Expecting 655360 events.
[17:53:49.916] <TB3>     INFO: 655360 events read in total (11033ms).
[17:53:49.949] <TB3>     INFO: Expecting 655360 events.
[17:54:01.366] <TB3>     INFO: 655360 events read in total (10865ms).
[17:54:01.405] <TB3>     INFO: Expecting 655360 events.
[17:54:12.769] <TB3>     INFO: 655360 events read in total (10828ms).
[17:54:12.815] <TB3>     INFO: Expecting 655360 events.
[17:54:24.592] <TB3>     INFO: 655360 events read in total (11234ms).
[17:54:24.636] <TB3>     INFO: Expecting 655360 events.
[17:54:36.219] <TB3>     INFO: 655360 events read in total (11045ms).
[17:54:36.270] <TB3>     INFO: Expecting 655360 events.
[17:54:47.978] <TB3>     INFO: 655360 events read in total (11182ms).
[17:54:48.031] <TB3>     INFO: Expecting 655360 events.
[17:54:59.705] <TB3>     INFO: 655360 events read in total (11147ms).
[17:54:59.763] <TB3>     INFO: Expecting 655360 events.
[17:55:11.410] <TB3>     INFO: 655360 events read in total (11120ms).
[17:55:11.471] <TB3>     INFO: Expecting 655360 events.
[17:55:23.204] <TB3>     INFO: 655360 events read in total (11206ms).
[17:55:23.273] <TB3>     INFO: Expecting 655360 events.
[17:55:34.892] <TB3>     INFO: 655360 events read in total (11093ms).
[17:55:34.962] <TB3>     INFO: Expecting 655360 events.
[17:55:46.729] <TB3>     INFO: 655360 events read in total (11241ms).
[17:55:46.810] <TB3>     INFO: Test took 187215ms.
[17:55:46.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:55:46.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:55:46.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:55:46.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:55:46.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.986] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:55:46.986] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.986] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:55:46.986] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:55:46.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:55:46.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:55:46.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.988] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:55:46.988] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.988] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:55:46.988] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:55:46.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:55:46.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:55:46.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:55:46.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:46.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:55:46.990] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:46.997] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.004] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.011] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.018] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:55:47.025] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:55:47.032] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:55:47.039] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.046] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.053] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.060] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.067] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.075] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.082] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.089] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.096] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.103] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.110] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.117] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:47.125] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:55:47.156] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C0.dat
[17:55:47.156] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C1.dat
[17:55:47.156] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C2.dat
[17:55:47.156] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C3.dat
[17:55:47.156] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C4.dat
[17:55:47.157] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C5.dat
[17:55:47.157] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C6.dat
[17:55:47.157] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C7.dat
[17:55:47.157] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C8.dat
[17:55:47.157] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C9.dat
[17:55:47.157] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C10.dat
[17:55:47.157] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C11.dat
[17:55:47.158] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C12.dat
[17:55:47.158] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C13.dat
[17:55:47.158] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C14.dat
[17:55:47.158] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//dacParameters35_C15.dat
[17:55:47.505] <TB3>     INFO: Expecting 41600 events.
[17:55:51.339] <TB3>     INFO: 41600 events read in total (3119ms).
[17:55:51.339] <TB3>     INFO: Test took 4179ms.
[17:55:51.992] <TB3>     INFO: Expecting 41600 events.
[17:55:55.833] <TB3>     INFO: 41600 events read in total (3126ms).
[17:55:55.834] <TB3>     INFO: Test took 4186ms.
[17:55:56.490] <TB3>     INFO: Expecting 41600 events.
[17:56:00.329] <TB3>     INFO: 41600 events read in total (3124ms).
[17:56:00.329] <TB3>     INFO: Test took 4190ms.
[17:56:00.637] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:00.768] <TB3>     INFO: Expecting 2560 events.
[17:56:01.725] <TB3>     INFO: 2560 events read in total (242ms).
[17:56:01.726] <TB3>     INFO: Test took 1089ms.
[17:56:01.728] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:02.234] <TB3>     INFO: Expecting 2560 events.
[17:56:03.194] <TB3>     INFO: 2560 events read in total (245ms).
[17:56:03.194] <TB3>     INFO: Test took 1466ms.
[17:56:03.196] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:03.703] <TB3>     INFO: Expecting 2560 events.
[17:56:04.660] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:04.661] <TB3>     INFO: Test took 1465ms.
[17:56:04.664] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:05.169] <TB3>     INFO: Expecting 2560 events.
[17:56:06.127] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:06.128] <TB3>     INFO: Test took 1464ms.
[17:56:06.129] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:06.636] <TB3>     INFO: Expecting 2560 events.
[17:56:07.595] <TB3>     INFO: 2560 events read in total (244ms).
[17:56:07.596] <TB3>     INFO: Test took 1467ms.
[17:56:07.598] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:08.104] <TB3>     INFO: Expecting 2560 events.
[17:56:09.062] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:09.063] <TB3>     INFO: Test took 1466ms.
[17:56:09.065] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:09.571] <TB3>     INFO: Expecting 2560 events.
[17:56:10.531] <TB3>     INFO: 2560 events read in total (245ms).
[17:56:10.531] <TB3>     INFO: Test took 1466ms.
[17:56:10.533] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:11.041] <TB3>     INFO: Expecting 2560 events.
[17:56:12.000] <TB3>     INFO: 2560 events read in total (244ms).
[17:56:12.001] <TB3>     INFO: Test took 1468ms.
[17:56:12.004] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:12.511] <TB3>     INFO: Expecting 2560 events.
[17:56:13.468] <TB3>     INFO: 2560 events read in total (242ms).
[17:56:13.469] <TB3>     INFO: Test took 1465ms.
[17:56:13.472] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:13.978] <TB3>     INFO: Expecting 2560 events.
[17:56:14.936] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:14.937] <TB3>     INFO: Test took 1465ms.
[17:56:14.939] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:15.445] <TB3>     INFO: Expecting 2560 events.
[17:56:16.402] <TB3>     INFO: 2560 events read in total (241ms).
[17:56:16.402] <TB3>     INFO: Test took 1463ms.
[17:56:16.404] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:16.911] <TB3>     INFO: Expecting 2560 events.
[17:56:17.869] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:17.869] <TB3>     INFO: Test took 1465ms.
[17:56:17.871] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:18.378] <TB3>     INFO: Expecting 2560 events.
[17:56:19.334] <TB3>     INFO: 2560 events read in total (242ms).
[17:56:19.335] <TB3>     INFO: Test took 1464ms.
[17:56:19.337] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:19.843] <TB3>     INFO: Expecting 2560 events.
[17:56:20.800] <TB3>     INFO: 2560 events read in total (242ms).
[17:56:20.800] <TB3>     INFO: Test took 1464ms.
[17:56:20.802] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:21.309] <TB3>     INFO: Expecting 2560 events.
[17:56:22.267] <TB3>     INFO: 2560 events read in total (244ms).
[17:56:22.267] <TB3>     INFO: Test took 1465ms.
[17:56:22.269] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:22.776] <TB3>     INFO: Expecting 2560 events.
[17:56:23.739] <TB3>     INFO: 2560 events read in total (248ms).
[17:56:23.739] <TB3>     INFO: Test took 1470ms.
[17:56:23.741] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:24.248] <TB3>     INFO: Expecting 2560 events.
[17:56:25.205] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:25.205] <TB3>     INFO: Test took 1464ms.
[17:56:25.207] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:25.714] <TB3>     INFO: Expecting 2560 events.
[17:56:26.673] <TB3>     INFO: 2560 events read in total (244ms).
[17:56:26.674] <TB3>     INFO: Test took 1467ms.
[17:56:26.675] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:27.183] <TB3>     INFO: Expecting 2560 events.
[17:56:28.140] <TB3>     INFO: 2560 events read in total (242ms).
[17:56:28.141] <TB3>     INFO: Test took 1466ms.
[17:56:28.142] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:28.649] <TB3>     INFO: Expecting 2560 events.
[17:56:29.606] <TB3>     INFO: 2560 events read in total (242ms).
[17:56:29.606] <TB3>     INFO: Test took 1464ms.
[17:56:29.612] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:30.115] <TB3>     INFO: Expecting 2560 events.
[17:56:31.074] <TB3>     INFO: 2560 events read in total (244ms).
[17:56:31.075] <TB3>     INFO: Test took 1464ms.
[17:56:31.077] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:31.588] <TB3>     INFO: Expecting 2560 events.
[17:56:32.552] <TB3>     INFO: 2560 events read in total (241ms).
[17:56:32.553] <TB3>     INFO: Test took 1476ms.
[17:56:32.554] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:33.064] <TB3>     INFO: Expecting 2560 events.
[17:56:34.020] <TB3>     INFO: 2560 events read in total (241ms).
[17:56:34.020] <TB3>     INFO: Test took 1466ms.
[17:56:34.022] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:34.531] <TB3>     INFO: Expecting 2560 events.
[17:56:35.493] <TB3>     INFO: 2560 events read in total (247ms).
[17:56:35.494] <TB3>     INFO: Test took 1472ms.
[17:56:35.496] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:36.003] <TB3>     INFO: Expecting 2560 events.
[17:56:36.960] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:36.960] <TB3>     INFO: Test took 1465ms.
[17:56:36.962] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:37.470] <TB3>     INFO: Expecting 2560 events.
[17:56:38.428] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:38.428] <TB3>     INFO: Test took 1466ms.
[17:56:38.430] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:38.937] <TB3>     INFO: Expecting 2560 events.
[17:56:39.896] <TB3>     INFO: 2560 events read in total (244ms).
[17:56:39.897] <TB3>     INFO: Test took 1467ms.
[17:56:39.899] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:40.408] <TB3>     INFO: Expecting 2560 events.
[17:56:41.370] <TB3>     INFO: 2560 events read in total (247ms).
[17:56:41.370] <TB3>     INFO: Test took 1471ms.
[17:56:41.372] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:41.879] <TB3>     INFO: Expecting 2560 events.
[17:56:42.837] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:42.837] <TB3>     INFO: Test took 1465ms.
[17:56:42.839] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:43.345] <TB3>     INFO: Expecting 2560 events.
[17:56:44.303] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:44.304] <TB3>     INFO: Test took 1465ms.
[17:56:44.308] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:44.812] <TB3>     INFO: Expecting 2560 events.
[17:56:45.769] <TB3>     INFO: 2560 events read in total (242ms).
[17:56:45.769] <TB3>     INFO: Test took 1462ms.
[17:56:45.771] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:46.278] <TB3>     INFO: Expecting 2560 events.
[17:56:47.255] <TB3>     INFO: 2560 events read in total (262ms).
[17:56:47.256] <TB3>     INFO: Test took 1485ms.
[17:56:48.272] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[17:56:48.272] <TB3>     INFO: PH scale (per ROC):    86  83  86  80  81  87  90  69  69  77  80  81  82  73  69  71
[17:56:48.272] <TB3>     INFO: PH offset (per ROC):  162 176 158 163 173 156 161 175 170 167 184 172 158 186 203 178
[17:56:48.443] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:56:48.446] <TB3>     INFO: ######################################################################
[17:56:48.446] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:56:48.447] <TB3>     INFO: ######################################################################
[17:56:48.447] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:56:48.459] <TB3>     INFO: scanning low vcal = 10
[17:56:48.801] <TB3>     INFO: Expecting 41600 events.
[17:56:52.526] <TB3>     INFO: 41600 events read in total (3010ms).
[17:56:52.527] <TB3>     INFO: Test took 4068ms.
[17:56:52.530] <TB3>     INFO: scanning low vcal = 20
[17:56:53.035] <TB3>     INFO: Expecting 41600 events.
[17:56:56.759] <TB3>     INFO: 41600 events read in total (3009ms).
[17:56:56.760] <TB3>     INFO: Test took 4230ms.
[17:56:56.763] <TB3>     INFO: scanning low vcal = 30
[17:56:57.267] <TB3>     INFO: Expecting 41600 events.
[17:57:00.993] <TB3>     INFO: 41600 events read in total (3011ms).
[17:57:00.994] <TB3>     INFO: Test took 4231ms.
[17:57:00.997] <TB3>     INFO: scanning low vcal = 40
[17:57:01.499] <TB3>     INFO: Expecting 41600 events.
[17:57:05.749] <TB3>     INFO: 41600 events read in total (3535ms).
[17:57:05.750] <TB3>     INFO: Test took 4753ms.
[17:57:05.753] <TB3>     INFO: scanning low vcal = 50
[17:57:06.176] <TB3>     INFO: Expecting 41600 events.
[17:57:10.448] <TB3>     INFO: 41600 events read in total (3557ms).
[17:57:10.449] <TB3>     INFO: Test took 4696ms.
[17:57:10.452] <TB3>     INFO: scanning low vcal = 60
[17:57:10.875] <TB3>     INFO: Expecting 41600 events.
[17:57:15.122] <TB3>     INFO: 41600 events read in total (3532ms).
[17:57:15.122] <TB3>     INFO: Test took 4670ms.
[17:57:15.125] <TB3>     INFO: scanning low vcal = 70
[17:57:15.549] <TB3>     INFO: Expecting 41600 events.
[17:57:19.826] <TB3>     INFO: 41600 events read in total (3562ms).
[17:57:19.827] <TB3>     INFO: Test took 4702ms.
[17:57:19.830] <TB3>     INFO: scanning low vcal = 80
[17:57:20.256] <TB3>     INFO: Expecting 41600 events.
[17:57:24.519] <TB3>     INFO: 41600 events read in total (3547ms).
[17:57:24.519] <TB3>     INFO: Test took 4689ms.
[17:57:24.523] <TB3>     INFO: scanning low vcal = 90
[17:57:24.945] <TB3>     INFO: Expecting 41600 events.
[17:57:29.194] <TB3>     INFO: 41600 events read in total (3534ms).
[17:57:29.194] <TB3>     INFO: Test took 4671ms.
[17:57:29.197] <TB3>     INFO: scanning low vcal = 100
[17:57:29.617] <TB3>     INFO: Expecting 41600 events.
[17:57:34.006] <TB3>     INFO: 41600 events read in total (3674ms).
[17:57:34.007] <TB3>     INFO: Test took 4809ms.
[17:57:34.010] <TB3>     INFO: scanning low vcal = 110
[17:57:34.432] <TB3>     INFO: Expecting 41600 events.
[17:57:38.675] <TB3>     INFO: 41600 events read in total (3528ms).
[17:57:38.675] <TB3>     INFO: Test took 4665ms.
[17:57:38.678] <TB3>     INFO: scanning low vcal = 120
[17:57:39.105] <TB3>     INFO: Expecting 41600 events.
[17:57:43.348] <TB3>     INFO: 41600 events read in total (3528ms).
[17:57:43.349] <TB3>     INFO: Test took 4671ms.
[17:57:43.352] <TB3>     INFO: scanning low vcal = 130
[17:57:43.773] <TB3>     INFO: Expecting 41600 events.
[17:57:48.002] <TB3>     INFO: 41600 events read in total (3514ms).
[17:57:48.002] <TB3>     INFO: Test took 4650ms.
[17:57:48.006] <TB3>     INFO: scanning low vcal = 140
[17:57:48.427] <TB3>     INFO: Expecting 41600 events.
[17:57:52.649] <TB3>     INFO: 41600 events read in total (3507ms).
[17:57:52.653] <TB3>     INFO: Test took 4646ms.
[17:57:52.656] <TB3>     INFO: scanning low vcal = 150
[17:57:53.077] <TB3>     INFO: Expecting 41600 events.
[17:57:57.294] <TB3>     INFO: 41600 events read in total (3502ms).
[17:57:57.295] <TB3>     INFO: Test took 4639ms.
[17:57:57.298] <TB3>     INFO: scanning low vcal = 160
[17:57:57.723] <TB3>     INFO: Expecting 41600 events.
[17:58:01.950] <TB3>     INFO: 41600 events read in total (3512ms).
[17:58:01.951] <TB3>     INFO: Test took 4653ms.
[17:58:01.955] <TB3>     INFO: scanning low vcal = 170
[17:58:02.375] <TB3>     INFO: Expecting 41600 events.
[17:58:06.600] <TB3>     INFO: 41600 events read in total (3509ms).
[17:58:06.601] <TB3>     INFO: Test took 4646ms.
[17:58:06.605] <TB3>     INFO: scanning low vcal = 180
[17:58:07.028] <TB3>     INFO: Expecting 41600 events.
[17:58:11.240] <TB3>     INFO: 41600 events read in total (3497ms).
[17:58:11.240] <TB3>     INFO: Test took 4634ms.
[17:58:11.243] <TB3>     INFO: scanning low vcal = 190
[17:58:11.668] <TB3>     INFO: Expecting 41600 events.
[17:58:15.891] <TB3>     INFO: 41600 events read in total (3508ms).
[17:58:15.892] <TB3>     INFO: Test took 4649ms.
[17:58:15.895] <TB3>     INFO: scanning low vcal = 200
[17:58:16.319] <TB3>     INFO: Expecting 41600 events.
[17:58:20.574] <TB3>     INFO: 41600 events read in total (3540ms).
[17:58:20.574] <TB3>     INFO: Test took 4679ms.
[17:58:20.577] <TB3>     INFO: scanning low vcal = 210
[17:58:21.002] <TB3>     INFO: Expecting 41600 events.
[17:58:25.262] <TB3>     INFO: 41600 events read in total (3545ms).
[17:58:25.262] <TB3>     INFO: Test took 4685ms.
[17:58:25.265] <TB3>     INFO: scanning low vcal = 220
[17:58:25.693] <TB3>     INFO: Expecting 41600 events.
[17:58:29.942] <TB3>     INFO: 41600 events read in total (3534ms).
[17:58:29.945] <TB3>     INFO: Test took 4680ms.
[17:58:29.949] <TB3>     INFO: scanning low vcal = 230
[17:58:30.367] <TB3>     INFO: Expecting 41600 events.
[17:58:34.605] <TB3>     INFO: 41600 events read in total (3523ms).
[17:58:34.606] <TB3>     INFO: Test took 4656ms.
[17:58:34.608] <TB3>     INFO: scanning low vcal = 240
[17:58:35.034] <TB3>     INFO: Expecting 41600 events.
[17:58:39.286] <TB3>     INFO: 41600 events read in total (3537ms).
[17:58:39.287] <TB3>     INFO: Test took 4678ms.
[17:58:39.290] <TB3>     INFO: scanning low vcal = 250
[17:58:39.713] <TB3>     INFO: Expecting 41600 events.
[17:58:43.969] <TB3>     INFO: 41600 events read in total (3542ms).
[17:58:43.969] <TB3>     INFO: Test took 4679ms.
[17:58:43.975] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:58:44.392] <TB3>     INFO: Expecting 41600 events.
[17:58:48.654] <TB3>     INFO: 41600 events read in total (3544ms).
[17:58:48.654] <TB3>     INFO: Test took 4679ms.
[17:58:48.657] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:58:49.081] <TB3>     INFO: Expecting 41600 events.
[17:58:53.339] <TB3>     INFO: 41600 events read in total (3542ms).
[17:58:53.340] <TB3>     INFO: Test took 4683ms.
[17:58:53.343] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:58:53.770] <TB3>     INFO: Expecting 41600 events.
[17:58:58.020] <TB3>     INFO: 41600 events read in total (3535ms).
[17:58:58.021] <TB3>     INFO: Test took 4678ms.
[17:58:58.024] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:58:58.448] <TB3>     INFO: Expecting 41600 events.
[17:59:02.686] <TB3>     INFO: 41600 events read in total (3523ms).
[17:59:02.687] <TB3>     INFO: Test took 4663ms.
[17:59:02.689] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:59:03.113] <TB3>     INFO: Expecting 41600 events.
[17:59:07.376] <TB3>     INFO: 41600 events read in total (3549ms).
[17:59:07.376] <TB3>     INFO: Test took 4687ms.
[17:59:07.911] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:59:07.914] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:59:07.914] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:59:07.914] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:59:07.915] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:59:07.915] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:59:07.915] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:59:07.915] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:59:07.915] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:59:07.916] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:59:07.916] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:59:07.916] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:59:07.916] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:59:07.916] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:59:07.917] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:59:07.917] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:59:07.917] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:59:47.033] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:59:47.033] <TB3>     INFO: non-linearity mean:  0.954 0.960 0.954 0.957 0.953 0.958 0.954 0.959 0.959 0.953 0.959 0.958 0.954 0.955 0.966 0.961
[17:59:47.033] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.006 0.006 0.005 0.006 0.005 0.006 0.006 0.006 0.005 0.006 0.005 0.006
[17:59:47.034] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:59:47.057] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:59:47.080] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:59:47.103] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:59:47.126] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:59:47.149] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:59:47.172] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:59:47.195] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:59:47.220] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:59:47.244] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:59:47.267] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:59:47.291] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:59:47.314] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:59:47.337] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:59:47.360] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:59:47.383] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-12_FPIXTest-17C-Nebraska-160527-1632_2016-05-27_16h32m_1464384770//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:59:47.406] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:59:47.406] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:59:47.413] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:59:47.413] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:59:47.416] <TB3>     INFO: ######################################################################
[17:59:47.416] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:59:47.416] <TB3>     INFO: ######################################################################
[17:59:47.421] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:59:47.433] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:59:47.433] <TB3>     INFO:     run 1 of 1
[17:59:47.433] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:59:47.781] <TB3>     INFO: Expecting 3120000 events.
[18:00:38.641] <TB3>     INFO: 1265225 events read in total (50145ms).
[18:01:27.731] <TB3>     INFO: 2522940 events read in total (99237ms).
[18:01:51.458] <TB3>     INFO: 3120000 events read in total (122963ms).
[18:01:51.505] <TB3>     INFO: Test took 124073ms.
[18:01:51.590] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:01:51.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:01:53.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:01:54.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:01:56.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:01:57.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:01:59.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:02:00.685] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:02:02.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:02:03.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:02:05.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:02:06.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:02:07.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:02:09.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:02:10.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:02:12.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:02:13.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:02:15.381] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405401600
[18:02:15.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:02:15.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0573, RMS = 1.10504
[18:02:15.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:02:15.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:02:15.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2932, RMS = 1.35451
[18:02:15.415] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:02:15.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:02:15.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6884, RMS = 1.9098
[18:02:15.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:02:15.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:02:15.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2395, RMS = 1.60836
[18:02:15.417] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:02:15.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:02:15.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7349, RMS = 1.92301
[18:02:15.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:02:15.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:02:15.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1601, RMS = 2.05324
[18:02:15.418] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[18:02:15.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:02:15.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9769, RMS = 1.94537
[18:02:15.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:02:15.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:02:15.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1182, RMS = 1.66305
[18:02:15.420] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:02:15.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:02:15.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5596, RMS = 1.31337
[18:02:15.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[18:02:15.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:02:15.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8513, RMS = 1.13804
[18:02:15.421] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:02:15.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:02:15.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0712, RMS = 1.59427
[18:02:15.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:02:15.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:02:15.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4513, RMS = 2.14017
[18:02:15.423] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:02:15.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:02:15.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9487, RMS = 1.35235
[18:02:15.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:02:15.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:02:15.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.891, RMS = 1.87642
[18:02:15.424] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:02:15.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:02:15.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0639, RMS = 1.93276
[18:02:15.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[18:02:15.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:02:15.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8997, RMS = 1.83855
[18:02:15.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[18:02:15.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:02:15.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.9887, RMS = 1.93598
[18:02:15.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[18:02:15.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:02:15.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.3996, RMS = 2.26621
[18:02:15.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[18:02:15.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:02:15.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1328, RMS = 1.65701
[18:02:15.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[18:02:15.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:02:15.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0085, RMS = 1.24408
[18:02:15.428] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:02:15.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:02:15.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.98, RMS = 1.20719
[18:02:15.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:02:15.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:02:15.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3372, RMS = 1.40787
[18:02:15.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:02:15.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:02:15.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9823, RMS = 2.13713
[18:02:15.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:02:15.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:02:15.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1804, RMS = 1.89695
[18:02:15.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[18:02:15.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:02:15.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4438, RMS = 1.91375
[18:02:15.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:02:15.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:02:15.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.626, RMS = 1.99958
[18:02:15.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[18:02:15.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:02:15.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5455, RMS = 1.80135
[18:02:15.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[18:02:15.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:02:15.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4413, RMS = 1.54666
[18:02:15.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:02:15.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:02:15.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.3218, RMS = 1.90274
[18:02:15.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[18:02:15.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:02:15.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.4429, RMS = 2.53421
[18:02:15.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[18:02:15.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:02:15.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.322, RMS = 1.47275
[18:02:15.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[18:02:15.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:02:15.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7366, RMS = 1.34464
[18:02:15.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:02:15.438] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[18:02:15.438] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    2    0    2    1    1    0    0    2    5
[18:02:15.438] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:02:15.534] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:02:15.534] <TB3>     INFO: enter test to run
[18:02:15.534] <TB3>     INFO:   test:  no parameter change
[18:02:15.534] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[18:02:15.536] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[18:02:15.536] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[18:02:15.536] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:02:16.029] <TB3>    QUIET: Connection to board 24 closed.
[18:02:16.030] <TB3>     INFO: pXar: this is the end, my friend
[18:02:16.030] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
