<TrID ver="2.00">
	<Info>
		<FileType>Logic Gate Simulator Circuit</FileType>
		<Ext>GCG</Ext>
		<Mime>text/xml</Mime>
		<ExtraInfo>
			<Rem></Rem>
			<RefURL>https://www.kolls.net/gatesim/</RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>https://mark0.net</Home>
	</Info>
	<General>
		<FileNum>3</FileNum>
		<CheckStrings>True</CheckStrings>
		<Date>
			<Year>2023</Year>
			<Month>3</Month>
			<Day>11</Day>
		</Date>
		<Time>
			<Hour>16</Hour>
			<Min>41</Min>
			<Sec>21</Sec>
		</Time>
		<Creator>TrIDScan/Py v2.02</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>EFBBBF3C3F786D6C2076657273696F6E3D22312E302220656E636F64696E673D227574662D38223F3E</Bytes>
			<ASCII> . . . . ? x m l   v e r s i o n = " 1 . 0 "   e n c o d i n g = " u t f - 8 " ?</ASCII>
			<Pos>0</Pos>
		</Pattern>
	</FrontBlock>
	<GlobalStrings>
		<String>CIRCUITGROUP VERSION</String>
		<String>CIRCUITGROUP</String>
		<String>GATE TYPE</String>
		<String>CIRCUIT</String>
		<String>FROM ID</String>
		<String>POINT X</String>
		<String>ANGLE</String>
		<String>GATES</String>
		<String>TO ID</String>
		<String>WIRES</String>
		<String>GATE</String>
		<String>NAME</String>
		<String>PORT</String>
		<String>WIRE</String>
	</GlobalStrings>
</TrID>