
mcal.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000424c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000013c  00800060  0000424c  000042e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000e  0080019c  0080019c  0000441c  2**0
                  ALLOC
  3 .stab         0000492c  00000000  00000000  0000441c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001d2c  00000000  00000000  00008d48  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000aa74  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f0  00000000  00000000  0000ac14  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240c  00000000  00000000  0000ae04  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001377  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d8  00000000  00000000  0000e587  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000f760  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f3  00000000  00000000  0000f920  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009ce  00000000  00000000  0000fc13  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000105e1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 2f 07 	jmp	0xe5e	; 0xe5e <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 fc 06 	jmp	0xdf8	; 0xdf8 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e4       	ldi	r30, 0x4C	; 76
      68:	f2 e4       	ldi	r31, 0x42	; 66
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 39       	cpi	r26, 0x9C	; 156
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac e9       	ldi	r26, 0x9C	; 156
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 3a       	cpi	r26, 0xAA	; 170
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 8e 20 	call	0x411c	; 0x411c <main>
      8a:	0c 94 24 21 	jmp	0x4248	; 0x4248 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ed 20 	jmp	0x41da	; 0x41da <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 09 21 	jmp	0x4212	; 0x4212 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 f9 20 	jmp	0x41f2	; 0x41f2 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 15 21 	jmp	0x422a	; 0x422a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 f9 20 	jmp	0x41f2	; 0x41f2 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 15 21 	jmp	0x422a	; 0x422a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ed 20 	jmp	0x41da	; 0x41da <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 09 21 	jmp	0x4212	; 0x4212 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 f5 20 	jmp	0x41ea	; 0x41ea <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 11 21 	jmp	0x4222	; 0x4222 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 f9 20 	jmp	0x41f2	; 0x41f2 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 a3 06 	call	0xd46	; 0xd46 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 15 21 	jmp	0x422a	; 0x422a <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 f9 20 	jmp	0x41f2	; 0x41f2 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 a3 06 	call	0xd46	; 0xd46 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 15 21 	jmp	0x422a	; 0x422a <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 f9 20 	jmp	0x41f2	; 0x41f2 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 a3 06 	call	0xd46	; 0xd46 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 15 21 	jmp	0x422a	; 0x422a <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 f6 20 	jmp	0x41ec	; 0x41ec <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 07 05 	call	0xa0e	; 0xa0e <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 56 05 	call	0xaac	; 0xaac <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 12 21 	jmp	0x4224	; 0x4224 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 fd 20 	jmp	0x41fa	; 0x41fa <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 2b 06 	call	0xc56	; 0xc56 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 19 21 	jmp	0x4232	; 0x4232 <__epilogue_restores__+0x20>

00000a0e <__clzsi2>:
     a0e:	ef 92       	push	r14
     a10:	ff 92       	push	r15
     a12:	0f 93       	push	r16
     a14:	1f 93       	push	r17
     a16:	7b 01       	movw	r14, r22
     a18:	8c 01       	movw	r16, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	e8 16       	cp	r14, r24
     a1e:	80 e0       	ldi	r24, 0x00	; 0
     a20:	f8 06       	cpc	r15, r24
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	08 07       	cpc	r16, r24
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	18 07       	cpc	r17, r24
     a2a:	88 f4       	brcc	.+34     	; 0xa4e <__clzsi2+0x40>
     a2c:	8f ef       	ldi	r24, 0xFF	; 255
     a2e:	e8 16       	cp	r14, r24
     a30:	f1 04       	cpc	r15, r1
     a32:	01 05       	cpc	r16, r1
     a34:	11 05       	cpc	r17, r1
     a36:	31 f0       	breq	.+12     	; 0xa44 <__clzsi2+0x36>
     a38:	28 f0       	brcs	.+10     	; 0xa44 <__clzsi2+0x36>
     a3a:	88 e0       	ldi	r24, 0x08	; 8
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	a0 e0       	ldi	r26, 0x00	; 0
     a40:	b0 e0       	ldi	r27, 0x00	; 0
     a42:	17 c0       	rjmp	.+46     	; 0xa72 <__clzsi2+0x64>
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	a0 e0       	ldi	r26, 0x00	; 0
     a4a:	b0 e0       	ldi	r27, 0x00	; 0
     a4c:	12 c0       	rjmp	.+36     	; 0xa72 <__clzsi2+0x64>
     a4e:	80 e0       	ldi	r24, 0x00	; 0
     a50:	e8 16       	cp	r14, r24
     a52:	80 e0       	ldi	r24, 0x00	; 0
     a54:	f8 06       	cpc	r15, r24
     a56:	80 e0       	ldi	r24, 0x00	; 0
     a58:	08 07       	cpc	r16, r24
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	18 07       	cpc	r17, r24
     a5e:	28 f0       	brcs	.+10     	; 0xa6a <__clzsi2+0x5c>
     a60:	88 e1       	ldi	r24, 0x18	; 24
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	a0 e0       	ldi	r26, 0x00	; 0
     a66:	b0 e0       	ldi	r27, 0x00	; 0
     a68:	04 c0       	rjmp	.+8      	; 0xa72 <__clzsi2+0x64>
     a6a:	80 e1       	ldi	r24, 0x10	; 16
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	a0 e0       	ldi	r26, 0x00	; 0
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	20 e2       	ldi	r18, 0x20	; 32
     a74:	30 e0       	ldi	r19, 0x00	; 0
     a76:	40 e0       	ldi	r20, 0x00	; 0
     a78:	50 e0       	ldi	r21, 0x00	; 0
     a7a:	28 1b       	sub	r18, r24
     a7c:	39 0b       	sbc	r19, r25
     a7e:	4a 0b       	sbc	r20, r26
     a80:	5b 0b       	sbc	r21, r27
     a82:	04 c0       	rjmp	.+8      	; 0xa8c <__clzsi2+0x7e>
     a84:	16 95       	lsr	r17
     a86:	07 95       	ror	r16
     a88:	f7 94       	ror	r15
     a8a:	e7 94       	ror	r14
     a8c:	8a 95       	dec	r24
     a8e:	d2 f7       	brpl	.-12     	; 0xa84 <__clzsi2+0x76>
     a90:	f7 01       	movw	r30, r14
     a92:	e8 59       	subi	r30, 0x98	; 152
     a94:	ff 4f       	sbci	r31, 0xFF	; 255
     a96:	80 81       	ld	r24, Z
     a98:	28 1b       	sub	r18, r24
     a9a:	31 09       	sbc	r19, r1
     a9c:	41 09       	sbc	r20, r1
     a9e:	51 09       	sbc	r21, r1
     aa0:	c9 01       	movw	r24, r18
     aa2:	1f 91       	pop	r17
     aa4:	0f 91       	pop	r16
     aa6:	ff 90       	pop	r15
     aa8:	ef 90       	pop	r14
     aaa:	08 95       	ret

00000aac <__pack_f>:
     aac:	df 92       	push	r13
     aae:	ef 92       	push	r14
     ab0:	ff 92       	push	r15
     ab2:	0f 93       	push	r16
     ab4:	1f 93       	push	r17
     ab6:	fc 01       	movw	r30, r24
     ab8:	e4 80       	ldd	r14, Z+4	; 0x04
     aba:	f5 80       	ldd	r15, Z+5	; 0x05
     abc:	06 81       	ldd	r16, Z+6	; 0x06
     abe:	17 81       	ldd	r17, Z+7	; 0x07
     ac0:	d1 80       	ldd	r13, Z+1	; 0x01
     ac2:	80 81       	ld	r24, Z
     ac4:	82 30       	cpi	r24, 0x02	; 2
     ac6:	48 f4       	brcc	.+18     	; 0xada <__pack_f+0x2e>
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	a0 e1       	ldi	r26, 0x10	; 16
     ace:	b0 e0       	ldi	r27, 0x00	; 0
     ad0:	e8 2a       	or	r14, r24
     ad2:	f9 2a       	or	r15, r25
     ad4:	0a 2b       	or	r16, r26
     ad6:	1b 2b       	or	r17, r27
     ad8:	a5 c0       	rjmp	.+330    	; 0xc24 <__pack_f+0x178>
     ada:	84 30       	cpi	r24, 0x04	; 4
     adc:	09 f4       	brne	.+2      	; 0xae0 <__pack_f+0x34>
     ade:	9f c0       	rjmp	.+318    	; 0xc1e <__pack_f+0x172>
     ae0:	82 30       	cpi	r24, 0x02	; 2
     ae2:	21 f4       	brne	.+8      	; 0xaec <__pack_f+0x40>
     ae4:	ee 24       	eor	r14, r14
     ae6:	ff 24       	eor	r15, r15
     ae8:	87 01       	movw	r16, r14
     aea:	05 c0       	rjmp	.+10     	; 0xaf6 <__pack_f+0x4a>
     aec:	e1 14       	cp	r14, r1
     aee:	f1 04       	cpc	r15, r1
     af0:	01 05       	cpc	r16, r1
     af2:	11 05       	cpc	r17, r1
     af4:	19 f4       	brne	.+6      	; 0xafc <__pack_f+0x50>
     af6:	e0 e0       	ldi	r30, 0x00	; 0
     af8:	f0 e0       	ldi	r31, 0x00	; 0
     afa:	96 c0       	rjmp	.+300    	; 0xc28 <__pack_f+0x17c>
     afc:	62 81       	ldd	r22, Z+2	; 0x02
     afe:	73 81       	ldd	r23, Z+3	; 0x03
     b00:	9f ef       	ldi	r25, 0xFF	; 255
     b02:	62 38       	cpi	r22, 0x82	; 130
     b04:	79 07       	cpc	r23, r25
     b06:	0c f0       	brlt	.+2      	; 0xb0a <__pack_f+0x5e>
     b08:	5b c0       	rjmp	.+182    	; 0xbc0 <__pack_f+0x114>
     b0a:	22 e8       	ldi	r18, 0x82	; 130
     b0c:	3f ef       	ldi	r19, 0xFF	; 255
     b0e:	26 1b       	sub	r18, r22
     b10:	37 0b       	sbc	r19, r23
     b12:	2a 31       	cpi	r18, 0x1A	; 26
     b14:	31 05       	cpc	r19, r1
     b16:	2c f0       	brlt	.+10     	; 0xb22 <__pack_f+0x76>
     b18:	20 e0       	ldi	r18, 0x00	; 0
     b1a:	30 e0       	ldi	r19, 0x00	; 0
     b1c:	40 e0       	ldi	r20, 0x00	; 0
     b1e:	50 e0       	ldi	r21, 0x00	; 0
     b20:	2a c0       	rjmp	.+84     	; 0xb76 <__pack_f+0xca>
     b22:	b8 01       	movw	r22, r16
     b24:	a7 01       	movw	r20, r14
     b26:	02 2e       	mov	r0, r18
     b28:	04 c0       	rjmp	.+8      	; 0xb32 <__pack_f+0x86>
     b2a:	76 95       	lsr	r23
     b2c:	67 95       	ror	r22
     b2e:	57 95       	ror	r21
     b30:	47 95       	ror	r20
     b32:	0a 94       	dec	r0
     b34:	d2 f7       	brpl	.-12     	; 0xb2a <__pack_f+0x7e>
     b36:	81 e0       	ldi	r24, 0x01	; 1
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	04 c0       	rjmp	.+8      	; 0xb48 <__pack_f+0x9c>
     b40:	88 0f       	add	r24, r24
     b42:	99 1f       	adc	r25, r25
     b44:	aa 1f       	adc	r26, r26
     b46:	bb 1f       	adc	r27, r27
     b48:	2a 95       	dec	r18
     b4a:	d2 f7       	brpl	.-12     	; 0xb40 <__pack_f+0x94>
     b4c:	01 97       	sbiw	r24, 0x01	; 1
     b4e:	a1 09       	sbc	r26, r1
     b50:	b1 09       	sbc	r27, r1
     b52:	8e 21       	and	r24, r14
     b54:	9f 21       	and	r25, r15
     b56:	a0 23       	and	r26, r16
     b58:	b1 23       	and	r27, r17
     b5a:	00 97       	sbiw	r24, 0x00	; 0
     b5c:	a1 05       	cpc	r26, r1
     b5e:	b1 05       	cpc	r27, r1
     b60:	21 f0       	breq	.+8      	; 0xb6a <__pack_f+0xbe>
     b62:	81 e0       	ldi	r24, 0x01	; 1
     b64:	90 e0       	ldi	r25, 0x00	; 0
     b66:	a0 e0       	ldi	r26, 0x00	; 0
     b68:	b0 e0       	ldi	r27, 0x00	; 0
     b6a:	9a 01       	movw	r18, r20
     b6c:	ab 01       	movw	r20, r22
     b6e:	28 2b       	or	r18, r24
     b70:	39 2b       	or	r19, r25
     b72:	4a 2b       	or	r20, r26
     b74:	5b 2b       	or	r21, r27
     b76:	da 01       	movw	r26, r20
     b78:	c9 01       	movw	r24, r18
     b7a:	8f 77       	andi	r24, 0x7F	; 127
     b7c:	90 70       	andi	r25, 0x00	; 0
     b7e:	a0 70       	andi	r26, 0x00	; 0
     b80:	b0 70       	andi	r27, 0x00	; 0
     b82:	80 34       	cpi	r24, 0x40	; 64
     b84:	91 05       	cpc	r25, r1
     b86:	a1 05       	cpc	r26, r1
     b88:	b1 05       	cpc	r27, r1
     b8a:	39 f4       	brne	.+14     	; 0xb9a <__pack_f+0xee>
     b8c:	27 ff       	sbrs	r18, 7
     b8e:	09 c0       	rjmp	.+18     	; 0xba2 <__pack_f+0xf6>
     b90:	20 5c       	subi	r18, 0xC0	; 192
     b92:	3f 4f       	sbci	r19, 0xFF	; 255
     b94:	4f 4f       	sbci	r20, 0xFF	; 255
     b96:	5f 4f       	sbci	r21, 0xFF	; 255
     b98:	04 c0       	rjmp	.+8      	; 0xba2 <__pack_f+0xf6>
     b9a:	21 5c       	subi	r18, 0xC1	; 193
     b9c:	3f 4f       	sbci	r19, 0xFF	; 255
     b9e:	4f 4f       	sbci	r20, 0xFF	; 255
     ba0:	5f 4f       	sbci	r21, 0xFF	; 255
     ba2:	e0 e0       	ldi	r30, 0x00	; 0
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	20 30       	cpi	r18, 0x00	; 0
     ba8:	a0 e0       	ldi	r26, 0x00	; 0
     baa:	3a 07       	cpc	r19, r26
     bac:	a0 e0       	ldi	r26, 0x00	; 0
     bae:	4a 07       	cpc	r20, r26
     bb0:	a0 e4       	ldi	r26, 0x40	; 64
     bb2:	5a 07       	cpc	r21, r26
     bb4:	10 f0       	brcs	.+4      	; 0xbba <__pack_f+0x10e>
     bb6:	e1 e0       	ldi	r30, 0x01	; 1
     bb8:	f0 e0       	ldi	r31, 0x00	; 0
     bba:	79 01       	movw	r14, r18
     bbc:	8a 01       	movw	r16, r20
     bbe:	27 c0       	rjmp	.+78     	; 0xc0e <__pack_f+0x162>
     bc0:	60 38       	cpi	r22, 0x80	; 128
     bc2:	71 05       	cpc	r23, r1
     bc4:	64 f5       	brge	.+88     	; 0xc1e <__pack_f+0x172>
     bc6:	fb 01       	movw	r30, r22
     bc8:	e1 58       	subi	r30, 0x81	; 129
     bca:	ff 4f       	sbci	r31, 0xFF	; 255
     bcc:	d8 01       	movw	r26, r16
     bce:	c7 01       	movw	r24, r14
     bd0:	8f 77       	andi	r24, 0x7F	; 127
     bd2:	90 70       	andi	r25, 0x00	; 0
     bd4:	a0 70       	andi	r26, 0x00	; 0
     bd6:	b0 70       	andi	r27, 0x00	; 0
     bd8:	80 34       	cpi	r24, 0x40	; 64
     bda:	91 05       	cpc	r25, r1
     bdc:	a1 05       	cpc	r26, r1
     bde:	b1 05       	cpc	r27, r1
     be0:	39 f4       	brne	.+14     	; 0xbf0 <__pack_f+0x144>
     be2:	e7 fe       	sbrs	r14, 7
     be4:	0d c0       	rjmp	.+26     	; 0xc00 <__pack_f+0x154>
     be6:	80 e4       	ldi	r24, 0x40	; 64
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	a0 e0       	ldi	r26, 0x00	; 0
     bec:	b0 e0       	ldi	r27, 0x00	; 0
     bee:	04 c0       	rjmp	.+8      	; 0xbf8 <__pack_f+0x14c>
     bf0:	8f e3       	ldi	r24, 0x3F	; 63
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	a0 e0       	ldi	r26, 0x00	; 0
     bf6:	b0 e0       	ldi	r27, 0x00	; 0
     bf8:	e8 0e       	add	r14, r24
     bfa:	f9 1e       	adc	r15, r25
     bfc:	0a 1f       	adc	r16, r26
     bfe:	1b 1f       	adc	r17, r27
     c00:	17 ff       	sbrs	r17, 7
     c02:	05 c0       	rjmp	.+10     	; 0xc0e <__pack_f+0x162>
     c04:	16 95       	lsr	r17
     c06:	07 95       	ror	r16
     c08:	f7 94       	ror	r15
     c0a:	e7 94       	ror	r14
     c0c:	31 96       	adiw	r30, 0x01	; 1
     c0e:	87 e0       	ldi	r24, 0x07	; 7
     c10:	16 95       	lsr	r17
     c12:	07 95       	ror	r16
     c14:	f7 94       	ror	r15
     c16:	e7 94       	ror	r14
     c18:	8a 95       	dec	r24
     c1a:	d1 f7       	brne	.-12     	; 0xc10 <__pack_f+0x164>
     c1c:	05 c0       	rjmp	.+10     	; 0xc28 <__pack_f+0x17c>
     c1e:	ee 24       	eor	r14, r14
     c20:	ff 24       	eor	r15, r15
     c22:	87 01       	movw	r16, r14
     c24:	ef ef       	ldi	r30, 0xFF	; 255
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	6e 2f       	mov	r22, r30
     c2a:	67 95       	ror	r22
     c2c:	66 27       	eor	r22, r22
     c2e:	67 95       	ror	r22
     c30:	90 2f       	mov	r25, r16
     c32:	9f 77       	andi	r25, 0x7F	; 127
     c34:	d7 94       	ror	r13
     c36:	dd 24       	eor	r13, r13
     c38:	d7 94       	ror	r13
     c3a:	8e 2f       	mov	r24, r30
     c3c:	86 95       	lsr	r24
     c3e:	49 2f       	mov	r20, r25
     c40:	46 2b       	or	r20, r22
     c42:	58 2f       	mov	r21, r24
     c44:	5d 29       	or	r21, r13
     c46:	b7 01       	movw	r22, r14
     c48:	ca 01       	movw	r24, r20
     c4a:	1f 91       	pop	r17
     c4c:	0f 91       	pop	r16
     c4e:	ff 90       	pop	r15
     c50:	ef 90       	pop	r14
     c52:	df 90       	pop	r13
     c54:	08 95       	ret

00000c56 <__unpack_f>:
     c56:	fc 01       	movw	r30, r24
     c58:	db 01       	movw	r26, r22
     c5a:	40 81       	ld	r20, Z
     c5c:	51 81       	ldd	r21, Z+1	; 0x01
     c5e:	22 81       	ldd	r18, Z+2	; 0x02
     c60:	62 2f       	mov	r22, r18
     c62:	6f 77       	andi	r22, 0x7F	; 127
     c64:	70 e0       	ldi	r23, 0x00	; 0
     c66:	22 1f       	adc	r18, r18
     c68:	22 27       	eor	r18, r18
     c6a:	22 1f       	adc	r18, r18
     c6c:	93 81       	ldd	r25, Z+3	; 0x03
     c6e:	89 2f       	mov	r24, r25
     c70:	88 0f       	add	r24, r24
     c72:	82 2b       	or	r24, r18
     c74:	28 2f       	mov	r18, r24
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	99 1f       	adc	r25, r25
     c7a:	99 27       	eor	r25, r25
     c7c:	99 1f       	adc	r25, r25
     c7e:	11 96       	adiw	r26, 0x01	; 1
     c80:	9c 93       	st	X, r25
     c82:	11 97       	sbiw	r26, 0x01	; 1
     c84:	21 15       	cp	r18, r1
     c86:	31 05       	cpc	r19, r1
     c88:	a9 f5       	brne	.+106    	; 0xcf4 <__unpack_f+0x9e>
     c8a:	41 15       	cp	r20, r1
     c8c:	51 05       	cpc	r21, r1
     c8e:	61 05       	cpc	r22, r1
     c90:	71 05       	cpc	r23, r1
     c92:	11 f4       	brne	.+4      	; 0xc98 <__unpack_f+0x42>
     c94:	82 e0       	ldi	r24, 0x02	; 2
     c96:	37 c0       	rjmp	.+110    	; 0xd06 <__unpack_f+0xb0>
     c98:	82 e8       	ldi	r24, 0x82	; 130
     c9a:	9f ef       	ldi	r25, 0xFF	; 255
     c9c:	13 96       	adiw	r26, 0x03	; 3
     c9e:	9c 93       	st	X, r25
     ca0:	8e 93       	st	-X, r24
     ca2:	12 97       	sbiw	r26, 0x02	; 2
     ca4:	9a 01       	movw	r18, r20
     ca6:	ab 01       	movw	r20, r22
     ca8:	67 e0       	ldi	r22, 0x07	; 7
     caa:	22 0f       	add	r18, r18
     cac:	33 1f       	adc	r19, r19
     cae:	44 1f       	adc	r20, r20
     cb0:	55 1f       	adc	r21, r21
     cb2:	6a 95       	dec	r22
     cb4:	d1 f7       	brne	.-12     	; 0xcaa <__unpack_f+0x54>
     cb6:	83 e0       	ldi	r24, 0x03	; 3
     cb8:	8c 93       	st	X, r24
     cba:	0d c0       	rjmp	.+26     	; 0xcd6 <__unpack_f+0x80>
     cbc:	22 0f       	add	r18, r18
     cbe:	33 1f       	adc	r19, r19
     cc0:	44 1f       	adc	r20, r20
     cc2:	55 1f       	adc	r21, r21
     cc4:	12 96       	adiw	r26, 0x02	; 2
     cc6:	8d 91       	ld	r24, X+
     cc8:	9c 91       	ld	r25, X
     cca:	13 97       	sbiw	r26, 0x03	; 3
     ccc:	01 97       	sbiw	r24, 0x01	; 1
     cce:	13 96       	adiw	r26, 0x03	; 3
     cd0:	9c 93       	st	X, r25
     cd2:	8e 93       	st	-X, r24
     cd4:	12 97       	sbiw	r26, 0x02	; 2
     cd6:	20 30       	cpi	r18, 0x00	; 0
     cd8:	80 e0       	ldi	r24, 0x00	; 0
     cda:	38 07       	cpc	r19, r24
     cdc:	80 e0       	ldi	r24, 0x00	; 0
     cde:	48 07       	cpc	r20, r24
     ce0:	80 e4       	ldi	r24, 0x40	; 64
     ce2:	58 07       	cpc	r21, r24
     ce4:	58 f3       	brcs	.-42     	; 0xcbc <__unpack_f+0x66>
     ce6:	14 96       	adiw	r26, 0x04	; 4
     ce8:	2d 93       	st	X+, r18
     cea:	3d 93       	st	X+, r19
     cec:	4d 93       	st	X+, r20
     cee:	5c 93       	st	X, r21
     cf0:	17 97       	sbiw	r26, 0x07	; 7
     cf2:	08 95       	ret
     cf4:	2f 3f       	cpi	r18, 0xFF	; 255
     cf6:	31 05       	cpc	r19, r1
     cf8:	79 f4       	brne	.+30     	; 0xd18 <__unpack_f+0xc2>
     cfa:	41 15       	cp	r20, r1
     cfc:	51 05       	cpc	r21, r1
     cfe:	61 05       	cpc	r22, r1
     d00:	71 05       	cpc	r23, r1
     d02:	19 f4       	brne	.+6      	; 0xd0a <__unpack_f+0xb4>
     d04:	84 e0       	ldi	r24, 0x04	; 4
     d06:	8c 93       	st	X, r24
     d08:	08 95       	ret
     d0a:	64 ff       	sbrs	r22, 4
     d0c:	03 c0       	rjmp	.+6      	; 0xd14 <__unpack_f+0xbe>
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	8c 93       	st	X, r24
     d12:	12 c0       	rjmp	.+36     	; 0xd38 <__unpack_f+0xe2>
     d14:	1c 92       	st	X, r1
     d16:	10 c0       	rjmp	.+32     	; 0xd38 <__unpack_f+0xe2>
     d18:	2f 57       	subi	r18, 0x7F	; 127
     d1a:	30 40       	sbci	r19, 0x00	; 0
     d1c:	13 96       	adiw	r26, 0x03	; 3
     d1e:	3c 93       	st	X, r19
     d20:	2e 93       	st	-X, r18
     d22:	12 97       	sbiw	r26, 0x02	; 2
     d24:	83 e0       	ldi	r24, 0x03	; 3
     d26:	8c 93       	st	X, r24
     d28:	87 e0       	ldi	r24, 0x07	; 7
     d2a:	44 0f       	add	r20, r20
     d2c:	55 1f       	adc	r21, r21
     d2e:	66 1f       	adc	r22, r22
     d30:	77 1f       	adc	r23, r23
     d32:	8a 95       	dec	r24
     d34:	d1 f7       	brne	.-12     	; 0xd2a <__unpack_f+0xd4>
     d36:	70 64       	ori	r23, 0x40	; 64
     d38:	14 96       	adiw	r26, 0x04	; 4
     d3a:	4d 93       	st	X+, r20
     d3c:	5d 93       	st	X+, r21
     d3e:	6d 93       	st	X+, r22
     d40:	7c 93       	st	X, r23
     d42:	17 97       	sbiw	r26, 0x07	; 7
     d44:	08 95       	ret

00000d46 <__fpcmp_parts_f>:
     d46:	1f 93       	push	r17
     d48:	dc 01       	movw	r26, r24
     d4a:	fb 01       	movw	r30, r22
     d4c:	9c 91       	ld	r25, X
     d4e:	92 30       	cpi	r25, 0x02	; 2
     d50:	08 f4       	brcc	.+2      	; 0xd54 <__fpcmp_parts_f+0xe>
     d52:	47 c0       	rjmp	.+142    	; 0xde2 <__fpcmp_parts_f+0x9c>
     d54:	80 81       	ld	r24, Z
     d56:	82 30       	cpi	r24, 0x02	; 2
     d58:	08 f4       	brcc	.+2      	; 0xd5c <__fpcmp_parts_f+0x16>
     d5a:	43 c0       	rjmp	.+134    	; 0xde2 <__fpcmp_parts_f+0x9c>
     d5c:	94 30       	cpi	r25, 0x04	; 4
     d5e:	51 f4       	brne	.+20     	; 0xd74 <__fpcmp_parts_f+0x2e>
     d60:	11 96       	adiw	r26, 0x01	; 1
     d62:	1c 91       	ld	r17, X
     d64:	84 30       	cpi	r24, 0x04	; 4
     d66:	99 f5       	brne	.+102    	; 0xdce <__fpcmp_parts_f+0x88>
     d68:	81 81       	ldd	r24, Z+1	; 0x01
     d6a:	68 2f       	mov	r22, r24
     d6c:	70 e0       	ldi	r23, 0x00	; 0
     d6e:	61 1b       	sub	r22, r17
     d70:	71 09       	sbc	r23, r1
     d72:	3f c0       	rjmp	.+126    	; 0xdf2 <__fpcmp_parts_f+0xac>
     d74:	84 30       	cpi	r24, 0x04	; 4
     d76:	21 f0       	breq	.+8      	; 0xd80 <__fpcmp_parts_f+0x3a>
     d78:	92 30       	cpi	r25, 0x02	; 2
     d7a:	31 f4       	brne	.+12     	; 0xd88 <__fpcmp_parts_f+0x42>
     d7c:	82 30       	cpi	r24, 0x02	; 2
     d7e:	b9 f1       	breq	.+110    	; 0xdee <__fpcmp_parts_f+0xa8>
     d80:	81 81       	ldd	r24, Z+1	; 0x01
     d82:	88 23       	and	r24, r24
     d84:	89 f1       	breq	.+98     	; 0xde8 <__fpcmp_parts_f+0xa2>
     d86:	2d c0       	rjmp	.+90     	; 0xde2 <__fpcmp_parts_f+0x9c>
     d88:	11 96       	adiw	r26, 0x01	; 1
     d8a:	1c 91       	ld	r17, X
     d8c:	11 97       	sbiw	r26, 0x01	; 1
     d8e:	82 30       	cpi	r24, 0x02	; 2
     d90:	f1 f0       	breq	.+60     	; 0xdce <__fpcmp_parts_f+0x88>
     d92:	81 81       	ldd	r24, Z+1	; 0x01
     d94:	18 17       	cp	r17, r24
     d96:	d9 f4       	brne	.+54     	; 0xdce <__fpcmp_parts_f+0x88>
     d98:	12 96       	adiw	r26, 0x02	; 2
     d9a:	2d 91       	ld	r18, X+
     d9c:	3c 91       	ld	r19, X
     d9e:	13 97       	sbiw	r26, 0x03	; 3
     da0:	82 81       	ldd	r24, Z+2	; 0x02
     da2:	93 81       	ldd	r25, Z+3	; 0x03
     da4:	82 17       	cp	r24, r18
     da6:	93 07       	cpc	r25, r19
     da8:	94 f0       	brlt	.+36     	; 0xdce <__fpcmp_parts_f+0x88>
     daa:	28 17       	cp	r18, r24
     dac:	39 07       	cpc	r19, r25
     dae:	bc f0       	brlt	.+46     	; 0xdde <__fpcmp_parts_f+0x98>
     db0:	14 96       	adiw	r26, 0x04	; 4
     db2:	8d 91       	ld	r24, X+
     db4:	9d 91       	ld	r25, X+
     db6:	0d 90       	ld	r0, X+
     db8:	bc 91       	ld	r27, X
     dba:	a0 2d       	mov	r26, r0
     dbc:	24 81       	ldd	r18, Z+4	; 0x04
     dbe:	35 81       	ldd	r19, Z+5	; 0x05
     dc0:	46 81       	ldd	r20, Z+6	; 0x06
     dc2:	57 81       	ldd	r21, Z+7	; 0x07
     dc4:	28 17       	cp	r18, r24
     dc6:	39 07       	cpc	r19, r25
     dc8:	4a 07       	cpc	r20, r26
     dca:	5b 07       	cpc	r21, r27
     dcc:	18 f4       	brcc	.+6      	; 0xdd4 <__fpcmp_parts_f+0x8e>
     dce:	11 23       	and	r17, r17
     dd0:	41 f0       	breq	.+16     	; 0xde2 <__fpcmp_parts_f+0x9c>
     dd2:	0a c0       	rjmp	.+20     	; 0xde8 <__fpcmp_parts_f+0xa2>
     dd4:	82 17       	cp	r24, r18
     dd6:	93 07       	cpc	r25, r19
     dd8:	a4 07       	cpc	r26, r20
     dda:	b5 07       	cpc	r27, r21
     ddc:	40 f4       	brcc	.+16     	; 0xdee <__fpcmp_parts_f+0xa8>
     dde:	11 23       	and	r17, r17
     de0:	19 f0       	breq	.+6      	; 0xde8 <__fpcmp_parts_f+0xa2>
     de2:	61 e0       	ldi	r22, 0x01	; 1
     de4:	70 e0       	ldi	r23, 0x00	; 0
     de6:	05 c0       	rjmp	.+10     	; 0xdf2 <__fpcmp_parts_f+0xac>
     de8:	6f ef       	ldi	r22, 0xFF	; 255
     dea:	7f ef       	ldi	r23, 0xFF	; 255
     dec:	02 c0       	rjmp	.+4      	; 0xdf2 <__fpcmp_parts_f+0xac>
     dee:	60 e0       	ldi	r22, 0x00	; 0
     df0:	70 e0       	ldi	r23, 0x00	; 0
     df2:	cb 01       	movw	r24, r22
     df4:	1f 91       	pop	r17
     df6:	08 95       	ret

00000df8 <__vector_15>:

void (*g_tx_cb)(void);
void (*g_rx_cb)(void);

ISR(USART_TXC_vect)
{
     df8:	1f 92       	push	r1
     dfa:	0f 92       	push	r0
     dfc:	0f b6       	in	r0, 0x3f	; 63
     dfe:	0f 92       	push	r0
     e00:	11 24       	eor	r1, r1
     e02:	2f 93       	push	r18
     e04:	3f 93       	push	r19
     e06:	4f 93       	push	r20
     e08:	5f 93       	push	r21
     e0a:	6f 93       	push	r22
     e0c:	7f 93       	push	r23
     e0e:	8f 93       	push	r24
     e10:	9f 93       	push	r25
     e12:	af 93       	push	r26
     e14:	bf 93       	push	r27
     e16:	ef 93       	push	r30
     e18:	ff 93       	push	r31
     e1a:	df 93       	push	r29
     e1c:	cf 93       	push	r28
     e1e:	cd b7       	in	r28, 0x3d	; 61
     e20:	de b7       	in	r29, 0x3e	; 62
	if(g_tx_cb)
     e22:	80 91 a4 01 	lds	r24, 0x01A4
     e26:	90 91 a5 01 	lds	r25, 0x01A5
     e2a:	00 97       	sbiw	r24, 0x00	; 0
     e2c:	29 f0       	breq	.+10     	; 0xe38 <__vector_15+0x40>
	{
		g_tx_cb();
     e2e:	e0 91 a4 01 	lds	r30, 0x01A4
     e32:	f0 91 a5 01 	lds	r31, 0x01A5
     e36:	09 95       	icall
	}
}
     e38:	cf 91       	pop	r28
     e3a:	df 91       	pop	r29
     e3c:	ff 91       	pop	r31
     e3e:	ef 91       	pop	r30
     e40:	bf 91       	pop	r27
     e42:	af 91       	pop	r26
     e44:	9f 91       	pop	r25
     e46:	8f 91       	pop	r24
     e48:	7f 91       	pop	r23
     e4a:	6f 91       	pop	r22
     e4c:	5f 91       	pop	r21
     e4e:	4f 91       	pop	r20
     e50:	3f 91       	pop	r19
     e52:	2f 91       	pop	r18
     e54:	0f 90       	pop	r0
     e56:	0f be       	out	0x3f, r0	; 63
     e58:	0f 90       	pop	r0
     e5a:	1f 90       	pop	r1
     e5c:	18 95       	reti

00000e5e <__vector_13>:

ISR(USART_RXC_vect)
{
     e5e:	1f 92       	push	r1
     e60:	0f 92       	push	r0
     e62:	0f b6       	in	r0, 0x3f	; 63
     e64:	0f 92       	push	r0
     e66:	11 24       	eor	r1, r1
     e68:	2f 93       	push	r18
     e6a:	3f 93       	push	r19
     e6c:	4f 93       	push	r20
     e6e:	5f 93       	push	r21
     e70:	6f 93       	push	r22
     e72:	7f 93       	push	r23
     e74:	8f 93       	push	r24
     e76:	9f 93       	push	r25
     e78:	af 93       	push	r26
     e7a:	bf 93       	push	r27
     e7c:	ef 93       	push	r30
     e7e:	ff 93       	push	r31
     e80:	df 93       	push	r29
     e82:	cf 93       	push	r28
     e84:	cd b7       	in	r28, 0x3d	; 61
     e86:	de b7       	in	r29, 0x3e	; 62
	if(g_rx_cb)
     e88:	80 91 a2 01 	lds	r24, 0x01A2
     e8c:	90 91 a3 01 	lds	r25, 0x01A3
     e90:	00 97       	sbiw	r24, 0x00	; 0
     e92:	29 f0       	breq	.+10     	; 0xe9e <__vector_13+0x40>
	{
		g_rx_cb();
     e94:	e0 91 a2 01 	lds	r30, 0x01A2
     e98:	f0 91 a3 01 	lds	r31, 0x01A3
     e9c:	09 95       	icall
	}
}
     e9e:	cf 91       	pop	r28
     ea0:	df 91       	pop	r29
     ea2:	ff 91       	pop	r31
     ea4:	ef 91       	pop	r30
     ea6:	bf 91       	pop	r27
     ea8:	af 91       	pop	r26
     eaa:	9f 91       	pop	r25
     eac:	8f 91       	pop	r24
     eae:	7f 91       	pop	r23
     eb0:	6f 91       	pop	r22
     eb2:	5f 91       	pop	r21
     eb4:	4f 91       	pop	r20
     eb6:	3f 91       	pop	r19
     eb8:	2f 91       	pop	r18
     eba:	0f 90       	pop	r0
     ebc:	0f be       	out	0x3f, r0	; 63
     ebe:	0f 90       	pop	r0
     ec0:	1f 90       	pop	r1
     ec2:	18 95       	reti

00000ec4 <uart_init>:

void uart_init()
{
     ec4:	df 93       	push	r29
     ec6:	cf 93       	push	r28
     ec8:	0f 92       	push	r0
     eca:	cd b7       	in	r28, 0x3d	; 61
     ecc:	de b7       	in	r29, 0x3e	; 62
	//enable tx , rx
	UCSRB = 1<<RXEN | 1<<TXEN;
     ece:	ea e2       	ldi	r30, 0x2A	; 42
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	88 e1       	ldi	r24, 0x18	; 24
     ed4:	80 83       	st	Z, r24

	//data size 8
	CLR_BIT(UCSRB, UCSZ2);
     ed6:	aa e2       	ldi	r26, 0x2A	; 42
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	ea e2       	ldi	r30, 0x2A	; 42
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	8b 7f       	andi	r24, 0xFB	; 251
     ee2:	8c 93       	st	X, r24

	uint8_t ucsrc_val = 0;
     ee4:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(ucsrc_val,UCSZ0);
     ee6:	89 81       	ldd	r24, Y+1	; 0x01
     ee8:	82 60       	ori	r24, 0x02	; 2
     eea:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(ucsrc_val,UCSZ1);
     eec:	89 81       	ldd	r24, Y+1	; 0x01
     eee:	84 60       	ori	r24, 0x04	; 4
     ef0:	89 83       	std	Y+1, r24	; 0x01
	//stop bit size 1
	CLR_BIT(ucsrc_val,USBS);
     ef2:	89 81       	ldd	r24, Y+1	; 0x01
     ef4:	87 7f       	andi	r24, 0xF7	; 247
     ef6:	89 83       	std	Y+1, r24	; 0x01
	//async
	CLR_BIT(ucsrc_val,UMSEL);
     ef8:	89 81       	ldd	r24, Y+1	; 0x01
     efa:	8f 7b       	andi	r24, 0xBF	; 191
     efc:	89 83       	std	Y+1, r24	; 0x01
	//parity check disabled
	CLR_BIT(ucsrc_val,UPM0);
     efe:	89 81       	ldd	r24, Y+1	; 0x01
     f00:	8f 7e       	andi	r24, 0xEF	; 239
     f02:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(ucsrc_val,UPM1);
     f04:	89 81       	ldd	r24, Y+1	; 0x01
     f06:	8f 7d       	andi	r24, 0xDF	; 223
     f08:	89 83       	std	Y+1, r24	; 0x01

	UCSRC = 1<<URSEL | ucsrc_val;
     f0a:	e0 e4       	ldi	r30, 0x40	; 64
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	89 81       	ldd	r24, Y+1	; 0x01
     f10:	80 68       	ori	r24, 0x80	; 128
     f12:	80 83       	st	Z, r24
	//baud rate
	//9600 -> 8MHZ
	UBRRL = 51;
     f14:	e9 e2       	ldi	r30, 0x29	; 41
     f16:	f0 e0       	ldi	r31, 0x00	; 0
     f18:	83 e3       	ldi	r24, 0x33	; 51
     f1a:	80 83       	st	Z, r24
	UBRRH = 0X00;
     f1c:	e0 e4       	ldi	r30, 0x40	; 64
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	10 82       	st	Z, r1

	//interrupts
	CLR_BIT(UCSRB,RXCIE);
     f22:	aa e2       	ldi	r26, 0x2A	; 42
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	ea e2       	ldi	r30, 0x2A	; 42
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	8f 77       	andi	r24, 0x7F	; 127
     f2e:	8c 93       	st	X, r24
	CLR_BIT(UCSRB,TXCIE);
     f30:	aa e2       	ldi	r26, 0x2A	; 42
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	ea e2       	ldi	r30, 0x2A	; 42
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	8f 7b       	andi	r24, 0xBF	; 191
     f3c:	8c 93       	st	X, r24
	CLR_BIT(UCSRB,UDRIE);
     f3e:	aa e2       	ldi	r26, 0x2A	; 42
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	ea e2       	ldi	r30, 0x2A	; 42
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	8f 7d       	andi	r24, 0xDF	; 223
     f4a:	8c 93       	st	X, r24
}
     f4c:	0f 90       	pop	r0
     f4e:	cf 91       	pop	r28
     f50:	df 91       	pop	r29
     f52:	08 95       	ret

00000f54 <uart_send_data>:

void uart_send_data(uint8_t data)
{
     f54:	df 93       	push	r29
     f56:	cf 93       	push	r28
     f58:	0f 92       	push	r0
     f5a:	cd b7       	in	r28, 0x3d	; 61
     f5c:	de b7       	in	r29, 0x3e	; 62
     f5e:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,UDRE) != 1);
     f60:	eb e2       	ldi	r30, 0x2B	; 43
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	80 81       	ld	r24, Z
     f66:	82 95       	swap	r24
     f68:	86 95       	lsr	r24
     f6a:	87 70       	andi	r24, 0x07	; 7
     f6c:	88 2f       	mov	r24, r24
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	81 70       	andi	r24, 0x01	; 1
     f72:	90 70       	andi	r25, 0x00	; 0
     f74:	00 97       	sbiw	r24, 0x00	; 0
     f76:	a1 f3       	breq	.-24     	; 0xf60 <uart_send_data+0xc>
	UDR = data;
     f78:	ec e2       	ldi	r30, 0x2C	; 44
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	89 81       	ldd	r24, Y+1	; 0x01
     f7e:	80 83       	st	Z, r24
}
     f80:	0f 90       	pop	r0
     f82:	cf 91       	pop	r28
     f84:	df 91       	pop	r29
     f86:	08 95       	ret

00000f88 <uart_receive_data>:

uint8_t uart_receive_data()
{
     f88:	df 93       	push	r29
     f8a:	cf 93       	push	r28
     f8c:	cd b7       	in	r28, 0x3d	; 61
     f8e:	de b7       	in	r29, 0x3e	; 62
	return UDR;
     f90:	ec e2       	ldi	r30, 0x2C	; 44
     f92:	f0 e0       	ldi	r31, 0x00	; 0
     f94:	80 81       	ld	r24, Z
}
     f96:	cf 91       	pop	r28
     f98:	df 91       	pop	r29
     f9a:	08 95       	ret

00000f9c <uart_is_data_ready>:

uint8_t uart_is_data_ready()
{
     f9c:	df 93       	push	r29
     f9e:	cf 93       	push	r28
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
	return GET_BIT(UCSRA,RXC);
     fa4:	eb e2       	ldi	r30, 0x2B	; 43
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	88 1f       	adc	r24, r24
     fac:	88 27       	eor	r24, r24
     fae:	88 1f       	adc	r24, r24
}
     fb0:	cf 91       	pop	r28
     fb2:	df 91       	pop	r29
     fb4:	08 95       	ret

00000fb6 <uart_send_str>:

void uart_send_str(char* str)
{
     fb6:	df 93       	push	r29
     fb8:	cf 93       	push	r28
     fba:	00 d0       	rcall	.+0      	; 0xfbc <uart_send_str+0x6>
     fbc:	0f 92       	push	r0
     fbe:	cd b7       	in	r28, 0x3d	; 61
     fc0:	de b7       	in	r29, 0x3e	; 62
     fc2:	9b 83       	std	Y+3, r25	; 0x03
     fc4:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i = 0;
     fc6:	19 82       	std	Y+1, r1	; 0x01
     fc8:	0e c0       	rjmp	.+28     	; 0xfe6 <uart_send_str+0x30>
	while(str[i] != '\0')
	{
//		while(GET_BIT(UCSRA,UDRE) != 1);
//		UDR = str[i];
		uart_send_data(str[i]);
     fca:	89 81       	ldd	r24, Y+1	; 0x01
     fcc:	28 2f       	mov	r18, r24
     fce:	30 e0       	ldi	r19, 0x00	; 0
     fd0:	8a 81       	ldd	r24, Y+2	; 0x02
     fd2:	9b 81       	ldd	r25, Y+3	; 0x03
     fd4:	fc 01       	movw	r30, r24
     fd6:	e2 0f       	add	r30, r18
     fd8:	f3 1f       	adc	r31, r19
     fda:	80 81       	ld	r24, Z
     fdc:	0e 94 aa 07 	call	0xf54	; 0xf54 <uart_send_data>
		i++;
     fe0:	89 81       	ldd	r24, Y+1	; 0x01
     fe2:	8f 5f       	subi	r24, 0xFF	; 255
     fe4:	89 83       	std	Y+1, r24	; 0x01
}

void uart_send_str(char* str)
{
	uint8_t i = 0;
	while(str[i] != '\0')
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	28 2f       	mov	r18, r24
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	8a 81       	ldd	r24, Y+2	; 0x02
     fee:	9b 81       	ldd	r25, Y+3	; 0x03
     ff0:	fc 01       	movw	r30, r24
     ff2:	e2 0f       	add	r30, r18
     ff4:	f3 1f       	adc	r31, r19
     ff6:	80 81       	ld	r24, Z
     ff8:	88 23       	and	r24, r24
     ffa:	39 f7       	brne	.-50     	; 0xfca <uart_send_str+0x14>
//		while(GET_BIT(UCSRA,UDRE) != 1);
//		UDR = str[i];
		uart_send_data(str[i]);
		i++;
	}
}
     ffc:	0f 90       	pop	r0
     ffe:	0f 90       	pop	r0
    1000:	0f 90       	pop	r0
    1002:	cf 91       	pop	r28
    1004:	df 91       	pop	r29
    1006:	08 95       	ret

00001008 <uart_receive_str>:

void uart_receive_str(char* str,uint8_t length,char terminal)
{
    1008:	df 93       	push	r29
    100a:	cf 93       	push	r28
    100c:	00 d0       	rcall	.+0      	; 0x100e <uart_receive_str+0x6>
    100e:	00 d0       	rcall	.+0      	; 0x1010 <uart_receive_str+0x8>
    1010:	0f 92       	push	r0
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	9b 83       	std	Y+3, r25	; 0x03
    1018:	8a 83       	std	Y+2, r24	; 0x02
    101a:	6c 83       	std	Y+4, r22	; 0x04
    101c:	4d 83       	std	Y+5, r20	; 0x05
	uint8_t i=0;
    101e:	19 82       	std	Y+1, r1	; 0x01
	do
	{
		while(uart_is_data_ready() != 1);
    1020:	0e 94 ce 07 	call	0xf9c	; 0xf9c <uart_is_data_ready>
    1024:	81 30       	cpi	r24, 0x01	; 1
    1026:	e1 f7       	brne	.-8      	; 0x1020 <uart_receive_str+0x18>
		str[i] = uart_receive_data;
    1028:	89 81       	ldd	r24, Y+1	; 0x01
    102a:	28 2f       	mov	r18, r24
    102c:	30 e0       	ldi	r19, 0x00	; 0
    102e:	8a 81       	ldd	r24, Y+2	; 0x02
    1030:	9b 81       	ldd	r25, Y+3	; 0x03
    1032:	fc 01       	movw	r30, r24
    1034:	e2 0f       	add	r30, r18
    1036:	f3 1f       	adc	r31, r19
    1038:	84 ec       	ldi	r24, 0xC4	; 196
    103a:	97 e0       	ldi	r25, 0x07	; 7
    103c:	80 83       	st	Z, r24
		i++;
    103e:	89 81       	ldd	r24, Y+1	; 0x01
    1040:	8f 5f       	subi	r24, 0xFF	; 255
    1042:	89 83       	std	Y+1, r24	; 0x01
	}while(i<length && str[i-1] != terminal);
    1044:	99 81       	ldd	r25, Y+1	; 0x01
    1046:	8c 81       	ldd	r24, Y+4	; 0x04
    1048:	98 17       	cp	r25, r24
    104a:	78 f4       	brcc	.+30     	; 0x106a <uart_receive_str+0x62>
    104c:	89 81       	ldd	r24, Y+1	; 0x01
    104e:	88 2f       	mov	r24, r24
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	9c 01       	movw	r18, r24
    1054:	21 50       	subi	r18, 0x01	; 1
    1056:	30 40       	sbci	r19, 0x00	; 0
    1058:	8a 81       	ldd	r24, Y+2	; 0x02
    105a:	9b 81       	ldd	r25, Y+3	; 0x03
    105c:	fc 01       	movw	r30, r24
    105e:	e2 0f       	add	r30, r18
    1060:	f3 1f       	adc	r31, r19
    1062:	90 81       	ld	r25, Z
    1064:	8d 81       	ldd	r24, Y+5	; 0x05
    1066:	98 17       	cp	r25, r24
    1068:	d9 f6       	brne	.-74     	; 0x1020 <uart_receive_str+0x18>
	str[i--] = 0;
    106a:	89 81       	ldd	r24, Y+1	; 0x01
    106c:	28 2f       	mov	r18, r24
    106e:	30 e0       	ldi	r19, 0x00	; 0
    1070:	8a 81       	ldd	r24, Y+2	; 0x02
    1072:	9b 81       	ldd	r25, Y+3	; 0x03
    1074:	fc 01       	movw	r30, r24
    1076:	e2 0f       	add	r30, r18
    1078:	f3 1f       	adc	r31, r19
    107a:	10 82       	st	Z, r1
    107c:	89 81       	ldd	r24, Y+1	; 0x01
    107e:	81 50       	subi	r24, 0x01	; 1
    1080:	89 83       	std	Y+1, r24	; 0x01
}
    1082:	0f 90       	pop	r0
    1084:	0f 90       	pop	r0
    1086:	0f 90       	pop	r0
    1088:	0f 90       	pop	r0
    108a:	0f 90       	pop	r0
    108c:	cf 91       	pop	r28
    108e:	df 91       	pop	r29
    1090:	08 95       	ret

00001092 <uart_set_tx_callback>:

void uart_set_tx_callback(void (*callback)(void))
{
    1092:	df 93       	push	r29
    1094:	cf 93       	push	r28
    1096:	00 d0       	rcall	.+0      	; 0x1098 <uart_set_tx_callback+0x6>
    1098:	cd b7       	in	r28, 0x3d	; 61
    109a:	de b7       	in	r29, 0x3e	; 62
    109c:	9a 83       	std	Y+2, r25	; 0x02
    109e:	89 83       	std	Y+1, r24	; 0x01
	g_tx_cb = callback;
    10a0:	89 81       	ldd	r24, Y+1	; 0x01
    10a2:	9a 81       	ldd	r25, Y+2	; 0x02
    10a4:	90 93 a5 01 	sts	0x01A5, r25
    10a8:	80 93 a4 01 	sts	0x01A4, r24
}
    10ac:	0f 90       	pop	r0
    10ae:	0f 90       	pop	r0
    10b0:	cf 91       	pop	r28
    10b2:	df 91       	pop	r29
    10b4:	08 95       	ret

000010b6 <uart_set_rx_callback>:

void uart_set_rx_callback(void (*callback)(void))
{
    10b6:	df 93       	push	r29
    10b8:	cf 93       	push	r28
    10ba:	00 d0       	rcall	.+0      	; 0x10bc <uart_set_rx_callback+0x6>
    10bc:	cd b7       	in	r28, 0x3d	; 61
    10be:	de b7       	in	r29, 0x3e	; 62
    10c0:	9a 83       	std	Y+2, r25	; 0x02
    10c2:	89 83       	std	Y+1, r24	; 0x01
	g_tx_cb = callback;
    10c4:	89 81       	ldd	r24, Y+1	; 0x01
    10c6:	9a 81       	ldd	r25, Y+2	; 0x02
    10c8:	90 93 a5 01 	sts	0x01A5, r25
    10cc:	80 93 a4 01 	sts	0x01A4, r24
}
    10d0:	0f 90       	pop	r0
    10d2:	0f 90       	pop	r0
    10d4:	cf 91       	pop	r28
    10d6:	df 91       	pop	r29
    10d8:	08 95       	ret

000010da <timer0_init>:

#define SET_BIT(reg, bit_n) 	reg |= 1<<bit_n
#define CLR_BIT(reg, bit_n)		reg &= ~(0b1<<bit_n)

void timer0_init()
{
    10da:	df 93       	push	r29
    10dc:	cf 93       	push	r28
    10de:	cd b7       	in	r28, 0x3d	; 61
    10e0:	de b7       	in	r29, 0x3e	; 62
	//NORMAL
	CLR_BIT(TCCR0, WGM00);
    10e2:	a3 e5       	ldi	r26, 0x53	; 83
    10e4:	b0 e0       	ldi	r27, 0x00	; 0
    10e6:	e3 e5       	ldi	r30, 0x53	; 83
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	80 81       	ld	r24, Z
    10ec:	8f 7b       	andi	r24, 0xBF	; 191
    10ee:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, WGM01);
    10f0:	a3 e5       	ldi	r26, 0x53	; 83
    10f2:	b0 e0       	ldi	r27, 0x00	; 0
    10f4:	e3 e5       	ldi	r30, 0x53	; 83
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	87 7f       	andi	r24, 0xF7	; 247
    10fc:	8c 93       	st	X, r24
	//preload
	TCNT0 = 0;
    10fe:	e2 e5       	ldi	r30, 0x52	; 82
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	10 82       	st	Z, r1
	//prescaller -> 1024
	SET_BIT(TCCR0, CS00);
    1104:	a3 e5       	ldi	r26, 0x53	; 83
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	e3 e5       	ldi	r30, 0x53	; 83
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	81 60       	ori	r24, 0x01	; 1
    1110:	8c 93       	st	X, r24
	SET_BIT(TCCR0, CS01);
    1112:	a3 e5       	ldi	r26, 0x53	; 83
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	e3 e5       	ldi	r30, 0x53	; 83
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	82 60       	ori	r24, 0x02	; 2
    111e:	8c 93       	st	X, r24
	SET_BIT(TCCR0, CS02);
    1120:	a3 e5       	ldi	r26, 0x53	; 83
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	e3 e5       	ldi	r30, 0x53	; 83
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	84 60       	ori	r24, 0x04	; 4
    112c:	8c 93       	st	X, r24
	//enable interrupt
	SET_BIT(TIMSK, TOIE0);
    112e:	a9 e5       	ldi	r26, 0x59	; 89
    1130:	b0 e0       	ldi	r27, 0x00	; 0
    1132:	e9 e5       	ldi	r30, 0x59	; 89
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	80 81       	ld	r24, Z
    1138:	81 60       	ori	r24, 0x01	; 1
    113a:	8c 93       	st	X, r24
}
    113c:	cf 91       	pop	r28
    113e:	df 91       	pop	r29
    1140:	08 95       	ret

00001142 <timer0_deinit>:

void timer0_deinit()
{
    1142:	df 93       	push	r29
    1144:	cf 93       	push	r28
    1146:	cd b7       	in	r28, 0x3d	; 61
    1148:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0, CS00);
    114a:	a3 e5       	ldi	r26, 0x53	; 83
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	e3 e5       	ldi	r30, 0x53	; 83
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	8e 7f       	andi	r24, 0xFE	; 254
    1156:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS01);
    1158:	a3 e5       	ldi	r26, 0x53	; 83
    115a:	b0 e0       	ldi	r27, 0x00	; 0
    115c:	e3 e5       	ldi	r30, 0x53	; 83
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	80 81       	ld	r24, Z
    1162:	8d 7f       	andi	r24, 0xFD	; 253
    1164:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS02);
    1166:	a3 e5       	ldi	r26, 0x53	; 83
    1168:	b0 e0       	ldi	r27, 0x00	; 0
    116a:	e3 e5       	ldi	r30, 0x53	; 83
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	8b 7f       	andi	r24, 0xFB	; 251
    1172:	8c 93       	st	X, r24
	//disable interrupt
	CLR_BIT(TIMSK, TOIE0);
    1174:	a9 e5       	ldi	r26, 0x59	; 89
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e9 e5       	ldi	r30, 0x59	; 89
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	8e 7f       	andi	r24, 0xFE	; 254
    1180:	8c 93       	st	X, r24
}
    1182:	cf 91       	pop	r28
    1184:	df 91       	pop	r29
    1186:	08 95       	ret

00001188 <timer0_get_counter>:

uint8_t timer0_get_counter()
{
    1188:	df 93       	push	r29
    118a:	cf 93       	push	r28
    118c:	cd b7       	in	r28, 0x3d	; 61
    118e:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    1190:	e2 e5       	ldi	r30, 0x52	; 82
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	80 81       	ld	r24, Z
}
    1196:	cf 91       	pop	r28
    1198:	df 91       	pop	r29
    119a:	08 95       	ret

0000119c <pwm_init>:

void pwm_init()
{
    119c:	df 93       	push	r29
    119e:	cf 93       	push	r28
    11a0:	cd b7       	in	r28, 0x3d	; 61
    11a2:	de b7       	in	r29, 0x3e	; 62
	//FAST PWM
	SET_BIT(TCCR0, WGM00);
    11a4:	a3 e5       	ldi	r26, 0x53	; 83
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	e3 e5       	ldi	r30, 0x53	; 83
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	80 64       	ori	r24, 0x40	; 64
    11b0:	8c 93       	st	X, r24
	SET_BIT(TCCR0, WGM01);
    11b2:	a3 e5       	ldi	r26, 0x53	; 83
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	e3 e5       	ldi	r30, 0x53	; 83
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	88 60       	ori	r24, 0x08	; 8
    11be:	8c 93       	st	X, r24
	//preload
	TCNT0 = 0;
    11c0:	e2 e5       	ldi	r30, 0x52	; 82
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	10 82       	st	Z, r1
	//prescaller -> 64
	SET_BIT(TCCR0, CS00);
    11c6:	a3 e5       	ldi	r26, 0x53	; 83
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	e3 e5       	ldi	r30, 0x53	; 83
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	81 60       	ori	r24, 0x01	; 1
    11d2:	8c 93       	st	X, r24
	SET_BIT(TCCR0, CS01);
    11d4:	a3 e5       	ldi	r26, 0x53	; 83
    11d6:	b0 e0       	ldi	r27, 0x00	; 0
    11d8:	e3 e5       	ldi	r30, 0x53	; 83
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	82 60       	ori	r24, 0x02	; 2
    11e0:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS02);
    11e2:	a3 e5       	ldi	r26, 0x53	; 83
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	e3 e5       	ldi	r30, 0x53	; 83
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	8b 7f       	andi	r24, 0xFB	; 251
    11ee:	8c 93       	st	X, r24
	//NON-inverting mode
	CLR_BIT(TCCR0, COM00);
    11f0:	a3 e5       	ldi	r26, 0x53	; 83
    11f2:	b0 e0       	ldi	r27, 0x00	; 0
    11f4:	e3 e5       	ldi	r30, 0x53	; 83
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	8f 7e       	andi	r24, 0xEF	; 239
    11fc:	8c 93       	st	X, r24
	SET_BIT(TCCR0, COM01);
    11fe:	a3 e5       	ldi	r26, 0x53	; 83
    1200:	b0 e0       	ldi	r27, 0x00	; 0
    1202:	e3 e5       	ldi	r30, 0x53	; 83
    1204:	f0 e0       	ldi	r31, 0x00	; 0
    1206:	80 81       	ld	r24, Z
    1208:	80 62       	ori	r24, 0x20	; 32
    120a:	8c 93       	st	X, r24
//	SET_BIT(TIMSK, TOIE0);
//	SET_BIT(TIMSK, OCIE0);
//	//overflow flag
//	SET_BIT(TIFR, OCF0);

	dio_set_direction(DIOB, PIN_3, OUTPUT);
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	63 e0       	ldi	r22, 0x03	; 3
    1210:	41 e0       	ldi	r20, 0x01	; 1
    1212:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
}
    1216:	cf 91       	pop	r28
    1218:	df 91       	pop	r29
    121a:	08 95       	ret

0000121c <pwm_deinit>:

void pwm_deinit()
{
    121c:	df 93       	push	r29
    121e:	cf 93       	push	r28
    1220:	cd b7       	in	r28, 0x3d	; 61
    1222:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0, CS00);
    1224:	a3 e5       	ldi	r26, 0x53	; 83
    1226:	b0 e0       	ldi	r27, 0x00	; 0
    1228:	e3 e5       	ldi	r30, 0x53	; 83
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	8e 7f       	andi	r24, 0xFE	; 254
    1230:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS01);
    1232:	a3 e5       	ldi	r26, 0x53	; 83
    1234:	b0 e0       	ldi	r27, 0x00	; 0
    1236:	e3 e5       	ldi	r30, 0x53	; 83
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	80 81       	ld	r24, Z
    123c:	8d 7f       	andi	r24, 0xFD	; 253
    123e:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, CS02);
    1240:	a3 e5       	ldi	r26, 0x53	; 83
    1242:	b0 e0       	ldi	r27, 0x00	; 0
    1244:	e3 e5       	ldi	r30, 0x53	; 83
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	80 81       	ld	r24, Z
    124a:	8b 7f       	andi	r24, 0xFB	; 251
    124c:	8c 93       	st	X, r24
	//disable interrupt
	CLR_BIT(TIMSK, TOIE0);
    124e:	a9 e5       	ldi	r26, 0x59	; 89
    1250:	b0 e0       	ldi	r27, 0x00	; 0
    1252:	e9 e5       	ldi	r30, 0x59	; 89
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	8e 7f       	andi	r24, 0xFE	; 254
    125a:	8c 93       	st	X, r24
}
    125c:	cf 91       	pop	r28
    125e:	df 91       	pop	r29
    1260:	08 95       	ret

00001262 <pwm_counter>:

uint8_t pwm_counter()
{
    1262:	df 93       	push	r29
    1264:	cf 93       	push	r28
    1266:	cd b7       	in	r28, 0x3d	; 61
    1268:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    126a:	e2 e5       	ldi	r30, 0x52	; 82
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	80 81       	ld	r24, Z
}
    1270:	cf 91       	pop	r28
    1272:	df 91       	pop	r29
    1274:	08 95       	ret

00001276 <master_init>:
#define SET_BIT(reg, bit_n)		reg |= (0b1<<bit_n)
#define CLR_BIT(reg, bit_n)		reg &= ~(0b1<<bit_n)
#define GET_BIT(reg, bit_n)		((reg>>bit_n)&0x01)

void master_init()
{
    1276:	df 93       	push	r29
    1278:	cf 93       	push	r28
    127a:	cd b7       	in	r28, 0x3d	; 61
    127c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SPCR,SPE);		//enable spi
    127e:	ad e2       	ldi	r26, 0x2D	; 45
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	ed e2       	ldi	r30, 0x2D	; 45
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	80 64       	ori	r24, 0x40	; 64
    128a:	8c 93       	st	X, r24
	SET_BIT(SPCR,DORD);		//LSB
    128c:	ad e2       	ldi	r26, 0x2D	; 45
    128e:	b0 e0       	ldi	r27, 0x00	; 0
    1290:	ed e2       	ldi	r30, 0x2D	; 45
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	80 81       	ld	r24, Z
    1296:	80 62       	ori	r24, 0x20	; 32
    1298:	8c 93       	st	X, r24
	SET_BIT(SPCR,MSTR); 	//Master select
    129a:	ad e2       	ldi	r26, 0x2D	; 45
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	ed e2       	ldi	r30, 0x2D	; 45
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	80 61       	ori	r24, 0x10	; 16
    12a6:	8c 93       	st	X, r24
	CLR_BIT(SPCR,CPOL);		//clock polarity  leading:falling edge
    12a8:	ad e2       	ldi	r26, 0x2D	; 45
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	ed e2       	ldi	r30, 0x2D	; 45
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	87 7f       	andi	r24, 0xF7	; 247
    12b4:	8c 93       	st	X, r24
	SET_BIT(SPCR,CPHA);		//setup : leading edge
    12b6:	ad e2       	ldi	r26, 0x2D	; 45
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	ed e2       	ldi	r30, 0x2D	; 45
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	84 60       	ori	r24, 0x04	; 4
    12c2:	8c 93       	st	X, r24

	CLR_BIT(SPCR,SPR0);		//prescaller 64
    12c4:	ad e2       	ldi	r26, 0x2D	; 45
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	ed e2       	ldi	r30, 0x2D	; 45
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	80 81       	ld	r24, Z
    12ce:	8e 7f       	andi	r24, 0xFE	; 254
    12d0:	8c 93       	st	X, r24
	SET_BIT(SPCR,SPR1);
    12d2:	ad e2       	ldi	r26, 0x2D	; 45
    12d4:	b0 e0       	ldi	r27, 0x00	; 0
    12d6:	ed e2       	ldi	r30, 0x2D	; 45
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	80 81       	ld	r24, Z
    12dc:	82 60       	ori	r24, 0x02	; 2
    12de:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPI2X);
    12e0:	ad e2       	ldi	r26, 0x2D	; 45
    12e2:	b0 e0       	ldi	r27, 0x00	; 0
    12e4:	ed e2       	ldi	r30, 0x2D	; 45
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	80 81       	ld	r24, Z
    12ea:	8e 7f       	andi	r24, 0xFE	; 254
    12ec:	8c 93       	st	X, r24

	SET_BIT(SPCR,SPIE);		//interrupt
    12ee:	ad e2       	ldi	r26, 0x2D	; 45
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	ed e2       	ldi	r30, 0x2D	; 45
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	80 68       	ori	r24, 0x80	; 128
    12fa:	8c 93       	st	X, r24
}
    12fc:	cf 91       	pop	r28
    12fe:	df 91       	pop	r29
    1300:	08 95       	ret

00001302 <slave_init>:

void slave_init()
{
    1302:	df 93       	push	r29
    1304:	cf 93       	push	r28
    1306:	cd b7       	in	r28, 0x3d	; 61
    1308:	de b7       	in	r29, 0x3e	; 62
		SET_BIT(SPCR,SPE);		//enable spi
    130a:	ad e2       	ldi	r26, 0x2D	; 45
    130c:	b0 e0       	ldi	r27, 0x00	; 0
    130e:	ed e2       	ldi	r30, 0x2D	; 45
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	80 64       	ori	r24, 0x40	; 64
    1316:	8c 93       	st	X, r24
		SET_BIT(SPCR,DORD);		//LSB
    1318:	ad e2       	ldi	r26, 0x2D	; 45
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	ed e2       	ldi	r30, 0x2D	; 45
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	80 62       	ori	r24, 0x20	; 32
    1324:	8c 93       	st	X, r24
		CLR_BIT(SPCR,MSTR); 	//Slave select
    1326:	ad e2       	ldi	r26, 0x2D	; 45
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	ed e2       	ldi	r30, 0x2D	; 45
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	8f 7e       	andi	r24, 0xEF	; 239
    1332:	8c 93       	st	X, r24
		CLR_BIT(SPCR,CPOL);		//clock polarity  leading:falling edge
    1334:	ad e2       	ldi	r26, 0x2D	; 45
    1336:	b0 e0       	ldi	r27, 0x00	; 0
    1338:	ed e2       	ldi	r30, 0x2D	; 45
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	80 81       	ld	r24, Z
    133e:	87 7f       	andi	r24, 0xF7	; 247
    1340:	8c 93       	st	X, r24
		SET_BIT(SPCR,CPHA);		//setup : leading edge
    1342:	ad e2       	ldi	r26, 0x2D	; 45
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	ed e2       	ldi	r30, 0x2D	; 45
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	84 60       	ori	r24, 0x04	; 4
    134e:	8c 93       	st	X, r24

		CLR_BIT(SPCR,SPR0);		//prescaller 64
    1350:	ad e2       	ldi	r26, 0x2D	; 45
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	ed e2       	ldi	r30, 0x2D	; 45
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	8e 7f       	andi	r24, 0xFE	; 254
    135c:	8c 93       	st	X, r24
		SET_BIT(SPCR,SPR1);
    135e:	ad e2       	ldi	r26, 0x2D	; 45
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	ed e2       	ldi	r30, 0x2D	; 45
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	82 60       	ori	r24, 0x02	; 2
    136a:	8c 93       	st	X, r24
		CLR_BIT(SPCR,SPI2X);
    136c:	ad e2       	ldi	r26, 0x2D	; 45
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	ed e2       	ldi	r30, 0x2D	; 45
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	8e 7f       	andi	r24, 0xFE	; 254
    1378:	8c 93       	st	X, r24

		SET_BIT(SPCR,SPIE);
    137a:	ad e2       	ldi	r26, 0x2D	; 45
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	ed e2       	ldi	r30, 0x2D	; 45
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	80 68       	ori	r24, 0x80	; 128
    1386:	8c 93       	st	X, r24
}
    1388:	cf 91       	pop	r28
    138a:	df 91       	pop	r29
    138c:	08 95       	ret

0000138e <transfer_data>:

uint8_t transfer_data(uint8_t data)
{
    138e:	df 93       	push	r29
    1390:	cf 93       	push	r28
    1392:	0f 92       	push	r0
    1394:	cd b7       	in	r28, 0x3d	; 61
    1396:	de b7       	in	r29, 0x3e	; 62
    1398:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;
    139a:	ef e2       	ldi	r30, 0x2F	; 47
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	89 81       	ldd	r24, Y+1	; 0x01
    13a0:	80 83       	st	Z, r24
	//waiting
	while(GET_BIT(SPSR,SPIF) == 0);
    13a2:	ee e2       	ldi	r30, 0x2E	; 46
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	80 81       	ld	r24, Z
    13a8:	88 23       	and	r24, r24
    13aa:	dc f7       	brge	.-10     	; 0x13a2 <transfer_data+0x14>

	return SPDR;
    13ac:	ef e2       	ldi	r30, 0x2F	; 47
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
}
    13b2:	0f 90       	pop	r0
    13b4:	cf 91       	pop	r28
    13b6:	df 91       	pop	r29
    13b8:	08 95       	ret

000013ba <check_pass>:
static int pazz =0;
char arr_pass[PASS_LENGTH] = PASS;
char arr_key[PASS_LENGTH];

void check_pass(char key)
{
    13ba:	df 93       	push	r29
    13bc:	cf 93       	push	r28
    13be:	cd b7       	in	r28, 0x3d	; 61
    13c0:	de b7       	in	r29, 0x3e	; 62
    13c2:	2f 97       	sbiw	r28, 0x0f	; 15
    13c4:	0f b6       	in	r0, 0x3f	; 63
    13c6:	f8 94       	cli
    13c8:	de bf       	out	0x3e, r29	; 62
    13ca:	0f be       	out	0x3f, r0	; 63
    13cc:	cd bf       	out	0x3d, r28	; 61
    13ce:	8f 87       	std	Y+15, r24	; 0x0f

	//arr_key[i] = key;
	//char a = i+'0';
	if(key == arr_pass[i])
    13d0:	80 91 9c 01 	lds	r24, 0x019C
    13d4:	90 91 9d 01 	lds	r25, 0x019D
    13d8:	fc 01       	movw	r30, r24
    13da:	e8 59       	subi	r30, 0x98	; 152
    13dc:	fe 4f       	sbci	r31, 0xFE	; 254
    13de:	90 81       	ld	r25, Z
    13e0:	8f 85       	ldd	r24, Y+15	; 0x0f
    13e2:	98 17       	cp	r25, r24
    13e4:	51 f4       	brne	.+20     	; 0x13fa <check_pass+0x40>
	{
		counter ++;
    13e6:	80 91 9e 01 	lds	r24, 0x019E
    13ea:	90 91 9f 01 	lds	r25, 0x019F
    13ee:	01 96       	adiw	r24, 0x01	; 1
    13f0:	90 93 9f 01 	sts	0x019F, r25
    13f4:	80 93 9e 01 	sts	0x019E, r24
    13f8:	09 c0       	rjmp	.+18     	; 0x140c <check_pass+0x52>
	}
	else
	{
		pazz++;
    13fa:	80 91 a0 01 	lds	r24, 0x01A0
    13fe:	90 91 a1 01 	lds	r25, 0x01A1
    1402:	01 96       	adiw	r24, 0x01	; 1
    1404:	90 93 a1 01 	sts	0x01A1, r25
    1408:	80 93 a0 01 	sts	0x01A0, r24
	}

	if(counter == 4)
    140c:	80 91 9e 01 	lds	r24, 0x019E
    1410:	90 91 9f 01 	lds	r25, 0x019F
    1414:	84 30       	cpi	r24, 0x04	; 4
    1416:	91 05       	cpc	r25, r1
    1418:	09 f0       	breq	.+2      	; 0x141c <check_pass+0x62>
    141a:	95 c0       	rjmp	.+298    	; 0x1546 <check_pass+0x18c>
	{
		init_servo();
    141c:	0e 94 e9 0a 	call	0x15d2	; 0x15d2 <init_servo>
		servo_move90();
    1420:	0e 94 3e 0b 	call	0x167c	; 0x167c <servo_move90>
		 lcd_set_curser(0,0);
    1424:	80 e0       	ldi	r24, 0x00	; 0
    1426:	60 e0       	ldi	r22, 0x00	; 0
    1428:	0e 94 79 11 	call	0x22f2	; 0x22f2 <lcd_set_curser>
		 lcd_send_data('W');
    142c:	87 e5       	ldi	r24, 0x57	; 87
    142e:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
		 lcd_send_data('E');
    1432:	85 e4       	ldi	r24, 0x45	; 69
    1434:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
		 lcd_send_data('L');
    1438:	8c e4       	ldi	r24, 0x4C	; 76
    143a:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
		 lcd_send_data('L');
    143e:	8c e4       	ldi	r24, 0x4C	; 76
    1440:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
		 lcd_send_data('C');
    1444:	83 e4       	ldi	r24, 0x43	; 67
    1446:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
		 lcd_send_data('O');
    144a:	8f e4       	ldi	r24, 0x4F	; 79
    144c:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
		 lcd_send_data('M');
    1450:	8d e4       	ldi	r24, 0x4D	; 77
    1452:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
		 lcd_send_data('E');
    1456:	85 e4       	ldi	r24, 0x45	; 69
    1458:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
    145c:	80 e0       	ldi	r24, 0x00	; 0
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	aa e7       	ldi	r26, 0x7A	; 122
    1462:	b4 e4       	ldi	r27, 0x44	; 68
    1464:	8b 87       	std	Y+11, r24	; 0x0b
    1466:	9c 87       	std	Y+12, r25	; 0x0c
    1468:	ad 87       	std	Y+13, r26	; 0x0d
    146a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    146c:	6b 85       	ldd	r22, Y+11	; 0x0b
    146e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1470:	8d 85       	ldd	r24, Y+13	; 0x0d
    1472:	9e 85       	ldd	r25, Y+14	; 0x0e
    1474:	20 e0       	ldi	r18, 0x00	; 0
    1476:	30 e0       	ldi	r19, 0x00	; 0
    1478:	4a ef       	ldi	r20, 0xFA	; 250
    147a:	54 e4       	ldi	r21, 0x44	; 68
    147c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1480:	dc 01       	movw	r26, r24
    1482:	cb 01       	movw	r24, r22
    1484:	8f 83       	std	Y+7, r24	; 0x07
    1486:	98 87       	std	Y+8, r25	; 0x08
    1488:	a9 87       	std	Y+9, r26	; 0x09
    148a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    148c:	6f 81       	ldd	r22, Y+7	; 0x07
    148e:	78 85       	ldd	r23, Y+8	; 0x08
    1490:	89 85       	ldd	r24, Y+9	; 0x09
    1492:	9a 85       	ldd	r25, Y+10	; 0x0a
    1494:	20 e0       	ldi	r18, 0x00	; 0
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	40 e8       	ldi	r20, 0x80	; 128
    149a:	5f e3       	ldi	r21, 0x3F	; 63
    149c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    14a0:	88 23       	and	r24, r24
    14a2:	2c f4       	brge	.+10     	; 0x14ae <check_pass+0xf4>
		__ticks = 1;
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	9e 83       	std	Y+6, r25	; 0x06
    14aa:	8d 83       	std	Y+5, r24	; 0x05
    14ac:	3f c0       	rjmp	.+126    	; 0x152c <check_pass+0x172>
	else if (__tmp > 65535)
    14ae:	6f 81       	ldd	r22, Y+7	; 0x07
    14b0:	78 85       	ldd	r23, Y+8	; 0x08
    14b2:	89 85       	ldd	r24, Y+9	; 0x09
    14b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    14b6:	20 e0       	ldi	r18, 0x00	; 0
    14b8:	3f ef       	ldi	r19, 0xFF	; 255
    14ba:	4f e7       	ldi	r20, 0x7F	; 127
    14bc:	57 e4       	ldi	r21, 0x47	; 71
    14be:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    14c2:	18 16       	cp	r1, r24
    14c4:	4c f5       	brge	.+82     	; 0x1518 <check_pass+0x15e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14c6:	6b 85       	ldd	r22, Y+11	; 0x0b
    14c8:	7c 85       	ldd	r23, Y+12	; 0x0c
    14ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    14cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    14ce:	20 e0       	ldi	r18, 0x00	; 0
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	40 e2       	ldi	r20, 0x20	; 32
    14d4:	51 e4       	ldi	r21, 0x41	; 65
    14d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14da:	dc 01       	movw	r26, r24
    14dc:	cb 01       	movw	r24, r22
    14de:	bc 01       	movw	r22, r24
    14e0:	cd 01       	movw	r24, r26
    14e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14e6:	dc 01       	movw	r26, r24
    14e8:	cb 01       	movw	r24, r22
    14ea:	9e 83       	std	Y+6, r25	; 0x06
    14ec:	8d 83       	std	Y+5, r24	; 0x05
    14ee:	0f c0       	rjmp	.+30     	; 0x150e <check_pass+0x154>
    14f0:	88 ec       	ldi	r24, 0xC8	; 200
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	9c 83       	std	Y+4, r25	; 0x04
    14f6:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    14f8:	8b 81       	ldd	r24, Y+3	; 0x03
    14fa:	9c 81       	ldd	r25, Y+4	; 0x04
    14fc:	01 97       	sbiw	r24, 0x01	; 1
    14fe:	f1 f7       	brne	.-4      	; 0x14fc <check_pass+0x142>
    1500:	9c 83       	std	Y+4, r25	; 0x04
    1502:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1504:	8d 81       	ldd	r24, Y+5	; 0x05
    1506:	9e 81       	ldd	r25, Y+6	; 0x06
    1508:	01 97       	sbiw	r24, 0x01	; 1
    150a:	9e 83       	std	Y+6, r25	; 0x06
    150c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    150e:	8d 81       	ldd	r24, Y+5	; 0x05
    1510:	9e 81       	ldd	r25, Y+6	; 0x06
    1512:	00 97       	sbiw	r24, 0x00	; 0
    1514:	69 f7       	brne	.-38     	; 0x14f0 <check_pass+0x136>
    1516:	14 c0       	rjmp	.+40     	; 0x1540 <check_pass+0x186>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1518:	6f 81       	ldd	r22, Y+7	; 0x07
    151a:	78 85       	ldd	r23, Y+8	; 0x08
    151c:	89 85       	ldd	r24, Y+9	; 0x09
    151e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1520:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1524:	dc 01       	movw	r26, r24
    1526:	cb 01       	movw	r24, r22
    1528:	9e 83       	std	Y+6, r25	; 0x06
    152a:	8d 83       	std	Y+5, r24	; 0x05
    152c:	8d 81       	ldd	r24, Y+5	; 0x05
    152e:	9e 81       	ldd	r25, Y+6	; 0x06
    1530:	9a 83       	std	Y+2, r25	; 0x02
    1532:	89 83       	std	Y+1, r24	; 0x01
    1534:	89 81       	ldd	r24, Y+1	; 0x01
    1536:	9a 81       	ldd	r25, Y+2	; 0x02
    1538:	01 97       	sbiw	r24, 0x01	; 1
    153a:	f1 f7       	brne	.-4      	; 0x1538 <check_pass+0x17e>
    153c:	9a 83       	std	Y+2, r25	; 0x02
    153e:	89 83       	std	Y+1, r24	; 0x01
		 _delay_ms(1000);
		 servo_move0();
    1540:	0e 94 4b 0b 	call	0x1696	; 0x1696 <servo_move0>
    1544:	34 c0       	rjmp	.+104    	; 0x15ae <check_pass+0x1f4>
	}
	else if(pazz == 4)
    1546:	80 91 a0 01 	lds	r24, 0x01A0
    154a:	90 91 a1 01 	lds	r25, 0x01A1
    154e:	84 30       	cpi	r24, 0x04	; 4
    1550:	91 05       	cpc	r25, r1
    1552:	69 f5       	brne	.+90     	; 0x15ae <check_pass+0x1f4>
	{

		dio_set_level(DIOA, PIN_5, HIGH);
    1554:	80 e0       	ldi	r24, 0x00	; 0
    1556:	65 e0       	ldi	r22, 0x05	; 5
    1558:	41 e0       	ldi	r20, 0x01	; 1
    155a:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
		lcd_set_curser(0,0);
    155e:	80 e0       	ldi	r24, 0x00	; 0
    1560:	60 e0       	ldi	r22, 0x00	; 0
    1562:	0e 94 79 11 	call	0x22f2	; 0x22f2 <lcd_set_curser>
				 lcd_send_data('W');
    1566:	87 e5       	ldi	r24, 0x57	; 87
    1568:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('r');
    156c:	82 e7       	ldi	r24, 0x72	; 114
    156e:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('o');
    1572:	8f e6       	ldi	r24, 0x6F	; 111
    1574:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('n');
    1578:	8e e6       	ldi	r24, 0x6E	; 110
    157a:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('g');
    157e:	87 e6       	ldi	r24, 0x67	; 103
    1580:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data(' ');
    1584:	80 e2       	ldi	r24, 0x20	; 32
    1586:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('P');
    158a:	80 e5       	ldi	r24, 0x50	; 80
    158c:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('a');
    1590:	81 e6       	ldi	r24, 0x61	; 97
    1592:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('s');
    1596:	83 e7       	ldi	r24, 0x73	; 115
    1598:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('s');
    159c:	83 e7       	ldi	r24, 0x73	; 115
    159e:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('!');
    15a2:	81 e2       	ldi	r24, 0x21	; 33
    15a4:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
				 lcd_send_data('!');
    15a8:	81 e2       	ldi	r24, 0x21	; 33
    15aa:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>

	}

	i++;
    15ae:	80 91 9c 01 	lds	r24, 0x019C
    15b2:	90 91 9d 01 	lds	r25, 0x019D
    15b6:	01 96       	adiw	r24, 0x01	; 1
    15b8:	90 93 9d 01 	sts	0x019D, r25
    15bc:	80 93 9c 01 	sts	0x019C, r24
}
    15c0:	2f 96       	adiw	r28, 0x0f	; 15
    15c2:	0f b6       	in	r0, 0x3f	; 63
    15c4:	f8 94       	cli
    15c6:	de bf       	out	0x3e, r29	; 62
    15c8:	0f be       	out	0x3f, r0	; 63
    15ca:	cd bf       	out	0x3d, r28	; 61
    15cc:	cf 91       	pop	r28
    15ce:	df 91       	pop	r29
    15d0:	08 95       	ret

000015d2 <init_servo>:


void init_servo(){
    15d2:	df 93       	push	r29
    15d4:	cf 93       	push	r28
    15d6:	cd b7       	in	r28, 0x3d	; 61
    15d8:	de b7       	in	r29, 0x3e	; 62

	 //Fast pwm
	dio_set_direction(DIOD,PIN_5,OUTPUT);
    15da:	83 e0       	ldi	r24, 0x03	; 3
    15dc:	65 e0       	ldi	r22, 0x05	; 5
    15de:	41 e0       	ldi	r20, 0x01	; 1
    15e0:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
	 CLR_BIT(TCCR1A, WGM10);
    15e4:	af e4       	ldi	r26, 0x4F	; 79
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	ef e4       	ldi	r30, 0x4F	; 79
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	8e 7f       	andi	r24, 0xFE	; 254
    15f0:	8c 93       	st	X, r24
	 SET_BIT(TCCR1A, WGM11);
    15f2:	af e4       	ldi	r26, 0x4F	; 79
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	ef e4       	ldi	r30, 0x4F	; 79
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	82 60       	ori	r24, 0x02	; 2
    15fe:	8c 93       	st	X, r24
	 SET_BIT(TCCR1B, WGM12);
    1600:	ae e4       	ldi	r26, 0x4E	; 78
    1602:	b0 e0       	ldi	r27, 0x00	; 0
    1604:	ee e4       	ldi	r30, 0x4E	; 78
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	88 60       	ori	r24, 0x08	; 8
    160c:	8c 93       	st	X, r24
	 SET_BIT(TCCR1B, WGM13);
    160e:	ae e4       	ldi	r26, 0x4E	; 78
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	ee e4       	ldi	r30, 0x4E	; 78
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	80 61       	ori	r24, 0x10	; 16
    161a:	8c 93       	st	X, r24

	 ICR1=2499;
    161c:	e6 e4       	ldi	r30, 0x46	; 70
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	83 ec       	ldi	r24, 0xC3	; 195
    1622:	99 e0       	ldi	r25, 0x09	; 9
    1624:	91 83       	std	Z+1, r25	; 0x01
    1626:	80 83       	st	Z, r24
	 TCNT1=0;
    1628:	ec e4       	ldi	r30, 0x4C	; 76
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	11 82       	std	Z+1, r1	; 0x01
    162e:	10 82       	st	Z, r1

	 //clear on compare
	  SET_BIT(TCCR1A, COM1A1);
    1630:	af e4       	ldi	r26, 0x4F	; 79
    1632:	b0 e0       	ldi	r27, 0x00	; 0
    1634:	ef e4       	ldi	r30, 0x4F	; 79
    1636:	f0 e0       	ldi	r31, 0x00	; 0
    1638:	80 81       	ld	r24, Z
    163a:	80 68       	ori	r24, 0x80	; 128
    163c:	8c 93       	st	X, r24
	  CLR_BIT(TCCR1A, COM1A0);
    163e:	af e4       	ldi	r26, 0x4F	; 79
    1640:	b0 e0       	ldi	r27, 0x00	; 0
    1642:	ef e4       	ldi	r30, 0x4F	; 79
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	80 81       	ld	r24, Z
    1648:	8f 7b       	andi	r24, 0xBF	; 191
    164a:	8c 93       	st	X, r24

	 //clk source -> 64
	 CLR_BIT(TCCR1B, CS10);
    164c:	ae e4       	ldi	r26, 0x4E	; 78
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	ee e4       	ldi	r30, 0x4E	; 78
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	8e 7f       	andi	r24, 0xFE	; 254
    1658:	8c 93       	st	X, r24
	 SET_BIT(TCCR1B, CS11);
    165a:	ae e4       	ldi	r26, 0x4E	; 78
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	ee e4       	ldi	r30, 0x4E	; 78
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	82 60       	ori	r24, 0x02	; 2
    1666:	8c 93       	st	X, r24
	 CLR_BIT(TCCR1A, CS12);
    1668:	af e4       	ldi	r26, 0x4F	; 79
    166a:	b0 e0       	ldi	r27, 0x00	; 0
    166c:	ef e4       	ldi	r30, 0x4F	; 79
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	80 81       	ld	r24, Z
    1672:	8b 7f       	andi	r24, 0xFB	; 251
    1674:	8c 93       	st	X, r24

	 //output compare register
	// SET_BIT(TCCR1A, OCR1A);
	// SET_BIT(TCCR1A, CS10);

}
    1676:	cf 91       	pop	r28
    1678:	df 91       	pop	r29
    167a:	08 95       	ret

0000167c <servo_move90>:

void servo_move90(){
    167c:	df 93       	push	r29
    167e:	cf 93       	push	r28
    1680:	cd b7       	in	r28, 0x3d	; 61
    1682:	de b7       	in	r29, 0x3e	; 62
	OCR1A = 2000;	/* Set servo at +90 position */
    1684:	ea e4       	ldi	r30, 0x4A	; 74
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 ed       	ldi	r24, 0xD0	; 208
    168a:	97 e0       	ldi	r25, 0x07	; 7
    168c:	91 83       	std	Z+1, r25	; 0x01
    168e:	80 83       	st	Z, r24
	//_delay_ms(1500);

 }
    1690:	cf 91       	pop	r28
    1692:	df 91       	pop	r29
    1694:	08 95       	ret

00001696 <servo_move0>:

void servo_move0(){
    1696:	df 93       	push	r29
    1698:	cf 93       	push	r28
    169a:	cd b7       	in	r28, 0x3d	; 61
    169c:	de b7       	in	r29, 0x3e	; 62
	 OCR1A = 0;	/* Set servo at 0 position */
    169e:	ea e4       	ldi	r30, 0x4A	; 74
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	11 82       	std	Z+1, r1	; 0x01
    16a4:	10 82       	st	Z, r1
	 //_delay_ms(1500);
 }
    16a6:	cf 91       	pop	r28
    16a8:	df 91       	pop	r29
    16aa:	08 95       	ret

000016ac <LM35_init>:
 #include "LM.h"
 #include <stdint.h>
 #include "../dc/dc.h"

 void LM35_init()
 {
    16ac:	df 93       	push	r29
    16ae:	cf 93       	push	r28
    16b0:	cd b7       	in	r28, 0x3d	; 61
    16b2:	de b7       	in	r29, 0x3e	; 62

	 adc_init();
    16b4:	0e 94 a3 1a 	call	0x3546	; 0x3546 <adc_init>
	 adc_select_channel(1);
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	0e 94 d6 1a 	call	0x35ac	; 0x35ac <adc_select_channel>
 }
    16be:	cf 91       	pop	r28
    16c0:	df 91       	pop	r29
    16c2:	08 95       	ret

000016c4 <LM35_start>:

 void LM35_start()
 {
    16c4:	df 93       	push	r29
    16c6:	cf 93       	push	r28
    16c8:	00 d0       	rcall	.+0      	; 0x16ca <LM35_start+0x6>
    16ca:	00 d0       	rcall	.+0      	; 0x16cc <LM35_start+0x8>
    16cc:	0f 92       	push	r0
    16ce:	cd b7       	in	r28, 0x3d	; 61
    16d0:	de b7       	in	r29, 0x3e	; 62
	uint8_t result;
	float celsius;
	adc_start_conv();
    16d2:	0e 94 2f 1b 	call	0x365e	; 0x365e <adc_start_conv>
	while(adc_is_dataready()==0);
    16d6:	0e 94 3d 1b 	call	0x367a	; 0x367a <adc_is_dataready>
    16da:	88 23       	and	r24, r24
    16dc:	e1 f3       	breq	.-8      	; 0x16d6 <LM35_start+0x12>
	 result = adc_get_data();
    16de:	0e 94 55 1b 	call	0x36aa	; 0x36aa <adc_get_data>
    16e2:	8d 83       	std	Y+5, r24	; 0x05

	celsius = (result*4.88);
    16e4:	8d 81       	ldd	r24, Y+5	; 0x05
    16e6:	88 2f       	mov	r24, r24
    16e8:	90 e0       	ldi	r25, 0x00	; 0
    16ea:	aa 27       	eor	r26, r26
    16ec:	97 fd       	sbrc	r25, 7
    16ee:	a0 95       	com	r26
    16f0:	ba 2f       	mov	r27, r26
    16f2:	bc 01       	movw	r22, r24
    16f4:	cd 01       	movw	r24, r26
    16f6:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    16fa:	dc 01       	movw	r26, r24
    16fc:	cb 01       	movw	r24, r22
    16fe:	bc 01       	movw	r22, r24
    1700:	cd 01       	movw	r24, r26
    1702:	26 ef       	ldi	r18, 0xF6	; 246
    1704:	38 e2       	ldi	r19, 0x28	; 40
    1706:	4c e9       	ldi	r20, 0x9C	; 156
    1708:	50 e4       	ldi	r21, 0x40	; 64
    170a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    170e:	dc 01       	movw	r26, r24
    1710:	cb 01       	movw	r24, r22
    1712:	89 83       	std	Y+1, r24	; 0x01
    1714:	9a 83       	std	Y+2, r25	; 0x02
    1716:	ab 83       	std	Y+3, r26	; 0x03
    1718:	bc 83       	std	Y+4, r27	; 0x04
	celsius = (celsius/10.00);
    171a:	69 81       	ldd	r22, Y+1	; 0x01
    171c:	7a 81       	ldd	r23, Y+2	; 0x02
    171e:	8b 81       	ldd	r24, Y+3	; 0x03
    1720:	9c 81       	ldd	r25, Y+4	; 0x04
    1722:	20 e0       	ldi	r18, 0x00	; 0
    1724:	30 e0       	ldi	r19, 0x00	; 0
    1726:	40 e2       	ldi	r20, 0x20	; 32
    1728:	51 e4       	ldi	r21, 0x41	; 65
    172a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    172e:	dc 01       	movw	r26, r24
    1730:	cb 01       	movw	r24, r22
    1732:	89 83       	std	Y+1, r24	; 0x01
    1734:	9a 83       	std	Y+2, r25	; 0x02
    1736:	ab 83       	std	Y+3, r26	; 0x03
    1738:	bc 83       	std	Y+4, r27	; 0x04

	if((int)celsius>5)
    173a:	69 81       	ldd	r22, Y+1	; 0x01
    173c:	7a 81       	ldd	r23, Y+2	; 0x02
    173e:	8b 81       	ldd	r24, Y+3	; 0x03
    1740:	9c 81       	ldd	r25, Y+4	; 0x04
    1742:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    1746:	dc 01       	movw	r26, r24
    1748:	cb 01       	movw	r24, r22
    174a:	86 30       	cpi	r24, 0x06	; 6
    174c:	91 05       	cpc	r25, r1
    174e:	1c f0       	brlt	.+6      	; 0x1756 <LM35_start+0x92>

	{


		dc_start();
    1750:	0e 94 81 1a 	call	0x3502	; 0x3502 <dc_start>
    1754:	0d c0       	rjmp	.+26     	; 0x1770 <LM35_start+0xac>


	}

	else if((int)celsius<=5)
    1756:	69 81       	ldd	r22, Y+1	; 0x01
    1758:	7a 81       	ldd	r23, Y+2	; 0x02
    175a:	8b 81       	ldd	r24, Y+3	; 0x03
    175c:	9c 81       	ldd	r25, Y+4	; 0x04
    175e:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    1762:	dc 01       	movw	r26, r24
    1764:	cb 01       	movw	r24, r22
    1766:	86 30       	cpi	r24, 0x06	; 6
    1768:	91 05       	cpc	r25, r1
    176a:	14 f4       	brge	.+4      	; 0x1770 <LM35_start+0xac>
	{

		dc_stop();
    176c:	0e 94 92 1a 	call	0x3524	; 0x3524 <dc_stop>

	}



 }
    1770:	0f 90       	pop	r0
    1772:	0f 90       	pop	r0
    1774:	0f 90       	pop	r0
    1776:	0f 90       	pop	r0
    1778:	0f 90       	pop	r0
    177a:	cf 91       	pop	r28
    177c:	df 91       	pop	r29
    177e:	08 95       	ret

00001780 <ldr_init>:
#include "ldr.h"
#include "../dio/dio.h"
#include <avr/delay.h>

void ldr_init()
{
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	cd b7       	in	r28, 0x3d	; 61
    1786:	de b7       	in	r29, 0x3e	; 62
    1788:	68 97       	sbiw	r28, 0x18	; 24
    178a:	0f b6       	in	r0, 0x3f	; 63
    178c:	f8 94       	cli
    178e:	de bf       	out	0x3e, r29	; 62
    1790:	0f be       	out	0x3f, r0	; 63
    1792:	cd bf       	out	0x3d, r28	; 61

	dio_set_direction(DIOA, PIN_0, INPUT);
    1794:	80 e0       	ldi	r24, 0x00	; 0
    1796:	60 e0       	ldi	r22, 0x00	; 0
    1798:	40 e0       	ldi	r20, 0x00	; 0
    179a:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>

	float result = 0.0;
    179e:	80 e0       	ldi	r24, 0x00	; 0
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	a0 e0       	ldi	r26, 0x00	; 0
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	8b 8b       	std	Y+19, r24	; 0x13
    17a8:	9c 8b       	std	Y+20, r25	; 0x14
    17aa:	ad 8b       	std	Y+21, r26	; 0x15
    17ac:	be 8b       	std	Y+22, r27	; 0x16
	float volt=0.0;
    17ae:	80 e0       	ldi	r24, 0x00	; 0
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	a0 e0       	ldi	r26, 0x00	; 0
    17b4:	b0 e0       	ldi	r27, 0x00	; 0
    17b6:	8f 87       	std	Y+15, r24	; 0x0f
    17b8:	98 8b       	std	Y+16, r25	; 0x10
    17ba:	a9 8b       	std	Y+17, r26	; 0x11
    17bc:	ba 8b       	std	Y+18, r27	; 0x12

	adc_init();
    17be:	0e 94 a3 1a 	call	0x3546	; 0x3546 <adc_init>
	adc_select_channel(0);
    17c2:	80 e0       	ldi	r24, 0x00	; 0
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	0e 94 d6 1a 	call	0x35ac	; 0x35ac <adc_select_channel>
	dio_set_direction(DIOA,PIN_4, OUTPUT);
    17ca:	80 e0       	ldi	r24, 0x00	; 0
    17cc:	64 e0       	ldi	r22, 0x04	; 4
    17ce:	41 e0       	ldi	r20, 0x01	; 1
    17d0:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
	//dio_set_level(DIOB, PIN_0, 0);
	//_delay_ms(500);


		adc_start_conv();
    17d4:	0e 94 2f 1b 	call	0x365e	; 0x365e <adc_start_conv>
		while(adc_is_dataready() == 0);
    17d8:	0e 94 3d 1b 	call	0x367a	; 0x367a <adc_is_dataready>
    17dc:	00 97       	sbiw	r24, 0x00	; 0
    17de:	e1 f3       	breq	.-8      	; 0x17d8 <ldr_init+0x58>
		result = adc_get_data();
    17e0:	0e 94 55 1b 	call	0x36aa	; 0x36aa <adc_get_data>
    17e4:	aa 27       	eor	r26, r26
    17e6:	97 fd       	sbrc	r25, 7
    17e8:	a0 95       	com	r26
    17ea:	ba 2f       	mov	r27, r26
    17ec:	bc 01       	movw	r22, r24
    17ee:	cd 01       	movw	r24, r26
    17f0:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    17f4:	dc 01       	movw	r26, r24
    17f6:	cb 01       	movw	r24, r22
    17f8:	8b 8b       	std	Y+19, r24	; 0x13
    17fa:	9c 8b       	std	Y+20, r25	; 0x14
    17fc:	ad 8b       	std	Y+21, r26	; 0x15
    17fe:	be 8b       	std	Y+22, r27	; 0x16
		//volt = result*STEP;
		volt = (result*5.0)/1024.0;
    1800:	6b 89       	ldd	r22, Y+19	; 0x13
    1802:	7c 89       	ldd	r23, Y+20	; 0x14
    1804:	8d 89       	ldd	r24, Y+21	; 0x15
    1806:	9e 89       	ldd	r25, Y+22	; 0x16
    1808:	20 e0       	ldi	r18, 0x00	; 0
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	40 ea       	ldi	r20, 0xA0	; 160
    180e:	50 e4       	ldi	r21, 0x40	; 64
    1810:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1814:	dc 01       	movw	r26, r24
    1816:	cb 01       	movw	r24, r22
    1818:	bc 01       	movw	r22, r24
    181a:	cd 01       	movw	r24, r26
    181c:	20 e0       	ldi	r18, 0x00	; 0
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	40 e8       	ldi	r20, 0x80	; 128
    1822:	54 e4       	ldi	r21, 0x44	; 68
    1824:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	8f 87       	std	Y+15, r24	; 0x0f
    182e:	98 8b       	std	Y+16, r25	; 0x10
    1830:	a9 8b       	std	Y+17, r26	; 0x11
    1832:	ba 8b       	std	Y+18, r27	; 0x12
		if(volt < 5.0f && volt > 3.0f)
    1834:	18 8e       	std	Y+24, r1	; 0x18
    1836:	6f 85       	ldd	r22, Y+15	; 0x0f
    1838:	78 89       	ldd	r23, Y+16	; 0x10
    183a:	89 89       	ldd	r24, Y+17	; 0x11
    183c:	9a 89       	ldd	r25, Y+18	; 0x12
    183e:	20 e0       	ldi	r18, 0x00	; 0
    1840:	30 e0       	ldi	r19, 0x00	; 0
    1842:	40 ea       	ldi	r20, 0xA0	; 160
    1844:	50 e4       	ldi	r21, 0x40	; 64
    1846:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    184a:	88 23       	and	r24, r24
    184c:	14 f4       	brge	.+4      	; 0x1852 <ldr_init+0xd2>
    184e:	81 e0       	ldi	r24, 0x01	; 1
    1850:	88 8f       	std	Y+24, r24	; 0x18
    1852:	81 e0       	ldi	r24, 0x01	; 1
    1854:	98 8d       	ldd	r25, Y+24	; 0x18
    1856:	89 27       	eor	r24, r25
    1858:	88 23       	and	r24, r24
    185a:	d1 f4       	brne	.+52     	; 0x1890 <ldr_init+0x110>
    185c:	1f 8a       	std	Y+23, r1	; 0x17
    185e:	6f 85       	ldd	r22, Y+15	; 0x0f
    1860:	78 89       	ldd	r23, Y+16	; 0x10
    1862:	89 89       	ldd	r24, Y+17	; 0x11
    1864:	9a 89       	ldd	r25, Y+18	; 0x12
    1866:	20 e0       	ldi	r18, 0x00	; 0
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	40 e4       	ldi	r20, 0x40	; 64
    186c:	50 e4       	ldi	r21, 0x40	; 64
    186e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1872:	18 16       	cp	r1, r24
    1874:	14 f4       	brge	.+4      	; 0x187a <ldr_init+0xfa>
    1876:	81 e0       	ldi	r24, 0x01	; 1
    1878:	8f 8b       	std	Y+23, r24	; 0x17
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	9f 89       	ldd	r25, Y+23	; 0x17
    187e:	89 27       	eor	r24, r25
    1880:	88 23       	and	r24, r24
    1882:	31 f4       	brne	.+12     	; 0x1890 <ldr_init+0x110>
			{dio_set_level(DIOA, PIN_4, HIGH);
    1884:	80 e0       	ldi	r24, 0x00	; 0
    1886:	64 e0       	ldi	r22, 0x04	; 4
    1888:	41 e0       	ldi	r20, 0x01	; 1
    188a:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    188e:	1d c0       	rjmp	.+58     	; 0x18ca <ldr_init+0x14a>
			}
		else if(volt < 3.0f && volt > 1.0f)
    1890:	6f 85       	ldd	r22, Y+15	; 0x0f
    1892:	78 89       	ldd	r23, Y+16	; 0x10
    1894:	89 89       	ldd	r24, Y+17	; 0x11
    1896:	9a 89       	ldd	r25, Y+18	; 0x12
    1898:	20 e0       	ldi	r18, 0x00	; 0
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	40 e4       	ldi	r20, 0x40	; 64
    189e:	50 e4       	ldi	r21, 0x40	; 64
    18a0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    18a4:	88 23       	and	r24, r24
    18a6:	8c f4       	brge	.+34     	; 0x18ca <ldr_init+0x14a>
    18a8:	6f 85       	ldd	r22, Y+15	; 0x0f
    18aa:	78 89       	ldd	r23, Y+16	; 0x10
    18ac:	89 89       	ldd	r24, Y+17	; 0x11
    18ae:	9a 89       	ldd	r25, Y+18	; 0x12
    18b0:	20 e0       	ldi	r18, 0x00	; 0
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	40 e8       	ldi	r20, 0x80	; 128
    18b6:	5f e3       	ldi	r21, 0x3F	; 63
    18b8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    18bc:	18 16       	cp	r1, r24
    18be:	2c f4       	brge	.+10     	; 0x18ca <ldr_init+0x14a>
			{
			dio_set_level(DIOA, PIN_4, LOW);
    18c0:	80 e0       	ldi	r24, 0x00	; 0
    18c2:	64 e0       	ldi	r22, 0x04	; 4
    18c4:	40 e0       	ldi	r20, 0x00	; 0
    18c6:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	a8 ec       	ldi	r26, 0xC8	; 200
    18d0:	b2 e4       	ldi	r27, 0x42	; 66
    18d2:	8b 87       	std	Y+11, r24	; 0x0b
    18d4:	9c 87       	std	Y+12, r25	; 0x0c
    18d6:	ad 87       	std	Y+13, r26	; 0x0d
    18d8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18da:	6b 85       	ldd	r22, Y+11	; 0x0b
    18dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    18de:	8d 85       	ldd	r24, Y+13	; 0x0d
    18e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    18e2:	20 e0       	ldi	r18, 0x00	; 0
    18e4:	30 e0       	ldi	r19, 0x00	; 0
    18e6:	4a ef       	ldi	r20, 0xFA	; 250
    18e8:	54 e4       	ldi	r21, 0x44	; 68
    18ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18ee:	dc 01       	movw	r26, r24
    18f0:	cb 01       	movw	r24, r22
    18f2:	8f 83       	std	Y+7, r24	; 0x07
    18f4:	98 87       	std	Y+8, r25	; 0x08
    18f6:	a9 87       	std	Y+9, r26	; 0x09
    18f8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18fa:	6f 81       	ldd	r22, Y+7	; 0x07
    18fc:	78 85       	ldd	r23, Y+8	; 0x08
    18fe:	89 85       	ldd	r24, Y+9	; 0x09
    1900:	9a 85       	ldd	r25, Y+10	; 0x0a
    1902:	20 e0       	ldi	r18, 0x00	; 0
    1904:	30 e0       	ldi	r19, 0x00	; 0
    1906:	40 e8       	ldi	r20, 0x80	; 128
    1908:	5f e3       	ldi	r21, 0x3F	; 63
    190a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    190e:	88 23       	and	r24, r24
    1910:	2c f4       	brge	.+10     	; 0x191c <ldr_init+0x19c>
		__ticks = 1;
    1912:	81 e0       	ldi	r24, 0x01	; 1
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	9e 83       	std	Y+6, r25	; 0x06
    1918:	8d 83       	std	Y+5, r24	; 0x05
    191a:	3f c0       	rjmp	.+126    	; 0x199a <ldr_init+0x21a>
	else if (__tmp > 65535)
    191c:	6f 81       	ldd	r22, Y+7	; 0x07
    191e:	78 85       	ldd	r23, Y+8	; 0x08
    1920:	89 85       	ldd	r24, Y+9	; 0x09
    1922:	9a 85       	ldd	r25, Y+10	; 0x0a
    1924:	20 e0       	ldi	r18, 0x00	; 0
    1926:	3f ef       	ldi	r19, 0xFF	; 255
    1928:	4f e7       	ldi	r20, 0x7F	; 127
    192a:	57 e4       	ldi	r21, 0x47	; 71
    192c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1930:	18 16       	cp	r1, r24
    1932:	4c f5       	brge	.+82     	; 0x1986 <ldr_init+0x206>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1934:	6b 85       	ldd	r22, Y+11	; 0x0b
    1936:	7c 85       	ldd	r23, Y+12	; 0x0c
    1938:	8d 85       	ldd	r24, Y+13	; 0x0d
    193a:	9e 85       	ldd	r25, Y+14	; 0x0e
    193c:	20 e0       	ldi	r18, 0x00	; 0
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	40 e2       	ldi	r20, 0x20	; 32
    1942:	51 e4       	ldi	r21, 0x41	; 65
    1944:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1948:	dc 01       	movw	r26, r24
    194a:	cb 01       	movw	r24, r22
    194c:	bc 01       	movw	r22, r24
    194e:	cd 01       	movw	r24, r26
    1950:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1954:	dc 01       	movw	r26, r24
    1956:	cb 01       	movw	r24, r22
    1958:	9e 83       	std	Y+6, r25	; 0x06
    195a:	8d 83       	std	Y+5, r24	; 0x05
    195c:	0f c0       	rjmp	.+30     	; 0x197c <ldr_init+0x1fc>
    195e:	88 ec       	ldi	r24, 0xC8	; 200
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	9c 83       	std	Y+4, r25	; 0x04
    1964:	8b 83       	std	Y+3, r24	; 0x03
    1966:	8b 81       	ldd	r24, Y+3	; 0x03
    1968:	9c 81       	ldd	r25, Y+4	; 0x04
    196a:	01 97       	sbiw	r24, 0x01	; 1
    196c:	f1 f7       	brne	.-4      	; 0x196a <ldr_init+0x1ea>
    196e:	9c 83       	std	Y+4, r25	; 0x04
    1970:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1972:	8d 81       	ldd	r24, Y+5	; 0x05
    1974:	9e 81       	ldd	r25, Y+6	; 0x06
    1976:	01 97       	sbiw	r24, 0x01	; 1
    1978:	9e 83       	std	Y+6, r25	; 0x06
    197a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    197c:	8d 81       	ldd	r24, Y+5	; 0x05
    197e:	9e 81       	ldd	r25, Y+6	; 0x06
    1980:	00 97       	sbiw	r24, 0x00	; 0
    1982:	69 f7       	brne	.-38     	; 0x195e <ldr_init+0x1de>
    1984:	14 c0       	rjmp	.+40     	; 0x19ae <ldr_init+0x22e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1986:	6f 81       	ldd	r22, Y+7	; 0x07
    1988:	78 85       	ldd	r23, Y+8	; 0x08
    198a:	89 85       	ldd	r24, Y+9	; 0x09
    198c:	9a 85       	ldd	r25, Y+10	; 0x0a
    198e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1992:	dc 01       	movw	r26, r24
    1994:	cb 01       	movw	r24, r22
    1996:	9e 83       	std	Y+6, r25	; 0x06
    1998:	8d 83       	std	Y+5, r24	; 0x05
    199a:	8d 81       	ldd	r24, Y+5	; 0x05
    199c:	9e 81       	ldd	r25, Y+6	; 0x06
    199e:	9a 83       	std	Y+2, r25	; 0x02
    19a0:	89 83       	std	Y+1, r24	; 0x01
    19a2:	89 81       	ldd	r24, Y+1	; 0x01
    19a4:	9a 81       	ldd	r25, Y+2	; 0x02
    19a6:	01 97       	sbiw	r24, 0x01	; 1
    19a8:	f1 f7       	brne	.-4      	; 0x19a6 <ldr_init+0x226>
    19aa:	9a 83       	std	Y+2, r25	; 0x02
    19ac:	89 83       	std	Y+1, r24	; 0x01
			}

		_delay_ms(100);


}
    19ae:	68 96       	adiw	r28, 0x18	; 24
    19b0:	0f b6       	in	r0, 0x3f	; 63
    19b2:	f8 94       	cli
    19b4:	de bf       	out	0x3e, r29	; 62
    19b6:	0f be       	out	0x3f, r0	; 63
    19b8:	cd bf       	out	0x3d, r28	; 61
    19ba:	cf 91       	pop	r28
    19bc:	df 91       	pop	r29
    19be:	08 95       	ret

000019c0 <lcd_init>:
#define LCD_CMD_FUNCTION_SET
#define LCD_CMD_CLEAR_DISPLAY
#define LCD_CMD_ENTRY

void lcd_init()
{
    19c0:	df 93       	push	r29
    19c2:	cf 93       	push	r28
    19c4:	cd b7       	in	r28, 0x3d	; 61
    19c6:	de b7       	in	r29, 0x3e	; 62
    19c8:	6c 97       	sbiw	r28, 0x1c	; 28
    19ca:	0f b6       	in	r0, 0x3f	; 63
    19cc:	f8 94       	cli
    19ce:	de bf       	out	0x3e, r29	; 62
    19d0:	0f be       	out	0x3f, r0	; 63
    19d2:	cd bf       	out	0x3d, r28	; 61
    19d4:	80 e0       	ldi	r24, 0x00	; 0
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	a0 ef       	ldi	r26, 0xF0	; 240
    19da:	b1 e4       	ldi	r27, 0x41	; 65
    19dc:	89 8f       	std	Y+25, r24	; 0x19
    19de:	9a 8f       	std	Y+26, r25	; 0x1a
    19e0:	ab 8f       	std	Y+27, r26	; 0x1b
    19e2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19e4:	69 8d       	ldd	r22, Y+25	; 0x19
    19e6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19e8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19ea:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19ec:	20 e0       	ldi	r18, 0x00	; 0
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	4a ef       	ldi	r20, 0xFA	; 250
    19f2:	54 e4       	ldi	r21, 0x44	; 68
    19f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19f8:	dc 01       	movw	r26, r24
    19fa:	cb 01       	movw	r24, r22
    19fc:	8d 8b       	std	Y+21, r24	; 0x15
    19fe:	9e 8b       	std	Y+22, r25	; 0x16
    1a00:	af 8b       	std	Y+23, r26	; 0x17
    1a02:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1a04:	6d 89       	ldd	r22, Y+21	; 0x15
    1a06:	7e 89       	ldd	r23, Y+22	; 0x16
    1a08:	8f 89       	ldd	r24, Y+23	; 0x17
    1a0a:	98 8d       	ldd	r25, Y+24	; 0x18
    1a0c:	20 e0       	ldi	r18, 0x00	; 0
    1a0e:	30 e0       	ldi	r19, 0x00	; 0
    1a10:	40 e8       	ldi	r20, 0x80	; 128
    1a12:	5f e3       	ldi	r21, 0x3F	; 63
    1a14:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a18:	88 23       	and	r24, r24
    1a1a:	2c f4       	brge	.+10     	; 0x1a26 <lcd_init+0x66>
		__ticks = 1;
    1a1c:	81 e0       	ldi	r24, 0x01	; 1
    1a1e:	90 e0       	ldi	r25, 0x00	; 0
    1a20:	9c 8b       	std	Y+20, r25	; 0x14
    1a22:	8b 8b       	std	Y+19, r24	; 0x13
    1a24:	3f c0       	rjmp	.+126    	; 0x1aa4 <lcd_init+0xe4>
	else if (__tmp > 65535)
    1a26:	6d 89       	ldd	r22, Y+21	; 0x15
    1a28:	7e 89       	ldd	r23, Y+22	; 0x16
    1a2a:	8f 89       	ldd	r24, Y+23	; 0x17
    1a2c:	98 8d       	ldd	r25, Y+24	; 0x18
    1a2e:	20 e0       	ldi	r18, 0x00	; 0
    1a30:	3f ef       	ldi	r19, 0xFF	; 255
    1a32:	4f e7       	ldi	r20, 0x7F	; 127
    1a34:	57 e4       	ldi	r21, 0x47	; 71
    1a36:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a3a:	18 16       	cp	r1, r24
    1a3c:	4c f5       	brge	.+82     	; 0x1a90 <lcd_init+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a3e:	69 8d       	ldd	r22, Y+25	; 0x19
    1a40:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a42:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1a44:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1a46:	20 e0       	ldi	r18, 0x00	; 0
    1a48:	30 e0       	ldi	r19, 0x00	; 0
    1a4a:	40 e2       	ldi	r20, 0x20	; 32
    1a4c:	51 e4       	ldi	r21, 0x41	; 65
    1a4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a52:	dc 01       	movw	r26, r24
    1a54:	cb 01       	movw	r24, r22
    1a56:	bc 01       	movw	r22, r24
    1a58:	cd 01       	movw	r24, r26
    1a5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a5e:	dc 01       	movw	r26, r24
    1a60:	cb 01       	movw	r24, r22
    1a62:	9c 8b       	std	Y+20, r25	; 0x14
    1a64:	8b 8b       	std	Y+19, r24	; 0x13
    1a66:	0f c0       	rjmp	.+30     	; 0x1a86 <lcd_init+0xc6>
    1a68:	88 ec       	ldi	r24, 0xC8	; 200
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	9a 8b       	std	Y+18, r25	; 0x12
    1a6e:	89 8b       	std	Y+17, r24	; 0x11
    1a70:	89 89       	ldd	r24, Y+17	; 0x11
    1a72:	9a 89       	ldd	r25, Y+18	; 0x12
    1a74:	01 97       	sbiw	r24, 0x01	; 1
    1a76:	f1 f7       	brne	.-4      	; 0x1a74 <lcd_init+0xb4>
    1a78:	9a 8b       	std	Y+18, r25	; 0x12
    1a7a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a7c:	8b 89       	ldd	r24, Y+19	; 0x13
    1a7e:	9c 89       	ldd	r25, Y+20	; 0x14
    1a80:	01 97       	sbiw	r24, 0x01	; 1
    1a82:	9c 8b       	std	Y+20, r25	; 0x14
    1a84:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a86:	8b 89       	ldd	r24, Y+19	; 0x13
    1a88:	9c 89       	ldd	r25, Y+20	; 0x14
    1a8a:	00 97       	sbiw	r24, 0x00	; 0
    1a8c:	69 f7       	brne	.-38     	; 0x1a68 <lcd_init+0xa8>
    1a8e:	14 c0       	rjmp	.+40     	; 0x1ab8 <lcd_init+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a90:	6d 89       	ldd	r22, Y+21	; 0x15
    1a92:	7e 89       	ldd	r23, Y+22	; 0x16
    1a94:	8f 89       	ldd	r24, Y+23	; 0x17
    1a96:	98 8d       	ldd	r25, Y+24	; 0x18
    1a98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a9c:	dc 01       	movw	r26, r24
    1a9e:	cb 01       	movw	r24, r22
    1aa0:	9c 8b       	std	Y+20, r25	; 0x14
    1aa2:	8b 8b       	std	Y+19, r24	; 0x13
    1aa4:	8b 89       	ldd	r24, Y+19	; 0x13
    1aa6:	9c 89       	ldd	r25, Y+20	; 0x14
    1aa8:	98 8b       	std	Y+16, r25	; 0x10
    1aaa:	8f 87       	std	Y+15, r24	; 0x0f
    1aac:	8f 85       	ldd	r24, Y+15	; 0x0f
    1aae:	98 89       	ldd	r25, Y+16	; 0x10
    1ab0:	01 97       	sbiw	r24, 0x01	; 1
    1ab2:	f1 f7       	brne	.-4      	; 0x1ab0 <lcd_init+0xf0>
    1ab4:	98 8b       	std	Y+16, r25	; 0x10
    1ab6:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(30);
    //pin init
    dio_set_direction(LCD_EN_PORT, LCD_EN_PIN, OUTPUT);
    1ab8:	80 e0       	ldi	r24, 0x00	; 0
    1aba:	63 e0       	ldi	r22, 0x03	; 3
    1abc:	41 e0       	ldi	r20, 0x01	; 1
    1abe:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
    dio_set_direction(LCD_RS_PORT, LCD_RS_PIN, OUTPUT);
    1ac2:	80 e0       	ldi	r24, 0x00	; 0
    1ac4:	62 e0       	ldi	r22, 0x02	; 2
    1ac6:	41 e0       	ldi	r20, 0x01	; 1
    1ac8:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
    dio_set_port_direction(LCD_DATA_PORT, OUTPUT);
    1acc:	81 e0       	ldi	r24, 0x01	; 1
    1ace:	61 e0       	ldi	r22, 0x01	; 1
    1ad0:	0e 94 7f 19 	call	0x32fe	; 0x32fe <dio_set_port_direction>

    //LCD Init
    lcd_send_cmd(0b00111000); // function set
    1ad4:	88 e3       	ldi	r24, 0x38	; 56
    1ad6:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <lcd_send_cmd>
    lcd_send_cmd(0b00000001); // clear
    1ada:	81 e0       	ldi	r24, 0x01	; 1
    1adc:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <lcd_send_cmd>
    1ae0:	80 e0       	ldi	r24, 0x00	; 0
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	a0 e0       	ldi	r26, 0x00	; 0
    1ae6:	b0 e4       	ldi	r27, 0x40	; 64
    1ae8:	8b 87       	std	Y+11, r24	; 0x0b
    1aea:	9c 87       	std	Y+12, r25	; 0x0c
    1aec:	ad 87       	std	Y+13, r26	; 0x0d
    1aee:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1af0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1af2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1af4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1af6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1af8:	20 e0       	ldi	r18, 0x00	; 0
    1afa:	30 e0       	ldi	r19, 0x00	; 0
    1afc:	4a ef       	ldi	r20, 0xFA	; 250
    1afe:	54 e4       	ldi	r21, 0x44	; 68
    1b00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b04:	dc 01       	movw	r26, r24
    1b06:	cb 01       	movw	r24, r22
    1b08:	8f 83       	std	Y+7, r24	; 0x07
    1b0a:	98 87       	std	Y+8, r25	; 0x08
    1b0c:	a9 87       	std	Y+9, r26	; 0x09
    1b0e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1b10:	6f 81       	ldd	r22, Y+7	; 0x07
    1b12:	78 85       	ldd	r23, Y+8	; 0x08
    1b14:	89 85       	ldd	r24, Y+9	; 0x09
    1b16:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b18:	20 e0       	ldi	r18, 0x00	; 0
    1b1a:	30 e0       	ldi	r19, 0x00	; 0
    1b1c:	40 e8       	ldi	r20, 0x80	; 128
    1b1e:	5f e3       	ldi	r21, 0x3F	; 63
    1b20:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b24:	88 23       	and	r24, r24
    1b26:	2c f4       	brge	.+10     	; 0x1b32 <lcd_init+0x172>
		__ticks = 1;
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	9e 83       	std	Y+6, r25	; 0x06
    1b2e:	8d 83       	std	Y+5, r24	; 0x05
    1b30:	3f c0       	rjmp	.+126    	; 0x1bb0 <lcd_init+0x1f0>
	else if (__tmp > 65535)
    1b32:	6f 81       	ldd	r22, Y+7	; 0x07
    1b34:	78 85       	ldd	r23, Y+8	; 0x08
    1b36:	89 85       	ldd	r24, Y+9	; 0x09
    1b38:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b3a:	20 e0       	ldi	r18, 0x00	; 0
    1b3c:	3f ef       	ldi	r19, 0xFF	; 255
    1b3e:	4f e7       	ldi	r20, 0x7F	; 127
    1b40:	57 e4       	ldi	r21, 0x47	; 71
    1b42:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b46:	18 16       	cp	r1, r24
    1b48:	4c f5       	brge	.+82     	; 0x1b9c <lcd_init+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b50:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b52:	20 e0       	ldi	r18, 0x00	; 0
    1b54:	30 e0       	ldi	r19, 0x00	; 0
    1b56:	40 e2       	ldi	r20, 0x20	; 32
    1b58:	51 e4       	ldi	r21, 0x41	; 65
    1b5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b5e:	dc 01       	movw	r26, r24
    1b60:	cb 01       	movw	r24, r22
    1b62:	bc 01       	movw	r22, r24
    1b64:	cd 01       	movw	r24, r26
    1b66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b6a:	dc 01       	movw	r26, r24
    1b6c:	cb 01       	movw	r24, r22
    1b6e:	9e 83       	std	Y+6, r25	; 0x06
    1b70:	8d 83       	std	Y+5, r24	; 0x05
    1b72:	0f c0       	rjmp	.+30     	; 0x1b92 <lcd_init+0x1d2>
    1b74:	88 ec       	ldi	r24, 0xC8	; 200
    1b76:	90 e0       	ldi	r25, 0x00	; 0
    1b78:	9c 83       	std	Y+4, r25	; 0x04
    1b7a:	8b 83       	std	Y+3, r24	; 0x03
    1b7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b80:	01 97       	sbiw	r24, 0x01	; 1
    1b82:	f1 f7       	brne	.-4      	; 0x1b80 <lcd_init+0x1c0>
    1b84:	9c 83       	std	Y+4, r25	; 0x04
    1b86:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b88:	8d 81       	ldd	r24, Y+5	; 0x05
    1b8a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b8c:	01 97       	sbiw	r24, 0x01	; 1
    1b8e:	9e 83       	std	Y+6, r25	; 0x06
    1b90:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b92:	8d 81       	ldd	r24, Y+5	; 0x05
    1b94:	9e 81       	ldd	r25, Y+6	; 0x06
    1b96:	00 97       	sbiw	r24, 0x00	; 0
    1b98:	69 f7       	brne	.-38     	; 0x1b74 <lcd_init+0x1b4>
    1b9a:	14 c0       	rjmp	.+40     	; 0x1bc4 <lcd_init+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b9c:	6f 81       	ldd	r22, Y+7	; 0x07
    1b9e:	78 85       	ldd	r23, Y+8	; 0x08
    1ba0:	89 85       	ldd	r24, Y+9	; 0x09
    1ba2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ba4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ba8:	dc 01       	movw	r26, r24
    1baa:	cb 01       	movw	r24, r22
    1bac:	9e 83       	std	Y+6, r25	; 0x06
    1bae:	8d 83       	std	Y+5, r24	; 0x05
    1bb0:	8d 81       	ldd	r24, Y+5	; 0x05
    1bb2:	9e 81       	ldd	r25, Y+6	; 0x06
    1bb4:	9a 83       	std	Y+2, r25	; 0x02
    1bb6:	89 83       	std	Y+1, r24	; 0x01
    1bb8:	89 81       	ldd	r24, Y+1	; 0x01
    1bba:	9a 81       	ldd	r25, Y+2	; 0x02
    1bbc:	01 97       	sbiw	r24, 0x01	; 1
    1bbe:	f1 f7       	brne	.-4      	; 0x1bbc <lcd_init+0x1fc>
    1bc0:	9a 83       	std	Y+2, r25	; 0x02
    1bc2:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
    lcd_send_cmd(0b00000110); // entry mode
    1bc4:	86 e0       	ldi	r24, 0x06	; 6
    1bc6:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <lcd_send_cmd>
    lcd_send_cmd(0b00001101); // display on
    1bca:	8d e0       	ldi	r24, 0x0D	; 13
    1bcc:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <lcd_send_cmd>

}
    1bd0:	6c 96       	adiw	r28, 0x1c	; 28
    1bd2:	0f b6       	in	r0, 0x3f	; 63
    1bd4:	f8 94       	cli
    1bd6:	de bf       	out	0x3e, r29	; 62
    1bd8:	0f be       	out	0x3f, r0	; 63
    1bda:	cd bf       	out	0x3d, r28	; 61
    1bdc:	cf 91       	pop	r28
    1bde:	df 91       	pop	r29
    1be0:	08 95       	ret

00001be2 <lcd_send_cmd>:


void lcd_send_cmd(uint8_t command)
{
    1be2:	df 93       	push	r29
    1be4:	cf 93       	push	r28
    1be6:	cd b7       	in	r28, 0x3d	; 61
    1be8:	de b7       	in	r29, 0x3e	; 62
    1bea:	69 97       	sbiw	r28, 0x19	; 25
    1bec:	0f b6       	in	r0, 0x3f	; 63
    1bee:	f8 94       	cli
    1bf0:	de bf       	out	0x3e, r29	; 62
    1bf2:	0f be       	out	0x3f, r0	; 63
    1bf4:	cd bf       	out	0x3d, r28	; 61
    1bf6:	89 8f       	std	Y+25, r24	; 0x19
    //read/write -> always write
    //RS-> CMD:0
    dio_set_level(LCD_RS_PORT, LCD_RS_PIN, LOW);
    1bf8:	80 e0       	ldi	r24, 0x00	; 0
    1bfa:	62 e0       	ldi	r22, 0x02	; 2
    1bfc:	40 e0       	ldi	r20, 0x00	; 0
    1bfe:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    // write value on data bus
    dio_set_port_level(LCD_DATA_PORT, command);
    1c02:	81 e0       	ldi	r24, 0x01	; 1
    1c04:	69 8d       	ldd	r22, Y+25	; 0x19
    1c06:	0e 94 c0 19 	call	0x3380	; 0x3380 <dio_set_port_level>
    //EN-> pulse
    dio_set_level(LCD_EN_PORT, LCD_EN_PIN, HIGH);
    1c0a:	80 e0       	ldi	r24, 0x00	; 0
    1c0c:	63 e0       	ldi	r22, 0x03	; 3
    1c0e:	41 e0       	ldi	r20, 0x01	; 1
    1c10:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    1c14:	80 e0       	ldi	r24, 0x00	; 0
    1c16:	90 e0       	ldi	r25, 0x00	; 0
    1c18:	aa ef       	ldi	r26, 0xFA	; 250
    1c1a:	b3 e4       	ldi	r27, 0x43	; 67
    1c1c:	8d 8b       	std	Y+21, r24	; 0x15
    1c1e:	9e 8b       	std	Y+22, r25	; 0x16
    1c20:	af 8b       	std	Y+23, r26	; 0x17
    1c22:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1c24:	6d 89       	ldd	r22, Y+21	; 0x15
    1c26:	7e 89       	ldd	r23, Y+22	; 0x16
    1c28:	8f 89       	ldd	r24, Y+23	; 0x17
    1c2a:	98 8d       	ldd	r25, Y+24	; 0x18
    1c2c:	2b ea       	ldi	r18, 0xAB	; 171
    1c2e:	3a ea       	ldi	r19, 0xAA	; 170
    1c30:	4a e2       	ldi	r20, 0x2A	; 42
    1c32:	50 e4       	ldi	r21, 0x40	; 64
    1c34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c38:	dc 01       	movw	r26, r24
    1c3a:	cb 01       	movw	r24, r22
    1c3c:	89 8b       	std	Y+17, r24	; 0x11
    1c3e:	9a 8b       	std	Y+18, r25	; 0x12
    1c40:	ab 8b       	std	Y+19, r26	; 0x13
    1c42:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1c44:	69 89       	ldd	r22, Y+17	; 0x11
    1c46:	7a 89       	ldd	r23, Y+18	; 0x12
    1c48:	8b 89       	ldd	r24, Y+19	; 0x13
    1c4a:	9c 89       	ldd	r25, Y+20	; 0x14
    1c4c:	20 e0       	ldi	r18, 0x00	; 0
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	40 e8       	ldi	r20, 0x80	; 128
    1c52:	5f e3       	ldi	r21, 0x3F	; 63
    1c54:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c58:	88 23       	and	r24, r24
    1c5a:	1c f4       	brge	.+6      	; 0x1c62 <lcd_send_cmd+0x80>
		__ticks = 1;
    1c5c:	81 e0       	ldi	r24, 0x01	; 1
    1c5e:	88 8b       	std	Y+16, r24	; 0x10
    1c60:	91 c0       	rjmp	.+290    	; 0x1d84 <lcd_send_cmd+0x1a2>
	else if (__tmp > 255)
    1c62:	69 89       	ldd	r22, Y+17	; 0x11
    1c64:	7a 89       	ldd	r23, Y+18	; 0x12
    1c66:	8b 89       	ldd	r24, Y+19	; 0x13
    1c68:	9c 89       	ldd	r25, Y+20	; 0x14
    1c6a:	20 e0       	ldi	r18, 0x00	; 0
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	4f e7       	ldi	r20, 0x7F	; 127
    1c70:	53 e4       	ldi	r21, 0x43	; 67
    1c72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c76:	18 16       	cp	r1, r24
    1c78:	0c f0       	brlt	.+2      	; 0x1c7c <lcd_send_cmd+0x9a>
    1c7a:	7b c0       	rjmp	.+246    	; 0x1d72 <lcd_send_cmd+0x190>
	{
		_delay_ms(__us / 1000.0);
    1c7c:	6d 89       	ldd	r22, Y+21	; 0x15
    1c7e:	7e 89       	ldd	r23, Y+22	; 0x16
    1c80:	8f 89       	ldd	r24, Y+23	; 0x17
    1c82:	98 8d       	ldd	r25, Y+24	; 0x18
    1c84:	20 e0       	ldi	r18, 0x00	; 0
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	4a e7       	ldi	r20, 0x7A	; 122
    1c8a:	54 e4       	ldi	r21, 0x44	; 68
    1c8c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c90:	dc 01       	movw	r26, r24
    1c92:	cb 01       	movw	r24, r22
    1c94:	8c 87       	std	Y+12, r24	; 0x0c
    1c96:	9d 87       	std	Y+13, r25	; 0x0d
    1c98:	ae 87       	std	Y+14, r26	; 0x0e
    1c9a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c9c:	6c 85       	ldd	r22, Y+12	; 0x0c
    1c9e:	7d 85       	ldd	r23, Y+13	; 0x0d
    1ca0:	8e 85       	ldd	r24, Y+14	; 0x0e
    1ca2:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ca4:	20 e0       	ldi	r18, 0x00	; 0
    1ca6:	30 e0       	ldi	r19, 0x00	; 0
    1ca8:	4a ef       	ldi	r20, 0xFA	; 250
    1caa:	54 e4       	ldi	r21, 0x44	; 68
    1cac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cb0:	dc 01       	movw	r26, r24
    1cb2:	cb 01       	movw	r24, r22
    1cb4:	88 87       	std	Y+8, r24	; 0x08
    1cb6:	99 87       	std	Y+9, r25	; 0x09
    1cb8:	aa 87       	std	Y+10, r26	; 0x0a
    1cba:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1cbc:	68 85       	ldd	r22, Y+8	; 0x08
    1cbe:	79 85       	ldd	r23, Y+9	; 0x09
    1cc0:	8a 85       	ldd	r24, Y+10	; 0x0a
    1cc2:	9b 85       	ldd	r25, Y+11	; 0x0b
    1cc4:	20 e0       	ldi	r18, 0x00	; 0
    1cc6:	30 e0       	ldi	r19, 0x00	; 0
    1cc8:	40 e8       	ldi	r20, 0x80	; 128
    1cca:	5f e3       	ldi	r21, 0x3F	; 63
    1ccc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cd0:	88 23       	and	r24, r24
    1cd2:	2c f4       	brge	.+10     	; 0x1cde <lcd_send_cmd+0xfc>
		__ticks = 1;
    1cd4:	81 e0       	ldi	r24, 0x01	; 1
    1cd6:	90 e0       	ldi	r25, 0x00	; 0
    1cd8:	9f 83       	std	Y+7, r25	; 0x07
    1cda:	8e 83       	std	Y+6, r24	; 0x06
    1cdc:	3f c0       	rjmp	.+126    	; 0x1d5c <lcd_send_cmd+0x17a>
	else if (__tmp > 65535)
    1cde:	68 85       	ldd	r22, Y+8	; 0x08
    1ce0:	79 85       	ldd	r23, Y+9	; 0x09
    1ce2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ce4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1ce6:	20 e0       	ldi	r18, 0x00	; 0
    1ce8:	3f ef       	ldi	r19, 0xFF	; 255
    1cea:	4f e7       	ldi	r20, 0x7F	; 127
    1cec:	57 e4       	ldi	r21, 0x47	; 71
    1cee:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cf2:	18 16       	cp	r1, r24
    1cf4:	4c f5       	brge	.+82     	; 0x1d48 <lcd_send_cmd+0x166>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cf6:	6c 85       	ldd	r22, Y+12	; 0x0c
    1cf8:	7d 85       	ldd	r23, Y+13	; 0x0d
    1cfa:	8e 85       	ldd	r24, Y+14	; 0x0e
    1cfc:	9f 85       	ldd	r25, Y+15	; 0x0f
    1cfe:	20 e0       	ldi	r18, 0x00	; 0
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	40 e2       	ldi	r20, 0x20	; 32
    1d04:	51 e4       	ldi	r21, 0x41	; 65
    1d06:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d0a:	dc 01       	movw	r26, r24
    1d0c:	cb 01       	movw	r24, r22
    1d0e:	bc 01       	movw	r22, r24
    1d10:	cd 01       	movw	r24, r26
    1d12:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d16:	dc 01       	movw	r26, r24
    1d18:	cb 01       	movw	r24, r22
    1d1a:	9f 83       	std	Y+7, r25	; 0x07
    1d1c:	8e 83       	std	Y+6, r24	; 0x06
    1d1e:	0f c0       	rjmp	.+30     	; 0x1d3e <lcd_send_cmd+0x15c>
    1d20:	88 ec       	ldi	r24, 0xC8	; 200
    1d22:	90 e0       	ldi	r25, 0x00	; 0
    1d24:	9d 83       	std	Y+5, r25	; 0x05
    1d26:	8c 83       	std	Y+4, r24	; 0x04
    1d28:	8c 81       	ldd	r24, Y+4	; 0x04
    1d2a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d2c:	01 97       	sbiw	r24, 0x01	; 1
    1d2e:	f1 f7       	brne	.-4      	; 0x1d2c <lcd_send_cmd+0x14a>
    1d30:	9d 83       	std	Y+5, r25	; 0x05
    1d32:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d34:	8e 81       	ldd	r24, Y+6	; 0x06
    1d36:	9f 81       	ldd	r25, Y+7	; 0x07
    1d38:	01 97       	sbiw	r24, 0x01	; 1
    1d3a:	9f 83       	std	Y+7, r25	; 0x07
    1d3c:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d3e:	8e 81       	ldd	r24, Y+6	; 0x06
    1d40:	9f 81       	ldd	r25, Y+7	; 0x07
    1d42:	00 97       	sbiw	r24, 0x00	; 0
    1d44:	69 f7       	brne	.-38     	; 0x1d20 <lcd_send_cmd+0x13e>
    1d46:	24 c0       	rjmp	.+72     	; 0x1d90 <lcd_send_cmd+0x1ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d48:	68 85       	ldd	r22, Y+8	; 0x08
    1d4a:	79 85       	ldd	r23, Y+9	; 0x09
    1d4c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1d4e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1d50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d54:	dc 01       	movw	r26, r24
    1d56:	cb 01       	movw	r24, r22
    1d58:	9f 83       	std	Y+7, r25	; 0x07
    1d5a:	8e 83       	std	Y+6, r24	; 0x06
    1d5c:	8e 81       	ldd	r24, Y+6	; 0x06
    1d5e:	9f 81       	ldd	r25, Y+7	; 0x07
    1d60:	9b 83       	std	Y+3, r25	; 0x03
    1d62:	8a 83       	std	Y+2, r24	; 0x02
    1d64:	8a 81       	ldd	r24, Y+2	; 0x02
    1d66:	9b 81       	ldd	r25, Y+3	; 0x03
    1d68:	01 97       	sbiw	r24, 0x01	; 1
    1d6a:	f1 f7       	brne	.-4      	; 0x1d68 <lcd_send_cmd+0x186>
    1d6c:	9b 83       	std	Y+3, r25	; 0x03
    1d6e:	8a 83       	std	Y+2, r24	; 0x02
    1d70:	0f c0       	rjmp	.+30     	; 0x1d90 <lcd_send_cmd+0x1ae>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1d72:	69 89       	ldd	r22, Y+17	; 0x11
    1d74:	7a 89       	ldd	r23, Y+18	; 0x12
    1d76:	8b 89       	ldd	r24, Y+19	; 0x13
    1d78:	9c 89       	ldd	r25, Y+20	; 0x14
    1d7a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d7e:	dc 01       	movw	r26, r24
    1d80:	cb 01       	movw	r24, r22
    1d82:	88 8b       	std	Y+16, r24	; 0x10
    1d84:	88 89       	ldd	r24, Y+16	; 0x10
    1d86:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1d88:	89 81       	ldd	r24, Y+1	; 0x01
    1d8a:	8a 95       	dec	r24
    1d8c:	f1 f7       	brne	.-4      	; 0x1d8a <lcd_send_cmd+0x1a8>
    1d8e:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(500);
    dio_set_level(LCD_EN_PORT, LCD_EN_PIN, LOW);
    1d90:	80 e0       	ldi	r24, 0x00	; 0
    1d92:	63 e0       	ldi	r22, 0x03	; 3
    1d94:	40 e0       	ldi	r20, 0x00	; 0
    1d96:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
}
    1d9a:	69 96       	adiw	r28, 0x19	; 25
    1d9c:	0f b6       	in	r0, 0x3f	; 63
    1d9e:	f8 94       	cli
    1da0:	de bf       	out	0x3e, r29	; 62
    1da2:	0f be       	out	0x3f, r0	; 63
    1da4:	cd bf       	out	0x3d, r28	; 61
    1da6:	cf 91       	pop	r28
    1da8:	df 91       	pop	r29
    1daa:	08 95       	ret

00001dac <lcd_send_data>:


void lcd_send_data(char data)
{
    1dac:	df 93       	push	r29
    1dae:	cf 93       	push	r28
    1db0:	cd b7       	in	r28, 0x3d	; 61
    1db2:	de b7       	in	r29, 0x3e	; 62
    1db4:	69 97       	sbiw	r28, 0x19	; 25
    1db6:	0f b6       	in	r0, 0x3f	; 63
    1db8:	f8 94       	cli
    1dba:	de bf       	out	0x3e, r29	; 62
    1dbc:	0f be       	out	0x3f, r0	; 63
    1dbe:	cd bf       	out	0x3d, r28	; 61
    1dc0:	89 8f       	std	Y+25, r24	; 0x19
    //RS-> data:1
    dio_set_level(LCD_RS_PORT, LCD_RS_PIN, HIGH);
    1dc2:	80 e0       	ldi	r24, 0x00	; 0
    1dc4:	62 e0       	ldi	r22, 0x02	; 2
    1dc6:	41 e0       	ldi	r20, 0x01	; 1
    1dc8:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    // write value on data bus
    dio_set_port_level(LCD_DATA_PORT, data);
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	69 8d       	ldd	r22, Y+25	; 0x19
    1dd0:	0e 94 c0 19 	call	0x3380	; 0x3380 <dio_set_port_level>
    //EN-> pulse
    dio_set_level(LCD_EN_PORT, LCD_EN_PIN, HIGH);
    1dd4:	80 e0       	ldi	r24, 0x00	; 0
    1dd6:	63 e0       	ldi	r22, 0x03	; 3
    1dd8:	41 e0       	ldi	r20, 0x01	; 1
    1dda:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    1dde:	80 e0       	ldi	r24, 0x00	; 0
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	aa ef       	ldi	r26, 0xFA	; 250
    1de4:	b3 e4       	ldi	r27, 0x43	; 67
    1de6:	8d 8b       	std	Y+21, r24	; 0x15
    1de8:	9e 8b       	std	Y+22, r25	; 0x16
    1dea:	af 8b       	std	Y+23, r26	; 0x17
    1dec:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1dee:	6d 89       	ldd	r22, Y+21	; 0x15
    1df0:	7e 89       	ldd	r23, Y+22	; 0x16
    1df2:	8f 89       	ldd	r24, Y+23	; 0x17
    1df4:	98 8d       	ldd	r25, Y+24	; 0x18
    1df6:	2b ea       	ldi	r18, 0xAB	; 171
    1df8:	3a ea       	ldi	r19, 0xAA	; 170
    1dfa:	4a e2       	ldi	r20, 0x2A	; 42
    1dfc:	50 e4       	ldi	r21, 0x40	; 64
    1dfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e02:	dc 01       	movw	r26, r24
    1e04:	cb 01       	movw	r24, r22
    1e06:	89 8b       	std	Y+17, r24	; 0x11
    1e08:	9a 8b       	std	Y+18, r25	; 0x12
    1e0a:	ab 8b       	std	Y+19, r26	; 0x13
    1e0c:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1e0e:	69 89       	ldd	r22, Y+17	; 0x11
    1e10:	7a 89       	ldd	r23, Y+18	; 0x12
    1e12:	8b 89       	ldd	r24, Y+19	; 0x13
    1e14:	9c 89       	ldd	r25, Y+20	; 0x14
    1e16:	20 e0       	ldi	r18, 0x00	; 0
    1e18:	30 e0       	ldi	r19, 0x00	; 0
    1e1a:	40 e8       	ldi	r20, 0x80	; 128
    1e1c:	5f e3       	ldi	r21, 0x3F	; 63
    1e1e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e22:	88 23       	and	r24, r24
    1e24:	1c f4       	brge	.+6      	; 0x1e2c <lcd_send_data+0x80>
		__ticks = 1;
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	88 8b       	std	Y+16, r24	; 0x10
    1e2a:	91 c0       	rjmp	.+290    	; 0x1f4e <lcd_send_data+0x1a2>
	else if (__tmp > 255)
    1e2c:	69 89       	ldd	r22, Y+17	; 0x11
    1e2e:	7a 89       	ldd	r23, Y+18	; 0x12
    1e30:	8b 89       	ldd	r24, Y+19	; 0x13
    1e32:	9c 89       	ldd	r25, Y+20	; 0x14
    1e34:	20 e0       	ldi	r18, 0x00	; 0
    1e36:	30 e0       	ldi	r19, 0x00	; 0
    1e38:	4f e7       	ldi	r20, 0x7F	; 127
    1e3a:	53 e4       	ldi	r21, 0x43	; 67
    1e3c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e40:	18 16       	cp	r1, r24
    1e42:	0c f0       	brlt	.+2      	; 0x1e46 <lcd_send_data+0x9a>
    1e44:	7b c0       	rjmp	.+246    	; 0x1f3c <lcd_send_data+0x190>
	{
		_delay_ms(__us / 1000.0);
    1e46:	6d 89       	ldd	r22, Y+21	; 0x15
    1e48:	7e 89       	ldd	r23, Y+22	; 0x16
    1e4a:	8f 89       	ldd	r24, Y+23	; 0x17
    1e4c:	98 8d       	ldd	r25, Y+24	; 0x18
    1e4e:	20 e0       	ldi	r18, 0x00	; 0
    1e50:	30 e0       	ldi	r19, 0x00	; 0
    1e52:	4a e7       	ldi	r20, 0x7A	; 122
    1e54:	54 e4       	ldi	r21, 0x44	; 68
    1e56:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1e5a:	dc 01       	movw	r26, r24
    1e5c:	cb 01       	movw	r24, r22
    1e5e:	8c 87       	std	Y+12, r24	; 0x0c
    1e60:	9d 87       	std	Y+13, r25	; 0x0d
    1e62:	ae 87       	std	Y+14, r26	; 0x0e
    1e64:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e66:	6c 85       	ldd	r22, Y+12	; 0x0c
    1e68:	7d 85       	ldd	r23, Y+13	; 0x0d
    1e6a:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e6c:	9f 85       	ldd	r25, Y+15	; 0x0f
    1e6e:	20 e0       	ldi	r18, 0x00	; 0
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	4a ef       	ldi	r20, 0xFA	; 250
    1e74:	54 e4       	ldi	r21, 0x44	; 68
    1e76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e7a:	dc 01       	movw	r26, r24
    1e7c:	cb 01       	movw	r24, r22
    1e7e:	88 87       	std	Y+8, r24	; 0x08
    1e80:	99 87       	std	Y+9, r25	; 0x09
    1e82:	aa 87       	std	Y+10, r26	; 0x0a
    1e84:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1e86:	68 85       	ldd	r22, Y+8	; 0x08
    1e88:	79 85       	ldd	r23, Y+9	; 0x09
    1e8a:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e8c:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e8e:	20 e0       	ldi	r18, 0x00	; 0
    1e90:	30 e0       	ldi	r19, 0x00	; 0
    1e92:	40 e8       	ldi	r20, 0x80	; 128
    1e94:	5f e3       	ldi	r21, 0x3F	; 63
    1e96:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e9a:	88 23       	and	r24, r24
    1e9c:	2c f4       	brge	.+10     	; 0x1ea8 <lcd_send_data+0xfc>
		__ticks = 1;
    1e9e:	81 e0       	ldi	r24, 0x01	; 1
    1ea0:	90 e0       	ldi	r25, 0x00	; 0
    1ea2:	9f 83       	std	Y+7, r25	; 0x07
    1ea4:	8e 83       	std	Y+6, r24	; 0x06
    1ea6:	3f c0       	rjmp	.+126    	; 0x1f26 <lcd_send_data+0x17a>
	else if (__tmp > 65535)
    1ea8:	68 85       	ldd	r22, Y+8	; 0x08
    1eaa:	79 85       	ldd	r23, Y+9	; 0x09
    1eac:	8a 85       	ldd	r24, Y+10	; 0x0a
    1eae:	9b 85       	ldd	r25, Y+11	; 0x0b
    1eb0:	20 e0       	ldi	r18, 0x00	; 0
    1eb2:	3f ef       	ldi	r19, 0xFF	; 255
    1eb4:	4f e7       	ldi	r20, 0x7F	; 127
    1eb6:	57 e4       	ldi	r21, 0x47	; 71
    1eb8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ebc:	18 16       	cp	r1, r24
    1ebe:	4c f5       	brge	.+82     	; 0x1f12 <lcd_send_data+0x166>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ec0:	6c 85       	ldd	r22, Y+12	; 0x0c
    1ec2:	7d 85       	ldd	r23, Y+13	; 0x0d
    1ec4:	8e 85       	ldd	r24, Y+14	; 0x0e
    1ec6:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ec8:	20 e0       	ldi	r18, 0x00	; 0
    1eca:	30 e0       	ldi	r19, 0x00	; 0
    1ecc:	40 e2       	ldi	r20, 0x20	; 32
    1ece:	51 e4       	ldi	r21, 0x41	; 65
    1ed0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ed4:	dc 01       	movw	r26, r24
    1ed6:	cb 01       	movw	r24, r22
    1ed8:	bc 01       	movw	r22, r24
    1eda:	cd 01       	movw	r24, r26
    1edc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ee0:	dc 01       	movw	r26, r24
    1ee2:	cb 01       	movw	r24, r22
    1ee4:	9f 83       	std	Y+7, r25	; 0x07
    1ee6:	8e 83       	std	Y+6, r24	; 0x06
    1ee8:	0f c0       	rjmp	.+30     	; 0x1f08 <lcd_send_data+0x15c>
    1eea:	88 ec       	ldi	r24, 0xC8	; 200
    1eec:	90 e0       	ldi	r25, 0x00	; 0
    1eee:	9d 83       	std	Y+5, r25	; 0x05
    1ef0:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1ef2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ef4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ef6:	01 97       	sbiw	r24, 0x01	; 1
    1ef8:	f1 f7       	brne	.-4      	; 0x1ef6 <lcd_send_data+0x14a>
    1efa:	9d 83       	std	Y+5, r25	; 0x05
    1efc:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1efe:	8e 81       	ldd	r24, Y+6	; 0x06
    1f00:	9f 81       	ldd	r25, Y+7	; 0x07
    1f02:	01 97       	sbiw	r24, 0x01	; 1
    1f04:	9f 83       	std	Y+7, r25	; 0x07
    1f06:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f08:	8e 81       	ldd	r24, Y+6	; 0x06
    1f0a:	9f 81       	ldd	r25, Y+7	; 0x07
    1f0c:	00 97       	sbiw	r24, 0x00	; 0
    1f0e:	69 f7       	brne	.-38     	; 0x1eea <lcd_send_data+0x13e>
    1f10:	24 c0       	rjmp	.+72     	; 0x1f5a <lcd_send_data+0x1ae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f12:	68 85       	ldd	r22, Y+8	; 0x08
    1f14:	79 85       	ldd	r23, Y+9	; 0x09
    1f16:	8a 85       	ldd	r24, Y+10	; 0x0a
    1f18:	9b 85       	ldd	r25, Y+11	; 0x0b
    1f1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f1e:	dc 01       	movw	r26, r24
    1f20:	cb 01       	movw	r24, r22
    1f22:	9f 83       	std	Y+7, r25	; 0x07
    1f24:	8e 83       	std	Y+6, r24	; 0x06
    1f26:	8e 81       	ldd	r24, Y+6	; 0x06
    1f28:	9f 81       	ldd	r25, Y+7	; 0x07
    1f2a:	9b 83       	std	Y+3, r25	; 0x03
    1f2c:	8a 83       	std	Y+2, r24	; 0x02
    1f2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f30:	9b 81       	ldd	r25, Y+3	; 0x03
    1f32:	01 97       	sbiw	r24, 0x01	; 1
    1f34:	f1 f7       	brne	.-4      	; 0x1f32 <lcd_send_data+0x186>
    1f36:	9b 83       	std	Y+3, r25	; 0x03
    1f38:	8a 83       	std	Y+2, r24	; 0x02
    1f3a:	0f c0       	rjmp	.+30     	; 0x1f5a <lcd_send_data+0x1ae>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1f3c:	69 89       	ldd	r22, Y+17	; 0x11
    1f3e:	7a 89       	ldd	r23, Y+18	; 0x12
    1f40:	8b 89       	ldd	r24, Y+19	; 0x13
    1f42:	9c 89       	ldd	r25, Y+20	; 0x14
    1f44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f48:	dc 01       	movw	r26, r24
    1f4a:	cb 01       	movw	r24, r22
    1f4c:	88 8b       	std	Y+16, r24	; 0x10
    1f4e:	88 89       	ldd	r24, Y+16	; 0x10
    1f50:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1f52:	89 81       	ldd	r24, Y+1	; 0x01
    1f54:	8a 95       	dec	r24
    1f56:	f1 f7       	brne	.-4      	; 0x1f54 <lcd_send_data+0x1a8>
    1f58:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(500);
    dio_set_level(LCD_EN_PORT, LCD_EN_PIN, LOW);
    1f5a:	80 e0       	ldi	r24, 0x00	; 0
    1f5c:	63 e0       	ldi	r22, 0x03	; 3
    1f5e:	40 e0       	ldi	r20, 0x00	; 0
    1f60:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>

}
    1f64:	69 96       	adiw	r28, 0x19	; 25
    1f66:	0f b6       	in	r0, 0x3f	; 63
    1f68:	f8 94       	cli
    1f6a:	de bf       	out	0x3e, r29	; 62
    1f6c:	0f be       	out	0x3f, r0	; 63
    1f6e:	cd bf       	out	0x3d, r28	; 61
    1f70:	cf 91       	pop	r28
    1f72:	df 91       	pop	r29
    1f74:	08 95       	ret

00001f76 <lcd_send_str>:

void lcd_send_str(char str[])
{
    1f76:	df 93       	push	r29
    1f78:	cf 93       	push	r28
    1f7a:	cd b7       	in	r28, 0x3d	; 61
    1f7c:	de b7       	in	r29, 0x3e	; 62
    1f7e:	e3 97       	sbiw	r28, 0x33	; 51
    1f80:	0f b6       	in	r0, 0x3f	; 63
    1f82:	f8 94       	cli
    1f84:	de bf       	out	0x3e, r29	; 62
    1f86:	0f be       	out	0x3f, r0	; 63
    1f88:	cd bf       	out	0x3d, r28	; 61
    1f8a:	9b ab       	std	Y+51, r25	; 0x33
    1f8c:	8a ab       	std	Y+50, r24	; 0x32
    //RS -> data:1
    dio_set_level(LCD_RS_PORT, LCD_RS_PIN, HIGH);
    1f8e:	80 e0       	ldi	r24, 0x00	; 0
    1f90:	62 e0       	ldi	r22, 0x02	; 2
    1f92:	41 e0       	ldi	r20, 0x01	; 1
    1f94:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    uint8_t i = 0;
    1f98:	19 aa       	std	Y+49, r1	; 0x31
    1f9a:	96 c1       	rjmp	.+812    	; 0x22c8 <lcd_send_str+0x352>

    while(str[i] != '\0')
    { // write value on data bus
        dio_set_port_level(LCD_DATA_PORT, str[i]);
    1f9c:	89 a9       	ldd	r24, Y+49	; 0x31
    1f9e:	28 2f       	mov	r18, r24
    1fa0:	30 e0       	ldi	r19, 0x00	; 0
    1fa2:	8a a9       	ldd	r24, Y+50	; 0x32
    1fa4:	9b a9       	ldd	r25, Y+51	; 0x33
    1fa6:	fc 01       	movw	r30, r24
    1fa8:	e2 0f       	add	r30, r18
    1faa:	f3 1f       	adc	r31, r19
    1fac:	90 81       	ld	r25, Z
    1fae:	81 e0       	ldi	r24, 0x01	; 1
    1fb0:	69 2f       	mov	r22, r25
    1fb2:	0e 94 c0 19 	call	0x3380	; 0x3380 <dio_set_port_level>
        i++;
    1fb6:	89 a9       	ldd	r24, Y+49	; 0x31
    1fb8:	8f 5f       	subi	r24, 0xFF	; 255
    1fba:	89 ab       	std	Y+49, r24	; 0x31
        // signal en pin
        dio_set_level(LCD_EN_PORT, LCD_EN_PIN, HIGH);
    1fbc:	80 e0       	ldi	r24, 0x00	; 0
    1fbe:	63 e0       	ldi	r22, 0x03	; 3
    1fc0:	41 e0       	ldi	r20, 0x01	; 1
    1fc2:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    1fc6:	80 e0       	ldi	r24, 0x00	; 0
    1fc8:	90 e0       	ldi	r25, 0x00	; 0
    1fca:	aa ef       	ldi	r26, 0xFA	; 250
    1fcc:	b3 e4       	ldi	r27, 0x43	; 67
    1fce:	8d a7       	std	Y+45, r24	; 0x2d
    1fd0:	9e a7       	std	Y+46, r25	; 0x2e
    1fd2:	af a7       	std	Y+47, r26	; 0x2f
    1fd4:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1fd6:	6d a5       	ldd	r22, Y+45	; 0x2d
    1fd8:	7e a5       	ldd	r23, Y+46	; 0x2e
    1fda:	8f a5       	ldd	r24, Y+47	; 0x2f
    1fdc:	98 a9       	ldd	r25, Y+48	; 0x30
    1fde:	2b ea       	ldi	r18, 0xAB	; 171
    1fe0:	3a ea       	ldi	r19, 0xAA	; 170
    1fe2:	4a e2       	ldi	r20, 0x2A	; 42
    1fe4:	50 e4       	ldi	r21, 0x40	; 64
    1fe6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fea:	dc 01       	movw	r26, r24
    1fec:	cb 01       	movw	r24, r22
    1fee:	89 a7       	std	Y+41, r24	; 0x29
    1ff0:	9a a7       	std	Y+42, r25	; 0x2a
    1ff2:	ab a7       	std	Y+43, r26	; 0x2b
    1ff4:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    1ff6:	69 a5       	ldd	r22, Y+41	; 0x29
    1ff8:	7a a5       	ldd	r23, Y+42	; 0x2a
    1ffa:	8b a5       	ldd	r24, Y+43	; 0x2b
    1ffc:	9c a5       	ldd	r25, Y+44	; 0x2c
    1ffe:	20 e0       	ldi	r18, 0x00	; 0
    2000:	30 e0       	ldi	r19, 0x00	; 0
    2002:	40 e8       	ldi	r20, 0x80	; 128
    2004:	5f e3       	ldi	r21, 0x3F	; 63
    2006:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    200a:	88 23       	and	r24, r24
    200c:	1c f4       	brge	.+6      	; 0x2014 <lcd_send_str+0x9e>
		__ticks = 1;
    200e:	81 e0       	ldi	r24, 0x01	; 1
    2010:	88 a7       	std	Y+40, r24	; 0x28
    2012:	91 c0       	rjmp	.+290    	; 0x2136 <lcd_send_str+0x1c0>
	else if (__tmp > 255)
    2014:	69 a5       	ldd	r22, Y+41	; 0x29
    2016:	7a a5       	ldd	r23, Y+42	; 0x2a
    2018:	8b a5       	ldd	r24, Y+43	; 0x2b
    201a:	9c a5       	ldd	r25, Y+44	; 0x2c
    201c:	20 e0       	ldi	r18, 0x00	; 0
    201e:	30 e0       	ldi	r19, 0x00	; 0
    2020:	4f e7       	ldi	r20, 0x7F	; 127
    2022:	53 e4       	ldi	r21, 0x43	; 67
    2024:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2028:	18 16       	cp	r1, r24
    202a:	0c f0       	brlt	.+2      	; 0x202e <lcd_send_str+0xb8>
    202c:	7b c0       	rjmp	.+246    	; 0x2124 <lcd_send_str+0x1ae>
	{
		_delay_ms(__us / 1000.0);
    202e:	6d a5       	ldd	r22, Y+45	; 0x2d
    2030:	7e a5       	ldd	r23, Y+46	; 0x2e
    2032:	8f a5       	ldd	r24, Y+47	; 0x2f
    2034:	98 a9       	ldd	r25, Y+48	; 0x30
    2036:	20 e0       	ldi	r18, 0x00	; 0
    2038:	30 e0       	ldi	r19, 0x00	; 0
    203a:	4a e7       	ldi	r20, 0x7A	; 122
    203c:	54 e4       	ldi	r21, 0x44	; 68
    203e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2042:	dc 01       	movw	r26, r24
    2044:	cb 01       	movw	r24, r22
    2046:	8c a3       	std	Y+36, r24	; 0x24
    2048:	9d a3       	std	Y+37, r25	; 0x25
    204a:	ae a3       	std	Y+38, r26	; 0x26
    204c:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    204e:	6c a1       	ldd	r22, Y+36	; 0x24
    2050:	7d a1       	ldd	r23, Y+37	; 0x25
    2052:	8e a1       	ldd	r24, Y+38	; 0x26
    2054:	9f a1       	ldd	r25, Y+39	; 0x27
    2056:	20 e0       	ldi	r18, 0x00	; 0
    2058:	30 e0       	ldi	r19, 0x00	; 0
    205a:	4a ef       	ldi	r20, 0xFA	; 250
    205c:	54 e4       	ldi	r21, 0x44	; 68
    205e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2062:	dc 01       	movw	r26, r24
    2064:	cb 01       	movw	r24, r22
    2066:	88 a3       	std	Y+32, r24	; 0x20
    2068:	99 a3       	std	Y+33, r25	; 0x21
    206a:	aa a3       	std	Y+34, r26	; 0x22
    206c:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    206e:	68 a1       	ldd	r22, Y+32	; 0x20
    2070:	79 a1       	ldd	r23, Y+33	; 0x21
    2072:	8a a1       	ldd	r24, Y+34	; 0x22
    2074:	9b a1       	ldd	r25, Y+35	; 0x23
    2076:	20 e0       	ldi	r18, 0x00	; 0
    2078:	30 e0       	ldi	r19, 0x00	; 0
    207a:	40 e8       	ldi	r20, 0x80	; 128
    207c:	5f e3       	ldi	r21, 0x3F	; 63
    207e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2082:	88 23       	and	r24, r24
    2084:	2c f4       	brge	.+10     	; 0x2090 <lcd_send_str+0x11a>
		__ticks = 1;
    2086:	81 e0       	ldi	r24, 0x01	; 1
    2088:	90 e0       	ldi	r25, 0x00	; 0
    208a:	9f 8f       	std	Y+31, r25	; 0x1f
    208c:	8e 8f       	std	Y+30, r24	; 0x1e
    208e:	3f c0       	rjmp	.+126    	; 0x210e <lcd_send_str+0x198>
	else if (__tmp > 65535)
    2090:	68 a1       	ldd	r22, Y+32	; 0x20
    2092:	79 a1       	ldd	r23, Y+33	; 0x21
    2094:	8a a1       	ldd	r24, Y+34	; 0x22
    2096:	9b a1       	ldd	r25, Y+35	; 0x23
    2098:	20 e0       	ldi	r18, 0x00	; 0
    209a:	3f ef       	ldi	r19, 0xFF	; 255
    209c:	4f e7       	ldi	r20, 0x7F	; 127
    209e:	57 e4       	ldi	r21, 0x47	; 71
    20a0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    20a4:	18 16       	cp	r1, r24
    20a6:	4c f5       	brge	.+82     	; 0x20fa <lcd_send_str+0x184>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20a8:	6c a1       	ldd	r22, Y+36	; 0x24
    20aa:	7d a1       	ldd	r23, Y+37	; 0x25
    20ac:	8e a1       	ldd	r24, Y+38	; 0x26
    20ae:	9f a1       	ldd	r25, Y+39	; 0x27
    20b0:	20 e0       	ldi	r18, 0x00	; 0
    20b2:	30 e0       	ldi	r19, 0x00	; 0
    20b4:	40 e2       	ldi	r20, 0x20	; 32
    20b6:	51 e4       	ldi	r21, 0x41	; 65
    20b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20bc:	dc 01       	movw	r26, r24
    20be:	cb 01       	movw	r24, r22
    20c0:	bc 01       	movw	r22, r24
    20c2:	cd 01       	movw	r24, r26
    20c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20c8:	dc 01       	movw	r26, r24
    20ca:	cb 01       	movw	r24, r22
    20cc:	9f 8f       	std	Y+31, r25	; 0x1f
    20ce:	8e 8f       	std	Y+30, r24	; 0x1e
    20d0:	0f c0       	rjmp	.+30     	; 0x20f0 <lcd_send_str+0x17a>
    20d2:	88 ec       	ldi	r24, 0xC8	; 200
    20d4:	90 e0       	ldi	r25, 0x00	; 0
    20d6:	9d 8f       	std	Y+29, r25	; 0x1d
    20d8:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    20da:	8c 8d       	ldd	r24, Y+28	; 0x1c
    20dc:	9d 8d       	ldd	r25, Y+29	; 0x1d
    20de:	01 97       	sbiw	r24, 0x01	; 1
    20e0:	f1 f7       	brne	.-4      	; 0x20de <lcd_send_str+0x168>
    20e2:	9d 8f       	std	Y+29, r25	; 0x1d
    20e4:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20e6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    20e8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    20ea:	01 97       	sbiw	r24, 0x01	; 1
    20ec:	9f 8f       	std	Y+31, r25	; 0x1f
    20ee:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20f0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    20f2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    20f4:	00 97       	sbiw	r24, 0x00	; 0
    20f6:	69 f7       	brne	.-38     	; 0x20d2 <lcd_send_str+0x15c>
    20f8:	24 c0       	rjmp	.+72     	; 0x2142 <lcd_send_str+0x1cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20fa:	68 a1       	ldd	r22, Y+32	; 0x20
    20fc:	79 a1       	ldd	r23, Y+33	; 0x21
    20fe:	8a a1       	ldd	r24, Y+34	; 0x22
    2100:	9b a1       	ldd	r25, Y+35	; 0x23
    2102:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2106:	dc 01       	movw	r26, r24
    2108:	cb 01       	movw	r24, r22
    210a:	9f 8f       	std	Y+31, r25	; 0x1f
    210c:	8e 8f       	std	Y+30, r24	; 0x1e
    210e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2110:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2112:	9b 8f       	std	Y+27, r25	; 0x1b
    2114:	8a 8f       	std	Y+26, r24	; 0x1a
    2116:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2118:	9b 8d       	ldd	r25, Y+27	; 0x1b
    211a:	01 97       	sbiw	r24, 0x01	; 1
    211c:	f1 f7       	brne	.-4      	; 0x211a <lcd_send_str+0x1a4>
    211e:	9b 8f       	std	Y+27, r25	; 0x1b
    2120:	8a 8f       	std	Y+26, r24	; 0x1a
    2122:	0f c0       	rjmp	.+30     	; 0x2142 <lcd_send_str+0x1cc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2124:	69 a5       	ldd	r22, Y+41	; 0x29
    2126:	7a a5       	ldd	r23, Y+42	; 0x2a
    2128:	8b a5       	ldd	r24, Y+43	; 0x2b
    212a:	9c a5       	ldd	r25, Y+44	; 0x2c
    212c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2130:	dc 01       	movw	r26, r24
    2132:	cb 01       	movw	r24, r22
    2134:	88 a7       	std	Y+40, r24	; 0x28
    2136:	88 a5       	ldd	r24, Y+40	; 0x28
    2138:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    213a:	89 8d       	ldd	r24, Y+25	; 0x19
    213c:	8a 95       	dec	r24
    213e:	f1 f7       	brne	.-4      	; 0x213c <lcd_send_str+0x1c6>
    2140:	89 8f       	std	Y+25, r24	; 0x19
        _delay_us(500);
        dio_set_level(LCD_EN_PORT, LCD_EN_PIN, LOW);
    2142:	80 e0       	ldi	r24, 0x00	; 0
    2144:	63 e0       	ldi	r22, 0x03	; 3
    2146:	40 e0       	ldi	r20, 0x00	; 0
    2148:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
    214c:	80 e0       	ldi	r24, 0x00	; 0
    214e:	90 e0       	ldi	r25, 0x00	; 0
    2150:	aa ef       	ldi	r26, 0xFA	; 250
    2152:	b3 e4       	ldi	r27, 0x43	; 67
    2154:	8d 8b       	std	Y+21, r24	; 0x15
    2156:	9e 8b       	std	Y+22, r25	; 0x16
    2158:	af 8b       	std	Y+23, r26	; 0x17
    215a:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    215c:	6d 89       	ldd	r22, Y+21	; 0x15
    215e:	7e 89       	ldd	r23, Y+22	; 0x16
    2160:	8f 89       	ldd	r24, Y+23	; 0x17
    2162:	98 8d       	ldd	r25, Y+24	; 0x18
    2164:	2b ea       	ldi	r18, 0xAB	; 171
    2166:	3a ea       	ldi	r19, 0xAA	; 170
    2168:	4a e2       	ldi	r20, 0x2A	; 42
    216a:	50 e4       	ldi	r21, 0x40	; 64
    216c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2170:	dc 01       	movw	r26, r24
    2172:	cb 01       	movw	r24, r22
    2174:	89 8b       	std	Y+17, r24	; 0x11
    2176:	9a 8b       	std	Y+18, r25	; 0x12
    2178:	ab 8b       	std	Y+19, r26	; 0x13
    217a:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    217c:	69 89       	ldd	r22, Y+17	; 0x11
    217e:	7a 89       	ldd	r23, Y+18	; 0x12
    2180:	8b 89       	ldd	r24, Y+19	; 0x13
    2182:	9c 89       	ldd	r25, Y+20	; 0x14
    2184:	20 e0       	ldi	r18, 0x00	; 0
    2186:	30 e0       	ldi	r19, 0x00	; 0
    2188:	40 e8       	ldi	r20, 0x80	; 128
    218a:	5f e3       	ldi	r21, 0x3F	; 63
    218c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2190:	88 23       	and	r24, r24
    2192:	1c f4       	brge	.+6      	; 0x219a <lcd_send_str+0x224>
		__ticks = 1;
    2194:	81 e0       	ldi	r24, 0x01	; 1
    2196:	88 8b       	std	Y+16, r24	; 0x10
    2198:	91 c0       	rjmp	.+290    	; 0x22bc <lcd_send_str+0x346>
	else if (__tmp > 255)
    219a:	69 89       	ldd	r22, Y+17	; 0x11
    219c:	7a 89       	ldd	r23, Y+18	; 0x12
    219e:	8b 89       	ldd	r24, Y+19	; 0x13
    21a0:	9c 89       	ldd	r25, Y+20	; 0x14
    21a2:	20 e0       	ldi	r18, 0x00	; 0
    21a4:	30 e0       	ldi	r19, 0x00	; 0
    21a6:	4f e7       	ldi	r20, 0x7F	; 127
    21a8:	53 e4       	ldi	r21, 0x43	; 67
    21aa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    21ae:	18 16       	cp	r1, r24
    21b0:	0c f0       	brlt	.+2      	; 0x21b4 <lcd_send_str+0x23e>
    21b2:	7b c0       	rjmp	.+246    	; 0x22aa <lcd_send_str+0x334>
	{
		_delay_ms(__us / 1000.0);
    21b4:	6d 89       	ldd	r22, Y+21	; 0x15
    21b6:	7e 89       	ldd	r23, Y+22	; 0x16
    21b8:	8f 89       	ldd	r24, Y+23	; 0x17
    21ba:	98 8d       	ldd	r25, Y+24	; 0x18
    21bc:	20 e0       	ldi	r18, 0x00	; 0
    21be:	30 e0       	ldi	r19, 0x00	; 0
    21c0:	4a e7       	ldi	r20, 0x7A	; 122
    21c2:	54 e4       	ldi	r21, 0x44	; 68
    21c4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    21c8:	dc 01       	movw	r26, r24
    21ca:	cb 01       	movw	r24, r22
    21cc:	8c 87       	std	Y+12, r24	; 0x0c
    21ce:	9d 87       	std	Y+13, r25	; 0x0d
    21d0:	ae 87       	std	Y+14, r26	; 0x0e
    21d2:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21d4:	6c 85       	ldd	r22, Y+12	; 0x0c
    21d6:	7d 85       	ldd	r23, Y+13	; 0x0d
    21d8:	8e 85       	ldd	r24, Y+14	; 0x0e
    21da:	9f 85       	ldd	r25, Y+15	; 0x0f
    21dc:	20 e0       	ldi	r18, 0x00	; 0
    21de:	30 e0       	ldi	r19, 0x00	; 0
    21e0:	4a ef       	ldi	r20, 0xFA	; 250
    21e2:	54 e4       	ldi	r21, 0x44	; 68
    21e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21e8:	dc 01       	movw	r26, r24
    21ea:	cb 01       	movw	r24, r22
    21ec:	88 87       	std	Y+8, r24	; 0x08
    21ee:	99 87       	std	Y+9, r25	; 0x09
    21f0:	aa 87       	std	Y+10, r26	; 0x0a
    21f2:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    21f4:	68 85       	ldd	r22, Y+8	; 0x08
    21f6:	79 85       	ldd	r23, Y+9	; 0x09
    21f8:	8a 85       	ldd	r24, Y+10	; 0x0a
    21fa:	9b 85       	ldd	r25, Y+11	; 0x0b
    21fc:	20 e0       	ldi	r18, 0x00	; 0
    21fe:	30 e0       	ldi	r19, 0x00	; 0
    2200:	40 e8       	ldi	r20, 0x80	; 128
    2202:	5f e3       	ldi	r21, 0x3F	; 63
    2204:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2208:	88 23       	and	r24, r24
    220a:	2c f4       	brge	.+10     	; 0x2216 <lcd_send_str+0x2a0>
		__ticks = 1;
    220c:	81 e0       	ldi	r24, 0x01	; 1
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	9f 83       	std	Y+7, r25	; 0x07
    2212:	8e 83       	std	Y+6, r24	; 0x06
    2214:	3f c0       	rjmp	.+126    	; 0x2294 <lcd_send_str+0x31e>
	else if (__tmp > 65535)
    2216:	68 85       	ldd	r22, Y+8	; 0x08
    2218:	79 85       	ldd	r23, Y+9	; 0x09
    221a:	8a 85       	ldd	r24, Y+10	; 0x0a
    221c:	9b 85       	ldd	r25, Y+11	; 0x0b
    221e:	20 e0       	ldi	r18, 0x00	; 0
    2220:	3f ef       	ldi	r19, 0xFF	; 255
    2222:	4f e7       	ldi	r20, 0x7F	; 127
    2224:	57 e4       	ldi	r21, 0x47	; 71
    2226:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    222a:	18 16       	cp	r1, r24
    222c:	4c f5       	brge	.+82     	; 0x2280 <lcd_send_str+0x30a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    222e:	6c 85       	ldd	r22, Y+12	; 0x0c
    2230:	7d 85       	ldd	r23, Y+13	; 0x0d
    2232:	8e 85       	ldd	r24, Y+14	; 0x0e
    2234:	9f 85       	ldd	r25, Y+15	; 0x0f
    2236:	20 e0       	ldi	r18, 0x00	; 0
    2238:	30 e0       	ldi	r19, 0x00	; 0
    223a:	40 e2       	ldi	r20, 0x20	; 32
    223c:	51 e4       	ldi	r21, 0x41	; 65
    223e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2242:	dc 01       	movw	r26, r24
    2244:	cb 01       	movw	r24, r22
    2246:	bc 01       	movw	r22, r24
    2248:	cd 01       	movw	r24, r26
    224a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    224e:	dc 01       	movw	r26, r24
    2250:	cb 01       	movw	r24, r22
    2252:	9f 83       	std	Y+7, r25	; 0x07
    2254:	8e 83       	std	Y+6, r24	; 0x06
    2256:	0f c0       	rjmp	.+30     	; 0x2276 <lcd_send_str+0x300>
    2258:	88 ec       	ldi	r24, 0xC8	; 200
    225a:	90 e0       	ldi	r25, 0x00	; 0
    225c:	9d 83       	std	Y+5, r25	; 0x05
    225e:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2260:	8c 81       	ldd	r24, Y+4	; 0x04
    2262:	9d 81       	ldd	r25, Y+5	; 0x05
    2264:	01 97       	sbiw	r24, 0x01	; 1
    2266:	f1 f7       	brne	.-4      	; 0x2264 <lcd_send_str+0x2ee>
    2268:	9d 83       	std	Y+5, r25	; 0x05
    226a:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    226c:	8e 81       	ldd	r24, Y+6	; 0x06
    226e:	9f 81       	ldd	r25, Y+7	; 0x07
    2270:	01 97       	sbiw	r24, 0x01	; 1
    2272:	9f 83       	std	Y+7, r25	; 0x07
    2274:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2276:	8e 81       	ldd	r24, Y+6	; 0x06
    2278:	9f 81       	ldd	r25, Y+7	; 0x07
    227a:	00 97       	sbiw	r24, 0x00	; 0
    227c:	69 f7       	brne	.-38     	; 0x2258 <lcd_send_str+0x2e2>
    227e:	24 c0       	rjmp	.+72     	; 0x22c8 <lcd_send_str+0x352>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2280:	68 85       	ldd	r22, Y+8	; 0x08
    2282:	79 85       	ldd	r23, Y+9	; 0x09
    2284:	8a 85       	ldd	r24, Y+10	; 0x0a
    2286:	9b 85       	ldd	r25, Y+11	; 0x0b
    2288:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    228c:	dc 01       	movw	r26, r24
    228e:	cb 01       	movw	r24, r22
    2290:	9f 83       	std	Y+7, r25	; 0x07
    2292:	8e 83       	std	Y+6, r24	; 0x06
    2294:	8e 81       	ldd	r24, Y+6	; 0x06
    2296:	9f 81       	ldd	r25, Y+7	; 0x07
    2298:	9b 83       	std	Y+3, r25	; 0x03
    229a:	8a 83       	std	Y+2, r24	; 0x02
    229c:	8a 81       	ldd	r24, Y+2	; 0x02
    229e:	9b 81       	ldd	r25, Y+3	; 0x03
    22a0:	01 97       	sbiw	r24, 0x01	; 1
    22a2:	f1 f7       	brne	.-4      	; 0x22a0 <lcd_send_str+0x32a>
    22a4:	9b 83       	std	Y+3, r25	; 0x03
    22a6:	8a 83       	std	Y+2, r24	; 0x02
    22a8:	0f c0       	rjmp	.+30     	; 0x22c8 <lcd_send_str+0x352>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    22aa:	69 89       	ldd	r22, Y+17	; 0x11
    22ac:	7a 89       	ldd	r23, Y+18	; 0x12
    22ae:	8b 89       	ldd	r24, Y+19	; 0x13
    22b0:	9c 89       	ldd	r25, Y+20	; 0x14
    22b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22b6:	dc 01       	movw	r26, r24
    22b8:	cb 01       	movw	r24, r22
    22ba:	88 8b       	std	Y+16, r24	; 0x10
    22bc:	88 89       	ldd	r24, Y+16	; 0x10
    22be:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    22c0:	89 81       	ldd	r24, Y+1	; 0x01
    22c2:	8a 95       	dec	r24
    22c4:	f1 f7       	brne	.-4      	; 0x22c2 <lcd_send_str+0x34c>
    22c6:	89 83       	std	Y+1, r24	; 0x01
{
    //RS -> data:1
    dio_set_level(LCD_RS_PORT, LCD_RS_PIN, HIGH);
    uint8_t i = 0;

    while(str[i] != '\0')
    22c8:	89 a9       	ldd	r24, Y+49	; 0x31
    22ca:	28 2f       	mov	r18, r24
    22cc:	30 e0       	ldi	r19, 0x00	; 0
    22ce:	8a a9       	ldd	r24, Y+50	; 0x32
    22d0:	9b a9       	ldd	r25, Y+51	; 0x33
    22d2:	fc 01       	movw	r30, r24
    22d4:	e2 0f       	add	r30, r18
    22d6:	f3 1f       	adc	r31, r19
    22d8:	80 81       	ld	r24, Z
    22da:	88 23       	and	r24, r24
    22dc:	09 f0       	breq	.+2      	; 0x22e0 <lcd_send_str+0x36a>
    22de:	5e ce       	rjmp	.-836    	; 0x1f9c <lcd_send_str+0x26>
        dio_set_level(LCD_EN_PORT, LCD_EN_PIN, HIGH);
        _delay_us(500);
        dio_set_level(LCD_EN_PORT, LCD_EN_PIN, LOW);
        _delay_us(500);
    }
}
    22e0:	e3 96       	adiw	r28, 0x33	; 51
    22e2:	0f b6       	in	r0, 0x3f	; 63
    22e4:	f8 94       	cli
    22e6:	de bf       	out	0x3e, r29	; 62
    22e8:	0f be       	out	0x3f, r0	; 63
    22ea:	cd bf       	out	0x3d, r28	; 61
    22ec:	cf 91       	pop	r28
    22ee:	df 91       	pop	r29
    22f0:	08 95       	ret

000022f2 <lcd_set_curser>:

void lcd_set_curser(uint8_t x, uint8_t y)
{
    22f2:	df 93       	push	r29
    22f4:	cf 93       	push	r28
    22f6:	00 d0       	rcall	.+0      	; 0x22f8 <lcd_set_curser+0x6>
    22f8:	0f 92       	push	r0
    22fa:	cd b7       	in	r28, 0x3d	; 61
    22fc:	de b7       	in	r29, 0x3e	; 62
    22fe:	8a 83       	std	Y+2, r24	; 0x02
    2300:	6b 83       	std	Y+3, r22	; 0x03
    uint8_t address = x;
    2302:	8a 81       	ldd	r24, Y+2	; 0x02
    2304:	89 83       	std	Y+1, r24	; 0x01
    if(1 == y)
    2306:	8b 81       	ldd	r24, Y+3	; 0x03
    2308:	81 30       	cpi	r24, 0x01	; 1
    230a:	19 f4       	brne	.+6      	; 0x2312 <lcd_set_curser+0x20>
    {
        address += 0x40;
    230c:	89 81       	ldd	r24, Y+1	; 0x01
    230e:	80 5c       	subi	r24, 0xC0	; 192
    2310:	89 83       	std	Y+1, r24	; 0x01
    }
    lcd_send_cmd(0b10000000 | address);
    2312:	89 81       	ldd	r24, Y+1	; 0x01
    2314:	80 68       	ori	r24, 0x80	; 128
    2316:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <lcd_send_cmd>
}
    231a:	0f 90       	pop	r0
    231c:	0f 90       	pop	r0
    231e:	0f 90       	pop	r0
    2320:	cf 91       	pop	r28
    2322:	df 91       	pop	r29
    2324:	08 95       	ret

00002326 <lcd_set_specialcharc>:


void lcd_set_specialcharc(uint8_t arr[], uint8_t block_num)
{
    2326:	df 93       	push	r29
    2328:	cf 93       	push	r28
    232a:	cd b7       	in	r28, 0x3d	; 61
    232c:	de b7       	in	r29, 0x3e	; 62
    232e:	e5 97       	sbiw	r28, 0x35	; 53
    2330:	0f b6       	in	r0, 0x3f	; 63
    2332:	f8 94       	cli
    2334:	de bf       	out	0x3e, r29	; 62
    2336:	0f be       	out	0x3f, r0	; 63
    2338:	cd bf       	out	0x3d, r28	; 61
    233a:	9c ab       	std	Y+52, r25	; 0x34
    233c:	8b ab       	std	Y+51, r24	; 0x33
    233e:	6d ab       	std	Y+53, r22	; 0x35
    uint8_t address = block_num * 8;
    2340:	8d a9       	ldd	r24, Y+53	; 0x35
    2342:	88 2f       	mov	r24, r24
    2344:	90 e0       	ldi	r25, 0x00	; 0
    2346:	88 0f       	add	r24, r24
    2348:	99 1f       	adc	r25, r25
    234a:	88 0f       	add	r24, r24
    234c:	99 1f       	adc	r25, r25
    234e:	88 0f       	add	r24, r24
    2350:	99 1f       	adc	r25, r25
    2352:	8a ab       	std	Y+50, r24	; 0x32
    lcd_send_cmd(0b01000000 | address);
    2354:	8a a9       	ldd	r24, Y+50	; 0x32
    2356:	80 64       	ori	r24, 0x40	; 64
    2358:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <lcd_send_cmd>
    235c:	80 e0       	ldi	r24, 0x00	; 0
    235e:	90 e0       	ldi	r25, 0x00	; 0
    2360:	a0 ef       	ldi	r26, 0xF0	; 240
    2362:	b1 e4       	ldi	r27, 0x41	; 65
    2364:	8d a7       	std	Y+45, r24	; 0x2d
    2366:	9e a7       	std	Y+46, r25	; 0x2e
    2368:	af a7       	std	Y+47, r26	; 0x2f
    236a:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    236c:	6d a5       	ldd	r22, Y+45	; 0x2d
    236e:	7e a5       	ldd	r23, Y+46	; 0x2e
    2370:	8f a5       	ldd	r24, Y+47	; 0x2f
    2372:	98 a9       	ldd	r25, Y+48	; 0x30
    2374:	2b ea       	ldi	r18, 0xAB	; 171
    2376:	3a ea       	ldi	r19, 0xAA	; 170
    2378:	4a e2       	ldi	r20, 0x2A	; 42
    237a:	50 e4       	ldi	r21, 0x40	; 64
    237c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2380:	dc 01       	movw	r26, r24
    2382:	cb 01       	movw	r24, r22
    2384:	89 a7       	std	Y+41, r24	; 0x29
    2386:	9a a7       	std	Y+42, r25	; 0x2a
    2388:	ab a7       	std	Y+43, r26	; 0x2b
    238a:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    238c:	69 a5       	ldd	r22, Y+41	; 0x29
    238e:	7a a5       	ldd	r23, Y+42	; 0x2a
    2390:	8b a5       	ldd	r24, Y+43	; 0x2b
    2392:	9c a5       	ldd	r25, Y+44	; 0x2c
    2394:	20 e0       	ldi	r18, 0x00	; 0
    2396:	30 e0       	ldi	r19, 0x00	; 0
    2398:	40 e8       	ldi	r20, 0x80	; 128
    239a:	5f e3       	ldi	r21, 0x3F	; 63
    239c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    23a0:	88 23       	and	r24, r24
    23a2:	1c f4       	brge	.+6      	; 0x23aa <lcd_set_specialcharc+0x84>
		__ticks = 1;
    23a4:	81 e0       	ldi	r24, 0x01	; 1
    23a6:	88 a7       	std	Y+40, r24	; 0x28
    23a8:	91 c0       	rjmp	.+290    	; 0x24cc <lcd_set_specialcharc+0x1a6>
	else if (__tmp > 255)
    23aa:	69 a5       	ldd	r22, Y+41	; 0x29
    23ac:	7a a5       	ldd	r23, Y+42	; 0x2a
    23ae:	8b a5       	ldd	r24, Y+43	; 0x2b
    23b0:	9c a5       	ldd	r25, Y+44	; 0x2c
    23b2:	20 e0       	ldi	r18, 0x00	; 0
    23b4:	30 e0       	ldi	r19, 0x00	; 0
    23b6:	4f e7       	ldi	r20, 0x7F	; 127
    23b8:	53 e4       	ldi	r21, 0x43	; 67
    23ba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23be:	18 16       	cp	r1, r24
    23c0:	0c f0       	brlt	.+2      	; 0x23c4 <lcd_set_specialcharc+0x9e>
    23c2:	7b c0       	rjmp	.+246    	; 0x24ba <lcd_set_specialcharc+0x194>
	{
		_delay_ms(__us / 1000.0);
    23c4:	6d a5       	ldd	r22, Y+45	; 0x2d
    23c6:	7e a5       	ldd	r23, Y+46	; 0x2e
    23c8:	8f a5       	ldd	r24, Y+47	; 0x2f
    23ca:	98 a9       	ldd	r25, Y+48	; 0x30
    23cc:	20 e0       	ldi	r18, 0x00	; 0
    23ce:	30 e0       	ldi	r19, 0x00	; 0
    23d0:	4a e7       	ldi	r20, 0x7A	; 122
    23d2:	54 e4       	ldi	r21, 0x44	; 68
    23d4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    23d8:	dc 01       	movw	r26, r24
    23da:	cb 01       	movw	r24, r22
    23dc:	8c a3       	std	Y+36, r24	; 0x24
    23de:	9d a3       	std	Y+37, r25	; 0x25
    23e0:	ae a3       	std	Y+38, r26	; 0x26
    23e2:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23e4:	6c a1       	ldd	r22, Y+36	; 0x24
    23e6:	7d a1       	ldd	r23, Y+37	; 0x25
    23e8:	8e a1       	ldd	r24, Y+38	; 0x26
    23ea:	9f a1       	ldd	r25, Y+39	; 0x27
    23ec:	20 e0       	ldi	r18, 0x00	; 0
    23ee:	30 e0       	ldi	r19, 0x00	; 0
    23f0:	4a ef       	ldi	r20, 0xFA	; 250
    23f2:	54 e4       	ldi	r21, 0x44	; 68
    23f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23f8:	dc 01       	movw	r26, r24
    23fa:	cb 01       	movw	r24, r22
    23fc:	88 a3       	std	Y+32, r24	; 0x20
    23fe:	99 a3       	std	Y+33, r25	; 0x21
    2400:	aa a3       	std	Y+34, r26	; 0x22
    2402:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    2404:	68 a1       	ldd	r22, Y+32	; 0x20
    2406:	79 a1       	ldd	r23, Y+33	; 0x21
    2408:	8a a1       	ldd	r24, Y+34	; 0x22
    240a:	9b a1       	ldd	r25, Y+35	; 0x23
    240c:	20 e0       	ldi	r18, 0x00	; 0
    240e:	30 e0       	ldi	r19, 0x00	; 0
    2410:	40 e8       	ldi	r20, 0x80	; 128
    2412:	5f e3       	ldi	r21, 0x3F	; 63
    2414:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2418:	88 23       	and	r24, r24
    241a:	2c f4       	brge	.+10     	; 0x2426 <lcd_set_specialcharc+0x100>
		__ticks = 1;
    241c:	81 e0       	ldi	r24, 0x01	; 1
    241e:	90 e0       	ldi	r25, 0x00	; 0
    2420:	9f 8f       	std	Y+31, r25	; 0x1f
    2422:	8e 8f       	std	Y+30, r24	; 0x1e
    2424:	3f c0       	rjmp	.+126    	; 0x24a4 <lcd_set_specialcharc+0x17e>
	else if (__tmp > 65535)
    2426:	68 a1       	ldd	r22, Y+32	; 0x20
    2428:	79 a1       	ldd	r23, Y+33	; 0x21
    242a:	8a a1       	ldd	r24, Y+34	; 0x22
    242c:	9b a1       	ldd	r25, Y+35	; 0x23
    242e:	20 e0       	ldi	r18, 0x00	; 0
    2430:	3f ef       	ldi	r19, 0xFF	; 255
    2432:	4f e7       	ldi	r20, 0x7F	; 127
    2434:	57 e4       	ldi	r21, 0x47	; 71
    2436:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    243a:	18 16       	cp	r1, r24
    243c:	4c f5       	brge	.+82     	; 0x2490 <lcd_set_specialcharc+0x16a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    243e:	6c a1       	ldd	r22, Y+36	; 0x24
    2440:	7d a1       	ldd	r23, Y+37	; 0x25
    2442:	8e a1       	ldd	r24, Y+38	; 0x26
    2444:	9f a1       	ldd	r25, Y+39	; 0x27
    2446:	20 e0       	ldi	r18, 0x00	; 0
    2448:	30 e0       	ldi	r19, 0x00	; 0
    244a:	40 e2       	ldi	r20, 0x20	; 32
    244c:	51 e4       	ldi	r21, 0x41	; 65
    244e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2452:	dc 01       	movw	r26, r24
    2454:	cb 01       	movw	r24, r22
    2456:	bc 01       	movw	r22, r24
    2458:	cd 01       	movw	r24, r26
    245a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    245e:	dc 01       	movw	r26, r24
    2460:	cb 01       	movw	r24, r22
    2462:	9f 8f       	std	Y+31, r25	; 0x1f
    2464:	8e 8f       	std	Y+30, r24	; 0x1e
    2466:	0f c0       	rjmp	.+30     	; 0x2486 <lcd_set_specialcharc+0x160>
    2468:	88 ec       	ldi	r24, 0xC8	; 200
    246a:	90 e0       	ldi	r25, 0x00	; 0
    246c:	9d 8f       	std	Y+29, r25	; 0x1d
    246e:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2470:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2472:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2474:	01 97       	sbiw	r24, 0x01	; 1
    2476:	f1 f7       	brne	.-4      	; 0x2474 <lcd_set_specialcharc+0x14e>
    2478:	9d 8f       	std	Y+29, r25	; 0x1d
    247a:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    247c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    247e:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2480:	01 97       	sbiw	r24, 0x01	; 1
    2482:	9f 8f       	std	Y+31, r25	; 0x1f
    2484:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2486:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2488:	9f 8d       	ldd	r25, Y+31	; 0x1f
    248a:	00 97       	sbiw	r24, 0x00	; 0
    248c:	69 f7       	brne	.-38     	; 0x2468 <lcd_set_specialcharc+0x142>
    248e:	24 c0       	rjmp	.+72     	; 0x24d8 <lcd_set_specialcharc+0x1b2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2490:	68 a1       	ldd	r22, Y+32	; 0x20
    2492:	79 a1       	ldd	r23, Y+33	; 0x21
    2494:	8a a1       	ldd	r24, Y+34	; 0x22
    2496:	9b a1       	ldd	r25, Y+35	; 0x23
    2498:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    249c:	dc 01       	movw	r26, r24
    249e:	cb 01       	movw	r24, r22
    24a0:	9f 8f       	std	Y+31, r25	; 0x1f
    24a2:	8e 8f       	std	Y+30, r24	; 0x1e
    24a4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    24a6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    24a8:	9b 8f       	std	Y+27, r25	; 0x1b
    24aa:	8a 8f       	std	Y+26, r24	; 0x1a
    24ac:	8a 8d       	ldd	r24, Y+26	; 0x1a
    24ae:	9b 8d       	ldd	r25, Y+27	; 0x1b
    24b0:	01 97       	sbiw	r24, 0x01	; 1
    24b2:	f1 f7       	brne	.-4      	; 0x24b0 <lcd_set_specialcharc+0x18a>
    24b4:	9b 8f       	std	Y+27, r25	; 0x1b
    24b6:	8a 8f       	std	Y+26, r24	; 0x1a
    24b8:	0f c0       	rjmp	.+30     	; 0x24d8 <lcd_set_specialcharc+0x1b2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    24ba:	69 a5       	ldd	r22, Y+41	; 0x29
    24bc:	7a a5       	ldd	r23, Y+42	; 0x2a
    24be:	8b a5       	ldd	r24, Y+43	; 0x2b
    24c0:	9c a5       	ldd	r25, Y+44	; 0x2c
    24c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c6:	dc 01       	movw	r26, r24
    24c8:	cb 01       	movw	r24, r22
    24ca:	88 a7       	std	Y+40, r24	; 0x28
    24cc:	88 a5       	ldd	r24, Y+40	; 0x28
    24ce:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    24d0:	89 8d       	ldd	r24, Y+25	; 0x19
    24d2:	8a 95       	dec	r24
    24d4:	f1 f7       	brne	.-4      	; 0x24d2 <lcd_set_specialcharc+0x1ac>
    24d6:	89 8f       	std	Y+25, r24	; 0x19
    _delay_us(30);
    for(uint8_t i = 0; i < 8; i++)
    24d8:	19 aa       	std	Y+49, r1	; 0x31
    24da:	cc c0       	rjmp	.+408    	; 0x2674 <lcd_set_specialcharc+0x34e>
    {
        lcd_send_data(arr[i]);
    24dc:	89 a9       	ldd	r24, Y+49	; 0x31
    24de:	28 2f       	mov	r18, r24
    24e0:	30 e0       	ldi	r19, 0x00	; 0
    24e2:	8b a9       	ldd	r24, Y+51	; 0x33
    24e4:	9c a9       	ldd	r25, Y+52	; 0x34
    24e6:	fc 01       	movw	r30, r24
    24e8:	e2 0f       	add	r30, r18
    24ea:	f3 1f       	adc	r31, r19
    24ec:	80 81       	ld	r24, Z
    24ee:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
    24f2:	80 e0       	ldi	r24, 0x00	; 0
    24f4:	90 e0       	ldi	r25, 0x00	; 0
    24f6:	a0 ef       	ldi	r26, 0xF0	; 240
    24f8:	b1 e4       	ldi	r27, 0x41	; 65
    24fa:	8d 8b       	std	Y+21, r24	; 0x15
    24fc:	9e 8b       	std	Y+22, r25	; 0x16
    24fe:	af 8b       	std	Y+23, r26	; 0x17
    2500:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2502:	6d 89       	ldd	r22, Y+21	; 0x15
    2504:	7e 89       	ldd	r23, Y+22	; 0x16
    2506:	8f 89       	ldd	r24, Y+23	; 0x17
    2508:	98 8d       	ldd	r25, Y+24	; 0x18
    250a:	2b ea       	ldi	r18, 0xAB	; 171
    250c:	3a ea       	ldi	r19, 0xAA	; 170
    250e:	4a e2       	ldi	r20, 0x2A	; 42
    2510:	50 e4       	ldi	r21, 0x40	; 64
    2512:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2516:	dc 01       	movw	r26, r24
    2518:	cb 01       	movw	r24, r22
    251a:	89 8b       	std	Y+17, r24	; 0x11
    251c:	9a 8b       	std	Y+18, r25	; 0x12
    251e:	ab 8b       	std	Y+19, r26	; 0x13
    2520:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2522:	69 89       	ldd	r22, Y+17	; 0x11
    2524:	7a 89       	ldd	r23, Y+18	; 0x12
    2526:	8b 89       	ldd	r24, Y+19	; 0x13
    2528:	9c 89       	ldd	r25, Y+20	; 0x14
    252a:	20 e0       	ldi	r18, 0x00	; 0
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	40 e8       	ldi	r20, 0x80	; 128
    2530:	5f e3       	ldi	r21, 0x3F	; 63
    2532:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2536:	88 23       	and	r24, r24
    2538:	1c f4       	brge	.+6      	; 0x2540 <lcd_set_specialcharc+0x21a>
		__ticks = 1;
    253a:	81 e0       	ldi	r24, 0x01	; 1
    253c:	88 8b       	std	Y+16, r24	; 0x10
    253e:	91 c0       	rjmp	.+290    	; 0x2662 <lcd_set_specialcharc+0x33c>
	else if (__tmp > 255)
    2540:	69 89       	ldd	r22, Y+17	; 0x11
    2542:	7a 89       	ldd	r23, Y+18	; 0x12
    2544:	8b 89       	ldd	r24, Y+19	; 0x13
    2546:	9c 89       	ldd	r25, Y+20	; 0x14
    2548:	20 e0       	ldi	r18, 0x00	; 0
    254a:	30 e0       	ldi	r19, 0x00	; 0
    254c:	4f e7       	ldi	r20, 0x7F	; 127
    254e:	53 e4       	ldi	r21, 0x43	; 67
    2550:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2554:	18 16       	cp	r1, r24
    2556:	0c f0       	brlt	.+2      	; 0x255a <lcd_set_specialcharc+0x234>
    2558:	7b c0       	rjmp	.+246    	; 0x2650 <lcd_set_specialcharc+0x32a>
	{
		_delay_ms(__us / 1000.0);
    255a:	6d 89       	ldd	r22, Y+21	; 0x15
    255c:	7e 89       	ldd	r23, Y+22	; 0x16
    255e:	8f 89       	ldd	r24, Y+23	; 0x17
    2560:	98 8d       	ldd	r25, Y+24	; 0x18
    2562:	20 e0       	ldi	r18, 0x00	; 0
    2564:	30 e0       	ldi	r19, 0x00	; 0
    2566:	4a e7       	ldi	r20, 0x7A	; 122
    2568:	54 e4       	ldi	r21, 0x44	; 68
    256a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    256e:	dc 01       	movw	r26, r24
    2570:	cb 01       	movw	r24, r22
    2572:	8c 87       	std	Y+12, r24	; 0x0c
    2574:	9d 87       	std	Y+13, r25	; 0x0d
    2576:	ae 87       	std	Y+14, r26	; 0x0e
    2578:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    257a:	6c 85       	ldd	r22, Y+12	; 0x0c
    257c:	7d 85       	ldd	r23, Y+13	; 0x0d
    257e:	8e 85       	ldd	r24, Y+14	; 0x0e
    2580:	9f 85       	ldd	r25, Y+15	; 0x0f
    2582:	20 e0       	ldi	r18, 0x00	; 0
    2584:	30 e0       	ldi	r19, 0x00	; 0
    2586:	4a ef       	ldi	r20, 0xFA	; 250
    2588:	54 e4       	ldi	r21, 0x44	; 68
    258a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    258e:	dc 01       	movw	r26, r24
    2590:	cb 01       	movw	r24, r22
    2592:	88 87       	std	Y+8, r24	; 0x08
    2594:	99 87       	std	Y+9, r25	; 0x09
    2596:	aa 87       	std	Y+10, r26	; 0x0a
    2598:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    259a:	68 85       	ldd	r22, Y+8	; 0x08
    259c:	79 85       	ldd	r23, Y+9	; 0x09
    259e:	8a 85       	ldd	r24, Y+10	; 0x0a
    25a0:	9b 85       	ldd	r25, Y+11	; 0x0b
    25a2:	20 e0       	ldi	r18, 0x00	; 0
    25a4:	30 e0       	ldi	r19, 0x00	; 0
    25a6:	40 e8       	ldi	r20, 0x80	; 128
    25a8:	5f e3       	ldi	r21, 0x3F	; 63
    25aa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    25ae:	88 23       	and	r24, r24
    25b0:	2c f4       	brge	.+10     	; 0x25bc <lcd_set_specialcharc+0x296>
		__ticks = 1;
    25b2:	81 e0       	ldi	r24, 0x01	; 1
    25b4:	90 e0       	ldi	r25, 0x00	; 0
    25b6:	9f 83       	std	Y+7, r25	; 0x07
    25b8:	8e 83       	std	Y+6, r24	; 0x06
    25ba:	3f c0       	rjmp	.+126    	; 0x263a <lcd_set_specialcharc+0x314>
	else if (__tmp > 65535)
    25bc:	68 85       	ldd	r22, Y+8	; 0x08
    25be:	79 85       	ldd	r23, Y+9	; 0x09
    25c0:	8a 85       	ldd	r24, Y+10	; 0x0a
    25c2:	9b 85       	ldd	r25, Y+11	; 0x0b
    25c4:	20 e0       	ldi	r18, 0x00	; 0
    25c6:	3f ef       	ldi	r19, 0xFF	; 255
    25c8:	4f e7       	ldi	r20, 0x7F	; 127
    25ca:	57 e4       	ldi	r21, 0x47	; 71
    25cc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25d0:	18 16       	cp	r1, r24
    25d2:	4c f5       	brge	.+82     	; 0x2626 <lcd_set_specialcharc+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25d4:	6c 85       	ldd	r22, Y+12	; 0x0c
    25d6:	7d 85       	ldd	r23, Y+13	; 0x0d
    25d8:	8e 85       	ldd	r24, Y+14	; 0x0e
    25da:	9f 85       	ldd	r25, Y+15	; 0x0f
    25dc:	20 e0       	ldi	r18, 0x00	; 0
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	40 e2       	ldi	r20, 0x20	; 32
    25e2:	51 e4       	ldi	r21, 0x41	; 65
    25e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25e8:	dc 01       	movw	r26, r24
    25ea:	cb 01       	movw	r24, r22
    25ec:	bc 01       	movw	r22, r24
    25ee:	cd 01       	movw	r24, r26
    25f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25f4:	dc 01       	movw	r26, r24
    25f6:	cb 01       	movw	r24, r22
    25f8:	9f 83       	std	Y+7, r25	; 0x07
    25fa:	8e 83       	std	Y+6, r24	; 0x06
    25fc:	0f c0       	rjmp	.+30     	; 0x261c <lcd_set_specialcharc+0x2f6>
    25fe:	88 ec       	ldi	r24, 0xC8	; 200
    2600:	90 e0       	ldi	r25, 0x00	; 0
    2602:	9d 83       	std	Y+5, r25	; 0x05
    2604:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2606:	8c 81       	ldd	r24, Y+4	; 0x04
    2608:	9d 81       	ldd	r25, Y+5	; 0x05
    260a:	01 97       	sbiw	r24, 0x01	; 1
    260c:	f1 f7       	brne	.-4      	; 0x260a <lcd_set_specialcharc+0x2e4>
    260e:	9d 83       	std	Y+5, r25	; 0x05
    2610:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2612:	8e 81       	ldd	r24, Y+6	; 0x06
    2614:	9f 81       	ldd	r25, Y+7	; 0x07
    2616:	01 97       	sbiw	r24, 0x01	; 1
    2618:	9f 83       	std	Y+7, r25	; 0x07
    261a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    261c:	8e 81       	ldd	r24, Y+6	; 0x06
    261e:	9f 81       	ldd	r25, Y+7	; 0x07
    2620:	00 97       	sbiw	r24, 0x00	; 0
    2622:	69 f7       	brne	.-38     	; 0x25fe <lcd_set_specialcharc+0x2d8>
    2624:	24 c0       	rjmp	.+72     	; 0x266e <lcd_set_specialcharc+0x348>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2626:	68 85       	ldd	r22, Y+8	; 0x08
    2628:	79 85       	ldd	r23, Y+9	; 0x09
    262a:	8a 85       	ldd	r24, Y+10	; 0x0a
    262c:	9b 85       	ldd	r25, Y+11	; 0x0b
    262e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2632:	dc 01       	movw	r26, r24
    2634:	cb 01       	movw	r24, r22
    2636:	9f 83       	std	Y+7, r25	; 0x07
    2638:	8e 83       	std	Y+6, r24	; 0x06
    263a:	8e 81       	ldd	r24, Y+6	; 0x06
    263c:	9f 81       	ldd	r25, Y+7	; 0x07
    263e:	9b 83       	std	Y+3, r25	; 0x03
    2640:	8a 83       	std	Y+2, r24	; 0x02
    2642:	8a 81       	ldd	r24, Y+2	; 0x02
    2644:	9b 81       	ldd	r25, Y+3	; 0x03
    2646:	01 97       	sbiw	r24, 0x01	; 1
    2648:	f1 f7       	brne	.-4      	; 0x2646 <lcd_set_specialcharc+0x320>
    264a:	9b 83       	std	Y+3, r25	; 0x03
    264c:	8a 83       	std	Y+2, r24	; 0x02
    264e:	0f c0       	rjmp	.+30     	; 0x266e <lcd_set_specialcharc+0x348>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2650:	69 89       	ldd	r22, Y+17	; 0x11
    2652:	7a 89       	ldd	r23, Y+18	; 0x12
    2654:	8b 89       	ldd	r24, Y+19	; 0x13
    2656:	9c 89       	ldd	r25, Y+20	; 0x14
    2658:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    265c:	dc 01       	movw	r26, r24
    265e:	cb 01       	movw	r24, r22
    2660:	88 8b       	std	Y+16, r24	; 0x10
    2662:	88 89       	ldd	r24, Y+16	; 0x10
    2664:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2666:	89 81       	ldd	r24, Y+1	; 0x01
    2668:	8a 95       	dec	r24
    266a:	f1 f7       	brne	.-4      	; 0x2668 <lcd_set_specialcharc+0x342>
    266c:	89 83       	std	Y+1, r24	; 0x01
void lcd_set_specialcharc(uint8_t arr[], uint8_t block_num)
{
    uint8_t address = block_num * 8;
    lcd_send_cmd(0b01000000 | address);
    _delay_us(30);
    for(uint8_t i = 0; i < 8; i++)
    266e:	89 a9       	ldd	r24, Y+49	; 0x31
    2670:	8f 5f       	subi	r24, 0xFF	; 255
    2672:	89 ab       	std	Y+49, r24	; 0x31
    2674:	89 a9       	ldd	r24, Y+49	; 0x31
    2676:	88 30       	cpi	r24, 0x08	; 8
    2678:	08 f4       	brcc	.+2      	; 0x267c <lcd_set_specialcharc+0x356>
    267a:	30 cf       	rjmp	.-416    	; 0x24dc <lcd_set_specialcharc+0x1b6>
    {
        lcd_send_data(arr[i]);
        _delay_us(30);
    }
}
    267c:	e5 96       	adiw	r28, 0x35	; 53
    267e:	0f b6       	in	r0, 0x3f	; 63
    2680:	f8 94       	cli
    2682:	de bf       	out	0x3e, r29	; 62
    2684:	0f be       	out	0x3f, r0	; 63
    2686:	cd bf       	out	0x3d, r28	; 61
    2688:	cf 91       	pop	r28
    268a:	df 91       	pop	r29
    268c:	08 95       	ret

0000268e <lcd_send_specialcharc>:
void lcd_send_specialcharc(uint8_t block_num, uint8_t x, uint8_t y)
{
    268e:	df 93       	push	r29
    2690:	cf 93       	push	r28
    2692:	00 d0       	rcall	.+0      	; 0x2694 <lcd_send_specialcharc+0x6>
    2694:	0f 92       	push	r0
    2696:	cd b7       	in	r28, 0x3d	; 61
    2698:	de b7       	in	r29, 0x3e	; 62
    269a:	89 83       	std	Y+1, r24	; 0x01
    269c:	6a 83       	std	Y+2, r22	; 0x02
    269e:	4b 83       	std	Y+3, r20	; 0x03
    lcd_set_curser(x,y);
    26a0:	8a 81       	ldd	r24, Y+2	; 0x02
    26a2:	6b 81       	ldd	r22, Y+3	; 0x03
    26a4:	0e 94 79 11 	call	0x22f2	; 0x22f2 <lcd_set_curser>
    lcd_send_data(block_num);
    26a8:	89 81       	ldd	r24, Y+1	; 0x01
    26aa:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
}
    26ae:	0f 90       	pop	r0
    26b0:	0f 90       	pop	r0
    26b2:	0f 90       	pop	r0
    26b4:	cf 91       	pop	r28
    26b6:	df 91       	pop	r29
    26b8:	08 95       	ret

000026ba <keypad_init>:
 #include <util/delay.h>



 void keypad_init ()
 {
    26ba:	df 93       	push	r29
    26bc:	cf 93       	push	r28
    26be:	cd b7       	in	r28, 0x3d	; 61
    26c0:	de b7       	in	r29, 0x3e	; 62
    26c2:	6e 97       	sbiw	r28, 0x1e	; 30
    26c4:	0f b6       	in	r0, 0x3f	; 63
    26c6:	f8 94       	cli
    26c8:	de bf       	out	0x3e, r29	; 62
    26ca:	0f be       	out	0x3f, r0	; 63
    26cc:	cd bf       	out	0x3d, r28	; 61

	porting_t raw_arr [KEYPAD_RAW_NUM] = KEYPAD_RAW_ARR_VALUE;
    26ce:	ce 01       	movw	r24, r28
    26d0:	05 96       	adiw	r24, 0x05	; 5
    26d2:	9e 8b       	std	Y+22, r25	; 0x16
    26d4:	8d 8b       	std	Y+21, r24	; 0x15
    26d6:	e4 e7       	ldi	r30, 0x74	; 116
    26d8:	f1 e0       	ldi	r31, 0x01	; 1
    26da:	f8 8f       	std	Y+24, r31	; 0x18
    26dc:	ef 8b       	std	Y+23, r30	; 0x17
    26de:	f8 e0       	ldi	r31, 0x08	; 8
    26e0:	f9 8f       	std	Y+25, r31	; 0x19
    26e2:	ef 89       	ldd	r30, Y+23	; 0x17
    26e4:	f8 8d       	ldd	r31, Y+24	; 0x18
    26e6:	00 80       	ld	r0, Z
    26e8:	8f 89       	ldd	r24, Y+23	; 0x17
    26ea:	98 8d       	ldd	r25, Y+24	; 0x18
    26ec:	01 96       	adiw	r24, 0x01	; 1
    26ee:	98 8f       	std	Y+24, r25	; 0x18
    26f0:	8f 8b       	std	Y+23, r24	; 0x17
    26f2:	ed 89       	ldd	r30, Y+21	; 0x15
    26f4:	fe 89       	ldd	r31, Y+22	; 0x16
    26f6:	00 82       	st	Z, r0
    26f8:	8d 89       	ldd	r24, Y+21	; 0x15
    26fa:	9e 89       	ldd	r25, Y+22	; 0x16
    26fc:	01 96       	adiw	r24, 0x01	; 1
    26fe:	9e 8b       	std	Y+22, r25	; 0x16
    2700:	8d 8b       	std	Y+21, r24	; 0x15
    2702:	99 8d       	ldd	r25, Y+25	; 0x19
    2704:	91 50       	subi	r25, 0x01	; 1
    2706:	99 8f       	std	Y+25, r25	; 0x19
    2708:	e9 8d       	ldd	r30, Y+25	; 0x19
    270a:	ee 23       	and	r30, r30
    270c:	51 f7       	brne	.-44     	; 0x26e2 <keypad_init+0x28>
	porting_t column_arr [KEYPAD_COLUMN_NUM] = KEYPAD_COL_ARR_VALUE;
    270e:	ce 01       	movw	r24, r28
    2710:	0d 96       	adiw	r24, 0x0d	; 13
    2712:	9b 8f       	std	Y+27, r25	; 0x1b
    2714:	8a 8f       	std	Y+26, r24	; 0x1a
    2716:	ec e6       	ldi	r30, 0x6C	; 108
    2718:	f1 e0       	ldi	r31, 0x01	; 1
    271a:	fd 8f       	std	Y+29, r31	; 0x1d
    271c:	ec 8f       	std	Y+28, r30	; 0x1c
    271e:	f8 e0       	ldi	r31, 0x08	; 8
    2720:	fe 8f       	std	Y+30, r31	; 0x1e
    2722:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2724:	fd 8d       	ldd	r31, Y+29	; 0x1d
    2726:	00 80       	ld	r0, Z
    2728:	8c 8d       	ldd	r24, Y+28	; 0x1c
    272a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    272c:	01 96       	adiw	r24, 0x01	; 1
    272e:	9d 8f       	std	Y+29, r25	; 0x1d
    2730:	8c 8f       	std	Y+28, r24	; 0x1c
    2732:	ea 8d       	ldd	r30, Y+26	; 0x1a
    2734:	fb 8d       	ldd	r31, Y+27	; 0x1b
    2736:	00 82       	st	Z, r0
    2738:	8a 8d       	ldd	r24, Y+26	; 0x1a
    273a:	9b 8d       	ldd	r25, Y+27	; 0x1b
    273c:	01 96       	adiw	r24, 0x01	; 1
    273e:	9b 8f       	std	Y+27, r25	; 0x1b
    2740:	8a 8f       	std	Y+26, r24	; 0x1a
    2742:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2744:	91 50       	subi	r25, 0x01	; 1
    2746:	9e 8f       	std	Y+30, r25	; 0x1e
    2748:	ee 8d       	ldd	r30, Y+30	; 0x1e
    274a:	ee 23       	and	r30, r30
    274c:	51 f7       	brne	.-44     	; 0x2722 <keypad_init+0x68>

	for (int i = 0 ; i < KEYPAD_RAW_NUM ; i++)
    274e:	1c 82       	std	Y+4, r1	; 0x04
    2750:	1b 82       	std	Y+3, r1	; 0x03
    2752:	22 c0       	rjmp	.+68     	; 0x2798 <keypad_init+0xde>
	{
		dio_set_direction(raw_arr[i].port,raw_arr[i].pin,INPUT);
    2754:	8b 81       	ldd	r24, Y+3	; 0x03
    2756:	9c 81       	ldd	r25, Y+4	; 0x04
    2758:	9c 01       	movw	r18, r24
    275a:	22 0f       	add	r18, r18
    275c:	33 1f       	adc	r19, r19
    275e:	ce 01       	movw	r24, r28
    2760:	01 96       	adiw	r24, 0x01	; 1
    2762:	82 0f       	add	r24, r18
    2764:	93 1f       	adc	r25, r19
    2766:	fc 01       	movw	r30, r24
    2768:	34 96       	adiw	r30, 0x04	; 4
    276a:	40 81       	ld	r20, Z
    276c:	8b 81       	ldd	r24, Y+3	; 0x03
    276e:	9c 81       	ldd	r25, Y+4	; 0x04
    2770:	9c 01       	movw	r18, r24
    2772:	22 0f       	add	r18, r18
    2774:	33 1f       	adc	r19, r19
    2776:	ce 01       	movw	r24, r28
    2778:	01 96       	adiw	r24, 0x01	; 1
    277a:	82 0f       	add	r24, r18
    277c:	93 1f       	adc	r25, r19
    277e:	fc 01       	movw	r30, r24
    2780:	35 96       	adiw	r30, 0x05	; 5
    2782:	90 81       	ld	r25, Z
    2784:	84 2f       	mov	r24, r20
    2786:	69 2f       	mov	r22, r25
    2788:	40 e0       	ldi	r20, 0x00	; 0
    278a:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
 {

	porting_t raw_arr [KEYPAD_RAW_NUM] = KEYPAD_RAW_ARR_VALUE;
	porting_t column_arr [KEYPAD_COLUMN_NUM] = KEYPAD_COL_ARR_VALUE;

	for (int i = 0 ; i < KEYPAD_RAW_NUM ; i++)
    278e:	8b 81       	ldd	r24, Y+3	; 0x03
    2790:	9c 81       	ldd	r25, Y+4	; 0x04
    2792:	01 96       	adiw	r24, 0x01	; 1
    2794:	9c 83       	std	Y+4, r25	; 0x04
    2796:	8b 83       	std	Y+3, r24	; 0x03
    2798:	8b 81       	ldd	r24, Y+3	; 0x03
    279a:	9c 81       	ldd	r25, Y+4	; 0x04
    279c:	84 30       	cpi	r24, 0x04	; 4
    279e:	91 05       	cpc	r25, r1
    27a0:	cc f2       	brlt	.-78     	; 0x2754 <keypad_init+0x9a>
		dio_set_direction(raw_arr[i].port,raw_arr[i].pin,INPUT);
	}



	for (int i =0 ; i < KEYPAD_COLUMN_NUM ; i++)
    27a2:	1a 82       	std	Y+2, r1	; 0x02
    27a4:	19 82       	std	Y+1, r1	; 0x01
    27a6:	22 c0       	rjmp	.+68     	; 0x27ec <keypad_init+0x132>
	{
		dio_set_direction(raw_arr[i].port,column_arr[i].pin,OUTPUT);
    27a8:	89 81       	ldd	r24, Y+1	; 0x01
    27aa:	9a 81       	ldd	r25, Y+2	; 0x02
    27ac:	9c 01       	movw	r18, r24
    27ae:	22 0f       	add	r18, r18
    27b0:	33 1f       	adc	r19, r19
    27b2:	ce 01       	movw	r24, r28
    27b4:	01 96       	adiw	r24, 0x01	; 1
    27b6:	82 0f       	add	r24, r18
    27b8:	93 1f       	adc	r25, r19
    27ba:	fc 01       	movw	r30, r24
    27bc:	34 96       	adiw	r30, 0x04	; 4
    27be:	40 81       	ld	r20, Z
    27c0:	89 81       	ldd	r24, Y+1	; 0x01
    27c2:	9a 81       	ldd	r25, Y+2	; 0x02
    27c4:	9c 01       	movw	r18, r24
    27c6:	22 0f       	add	r18, r18
    27c8:	33 1f       	adc	r19, r19
    27ca:	ce 01       	movw	r24, r28
    27cc:	01 96       	adiw	r24, 0x01	; 1
    27ce:	82 0f       	add	r24, r18
    27d0:	93 1f       	adc	r25, r19
    27d2:	fc 01       	movw	r30, r24
    27d4:	3d 96       	adiw	r30, 0x0d	; 13
    27d6:	90 81       	ld	r25, Z
    27d8:	84 2f       	mov	r24, r20
    27da:	69 2f       	mov	r22, r25
    27dc:	41 e0       	ldi	r20, 0x01	; 1
    27de:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
		dio_set_direction(raw_arr[i].port,raw_arr[i].pin,INPUT);
	}



	for (int i =0 ; i < KEYPAD_COLUMN_NUM ; i++)
    27e2:	89 81       	ldd	r24, Y+1	; 0x01
    27e4:	9a 81       	ldd	r25, Y+2	; 0x02
    27e6:	01 96       	adiw	r24, 0x01	; 1
    27e8:	9a 83       	std	Y+2, r25	; 0x02
    27ea:	89 83       	std	Y+1, r24	; 0x01
    27ec:	89 81       	ldd	r24, Y+1	; 0x01
    27ee:	9a 81       	ldd	r25, Y+2	; 0x02
    27f0:	84 30       	cpi	r24, 0x04	; 4
    27f2:	91 05       	cpc	r25, r1
    27f4:	cc f2       	brlt	.-78     	; 0x27a8 <keypad_init+0xee>
	{
		dio_set_direction(raw_arr[i].port,column_arr[i].pin,OUTPUT);
	}

 }
    27f6:	6e 96       	adiw	r28, 0x1e	; 30
    27f8:	0f b6       	in	r0, 0x3f	; 63
    27fa:	f8 94       	cli
    27fc:	de bf       	out	0x3e, r29	; 62
    27fe:	0f be       	out	0x3f, r0	; 63
    2800:	cd bf       	out	0x3d, r28	; 61
    2802:	cf 91       	pop	r28
    2804:	df 91       	pop	r29
    2806:	08 95       	ret

00002808 <key_get_pressed_key>:

 uint8_t key_get_pressed_key()
 {
    2808:	df 93       	push	r29
    280a:	cf 93       	push	r28
    280c:	cd b7       	in	r28, 0x3d	; 61
    280e:	de b7       	in	r29, 0x3e	; 62
    2810:	cf 54       	subi	r28, 0x4F	; 79
    2812:	d0 40       	sbci	r29, 0x00	; 0
    2814:	0f b6       	in	r0, 0x3f	; 63
    2816:	f8 94       	cli
    2818:	de bf       	out	0x3e, r29	; 62
    281a:	0f be       	out	0x3f, r0	; 63
    281c:	cd bf       	out	0x3d, r28	; 61
	char keys[KEYPAD_RAW_NUM][KEYPAD_COLUMN_NUM] = KEYPAD_KEY_VALUES;
    281e:	ce 01       	movw	r24, r28
    2820:	80 96       	adiw	r24, 0x20	; 32
    2822:	23 96       	adiw	r28, 0x03	; 3
    2824:	9f af       	std	Y+63, r25	; 0x3f
    2826:	8e af       	std	Y+62, r24	; 0x3e
    2828:	23 97       	sbiw	r28, 0x03	; 3
    282a:	ec e8       	ldi	r30, 0x8C	; 140
    282c:	f1 e0       	ldi	r31, 0x01	; 1
    282e:	25 96       	adiw	r28, 0x05	; 5
    2830:	ff af       	std	Y+63, r31	; 0x3f
    2832:	ee af       	std	Y+62, r30	; 0x3e
    2834:	25 97       	sbiw	r28, 0x05	; 5
    2836:	f0 e1       	ldi	r31, 0x10	; 16
    2838:	26 96       	adiw	r28, 0x06	; 6
    283a:	ff af       	std	Y+63, r31	; 0x3f
    283c:	26 97       	sbiw	r28, 0x06	; 6
    283e:	25 96       	adiw	r28, 0x05	; 5
    2840:	ee ad       	ldd	r30, Y+62	; 0x3e
    2842:	ff ad       	ldd	r31, Y+63	; 0x3f
    2844:	25 97       	sbiw	r28, 0x05	; 5
    2846:	00 80       	ld	r0, Z
    2848:	25 96       	adiw	r28, 0x05	; 5
    284a:	8e ad       	ldd	r24, Y+62	; 0x3e
    284c:	9f ad       	ldd	r25, Y+63	; 0x3f
    284e:	25 97       	sbiw	r28, 0x05	; 5
    2850:	01 96       	adiw	r24, 0x01	; 1
    2852:	25 96       	adiw	r28, 0x05	; 5
    2854:	9f af       	std	Y+63, r25	; 0x3f
    2856:	8e af       	std	Y+62, r24	; 0x3e
    2858:	25 97       	sbiw	r28, 0x05	; 5
    285a:	23 96       	adiw	r28, 0x03	; 3
    285c:	ee ad       	ldd	r30, Y+62	; 0x3e
    285e:	ff ad       	ldd	r31, Y+63	; 0x3f
    2860:	23 97       	sbiw	r28, 0x03	; 3
    2862:	00 82       	st	Z, r0
    2864:	23 96       	adiw	r28, 0x03	; 3
    2866:	8e ad       	ldd	r24, Y+62	; 0x3e
    2868:	9f ad       	ldd	r25, Y+63	; 0x3f
    286a:	23 97       	sbiw	r28, 0x03	; 3
    286c:	01 96       	adiw	r24, 0x01	; 1
    286e:	23 96       	adiw	r28, 0x03	; 3
    2870:	9f af       	std	Y+63, r25	; 0x3f
    2872:	8e af       	std	Y+62, r24	; 0x3e
    2874:	23 97       	sbiw	r28, 0x03	; 3
    2876:	26 96       	adiw	r28, 0x06	; 6
    2878:	9f ad       	ldd	r25, Y+63	; 0x3f
    287a:	26 97       	sbiw	r28, 0x06	; 6
    287c:	91 50       	subi	r25, 0x01	; 1
    287e:	26 96       	adiw	r28, 0x06	; 6
    2880:	9f af       	std	Y+63, r25	; 0x3f
    2882:	26 97       	sbiw	r28, 0x06	; 6
    2884:	26 96       	adiw	r28, 0x06	; 6
    2886:	ef ad       	ldd	r30, Y+63	; 0x3f
    2888:	26 97       	sbiw	r28, 0x06	; 6
    288a:	ee 23       	and	r30, r30
    288c:	c1 f6       	brne	.-80     	; 0x283e <key_get_pressed_key+0x36>

	porting_t row_arr[KEYPAD_RAW_NUM] = KEYPAD_RAW_ARR_VALUE;
    288e:	ce 01       	movw	r24, r28
    2890:	c0 96       	adiw	r24, 0x30	; 48
    2892:	28 96       	adiw	r28, 0x08	; 8
    2894:	9f af       	std	Y+63, r25	; 0x3f
    2896:	8e af       	std	Y+62, r24	; 0x3e
    2898:	28 97       	sbiw	r28, 0x08	; 8
    289a:	e4 e8       	ldi	r30, 0x84	; 132
    289c:	f1 e0       	ldi	r31, 0x01	; 1
    289e:	2a 96       	adiw	r28, 0x0a	; 10
    28a0:	ff af       	std	Y+63, r31	; 0x3f
    28a2:	ee af       	std	Y+62, r30	; 0x3e
    28a4:	2a 97       	sbiw	r28, 0x0a	; 10
    28a6:	f8 e0       	ldi	r31, 0x08	; 8
    28a8:	2b 96       	adiw	r28, 0x0b	; 11
    28aa:	ff af       	std	Y+63, r31	; 0x3f
    28ac:	2b 97       	sbiw	r28, 0x0b	; 11
    28ae:	2a 96       	adiw	r28, 0x0a	; 10
    28b0:	ee ad       	ldd	r30, Y+62	; 0x3e
    28b2:	ff ad       	ldd	r31, Y+63	; 0x3f
    28b4:	2a 97       	sbiw	r28, 0x0a	; 10
    28b6:	00 80       	ld	r0, Z
    28b8:	2a 96       	adiw	r28, 0x0a	; 10
    28ba:	8e ad       	ldd	r24, Y+62	; 0x3e
    28bc:	9f ad       	ldd	r25, Y+63	; 0x3f
    28be:	2a 97       	sbiw	r28, 0x0a	; 10
    28c0:	01 96       	adiw	r24, 0x01	; 1
    28c2:	2a 96       	adiw	r28, 0x0a	; 10
    28c4:	9f af       	std	Y+63, r25	; 0x3f
    28c6:	8e af       	std	Y+62, r24	; 0x3e
    28c8:	2a 97       	sbiw	r28, 0x0a	; 10
    28ca:	28 96       	adiw	r28, 0x08	; 8
    28cc:	ee ad       	ldd	r30, Y+62	; 0x3e
    28ce:	ff ad       	ldd	r31, Y+63	; 0x3f
    28d0:	28 97       	sbiw	r28, 0x08	; 8
    28d2:	00 82       	st	Z, r0
    28d4:	28 96       	adiw	r28, 0x08	; 8
    28d6:	8e ad       	ldd	r24, Y+62	; 0x3e
    28d8:	9f ad       	ldd	r25, Y+63	; 0x3f
    28da:	28 97       	sbiw	r28, 0x08	; 8
    28dc:	01 96       	adiw	r24, 0x01	; 1
    28de:	28 96       	adiw	r28, 0x08	; 8
    28e0:	9f af       	std	Y+63, r25	; 0x3f
    28e2:	8e af       	std	Y+62, r24	; 0x3e
    28e4:	28 97       	sbiw	r28, 0x08	; 8
    28e6:	2b 96       	adiw	r28, 0x0b	; 11
    28e8:	9f ad       	ldd	r25, Y+63	; 0x3f
    28ea:	2b 97       	sbiw	r28, 0x0b	; 11
    28ec:	91 50       	subi	r25, 0x01	; 1
    28ee:	2b 96       	adiw	r28, 0x0b	; 11
    28f0:	9f af       	std	Y+63, r25	; 0x3f
    28f2:	2b 97       	sbiw	r28, 0x0b	; 11
    28f4:	2b 96       	adiw	r28, 0x0b	; 11
    28f6:	ef ad       	ldd	r30, Y+63	; 0x3f
    28f8:	2b 97       	sbiw	r28, 0x0b	; 11
    28fa:	ee 23       	and	r30, r30
    28fc:	c1 f6       	brne	.-80     	; 0x28ae <key_get_pressed_key+0xa6>
	porting_t col_arr[KEYPAD_COLUMN_NUM] = KEYPAD_COL_ARR_VALUE;
    28fe:	ce 01       	movw	r24, r28
    2900:	c8 96       	adiw	r24, 0x38	; 56
    2902:	2d 96       	adiw	r28, 0x0d	; 13
    2904:	9f af       	std	Y+63, r25	; 0x3f
    2906:	8e af       	std	Y+62, r24	; 0x3e
    2908:	2d 97       	sbiw	r28, 0x0d	; 13
    290a:	ec e7       	ldi	r30, 0x7C	; 124
    290c:	f1 e0       	ldi	r31, 0x01	; 1
    290e:	2f 96       	adiw	r28, 0x0f	; 15
    2910:	ff af       	std	Y+63, r31	; 0x3f
    2912:	ee af       	std	Y+62, r30	; 0x3e
    2914:	2f 97       	sbiw	r28, 0x0f	; 15
    2916:	f8 e0       	ldi	r31, 0x08	; 8
    2918:	60 96       	adiw	r28, 0x10	; 16
    291a:	ff af       	std	Y+63, r31	; 0x3f
    291c:	60 97       	sbiw	r28, 0x10	; 16
    291e:	2f 96       	adiw	r28, 0x0f	; 15
    2920:	ee ad       	ldd	r30, Y+62	; 0x3e
    2922:	ff ad       	ldd	r31, Y+63	; 0x3f
    2924:	2f 97       	sbiw	r28, 0x0f	; 15
    2926:	00 80       	ld	r0, Z
    2928:	2f 96       	adiw	r28, 0x0f	; 15
    292a:	8e ad       	ldd	r24, Y+62	; 0x3e
    292c:	9f ad       	ldd	r25, Y+63	; 0x3f
    292e:	2f 97       	sbiw	r28, 0x0f	; 15
    2930:	01 96       	adiw	r24, 0x01	; 1
    2932:	2f 96       	adiw	r28, 0x0f	; 15
    2934:	9f af       	std	Y+63, r25	; 0x3f
    2936:	8e af       	std	Y+62, r24	; 0x3e
    2938:	2f 97       	sbiw	r28, 0x0f	; 15
    293a:	2d 96       	adiw	r28, 0x0d	; 13
    293c:	ee ad       	ldd	r30, Y+62	; 0x3e
    293e:	ff ad       	ldd	r31, Y+63	; 0x3f
    2940:	2d 97       	sbiw	r28, 0x0d	; 13
    2942:	00 82       	st	Z, r0
    2944:	2d 96       	adiw	r28, 0x0d	; 13
    2946:	8e ad       	ldd	r24, Y+62	; 0x3e
    2948:	9f ad       	ldd	r25, Y+63	; 0x3f
    294a:	2d 97       	sbiw	r28, 0x0d	; 13
    294c:	01 96       	adiw	r24, 0x01	; 1
    294e:	2d 96       	adiw	r28, 0x0d	; 13
    2950:	9f af       	std	Y+63, r25	; 0x3f
    2952:	8e af       	std	Y+62, r24	; 0x3e
    2954:	2d 97       	sbiw	r28, 0x0d	; 13
    2956:	60 96       	adiw	r28, 0x10	; 16
    2958:	9f ad       	ldd	r25, Y+63	; 0x3f
    295a:	60 97       	sbiw	r28, 0x10	; 16
    295c:	91 50       	subi	r25, 0x01	; 1
    295e:	60 96       	adiw	r28, 0x10	; 16
    2960:	9f af       	std	Y+63, r25	; 0x3f
    2962:	60 97       	sbiw	r28, 0x10	; 16
    2964:	60 96       	adiw	r28, 0x10	; 16
    2966:	ef ad       	ldd	r30, Y+63	; 0x3f
    2968:	60 97       	sbiw	r28, 0x10	; 16
    296a:	ee 23       	and	r30, r30
    296c:	c1 f6       	brne	.-80     	; 0x291e <key_get_pressed_key+0x116>

	//while(1)
	//{

	for(int8_t i = 0; i < KEYPAD_COLUMN_NUM; i++)
    296e:	1f 8e       	std	Y+31, r1	; 0x1f
    2970:	24 c0       	rjmp	.+72     	; 0x29ba <key_get_pressed_key+0x1b2>
	{
		dio_set_level(col_arr[i].port,col_arr[i].pin,HIGH);
    2972:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2974:	99 27       	eor	r25, r25
    2976:	87 fd       	sbrc	r24, 7
    2978:	90 95       	com	r25
    297a:	9c 01       	movw	r18, r24
    297c:	22 0f       	add	r18, r18
    297e:	33 1f       	adc	r19, r19
    2980:	ce 01       	movw	r24, r28
    2982:	01 96       	adiw	r24, 0x01	; 1
    2984:	82 0f       	add	r24, r18
    2986:	93 1f       	adc	r25, r19
    2988:	fc 01       	movw	r30, r24
    298a:	f7 96       	adiw	r30, 0x37	; 55
    298c:	40 81       	ld	r20, Z
    298e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2990:	99 27       	eor	r25, r25
    2992:	87 fd       	sbrc	r24, 7
    2994:	90 95       	com	r25
    2996:	9c 01       	movw	r18, r24
    2998:	22 0f       	add	r18, r18
    299a:	33 1f       	adc	r19, r19
    299c:	ce 01       	movw	r24, r28
    299e:	01 96       	adiw	r24, 0x01	; 1
    29a0:	82 0f       	add	r24, r18
    29a2:	93 1f       	adc	r25, r19
    29a4:	fc 01       	movw	r30, r24
    29a6:	f8 96       	adiw	r30, 0x38	; 56
    29a8:	90 81       	ld	r25, Z
    29aa:	84 2f       	mov	r24, r20
    29ac:	69 2f       	mov	r22, r25
    29ae:	41 e0       	ldi	r20, 0x01	; 1
    29b0:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
	porting_t col_arr[KEYPAD_COLUMN_NUM] = KEYPAD_COL_ARR_VALUE;

	//while(1)
	//{

	for(int8_t i = 0; i < KEYPAD_COLUMN_NUM; i++)
    29b4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    29b6:	8f 5f       	subi	r24, 0xFF	; 255
    29b8:	8f 8f       	std	Y+31, r24	; 0x1f
    29ba:	8f 8d       	ldd	r24, Y+31	; 0x1f
    29bc:	84 30       	cpi	r24, 0x04	; 4
    29be:	cc f2       	brlt	.-78     	; 0x2972 <key_get_pressed_key+0x16a>
	{
		dio_set_level(col_arr[i].port,col_arr[i].pin,HIGH);
	}


	for(uint8_t c = 0; c < KEYPAD_COLUMN_NUM; c++)
    29c0:	1e 8e       	std	Y+30, r1	; 0x1e
    29c2:	86 c1       	rjmp	.+780    	; 0x2cd0 <key_get_pressed_key+0x4c8>
	{
		dio_set_level(col_arr[c].port,col_arr[c].pin, LOW);
    29c4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    29c6:	88 2f       	mov	r24, r24
    29c8:	90 e0       	ldi	r25, 0x00	; 0
    29ca:	9c 01       	movw	r18, r24
    29cc:	22 0f       	add	r18, r18
    29ce:	33 1f       	adc	r19, r19
    29d0:	ce 01       	movw	r24, r28
    29d2:	01 96       	adiw	r24, 0x01	; 1
    29d4:	82 0f       	add	r24, r18
    29d6:	93 1f       	adc	r25, r19
    29d8:	fc 01       	movw	r30, r24
    29da:	f7 96       	adiw	r30, 0x37	; 55
    29dc:	40 81       	ld	r20, Z
    29de:	8e 8d       	ldd	r24, Y+30	; 0x1e
    29e0:	88 2f       	mov	r24, r24
    29e2:	90 e0       	ldi	r25, 0x00	; 0
    29e4:	9c 01       	movw	r18, r24
    29e6:	22 0f       	add	r18, r18
    29e8:	33 1f       	adc	r19, r19
    29ea:	ce 01       	movw	r24, r28
    29ec:	01 96       	adiw	r24, 0x01	; 1
    29ee:	82 0f       	add	r24, r18
    29f0:	93 1f       	adc	r25, r19
    29f2:	fc 01       	movw	r30, r24
    29f4:	f8 96       	adiw	r30, 0x38	; 56
    29f6:	90 81       	ld	r25, Z
    29f8:	84 2f       	mov	r24, r20
    29fa:	69 2f       	mov	r22, r25
    29fc:	40 e0       	ldi	r20, 0x00	; 0
    29fe:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>

		for(uint8_t i = 0; i < KEYPAD_RAW_NUM; i++)
    2a02:	1d 8e       	std	Y+29, r1	; 0x1d
    2a04:	3f c1       	rjmp	.+638    	; 0x2c84 <key_get_pressed_key+0x47c>
    2a06:	80 e0       	ldi	r24, 0x00	; 0
    2a08:	90 e0       	ldi	r25, 0x00	; 0
    2a0a:	a0 ea       	ldi	r26, 0xA0	; 160
    2a0c:	b0 e4       	ldi	r27, 0x40	; 64
    2a0e:	89 8f       	std	Y+25, r24	; 0x19
    2a10:	9a 8f       	std	Y+26, r25	; 0x1a
    2a12:	ab 8f       	std	Y+27, r26	; 0x1b
    2a14:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a16:	69 8d       	ldd	r22, Y+25	; 0x19
    2a18:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2a1a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2a1c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2a1e:	20 e0       	ldi	r18, 0x00	; 0
    2a20:	30 e0       	ldi	r19, 0x00	; 0
    2a22:	4a e7       	ldi	r20, 0x7A	; 122
    2a24:	53 e4       	ldi	r21, 0x43	; 67
    2a26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a2a:	dc 01       	movw	r26, r24
    2a2c:	cb 01       	movw	r24, r22
    2a2e:	8d 8b       	std	Y+21, r24	; 0x15
    2a30:	9e 8b       	std	Y+22, r25	; 0x16
    2a32:	af 8b       	std	Y+23, r26	; 0x17
    2a34:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2a36:	6d 89       	ldd	r22, Y+21	; 0x15
    2a38:	7e 89       	ldd	r23, Y+22	; 0x16
    2a3a:	8f 89       	ldd	r24, Y+23	; 0x17
    2a3c:	98 8d       	ldd	r25, Y+24	; 0x18
    2a3e:	20 e0       	ldi	r18, 0x00	; 0
    2a40:	30 e0       	ldi	r19, 0x00	; 0
    2a42:	40 e8       	ldi	r20, 0x80	; 128
    2a44:	5f e3       	ldi	r21, 0x3F	; 63
    2a46:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a4a:	88 23       	and	r24, r24
    2a4c:	2c f4       	brge	.+10     	; 0x2a58 <key_get_pressed_key+0x250>
		__ticks = 1;
    2a4e:	81 e0       	ldi	r24, 0x01	; 1
    2a50:	90 e0       	ldi	r25, 0x00	; 0
    2a52:	9c 8b       	std	Y+20, r25	; 0x14
    2a54:	8b 8b       	std	Y+19, r24	; 0x13
    2a56:	3f c0       	rjmp	.+126    	; 0x2ad6 <key_get_pressed_key+0x2ce>
	else if (__tmp > 65535)
    2a58:	6d 89       	ldd	r22, Y+21	; 0x15
    2a5a:	7e 89       	ldd	r23, Y+22	; 0x16
    2a5c:	8f 89       	ldd	r24, Y+23	; 0x17
    2a5e:	98 8d       	ldd	r25, Y+24	; 0x18
    2a60:	20 e0       	ldi	r18, 0x00	; 0
    2a62:	3f ef       	ldi	r19, 0xFF	; 255
    2a64:	4f e7       	ldi	r20, 0x7F	; 127
    2a66:	57 e4       	ldi	r21, 0x47	; 71
    2a68:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2a6c:	18 16       	cp	r1, r24
    2a6e:	4c f5       	brge	.+82     	; 0x2ac2 <key_get_pressed_key+0x2ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a70:	69 8d       	ldd	r22, Y+25	; 0x19
    2a72:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2a74:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2a76:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2a78:	20 e0       	ldi	r18, 0x00	; 0
    2a7a:	30 e0       	ldi	r19, 0x00	; 0
    2a7c:	40 e2       	ldi	r20, 0x20	; 32
    2a7e:	51 e4       	ldi	r21, 0x41	; 65
    2a80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a84:	dc 01       	movw	r26, r24
    2a86:	cb 01       	movw	r24, r22
    2a88:	bc 01       	movw	r22, r24
    2a8a:	cd 01       	movw	r24, r26
    2a8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a90:	dc 01       	movw	r26, r24
    2a92:	cb 01       	movw	r24, r22
    2a94:	9c 8b       	std	Y+20, r25	; 0x14
    2a96:	8b 8b       	std	Y+19, r24	; 0x13
    2a98:	0f c0       	rjmp	.+30     	; 0x2ab8 <key_get_pressed_key+0x2b0>
    2a9a:	89 e1       	ldi	r24, 0x19	; 25
    2a9c:	90 e0       	ldi	r25, 0x00	; 0
    2a9e:	9a 8b       	std	Y+18, r25	; 0x12
    2aa0:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2aa2:	89 89       	ldd	r24, Y+17	; 0x11
    2aa4:	9a 89       	ldd	r25, Y+18	; 0x12
    2aa6:	01 97       	sbiw	r24, 0x01	; 1
    2aa8:	f1 f7       	brne	.-4      	; 0x2aa6 <key_get_pressed_key+0x29e>
    2aaa:	9a 8b       	std	Y+18, r25	; 0x12
    2aac:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2aae:	8b 89       	ldd	r24, Y+19	; 0x13
    2ab0:	9c 89       	ldd	r25, Y+20	; 0x14
    2ab2:	01 97       	sbiw	r24, 0x01	; 1
    2ab4:	9c 8b       	std	Y+20, r25	; 0x14
    2ab6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ab8:	8b 89       	ldd	r24, Y+19	; 0x13
    2aba:	9c 89       	ldd	r25, Y+20	; 0x14
    2abc:	00 97       	sbiw	r24, 0x00	; 0
    2abe:	69 f7       	brne	.-38     	; 0x2a9a <key_get_pressed_key+0x292>
    2ac0:	14 c0       	rjmp	.+40     	; 0x2aea <key_get_pressed_key+0x2e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ac2:	6d 89       	ldd	r22, Y+21	; 0x15
    2ac4:	7e 89       	ldd	r23, Y+22	; 0x16
    2ac6:	8f 89       	ldd	r24, Y+23	; 0x17
    2ac8:	98 8d       	ldd	r25, Y+24	; 0x18
    2aca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ace:	dc 01       	movw	r26, r24
    2ad0:	cb 01       	movw	r24, r22
    2ad2:	9c 8b       	std	Y+20, r25	; 0x14
    2ad4:	8b 8b       	std	Y+19, r24	; 0x13
    2ad6:	8b 89       	ldd	r24, Y+19	; 0x13
    2ad8:	9c 89       	ldd	r25, Y+20	; 0x14
    2ada:	98 8b       	std	Y+16, r25	; 0x10
    2adc:	8f 87       	std	Y+15, r24	; 0x0f
    2ade:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ae0:	98 89       	ldd	r25, Y+16	; 0x10
    2ae2:	01 97       	sbiw	r24, 0x01	; 1
    2ae4:	f1 f7       	brne	.-4      	; 0x2ae2 <key_get_pressed_key+0x2da>
    2ae6:	98 8b       	std	Y+16, r25	; 0x10
    2ae8:	8f 87       	std	Y+15, r24	; 0x0f
		{
			_delay_ms(5);

			if(dio_get_level(row_arr[i].port,row_arr[i].pin) == LOW)
    2aea:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2aec:	88 2f       	mov	r24, r24
    2aee:	90 e0       	ldi	r25, 0x00	; 0
    2af0:	9c 01       	movw	r18, r24
    2af2:	22 0f       	add	r18, r18
    2af4:	33 1f       	adc	r19, r19
    2af6:	ce 01       	movw	r24, r28
    2af8:	01 96       	adiw	r24, 0x01	; 1
    2afa:	82 0f       	add	r24, r18
    2afc:	93 1f       	adc	r25, r19
    2afe:	fc 01       	movw	r30, r24
    2b00:	bf 96       	adiw	r30, 0x2f	; 47
    2b02:	40 81       	ld	r20, Z
    2b04:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2b06:	88 2f       	mov	r24, r24
    2b08:	90 e0       	ldi	r25, 0x00	; 0
    2b0a:	9c 01       	movw	r18, r24
    2b0c:	22 0f       	add	r18, r18
    2b0e:	33 1f       	adc	r19, r19
    2b10:	ce 01       	movw	r24, r28
    2b12:	01 96       	adiw	r24, 0x01	; 1
    2b14:	82 0f       	add	r24, r18
    2b16:	93 1f       	adc	r25, r19
    2b18:	fc 01       	movw	r30, r24
    2b1a:	f0 96       	adiw	r30, 0x30	; 48
    2b1c:	90 81       	ld	r25, Z
    2b1e:	84 2f       	mov	r24, r20
    2b20:	69 2f       	mov	r22, r25
    2b22:	0e 94 fd 18 	call	0x31fa	; 0x31fa <dio_get_level>
    2b26:	88 23       	and	r24, r24
    2b28:	09 f0       	breq	.+2      	; 0x2b2c <key_get_pressed_key+0x324>
    2b2a:	a9 c0       	rjmp	.+338    	; 0x2c7e <key_get_pressed_key+0x476>
    2b2c:	80 e0       	ldi	r24, 0x00	; 0
    2b2e:	90 e0       	ldi	r25, 0x00	; 0
    2b30:	a0 e4       	ldi	r26, 0x40	; 64
    2b32:	b0 e4       	ldi	r27, 0x40	; 64
    2b34:	8b 87       	std	Y+11, r24	; 0x0b
    2b36:	9c 87       	std	Y+12, r25	; 0x0c
    2b38:	ad 87       	std	Y+13, r26	; 0x0d
    2b3a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b40:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b42:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b44:	20 e0       	ldi	r18, 0x00	; 0
    2b46:	30 e0       	ldi	r19, 0x00	; 0
    2b48:	4a e7       	ldi	r20, 0x7A	; 122
    2b4a:	53 e4       	ldi	r21, 0x43	; 67
    2b4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b50:	dc 01       	movw	r26, r24
    2b52:	cb 01       	movw	r24, r22
    2b54:	8f 83       	std	Y+7, r24	; 0x07
    2b56:	98 87       	std	Y+8, r25	; 0x08
    2b58:	a9 87       	std	Y+9, r26	; 0x09
    2b5a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b5c:	6f 81       	ldd	r22, Y+7	; 0x07
    2b5e:	78 85       	ldd	r23, Y+8	; 0x08
    2b60:	89 85       	ldd	r24, Y+9	; 0x09
    2b62:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b64:	20 e0       	ldi	r18, 0x00	; 0
    2b66:	30 e0       	ldi	r19, 0x00	; 0
    2b68:	40 e8       	ldi	r20, 0x80	; 128
    2b6a:	5f e3       	ldi	r21, 0x3F	; 63
    2b6c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b70:	88 23       	and	r24, r24
    2b72:	2c f4       	brge	.+10     	; 0x2b7e <key_get_pressed_key+0x376>
		__ticks = 1;
    2b74:	81 e0       	ldi	r24, 0x01	; 1
    2b76:	90 e0       	ldi	r25, 0x00	; 0
    2b78:	9e 83       	std	Y+6, r25	; 0x06
    2b7a:	8d 83       	std	Y+5, r24	; 0x05
    2b7c:	3f c0       	rjmp	.+126    	; 0x2bfc <key_get_pressed_key+0x3f4>
	else if (__tmp > 65535)
    2b7e:	6f 81       	ldd	r22, Y+7	; 0x07
    2b80:	78 85       	ldd	r23, Y+8	; 0x08
    2b82:	89 85       	ldd	r24, Y+9	; 0x09
    2b84:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b86:	20 e0       	ldi	r18, 0x00	; 0
    2b88:	3f ef       	ldi	r19, 0xFF	; 255
    2b8a:	4f e7       	ldi	r20, 0x7F	; 127
    2b8c:	57 e4       	ldi	r21, 0x47	; 71
    2b8e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b92:	18 16       	cp	r1, r24
    2b94:	4c f5       	brge	.+82     	; 0x2be8 <key_get_pressed_key+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b96:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b98:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b9e:	20 e0       	ldi	r18, 0x00	; 0
    2ba0:	30 e0       	ldi	r19, 0x00	; 0
    2ba2:	40 e2       	ldi	r20, 0x20	; 32
    2ba4:	51 e4       	ldi	r21, 0x41	; 65
    2ba6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2baa:	dc 01       	movw	r26, r24
    2bac:	cb 01       	movw	r24, r22
    2bae:	bc 01       	movw	r22, r24
    2bb0:	cd 01       	movw	r24, r26
    2bb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bb6:	dc 01       	movw	r26, r24
    2bb8:	cb 01       	movw	r24, r22
    2bba:	9e 83       	std	Y+6, r25	; 0x06
    2bbc:	8d 83       	std	Y+5, r24	; 0x05
    2bbe:	0f c0       	rjmp	.+30     	; 0x2bde <key_get_pressed_key+0x3d6>
    2bc0:	89 e1       	ldi	r24, 0x19	; 25
    2bc2:	90 e0       	ldi	r25, 0x00	; 0
    2bc4:	9c 83       	std	Y+4, r25	; 0x04
    2bc6:	8b 83       	std	Y+3, r24	; 0x03
    2bc8:	8b 81       	ldd	r24, Y+3	; 0x03
    2bca:	9c 81       	ldd	r25, Y+4	; 0x04
    2bcc:	01 97       	sbiw	r24, 0x01	; 1
    2bce:	f1 f7       	brne	.-4      	; 0x2bcc <key_get_pressed_key+0x3c4>
    2bd0:	9c 83       	std	Y+4, r25	; 0x04
    2bd2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bd4:	8d 81       	ldd	r24, Y+5	; 0x05
    2bd6:	9e 81       	ldd	r25, Y+6	; 0x06
    2bd8:	01 97       	sbiw	r24, 0x01	; 1
    2bda:	9e 83       	std	Y+6, r25	; 0x06
    2bdc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bde:	8d 81       	ldd	r24, Y+5	; 0x05
    2be0:	9e 81       	ldd	r25, Y+6	; 0x06
    2be2:	00 97       	sbiw	r24, 0x00	; 0
    2be4:	69 f7       	brne	.-38     	; 0x2bc0 <key_get_pressed_key+0x3b8>
    2be6:	14 c0       	rjmp	.+40     	; 0x2c10 <key_get_pressed_key+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2be8:	6f 81       	ldd	r22, Y+7	; 0x07
    2bea:	78 85       	ldd	r23, Y+8	; 0x08
    2bec:	89 85       	ldd	r24, Y+9	; 0x09
    2bee:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bf0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bf4:	dc 01       	movw	r26, r24
    2bf6:	cb 01       	movw	r24, r22
    2bf8:	9e 83       	std	Y+6, r25	; 0x06
    2bfa:	8d 83       	std	Y+5, r24	; 0x05
    2bfc:	8d 81       	ldd	r24, Y+5	; 0x05
    2bfe:	9e 81       	ldd	r25, Y+6	; 0x06
    2c00:	9a 83       	std	Y+2, r25	; 0x02
    2c02:	89 83       	std	Y+1, r24	; 0x01
    2c04:	89 81       	ldd	r24, Y+1	; 0x01
    2c06:	9a 81       	ldd	r25, Y+2	; 0x02
    2c08:	01 97       	sbiw	r24, 0x01	; 1
    2c0a:	f1 f7       	brne	.-4      	; 0x2c08 <key_get_pressed_key+0x400>
    2c0c:	9a 83       	std	Y+2, r25	; 0x02
    2c0e:	89 83       	std	Y+1, r24	; 0x01
			{
				_delay_ms(3);

				while(dio_get_level(row_arr[i].port,row_arr[i].pin) == LOW)
    2c10:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c12:	88 2f       	mov	r24, r24
    2c14:	90 e0       	ldi	r25, 0x00	; 0
    2c16:	9c 01       	movw	r18, r24
    2c18:	22 0f       	add	r18, r18
    2c1a:	33 1f       	adc	r19, r19
    2c1c:	ce 01       	movw	r24, r28
    2c1e:	01 96       	adiw	r24, 0x01	; 1
    2c20:	82 0f       	add	r24, r18
    2c22:	93 1f       	adc	r25, r19
    2c24:	fc 01       	movw	r30, r24
    2c26:	bf 96       	adiw	r30, 0x2f	; 47
    2c28:	40 81       	ld	r20, Z
    2c2a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c2c:	88 2f       	mov	r24, r24
    2c2e:	90 e0       	ldi	r25, 0x00	; 0
    2c30:	9c 01       	movw	r18, r24
    2c32:	22 0f       	add	r18, r18
    2c34:	33 1f       	adc	r19, r19
    2c36:	ce 01       	movw	r24, r28
    2c38:	01 96       	adiw	r24, 0x01	; 1
    2c3a:	82 0f       	add	r24, r18
    2c3c:	93 1f       	adc	r25, r19
    2c3e:	fc 01       	movw	r30, r24
    2c40:	f0 96       	adiw	r30, 0x30	; 48
    2c42:	90 81       	ld	r25, Z
    2c44:	84 2f       	mov	r24, r20
    2c46:	69 2f       	mov	r22, r25
    2c48:	0e 94 fd 18 	call	0x31fa	; 0x31fa <dio_get_level>
    2c4c:	88 23       	and	r24, r24
    2c4e:	01 f3       	breq	.-64     	; 0x2c10 <key_get_pressed_key+0x408>
				{

				}

				return keys[i][c];
    2c50:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c52:	28 2f       	mov	r18, r24
    2c54:	30 e0       	ldi	r19, 0x00	; 0
    2c56:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c58:	48 2f       	mov	r20, r24
    2c5a:	50 e0       	ldi	r21, 0x00	; 0
    2c5c:	22 0f       	add	r18, r18
    2c5e:	33 1f       	adc	r19, r19
    2c60:	22 0f       	add	r18, r18
    2c62:	33 1f       	adc	r19, r19
    2c64:	ce 01       	movw	r24, r28
    2c66:	01 96       	adiw	r24, 0x01	; 1
    2c68:	82 0f       	add	r24, r18
    2c6a:	93 1f       	adc	r25, r19
    2c6c:	84 0f       	add	r24, r20
    2c6e:	95 1f       	adc	r25, r21
    2c70:	fc 01       	movw	r30, r24
    2c72:	7f 96       	adiw	r30, 0x1f	; 31
    2c74:	80 81       	ld	r24, Z
    2c76:	21 96       	adiw	r28, 0x01	; 1
    2c78:	8f af       	std	Y+63, r24	; 0x3f
    2c7a:	21 97       	sbiw	r28, 0x01	; 1
    2c7c:	30 c0       	rjmp	.+96     	; 0x2cde <key_get_pressed_key+0x4d6>

	for(uint8_t c = 0; c < KEYPAD_COLUMN_NUM; c++)
	{
		dio_set_level(col_arr[c].port,col_arr[c].pin, LOW);

		for(uint8_t i = 0; i < KEYPAD_RAW_NUM; i++)
    2c7e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c80:	8f 5f       	subi	r24, 0xFF	; 255
    2c82:	8d 8f       	std	Y+29, r24	; 0x1d
    2c84:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c86:	84 30       	cpi	r24, 0x04	; 4
    2c88:	08 f4       	brcc	.+2      	; 0x2c8c <key_get_pressed_key+0x484>
    2c8a:	bd ce       	rjmp	.-646    	; 0x2a06 <key_get_pressed_key+0x1fe>

				return keys[i][c];
			}

		}
		dio_set_level(col_arr[c].port,col_arr[c].pin, HIGH);
    2c8c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c8e:	88 2f       	mov	r24, r24
    2c90:	90 e0       	ldi	r25, 0x00	; 0
    2c92:	9c 01       	movw	r18, r24
    2c94:	22 0f       	add	r18, r18
    2c96:	33 1f       	adc	r19, r19
    2c98:	ce 01       	movw	r24, r28
    2c9a:	01 96       	adiw	r24, 0x01	; 1
    2c9c:	82 0f       	add	r24, r18
    2c9e:	93 1f       	adc	r25, r19
    2ca0:	fc 01       	movw	r30, r24
    2ca2:	f7 96       	adiw	r30, 0x37	; 55
    2ca4:	40 81       	ld	r20, Z
    2ca6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2ca8:	88 2f       	mov	r24, r24
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	9c 01       	movw	r18, r24
    2cae:	22 0f       	add	r18, r18
    2cb0:	33 1f       	adc	r19, r19
    2cb2:	ce 01       	movw	r24, r28
    2cb4:	01 96       	adiw	r24, 0x01	; 1
    2cb6:	82 0f       	add	r24, r18
    2cb8:	93 1f       	adc	r25, r19
    2cba:	fc 01       	movw	r30, r24
    2cbc:	f8 96       	adiw	r30, 0x38	; 56
    2cbe:	90 81       	ld	r25, Z
    2cc0:	84 2f       	mov	r24, r20
    2cc2:	69 2f       	mov	r22, r25
    2cc4:	41 e0       	ldi	r20, 0x01	; 1
    2cc6:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
	{
		dio_set_level(col_arr[i].port,col_arr[i].pin,HIGH);
	}


	for(uint8_t c = 0; c < KEYPAD_COLUMN_NUM; c++)
    2cca:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2ccc:	8f 5f       	subi	r24, 0xFF	; 255
    2cce:	8e 8f       	std	Y+30, r24	; 0x1e
    2cd0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2cd2:	84 30       	cpi	r24, 0x04	; 4
    2cd4:	08 f4       	brcc	.+2      	; 0x2cd8 <key_get_pressed_key+0x4d0>
    2cd6:	76 ce       	rjmp	.-788    	; 0x29c4 <key_get_pressed_key+0x1bc>

		}
		dio_set_level(col_arr[c].port,col_arr[c].pin, HIGH);
	}
	//}
	return 0;
    2cd8:	21 96       	adiw	r28, 0x01	; 1
    2cda:	1f ae       	std	Y+63, r1	; 0x3f
    2cdc:	21 97       	sbiw	r28, 0x01	; 1
    2cde:	21 96       	adiw	r28, 0x01	; 1
    2ce0:	8f ad       	ldd	r24, Y+63	; 0x3f
    2ce2:	21 97       	sbiw	r28, 0x01	; 1

 }
    2ce4:	c1 5b       	subi	r28, 0xB1	; 177
    2ce6:	df 4f       	sbci	r29, 0xFF	; 255
    2ce8:	0f b6       	in	r0, 0x3f	; 63
    2cea:	f8 94       	cli
    2cec:	de bf       	out	0x3e, r29	; 62
    2cee:	0f be       	out	0x3f, r0	; 63
    2cf0:	cd bf       	out	0x3d, r28	; 61
    2cf2:	cf 91       	pop	r28
    2cf4:	df 91       	pop	r29
    2cf6:	08 95       	ret

00002cf8 <exterint_set_status>:
#include "exter_int.h"
#include <avr/io.h>


void exterint_set_status(exterint_t int_num, uint8_t status, exterint_event_t event)
{
    2cf8:	df 93       	push	r29
    2cfa:	cf 93       	push	r28
    2cfc:	00 d0       	rcall	.+0      	; 0x2cfe <exterint_set_status+0x6>
    2cfe:	00 d0       	rcall	.+0      	; 0x2d00 <exterint_set_status+0x8>
    2d00:	0f 92       	push	r0
    2d02:	cd b7       	in	r28, 0x3d	; 61
    2d04:	de b7       	in	r29, 0x3e	; 62
    2d06:	89 83       	std	Y+1, r24	; 0x01
    2d08:	6a 83       	std	Y+2, r22	; 0x02
    2d0a:	4b 83       	std	Y+3, r20	; 0x03
    switch (int_num)
    2d0c:	89 81       	ldd	r24, Y+1	; 0x01
    2d0e:	28 2f       	mov	r18, r24
    2d10:	30 e0       	ldi	r19, 0x00	; 0
    2d12:	3d 83       	std	Y+5, r19	; 0x05
    2d14:	2c 83       	std	Y+4, r18	; 0x04
    2d16:	8c 81       	ldd	r24, Y+4	; 0x04
    2d18:	9d 81       	ldd	r25, Y+5	; 0x05
    2d1a:	81 30       	cpi	r24, 0x01	; 1
    2d1c:	91 05       	cpc	r25, r1
    2d1e:	09 f4       	brne	.+2      	; 0x2d22 <exterint_set_status+0x2a>
    2d20:	3f c0       	rjmp	.+126    	; 0x2da0 <exterint_set_status+0xa8>
    2d22:	2c 81       	ldd	r18, Y+4	; 0x04
    2d24:	3d 81       	ldd	r19, Y+5	; 0x05
    2d26:	22 30       	cpi	r18, 0x02	; 2
    2d28:	31 05       	cpc	r19, r1
    2d2a:	09 f4       	brne	.+2      	; 0x2d2e <exterint_set_status+0x36>
    2d2c:	6e c0       	rjmp	.+220    	; 0x2e0a <exterint_set_status+0x112>
    2d2e:	8c 81       	ldd	r24, Y+4	; 0x04
    2d30:	9d 81       	ldd	r25, Y+5	; 0x05
    2d32:	00 97       	sbiw	r24, 0x00	; 0
    2d34:	09 f0       	breq	.+2      	; 0x2d38 <exterint_set_status+0x40>
    2d36:	a9 c0       	rjmp	.+338    	; 0x2e8a <exterint_set_status+0x192>
    {
    case EXTERINT_INT0:
        //disable interrupt
        GICR &= ~(0b1<<INT0);
    2d38:	ab e5       	ldi	r26, 0x5B	; 91
    2d3a:	b0 e0       	ldi	r27, 0x00	; 0
    2d3c:	eb e5       	ldi	r30, 0x5B	; 91
    2d3e:	f0 e0       	ldi	r31, 0x00	; 0
    2d40:	80 81       	ld	r24, Z
    2d42:	8f 7b       	andi	r24, 0xBF	; 191
    2d44:	8c 93       	st	X, r24
        //select the event
        MCUCR &= ~(11<<ISC00);
    2d46:	a5 e5       	ldi	r26, 0x55	; 85
    2d48:	b0 e0       	ldi	r27, 0x00	; 0
    2d4a:	e5 e5       	ldi	r30, 0x55	; 85
    2d4c:	f0 e0       	ldi	r31, 0x00	; 0
    2d4e:	80 81       	ld	r24, Z
    2d50:	84 7f       	andi	r24, 0xF4	; 244
    2d52:	8c 93       	st	X, r24
        MCUCR |= event << ISC00;
    2d54:	a5 e5       	ldi	r26, 0x55	; 85
    2d56:	b0 e0       	ldi	r27, 0x00	; 0
    2d58:	e5 e5       	ldi	r30, 0x55	; 85
    2d5a:	f0 e0       	ldi	r31, 0x00	; 0
    2d5c:	90 81       	ld	r25, Z
    2d5e:	8b 81       	ldd	r24, Y+3	; 0x03
    2d60:	89 2b       	or	r24, r25
    2d62:	8c 93       	st	X, r24
        //clear flag
        GIFR |= 0b1<<INTF0;
    2d64:	aa e5       	ldi	r26, 0x5A	; 90
    2d66:	b0 e0       	ldi	r27, 0x00	; 0
    2d68:	ea e5       	ldi	r30, 0x5A	; 90
    2d6a:	f0 e0       	ldi	r31, 0x00	; 0
    2d6c:	80 81       	ld	r24, Z
    2d6e:	80 64       	ori	r24, 0x40	; 64
    2d70:	8c 93       	st	X, r24
        //enable interrupt
        GICR |= (0x01&status) << INT0;
    2d72:	ab e5       	ldi	r26, 0x5B	; 91
    2d74:	b0 e0       	ldi	r27, 0x00	; 0
    2d76:	eb e5       	ldi	r30, 0x5B	; 91
    2d78:	f0 e0       	ldi	r31, 0x00	; 0
    2d7a:	80 81       	ld	r24, Z
    2d7c:	28 2f       	mov	r18, r24
    2d7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d80:	88 2f       	mov	r24, r24
    2d82:	90 e0       	ldi	r25, 0x00	; 0
    2d84:	81 70       	andi	r24, 0x01	; 1
    2d86:	90 70       	andi	r25, 0x00	; 0
    2d88:	00 24       	eor	r0, r0
    2d8a:	96 95       	lsr	r25
    2d8c:	87 95       	ror	r24
    2d8e:	07 94       	ror	r0
    2d90:	96 95       	lsr	r25
    2d92:	87 95       	ror	r24
    2d94:	07 94       	ror	r0
    2d96:	98 2f       	mov	r25, r24
    2d98:	80 2d       	mov	r24, r0
    2d9a:	82 2b       	or	r24, r18
    2d9c:	8c 93       	st	X, r24
    2d9e:	75 c0       	rjmp	.+234    	; 0x2e8a <exterint_set_status+0x192>
        break;

    case EXTERINT_INT1:
        GICR &= ~(0b1<<INT1);
    2da0:	ab e5       	ldi	r26, 0x5B	; 91
    2da2:	b0 e0       	ldi	r27, 0x00	; 0
    2da4:	eb e5       	ldi	r30, 0x5B	; 91
    2da6:	f0 e0       	ldi	r31, 0x00	; 0
    2da8:	80 81       	ld	r24, Z
    2daa:	8f 77       	andi	r24, 0x7F	; 127
    2dac:	8c 93       	st	X, r24

        MCUCR &= ~(11<<ISC10);
    2dae:	a5 e5       	ldi	r26, 0x55	; 85
    2db0:	b0 e0       	ldi	r27, 0x00	; 0
    2db2:	e5 e5       	ldi	r30, 0x55	; 85
    2db4:	f0 e0       	ldi	r31, 0x00	; 0
    2db6:	80 81       	ld	r24, Z
    2db8:	83 7d       	andi	r24, 0xD3	; 211
    2dba:	8c 93       	st	X, r24
        MCUCR |= event << ISC10;
    2dbc:	a5 e5       	ldi	r26, 0x55	; 85
    2dbe:	b0 e0       	ldi	r27, 0x00	; 0
    2dc0:	e5 e5       	ldi	r30, 0x55	; 85
    2dc2:	f0 e0       	ldi	r31, 0x00	; 0
    2dc4:	80 81       	ld	r24, Z
    2dc6:	28 2f       	mov	r18, r24
    2dc8:	8b 81       	ldd	r24, Y+3	; 0x03
    2dca:	88 2f       	mov	r24, r24
    2dcc:	90 e0       	ldi	r25, 0x00	; 0
    2dce:	88 0f       	add	r24, r24
    2dd0:	99 1f       	adc	r25, r25
    2dd2:	88 0f       	add	r24, r24
    2dd4:	99 1f       	adc	r25, r25
    2dd6:	82 2b       	or	r24, r18
    2dd8:	8c 93       	st	X, r24

        GIFR |= 0b1<<INTF1;
    2dda:	aa e5       	ldi	r26, 0x5A	; 90
    2ddc:	b0 e0       	ldi	r27, 0x00	; 0
    2dde:	ea e5       	ldi	r30, 0x5A	; 90
    2de0:	f0 e0       	ldi	r31, 0x00	; 0
    2de2:	80 81       	ld	r24, Z
    2de4:	80 68       	ori	r24, 0x80	; 128
    2de6:	8c 93       	st	X, r24

        GICR |= (0x01&status) << INT1;
    2de8:	ab e5       	ldi	r26, 0x5B	; 91
    2dea:	b0 e0       	ldi	r27, 0x00	; 0
    2dec:	eb e5       	ldi	r30, 0x5B	; 91
    2dee:	f0 e0       	ldi	r31, 0x00	; 0
    2df0:	80 81       	ld	r24, Z
    2df2:	28 2f       	mov	r18, r24
    2df4:	8a 81       	ldd	r24, Y+2	; 0x02
    2df6:	88 2f       	mov	r24, r24
    2df8:	90 e0       	ldi	r25, 0x00	; 0
    2dfa:	96 95       	lsr	r25
    2dfc:	98 2f       	mov	r25, r24
    2dfe:	88 27       	eor	r24, r24
    2e00:	97 95       	ror	r25
    2e02:	87 95       	ror	r24
    2e04:	82 2b       	or	r24, r18
    2e06:	8c 93       	st	X, r24
    2e08:	40 c0       	rjmp	.+128    	; 0x2e8a <exterint_set_status+0x192>
        break;
    case EXTERINT_INT2:
        GICR &= ~(0b1<<INT2);
    2e0a:	ab e5       	ldi	r26, 0x5B	; 91
    2e0c:	b0 e0       	ldi	r27, 0x00	; 0
    2e0e:	eb e5       	ldi	r30, 0x5B	; 91
    2e10:	f0 e0       	ldi	r31, 0x00	; 0
    2e12:	80 81       	ld	r24, Z
    2e14:	8f 7d       	andi	r24, 0xDF	; 223
    2e16:	8c 93       	st	X, r24

        MCUCSR &= ~(0b1<<ISC2);
    2e18:	a4 e5       	ldi	r26, 0x54	; 84
    2e1a:	b0 e0       	ldi	r27, 0x00	; 0
    2e1c:	e4 e5       	ldi	r30, 0x54	; 84
    2e1e:	f0 e0       	ldi	r31, 0x00	; 0
    2e20:	80 81       	ld	r24, Z
    2e22:	8f 7b       	andi	r24, 0xBF	; 191
    2e24:	8c 93       	st	X, r24
        MCUCSR |= (event&0b01)<<ISC2;
    2e26:	a4 e5       	ldi	r26, 0x54	; 84
    2e28:	b0 e0       	ldi	r27, 0x00	; 0
    2e2a:	e4 e5       	ldi	r30, 0x54	; 84
    2e2c:	f0 e0       	ldi	r31, 0x00	; 0
    2e2e:	80 81       	ld	r24, Z
    2e30:	28 2f       	mov	r18, r24
    2e32:	8b 81       	ldd	r24, Y+3	; 0x03
    2e34:	88 2f       	mov	r24, r24
    2e36:	90 e0       	ldi	r25, 0x00	; 0
    2e38:	81 70       	andi	r24, 0x01	; 1
    2e3a:	90 70       	andi	r25, 0x00	; 0
    2e3c:	00 24       	eor	r0, r0
    2e3e:	96 95       	lsr	r25
    2e40:	87 95       	ror	r24
    2e42:	07 94       	ror	r0
    2e44:	96 95       	lsr	r25
    2e46:	87 95       	ror	r24
    2e48:	07 94       	ror	r0
    2e4a:	98 2f       	mov	r25, r24
    2e4c:	80 2d       	mov	r24, r0
    2e4e:	82 2b       	or	r24, r18
    2e50:	8c 93       	st	X, r24

        GIFR |= 0b1<<INTF2;
    2e52:	aa e5       	ldi	r26, 0x5A	; 90
    2e54:	b0 e0       	ldi	r27, 0x00	; 0
    2e56:	ea e5       	ldi	r30, 0x5A	; 90
    2e58:	f0 e0       	ldi	r31, 0x00	; 0
    2e5a:	80 81       	ld	r24, Z
    2e5c:	80 62       	ori	r24, 0x20	; 32
    2e5e:	8c 93       	st	X, r24

        GICR |= (0x01&status) << INT2;
    2e60:	ab e5       	ldi	r26, 0x5B	; 91
    2e62:	b0 e0       	ldi	r27, 0x00	; 0
    2e64:	eb e5       	ldi	r30, 0x5B	; 91
    2e66:	f0 e0       	ldi	r31, 0x00	; 0
    2e68:	80 81       	ld	r24, Z
    2e6a:	28 2f       	mov	r18, r24
    2e6c:	8a 81       	ldd	r24, Y+2	; 0x02
    2e6e:	88 2f       	mov	r24, r24
    2e70:	90 e0       	ldi	r25, 0x00	; 0
    2e72:	81 70       	andi	r24, 0x01	; 1
    2e74:	90 70       	andi	r25, 0x00	; 0
    2e76:	88 0f       	add	r24, r24
    2e78:	99 1f       	adc	r25, r25
    2e7a:	82 95       	swap	r24
    2e7c:	92 95       	swap	r25
    2e7e:	90 7f       	andi	r25, 0xF0	; 240
    2e80:	98 27       	eor	r25, r24
    2e82:	80 7f       	andi	r24, 0xF0	; 240
    2e84:	98 27       	eor	r25, r24
    2e86:	82 2b       	or	r24, r18
    2e88:	8c 93       	st	X, r24
        break;
    default:
        break;
    }
}
    2e8a:	0f 90       	pop	r0
    2e8c:	0f 90       	pop	r0
    2e8e:	0f 90       	pop	r0
    2e90:	0f 90       	pop	r0
    2e92:	0f 90       	pop	r0
    2e94:	cf 91       	pop	r28
    2e96:	df 91       	pop	r29
    2e98:	08 95       	ret

00002e9a <dio_set_direction>:
#include "dio.h"
#include <avr/io.h>
#include <stdint.h>

void dio_set_direction(dio_t port, dio_pin_t pin, dio_direction_t direction)
{
    2e9a:	df 93       	push	r29
    2e9c:	cf 93       	push	r28
    2e9e:	00 d0       	rcall	.+0      	; 0x2ea0 <dio_set_direction+0x6>
    2ea0:	00 d0       	rcall	.+0      	; 0x2ea2 <dio_set_direction+0x8>
    2ea2:	0f 92       	push	r0
    2ea4:	cd b7       	in	r28, 0x3d	; 61
    2ea6:	de b7       	in	r29, 0x3e	; 62
    2ea8:	89 83       	std	Y+1, r24	; 0x01
    2eaa:	6a 83       	std	Y+2, r22	; 0x02
    2eac:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    2eae:	89 81       	ldd	r24, Y+1	; 0x01
    2eb0:	28 2f       	mov	r18, r24
    2eb2:	30 e0       	ldi	r19, 0x00	; 0
    2eb4:	3d 83       	std	Y+5, r19	; 0x05
    2eb6:	2c 83       	std	Y+4, r18	; 0x04
    2eb8:	6c 81       	ldd	r22, Y+4	; 0x04
    2eba:	7d 81       	ldd	r23, Y+5	; 0x05
    2ebc:	61 30       	cpi	r22, 0x01	; 1
    2ebe:	71 05       	cpc	r23, r1
    2ec0:	09 f4       	brne	.+2      	; 0x2ec4 <dio_set_direction+0x2a>
    2ec2:	41 c0       	rjmp	.+130    	; 0x2f46 <dio_set_direction+0xac>
    2ec4:	8c 81       	ldd	r24, Y+4	; 0x04
    2ec6:	9d 81       	ldd	r25, Y+5	; 0x05
    2ec8:	82 30       	cpi	r24, 0x02	; 2
    2eca:	91 05       	cpc	r25, r1
    2ecc:	34 f4       	brge	.+12     	; 0x2eda <dio_set_direction+0x40>
    2ece:	2c 81       	ldd	r18, Y+4	; 0x04
    2ed0:	3d 81       	ldd	r19, Y+5	; 0x05
    2ed2:	21 15       	cp	r18, r1
    2ed4:	31 05       	cpc	r19, r1
    2ed6:	71 f0       	breq	.+28     	; 0x2ef4 <dio_set_direction+0x5a>
    2ed8:	b0 c0       	rjmp	.+352    	; 0x303a <dio_set_direction+0x1a0>
    2eda:	6c 81       	ldd	r22, Y+4	; 0x04
    2edc:	7d 81       	ldd	r23, Y+5	; 0x05
    2ede:	62 30       	cpi	r22, 0x02	; 2
    2ee0:	71 05       	cpc	r23, r1
    2ee2:	09 f4       	brne	.+2      	; 0x2ee6 <dio_set_direction+0x4c>
    2ee4:	59 c0       	rjmp	.+178    	; 0x2f98 <dio_set_direction+0xfe>
    2ee6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ee8:	9d 81       	ldd	r25, Y+5	; 0x05
    2eea:	83 30       	cpi	r24, 0x03	; 3
    2eec:	91 05       	cpc	r25, r1
    2eee:	09 f4       	brne	.+2      	; 0x2ef2 <dio_set_direction+0x58>
    2ef0:	7c c0       	rjmp	.+248    	; 0x2fea <dio_set_direction+0x150>
    2ef2:	a3 c0       	rjmp	.+326    	; 0x303a <dio_set_direction+0x1a0>
	{
	case DIOA:
		/* code */
		DDRA &= ~(0x01<<pin);   // clear bit
    2ef4:	aa e3       	ldi	r26, 0x3A	; 58
    2ef6:	b0 e0       	ldi	r27, 0x00	; 0
    2ef8:	ea e3       	ldi	r30, 0x3A	; 58
    2efa:	f0 e0       	ldi	r31, 0x00	; 0
    2efc:	80 81       	ld	r24, Z
    2efe:	48 2f       	mov	r20, r24
    2f00:	8a 81       	ldd	r24, Y+2	; 0x02
    2f02:	28 2f       	mov	r18, r24
    2f04:	30 e0       	ldi	r19, 0x00	; 0
    2f06:	81 e0       	ldi	r24, 0x01	; 1
    2f08:	90 e0       	ldi	r25, 0x00	; 0
    2f0a:	02 c0       	rjmp	.+4      	; 0x2f10 <dio_set_direction+0x76>
    2f0c:	88 0f       	add	r24, r24
    2f0e:	99 1f       	adc	r25, r25
    2f10:	2a 95       	dec	r18
    2f12:	e2 f7       	brpl	.-8      	; 0x2f0c <dio_set_direction+0x72>
    2f14:	80 95       	com	r24
    2f16:	84 23       	and	r24, r20
    2f18:	8c 93       	st	X, r24
		DDRA |= direction <<pin; // set value
    2f1a:	aa e3       	ldi	r26, 0x3A	; 58
    2f1c:	b0 e0       	ldi	r27, 0x00	; 0
    2f1e:	ea e3       	ldi	r30, 0x3A	; 58
    2f20:	f0 e0       	ldi	r31, 0x00	; 0
    2f22:	80 81       	ld	r24, Z
    2f24:	48 2f       	mov	r20, r24
    2f26:	8b 81       	ldd	r24, Y+3	; 0x03
    2f28:	28 2f       	mov	r18, r24
    2f2a:	30 e0       	ldi	r19, 0x00	; 0
    2f2c:	8a 81       	ldd	r24, Y+2	; 0x02
    2f2e:	88 2f       	mov	r24, r24
    2f30:	90 e0       	ldi	r25, 0x00	; 0
    2f32:	b9 01       	movw	r22, r18
    2f34:	02 c0       	rjmp	.+4      	; 0x2f3a <dio_set_direction+0xa0>
    2f36:	66 0f       	add	r22, r22
    2f38:	77 1f       	adc	r23, r23
    2f3a:	8a 95       	dec	r24
    2f3c:	e2 f7       	brpl	.-8      	; 0x2f36 <dio_set_direction+0x9c>
    2f3e:	cb 01       	movw	r24, r22
    2f40:	84 2b       	or	r24, r20
    2f42:	8c 93       	st	X, r24
    2f44:	7a c0       	rjmp	.+244    	; 0x303a <dio_set_direction+0x1a0>
		break;
	case DIOB:
		DDRB &= ~(0x01<<pin);   // clear bit
    2f46:	a7 e3       	ldi	r26, 0x37	; 55
    2f48:	b0 e0       	ldi	r27, 0x00	; 0
    2f4a:	e7 e3       	ldi	r30, 0x37	; 55
    2f4c:	f0 e0       	ldi	r31, 0x00	; 0
    2f4e:	80 81       	ld	r24, Z
    2f50:	48 2f       	mov	r20, r24
    2f52:	8a 81       	ldd	r24, Y+2	; 0x02
    2f54:	28 2f       	mov	r18, r24
    2f56:	30 e0       	ldi	r19, 0x00	; 0
    2f58:	81 e0       	ldi	r24, 0x01	; 1
    2f5a:	90 e0       	ldi	r25, 0x00	; 0
    2f5c:	02 c0       	rjmp	.+4      	; 0x2f62 <dio_set_direction+0xc8>
    2f5e:	88 0f       	add	r24, r24
    2f60:	99 1f       	adc	r25, r25
    2f62:	2a 95       	dec	r18
    2f64:	e2 f7       	brpl	.-8      	; 0x2f5e <dio_set_direction+0xc4>
    2f66:	80 95       	com	r24
    2f68:	84 23       	and	r24, r20
    2f6a:	8c 93       	st	X, r24
		DDRB |= direction <<pin; // set value
    2f6c:	a7 e3       	ldi	r26, 0x37	; 55
    2f6e:	b0 e0       	ldi	r27, 0x00	; 0
    2f70:	e7 e3       	ldi	r30, 0x37	; 55
    2f72:	f0 e0       	ldi	r31, 0x00	; 0
    2f74:	80 81       	ld	r24, Z
    2f76:	48 2f       	mov	r20, r24
    2f78:	8b 81       	ldd	r24, Y+3	; 0x03
    2f7a:	28 2f       	mov	r18, r24
    2f7c:	30 e0       	ldi	r19, 0x00	; 0
    2f7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f80:	88 2f       	mov	r24, r24
    2f82:	90 e0       	ldi	r25, 0x00	; 0
    2f84:	b9 01       	movw	r22, r18
    2f86:	02 c0       	rjmp	.+4      	; 0x2f8c <dio_set_direction+0xf2>
    2f88:	66 0f       	add	r22, r22
    2f8a:	77 1f       	adc	r23, r23
    2f8c:	8a 95       	dec	r24
    2f8e:	e2 f7       	brpl	.-8      	; 0x2f88 <dio_set_direction+0xee>
    2f90:	cb 01       	movw	r24, r22
    2f92:	84 2b       	or	r24, r20
    2f94:	8c 93       	st	X, r24
    2f96:	51 c0       	rjmp	.+162    	; 0x303a <dio_set_direction+0x1a0>
		/* code */
		break;
	case DIOC:
		/* code */
		DDRC &= ~(0x01<<pin);   // clear bit
    2f98:	a4 e3       	ldi	r26, 0x34	; 52
    2f9a:	b0 e0       	ldi	r27, 0x00	; 0
    2f9c:	e4 e3       	ldi	r30, 0x34	; 52
    2f9e:	f0 e0       	ldi	r31, 0x00	; 0
    2fa0:	80 81       	ld	r24, Z
    2fa2:	48 2f       	mov	r20, r24
    2fa4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa6:	28 2f       	mov	r18, r24
    2fa8:	30 e0       	ldi	r19, 0x00	; 0
    2faa:	81 e0       	ldi	r24, 0x01	; 1
    2fac:	90 e0       	ldi	r25, 0x00	; 0
    2fae:	02 c0       	rjmp	.+4      	; 0x2fb4 <dio_set_direction+0x11a>
    2fb0:	88 0f       	add	r24, r24
    2fb2:	99 1f       	adc	r25, r25
    2fb4:	2a 95       	dec	r18
    2fb6:	e2 f7       	brpl	.-8      	; 0x2fb0 <dio_set_direction+0x116>
    2fb8:	80 95       	com	r24
    2fba:	84 23       	and	r24, r20
    2fbc:	8c 93       	st	X, r24
		DDRC |= direction << pin; // set value
    2fbe:	a4 e3       	ldi	r26, 0x34	; 52
    2fc0:	b0 e0       	ldi	r27, 0x00	; 0
    2fc2:	e4 e3       	ldi	r30, 0x34	; 52
    2fc4:	f0 e0       	ldi	r31, 0x00	; 0
    2fc6:	80 81       	ld	r24, Z
    2fc8:	48 2f       	mov	r20, r24
    2fca:	8b 81       	ldd	r24, Y+3	; 0x03
    2fcc:	28 2f       	mov	r18, r24
    2fce:	30 e0       	ldi	r19, 0x00	; 0
    2fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    2fd2:	88 2f       	mov	r24, r24
    2fd4:	90 e0       	ldi	r25, 0x00	; 0
    2fd6:	b9 01       	movw	r22, r18
    2fd8:	02 c0       	rjmp	.+4      	; 0x2fde <dio_set_direction+0x144>
    2fda:	66 0f       	add	r22, r22
    2fdc:	77 1f       	adc	r23, r23
    2fde:	8a 95       	dec	r24
    2fe0:	e2 f7       	brpl	.-8      	; 0x2fda <dio_set_direction+0x140>
    2fe2:	cb 01       	movw	r24, r22
    2fe4:	84 2b       	or	r24, r20
    2fe6:	8c 93       	st	X, r24
    2fe8:	28 c0       	rjmp	.+80     	; 0x303a <dio_set_direction+0x1a0>
		break;
	case DIOD:
		/* code */
		DDRD &= ~(0x01<<pin);   // clear bit
    2fea:	a1 e3       	ldi	r26, 0x31	; 49
    2fec:	b0 e0       	ldi	r27, 0x00	; 0
    2fee:	e1 e3       	ldi	r30, 0x31	; 49
    2ff0:	f0 e0       	ldi	r31, 0x00	; 0
    2ff2:	80 81       	ld	r24, Z
    2ff4:	48 2f       	mov	r20, r24
    2ff6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ff8:	28 2f       	mov	r18, r24
    2ffa:	30 e0       	ldi	r19, 0x00	; 0
    2ffc:	81 e0       	ldi	r24, 0x01	; 1
    2ffe:	90 e0       	ldi	r25, 0x00	; 0
    3000:	02 c0       	rjmp	.+4      	; 0x3006 <dio_set_direction+0x16c>
    3002:	88 0f       	add	r24, r24
    3004:	99 1f       	adc	r25, r25
    3006:	2a 95       	dec	r18
    3008:	e2 f7       	brpl	.-8      	; 0x3002 <dio_set_direction+0x168>
    300a:	80 95       	com	r24
    300c:	84 23       	and	r24, r20
    300e:	8c 93       	st	X, r24
		DDRD |= direction << pin; // set value
    3010:	a1 e3       	ldi	r26, 0x31	; 49
    3012:	b0 e0       	ldi	r27, 0x00	; 0
    3014:	e1 e3       	ldi	r30, 0x31	; 49
    3016:	f0 e0       	ldi	r31, 0x00	; 0
    3018:	80 81       	ld	r24, Z
    301a:	48 2f       	mov	r20, r24
    301c:	8b 81       	ldd	r24, Y+3	; 0x03
    301e:	28 2f       	mov	r18, r24
    3020:	30 e0       	ldi	r19, 0x00	; 0
    3022:	8a 81       	ldd	r24, Y+2	; 0x02
    3024:	88 2f       	mov	r24, r24
    3026:	90 e0       	ldi	r25, 0x00	; 0
    3028:	b9 01       	movw	r22, r18
    302a:	02 c0       	rjmp	.+4      	; 0x3030 <dio_set_direction+0x196>
    302c:	66 0f       	add	r22, r22
    302e:	77 1f       	adc	r23, r23
    3030:	8a 95       	dec	r24
    3032:	e2 f7       	brpl	.-8      	; 0x302c <dio_set_direction+0x192>
    3034:	cb 01       	movw	r24, r22
    3036:	84 2b       	or	r24, r20
    3038:	8c 93       	st	X, r24

	default:
		//reDIO error
		break;
	}
}
    303a:	0f 90       	pop	r0
    303c:	0f 90       	pop	r0
    303e:	0f 90       	pop	r0
    3040:	0f 90       	pop	r0
    3042:	0f 90       	pop	r0
    3044:	cf 91       	pop	r28
    3046:	df 91       	pop	r29
    3048:	08 95       	ret

0000304a <dio_set_level>:


void dio_set_level(dio_t port, dio_pin_t pin, dio_level_t value)
{
    304a:	df 93       	push	r29
    304c:	cf 93       	push	r28
    304e:	00 d0       	rcall	.+0      	; 0x3050 <dio_set_level+0x6>
    3050:	00 d0       	rcall	.+0      	; 0x3052 <dio_set_level+0x8>
    3052:	0f 92       	push	r0
    3054:	cd b7       	in	r28, 0x3d	; 61
    3056:	de b7       	in	r29, 0x3e	; 62
    3058:	89 83       	std	Y+1, r24	; 0x01
    305a:	6a 83       	std	Y+2, r22	; 0x02
    305c:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    305e:	89 81       	ldd	r24, Y+1	; 0x01
    3060:	28 2f       	mov	r18, r24
    3062:	30 e0       	ldi	r19, 0x00	; 0
    3064:	3d 83       	std	Y+5, r19	; 0x05
    3066:	2c 83       	std	Y+4, r18	; 0x04
    3068:	6c 81       	ldd	r22, Y+4	; 0x04
    306a:	7d 81       	ldd	r23, Y+5	; 0x05
    306c:	61 30       	cpi	r22, 0x01	; 1
    306e:	71 05       	cpc	r23, r1
    3070:	09 f4       	brne	.+2      	; 0x3074 <dio_set_level+0x2a>
    3072:	41 c0       	rjmp	.+130    	; 0x30f6 <dio_set_level+0xac>
    3074:	8c 81       	ldd	r24, Y+4	; 0x04
    3076:	9d 81       	ldd	r25, Y+5	; 0x05
    3078:	82 30       	cpi	r24, 0x02	; 2
    307a:	91 05       	cpc	r25, r1
    307c:	34 f4       	brge	.+12     	; 0x308a <dio_set_level+0x40>
    307e:	2c 81       	ldd	r18, Y+4	; 0x04
    3080:	3d 81       	ldd	r19, Y+5	; 0x05
    3082:	21 15       	cp	r18, r1
    3084:	31 05       	cpc	r19, r1
    3086:	71 f0       	breq	.+28     	; 0x30a4 <dio_set_level+0x5a>
    3088:	b0 c0       	rjmp	.+352    	; 0x31ea <dio_set_level+0x1a0>
    308a:	6c 81       	ldd	r22, Y+4	; 0x04
    308c:	7d 81       	ldd	r23, Y+5	; 0x05
    308e:	62 30       	cpi	r22, 0x02	; 2
    3090:	71 05       	cpc	r23, r1
    3092:	09 f4       	brne	.+2      	; 0x3096 <dio_set_level+0x4c>
    3094:	59 c0       	rjmp	.+178    	; 0x3148 <dio_set_level+0xfe>
    3096:	8c 81       	ldd	r24, Y+4	; 0x04
    3098:	9d 81       	ldd	r25, Y+5	; 0x05
    309a:	83 30       	cpi	r24, 0x03	; 3
    309c:	91 05       	cpc	r25, r1
    309e:	09 f4       	brne	.+2      	; 0x30a2 <dio_set_level+0x58>
    30a0:	7c c0       	rjmp	.+248    	; 0x319a <dio_set_level+0x150>
    30a2:	a3 c0       	rjmp	.+326    	; 0x31ea <dio_set_level+0x1a0>
	{
	case DIOA:
		/* code */
		PORTA &= ~(0x01<<pin);   // clear bit
    30a4:	ab e3       	ldi	r26, 0x3B	; 59
    30a6:	b0 e0       	ldi	r27, 0x00	; 0
    30a8:	eb e3       	ldi	r30, 0x3B	; 59
    30aa:	f0 e0       	ldi	r31, 0x00	; 0
    30ac:	80 81       	ld	r24, Z
    30ae:	48 2f       	mov	r20, r24
    30b0:	8a 81       	ldd	r24, Y+2	; 0x02
    30b2:	28 2f       	mov	r18, r24
    30b4:	30 e0       	ldi	r19, 0x00	; 0
    30b6:	81 e0       	ldi	r24, 0x01	; 1
    30b8:	90 e0       	ldi	r25, 0x00	; 0
    30ba:	02 c0       	rjmp	.+4      	; 0x30c0 <dio_set_level+0x76>
    30bc:	88 0f       	add	r24, r24
    30be:	99 1f       	adc	r25, r25
    30c0:	2a 95       	dec	r18
    30c2:	e2 f7       	brpl	.-8      	; 0x30bc <dio_set_level+0x72>
    30c4:	80 95       	com	r24
    30c6:	84 23       	and	r24, r20
    30c8:	8c 93       	st	X, r24
		PORTA |= value <<pin; // set value
    30ca:	ab e3       	ldi	r26, 0x3B	; 59
    30cc:	b0 e0       	ldi	r27, 0x00	; 0
    30ce:	eb e3       	ldi	r30, 0x3B	; 59
    30d0:	f0 e0       	ldi	r31, 0x00	; 0
    30d2:	80 81       	ld	r24, Z
    30d4:	48 2f       	mov	r20, r24
    30d6:	8b 81       	ldd	r24, Y+3	; 0x03
    30d8:	28 2f       	mov	r18, r24
    30da:	30 e0       	ldi	r19, 0x00	; 0
    30dc:	8a 81       	ldd	r24, Y+2	; 0x02
    30de:	88 2f       	mov	r24, r24
    30e0:	90 e0       	ldi	r25, 0x00	; 0
    30e2:	b9 01       	movw	r22, r18
    30e4:	02 c0       	rjmp	.+4      	; 0x30ea <dio_set_level+0xa0>
    30e6:	66 0f       	add	r22, r22
    30e8:	77 1f       	adc	r23, r23
    30ea:	8a 95       	dec	r24
    30ec:	e2 f7       	brpl	.-8      	; 0x30e6 <dio_set_level+0x9c>
    30ee:	cb 01       	movw	r24, r22
    30f0:	84 2b       	or	r24, r20
    30f2:	8c 93       	st	X, r24
    30f4:	7a c0       	rjmp	.+244    	; 0x31ea <dio_set_level+0x1a0>
		break;
	case DIOB:
		PORTB &= ~(0x01<<pin);   // clear bit
    30f6:	a8 e3       	ldi	r26, 0x38	; 56
    30f8:	b0 e0       	ldi	r27, 0x00	; 0
    30fa:	e8 e3       	ldi	r30, 0x38	; 56
    30fc:	f0 e0       	ldi	r31, 0x00	; 0
    30fe:	80 81       	ld	r24, Z
    3100:	48 2f       	mov	r20, r24
    3102:	8a 81       	ldd	r24, Y+2	; 0x02
    3104:	28 2f       	mov	r18, r24
    3106:	30 e0       	ldi	r19, 0x00	; 0
    3108:	81 e0       	ldi	r24, 0x01	; 1
    310a:	90 e0       	ldi	r25, 0x00	; 0
    310c:	02 c0       	rjmp	.+4      	; 0x3112 <dio_set_level+0xc8>
    310e:	88 0f       	add	r24, r24
    3110:	99 1f       	adc	r25, r25
    3112:	2a 95       	dec	r18
    3114:	e2 f7       	brpl	.-8      	; 0x310e <dio_set_level+0xc4>
    3116:	80 95       	com	r24
    3118:	84 23       	and	r24, r20
    311a:	8c 93       	st	X, r24
		PORTB |= value <<pin; // set value
    311c:	a8 e3       	ldi	r26, 0x38	; 56
    311e:	b0 e0       	ldi	r27, 0x00	; 0
    3120:	e8 e3       	ldi	r30, 0x38	; 56
    3122:	f0 e0       	ldi	r31, 0x00	; 0
    3124:	80 81       	ld	r24, Z
    3126:	48 2f       	mov	r20, r24
    3128:	8b 81       	ldd	r24, Y+3	; 0x03
    312a:	28 2f       	mov	r18, r24
    312c:	30 e0       	ldi	r19, 0x00	; 0
    312e:	8a 81       	ldd	r24, Y+2	; 0x02
    3130:	88 2f       	mov	r24, r24
    3132:	90 e0       	ldi	r25, 0x00	; 0
    3134:	b9 01       	movw	r22, r18
    3136:	02 c0       	rjmp	.+4      	; 0x313c <dio_set_level+0xf2>
    3138:	66 0f       	add	r22, r22
    313a:	77 1f       	adc	r23, r23
    313c:	8a 95       	dec	r24
    313e:	e2 f7       	brpl	.-8      	; 0x3138 <dio_set_level+0xee>
    3140:	cb 01       	movw	r24, r22
    3142:	84 2b       	or	r24, r20
    3144:	8c 93       	st	X, r24
    3146:	51 c0       	rjmp	.+162    	; 0x31ea <dio_set_level+0x1a0>
		/* code */
		break;
	case DIOC:
		/* code */
		PORTC &= ~(0x01<<pin);   // clear bit
    3148:	a5 e3       	ldi	r26, 0x35	; 53
    314a:	b0 e0       	ldi	r27, 0x00	; 0
    314c:	e5 e3       	ldi	r30, 0x35	; 53
    314e:	f0 e0       	ldi	r31, 0x00	; 0
    3150:	80 81       	ld	r24, Z
    3152:	48 2f       	mov	r20, r24
    3154:	8a 81       	ldd	r24, Y+2	; 0x02
    3156:	28 2f       	mov	r18, r24
    3158:	30 e0       	ldi	r19, 0x00	; 0
    315a:	81 e0       	ldi	r24, 0x01	; 1
    315c:	90 e0       	ldi	r25, 0x00	; 0
    315e:	02 c0       	rjmp	.+4      	; 0x3164 <dio_set_level+0x11a>
    3160:	88 0f       	add	r24, r24
    3162:	99 1f       	adc	r25, r25
    3164:	2a 95       	dec	r18
    3166:	e2 f7       	brpl	.-8      	; 0x3160 <dio_set_level+0x116>
    3168:	80 95       	com	r24
    316a:	84 23       	and	r24, r20
    316c:	8c 93       	st	X, r24
		PORTC |= value << pin; // set value
    316e:	a5 e3       	ldi	r26, 0x35	; 53
    3170:	b0 e0       	ldi	r27, 0x00	; 0
    3172:	e5 e3       	ldi	r30, 0x35	; 53
    3174:	f0 e0       	ldi	r31, 0x00	; 0
    3176:	80 81       	ld	r24, Z
    3178:	48 2f       	mov	r20, r24
    317a:	8b 81       	ldd	r24, Y+3	; 0x03
    317c:	28 2f       	mov	r18, r24
    317e:	30 e0       	ldi	r19, 0x00	; 0
    3180:	8a 81       	ldd	r24, Y+2	; 0x02
    3182:	88 2f       	mov	r24, r24
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	b9 01       	movw	r22, r18
    3188:	02 c0       	rjmp	.+4      	; 0x318e <dio_set_level+0x144>
    318a:	66 0f       	add	r22, r22
    318c:	77 1f       	adc	r23, r23
    318e:	8a 95       	dec	r24
    3190:	e2 f7       	brpl	.-8      	; 0x318a <dio_set_level+0x140>
    3192:	cb 01       	movw	r24, r22
    3194:	84 2b       	or	r24, r20
    3196:	8c 93       	st	X, r24
    3198:	28 c0       	rjmp	.+80     	; 0x31ea <dio_set_level+0x1a0>
		break;
	case DIOD:
		/* code */
		PORTD &= ~(0x01<<pin);   // clear bit
    319a:	a2 e3       	ldi	r26, 0x32	; 50
    319c:	b0 e0       	ldi	r27, 0x00	; 0
    319e:	e2 e3       	ldi	r30, 0x32	; 50
    31a0:	f0 e0       	ldi	r31, 0x00	; 0
    31a2:	80 81       	ld	r24, Z
    31a4:	48 2f       	mov	r20, r24
    31a6:	8a 81       	ldd	r24, Y+2	; 0x02
    31a8:	28 2f       	mov	r18, r24
    31aa:	30 e0       	ldi	r19, 0x00	; 0
    31ac:	81 e0       	ldi	r24, 0x01	; 1
    31ae:	90 e0       	ldi	r25, 0x00	; 0
    31b0:	02 c0       	rjmp	.+4      	; 0x31b6 <dio_set_level+0x16c>
    31b2:	88 0f       	add	r24, r24
    31b4:	99 1f       	adc	r25, r25
    31b6:	2a 95       	dec	r18
    31b8:	e2 f7       	brpl	.-8      	; 0x31b2 <dio_set_level+0x168>
    31ba:	80 95       	com	r24
    31bc:	84 23       	and	r24, r20
    31be:	8c 93       	st	X, r24
		PORTD |= value << pin; // set value
    31c0:	a2 e3       	ldi	r26, 0x32	; 50
    31c2:	b0 e0       	ldi	r27, 0x00	; 0
    31c4:	e2 e3       	ldi	r30, 0x32	; 50
    31c6:	f0 e0       	ldi	r31, 0x00	; 0
    31c8:	80 81       	ld	r24, Z
    31ca:	48 2f       	mov	r20, r24
    31cc:	8b 81       	ldd	r24, Y+3	; 0x03
    31ce:	28 2f       	mov	r18, r24
    31d0:	30 e0       	ldi	r19, 0x00	; 0
    31d2:	8a 81       	ldd	r24, Y+2	; 0x02
    31d4:	88 2f       	mov	r24, r24
    31d6:	90 e0       	ldi	r25, 0x00	; 0
    31d8:	b9 01       	movw	r22, r18
    31da:	02 c0       	rjmp	.+4      	; 0x31e0 <dio_set_level+0x196>
    31dc:	66 0f       	add	r22, r22
    31de:	77 1f       	adc	r23, r23
    31e0:	8a 95       	dec	r24
    31e2:	e2 f7       	brpl	.-8      	; 0x31dc <dio_set_level+0x192>
    31e4:	cb 01       	movw	r24, r22
    31e6:	84 2b       	or	r24, r20
    31e8:	8c 93       	st	X, r24

	default:
		//report error
		break;
	}
}
    31ea:	0f 90       	pop	r0
    31ec:	0f 90       	pop	r0
    31ee:	0f 90       	pop	r0
    31f0:	0f 90       	pop	r0
    31f2:	0f 90       	pop	r0
    31f4:	cf 91       	pop	r28
    31f6:	df 91       	pop	r29
    31f8:	08 95       	ret

000031fa <dio_get_level>:


dio_level_t dio_get_level(dio_t port, dio_pin_t pin)
{
    31fa:	df 93       	push	r29
    31fc:	cf 93       	push	r28
    31fe:	00 d0       	rcall	.+0      	; 0x3200 <dio_get_level+0x6>
    3200:	00 d0       	rcall	.+0      	; 0x3202 <dio_get_level+0x8>
    3202:	00 d0       	rcall	.+0      	; 0x3204 <dio_get_level+0xa>
    3204:	cd b7       	in	r28, 0x3d	; 61
    3206:	de b7       	in	r29, 0x3e	; 62
    3208:	89 83       	std	Y+1, r24	; 0x01
    320a:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    320c:	89 81       	ldd	r24, Y+1	; 0x01
    320e:	28 2f       	mov	r18, r24
    3210:	30 e0       	ldi	r19, 0x00	; 0
    3212:	3d 83       	std	Y+5, r19	; 0x05
    3214:	2c 83       	std	Y+4, r18	; 0x04
    3216:	4c 81       	ldd	r20, Y+4	; 0x04
    3218:	5d 81       	ldd	r21, Y+5	; 0x05
    321a:	41 30       	cpi	r20, 0x01	; 1
    321c:	51 05       	cpc	r21, r1
    321e:	49 f1       	breq	.+82     	; 0x3272 <dio_get_level+0x78>
    3220:	8c 81       	ldd	r24, Y+4	; 0x04
    3222:	9d 81       	ldd	r25, Y+5	; 0x05
    3224:	82 30       	cpi	r24, 0x02	; 2
    3226:	91 05       	cpc	r25, r1
    3228:	34 f4       	brge	.+12     	; 0x3236 <dio_get_level+0x3c>
    322a:	2c 81       	ldd	r18, Y+4	; 0x04
    322c:	3d 81       	ldd	r19, Y+5	; 0x05
    322e:	21 15       	cp	r18, r1
    3230:	31 05       	cpc	r19, r1
    3232:	61 f0       	breq	.+24     	; 0x324c <dio_get_level+0x52>
    3234:	57 c0       	rjmp	.+174    	; 0x32e4 <dio_get_level+0xea>
    3236:	4c 81       	ldd	r20, Y+4	; 0x04
    3238:	5d 81       	ldd	r21, Y+5	; 0x05
    323a:	42 30       	cpi	r20, 0x02	; 2
    323c:	51 05       	cpc	r21, r1
    323e:	61 f1       	breq	.+88     	; 0x3298 <dio_get_level+0x9e>
    3240:	8c 81       	ldd	r24, Y+4	; 0x04
    3242:	9d 81       	ldd	r25, Y+5	; 0x05
    3244:	83 30       	cpi	r24, 0x03	; 3
    3246:	91 05       	cpc	r25, r1
    3248:	d1 f1       	breq	.+116    	; 0x32be <dio_get_level+0xc4>
    324a:	4c c0       	rjmp	.+152    	; 0x32e4 <dio_get_level+0xea>
	{
	case DIOA:
		return 0b01&(PINA>>pin);
    324c:	e9 e3       	ldi	r30, 0x39	; 57
    324e:	f0 e0       	ldi	r31, 0x00	; 0
    3250:	80 81       	ld	r24, Z
    3252:	28 2f       	mov	r18, r24
    3254:	30 e0       	ldi	r19, 0x00	; 0
    3256:	8a 81       	ldd	r24, Y+2	; 0x02
    3258:	88 2f       	mov	r24, r24
    325a:	90 e0       	ldi	r25, 0x00	; 0
    325c:	a9 01       	movw	r20, r18
    325e:	02 c0       	rjmp	.+4      	; 0x3264 <dio_get_level+0x6a>
    3260:	55 95       	asr	r21
    3262:	47 95       	ror	r20
    3264:	8a 95       	dec	r24
    3266:	e2 f7       	brpl	.-8      	; 0x3260 <dio_get_level+0x66>
    3268:	ca 01       	movw	r24, r20
    326a:	58 2f       	mov	r21, r24
    326c:	51 70       	andi	r21, 0x01	; 1
    326e:	5b 83       	std	Y+3, r21	; 0x03
    3270:	3a c0       	rjmp	.+116    	; 0x32e6 <dio_get_level+0xec>
		break;
	case DIOB:
		return 0b01&(PINB>>pin);
    3272:	e6 e3       	ldi	r30, 0x36	; 54
    3274:	f0 e0       	ldi	r31, 0x00	; 0
    3276:	80 81       	ld	r24, Z
    3278:	28 2f       	mov	r18, r24
    327a:	30 e0       	ldi	r19, 0x00	; 0
    327c:	8a 81       	ldd	r24, Y+2	; 0x02
    327e:	88 2f       	mov	r24, r24
    3280:	90 e0       	ldi	r25, 0x00	; 0
    3282:	a9 01       	movw	r20, r18
    3284:	02 c0       	rjmp	.+4      	; 0x328a <dio_get_level+0x90>
    3286:	55 95       	asr	r21
    3288:	47 95       	ror	r20
    328a:	8a 95       	dec	r24
    328c:	e2 f7       	brpl	.-8      	; 0x3286 <dio_get_level+0x8c>
    328e:	ca 01       	movw	r24, r20
    3290:	58 2f       	mov	r21, r24
    3292:	51 70       	andi	r21, 0x01	; 1
    3294:	5b 83       	std	Y+3, r21	; 0x03
    3296:	27 c0       	rjmp	.+78     	; 0x32e6 <dio_get_level+0xec>
		break;
	case DIOC:
		return 0b01&(PINC>>pin);
    3298:	e3 e3       	ldi	r30, 0x33	; 51
    329a:	f0 e0       	ldi	r31, 0x00	; 0
    329c:	80 81       	ld	r24, Z
    329e:	28 2f       	mov	r18, r24
    32a0:	30 e0       	ldi	r19, 0x00	; 0
    32a2:	8a 81       	ldd	r24, Y+2	; 0x02
    32a4:	88 2f       	mov	r24, r24
    32a6:	90 e0       	ldi	r25, 0x00	; 0
    32a8:	a9 01       	movw	r20, r18
    32aa:	02 c0       	rjmp	.+4      	; 0x32b0 <dio_get_level+0xb6>
    32ac:	55 95       	asr	r21
    32ae:	47 95       	ror	r20
    32b0:	8a 95       	dec	r24
    32b2:	e2 f7       	brpl	.-8      	; 0x32ac <dio_get_level+0xb2>
    32b4:	ca 01       	movw	r24, r20
    32b6:	58 2f       	mov	r21, r24
    32b8:	51 70       	andi	r21, 0x01	; 1
    32ba:	5b 83       	std	Y+3, r21	; 0x03
    32bc:	14 c0       	rjmp	.+40     	; 0x32e6 <dio_get_level+0xec>
		break;
	case DIOD:
		return 0b01&(PIND>>pin);
    32be:	e0 e3       	ldi	r30, 0x30	; 48
    32c0:	f0 e0       	ldi	r31, 0x00	; 0
    32c2:	80 81       	ld	r24, Z
    32c4:	28 2f       	mov	r18, r24
    32c6:	30 e0       	ldi	r19, 0x00	; 0
    32c8:	8a 81       	ldd	r24, Y+2	; 0x02
    32ca:	88 2f       	mov	r24, r24
    32cc:	90 e0       	ldi	r25, 0x00	; 0
    32ce:	a9 01       	movw	r20, r18
    32d0:	02 c0       	rjmp	.+4      	; 0x32d6 <dio_get_level+0xdc>
    32d2:	55 95       	asr	r21
    32d4:	47 95       	ror	r20
    32d6:	8a 95       	dec	r24
    32d8:	e2 f7       	brpl	.-8      	; 0x32d2 <dio_get_level+0xd8>
    32da:	ca 01       	movw	r24, r20
    32dc:	58 2f       	mov	r21, r24
    32de:	51 70       	andi	r21, 0x01	; 1
    32e0:	5b 83       	std	Y+3, r21	; 0x03
    32e2:	01 c0       	rjmp	.+2      	; 0x32e6 <dio_get_level+0xec>
    32e4:	02 c0       	rjmp	.+4      	; 0x32ea <dio_get_level+0xf0>
		break;

	default:
		break;
	}
}
    32e6:	8b 81       	ldd	r24, Y+3	; 0x03
    32e8:	8e 83       	std	Y+6, r24	; 0x06
    32ea:	8e 81       	ldd	r24, Y+6	; 0x06
    32ec:	26 96       	adiw	r28, 0x06	; 6
    32ee:	0f b6       	in	r0, 0x3f	; 63
    32f0:	f8 94       	cli
    32f2:	de bf       	out	0x3e, r29	; 62
    32f4:	0f be       	out	0x3f, r0	; 63
    32f6:	cd bf       	out	0x3d, r28	; 61
    32f8:	cf 91       	pop	r28
    32fa:	df 91       	pop	r29
    32fc:	08 95       	ret

000032fe <dio_set_port_direction>:

void dio_set_port_direction(dio_t port,  dio_direction_t direction)
{
    32fe:	df 93       	push	r29
    3300:	cf 93       	push	r28
    3302:	00 d0       	rcall	.+0      	; 0x3304 <dio_set_port_direction+0x6>
    3304:	00 d0       	rcall	.+0      	; 0x3306 <dio_set_port_direction+0x8>
    3306:	cd b7       	in	r28, 0x3d	; 61
    3308:	de b7       	in	r29, 0x3e	; 62
    330a:	89 83       	std	Y+1, r24	; 0x01
    330c:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    330e:	89 81       	ldd	r24, Y+1	; 0x01
    3310:	28 2f       	mov	r18, r24
    3312:	30 e0       	ldi	r19, 0x00	; 0
    3314:	3c 83       	std	Y+4, r19	; 0x04
    3316:	2b 83       	std	Y+3, r18	; 0x03
    3318:	8b 81       	ldd	r24, Y+3	; 0x03
    331a:	9c 81       	ldd	r25, Y+4	; 0x04
    331c:	81 30       	cpi	r24, 0x01	; 1
    331e:	91 05       	cpc	r25, r1
    3320:	d1 f0       	breq	.+52     	; 0x3356 <dio_set_port_direction+0x58>
    3322:	2b 81       	ldd	r18, Y+3	; 0x03
    3324:	3c 81       	ldd	r19, Y+4	; 0x04
    3326:	22 30       	cpi	r18, 0x02	; 2
    3328:	31 05       	cpc	r19, r1
    332a:	2c f4       	brge	.+10     	; 0x3336 <dio_set_port_direction+0x38>
    332c:	8b 81       	ldd	r24, Y+3	; 0x03
    332e:	9c 81       	ldd	r25, Y+4	; 0x04
    3330:	00 97       	sbiw	r24, 0x00	; 0
    3332:	61 f0       	breq	.+24     	; 0x334c <dio_set_port_direction+0x4e>
    3334:	1e c0       	rjmp	.+60     	; 0x3372 <dio_set_port_direction+0x74>
    3336:	2b 81       	ldd	r18, Y+3	; 0x03
    3338:	3c 81       	ldd	r19, Y+4	; 0x04
    333a:	22 30       	cpi	r18, 0x02	; 2
    333c:	31 05       	cpc	r19, r1
    333e:	81 f0       	breq	.+32     	; 0x3360 <dio_set_port_direction+0x62>
    3340:	8b 81       	ldd	r24, Y+3	; 0x03
    3342:	9c 81       	ldd	r25, Y+4	; 0x04
    3344:	83 30       	cpi	r24, 0x03	; 3
    3346:	91 05       	cpc	r25, r1
    3348:	81 f0       	breq	.+32     	; 0x336a <dio_set_port_direction+0x6c>
    334a:	13 c0       	rjmp	.+38     	; 0x3372 <dio_set_port_direction+0x74>
		{
		case DIOA:
			/* code */
			DDRA =  direction;
    334c:	ea e3       	ldi	r30, 0x3A	; 58
    334e:	f0 e0       	ldi	r31, 0x00	; 0
    3350:	8a 81       	ldd	r24, Y+2	; 0x02
    3352:	80 83       	st	Z, r24
    3354:	0e c0       	rjmp	.+28     	; 0x3372 <dio_set_port_direction+0x74>
			break;
		case DIOB:
			DDRB =  direction;
    3356:	e7 e3       	ldi	r30, 0x37	; 55
    3358:	f0 e0       	ldi	r31, 0x00	; 0
    335a:	8a 81       	ldd	r24, Y+2	; 0x02
    335c:	80 83       	st	Z, r24
    335e:	09 c0       	rjmp	.+18     	; 0x3372 <dio_set_port_direction+0x74>
			/* code */
			break;
		case DIOC:
			/* code */
			DDRC =  direction;
    3360:	e4 e3       	ldi	r30, 0x34	; 52
    3362:	f0 e0       	ldi	r31, 0x00	; 0
    3364:	8a 81       	ldd	r24, Y+2	; 0x02
    3366:	80 83       	st	Z, r24
    3368:	04 c0       	rjmp	.+8      	; 0x3372 <dio_set_port_direction+0x74>
			break;
		case DIOD:
			/* code */
			DDRC =  direction;
    336a:	e4 e3       	ldi	r30, 0x34	; 52
    336c:	f0 e0       	ldi	r31, 0x00	; 0
    336e:	8a 81       	ldd	r24, Y+2	; 0x02
    3370:	80 83       	st	Z, r24

		default:
			//report error
			break;
		}
}
    3372:	0f 90       	pop	r0
    3374:	0f 90       	pop	r0
    3376:	0f 90       	pop	r0
    3378:	0f 90       	pop	r0
    337a:	cf 91       	pop	r28
    337c:	df 91       	pop	r29
    337e:	08 95       	ret

00003380 <dio_set_port_level>:

void dio_set_port_level(dio_t port, dio_level_t value)
{
    3380:	df 93       	push	r29
    3382:	cf 93       	push	r28
    3384:	00 d0       	rcall	.+0      	; 0x3386 <dio_set_port_level+0x6>
    3386:	00 d0       	rcall	.+0      	; 0x3388 <dio_set_port_level+0x8>
    3388:	cd b7       	in	r28, 0x3d	; 61
    338a:	de b7       	in	r29, 0x3e	; 62
    338c:	89 83       	std	Y+1, r24	; 0x01
    338e:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    3390:	89 81       	ldd	r24, Y+1	; 0x01
    3392:	28 2f       	mov	r18, r24
    3394:	30 e0       	ldi	r19, 0x00	; 0
    3396:	3c 83       	std	Y+4, r19	; 0x04
    3398:	2b 83       	std	Y+3, r18	; 0x03
    339a:	8b 81       	ldd	r24, Y+3	; 0x03
    339c:	9c 81       	ldd	r25, Y+4	; 0x04
    339e:	81 30       	cpi	r24, 0x01	; 1
    33a0:	91 05       	cpc	r25, r1
    33a2:	d1 f0       	breq	.+52     	; 0x33d8 <dio_set_port_level+0x58>
    33a4:	2b 81       	ldd	r18, Y+3	; 0x03
    33a6:	3c 81       	ldd	r19, Y+4	; 0x04
    33a8:	22 30       	cpi	r18, 0x02	; 2
    33aa:	31 05       	cpc	r19, r1
    33ac:	2c f4       	brge	.+10     	; 0x33b8 <dio_set_port_level+0x38>
    33ae:	8b 81       	ldd	r24, Y+3	; 0x03
    33b0:	9c 81       	ldd	r25, Y+4	; 0x04
    33b2:	00 97       	sbiw	r24, 0x00	; 0
    33b4:	61 f0       	breq	.+24     	; 0x33ce <dio_set_port_level+0x4e>
    33b6:	1e c0       	rjmp	.+60     	; 0x33f4 <dio_set_port_level+0x74>
    33b8:	2b 81       	ldd	r18, Y+3	; 0x03
    33ba:	3c 81       	ldd	r19, Y+4	; 0x04
    33bc:	22 30       	cpi	r18, 0x02	; 2
    33be:	31 05       	cpc	r19, r1
    33c0:	81 f0       	breq	.+32     	; 0x33e2 <dio_set_port_level+0x62>
    33c2:	8b 81       	ldd	r24, Y+3	; 0x03
    33c4:	9c 81       	ldd	r25, Y+4	; 0x04
    33c6:	83 30       	cpi	r24, 0x03	; 3
    33c8:	91 05       	cpc	r25, r1
    33ca:	81 f0       	breq	.+32     	; 0x33ec <dio_set_port_level+0x6c>
    33cc:	13 c0       	rjmp	.+38     	; 0x33f4 <dio_set_port_level+0x74>
	{
	case DIOA:
		PORTA = value;
    33ce:	eb e3       	ldi	r30, 0x3B	; 59
    33d0:	f0 e0       	ldi	r31, 0x00	; 0
    33d2:	8a 81       	ldd	r24, Y+2	; 0x02
    33d4:	80 83       	st	Z, r24
    33d6:	0e c0       	rjmp	.+28     	; 0x33f4 <dio_set_port_level+0x74>
		break;
	case DIOB:
		PORTB = value;
    33d8:	e8 e3       	ldi	r30, 0x38	; 56
    33da:	f0 e0       	ldi	r31, 0x00	; 0
    33dc:	8a 81       	ldd	r24, Y+2	; 0x02
    33de:	80 83       	st	Z, r24
    33e0:	09 c0       	rjmp	.+18     	; 0x33f4 <dio_set_port_level+0x74>
		break;
	case DIOC:
		PORTC = value;
    33e2:	e5 e3       	ldi	r30, 0x35	; 53
    33e4:	f0 e0       	ldi	r31, 0x00	; 0
    33e6:	8a 81       	ldd	r24, Y+2	; 0x02
    33e8:	80 83       	st	Z, r24
    33ea:	04 c0       	rjmp	.+8      	; 0x33f4 <dio_set_port_level+0x74>
		break;
	case DIOD:
		PORTD = value;
    33ec:	e2 e3       	ldi	r30, 0x32	; 50
    33ee:	f0 e0       	ldi	r31, 0x00	; 0
    33f0:	8a 81       	ldd	r24, Y+2	; 0x02
    33f2:	80 83       	st	Z, r24
		break;
	default:
		// report error
		break;
	}
}
    33f4:	0f 90       	pop	r0
    33f6:	0f 90       	pop	r0
    33f8:	0f 90       	pop	r0
    33fa:	0f 90       	pop	r0
    33fc:	cf 91       	pop	r28
    33fe:	df 91       	pop	r29
    3400:	08 95       	ret

00003402 <dio_pin_toggel>:

void dio_pin_toggel(dio_t DIOx, dio_pin_t pin, dio_level_t value)
{
    3402:	df 93       	push	r29
    3404:	cf 93       	push	r28
    3406:	00 d0       	rcall	.+0      	; 0x3408 <dio_pin_toggel+0x6>
    3408:	00 d0       	rcall	.+0      	; 0x340a <dio_pin_toggel+0x8>
    340a:	0f 92       	push	r0
    340c:	cd b7       	in	r28, 0x3d	; 61
    340e:	de b7       	in	r29, 0x3e	; 62
    3410:	89 83       	std	Y+1, r24	; 0x01
    3412:	6a 83       	std	Y+2, r22	; 0x02
    3414:	4b 83       	std	Y+3, r20	; 0x03
	switch (DIOx)
    3416:	89 81       	ldd	r24, Y+1	; 0x01
    3418:	28 2f       	mov	r18, r24
    341a:	30 e0       	ldi	r19, 0x00	; 0
    341c:	3d 83       	std	Y+5, r19	; 0x05
    341e:	2c 83       	std	Y+4, r18	; 0x04
    3420:	8c 81       	ldd	r24, Y+4	; 0x04
    3422:	9d 81       	ldd	r25, Y+5	; 0x05
    3424:	81 30       	cpi	r24, 0x01	; 1
    3426:	91 05       	cpc	r25, r1
    3428:	49 f1       	breq	.+82     	; 0x347c <dio_pin_toggel+0x7a>
    342a:	2c 81       	ldd	r18, Y+4	; 0x04
    342c:	3d 81       	ldd	r19, Y+5	; 0x05
    342e:	22 30       	cpi	r18, 0x02	; 2
    3430:	31 05       	cpc	r19, r1
    3432:	2c f4       	brge	.+10     	; 0x343e <dio_pin_toggel+0x3c>
    3434:	8c 81       	ldd	r24, Y+4	; 0x04
    3436:	9d 81       	ldd	r25, Y+5	; 0x05
    3438:	00 97       	sbiw	r24, 0x00	; 0
    343a:	61 f0       	breq	.+24     	; 0x3454 <dio_pin_toggel+0x52>
    343c:	5a c0       	rjmp	.+180    	; 0x34f2 <dio_pin_toggel+0xf0>
    343e:	2c 81       	ldd	r18, Y+4	; 0x04
    3440:	3d 81       	ldd	r19, Y+5	; 0x05
    3442:	22 30       	cpi	r18, 0x02	; 2
    3444:	31 05       	cpc	r19, r1
    3446:	71 f1       	breq	.+92     	; 0x34a4 <dio_pin_toggel+0xa2>
    3448:	8c 81       	ldd	r24, Y+4	; 0x04
    344a:	9d 81       	ldd	r25, Y+5	; 0x05
    344c:	83 30       	cpi	r24, 0x03	; 3
    344e:	91 05       	cpc	r25, r1
    3450:	e9 f1       	breq	.+122    	; 0x34cc <dio_pin_toggel+0xca>
    3452:	4f c0       	rjmp	.+158    	; 0x34f2 <dio_pin_toggel+0xf0>
	{
	case DIOA:
		/* code */
		PORTA ^= (0x01<<pin);
    3454:	ab e3       	ldi	r26, 0x3B	; 59
    3456:	b0 e0       	ldi	r27, 0x00	; 0
    3458:	eb e3       	ldi	r30, 0x3B	; 59
    345a:	f0 e0       	ldi	r31, 0x00	; 0
    345c:	80 81       	ld	r24, Z
    345e:	48 2f       	mov	r20, r24
    3460:	8a 81       	ldd	r24, Y+2	; 0x02
    3462:	28 2f       	mov	r18, r24
    3464:	30 e0       	ldi	r19, 0x00	; 0
    3466:	81 e0       	ldi	r24, 0x01	; 1
    3468:	90 e0       	ldi	r25, 0x00	; 0
    346a:	02 2e       	mov	r0, r18
    346c:	02 c0       	rjmp	.+4      	; 0x3472 <dio_pin_toggel+0x70>
    346e:	88 0f       	add	r24, r24
    3470:	99 1f       	adc	r25, r25
    3472:	0a 94       	dec	r0
    3474:	e2 f7       	brpl	.-8      	; 0x346e <dio_pin_toggel+0x6c>
    3476:	84 27       	eor	r24, r20
    3478:	8c 93       	st	X, r24
    347a:	3b c0       	rjmp	.+118    	; 0x34f2 <dio_pin_toggel+0xf0>
		break;
	case DIOB:
		PORTB ^= (0x01<<pin);
    347c:	a8 e3       	ldi	r26, 0x38	; 56
    347e:	b0 e0       	ldi	r27, 0x00	; 0
    3480:	e8 e3       	ldi	r30, 0x38	; 56
    3482:	f0 e0       	ldi	r31, 0x00	; 0
    3484:	80 81       	ld	r24, Z
    3486:	48 2f       	mov	r20, r24
    3488:	8a 81       	ldd	r24, Y+2	; 0x02
    348a:	28 2f       	mov	r18, r24
    348c:	30 e0       	ldi	r19, 0x00	; 0
    348e:	81 e0       	ldi	r24, 0x01	; 1
    3490:	90 e0       	ldi	r25, 0x00	; 0
    3492:	02 2e       	mov	r0, r18
    3494:	02 c0       	rjmp	.+4      	; 0x349a <dio_pin_toggel+0x98>
    3496:	88 0f       	add	r24, r24
    3498:	99 1f       	adc	r25, r25
    349a:	0a 94       	dec	r0
    349c:	e2 f7       	brpl	.-8      	; 0x3496 <dio_pin_toggel+0x94>
    349e:	84 27       	eor	r24, r20
    34a0:	8c 93       	st	X, r24
    34a2:	27 c0       	rjmp	.+78     	; 0x34f2 <dio_pin_toggel+0xf0>
		/* code */
		break;
	case DIOC:
		/* code */
		PORTC ^= (0x01<<pin);
    34a4:	a5 e3       	ldi	r26, 0x35	; 53
    34a6:	b0 e0       	ldi	r27, 0x00	; 0
    34a8:	e5 e3       	ldi	r30, 0x35	; 53
    34aa:	f0 e0       	ldi	r31, 0x00	; 0
    34ac:	80 81       	ld	r24, Z
    34ae:	48 2f       	mov	r20, r24
    34b0:	8a 81       	ldd	r24, Y+2	; 0x02
    34b2:	28 2f       	mov	r18, r24
    34b4:	30 e0       	ldi	r19, 0x00	; 0
    34b6:	81 e0       	ldi	r24, 0x01	; 1
    34b8:	90 e0       	ldi	r25, 0x00	; 0
    34ba:	02 2e       	mov	r0, r18
    34bc:	02 c0       	rjmp	.+4      	; 0x34c2 <dio_pin_toggel+0xc0>
    34be:	88 0f       	add	r24, r24
    34c0:	99 1f       	adc	r25, r25
    34c2:	0a 94       	dec	r0
    34c4:	e2 f7       	brpl	.-8      	; 0x34be <dio_pin_toggel+0xbc>
    34c6:	84 27       	eor	r24, r20
    34c8:	8c 93       	st	X, r24
    34ca:	13 c0       	rjmp	.+38     	; 0x34f2 <dio_pin_toggel+0xf0>
		break;
	case DIOD:
		/* code */
		PORTD ^= (0x01<<pin);
    34cc:	a2 e3       	ldi	r26, 0x32	; 50
    34ce:	b0 e0       	ldi	r27, 0x00	; 0
    34d0:	e2 e3       	ldi	r30, 0x32	; 50
    34d2:	f0 e0       	ldi	r31, 0x00	; 0
    34d4:	80 81       	ld	r24, Z
    34d6:	48 2f       	mov	r20, r24
    34d8:	8a 81       	ldd	r24, Y+2	; 0x02
    34da:	28 2f       	mov	r18, r24
    34dc:	30 e0       	ldi	r19, 0x00	; 0
    34de:	81 e0       	ldi	r24, 0x01	; 1
    34e0:	90 e0       	ldi	r25, 0x00	; 0
    34e2:	02 2e       	mov	r0, r18
    34e4:	02 c0       	rjmp	.+4      	; 0x34ea <dio_pin_toggel+0xe8>
    34e6:	88 0f       	add	r24, r24
    34e8:	99 1f       	adc	r25, r25
    34ea:	0a 94       	dec	r0
    34ec:	e2 f7       	brpl	.-8      	; 0x34e6 <dio_pin_toggel+0xe4>
    34ee:	84 27       	eor	r24, r20
    34f0:	8c 93       	st	X, r24
	default:
		//report error
		break;
	}

}
    34f2:	0f 90       	pop	r0
    34f4:	0f 90       	pop	r0
    34f6:	0f 90       	pop	r0
    34f8:	0f 90       	pop	r0
    34fa:	0f 90       	pop	r0
    34fc:	cf 91       	pop	r28
    34fe:	df 91       	pop	r29
    3500:	08 95       	ret

00003502 <dc_start>:
 *  Author: Pc
 */
 #include "dc.h"

void dc_start()
 {
    3502:	df 93       	push	r29
    3504:	cf 93       	push	r28
    3506:	cd b7       	in	r28, 0x3d	; 61
    3508:	de b7       	in	r29, 0x3e	; 62

	dio_set_level(DC_LEFT_PORT,DC_LEFT_PIN,HIGH);
    350a:	80 e0       	ldi	r24, 0x00	; 0
    350c:	67 e0       	ldi	r22, 0x07	; 7
    350e:	41 e0       	ldi	r20, 0x01	; 1
    3510:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
	dio_set_level(DC_RIGHT_PORT,DC_RIGHT_PIN,LOW);
    3514:	80 e0       	ldi	r24, 0x00	; 0
    3516:	66 e0       	ldi	r22, 0x06	; 6
    3518:	40 e0       	ldi	r20, 0x00	; 0
    351a:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
 }
    351e:	cf 91       	pop	r28
    3520:	df 91       	pop	r29
    3522:	08 95       	ret

00003524 <dc_stop>:

 dc_stop()
 {
    3524:	df 93       	push	r29
    3526:	cf 93       	push	r28
    3528:	cd b7       	in	r28, 0x3d	; 61
    352a:	de b7       	in	r29, 0x3e	; 62

	 dio_set_level(DC_LEFT_PORT,DC_LEFT_PIN,LOW);
    352c:	80 e0       	ldi	r24, 0x00	; 0
    352e:	67 e0       	ldi	r22, 0x07	; 7
    3530:	40 e0       	ldi	r20, 0x00	; 0
    3532:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
	 dio_set_level(DC_RIGHT_PORT,DC_RIGHT_PIN,LOW);
    3536:	80 e0       	ldi	r24, 0x00	; 0
    3538:	66 e0       	ldi	r22, 0x06	; 6
    353a:	40 e0       	ldi	r20, 0x00	; 0
    353c:	0e 94 25 18 	call	0x304a	; 0x304a <dio_set_level>
 }
    3540:	cf 91       	pop	r28
    3542:	df 91       	pop	r29
    3544:	08 95       	ret

00003546 <adc_init>:
#include <avr/io.h>



void adc_init(void)
{
    3546:	df 93       	push	r29
    3548:	cf 93       	push	r28
    354a:	cd b7       	in	r28, 0x3d	; 61
    354c:	de b7       	in	r29, 0x3e	; 62
	ADMUX &= ~(0b11<<REFS0);
    354e:	a7 e2       	ldi	r26, 0x27	; 39
    3550:	b0 e0       	ldi	r27, 0x00	; 0
    3552:	e7 e2       	ldi	r30, 0x27	; 39
    3554:	f0 e0       	ldi	r31, 0x00	; 0
    3556:	80 81       	ld	r24, Z
    3558:	8f 73       	andi	r24, 0x3F	; 63
    355a:	8c 93       	st	X, r24
	ADMUX |= ADC_REF_VAL<<REFS0;
    355c:	a7 e2       	ldi	r26, 0x27	; 39
    355e:	b0 e0       	ldi	r27, 0x00	; 0
    3560:	e7 e2       	ldi	r30, 0x27	; 39
    3562:	f0 e0       	ldi	r31, 0x00	; 0
    3564:	80 81       	ld	r24, Z
    3566:	80 64       	ori	r24, 0x40	; 64
    3568:	8c 93       	st	X, r24

	//ADMUX &= ~(0b1<<ADLAR);

	ADCSRA = 0;
    356a:	e6 e2       	ldi	r30, 0x26	; 38
    356c:	f0 e0       	ldi	r31, 0x00	; 0
    356e:	10 82       	st	Z, r1
	ADCSRA |= ADC_AUTO_TRIGGER<<ADATE;
    3570:	a6 e2       	ldi	r26, 0x26	; 38
    3572:	b0 e0       	ldi	r27, 0x00	; 0
    3574:	e6 e2       	ldi	r30, 0x26	; 38
    3576:	f0 e0       	ldi	r31, 0x00	; 0
    3578:	80 81       	ld	r24, Z
    357a:	8c 93       	st	X, r24
	ADCSRA |= ADC_INT_ENABLE<<ADIE;
    357c:	a6 e2       	ldi	r26, 0x26	; 38
    357e:	b0 e0       	ldi	r27, 0x00	; 0
    3580:	e6 e2       	ldi	r30, 0x26	; 38
    3582:	f0 e0       	ldi	r31, 0x00	; 0
    3584:	80 81       	ld	r24, Z
    3586:	88 60       	ori	r24, 0x08	; 8
    3588:	8c 93       	st	X, r24
	ADCSRA |= ADC_PRESCALLER_SEL<<ADPS0;
    358a:	a6 e2       	ldi	r26, 0x26	; 38
    358c:	b0 e0       	ldi	r27, 0x00	; 0
    358e:	e6 e2       	ldi	r30, 0x26	; 38
    3590:	f0 e0       	ldi	r31, 0x00	; 0
    3592:	80 81       	ld	r24, Z
    3594:	83 60       	ori	r24, 0x03	; 3
    3596:	8c 93       	st	X, r24

	//enable adc
	ADCSRA |= 0b1<<ADEN;
    3598:	a6 e2       	ldi	r26, 0x26	; 38
    359a:	b0 e0       	ldi	r27, 0x00	; 0
    359c:	e6 e2       	ldi	r30, 0x26	; 38
    359e:	f0 e0       	ldi	r31, 0x00	; 0
    35a0:	80 81       	ld	r24, Z
    35a2:	80 68       	ori	r24, 0x80	; 128
    35a4:	8c 93       	st	X, r24
}
    35a6:	cf 91       	pop	r28
    35a8:	df 91       	pop	r29
    35aa:	08 95       	ret

000035ac <adc_select_channel>:

void adc_select_channel(uint8_t channel)
{
    35ac:	df 93       	push	r29
    35ae:	cf 93       	push	r28
    35b0:	0f 92       	push	r0
    35b2:	cd b7       	in	r28, 0x3d	; 61
    35b4:	de b7       	in	r29, 0x3e	; 62
    35b6:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= ~(0b11111<<MUX0);
    35b8:	a7 e2       	ldi	r26, 0x27	; 39
    35ba:	b0 e0       	ldi	r27, 0x00	; 0
    35bc:	e7 e2       	ldi	r30, 0x27	; 39
    35be:	f0 e0       	ldi	r31, 0x00	; 0
    35c0:	80 81       	ld	r24, Z
    35c2:	80 7e       	andi	r24, 0xE0	; 224
    35c4:	8c 93       	st	X, r24
	ADMUX |= channel<<MUX0;
    35c6:	a7 e2       	ldi	r26, 0x27	; 39
    35c8:	b0 e0       	ldi	r27, 0x00	; 0
    35ca:	e7 e2       	ldi	r30, 0x27	; 39
    35cc:	f0 e0       	ldi	r31, 0x00	; 0
    35ce:	90 81       	ld	r25, Z
    35d0:	89 81       	ldd	r24, Y+1	; 0x01
    35d2:	89 2b       	or	r24, r25
    35d4:	8c 93       	st	X, r24
}
    35d6:	0f 90       	pop	r0
    35d8:	cf 91       	pop	r28
    35da:	df 91       	pop	r29
    35dc:	08 95       	ret

000035de <adc_set_trigger>:

void adc_set_trigger(uint8_t state)
{
    35de:	df 93       	push	r29
    35e0:	cf 93       	push	r28
    35e2:	0f 92       	push	r0
    35e4:	cd b7       	in	r28, 0x3d	; 61
    35e6:	de b7       	in	r29, 0x3e	; 62
    35e8:	89 83       	std	Y+1, r24	; 0x01
	if(state == 0)
    35ea:	89 81       	ldd	r24, Y+1	; 0x01
    35ec:	88 23       	and	r24, r24
    35ee:	41 f4       	brne	.+16     	; 0x3600 <adc_set_trigger+0x22>
	{
		ADCSRA &= ~(0b1<<ADATE);
    35f0:	a6 e2       	ldi	r26, 0x26	; 38
    35f2:	b0 e0       	ldi	r27, 0x00	; 0
    35f4:	e6 e2       	ldi	r30, 0x26	; 38
    35f6:	f0 e0       	ldi	r31, 0x00	; 0
    35f8:	80 81       	ld	r24, Z
    35fa:	8f 7d       	andi	r24, 0xDF	; 223
    35fc:	8c 93       	st	X, r24
    35fe:	07 c0       	rjmp	.+14     	; 0x360e <adc_set_trigger+0x30>
	}
	else
	{
		ADCSRA |= 0b1<<ADATE;
    3600:	a6 e2       	ldi	r26, 0x26	; 38
    3602:	b0 e0       	ldi	r27, 0x00	; 0
    3604:	e6 e2       	ldi	r30, 0x26	; 38
    3606:	f0 e0       	ldi	r31, 0x00	; 0
    3608:	80 81       	ld	r24, Z
    360a:	80 62       	ori	r24, 0x20	; 32
    360c:	8c 93       	st	X, r24
	}
}
    360e:	0f 90       	pop	r0
    3610:	cf 91       	pop	r28
    3612:	df 91       	pop	r29
    3614:	08 95       	ret

00003616 <adc_select_trigger>:

void adc_select_trigger(adc_trigger_t trigger)
{
    3616:	df 93       	push	r29
    3618:	cf 93       	push	r28
    361a:	0f 92       	push	r0
    361c:	cd b7       	in	r28, 0x3d	; 61
    361e:	de b7       	in	r29, 0x3e	; 62
    3620:	89 83       	std	Y+1, r24	; 0x01
	SFIOR &= ~(0b111<<ADTS0);
    3622:	a0 e5       	ldi	r26, 0x50	; 80
    3624:	b0 e0       	ldi	r27, 0x00	; 0
    3626:	e0 e5       	ldi	r30, 0x50	; 80
    3628:	f0 e0       	ldi	r31, 0x00	; 0
    362a:	80 81       	ld	r24, Z
    362c:	8f 71       	andi	r24, 0x1F	; 31
    362e:	8c 93       	st	X, r24
	SFIOR |= trigger<<ADTS0;
    3630:	a0 e5       	ldi	r26, 0x50	; 80
    3632:	b0 e0       	ldi	r27, 0x00	; 0
    3634:	e0 e5       	ldi	r30, 0x50	; 80
    3636:	f0 e0       	ldi	r31, 0x00	; 0
    3638:	80 81       	ld	r24, Z
    363a:	28 2f       	mov	r18, r24
    363c:	89 81       	ldd	r24, Y+1	; 0x01
    363e:	88 2f       	mov	r24, r24
    3640:	90 e0       	ldi	r25, 0x00	; 0
    3642:	88 0f       	add	r24, r24
    3644:	99 1f       	adc	r25, r25
    3646:	82 95       	swap	r24
    3648:	92 95       	swap	r25
    364a:	90 7f       	andi	r25, 0xF0	; 240
    364c:	98 27       	eor	r25, r24
    364e:	80 7f       	andi	r24, 0xF0	; 240
    3650:	98 27       	eor	r25, r24
    3652:	82 2b       	or	r24, r18
    3654:	8c 93       	st	X, r24
}
    3656:	0f 90       	pop	r0
    3658:	cf 91       	pop	r28
    365a:	df 91       	pop	r29
    365c:	08 95       	ret

0000365e <adc_start_conv>:

void adc_start_conv()
{
    365e:	df 93       	push	r29
    3660:	cf 93       	push	r28
    3662:	cd b7       	in	r28, 0x3d	; 61
    3664:	de b7       	in	r29, 0x3e	; 62
	ADCSRA |= 0b1<<ADSC;
    3666:	a6 e2       	ldi	r26, 0x26	; 38
    3668:	b0 e0       	ldi	r27, 0x00	; 0
    366a:	e6 e2       	ldi	r30, 0x26	; 38
    366c:	f0 e0       	ldi	r31, 0x00	; 0
    366e:	80 81       	ld	r24, Z
    3670:	80 64       	ori	r24, 0x40	; 64
    3672:	8c 93       	st	X, r24
}
    3674:	cf 91       	pop	r28
    3676:	df 91       	pop	r29
    3678:	08 95       	ret

0000367a <adc_is_dataready>:

uint8_t adc_is_dataready()
{
    367a:	df 93       	push	r29
    367c:	cf 93       	push	r28
    367e:	0f 92       	push	r0
    3680:	cd b7       	in	r28, 0x3d	; 61
    3682:	de b7       	in	r29, 0x3e	; 62
	uint8_t result = 0x01&(ADCSRA>>ADIF);		//read flag
    3684:	e6 e2       	ldi	r30, 0x26	; 38
    3686:	f0 e0       	ldi	r31, 0x00	; 0
    3688:	80 81       	ld	r24, Z
    368a:	82 95       	swap	r24
    368c:	8f 70       	andi	r24, 0x0F	; 15
    368e:	81 70       	andi	r24, 0x01	; 1
    3690:	89 83       	std	Y+1, r24	; 0x01
	ADCSRA |= 0b1<<ADIF;						//clear flag
    3692:	a6 e2       	ldi	r26, 0x26	; 38
    3694:	b0 e0       	ldi	r27, 0x00	; 0
    3696:	e6 e2       	ldi	r30, 0x26	; 38
    3698:	f0 e0       	ldi	r31, 0x00	; 0
    369a:	80 81       	ld	r24, Z
    369c:	80 61       	ori	r24, 0x10	; 16
    369e:	8c 93       	st	X, r24

	return result;
    36a0:	89 81       	ldd	r24, Y+1	; 0x01
}
    36a2:	0f 90       	pop	r0
    36a4:	cf 91       	pop	r28
    36a6:	df 91       	pop	r29
    36a8:	08 95       	ret

000036aa <adc_get_data>:

uint16_t adc_get_data()
{
    36aa:	df 93       	push	r29
    36ac:	cf 93       	push	r28
    36ae:	00 d0       	rcall	.+0      	; 0x36b0 <adc_get_data+0x6>
    36b0:	cd b7       	in	r28, 0x3d	; 61
    36b2:	de b7       	in	r29, 0x3e	; 62
	uint16_t adc_val;
	adc_val = ADCL;
    36b4:	e4 e2       	ldi	r30, 0x24	; 36
    36b6:	f0 e0       	ldi	r31, 0x00	; 0
    36b8:	80 81       	ld	r24, Z
    36ba:	88 2f       	mov	r24, r24
    36bc:	90 e0       	ldi	r25, 0x00	; 0
    36be:	9a 83       	std	Y+2, r25	; 0x02
    36c0:	89 83       	std	Y+1, r24	; 0x01
	adc_val |= ADCH << 8;
    36c2:	e5 e2       	ldi	r30, 0x25	; 37
    36c4:	f0 e0       	ldi	r31, 0x00	; 0
    36c6:	80 81       	ld	r24, Z
    36c8:	88 2f       	mov	r24, r24
    36ca:	90 e0       	ldi	r25, 0x00	; 0
    36cc:	98 2f       	mov	r25, r24
    36ce:	88 27       	eor	r24, r24
    36d0:	9c 01       	movw	r18, r24
    36d2:	89 81       	ldd	r24, Y+1	; 0x01
    36d4:	9a 81       	ldd	r25, Y+2	; 0x02
    36d6:	82 2b       	or	r24, r18
    36d8:	93 2b       	or	r25, r19
    36da:	9a 83       	std	Y+2, r25	; 0x02
    36dc:	89 83       	std	Y+1, r24	; 0x01

	return adc_val;
    36de:	89 81       	ldd	r24, Y+1	; 0x01
    36e0:	9a 81       	ldd	r25, Y+2	; 0x02
}
    36e2:	0f 90       	pop	r0
    36e4:	0f 90       	pop	r0
    36e6:	cf 91       	pop	r28
    36e8:	df 91       	pop	r29
    36ea:	08 95       	ret

000036ec <i2c_init_master>:
#define SET_BIT(reg, bit_n)		reg |= (0b1<<bit_n)
#define CLR_BIT(reg, bit_n)		reg &= ~(0b1<<bit_n)
#define GET_BIT(reg, bit_n)		((reg>>bit_n)&0x01)

void i2c_init_master(uint8_t address)
{
    36ec:	df 93       	push	r29
    36ee:	cf 93       	push	r28
    36f0:	0f 92       	push	r0
    36f2:	cd b7       	in	r28, 0x3d	; 61
    36f4:	de b7       	in	r29, 0x3e	; 62
    36f6:	89 83       	std	Y+1, r24	; 0x01
	//clock 400khz
	TWBR = 2;
    36f8:	e0 e2       	ldi	r30, 0x20	; 32
    36fa:	f0 e0       	ldi	r31, 0x00	; 0
    36fc:	82 e0       	ldi	r24, 0x02	; 2
    36fe:	80 83       	st	Z, r24
	CLR_BIT(TWSR, TWPS0);
    3700:	a1 e2       	ldi	r26, 0x21	; 33
    3702:	b0 e0       	ldi	r27, 0x00	; 0
    3704:	e1 e2       	ldi	r30, 0x21	; 33
    3706:	f0 e0       	ldi	r31, 0x00	; 0
    3708:	80 81       	ld	r24, Z
    370a:	8e 7f       	andi	r24, 0xFE	; 254
    370c:	8c 93       	st	X, r24
	CLR_BIT(TWSR, TWPS1);
    370e:	a1 e2       	ldi	r26, 0x21	; 33
    3710:	b0 e0       	ldi	r27, 0x00	; 0
    3712:	e1 e2       	ldi	r30, 0x21	; 33
    3714:	f0 e0       	ldi	r31, 0x00	; 0
    3716:	80 81       	ld	r24, Z
    3718:	8d 7f       	andi	r24, 0xFD	; 253
    371a:	8c 93       	st	X, r24

	//clear status bits
	TWSR &= ~(0b111111<<TWS3);
    371c:	a1 e2       	ldi	r26, 0x21	; 33
    371e:	b0 e0       	ldi	r27, 0x00	; 0
    3720:	e1 e2       	ldi	r30, 0x21	; 33
    3722:	f0 e0       	ldi	r31, 0x00	; 0
    3724:	80 81       	ld	r24, Z
    3726:	87 70       	andi	r24, 0x07	; 7
    3728:	8c 93       	st	X, r24
	//set slave address
	TWSR = address<<1;
    372a:	e1 e2       	ldi	r30, 0x21	; 33
    372c:	f0 e0       	ldi	r31, 0x00	; 0
    372e:	89 81       	ldd	r24, Y+1	; 0x01
    3730:	88 0f       	add	r24, r24
    3732:	80 83       	st	Z, r24
	//disable interrupt
	CLR_BIT(TWCR, TWIE);
    3734:	a6 e5       	ldi	r26, 0x56	; 86
    3736:	b0 e0       	ldi	r27, 0x00	; 0
    3738:	e6 e5       	ldi	r30, 0x56	; 86
    373a:	f0 e0       	ldi	r31, 0x00	; 0
    373c:	80 81       	ld	r24, Z
    373e:	8e 7f       	andi	r24, 0xFE	; 254
    3740:	8c 93       	st	X, r24
	//enable i2c
	SET_BIT(TWCR, TWEN);
    3742:	a6 e5       	ldi	r26, 0x56	; 86
    3744:	b0 e0       	ldi	r27, 0x00	; 0
    3746:	e6 e5       	ldi	r30, 0x56	; 86
    3748:	f0 e0       	ldi	r31, 0x00	; 0
    374a:	80 81       	ld	r24, Z
    374c:	84 60       	ori	r24, 0x04	; 4
    374e:	8c 93       	st	X, r24
}
    3750:	0f 90       	pop	r0
    3752:	cf 91       	pop	r28
    3754:	df 91       	pop	r29
    3756:	08 95       	ret

00003758 <i2c_init_slave>:

void i2c_init_slave(uint8_t address)
{
    3758:	df 93       	push	r29
    375a:	cf 93       	push	r28
    375c:	0f 92       	push	r0
    375e:	cd b7       	in	r28, 0x3d	; 61
    3760:	de b7       	in	r29, 0x3e	; 62
    3762:	89 83       	std	Y+1, r24	; 0x01
	//clear status bits
	TWSR &= ~(0b111111<<TWS3);
    3764:	a1 e2       	ldi	r26, 0x21	; 33
    3766:	b0 e0       	ldi	r27, 0x00	; 0
    3768:	e1 e2       	ldi	r30, 0x21	; 33
    376a:	f0 e0       	ldi	r31, 0x00	; 0
    376c:	80 81       	ld	r24, Z
    376e:	87 70       	andi	r24, 0x07	; 7
    3770:	8c 93       	st	X, r24
	//set slave address
	TWSR = address<<1;
    3772:	e1 e2       	ldi	r30, 0x21	; 33
    3774:	f0 e0       	ldi	r31, 0x00	; 0
    3776:	89 81       	ldd	r24, Y+1	; 0x01
    3778:	88 0f       	add	r24, r24
    377a:	80 83       	st	Z, r24
	//disable interrupt
	CLR_BIT(TWCR, TWIE);
    377c:	a6 e5       	ldi	r26, 0x56	; 86
    377e:	b0 e0       	ldi	r27, 0x00	; 0
    3780:	e6 e5       	ldi	r30, 0x56	; 86
    3782:	f0 e0       	ldi	r31, 0x00	; 0
    3784:	80 81       	ld	r24, Z
    3786:	8e 7f       	andi	r24, 0xFE	; 254
    3788:	8c 93       	st	X, r24
	//enable i2c
	SET_BIT(TWCR, TWEN);
    378a:	a6 e5       	ldi	r26, 0x56	; 86
    378c:	b0 e0       	ldi	r27, 0x00	; 0
    378e:	e6 e5       	ldi	r30, 0x56	; 86
    3790:	f0 e0       	ldi	r31, 0x00	; 0
    3792:	80 81       	ld	r24, Z
    3794:	84 60       	ori	r24, 0x04	; 4
    3796:	8c 93       	st	X, r24
}
    3798:	0f 90       	pop	r0
    379a:	cf 91       	pop	r28
    379c:	df 91       	pop	r29
    379e:	08 95       	ret

000037a0 <i2c_set_start>:

i2c_err_t i2c_set_start()
{
    37a0:	df 93       	push	r29
    37a2:	cf 93       	push	r28
    37a4:	cd b7       	in	r28, 0x3d	; 61
    37a6:	de b7       	in	r29, 0x3e	; 62
    37a8:	60 97       	sbiw	r28, 0x10	; 16
    37aa:	0f b6       	in	r0, 0x3f	; 63
    37ac:	f8 94       	cli
    37ae:	de bf       	out	0x3e, r29	; 62
    37b0:	0f be       	out	0x3f, r0	; 63
    37b2:	cd bf       	out	0x3d, r28	; 61
	i2c_err_t err = I2C_OK;
    37b4:	18 8a       	std	Y+16, r1	; 0x10
	uint8_t timeout = 0;
    37b6:	1f 86       	std	Y+15, r1	; 0x0f
	SET_BIT(TWCR, TWSTA);
    37b8:	a6 e5       	ldi	r26, 0x56	; 86
    37ba:	b0 e0       	ldi	r27, 0x00	; 0
    37bc:	e6 e5       	ldi	r30, 0x56	; 86
    37be:	f0 e0       	ldi	r31, 0x00	; 0
    37c0:	80 81       	ld	r24, Z
    37c2:	80 62       	ori	r24, 0x20	; 32
    37c4:	8c 93       	st	X, r24
	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    37c6:	e6 e5       	ldi	r30, 0x56	; 86
    37c8:	f0 e0       	ldi	r31, 0x00	; 0
    37ca:	80 81       	ld	r24, Z
    37cc:	88 23       	and	r24, r24
    37ce:	0c f4       	brge	.+2      	; 0x37d2 <i2c_set_start+0x32>
    37d0:	76 c0       	rjmp	.+236    	; 0x38be <i2c_set_start+0x11e>
    37d2:	80 e0       	ldi	r24, 0x00	; 0
    37d4:	90 e0       	ldi	r25, 0x00	; 0
    37d6:	a0 e8       	ldi	r26, 0x80	; 128
    37d8:	bf e3       	ldi	r27, 0x3F	; 63
    37da:	8b 87       	std	Y+11, r24	; 0x0b
    37dc:	9c 87       	std	Y+12, r25	; 0x0c
    37de:	ad 87       	std	Y+13, r26	; 0x0d
    37e0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37e2:	6b 85       	ldd	r22, Y+11	; 0x0b
    37e4:	7c 85       	ldd	r23, Y+12	; 0x0c
    37e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    37e8:	9e 85       	ldd	r25, Y+14	; 0x0e
    37ea:	20 e0       	ldi	r18, 0x00	; 0
    37ec:	30 e0       	ldi	r19, 0x00	; 0
    37ee:	4a ef       	ldi	r20, 0xFA	; 250
    37f0:	54 e4       	ldi	r21, 0x44	; 68
    37f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37f6:	dc 01       	movw	r26, r24
    37f8:	cb 01       	movw	r24, r22
    37fa:	8f 83       	std	Y+7, r24	; 0x07
    37fc:	98 87       	std	Y+8, r25	; 0x08
    37fe:	a9 87       	std	Y+9, r26	; 0x09
    3800:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3802:	6f 81       	ldd	r22, Y+7	; 0x07
    3804:	78 85       	ldd	r23, Y+8	; 0x08
    3806:	89 85       	ldd	r24, Y+9	; 0x09
    3808:	9a 85       	ldd	r25, Y+10	; 0x0a
    380a:	20 e0       	ldi	r18, 0x00	; 0
    380c:	30 e0       	ldi	r19, 0x00	; 0
    380e:	40 e8       	ldi	r20, 0x80	; 128
    3810:	5f e3       	ldi	r21, 0x3F	; 63
    3812:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3816:	88 23       	and	r24, r24
    3818:	2c f4       	brge	.+10     	; 0x3824 <i2c_set_start+0x84>
		__ticks = 1;
    381a:	81 e0       	ldi	r24, 0x01	; 1
    381c:	90 e0       	ldi	r25, 0x00	; 0
    381e:	9e 83       	std	Y+6, r25	; 0x06
    3820:	8d 83       	std	Y+5, r24	; 0x05
    3822:	3f c0       	rjmp	.+126    	; 0x38a2 <i2c_set_start+0x102>
	else if (__tmp > 65535)
    3824:	6f 81       	ldd	r22, Y+7	; 0x07
    3826:	78 85       	ldd	r23, Y+8	; 0x08
    3828:	89 85       	ldd	r24, Y+9	; 0x09
    382a:	9a 85       	ldd	r25, Y+10	; 0x0a
    382c:	20 e0       	ldi	r18, 0x00	; 0
    382e:	3f ef       	ldi	r19, 0xFF	; 255
    3830:	4f e7       	ldi	r20, 0x7F	; 127
    3832:	57 e4       	ldi	r21, 0x47	; 71
    3834:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3838:	18 16       	cp	r1, r24
    383a:	4c f5       	brge	.+82     	; 0x388e <i2c_set_start+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    383c:	6b 85       	ldd	r22, Y+11	; 0x0b
    383e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3840:	8d 85       	ldd	r24, Y+13	; 0x0d
    3842:	9e 85       	ldd	r25, Y+14	; 0x0e
    3844:	20 e0       	ldi	r18, 0x00	; 0
    3846:	30 e0       	ldi	r19, 0x00	; 0
    3848:	40 e2       	ldi	r20, 0x20	; 32
    384a:	51 e4       	ldi	r21, 0x41	; 65
    384c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3850:	dc 01       	movw	r26, r24
    3852:	cb 01       	movw	r24, r22
    3854:	bc 01       	movw	r22, r24
    3856:	cd 01       	movw	r24, r26
    3858:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    385c:	dc 01       	movw	r26, r24
    385e:	cb 01       	movw	r24, r22
    3860:	9e 83       	std	Y+6, r25	; 0x06
    3862:	8d 83       	std	Y+5, r24	; 0x05
    3864:	0f c0       	rjmp	.+30     	; 0x3884 <i2c_set_start+0xe4>
    3866:	88 ec       	ldi	r24, 0xC8	; 200
    3868:	90 e0       	ldi	r25, 0x00	; 0
    386a:	9c 83       	std	Y+4, r25	; 0x04
    386c:	8b 83       	std	Y+3, r24	; 0x03
    386e:	8b 81       	ldd	r24, Y+3	; 0x03
    3870:	9c 81       	ldd	r25, Y+4	; 0x04
    3872:	01 97       	sbiw	r24, 0x01	; 1
    3874:	f1 f7       	brne	.-4      	; 0x3872 <i2c_set_start+0xd2>
    3876:	9c 83       	std	Y+4, r25	; 0x04
    3878:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    387a:	8d 81       	ldd	r24, Y+5	; 0x05
    387c:	9e 81       	ldd	r25, Y+6	; 0x06
    387e:	01 97       	sbiw	r24, 0x01	; 1
    3880:	9e 83       	std	Y+6, r25	; 0x06
    3882:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3884:	8d 81       	ldd	r24, Y+5	; 0x05
    3886:	9e 81       	ldd	r25, Y+6	; 0x06
    3888:	00 97       	sbiw	r24, 0x00	; 0
    388a:	69 f7       	brne	.-38     	; 0x3866 <i2c_set_start+0xc6>
    388c:	14 c0       	rjmp	.+40     	; 0x38b6 <i2c_set_start+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    388e:	6f 81       	ldd	r22, Y+7	; 0x07
    3890:	78 85       	ldd	r23, Y+8	; 0x08
    3892:	89 85       	ldd	r24, Y+9	; 0x09
    3894:	9a 85       	ldd	r25, Y+10	; 0x0a
    3896:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    389a:	dc 01       	movw	r26, r24
    389c:	cb 01       	movw	r24, r22
    389e:	9e 83       	std	Y+6, r25	; 0x06
    38a0:	8d 83       	std	Y+5, r24	; 0x05
    38a2:	8d 81       	ldd	r24, Y+5	; 0x05
    38a4:	9e 81       	ldd	r25, Y+6	; 0x06
    38a6:	9a 83       	std	Y+2, r25	; 0x02
    38a8:	89 83       	std	Y+1, r24	; 0x01
    38aa:	89 81       	ldd	r24, Y+1	; 0x01
    38ac:	9a 81       	ldd	r25, Y+2	; 0x02
    38ae:	01 97       	sbiw	r24, 0x01	; 1
    38b0:	f1 f7       	brne	.-4      	; 0x38ae <i2c_set_start+0x10e>
    38b2:	9a 83       	std	Y+2, r25	; 0x02
    38b4:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(1);
		timeout++;
    38b6:	8f 85       	ldd	r24, Y+15	; 0x0f
    38b8:	8f 5f       	subi	r24, 0xFF	; 255
    38ba:	8f 87       	std	Y+15, r24	; 0x0f
    38bc:	84 cf       	rjmp	.-248    	; 0x37c6 <i2c_set_start+0x26>
	if(timeout == 20000)
	{
		CLR_BIT(TWCR, TWSTA);
		return I2C_TIMEOUT_ERR;
	}
	CLR_BIT(TWCR, TWSTA);
    38be:	a6 e5       	ldi	r26, 0x56	; 86
    38c0:	b0 e0       	ldi	r27, 0x00	; 0
    38c2:	e6 e5       	ldi	r30, 0x56	; 86
    38c4:	f0 e0       	ldi	r31, 0x00	; 0
    38c6:	80 81       	ld	r24, Z
    38c8:	8f 7d       	andi	r24, 0xDF	; 223
    38ca:	8c 93       	st	X, r24

	if((TWSR & 0xF8) != MASTER_START)
    38cc:	e1 e2       	ldi	r30, 0x21	; 33
    38ce:	f0 e0       	ldi	r31, 0x00	; 0
    38d0:	80 81       	ld	r24, Z
    38d2:	88 2f       	mov	r24, r24
    38d4:	90 e0       	ldi	r25, 0x00	; 0
    38d6:	88 7f       	andi	r24, 0xF8	; 248
    38d8:	90 70       	andi	r25, 0x00	; 0
    38da:	88 30       	cpi	r24, 0x08	; 8
    38dc:	91 05       	cpc	r25, r1
    38de:	11 f0       	breq	.+4      	; 0x38e4 <i2c_set_start+0x144>
	{
		err = I2C_START_ERR;
    38e0:	82 e0       	ldi	r24, 0x02	; 2
    38e2:	88 8b       	std	Y+16, r24	; 0x10
	}
//	//clear interrupt flag
//	SET_BIT(TWCR, TWINT);

	return err;
    38e4:	88 89       	ldd	r24, Y+16	; 0x10
}
    38e6:	60 96       	adiw	r28, 0x10	; 16
    38e8:	0f b6       	in	r0, 0x3f	; 63
    38ea:	f8 94       	cli
    38ec:	de bf       	out	0x3e, r29	; 62
    38ee:	0f be       	out	0x3f, r0	; 63
    38f0:	cd bf       	out	0x3d, r28	; 61
    38f2:	cf 91       	pop	r28
    38f4:	df 91       	pop	r29
    38f6:	08 95       	ret

000038f8 <i2c_set_repeatedstart>:

i2c_err_t i2c_set_repeatedstart()
{
    38f8:	df 93       	push	r29
    38fa:	cf 93       	push	r28
    38fc:	cd b7       	in	r28, 0x3d	; 61
    38fe:	de b7       	in	r29, 0x3e	; 62
    3900:	60 97       	sbiw	r28, 0x10	; 16
    3902:	0f b6       	in	r0, 0x3f	; 63
    3904:	f8 94       	cli
    3906:	de bf       	out	0x3e, r29	; 62
    3908:	0f be       	out	0x3f, r0	; 63
    390a:	cd bf       	out	0x3d, r28	; 61
	i2c_err_t err = I2C_OK;
    390c:	18 8a       	std	Y+16, r1	; 0x10
	uint8_t timeout = 0;
    390e:	1f 86       	std	Y+15, r1	; 0x0f
	SET_BIT(TWCR, TWSTA);
    3910:	a6 e5       	ldi	r26, 0x56	; 86
    3912:	b0 e0       	ldi	r27, 0x00	; 0
    3914:	e6 e5       	ldi	r30, 0x56	; 86
    3916:	f0 e0       	ldi	r31, 0x00	; 0
    3918:	80 81       	ld	r24, Z
    391a:	80 62       	ori	r24, 0x20	; 32
    391c:	8c 93       	st	X, r24

	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    391e:	e6 e5       	ldi	r30, 0x56	; 86
    3920:	f0 e0       	ldi	r31, 0x00	; 0
    3922:	80 81       	ld	r24, Z
    3924:	88 23       	and	r24, r24
    3926:	0c f4       	brge	.+2      	; 0x392a <i2c_set_repeatedstart+0x32>
    3928:	76 c0       	rjmp	.+236    	; 0x3a16 <i2c_set_repeatedstart+0x11e>
    392a:	80 e0       	ldi	r24, 0x00	; 0
    392c:	90 e0       	ldi	r25, 0x00	; 0
    392e:	a0 e8       	ldi	r26, 0x80	; 128
    3930:	bf e3       	ldi	r27, 0x3F	; 63
    3932:	8b 87       	std	Y+11, r24	; 0x0b
    3934:	9c 87       	std	Y+12, r25	; 0x0c
    3936:	ad 87       	std	Y+13, r26	; 0x0d
    3938:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    393a:	6b 85       	ldd	r22, Y+11	; 0x0b
    393c:	7c 85       	ldd	r23, Y+12	; 0x0c
    393e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3940:	9e 85       	ldd	r25, Y+14	; 0x0e
    3942:	20 e0       	ldi	r18, 0x00	; 0
    3944:	30 e0       	ldi	r19, 0x00	; 0
    3946:	4a ef       	ldi	r20, 0xFA	; 250
    3948:	54 e4       	ldi	r21, 0x44	; 68
    394a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    394e:	dc 01       	movw	r26, r24
    3950:	cb 01       	movw	r24, r22
    3952:	8f 83       	std	Y+7, r24	; 0x07
    3954:	98 87       	std	Y+8, r25	; 0x08
    3956:	a9 87       	std	Y+9, r26	; 0x09
    3958:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    395a:	6f 81       	ldd	r22, Y+7	; 0x07
    395c:	78 85       	ldd	r23, Y+8	; 0x08
    395e:	89 85       	ldd	r24, Y+9	; 0x09
    3960:	9a 85       	ldd	r25, Y+10	; 0x0a
    3962:	20 e0       	ldi	r18, 0x00	; 0
    3964:	30 e0       	ldi	r19, 0x00	; 0
    3966:	40 e8       	ldi	r20, 0x80	; 128
    3968:	5f e3       	ldi	r21, 0x3F	; 63
    396a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    396e:	88 23       	and	r24, r24
    3970:	2c f4       	brge	.+10     	; 0x397c <i2c_set_repeatedstart+0x84>
		__ticks = 1;
    3972:	81 e0       	ldi	r24, 0x01	; 1
    3974:	90 e0       	ldi	r25, 0x00	; 0
    3976:	9e 83       	std	Y+6, r25	; 0x06
    3978:	8d 83       	std	Y+5, r24	; 0x05
    397a:	3f c0       	rjmp	.+126    	; 0x39fa <i2c_set_repeatedstart+0x102>
	else if (__tmp > 65535)
    397c:	6f 81       	ldd	r22, Y+7	; 0x07
    397e:	78 85       	ldd	r23, Y+8	; 0x08
    3980:	89 85       	ldd	r24, Y+9	; 0x09
    3982:	9a 85       	ldd	r25, Y+10	; 0x0a
    3984:	20 e0       	ldi	r18, 0x00	; 0
    3986:	3f ef       	ldi	r19, 0xFF	; 255
    3988:	4f e7       	ldi	r20, 0x7F	; 127
    398a:	57 e4       	ldi	r21, 0x47	; 71
    398c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3990:	18 16       	cp	r1, r24
    3992:	4c f5       	brge	.+82     	; 0x39e6 <i2c_set_repeatedstart+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3994:	6b 85       	ldd	r22, Y+11	; 0x0b
    3996:	7c 85       	ldd	r23, Y+12	; 0x0c
    3998:	8d 85       	ldd	r24, Y+13	; 0x0d
    399a:	9e 85       	ldd	r25, Y+14	; 0x0e
    399c:	20 e0       	ldi	r18, 0x00	; 0
    399e:	30 e0       	ldi	r19, 0x00	; 0
    39a0:	40 e2       	ldi	r20, 0x20	; 32
    39a2:	51 e4       	ldi	r21, 0x41	; 65
    39a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39a8:	dc 01       	movw	r26, r24
    39aa:	cb 01       	movw	r24, r22
    39ac:	bc 01       	movw	r22, r24
    39ae:	cd 01       	movw	r24, r26
    39b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39b4:	dc 01       	movw	r26, r24
    39b6:	cb 01       	movw	r24, r22
    39b8:	9e 83       	std	Y+6, r25	; 0x06
    39ba:	8d 83       	std	Y+5, r24	; 0x05
    39bc:	0f c0       	rjmp	.+30     	; 0x39dc <i2c_set_repeatedstart+0xe4>
    39be:	88 ec       	ldi	r24, 0xC8	; 200
    39c0:	90 e0       	ldi	r25, 0x00	; 0
    39c2:	9c 83       	std	Y+4, r25	; 0x04
    39c4:	8b 83       	std	Y+3, r24	; 0x03
    39c6:	8b 81       	ldd	r24, Y+3	; 0x03
    39c8:	9c 81       	ldd	r25, Y+4	; 0x04
    39ca:	01 97       	sbiw	r24, 0x01	; 1
    39cc:	f1 f7       	brne	.-4      	; 0x39ca <i2c_set_repeatedstart+0xd2>
    39ce:	9c 83       	std	Y+4, r25	; 0x04
    39d0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39d2:	8d 81       	ldd	r24, Y+5	; 0x05
    39d4:	9e 81       	ldd	r25, Y+6	; 0x06
    39d6:	01 97       	sbiw	r24, 0x01	; 1
    39d8:	9e 83       	std	Y+6, r25	; 0x06
    39da:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39dc:	8d 81       	ldd	r24, Y+5	; 0x05
    39de:	9e 81       	ldd	r25, Y+6	; 0x06
    39e0:	00 97       	sbiw	r24, 0x00	; 0
    39e2:	69 f7       	brne	.-38     	; 0x39be <i2c_set_repeatedstart+0xc6>
    39e4:	14 c0       	rjmp	.+40     	; 0x3a0e <i2c_set_repeatedstart+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39e6:	6f 81       	ldd	r22, Y+7	; 0x07
    39e8:	78 85       	ldd	r23, Y+8	; 0x08
    39ea:	89 85       	ldd	r24, Y+9	; 0x09
    39ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    39ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39f2:	dc 01       	movw	r26, r24
    39f4:	cb 01       	movw	r24, r22
    39f6:	9e 83       	std	Y+6, r25	; 0x06
    39f8:	8d 83       	std	Y+5, r24	; 0x05
    39fa:	8d 81       	ldd	r24, Y+5	; 0x05
    39fc:	9e 81       	ldd	r25, Y+6	; 0x06
    39fe:	9a 83       	std	Y+2, r25	; 0x02
    3a00:	89 83       	std	Y+1, r24	; 0x01
    3a02:	89 81       	ldd	r24, Y+1	; 0x01
    3a04:	9a 81       	ldd	r25, Y+2	; 0x02
    3a06:	01 97       	sbiw	r24, 0x01	; 1
    3a08:	f1 f7       	brne	.-4      	; 0x3a06 <i2c_set_repeatedstart+0x10e>
    3a0a:	9a 83       	std	Y+2, r25	; 0x02
    3a0c:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(1);
		timeout++;
    3a0e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a10:	8f 5f       	subi	r24, 0xFF	; 255
    3a12:	8f 87       	std	Y+15, r24	; 0x0f
    3a14:	84 cf       	rjmp	.-248    	; 0x391e <i2c_set_repeatedstart+0x26>
	if(timeout == 20000)
	{
		CLR_BIT(TWCR, TWSTA);
		return I2C_TIMEOUT_ERR;
	}
	CLR_BIT(TWCR, TWSTA);
    3a16:	a6 e5       	ldi	r26, 0x56	; 86
    3a18:	b0 e0       	ldi	r27, 0x00	; 0
    3a1a:	e6 e5       	ldi	r30, 0x56	; 86
    3a1c:	f0 e0       	ldi	r31, 0x00	; 0
    3a1e:	80 81       	ld	r24, Z
    3a20:	8f 7d       	andi	r24, 0xDF	; 223
    3a22:	8c 93       	st	X, r24

	if(TWSR & 0xF8 != MASTER_START)
    3a24:	e1 e2       	ldi	r30, 0x21	; 33
    3a26:	f0 e0       	ldi	r31, 0x00	; 0
    3a28:	80 81       	ld	r24, Z
    3a2a:	88 2f       	mov	r24, r24
    3a2c:	90 e0       	ldi	r25, 0x00	; 0
    3a2e:	81 70       	andi	r24, 0x01	; 1
    3a30:	90 70       	andi	r25, 0x00	; 0
    3a32:	88 23       	and	r24, r24
    3a34:	11 f0       	breq	.+4      	; 0x3a3a <i2c_set_repeatedstart+0x142>
	{
		err = I2C_RESTART_ERR;
    3a36:	83 e0       	ldi	r24, 0x03	; 3
    3a38:	88 8b       	std	Y+16, r24	; 0x10
	}
	//clear interrupt
	SET_BIT(TWCR, TWINT);
    3a3a:	a6 e5       	ldi	r26, 0x56	; 86
    3a3c:	b0 e0       	ldi	r27, 0x00	; 0
    3a3e:	e6 e5       	ldi	r30, 0x56	; 86
    3a40:	f0 e0       	ldi	r31, 0x00	; 0
    3a42:	80 81       	ld	r24, Z
    3a44:	80 68       	ori	r24, 0x80	; 128
    3a46:	8c 93       	st	X, r24

	return err;
    3a48:	88 89       	ldd	r24, Y+16	; 0x10
}
    3a4a:	60 96       	adiw	r28, 0x10	; 16
    3a4c:	0f b6       	in	r0, 0x3f	; 63
    3a4e:	f8 94       	cli
    3a50:	de bf       	out	0x3e, r29	; 62
    3a52:	0f be       	out	0x3f, r0	; 63
    3a54:	cd bf       	out	0x3d, r28	; 61
    3a56:	cf 91       	pop	r28
    3a58:	df 91       	pop	r29
    3a5a:	08 95       	ret

00003a5c <i2c_set_stop>:

i2c_err_t i2c_set_stop()
{
    3a5c:	df 93       	push	r29
    3a5e:	cf 93       	push	r28
    3a60:	0f 92       	push	r0
    3a62:	cd b7       	in	r28, 0x3d	; 61
    3a64:	de b7       	in	r29, 0x3e	; 62
	i2c_err_t err = I2C_OK;
    3a66:	19 82       	std	Y+1, r1	; 0x01
	SET_BIT(TWCR, TWSTA);
    3a68:	a6 e5       	ldi	r26, 0x56	; 86
    3a6a:	b0 e0       	ldi	r27, 0x00	; 0
    3a6c:	e6 e5       	ldi	r30, 0x56	; 86
    3a6e:	f0 e0       	ldi	r31, 0x00	; 0
    3a70:	80 81       	ld	r24, Z
    3a72:	80 62       	ori	r24, 0x20	; 32
    3a74:	8c 93       	st	X, r24

	return err;
    3a76:	89 81       	ldd	r24, Y+1	; 0x01
}
    3a78:	0f 90       	pop	r0
    3a7a:	cf 91       	pop	r28
    3a7c:	df 91       	pop	r29
    3a7e:	08 95       	ret

00003a80 <i2c_send_addresswrite>:

i2c_err_t i2c_send_addresswrite(uint8_t address)
{
    3a80:	df 93       	push	r29
    3a82:	cf 93       	push	r28
    3a84:	cd b7       	in	r28, 0x3d	; 61
    3a86:	de b7       	in	r29, 0x3e	; 62
    3a88:	63 97       	sbiw	r28, 0x13	; 19
    3a8a:	0f b6       	in	r0, 0x3f	; 63
    3a8c:	f8 94       	cli
    3a8e:	de bf       	out	0x3e, r29	; 62
    3a90:	0f be       	out	0x3f, r0	; 63
    3a92:	cd bf       	out	0x3d, r28	; 61
    3a94:	8a 8b       	std	Y+18, r24	; 0x12
	i2c_err_t err = I2C_OK;
    3a96:	19 8a       	std	Y+17, r1	; 0x11
	TWDR = (address<<1) | WRITE_BIT;
    3a98:	e3 e2       	ldi	r30, 0x23	; 35
    3a9a:	f0 e0       	ldi	r31, 0x00	; 0
    3a9c:	8a 89       	ldd	r24, Y+18	; 0x12
    3a9e:	88 2f       	mov	r24, r24
    3aa0:	90 e0       	ldi	r25, 0x00	; 0
    3aa2:	88 0f       	add	r24, r24
    3aa4:	99 1f       	adc	r25, r25
    3aa6:	81 60       	ori	r24, 0x01	; 1
    3aa8:	80 83       	st	Z, r24
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
    3aaa:	a6 e5       	ldi	r26, 0x56	; 86
    3aac:	b0 e0       	ldi	r27, 0x00	; 0
    3aae:	e6 e5       	ldi	r30, 0x56	; 86
    3ab0:	f0 e0       	ldi	r31, 0x00	; 0
    3ab2:	80 81       	ld	r24, Z
    3ab4:	80 68       	ori	r24, 0x80	; 128
    3ab6:	8c 93       	st	X, r24
	uint16_t timeout = 0;
    3ab8:	18 8a       	std	Y+16, r1	; 0x10
    3aba:	1f 86       	std	Y+15, r1	; 0x0f
    3abc:	77 c0       	rjmp	.+238    	; 0x3bac <i2c_send_addresswrite+0x12c>
	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    3abe:	80 e0       	ldi	r24, 0x00	; 0
    3ac0:	90 e0       	ldi	r25, 0x00	; 0
    3ac2:	a0 e8       	ldi	r26, 0x80	; 128
    3ac4:	bf e3       	ldi	r27, 0x3F	; 63
    3ac6:	8b 87       	std	Y+11, r24	; 0x0b
    3ac8:	9c 87       	std	Y+12, r25	; 0x0c
    3aca:	ad 87       	std	Y+13, r26	; 0x0d
    3acc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ace:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ad0:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ad2:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ad4:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ad6:	20 e0       	ldi	r18, 0x00	; 0
    3ad8:	30 e0       	ldi	r19, 0x00	; 0
    3ada:	4a ef       	ldi	r20, 0xFA	; 250
    3adc:	54 e4       	ldi	r21, 0x44	; 68
    3ade:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ae2:	dc 01       	movw	r26, r24
    3ae4:	cb 01       	movw	r24, r22
    3ae6:	8f 83       	std	Y+7, r24	; 0x07
    3ae8:	98 87       	std	Y+8, r25	; 0x08
    3aea:	a9 87       	std	Y+9, r26	; 0x09
    3aec:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3aee:	6f 81       	ldd	r22, Y+7	; 0x07
    3af0:	78 85       	ldd	r23, Y+8	; 0x08
    3af2:	89 85       	ldd	r24, Y+9	; 0x09
    3af4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3af6:	20 e0       	ldi	r18, 0x00	; 0
    3af8:	30 e0       	ldi	r19, 0x00	; 0
    3afa:	40 e8       	ldi	r20, 0x80	; 128
    3afc:	5f e3       	ldi	r21, 0x3F	; 63
    3afe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3b02:	88 23       	and	r24, r24
    3b04:	2c f4       	brge	.+10     	; 0x3b10 <i2c_send_addresswrite+0x90>
		__ticks = 1;
    3b06:	81 e0       	ldi	r24, 0x01	; 1
    3b08:	90 e0       	ldi	r25, 0x00	; 0
    3b0a:	9e 83       	std	Y+6, r25	; 0x06
    3b0c:	8d 83       	std	Y+5, r24	; 0x05
    3b0e:	3f c0       	rjmp	.+126    	; 0x3b8e <i2c_send_addresswrite+0x10e>
	else if (__tmp > 65535)
    3b10:	6f 81       	ldd	r22, Y+7	; 0x07
    3b12:	78 85       	ldd	r23, Y+8	; 0x08
    3b14:	89 85       	ldd	r24, Y+9	; 0x09
    3b16:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b18:	20 e0       	ldi	r18, 0x00	; 0
    3b1a:	3f ef       	ldi	r19, 0xFF	; 255
    3b1c:	4f e7       	ldi	r20, 0x7F	; 127
    3b1e:	57 e4       	ldi	r21, 0x47	; 71
    3b20:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3b24:	18 16       	cp	r1, r24
    3b26:	4c f5       	brge	.+82     	; 0x3b7a <i2c_send_addresswrite+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b28:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b2a:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b2c:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b2e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b30:	20 e0       	ldi	r18, 0x00	; 0
    3b32:	30 e0       	ldi	r19, 0x00	; 0
    3b34:	40 e2       	ldi	r20, 0x20	; 32
    3b36:	51 e4       	ldi	r21, 0x41	; 65
    3b38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3b3c:	dc 01       	movw	r26, r24
    3b3e:	cb 01       	movw	r24, r22
    3b40:	bc 01       	movw	r22, r24
    3b42:	cd 01       	movw	r24, r26
    3b44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b48:	dc 01       	movw	r26, r24
    3b4a:	cb 01       	movw	r24, r22
    3b4c:	9e 83       	std	Y+6, r25	; 0x06
    3b4e:	8d 83       	std	Y+5, r24	; 0x05
    3b50:	0f c0       	rjmp	.+30     	; 0x3b70 <i2c_send_addresswrite+0xf0>
    3b52:	88 ec       	ldi	r24, 0xC8	; 200
    3b54:	90 e0       	ldi	r25, 0x00	; 0
    3b56:	9c 83       	std	Y+4, r25	; 0x04
    3b58:	8b 83       	std	Y+3, r24	; 0x03
    3b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    3b5c:	9c 81       	ldd	r25, Y+4	; 0x04
    3b5e:	01 97       	sbiw	r24, 0x01	; 1
    3b60:	f1 f7       	brne	.-4      	; 0x3b5e <i2c_send_addresswrite+0xde>
    3b62:	9c 83       	std	Y+4, r25	; 0x04
    3b64:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b66:	8d 81       	ldd	r24, Y+5	; 0x05
    3b68:	9e 81       	ldd	r25, Y+6	; 0x06
    3b6a:	01 97       	sbiw	r24, 0x01	; 1
    3b6c:	9e 83       	std	Y+6, r25	; 0x06
    3b6e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b70:	8d 81       	ldd	r24, Y+5	; 0x05
    3b72:	9e 81       	ldd	r25, Y+6	; 0x06
    3b74:	00 97       	sbiw	r24, 0x00	; 0
    3b76:	69 f7       	brne	.-38     	; 0x3b52 <i2c_send_addresswrite+0xd2>
    3b78:	14 c0       	rjmp	.+40     	; 0x3ba2 <i2c_send_addresswrite+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b7a:	6f 81       	ldd	r22, Y+7	; 0x07
    3b7c:	78 85       	ldd	r23, Y+8	; 0x08
    3b7e:	89 85       	ldd	r24, Y+9	; 0x09
    3b80:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b86:	dc 01       	movw	r26, r24
    3b88:	cb 01       	movw	r24, r22
    3b8a:	9e 83       	std	Y+6, r25	; 0x06
    3b8c:	8d 83       	std	Y+5, r24	; 0x05
    3b8e:	8d 81       	ldd	r24, Y+5	; 0x05
    3b90:	9e 81       	ldd	r25, Y+6	; 0x06
    3b92:	9a 83       	std	Y+2, r25	; 0x02
    3b94:	89 83       	std	Y+1, r24	; 0x01
    3b96:	89 81       	ldd	r24, Y+1	; 0x01
    3b98:	9a 81       	ldd	r25, Y+2	; 0x02
    3b9a:	01 97       	sbiw	r24, 0x01	; 1
    3b9c:	f1 f7       	brne	.-4      	; 0x3b9a <i2c_send_addresswrite+0x11a>
    3b9e:	9a 83       	std	Y+2, r25	; 0x02
    3ba0:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(1);
		timeout++;
    3ba2:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ba4:	98 89       	ldd	r25, Y+16	; 0x10
    3ba6:	01 96       	adiw	r24, 0x01	; 1
    3ba8:	98 8b       	std	Y+16, r25	; 0x10
    3baa:	8f 87       	std	Y+15, r24	; 0x0f
	i2c_err_t err = I2C_OK;
	TWDR = (address<<1) | WRITE_BIT;
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
	uint16_t timeout = 0;
	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    3bac:	e6 e5       	ldi	r30, 0x56	; 86
    3bae:	f0 e0       	ldi	r31, 0x00	; 0
    3bb0:	80 81       	ld	r24, Z
    3bb2:	88 23       	and	r24, r24
    3bb4:	3c f0       	brlt	.+14     	; 0x3bc4 <i2c_send_addresswrite+0x144>
    3bb6:	8f 85       	ldd	r24, Y+15	; 0x0f
    3bb8:	98 89       	ldd	r25, Y+16	; 0x10
    3bba:	2e e4       	ldi	r18, 0x4E	; 78
    3bbc:	80 32       	cpi	r24, 0x20	; 32
    3bbe:	92 07       	cpc	r25, r18
    3bc0:	08 f4       	brcc	.+2      	; 0x3bc4 <i2c_send_addresswrite+0x144>
    3bc2:	7d cf       	rjmp	.-262    	; 0x3abe <i2c_send_addresswrite+0x3e>
	{
		_delay_ms(1);
		timeout++;
	}
	if(timeout == 20000)
    3bc4:	8f 85       	ldd	r24, Y+15	; 0x0f
    3bc6:	98 89       	ldd	r25, Y+16	; 0x10
    3bc8:	2e e4       	ldi	r18, 0x4E	; 78
    3bca:	80 32       	cpi	r24, 0x20	; 32
    3bcc:	92 07       	cpc	r25, r18
    3bce:	19 f4       	brne	.+6      	; 0x3bd6 <i2c_send_addresswrite+0x156>
	{
		return I2C_TIMEOUT_ERR;
    3bd0:	84 e0       	ldi	r24, 0x04	; 4
    3bd2:	8b 8b       	std	Y+19, r24	; 0x13
    3bd4:	0d c0       	rjmp	.+26     	; 0x3bf0 <i2c_send_addresswrite+0x170>
	}

	if(TWSR & 0xF8 != MASTER_WR_SADD_ACK)
    3bd6:	e1 e2       	ldi	r30, 0x21	; 33
    3bd8:	f0 e0       	ldi	r31, 0x00	; 0
    3bda:	80 81       	ld	r24, Z
    3bdc:	88 2f       	mov	r24, r24
    3bde:	90 e0       	ldi	r25, 0x00	; 0
    3be0:	81 70       	andi	r24, 0x01	; 1
    3be2:	90 70       	andi	r25, 0x00	; 0
    3be4:	88 23       	and	r24, r24
    3be6:	11 f0       	breq	.+4      	; 0x3bec <i2c_send_addresswrite+0x16c>
	{
		err = I2C_SLAVE_NACK_ERR;
    3be8:	85 e0       	ldi	r24, 0x05	; 5
    3bea:	89 8b       	std	Y+17, r24	; 0x11
	}

	return err;
    3bec:	29 89       	ldd	r18, Y+17	; 0x11
    3bee:	2b 8b       	std	Y+19, r18	; 0x13
    3bf0:	8b 89       	ldd	r24, Y+19	; 0x13
}
    3bf2:	63 96       	adiw	r28, 0x13	; 19
    3bf4:	0f b6       	in	r0, 0x3f	; 63
    3bf6:	f8 94       	cli
    3bf8:	de bf       	out	0x3e, r29	; 62
    3bfa:	0f be       	out	0x3f, r0	; 63
    3bfc:	cd bf       	out	0x3d, r28	; 61
    3bfe:	cf 91       	pop	r28
    3c00:	df 91       	pop	r29
    3c02:	08 95       	ret

00003c04 <i2c_send_addressread>:

i2c_err_t i2c_send_addressread(uint8_t address)
{
    3c04:	df 93       	push	r29
    3c06:	cf 93       	push	r28
    3c08:	cd b7       	in	r28, 0x3d	; 61
    3c0a:	de b7       	in	r29, 0x3e	; 62
    3c0c:	63 97       	sbiw	r28, 0x13	; 19
    3c0e:	0f b6       	in	r0, 0x3f	; 63
    3c10:	f8 94       	cli
    3c12:	de bf       	out	0x3e, r29	; 62
    3c14:	0f be       	out	0x3f, r0	; 63
    3c16:	cd bf       	out	0x3d, r28	; 61
    3c18:	8a 8b       	std	Y+18, r24	; 0x12
	i2c_err_t err = I2C_OK;
    3c1a:	19 8a       	std	Y+17, r1	; 0x11
	TWDR = (address<<1) | READ_BIT;
    3c1c:	e3 e2       	ldi	r30, 0x23	; 35
    3c1e:	f0 e0       	ldi	r31, 0x00	; 0
    3c20:	8a 89       	ldd	r24, Y+18	; 0x12
    3c22:	88 0f       	add	r24, r24
    3c24:	80 83       	st	Z, r24
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
    3c26:	a6 e5       	ldi	r26, 0x56	; 86
    3c28:	b0 e0       	ldi	r27, 0x00	; 0
    3c2a:	e6 e5       	ldi	r30, 0x56	; 86
    3c2c:	f0 e0       	ldi	r31, 0x00	; 0
    3c2e:	80 81       	ld	r24, Z
    3c30:	80 68       	ori	r24, 0x80	; 128
    3c32:	8c 93       	st	X, r24
	uint16_t timeout = 0;
    3c34:	18 8a       	std	Y+16, r1	; 0x10
    3c36:	1f 86       	std	Y+15, r1	; 0x0f
    3c38:	77 c0       	rjmp	.+238    	; 0x3d28 <i2c_send_addressread+0x124>

	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    3c3a:	80 e0       	ldi	r24, 0x00	; 0
    3c3c:	90 e0       	ldi	r25, 0x00	; 0
    3c3e:	a0 e8       	ldi	r26, 0x80	; 128
    3c40:	bf e3       	ldi	r27, 0x3F	; 63
    3c42:	8b 87       	std	Y+11, r24	; 0x0b
    3c44:	9c 87       	std	Y+12, r25	; 0x0c
    3c46:	ad 87       	std	Y+13, r26	; 0x0d
    3c48:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c4a:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c4c:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c4e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c50:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c52:	20 e0       	ldi	r18, 0x00	; 0
    3c54:	30 e0       	ldi	r19, 0x00	; 0
    3c56:	4a ef       	ldi	r20, 0xFA	; 250
    3c58:	54 e4       	ldi	r21, 0x44	; 68
    3c5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c5e:	dc 01       	movw	r26, r24
    3c60:	cb 01       	movw	r24, r22
    3c62:	8f 83       	std	Y+7, r24	; 0x07
    3c64:	98 87       	std	Y+8, r25	; 0x08
    3c66:	a9 87       	std	Y+9, r26	; 0x09
    3c68:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3c6a:	6f 81       	ldd	r22, Y+7	; 0x07
    3c6c:	78 85       	ldd	r23, Y+8	; 0x08
    3c6e:	89 85       	ldd	r24, Y+9	; 0x09
    3c70:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c72:	20 e0       	ldi	r18, 0x00	; 0
    3c74:	30 e0       	ldi	r19, 0x00	; 0
    3c76:	40 e8       	ldi	r20, 0x80	; 128
    3c78:	5f e3       	ldi	r21, 0x3F	; 63
    3c7a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3c7e:	88 23       	and	r24, r24
    3c80:	2c f4       	brge	.+10     	; 0x3c8c <i2c_send_addressread+0x88>
		__ticks = 1;
    3c82:	81 e0       	ldi	r24, 0x01	; 1
    3c84:	90 e0       	ldi	r25, 0x00	; 0
    3c86:	9e 83       	std	Y+6, r25	; 0x06
    3c88:	8d 83       	std	Y+5, r24	; 0x05
    3c8a:	3f c0       	rjmp	.+126    	; 0x3d0a <i2c_send_addressread+0x106>
	else if (__tmp > 65535)
    3c8c:	6f 81       	ldd	r22, Y+7	; 0x07
    3c8e:	78 85       	ldd	r23, Y+8	; 0x08
    3c90:	89 85       	ldd	r24, Y+9	; 0x09
    3c92:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c94:	20 e0       	ldi	r18, 0x00	; 0
    3c96:	3f ef       	ldi	r19, 0xFF	; 255
    3c98:	4f e7       	ldi	r20, 0x7F	; 127
    3c9a:	57 e4       	ldi	r21, 0x47	; 71
    3c9c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ca0:	18 16       	cp	r1, r24
    3ca2:	4c f5       	brge	.+82     	; 0x3cf6 <i2c_send_addressread+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ca4:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ca6:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ca8:	8d 85       	ldd	r24, Y+13	; 0x0d
    3caa:	9e 85       	ldd	r25, Y+14	; 0x0e
    3cac:	20 e0       	ldi	r18, 0x00	; 0
    3cae:	30 e0       	ldi	r19, 0x00	; 0
    3cb0:	40 e2       	ldi	r20, 0x20	; 32
    3cb2:	51 e4       	ldi	r21, 0x41	; 65
    3cb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cb8:	dc 01       	movw	r26, r24
    3cba:	cb 01       	movw	r24, r22
    3cbc:	bc 01       	movw	r22, r24
    3cbe:	cd 01       	movw	r24, r26
    3cc0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cc4:	dc 01       	movw	r26, r24
    3cc6:	cb 01       	movw	r24, r22
    3cc8:	9e 83       	std	Y+6, r25	; 0x06
    3cca:	8d 83       	std	Y+5, r24	; 0x05
    3ccc:	0f c0       	rjmp	.+30     	; 0x3cec <i2c_send_addressread+0xe8>
    3cce:	88 ec       	ldi	r24, 0xC8	; 200
    3cd0:	90 e0       	ldi	r25, 0x00	; 0
    3cd2:	9c 83       	std	Y+4, r25	; 0x04
    3cd4:	8b 83       	std	Y+3, r24	; 0x03
    3cd6:	8b 81       	ldd	r24, Y+3	; 0x03
    3cd8:	9c 81       	ldd	r25, Y+4	; 0x04
    3cda:	01 97       	sbiw	r24, 0x01	; 1
    3cdc:	f1 f7       	brne	.-4      	; 0x3cda <i2c_send_addressread+0xd6>
    3cde:	9c 83       	std	Y+4, r25	; 0x04
    3ce0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ce2:	8d 81       	ldd	r24, Y+5	; 0x05
    3ce4:	9e 81       	ldd	r25, Y+6	; 0x06
    3ce6:	01 97       	sbiw	r24, 0x01	; 1
    3ce8:	9e 83       	std	Y+6, r25	; 0x06
    3cea:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3cec:	8d 81       	ldd	r24, Y+5	; 0x05
    3cee:	9e 81       	ldd	r25, Y+6	; 0x06
    3cf0:	00 97       	sbiw	r24, 0x00	; 0
    3cf2:	69 f7       	brne	.-38     	; 0x3cce <i2c_send_addressread+0xca>
    3cf4:	14 c0       	rjmp	.+40     	; 0x3d1e <i2c_send_addressread+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3cf6:	6f 81       	ldd	r22, Y+7	; 0x07
    3cf8:	78 85       	ldd	r23, Y+8	; 0x08
    3cfa:	89 85       	ldd	r24, Y+9	; 0x09
    3cfc:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cfe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d02:	dc 01       	movw	r26, r24
    3d04:	cb 01       	movw	r24, r22
    3d06:	9e 83       	std	Y+6, r25	; 0x06
    3d08:	8d 83       	std	Y+5, r24	; 0x05
    3d0a:	8d 81       	ldd	r24, Y+5	; 0x05
    3d0c:	9e 81       	ldd	r25, Y+6	; 0x06
    3d0e:	9a 83       	std	Y+2, r25	; 0x02
    3d10:	89 83       	std	Y+1, r24	; 0x01
    3d12:	89 81       	ldd	r24, Y+1	; 0x01
    3d14:	9a 81       	ldd	r25, Y+2	; 0x02
    3d16:	01 97       	sbiw	r24, 0x01	; 1
    3d18:	f1 f7       	brne	.-4      	; 0x3d16 <i2c_send_addressread+0x112>
    3d1a:	9a 83       	std	Y+2, r25	; 0x02
    3d1c:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(1);
		timeout++;
    3d1e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d20:	98 89       	ldd	r25, Y+16	; 0x10
    3d22:	01 96       	adiw	r24, 0x01	; 1
    3d24:	98 8b       	std	Y+16, r25	; 0x10
    3d26:	8f 87       	std	Y+15, r24	; 0x0f
	TWDR = (address<<1) | READ_BIT;
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
	uint16_t timeout = 0;

	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    3d28:	e6 e5       	ldi	r30, 0x56	; 86
    3d2a:	f0 e0       	ldi	r31, 0x00	; 0
    3d2c:	80 81       	ld	r24, Z
    3d2e:	88 23       	and	r24, r24
    3d30:	3c f0       	brlt	.+14     	; 0x3d40 <i2c_send_addressread+0x13c>
    3d32:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d34:	98 89       	ldd	r25, Y+16	; 0x10
    3d36:	2e e4       	ldi	r18, 0x4E	; 78
    3d38:	80 32       	cpi	r24, 0x20	; 32
    3d3a:	92 07       	cpc	r25, r18
    3d3c:	08 f4       	brcc	.+2      	; 0x3d40 <i2c_send_addressread+0x13c>
    3d3e:	7d cf       	rjmp	.-262    	; 0x3c3a <i2c_send_addressread+0x36>
		_delay_ms(1);
		timeout++;
	}

	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
    3d40:	a6 e5       	ldi	r26, 0x56	; 86
    3d42:	b0 e0       	ldi	r27, 0x00	; 0
    3d44:	e6 e5       	ldi	r30, 0x56	; 86
    3d46:	f0 e0       	ldi	r31, 0x00	; 0
    3d48:	80 81       	ld	r24, Z
    3d4a:	80 68       	ori	r24, 0x80	; 128
    3d4c:	8c 93       	st	X, r24

	if(timeout == 20000)
    3d4e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d50:	98 89       	ldd	r25, Y+16	; 0x10
    3d52:	2e e4       	ldi	r18, 0x4E	; 78
    3d54:	80 32       	cpi	r24, 0x20	; 32
    3d56:	92 07       	cpc	r25, r18
    3d58:	19 f4       	brne	.+6      	; 0x3d60 <i2c_send_addressread+0x15c>
	{
		return I2C_TIMEOUT_ERR;
    3d5a:	84 e0       	ldi	r24, 0x04	; 4
    3d5c:	8b 8b       	std	Y+19, r24	; 0x13
    3d5e:	0d c0       	rjmp	.+26     	; 0x3d7a <i2c_send_addressread+0x176>
	}

	if(TWSR & 0xF8 != MASTER_RE_SADD_ACK)
    3d60:	e1 e2       	ldi	r30, 0x21	; 33
    3d62:	f0 e0       	ldi	r31, 0x00	; 0
    3d64:	80 81       	ld	r24, Z
    3d66:	88 2f       	mov	r24, r24
    3d68:	90 e0       	ldi	r25, 0x00	; 0
    3d6a:	81 70       	andi	r24, 0x01	; 1
    3d6c:	90 70       	andi	r25, 0x00	; 0
    3d6e:	88 23       	and	r24, r24
    3d70:	11 f0       	breq	.+4      	; 0x3d76 <i2c_send_addressread+0x172>
	{
		err = I2C_SLAVE_NACK_ERR;
    3d72:	85 e0       	ldi	r24, 0x05	; 5
    3d74:	89 8b       	std	Y+17, r24	; 0x11
	}

	return err;
    3d76:	29 89       	ldd	r18, Y+17	; 0x11
    3d78:	2b 8b       	std	Y+19, r18	; 0x13
    3d7a:	8b 89       	ldd	r24, Y+19	; 0x13
}
    3d7c:	63 96       	adiw	r28, 0x13	; 19
    3d7e:	0f b6       	in	r0, 0x3f	; 63
    3d80:	f8 94       	cli
    3d82:	de bf       	out	0x3e, r29	; 62
    3d84:	0f be       	out	0x3f, r0	; 63
    3d86:	cd bf       	out	0x3d, r28	; 61
    3d88:	cf 91       	pop	r28
    3d8a:	df 91       	pop	r29
    3d8c:	08 95       	ret

00003d8e <i2c_send_data>:

i2c_err_t i2c_send_data(uint8_t data)
{
    3d8e:	df 93       	push	r29
    3d90:	cf 93       	push	r28
    3d92:	cd b7       	in	r28, 0x3d	; 61
    3d94:	de b7       	in	r29, 0x3e	; 62
    3d96:	63 97       	sbiw	r28, 0x13	; 19
    3d98:	0f b6       	in	r0, 0x3f	; 63
    3d9a:	f8 94       	cli
    3d9c:	de bf       	out	0x3e, r29	; 62
    3d9e:	0f be       	out	0x3f, r0	; 63
    3da0:	cd bf       	out	0x3d, r28	; 61
    3da2:	8a 8b       	std	Y+18, r24	; 0x12
	i2c_err_t err = I2C_OK;
    3da4:	19 8a       	std	Y+17, r1	; 0x11
	TWDR = data;
    3da6:	e3 e2       	ldi	r30, 0x23	; 35
    3da8:	f0 e0       	ldi	r31, 0x00	; 0
    3daa:	8a 89       	ldd	r24, Y+18	; 0x12
    3dac:	80 83       	st	Z, r24
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
    3dae:	a6 e5       	ldi	r26, 0x56	; 86
    3db0:	b0 e0       	ldi	r27, 0x00	; 0
    3db2:	e6 e5       	ldi	r30, 0x56	; 86
    3db4:	f0 e0       	ldi	r31, 0x00	; 0
    3db6:	80 81       	ld	r24, Z
    3db8:	80 68       	ori	r24, 0x80	; 128
    3dba:	8c 93       	st	X, r24
	uint16_t timeout = 0;
    3dbc:	18 8a       	std	Y+16, r1	; 0x10
    3dbe:	1f 86       	std	Y+15, r1	; 0x0f
    3dc0:	77 c0       	rjmp	.+238    	; 0x3eb0 <i2c_send_data+0x122>

	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    3dc2:	80 e0       	ldi	r24, 0x00	; 0
    3dc4:	90 e0       	ldi	r25, 0x00	; 0
    3dc6:	a0 e8       	ldi	r26, 0x80	; 128
    3dc8:	bf e3       	ldi	r27, 0x3F	; 63
    3dca:	8b 87       	std	Y+11, r24	; 0x0b
    3dcc:	9c 87       	std	Y+12, r25	; 0x0c
    3dce:	ad 87       	std	Y+13, r26	; 0x0d
    3dd0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3dd2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3dd4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3dd6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3dd8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3dda:	20 e0       	ldi	r18, 0x00	; 0
    3ddc:	30 e0       	ldi	r19, 0x00	; 0
    3dde:	4a ef       	ldi	r20, 0xFA	; 250
    3de0:	54 e4       	ldi	r21, 0x44	; 68
    3de2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3de6:	dc 01       	movw	r26, r24
    3de8:	cb 01       	movw	r24, r22
    3dea:	8f 83       	std	Y+7, r24	; 0x07
    3dec:	98 87       	std	Y+8, r25	; 0x08
    3dee:	a9 87       	std	Y+9, r26	; 0x09
    3df0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3df2:	6f 81       	ldd	r22, Y+7	; 0x07
    3df4:	78 85       	ldd	r23, Y+8	; 0x08
    3df6:	89 85       	ldd	r24, Y+9	; 0x09
    3df8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3dfa:	20 e0       	ldi	r18, 0x00	; 0
    3dfc:	30 e0       	ldi	r19, 0x00	; 0
    3dfe:	40 e8       	ldi	r20, 0x80	; 128
    3e00:	5f e3       	ldi	r21, 0x3F	; 63
    3e02:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3e06:	88 23       	and	r24, r24
    3e08:	2c f4       	brge	.+10     	; 0x3e14 <i2c_send_data+0x86>
		__ticks = 1;
    3e0a:	81 e0       	ldi	r24, 0x01	; 1
    3e0c:	90 e0       	ldi	r25, 0x00	; 0
    3e0e:	9e 83       	std	Y+6, r25	; 0x06
    3e10:	8d 83       	std	Y+5, r24	; 0x05
    3e12:	3f c0       	rjmp	.+126    	; 0x3e92 <i2c_send_data+0x104>
	else if (__tmp > 65535)
    3e14:	6f 81       	ldd	r22, Y+7	; 0x07
    3e16:	78 85       	ldd	r23, Y+8	; 0x08
    3e18:	89 85       	ldd	r24, Y+9	; 0x09
    3e1a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e1c:	20 e0       	ldi	r18, 0x00	; 0
    3e1e:	3f ef       	ldi	r19, 0xFF	; 255
    3e20:	4f e7       	ldi	r20, 0x7F	; 127
    3e22:	57 e4       	ldi	r21, 0x47	; 71
    3e24:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3e28:	18 16       	cp	r1, r24
    3e2a:	4c f5       	brge	.+82     	; 0x3e7e <i2c_send_data+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e2c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3e2e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3e30:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e32:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e34:	20 e0       	ldi	r18, 0x00	; 0
    3e36:	30 e0       	ldi	r19, 0x00	; 0
    3e38:	40 e2       	ldi	r20, 0x20	; 32
    3e3a:	51 e4       	ldi	r21, 0x41	; 65
    3e3c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e40:	dc 01       	movw	r26, r24
    3e42:	cb 01       	movw	r24, r22
    3e44:	bc 01       	movw	r22, r24
    3e46:	cd 01       	movw	r24, r26
    3e48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e4c:	dc 01       	movw	r26, r24
    3e4e:	cb 01       	movw	r24, r22
    3e50:	9e 83       	std	Y+6, r25	; 0x06
    3e52:	8d 83       	std	Y+5, r24	; 0x05
    3e54:	0f c0       	rjmp	.+30     	; 0x3e74 <i2c_send_data+0xe6>
    3e56:	88 ec       	ldi	r24, 0xC8	; 200
    3e58:	90 e0       	ldi	r25, 0x00	; 0
    3e5a:	9c 83       	std	Y+4, r25	; 0x04
    3e5c:	8b 83       	std	Y+3, r24	; 0x03
    3e5e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e60:	9c 81       	ldd	r25, Y+4	; 0x04
    3e62:	01 97       	sbiw	r24, 0x01	; 1
    3e64:	f1 f7       	brne	.-4      	; 0x3e62 <i2c_send_data+0xd4>
    3e66:	9c 83       	std	Y+4, r25	; 0x04
    3e68:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e6a:	8d 81       	ldd	r24, Y+5	; 0x05
    3e6c:	9e 81       	ldd	r25, Y+6	; 0x06
    3e6e:	01 97       	sbiw	r24, 0x01	; 1
    3e70:	9e 83       	std	Y+6, r25	; 0x06
    3e72:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e74:	8d 81       	ldd	r24, Y+5	; 0x05
    3e76:	9e 81       	ldd	r25, Y+6	; 0x06
    3e78:	00 97       	sbiw	r24, 0x00	; 0
    3e7a:	69 f7       	brne	.-38     	; 0x3e56 <i2c_send_data+0xc8>
    3e7c:	14 c0       	rjmp	.+40     	; 0x3ea6 <i2c_send_data+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e7e:	6f 81       	ldd	r22, Y+7	; 0x07
    3e80:	78 85       	ldd	r23, Y+8	; 0x08
    3e82:	89 85       	ldd	r24, Y+9	; 0x09
    3e84:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e8a:	dc 01       	movw	r26, r24
    3e8c:	cb 01       	movw	r24, r22
    3e8e:	9e 83       	std	Y+6, r25	; 0x06
    3e90:	8d 83       	std	Y+5, r24	; 0x05
    3e92:	8d 81       	ldd	r24, Y+5	; 0x05
    3e94:	9e 81       	ldd	r25, Y+6	; 0x06
    3e96:	9a 83       	std	Y+2, r25	; 0x02
    3e98:	89 83       	std	Y+1, r24	; 0x01
    3e9a:	89 81       	ldd	r24, Y+1	; 0x01
    3e9c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e9e:	01 97       	sbiw	r24, 0x01	; 1
    3ea0:	f1 f7       	brne	.-4      	; 0x3e9e <i2c_send_data+0x110>
    3ea2:	9a 83       	std	Y+2, r25	; 0x02
    3ea4:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(1);
		timeout++;
    3ea6:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ea8:	98 89       	ldd	r25, Y+16	; 0x10
    3eaa:	01 96       	adiw	r24, 0x01	; 1
    3eac:	98 8b       	std	Y+16, r25	; 0x10
    3eae:	8f 87       	std	Y+15, r24	; 0x0f
	TWDR = data;
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
	uint16_t timeout = 0;

	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    3eb0:	e6 e5       	ldi	r30, 0x56	; 86
    3eb2:	f0 e0       	ldi	r31, 0x00	; 0
    3eb4:	80 81       	ld	r24, Z
    3eb6:	88 23       	and	r24, r24
    3eb8:	3c f0       	brlt	.+14     	; 0x3ec8 <i2c_send_data+0x13a>
    3eba:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ebc:	98 89       	ldd	r25, Y+16	; 0x10
    3ebe:	2e e4       	ldi	r18, 0x4E	; 78
    3ec0:	80 32       	cpi	r24, 0x20	; 32
    3ec2:	92 07       	cpc	r25, r18
    3ec4:	08 f4       	brcc	.+2      	; 0x3ec8 <i2c_send_data+0x13a>
    3ec6:	7d cf       	rjmp	.-262    	; 0x3dc2 <i2c_send_data+0x34>
	{
		_delay_ms(1);
		timeout++;
	}
	if(timeout == 20000)
    3ec8:	8f 85       	ldd	r24, Y+15	; 0x0f
    3eca:	98 89       	ldd	r25, Y+16	; 0x10
    3ecc:	2e e4       	ldi	r18, 0x4E	; 78
    3ece:	80 32       	cpi	r24, 0x20	; 32
    3ed0:	92 07       	cpc	r25, r18
    3ed2:	19 f4       	brne	.+6      	; 0x3eda <i2c_send_data+0x14c>
	{
		return I2C_TIMEOUT_ERR;
    3ed4:	84 e0       	ldi	r24, 0x04	; 4
    3ed6:	8b 8b       	std	Y+19, r24	; 0x13
    3ed8:	0d c0       	rjmp	.+26     	; 0x3ef4 <i2c_send_data+0x166>
	}

	if(TWSR & 0xF8 != MASTER_WR_SADD_ACK)
    3eda:	e1 e2       	ldi	r30, 0x21	; 33
    3edc:	f0 e0       	ldi	r31, 0x00	; 0
    3ede:	80 81       	ld	r24, Z
    3ee0:	88 2f       	mov	r24, r24
    3ee2:	90 e0       	ldi	r25, 0x00	; 0
    3ee4:	81 70       	andi	r24, 0x01	; 1
    3ee6:	90 70       	andi	r25, 0x00	; 0
    3ee8:	88 23       	and	r24, r24
    3eea:	11 f0       	breq	.+4      	; 0x3ef0 <i2c_send_data+0x162>
	{
		err = I2C_DATA_NACK_ERR;
    3eec:	86 e0       	ldi	r24, 0x06	; 6
    3eee:	89 8b       	std	Y+17, r24	; 0x11
	}

	return err;
    3ef0:	29 89       	ldd	r18, Y+17	; 0x11
    3ef2:	2b 8b       	std	Y+19, r18	; 0x13
    3ef4:	8b 89       	ldd	r24, Y+19	; 0x13
}
    3ef6:	63 96       	adiw	r28, 0x13	; 19
    3ef8:	0f b6       	in	r0, 0x3f	; 63
    3efa:	f8 94       	cli
    3efc:	de bf       	out	0x3e, r29	; 62
    3efe:	0f be       	out	0x3f, r0	; 63
    3f00:	cd bf       	out	0x3d, r28	; 61
    3f02:	cf 91       	pop	r28
    3f04:	df 91       	pop	r29
    3f06:	08 95       	ret

00003f08 <i2c_master_receive_data>:

i2c_err_t i2c_master_receive_data(uint8_t* buff)
{
    3f08:	df 93       	push	r29
    3f0a:	cf 93       	push	r28
    3f0c:	cd b7       	in	r28, 0x3d	; 61
    3f0e:	de b7       	in	r29, 0x3e	; 62
    3f10:	64 97       	sbiw	r28, 0x14	; 20
    3f12:	0f b6       	in	r0, 0x3f	; 63
    3f14:	f8 94       	cli
    3f16:	de bf       	out	0x3e, r29	; 62
    3f18:	0f be       	out	0x3f, r0	; 63
    3f1a:	cd bf       	out	0x3d, r28	; 61
    3f1c:	9b 8b       	std	Y+19, r25	; 0x13
    3f1e:	8a 8b       	std	Y+18, r24	; 0x12
	i2c_err_t err = I2C_OK;
    3f20:	19 8a       	std	Y+17, r1	; 0x11
	uint16_t timeout = 0;
    3f22:	18 8a       	std	Y+16, r1	; 0x10
    3f24:	1f 86       	std	Y+15, r1	; 0x0f

	if(GET_BIT(TWCR, TWINT) == 1)
    3f26:	e6 e5       	ldi	r30, 0x56	; 86
    3f28:	f0 e0       	ldi	r31, 0x00	; 0
    3f2a:	80 81       	ld	r24, Z
    3f2c:	88 1f       	adc	r24, r24
    3f2e:	88 27       	eor	r24, r24
    3f30:	88 1f       	adc	r24, r24
    3f32:	81 30       	cpi	r24, 0x01	; 1
    3f34:	19 f4       	brne	.+6      	; 0x3f3c <i2c_master_receive_data+0x34>
	{
		return I2C_FAIL;
    3f36:	21 e0       	ldi	r18, 0x01	; 1
    3f38:	2c 8b       	std	Y+20, r18	; 0x14
    3f3a:	bb c0       	rjmp	.+374    	; 0x40b2 <i2c_master_receive_data+0x1aa>
	}
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);
    3f3c:	a6 e5       	ldi	r26, 0x56	; 86
    3f3e:	b0 e0       	ldi	r27, 0x00	; 0
    3f40:	e6 e5       	ldi	r30, 0x56	; 86
    3f42:	f0 e0       	ldi	r31, 0x00	; 0
    3f44:	80 81       	ld	r24, Z
    3f46:	80 68       	ori	r24, 0x80	; 128
    3f48:	8c 93       	st	X, r24
    3f4a:	77 c0       	rjmp	.+238    	; 0x403a <i2c_master_receive_data+0x132>

	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    3f4c:	80 e0       	ldi	r24, 0x00	; 0
    3f4e:	90 e0       	ldi	r25, 0x00	; 0
    3f50:	a0 e8       	ldi	r26, 0x80	; 128
    3f52:	bf e3       	ldi	r27, 0x3F	; 63
    3f54:	8b 87       	std	Y+11, r24	; 0x0b
    3f56:	9c 87       	std	Y+12, r25	; 0x0c
    3f58:	ad 87       	std	Y+13, r26	; 0x0d
    3f5a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f5c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f5e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3f60:	8d 85       	ldd	r24, Y+13	; 0x0d
    3f62:	9e 85       	ldd	r25, Y+14	; 0x0e
    3f64:	20 e0       	ldi	r18, 0x00	; 0
    3f66:	30 e0       	ldi	r19, 0x00	; 0
    3f68:	4a ef       	ldi	r20, 0xFA	; 250
    3f6a:	54 e4       	ldi	r21, 0x44	; 68
    3f6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f70:	dc 01       	movw	r26, r24
    3f72:	cb 01       	movw	r24, r22
    3f74:	8f 83       	std	Y+7, r24	; 0x07
    3f76:	98 87       	std	Y+8, r25	; 0x08
    3f78:	a9 87       	std	Y+9, r26	; 0x09
    3f7a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3f7c:	6f 81       	ldd	r22, Y+7	; 0x07
    3f7e:	78 85       	ldd	r23, Y+8	; 0x08
    3f80:	89 85       	ldd	r24, Y+9	; 0x09
    3f82:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f84:	20 e0       	ldi	r18, 0x00	; 0
    3f86:	30 e0       	ldi	r19, 0x00	; 0
    3f88:	40 e8       	ldi	r20, 0x80	; 128
    3f8a:	5f e3       	ldi	r21, 0x3F	; 63
    3f8c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3f90:	88 23       	and	r24, r24
    3f92:	2c f4       	brge	.+10     	; 0x3f9e <i2c_master_receive_data+0x96>
		__ticks = 1;
    3f94:	81 e0       	ldi	r24, 0x01	; 1
    3f96:	90 e0       	ldi	r25, 0x00	; 0
    3f98:	9e 83       	std	Y+6, r25	; 0x06
    3f9a:	8d 83       	std	Y+5, r24	; 0x05
    3f9c:	3f c0       	rjmp	.+126    	; 0x401c <i2c_master_receive_data+0x114>
	else if (__tmp > 65535)
    3f9e:	6f 81       	ldd	r22, Y+7	; 0x07
    3fa0:	78 85       	ldd	r23, Y+8	; 0x08
    3fa2:	89 85       	ldd	r24, Y+9	; 0x09
    3fa4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fa6:	20 e0       	ldi	r18, 0x00	; 0
    3fa8:	3f ef       	ldi	r19, 0xFF	; 255
    3faa:	4f e7       	ldi	r20, 0x7F	; 127
    3fac:	57 e4       	ldi	r21, 0x47	; 71
    3fae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3fb2:	18 16       	cp	r1, r24
    3fb4:	4c f5       	brge	.+82     	; 0x4008 <i2c_master_receive_data+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3fb6:	6b 85       	ldd	r22, Y+11	; 0x0b
    3fb8:	7c 85       	ldd	r23, Y+12	; 0x0c
    3fba:	8d 85       	ldd	r24, Y+13	; 0x0d
    3fbc:	9e 85       	ldd	r25, Y+14	; 0x0e
    3fbe:	20 e0       	ldi	r18, 0x00	; 0
    3fc0:	30 e0       	ldi	r19, 0x00	; 0
    3fc2:	40 e2       	ldi	r20, 0x20	; 32
    3fc4:	51 e4       	ldi	r21, 0x41	; 65
    3fc6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fca:	dc 01       	movw	r26, r24
    3fcc:	cb 01       	movw	r24, r22
    3fce:	bc 01       	movw	r22, r24
    3fd0:	cd 01       	movw	r24, r26
    3fd2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fd6:	dc 01       	movw	r26, r24
    3fd8:	cb 01       	movw	r24, r22
    3fda:	9e 83       	std	Y+6, r25	; 0x06
    3fdc:	8d 83       	std	Y+5, r24	; 0x05
    3fde:	0f c0       	rjmp	.+30     	; 0x3ffe <i2c_master_receive_data+0xf6>
    3fe0:	88 ec       	ldi	r24, 0xC8	; 200
    3fe2:	90 e0       	ldi	r25, 0x00	; 0
    3fe4:	9c 83       	std	Y+4, r25	; 0x04
    3fe6:	8b 83       	std	Y+3, r24	; 0x03
    3fe8:	8b 81       	ldd	r24, Y+3	; 0x03
    3fea:	9c 81       	ldd	r25, Y+4	; 0x04
    3fec:	01 97       	sbiw	r24, 0x01	; 1
    3fee:	f1 f7       	brne	.-4      	; 0x3fec <i2c_master_receive_data+0xe4>
    3ff0:	9c 83       	std	Y+4, r25	; 0x04
    3ff2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ff4:	8d 81       	ldd	r24, Y+5	; 0x05
    3ff6:	9e 81       	ldd	r25, Y+6	; 0x06
    3ff8:	01 97       	sbiw	r24, 0x01	; 1
    3ffa:	9e 83       	std	Y+6, r25	; 0x06
    3ffc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ffe:	8d 81       	ldd	r24, Y+5	; 0x05
    4000:	9e 81       	ldd	r25, Y+6	; 0x06
    4002:	00 97       	sbiw	r24, 0x00	; 0
    4004:	69 f7       	brne	.-38     	; 0x3fe0 <i2c_master_receive_data+0xd8>
    4006:	14 c0       	rjmp	.+40     	; 0x4030 <i2c_master_receive_data+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4008:	6f 81       	ldd	r22, Y+7	; 0x07
    400a:	78 85       	ldd	r23, Y+8	; 0x08
    400c:	89 85       	ldd	r24, Y+9	; 0x09
    400e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4010:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4014:	dc 01       	movw	r26, r24
    4016:	cb 01       	movw	r24, r22
    4018:	9e 83       	std	Y+6, r25	; 0x06
    401a:	8d 83       	std	Y+5, r24	; 0x05
    401c:	8d 81       	ldd	r24, Y+5	; 0x05
    401e:	9e 81       	ldd	r25, Y+6	; 0x06
    4020:	9a 83       	std	Y+2, r25	; 0x02
    4022:	89 83       	std	Y+1, r24	; 0x01
    4024:	89 81       	ldd	r24, Y+1	; 0x01
    4026:	9a 81       	ldd	r25, Y+2	; 0x02
    4028:	01 97       	sbiw	r24, 0x01	; 1
    402a:	f1 f7       	brne	.-4      	; 0x4028 <i2c_master_receive_data+0x120>
    402c:	9a 83       	std	Y+2, r25	; 0x02
    402e:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(1);
		timeout ++;
    4030:	8f 85       	ldd	r24, Y+15	; 0x0f
    4032:	98 89       	ldd	r25, Y+16	; 0x10
    4034:	01 96       	adiw	r24, 0x01	; 1
    4036:	98 8b       	std	Y+16, r25	; 0x10
    4038:	8f 87       	std	Y+15, r24	; 0x0f
		return I2C_FAIL;
	}
	//clear interrupt flag
	SET_BIT(TWCR, TWINT);

	while(GET_BIT(TWCR, TWINT) == 0 && timeout < 20000)
    403a:	e6 e5       	ldi	r30, 0x56	; 86
    403c:	f0 e0       	ldi	r31, 0x00	; 0
    403e:	80 81       	ld	r24, Z
    4040:	88 23       	and	r24, r24
    4042:	3c f0       	brlt	.+14     	; 0x4052 <i2c_master_receive_data+0x14a>
    4044:	8f 85       	ldd	r24, Y+15	; 0x0f
    4046:	98 89       	ldd	r25, Y+16	; 0x10
    4048:	2e e4       	ldi	r18, 0x4E	; 78
    404a:	80 32       	cpi	r24, 0x20	; 32
    404c:	92 07       	cpc	r25, r18
    404e:	08 f4       	brcc	.+2      	; 0x4052 <i2c_master_receive_data+0x14a>
    4050:	7d cf       	rjmp	.-262    	; 0x3f4c <i2c_master_receive_data+0x44>
	{
		_delay_ms(1);
		timeout ++;
	}

	if(timeout == 20000)
    4052:	8f 85       	ldd	r24, Y+15	; 0x0f
    4054:	98 89       	ldd	r25, Y+16	; 0x10
    4056:	2e e4       	ldi	r18, 0x4E	; 78
    4058:	80 32       	cpi	r24, 0x20	; 32
    405a:	92 07       	cpc	r25, r18
    405c:	19 f4       	brne	.+6      	; 0x4064 <i2c_master_receive_data+0x15c>
	{
		return I2C_TIMEOUT_ERR;
    405e:	84 e0       	ldi	r24, 0x04	; 4
    4060:	8c 8b       	std	Y+20, r24	; 0x14
    4062:	27 c0       	rjmp	.+78     	; 0x40b2 <i2c_master_receive_data+0x1aa>
	}
	//read status reg
	if(GET_BIT(TWCR, TWINT) == 1)
    4064:	e6 e5       	ldi	r30, 0x56	; 86
    4066:	f0 e0       	ldi	r31, 0x00	; 0
    4068:	80 81       	ld	r24, Z
    406a:	88 1f       	adc	r24, r24
    406c:	88 27       	eor	r24, r24
    406e:	88 1f       	adc	r24, r24
    4070:	81 30       	cpi	r24, 0x01	; 1
    4072:	61 f4       	brne	.+24     	; 0x408c <i2c_master_receive_data+0x184>
	{
		if(TWSR & 0xF8 != MASTER_RE_DATA_ACK)
    4074:	e1 e2       	ldi	r30, 0x21	; 33
    4076:	f0 e0       	ldi	r31, 0x00	; 0
    4078:	80 81       	ld	r24, Z
    407a:	88 2f       	mov	r24, r24
    407c:	90 e0       	ldi	r25, 0x00	; 0
    407e:	81 70       	andi	r24, 0x01	; 1
    4080:	90 70       	andi	r25, 0x00	; 0
    4082:	88 23       	and	r24, r24
    4084:	71 f0       	breq	.+28     	; 0x40a2 <i2c_master_receive_data+0x19a>
		{
			err = I2C_DATA_NACK_ERR;
    4086:	86 e0       	ldi	r24, 0x06	; 6
    4088:	89 8b       	std	Y+17, r24	; 0x11
    408a:	0b c0       	rjmp	.+22     	; 0x40a2 <i2c_master_receive_data+0x19a>
		}
	}
	else
	{
		if(TWSR & 0xF8 != MASTER_RE_DATA_ACK)
    408c:	e1 e2       	ldi	r30, 0x21	; 33
    408e:	f0 e0       	ldi	r31, 0x00	; 0
    4090:	80 81       	ld	r24, Z
    4092:	88 2f       	mov	r24, r24
    4094:	90 e0       	ldi	r25, 0x00	; 0
    4096:	81 70       	andi	r24, 0x01	; 1
    4098:	90 70       	andi	r25, 0x00	; 0
    409a:	88 23       	and	r24, r24
    409c:	11 f0       	breq	.+4      	; 0x40a2 <i2c_master_receive_data+0x19a>
		{
			err = I2C_FAIL;
    409e:	81 e0       	ldi	r24, 0x01	; 1
    40a0:	89 8b       	std	Y+17, r24	; 0x11
		}
	}
	//read data reg
	*buff = TWDR;
    40a2:	e3 e2       	ldi	r30, 0x23	; 35
    40a4:	f0 e0       	ldi	r31, 0x00	; 0
    40a6:	80 81       	ld	r24, Z
    40a8:	ea 89       	ldd	r30, Y+18	; 0x12
    40aa:	fb 89       	ldd	r31, Y+19	; 0x13
    40ac:	80 83       	st	Z, r24

	return err;
    40ae:	29 89       	ldd	r18, Y+17	; 0x11
    40b0:	2c 8b       	std	Y+20, r18	; 0x14
    40b2:	8c 89       	ldd	r24, Y+20	; 0x14
}
    40b4:	64 96       	adiw	r28, 0x14	; 20
    40b6:	0f b6       	in	r0, 0x3f	; 63
    40b8:	f8 94       	cli
    40ba:	de bf       	out	0x3e, r29	; 62
    40bc:	0f be       	out	0x3f, r0	; 63
    40be:	cd bf       	out	0x3d, r28	; 61
    40c0:	cf 91       	pop	r28
    40c2:	df 91       	pop	r29
    40c4:	08 95       	ret

000040c6 <i2c_slave_receive_data>:

i2c_err_t i2c_slave_receive_data(uint8_t* buff)
{
    40c6:	df 93       	push	r29
    40c8:	cf 93       	push	r28
    40ca:	00 d0       	rcall	.+0      	; 0x40cc <i2c_slave_receive_data+0x6>
    40cc:	0f 92       	push	r0
    40ce:	cd b7       	in	r28, 0x3d	; 61
    40d0:	de b7       	in	r29, 0x3e	; 62
    40d2:	9a 83       	std	Y+2, r25	; 0x02
    40d4:	89 83       	std	Y+1, r24	; 0x01

}
    40d6:	0f 90       	pop	r0
    40d8:	0f 90       	pop	r0
    40da:	0f 90       	pop	r0
    40dc:	cf 91       	pop	r28
    40de:	df 91       	pop	r29
    40e0:	08 95       	ret

000040e2 <i2c_set_ack>:

i2c_err_t i2c_set_ack(uint8_t state)
{
    40e2:	df 93       	push	r29
    40e4:	cf 93       	push	r28
    40e6:	00 d0       	rcall	.+0      	; 0x40e8 <i2c_set_ack+0x6>
    40e8:	cd b7       	in	r28, 0x3d	; 61
    40ea:	de b7       	in	r29, 0x3e	; 62
    40ec:	89 83       	std	Y+1, r24	; 0x01
	if(state == 1)
    40ee:	89 81       	ldd	r24, Y+1	; 0x01
    40f0:	81 30       	cpi	r24, 0x01	; 1
    40f2:	41 f4       	brne	.+16     	; 0x4104 <i2c_set_ack+0x22>
	{
		SET_BIT(TWCR, TWEA);
    40f4:	a6 e5       	ldi	r26, 0x56	; 86
    40f6:	b0 e0       	ldi	r27, 0x00	; 0
    40f8:	e6 e5       	ldi	r30, 0x56	; 86
    40fa:	f0 e0       	ldi	r31, 0x00	; 0
    40fc:	80 81       	ld	r24, Z
    40fe:	80 64       	ori	r24, 0x40	; 64
    4100:	8c 93       	st	X, r24
    4102:	07 c0       	rjmp	.+14     	; 0x4112 <i2c_set_ack+0x30>
	}
	else
	{
		CLR_BIT(TWCR, TWEA);
    4104:	a6 e5       	ldi	r26, 0x56	; 86
    4106:	b0 e0       	ldi	r27, 0x00	; 0
    4108:	e6 e5       	ldi	r30, 0x56	; 86
    410a:	f0 e0       	ldi	r31, 0x00	; 0
    410c:	80 81       	ld	r24, Z
    410e:	8f 7b       	andi	r24, 0xBF	; 191
    4110:	8c 93       	st	X, r24
	}
}
    4112:	0f 90       	pop	r0
    4114:	0f 90       	pop	r0
    4116:	cf 91       	pop	r28
    4118:	df 91       	pop	r29
    411a:	08 95       	ret

0000411c <main>:
#include "dc/dc.h"
#include "lm35/lm.h"


int main()
{
    411c:	df 93       	push	r29
    411e:	cf 93       	push	r28
    4120:	cd b7       	in	r28, 0x3d	; 61
    4122:	de b7       	in	r29, 0x3e	; 62
    4124:	2e 97       	sbiw	r28, 0x0e	; 14
    4126:	0f b6       	in	r0, 0x3f	; 63
    4128:	f8 94       	cli
    412a:	de bf       	out	0x3e, r29	; 62
    412c:	0f be       	out	0x3f, r0	; 63
    412e:	cd bf       	out	0x3d, r28	; 61
	dio_set_direction(DC_LEFT_PORT,DC_LEFT_PIN,  OUTPUT);
    4130:	80 e0       	ldi	r24, 0x00	; 0
    4132:	67 e0       	ldi	r22, 0x07	; 7
    4134:	41 e0       	ldi	r20, 0x01	; 1
    4136:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
	dio_set_direction(DC_RIGHT_PORT,DC_RIGHT_PIN,  OUTPUT);
    413a:	80 e0       	ldi	r24, 0x00	; 0
    413c:	66 e0       	ldi	r22, 0x06	; 6
    413e:	41 e0       	ldi	r20, 0x01	; 1
    4140:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>

	dio_set_direction(DIOA, PIN_1, INPUT);
    4144:	80 e0       	ldi	r24, 0x00	; 0
    4146:	61 e0       	ldi	r22, 0x01	; 1
    4148:	40 e0       	ldi	r20, 0x00	; 0
    414a:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
	dio_set_direction(DIOA, PIN_5, OUTPUT);
    414e:	80 e0       	ldi	r24, 0x00	; 0
    4150:	65 e0       	ldi	r22, 0x05	; 5
    4152:	41 e0       	ldi	r20, 0x01	; 1
    4154:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>

	lcd_init();
    4158:	0e 94 e0 0c 	call	0x19c0	; 0x19c0 <lcd_init>
	keypad_init();
    415c:	0e 94 5d 13 	call	0x26ba	; 0x26ba <keypad_init>
	adc_init();
    4160:	0e 94 a3 1a 	call	0x3546	; 0x3546 <adc_init>

	dio_set_direction(DIOA, PIN_0, INPUT);
    4164:	80 e0       	ldi	r24, 0x00	; 0
    4166:	60 e0       	ldi	r22, 0x00	; 0
    4168:	40 e0       	ldi	r20, 0x00	; 0
    416a:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>
	dio_set_direction(DIOA,PIN_4, OUTPUT);
    416e:	80 e0       	ldi	r24, 0x00	; 0
    4170:	64 e0       	ldi	r22, 0x04	; 4
    4172:	41 e0       	ldi	r20, 0x01	; 1
    4174:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <dio_set_direction>

	float result = 0.0;
    4178:	80 e0       	ldi	r24, 0x00	; 0
    417a:	90 e0       	ldi	r25, 0x00	; 0
    417c:	a0 e0       	ldi	r26, 0x00	; 0
    417e:	b0 e0       	ldi	r27, 0x00	; 0
    4180:	8b 87       	std	Y+11, r24	; 0x0b
    4182:	9c 87       	std	Y+12, r25	; 0x0c
    4184:	ad 87       	std	Y+13, r26	; 0x0d
    4186:	be 87       	std	Y+14, r27	; 0x0e
	float volt=0.0;
    4188:	80 e0       	ldi	r24, 0x00	; 0
    418a:	90 e0       	ldi	r25, 0x00	; 0
    418c:	a0 e0       	ldi	r26, 0x00	; 0
    418e:	b0 e0       	ldi	r27, 0x00	; 0
    4190:	8f 83       	std	Y+7, r24	; 0x07
    4192:	98 87       	std	Y+8, r25	; 0x08
    4194:	a9 87       	std	Y+9, r26	; 0x09
    4196:	ba 87       	std	Y+10, r27	; 0x0a
	uint8_t lm_result = 0;
    4198:	1e 82       	std	Y+6, r1	; 0x06
	float celsius = 0.0;
    419a:	80 e0       	ldi	r24, 0x00	; 0
    419c:	90 e0       	ldi	r25, 0x00	; 0
    419e:	a0 e0       	ldi	r26, 0x00	; 0
    41a0:	b0 e0       	ldi	r27, 0x00	; 0
    41a2:	8a 83       	std	Y+2, r24	; 0x02
    41a4:	9b 83       	std	Y+3, r25	; 0x03
    41a6:	ac 83       	std	Y+4, r26	; 0x04
    41a8:	bd 83       	std	Y+5, r27	; 0x05

	while(1)
	{
		LM35_init();
    41aa:	0e 94 56 0b 	call	0x16ac	; 0x16ac <LM35_init>
		LM35_start();
    41ae:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <LM35_start>

		char key = key_get_pressed_key();
    41b2:	0e 94 04 14 	call	0x2808	; 0x2808 <key_get_pressed_key>
    41b6:	89 83       	std	Y+1, r24	; 0x01
				if(key != 0)
    41b8:	89 81       	ldd	r24, Y+1	; 0x01
    41ba:	88 23       	and	r24, r24
    41bc:	41 f0       	breq	.+16     	; 0x41ce <main+0xb2>
				{
					lcd_send_data(key);
    41be:	89 81       	ldd	r24, Y+1	; 0x01
    41c0:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <lcd_send_data>
					check_pass(key);
    41c4:	89 81       	ldd	r24, Y+1	; 0x01
    41c6:	88 2f       	mov	r24, r24
    41c8:	90 e0       	ldi	r25, 0x00	; 0
    41ca:	0e 94 dd 09 	call	0x13ba	; 0x13ba <check_pass>
				}

		adc_select_channel(0);
    41ce:	80 e0       	ldi	r24, 0x00	; 0
    41d0:	0e 94 d6 1a 	call	0x35ac	; 0x35ac <adc_select_channel>
		ldr_init();
    41d4:	0e 94 c0 0b 	call	0x1780	; 0x1780 <ldr_init>
    41d8:	e8 cf       	rjmp	.-48     	; 0x41aa <main+0x8e>

000041da <__prologue_saves__>:
    41da:	2f 92       	push	r2
    41dc:	3f 92       	push	r3
    41de:	4f 92       	push	r4
    41e0:	5f 92       	push	r5
    41e2:	6f 92       	push	r6
    41e4:	7f 92       	push	r7
    41e6:	8f 92       	push	r8
    41e8:	9f 92       	push	r9
    41ea:	af 92       	push	r10
    41ec:	bf 92       	push	r11
    41ee:	cf 92       	push	r12
    41f0:	df 92       	push	r13
    41f2:	ef 92       	push	r14
    41f4:	ff 92       	push	r15
    41f6:	0f 93       	push	r16
    41f8:	1f 93       	push	r17
    41fa:	cf 93       	push	r28
    41fc:	df 93       	push	r29
    41fe:	cd b7       	in	r28, 0x3d	; 61
    4200:	de b7       	in	r29, 0x3e	; 62
    4202:	ca 1b       	sub	r28, r26
    4204:	db 0b       	sbc	r29, r27
    4206:	0f b6       	in	r0, 0x3f	; 63
    4208:	f8 94       	cli
    420a:	de bf       	out	0x3e, r29	; 62
    420c:	0f be       	out	0x3f, r0	; 63
    420e:	cd bf       	out	0x3d, r28	; 61
    4210:	09 94       	ijmp

00004212 <__epilogue_restores__>:
    4212:	2a 88       	ldd	r2, Y+18	; 0x12
    4214:	39 88       	ldd	r3, Y+17	; 0x11
    4216:	48 88       	ldd	r4, Y+16	; 0x10
    4218:	5f 84       	ldd	r5, Y+15	; 0x0f
    421a:	6e 84       	ldd	r6, Y+14	; 0x0e
    421c:	7d 84       	ldd	r7, Y+13	; 0x0d
    421e:	8c 84       	ldd	r8, Y+12	; 0x0c
    4220:	9b 84       	ldd	r9, Y+11	; 0x0b
    4222:	aa 84       	ldd	r10, Y+10	; 0x0a
    4224:	b9 84       	ldd	r11, Y+9	; 0x09
    4226:	c8 84       	ldd	r12, Y+8	; 0x08
    4228:	df 80       	ldd	r13, Y+7	; 0x07
    422a:	ee 80       	ldd	r14, Y+6	; 0x06
    422c:	fd 80       	ldd	r15, Y+5	; 0x05
    422e:	0c 81       	ldd	r16, Y+4	; 0x04
    4230:	1b 81       	ldd	r17, Y+3	; 0x03
    4232:	aa 81       	ldd	r26, Y+2	; 0x02
    4234:	b9 81       	ldd	r27, Y+1	; 0x01
    4236:	ce 0f       	add	r28, r30
    4238:	d1 1d       	adc	r29, r1
    423a:	0f b6       	in	r0, 0x3f	; 63
    423c:	f8 94       	cli
    423e:	de bf       	out	0x3e, r29	; 62
    4240:	0f be       	out	0x3f, r0	; 63
    4242:	cd bf       	out	0x3d, r28	; 61
    4244:	ed 01       	movw	r28, r26
    4246:	08 95       	ret

00004248 <_exit>:
    4248:	f8 94       	cli

0000424a <__stop_program>:
    424a:	ff cf       	rjmp	.-2      	; 0x424a <__stop_program>
