{
  "module_name": "i915_drm.h",
  "hash_id": "5ef2f98a6403268dee9987ce53e0d983c5acf93d9dec16c8f204b74ad1a35e4f",
  "original_prompt": "Ingested from linux-6.6.14/tools/include/uapi/drm/i915_drm.h",
  "human_readable_source": " \n\n#ifndef _UAPI_I915_DRM_H_\n#define _UAPI_I915_DRM_H_\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n \n\n \n#define I915_L3_PARITY_UEVENT\t\t\"L3_PARITY_ERROR\"\n#define I915_ERROR_UEVENT\t\t\"ERROR\"\n#define I915_RESET_UEVENT\t\t\"RESET\"\n\n \nstruct i915_user_extension {\n\t \n\t__u64 next_extension;\n\t \n\t__u32 name;\n\t \n\t__u32 flags;\n\t \n\t__u32 rsvd[4];\n};\n\n \nenum i915_mocs_table_index {\n\t \n\tI915_MOCS_UNCACHED,\n\t \n\tI915_MOCS_PTE,\n\t \n\tI915_MOCS_CACHED,\n};\n\n \nenum drm_i915_gem_engine_class {\n\t \n\tI915_ENGINE_CLASS_RENDER\t= 0,\n\n\t \n\tI915_ENGINE_CLASS_COPY\t\t= 1,\n\n\t \n\tI915_ENGINE_CLASS_VIDEO\t\t= 2,\n\n\t \n\tI915_ENGINE_CLASS_VIDEO_ENHANCE\t= 3,\n\n\t \n\tI915_ENGINE_CLASS_COMPUTE\t= 4,\n\n\t \n\n\t \n\tI915_ENGINE_CLASS_INVALID\t= -1\n};\n\n \nstruct i915_engine_class_instance {\n\t \n\t__u16 engine_class;\n#define I915_ENGINE_CLASS_INVALID_NONE -1\n#define I915_ENGINE_CLASS_INVALID_VIRTUAL -2\n\n\t \n\t__u16 engine_instance;\n};\n\n \n\nenum drm_i915_pmu_engine_sample {\n\tI915_SAMPLE_BUSY = 0,\n\tI915_SAMPLE_WAIT = 1,\n\tI915_SAMPLE_SEMA = 2\n};\n\n#define I915_PMU_SAMPLE_BITS (4)\n#define I915_PMU_SAMPLE_MASK (0xf)\n#define I915_PMU_SAMPLE_INSTANCE_BITS (8)\n#define I915_PMU_CLASS_SHIFT \\\n\t(I915_PMU_SAMPLE_BITS + I915_PMU_SAMPLE_INSTANCE_BITS)\n\n#define __I915_PMU_ENGINE(class, instance, sample) \\\n\t((class) << I915_PMU_CLASS_SHIFT | \\\n\t(instance) << I915_PMU_SAMPLE_BITS | \\\n\t(sample))\n\n#define I915_PMU_ENGINE_BUSY(class, instance) \\\n\t__I915_PMU_ENGINE(class, instance, I915_SAMPLE_BUSY)\n\n#define I915_PMU_ENGINE_WAIT(class, instance) \\\n\t__I915_PMU_ENGINE(class, instance, I915_SAMPLE_WAIT)\n\n#define I915_PMU_ENGINE_SEMA(class, instance) \\\n\t__I915_PMU_ENGINE(class, instance, I915_SAMPLE_SEMA)\n\n \n#define __I915_PMU_GT_SHIFT (60)\n\n#define ___I915_PMU_OTHER(gt, x) \\\n\t(((__u64)__I915_PMU_ENGINE(0xff, 0xff, 0xf) + 1 + (x)) | \\\n\t((__u64)(gt) << __I915_PMU_GT_SHIFT))\n\n#define __I915_PMU_OTHER(x) ___I915_PMU_OTHER(0, x)\n\n#define I915_PMU_ACTUAL_FREQUENCY\t__I915_PMU_OTHER(0)\n#define I915_PMU_REQUESTED_FREQUENCY\t__I915_PMU_OTHER(1)\n#define I915_PMU_INTERRUPTS\t\t__I915_PMU_OTHER(2)\n#define I915_PMU_RC6_RESIDENCY\t\t__I915_PMU_OTHER(3)\n#define I915_PMU_SOFTWARE_GT_AWAKE_TIME\t__I915_PMU_OTHER(4)\n\n#define I915_PMU_LAST   I915_PMU_RC6_RESIDENCY\n\n#define __I915_PMU_ACTUAL_FREQUENCY(gt)\t\t___I915_PMU_OTHER(gt, 0)\n#define __I915_PMU_REQUESTED_FREQUENCY(gt)\t___I915_PMU_OTHER(gt, 1)\n#define __I915_PMU_INTERRUPTS(gt)\t\t___I915_PMU_OTHER(gt, 2)\n#define __I915_PMU_RC6_RESIDENCY(gt)\t\t___I915_PMU_OTHER(gt, 3)\n#define __I915_PMU_SOFTWARE_GT_AWAKE_TIME(gt)\t___I915_PMU_OTHER(gt, 4)\n\n \n#define I915_NR_TEX_REGIONS 255\t \n#define I915_LOG_MIN_TEX_REGION_SIZE 14\n\ntypedef struct _drm_i915_init {\n\tenum {\n\t\tI915_INIT_DMA = 0x01,\n\t\tI915_CLEANUP_DMA = 0x02,\n\t\tI915_RESUME_DMA = 0x03\n\t} func;\n\tunsigned int mmio_offset;\n\tint sarea_priv_offset;\n\tunsigned int ring_start;\n\tunsigned int ring_end;\n\tunsigned int ring_size;\n\tunsigned int front_offset;\n\tunsigned int back_offset;\n\tunsigned int depth_offset;\n\tunsigned int w;\n\tunsigned int h;\n\tunsigned int pitch;\n\tunsigned int pitch_bits;\n\tunsigned int back_pitch;\n\tunsigned int depth_pitch;\n\tunsigned int cpp;\n\tunsigned int chipset;\n} drm_i915_init_t;\n\ntypedef struct _drm_i915_sarea {\n\tstruct drm_tex_region texList[I915_NR_TEX_REGIONS + 1];\n\tint last_upload;\t \n\tint last_enqueue;\t \n\tint last_dispatch;\t \n\tint ctxOwner;\t\t \n\tint texAge;\n\tint pf_enabled;\t\t \n\tint pf_active;\n\tint pf_current_page;\t \n\tint perf_boxes;\t\t \n\tint width, height;       \n\n\tdrm_handle_t front_handle;\n\tint front_offset;\n\tint front_size;\n\n\tdrm_handle_t back_handle;\n\tint back_offset;\n\tint back_size;\n\n\tdrm_handle_t depth_handle;\n\tint depth_offset;\n\tint depth_size;\n\n\tdrm_handle_t tex_handle;\n\tint tex_offset;\n\tint tex_size;\n\tint log_tex_granularity;\n\tint pitch;\n\tint rotation;            \n\tint rotated_offset;\n\tint rotated_size;\n\tint rotated_pitch;\n\tint virtualX, virtualY;\n\n\tunsigned int front_tiled;\n\tunsigned int back_tiled;\n\tunsigned int depth_tiled;\n\tunsigned int rotated_tiled;\n\tunsigned int rotated2_tiled;\n\n\tint pipeA_x;\n\tint pipeA_y;\n\tint pipeA_w;\n\tint pipeA_h;\n\tint pipeB_x;\n\tint pipeB_y;\n\tint pipeB_w;\n\tint pipeB_h;\n\n\t \n\tdrm_handle_t unused_handle;\n\t__u32 unused1, unused2, unused3;\n\n\t \n\t__u32 front_bo_handle;\n\t__u32 back_bo_handle;\n\t__u32 unused_bo_handle;\n\t__u32 depth_bo_handle;\n\n} drm_i915_sarea_t;\n\n \n#define planeA_x pipeA_x\n#define planeA_y pipeA_y\n#define planeA_w pipeA_w\n#define planeA_h pipeA_h\n#define planeB_x pipeB_x\n#define planeB_y pipeB_y\n#define planeB_w pipeB_w\n#define planeB_h pipeB_h\n\n \n#define I915_BOX_RING_EMPTY    0x1\n#define I915_BOX_FLIP          0x2\n#define I915_BOX_WAIT          0x4\n#define I915_BOX_TEXTURE_LOAD  0x8\n#define I915_BOX_LOST_CONTEXT  0x10\n\n \n#define DRM_I915_INIT\t\t0x00\n#define DRM_I915_FLUSH\t\t0x01\n#define DRM_I915_FLIP\t\t0x02\n#define DRM_I915_BATCHBUFFER\t0x03\n#define DRM_I915_IRQ_EMIT\t0x04\n#define DRM_I915_IRQ_WAIT\t0x05\n#define DRM_I915_GETPARAM\t0x06\n#define DRM_I915_SETPARAM\t0x07\n#define DRM_I915_ALLOC\t\t0x08\n#define DRM_I915_FREE\t\t0x09\n#define DRM_I915_INIT_HEAP\t0x0a\n#define DRM_I915_CMDBUFFER\t0x0b\n#define DRM_I915_DESTROY_HEAP\t0x0c\n#define DRM_I915_SET_VBLANK_PIPE\t0x0d\n#define DRM_I915_GET_VBLANK_PIPE\t0x0e\n#define DRM_I915_VBLANK_SWAP\t0x0f\n#define DRM_I915_HWS_ADDR\t0x11\n#define DRM_I915_GEM_INIT\t0x13\n#define DRM_I915_GEM_EXECBUFFER\t0x14\n#define DRM_I915_GEM_PIN\t0x15\n#define DRM_I915_GEM_UNPIN\t0x16\n#define DRM_I915_GEM_BUSY\t0x17\n#define DRM_I915_GEM_THROTTLE\t0x18\n#define DRM_I915_GEM_ENTERVT\t0x19\n#define DRM_I915_GEM_LEAVEVT\t0x1a\n#define DRM_I915_GEM_CREATE\t0x1b\n#define DRM_I915_GEM_PREAD\t0x1c\n#define DRM_I915_GEM_PWRITE\t0x1d\n#define DRM_I915_GEM_MMAP\t0x1e\n#define DRM_I915_GEM_SET_DOMAIN\t0x1f\n#define DRM_I915_GEM_SW_FINISH\t0x20\n#define DRM_I915_GEM_SET_TILING\t0x21\n#define DRM_I915_GEM_GET_TILING\t0x22\n#define DRM_I915_GEM_GET_APERTURE 0x23\n#define DRM_I915_GEM_MMAP_GTT\t0x24\n#define DRM_I915_GET_PIPE_FROM_CRTC_ID\t0x25\n#define DRM_I915_GEM_MADVISE\t0x26\n#define DRM_I915_OVERLAY_PUT_IMAGE\t0x27\n#define DRM_I915_OVERLAY_ATTRS\t0x28\n#define DRM_I915_GEM_EXECBUFFER2\t0x29\n#define DRM_I915_GEM_EXECBUFFER2_WR\tDRM_I915_GEM_EXECBUFFER2\n#define DRM_I915_GET_SPRITE_COLORKEY\t0x2a\n#define DRM_I915_SET_SPRITE_COLORKEY\t0x2b\n#define DRM_I915_GEM_WAIT\t0x2c\n#define DRM_I915_GEM_CONTEXT_CREATE\t0x2d\n#define DRM_I915_GEM_CONTEXT_DESTROY\t0x2e\n#define DRM_I915_GEM_SET_CACHING\t0x2f\n#define DRM_I915_GEM_GET_CACHING\t0x30\n#define DRM_I915_REG_READ\t\t0x31\n#define DRM_I915_GET_RESET_STATS\t0x32\n#define DRM_I915_GEM_USERPTR\t\t0x33\n#define DRM_I915_GEM_CONTEXT_GETPARAM\t0x34\n#define DRM_I915_GEM_CONTEXT_SETPARAM\t0x35\n#define DRM_I915_PERF_OPEN\t\t0x36\n#define DRM_I915_PERF_ADD_CONFIG\t0x37\n#define DRM_I915_PERF_REMOVE_CONFIG\t0x38\n#define DRM_I915_QUERY\t\t\t0x39\n#define DRM_I915_GEM_VM_CREATE\t\t0x3a\n#define DRM_I915_GEM_VM_DESTROY\t\t0x3b\n#define DRM_I915_GEM_CREATE_EXT\t\t0x3c\n \n\n#define DRM_IOCTL_I915_INIT\t\tDRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)\n#define DRM_IOCTL_I915_FLUSH\t\tDRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)\n#define DRM_IOCTL_I915_FLIP\t\tDRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLIP)\n#define DRM_IOCTL_I915_BATCHBUFFER\tDRM_IOW( DRM_COMMAND_BASE + DRM_I915_BATCHBUFFER, drm_i915_batchbuffer_t)\n#define DRM_IOCTL_I915_IRQ_EMIT         DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_IRQ_EMIT, drm_i915_irq_emit_t)\n#define DRM_IOCTL_I915_IRQ_WAIT         DRM_IOW( DRM_COMMAND_BASE + DRM_I915_IRQ_WAIT, drm_i915_irq_wait_t)\n#define DRM_IOCTL_I915_GETPARAM         DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GETPARAM, drm_i915_getparam_t)\n#define DRM_IOCTL_I915_SETPARAM         DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SETPARAM, drm_i915_setparam_t)\n#define DRM_IOCTL_I915_ALLOC            DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_ALLOC, drm_i915_mem_alloc_t)\n#define DRM_IOCTL_I915_FREE             DRM_IOW( DRM_COMMAND_BASE + DRM_I915_FREE, drm_i915_mem_free_t)\n#define DRM_IOCTL_I915_INIT_HEAP        DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT_HEAP, drm_i915_mem_init_heap_t)\n#define DRM_IOCTL_I915_CMDBUFFER\tDRM_IOW( DRM_COMMAND_BASE + DRM_I915_CMDBUFFER, drm_i915_cmdbuffer_t)\n#define DRM_IOCTL_I915_DESTROY_HEAP\tDRM_IOW( DRM_COMMAND_BASE + DRM_I915_DESTROY_HEAP, drm_i915_mem_destroy_heap_t)\n#define DRM_IOCTL_I915_SET_VBLANK_PIPE\tDRM_IOW( DRM_COMMAND_BASE + DRM_I915_SET_VBLANK_PIPE, drm_i915_vblank_pipe_t)\n#define DRM_IOCTL_I915_GET_VBLANK_PIPE\tDRM_IOR( DRM_COMMAND_BASE + DRM_I915_GET_VBLANK_PIPE, drm_i915_vblank_pipe_t)\n#define DRM_IOCTL_I915_VBLANK_SWAP\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_VBLANK_SWAP, drm_i915_vblank_swap_t)\n#define DRM_IOCTL_I915_HWS_ADDR\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_HWS_ADDR, struct drm_i915_gem_init)\n#define DRM_IOCTL_I915_GEM_INIT\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_INIT, struct drm_i915_gem_init)\n#define DRM_IOCTL_I915_GEM_EXECBUFFER\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER, struct drm_i915_gem_execbuffer)\n#define DRM_IOCTL_I915_GEM_EXECBUFFER2\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER2, struct drm_i915_gem_execbuffer2)\n#define DRM_IOCTL_I915_GEM_EXECBUFFER2_WR\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER2_WR, struct drm_i915_gem_execbuffer2)\n#define DRM_IOCTL_I915_GEM_PIN\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_PIN, struct drm_i915_gem_pin)\n#define DRM_IOCTL_I915_GEM_UNPIN\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_UNPIN, struct drm_i915_gem_unpin)\n#define DRM_IOCTL_I915_GEM_BUSY\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_BUSY, struct drm_i915_gem_busy)\n#define DRM_IOCTL_I915_GEM_SET_CACHING\t\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_SET_CACHING, struct drm_i915_gem_caching)\n#define DRM_IOCTL_I915_GEM_GET_CACHING\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_GET_CACHING, struct drm_i915_gem_caching)\n#define DRM_IOCTL_I915_GEM_THROTTLE\tDRM_IO ( DRM_COMMAND_BASE + DRM_I915_GEM_THROTTLE)\n#define DRM_IOCTL_I915_GEM_ENTERVT\tDRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_ENTERVT)\n#define DRM_IOCTL_I915_GEM_LEAVEVT\tDRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_LEAVEVT)\n#define DRM_IOCTL_I915_GEM_CREATE\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_CREATE, struct drm_i915_gem_create)\n#define DRM_IOCTL_I915_GEM_CREATE_EXT\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_CREATE_EXT, struct drm_i915_gem_create_ext)\n#define DRM_IOCTL_I915_GEM_PREAD\tDRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PREAD, struct drm_i915_gem_pread)\n#define DRM_IOCTL_I915_GEM_PWRITE\tDRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PWRITE, struct drm_i915_gem_pwrite)\n#define DRM_IOCTL_I915_GEM_MMAP\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP, struct drm_i915_gem_mmap)\n#define DRM_IOCTL_I915_GEM_MMAP_GTT\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP_GTT, struct drm_i915_gem_mmap_gtt)\n#define DRM_IOCTL_I915_GEM_MMAP_OFFSET\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP_GTT, struct drm_i915_gem_mmap_offset)\n#define DRM_IOCTL_I915_GEM_SET_DOMAIN\tDRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SET_DOMAIN, struct drm_i915_gem_set_domain)\n#define DRM_IOCTL_I915_GEM_SW_FINISH\tDRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SW_FINISH, struct drm_i915_gem_sw_finish)\n#define DRM_IOCTL_I915_GEM_SET_TILING\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_SET_TILING, struct drm_i915_gem_set_tiling)\n#define DRM_IOCTL_I915_GEM_GET_TILING\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_GET_TILING, struct drm_i915_gem_get_tiling)\n#define DRM_IOCTL_I915_GEM_GET_APERTURE\tDRM_IOR  (DRM_COMMAND_BASE + DRM_I915_GEM_GET_APERTURE, struct drm_i915_gem_get_aperture)\n#define DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_PIPE_FROM_CRTC_ID, struct drm_i915_get_pipe_from_crtc_id)\n#define DRM_IOCTL_I915_GEM_MADVISE\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MADVISE, struct drm_i915_gem_madvise)\n#define DRM_IOCTL_I915_OVERLAY_PUT_IMAGE\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_OVERLAY_PUT_IMAGE, struct drm_intel_overlay_put_image)\n#define DRM_IOCTL_I915_OVERLAY_ATTRS\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_OVERLAY_ATTRS, struct drm_intel_overlay_attrs)\n#define DRM_IOCTL_I915_SET_SPRITE_COLORKEY DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_SET_SPRITE_COLORKEY, struct drm_intel_sprite_colorkey)\n#define DRM_IOCTL_I915_GET_SPRITE_COLORKEY DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_SPRITE_COLORKEY, struct drm_intel_sprite_colorkey)\n#define DRM_IOCTL_I915_GEM_WAIT\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_WAIT, struct drm_i915_gem_wait)\n#define DRM_IOCTL_I915_GEM_CONTEXT_CREATE\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_CREATE, struct drm_i915_gem_context_create)\n#define DRM_IOCTL_I915_GEM_CONTEXT_CREATE_EXT\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_CREATE, struct drm_i915_gem_context_create_ext)\n#define DRM_IOCTL_I915_GEM_CONTEXT_DESTROY\tDRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_DESTROY, struct drm_i915_gem_context_destroy)\n#define DRM_IOCTL_I915_REG_READ\t\t\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_REG_READ, struct drm_i915_reg_read)\n#define DRM_IOCTL_I915_GET_RESET_STATS\t\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GET_RESET_STATS, struct drm_i915_reset_stats)\n#define DRM_IOCTL_I915_GEM_USERPTR\t\t\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_USERPTR, struct drm_i915_gem_userptr)\n#define DRM_IOCTL_I915_GEM_CONTEXT_GETPARAM\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_GETPARAM, struct drm_i915_gem_context_param)\n#define DRM_IOCTL_I915_GEM_CONTEXT_SETPARAM\tDRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_SETPARAM, struct drm_i915_gem_context_param)\n#define DRM_IOCTL_I915_PERF_OPEN\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_PERF_OPEN, struct drm_i915_perf_open_param)\n#define DRM_IOCTL_I915_PERF_ADD_CONFIG\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_PERF_ADD_CONFIG, struct drm_i915_perf_oa_config)\n#define DRM_IOCTL_I915_PERF_REMOVE_CONFIG\tDRM_IOW(DRM_COMMAND_BASE + DRM_I915_PERF_REMOVE_CONFIG, __u64)\n#define DRM_IOCTL_I915_QUERY\t\t\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_QUERY, struct drm_i915_query)\n#define DRM_IOCTL_I915_GEM_VM_CREATE\tDRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_VM_CREATE, struct drm_i915_gem_vm_control)\n#define DRM_IOCTL_I915_GEM_VM_DESTROY\tDRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_VM_DESTROY, struct drm_i915_gem_vm_control)\n\n \ntypedef struct drm_i915_batchbuffer {\n\tint start;\t\t \n\tint used;\t\t \n\tint DR1;\t\t \n\tint DR4;\t\t \n\tint num_cliprects;\t \n\tstruct drm_clip_rect __user *cliprects;\t \n} drm_i915_batchbuffer_t;\n\n \ntypedef struct _drm_i915_cmdbuffer {\n\tchar __user *buf;\t \n\tint sz;\t\t\t \n\tint DR1;\t\t \n\tint DR4;\t\t \n\tint num_cliprects;\t \n\tstruct drm_clip_rect __user *cliprects;\t \n} drm_i915_cmdbuffer_t;\n\n \ntypedef struct drm_i915_irq_emit {\n\tint __user *irq_seq;\n} drm_i915_irq_emit_t;\n\ntypedef struct drm_i915_irq_wait {\n\tint irq_seq;\n} drm_i915_irq_wait_t;\n\n \n#define I915_GEM_PPGTT_NONE\t0\n#define I915_GEM_PPGTT_ALIASING\t1\n#define I915_GEM_PPGTT_FULL\t2\n\n \n#define I915_PARAM_IRQ_ACTIVE            1\n#define I915_PARAM_ALLOW_BATCHBUFFER     2\n#define I915_PARAM_LAST_DISPATCH         3\n#define I915_PARAM_CHIPSET_ID            4\n#define I915_PARAM_HAS_GEM               5\n#define I915_PARAM_NUM_FENCES_AVAIL      6\n#define I915_PARAM_HAS_OVERLAY           7\n#define I915_PARAM_HAS_PAGEFLIPPING\t 8\n#define I915_PARAM_HAS_EXECBUF2          9\n#define I915_PARAM_HAS_BSD\t\t 10\n#define I915_PARAM_HAS_BLT\t\t 11\n#define I915_PARAM_HAS_RELAXED_FENCING\t 12\n#define I915_PARAM_HAS_COHERENT_RINGS\t 13\n#define I915_PARAM_HAS_EXEC_CONSTANTS\t 14\n#define I915_PARAM_HAS_RELAXED_DELTA\t 15\n#define I915_PARAM_HAS_GEN7_SOL_RESET\t 16\n#define I915_PARAM_HAS_LLC     \t \t 17\n#define I915_PARAM_HAS_ALIASING_PPGTT\t 18\n#define I915_PARAM_HAS_WAIT_TIMEOUT\t 19\n#define I915_PARAM_HAS_SEMAPHORES\t 20\n#define I915_PARAM_HAS_PRIME_VMAP_FLUSH\t 21\n#define I915_PARAM_HAS_VEBOX\t\t 22\n#define I915_PARAM_HAS_SECURE_BATCHES\t 23\n#define I915_PARAM_HAS_PINNED_BATCHES\t 24\n#define I915_PARAM_HAS_EXEC_NO_RELOC\t 25\n#define I915_PARAM_HAS_EXEC_HANDLE_LUT   26\n#define I915_PARAM_HAS_WT     \t \t 27\n#define I915_PARAM_CMD_PARSER_VERSION\t 28\n#define I915_PARAM_HAS_COHERENT_PHYS_GTT 29\n#define I915_PARAM_MMAP_VERSION          30\n#define I915_PARAM_HAS_BSD2\t\t 31\n#define I915_PARAM_REVISION              32\n#define I915_PARAM_SUBSLICE_TOTAL\t 33\n#define I915_PARAM_EU_TOTAL\t\t 34\n#define I915_PARAM_HAS_GPU_RESET\t 35\n#define I915_PARAM_HAS_RESOURCE_STREAMER 36\n#define I915_PARAM_HAS_EXEC_SOFTPIN\t 37\n#define I915_PARAM_HAS_POOLED_EU\t 38\n#define I915_PARAM_MIN_EU_IN_POOL\t 39\n#define I915_PARAM_MMAP_GTT_VERSION\t 40\n\n \n#define I915_PARAM_HAS_SCHEDULER\t 41\n#define   I915_SCHEDULER_CAP_ENABLED\t(1ul << 0)\n#define   I915_SCHEDULER_CAP_PRIORITY\t(1ul << 1)\n#define   I915_SCHEDULER_CAP_PREEMPTION\t(1ul << 2)\n#define   I915_SCHEDULER_CAP_SEMAPHORES\t(1ul << 3)\n#define   I915_SCHEDULER_CAP_ENGINE_BUSY_STATS\t(1ul << 4)\n \n#define   I915_SCHEDULER_CAP_STATIC_PRIORITY_MAP\t(1ul << 5)\n\n \n#define I915_PARAM_HUC_STATUS\t\t 42\n\n \n#define I915_PARAM_HAS_EXEC_ASYNC\t 43\n\n \n#define I915_PARAM_HAS_EXEC_FENCE\t 44\n\n \n#define I915_PARAM_HAS_EXEC_CAPTURE\t 45\n\n#define I915_PARAM_SLICE_MASK\t\t 46\n\n \n#define I915_PARAM_SUBSLICE_MASK\t 47\n\n \n#define I915_PARAM_HAS_EXEC_BATCH_FIRST\t 48\n\n \n#define I915_PARAM_HAS_EXEC_FENCE_ARRAY  49\n\n \n#define I915_PARAM_HAS_CONTEXT_ISOLATION 50\n\n \n#define I915_PARAM_CS_TIMESTAMP_FREQUENCY 51\n\n \n#define I915_PARAM_MMAP_GTT_COHERENT\t52\n\n \n#define I915_PARAM_HAS_EXEC_SUBMIT_FENCE 53\n\n \n#define I915_PARAM_PERF_REVISION\t54\n\n \n#define I915_PARAM_HAS_EXEC_TIMELINE_FENCES 55\n\n \n#define I915_PARAM_HAS_USERPTR_PROBE 56\n\n \n#define I915_PARAM_OA_TIMESTAMP_FREQUENCY 57\n\n \n#define I915_PARAM_PXP_STATUS\t\t 58\n\n \n\n \nstruct drm_i915_getparam {\n\t \n\t__s32 param;\n\n\t \n\tint __user *value;\n};\n\n \ntypedef struct drm_i915_getparam drm_i915_getparam_t;\n\n \n#define I915_SETPARAM_USE_MI_BATCHBUFFER_START            1\n#define I915_SETPARAM_TEX_LRU_LOG_GRANULARITY             2\n#define I915_SETPARAM_ALLOW_BATCHBUFFER                   3\n#define I915_SETPARAM_NUM_USED_FENCES                     4\n \n\ntypedef struct drm_i915_setparam {\n\tint param;\n\tint value;\n} drm_i915_setparam_t;\n\n \n#define I915_MEM_REGION_AGP 1\n\ntypedef struct drm_i915_mem_alloc {\n\tint region;\n\tint alignment;\n\tint size;\n\tint __user *region_offset;\t \n} drm_i915_mem_alloc_t;\n\ntypedef struct drm_i915_mem_free {\n\tint region;\n\tint region_offset;\n} drm_i915_mem_free_t;\n\ntypedef struct drm_i915_mem_init_heap {\n\tint region;\n\tint size;\n\tint start;\n} drm_i915_mem_init_heap_t;\n\n \ntypedef struct drm_i915_mem_destroy_heap {\n\tint region;\n} drm_i915_mem_destroy_heap_t;\n\n \n#define\tDRM_I915_VBLANK_PIPE_A\t1\n#define\tDRM_I915_VBLANK_PIPE_B\t2\n\ntypedef struct drm_i915_vblank_pipe {\n\tint pipe;\n} drm_i915_vblank_pipe_t;\n\n \ntypedef struct drm_i915_vblank_swap {\n\tdrm_drawable_t drawable;\n\tenum drm_vblank_seq_type seqtype;\n\tunsigned int sequence;\n} drm_i915_vblank_swap_t;\n\ntypedef struct drm_i915_hws_addr {\n\t__u64 addr;\n} drm_i915_hws_addr_t;\n\nstruct drm_i915_gem_init {\n\t \n\t__u64 gtt_start;\n\t \n\t__u64 gtt_end;\n};\n\nstruct drm_i915_gem_create {\n\t \n\t__u64 size;\n\t \n\t__u32 handle;\n\t__u32 pad;\n};\n\nstruct drm_i915_gem_pread {\n\t \n\t__u32 handle;\n\t__u32 pad;\n\t \n\t__u64 offset;\n\t \n\t__u64 size;\n\t \n\t__u64 data_ptr;\n};\n\nstruct drm_i915_gem_pwrite {\n\t \n\t__u32 handle;\n\t__u32 pad;\n\t \n\t__u64 offset;\n\t \n\t__u64 size;\n\t \n\t__u64 data_ptr;\n};\n\nstruct drm_i915_gem_mmap {\n\t \n\t__u32 handle;\n\t__u32 pad;\n\t \n\t__u64 offset;\n\t \n\t__u64 size;\n\t \n\t__u64 addr_ptr;\n\n\t \n\t__u64 flags;\n#define I915_MMAP_WC 0x1\n};\n\nstruct drm_i915_gem_mmap_gtt {\n\t \n\t__u32 handle;\n\t__u32 pad;\n\t \n\t__u64 offset;\n};\n\n \nstruct drm_i915_gem_mmap_offset {\n\t \n\t__u32 handle;\n\t \n\t__u32 pad;\n\t \n\t__u64 offset;\n\n\t \n\t__u64 flags;\n\n#define I915_MMAP_OFFSET_GTT\t0\n#define I915_MMAP_OFFSET_WC\t1\n#define I915_MMAP_OFFSET_WB\t2\n#define I915_MMAP_OFFSET_UC\t3\n#define I915_MMAP_OFFSET_FIXED\t4\n\n\t \n\t__u64 extensions;\n};\n\n \nstruct drm_i915_gem_set_domain {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 read_domains;\n\n\t \n\t__u32 write_domain;\n};\n\nstruct drm_i915_gem_sw_finish {\n\t \n\t__u32 handle;\n};\n\nstruct drm_i915_gem_relocation_entry {\n\t \n\t__u32 target_handle;\n\n\t \n\t__u32 delta;\n\n\t \n\t__u64 offset;\n\n\t \n\t__u64 presumed_offset;\n\n\t \n\t__u32 read_domains;\n\n\t \n\t__u32 write_domain;\n};\n\n \n \n#define I915_GEM_DOMAIN_CPU\t\t0x00000001\n \n#define I915_GEM_DOMAIN_RENDER\t\t0x00000002\n \n#define I915_GEM_DOMAIN_SAMPLER\t\t0x00000004\n \n#define I915_GEM_DOMAIN_COMMAND\t\t0x00000008\n \n#define I915_GEM_DOMAIN_INSTRUCTION\t0x00000010\n \n#define I915_GEM_DOMAIN_VERTEX\t\t0x00000020\n \n#define I915_GEM_DOMAIN_GTT\t\t0x00000040\n \n#define I915_GEM_DOMAIN_WC\t\t0x00000080\n \n\nstruct drm_i915_gem_exec_object {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 relocation_count;\n\t \n\t__u64 relocs_ptr;\n\n\t \n\t__u64 alignment;\n\n\t \n\t__u64 offset;\n};\n\n \nstruct drm_i915_gem_execbuffer {\n\t \n\t__u64 buffers_ptr;\n\t__u32 buffer_count;\n\n\t \n\t__u32 batch_start_offset;\n\t \n\t__u32 batch_len;\n\t__u32 DR1;\n\t__u32 DR4;\n\t__u32 num_cliprects;\n\t \n\t__u64 cliprects_ptr;\n};\n\nstruct drm_i915_gem_exec_object2 {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 relocation_count;\n\t \n\t__u64 relocs_ptr;\n\n\t \n\t__u64 alignment;\n\n\t \n\t__u64 offset;\n\n#define EXEC_OBJECT_NEEDS_FENCE\t\t (1<<0)\n#define EXEC_OBJECT_NEEDS_GTT\t\t (1<<1)\n#define EXEC_OBJECT_WRITE\t\t (1<<2)\n#define EXEC_OBJECT_SUPPORTS_48B_ADDRESS (1<<3)\n#define EXEC_OBJECT_PINNED\t\t (1<<4)\n#define EXEC_OBJECT_PAD_TO_SIZE\t\t (1<<5)\n \n#define EXEC_OBJECT_ASYNC\t\t(1<<6)\n \n#define EXEC_OBJECT_CAPTURE\t\t(1<<7)\n \n#define __EXEC_OBJECT_UNKNOWN_FLAGS -(EXEC_OBJECT_CAPTURE<<1)\n\t__u64 flags;\n\n\tunion {\n\t\t__u64 rsvd1;\n\t\t__u64 pad_to_size;\n\t};\n\t__u64 rsvd2;\n};\n\n \nstruct drm_i915_gem_exec_fence {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 flags;\n#define I915_EXEC_FENCE_WAIT            (1<<0)\n#define I915_EXEC_FENCE_SIGNAL          (1<<1)\n#define __I915_EXEC_FENCE_UNKNOWN_FLAGS (-(I915_EXEC_FENCE_SIGNAL << 1))\n};\n\n \nstruct drm_i915_gem_execbuffer_ext_timeline_fences {\n#define DRM_I915_GEM_EXECBUFFER_EXT_TIMELINE_FENCES 0\n\t \n\tstruct i915_user_extension base;\n\n\t \n\t__u64 fence_count;\n\n\t \n\t__u64 handles_ptr;\n\n\t \n\t__u64 values_ptr;\n};\n\n \nstruct drm_i915_gem_execbuffer2 {\n\t \n\t__u64 buffers_ptr;\n\n\t \n\t__u32 buffer_count;\n\n\t \n\t__u32 batch_start_offset;\n\n\t \n\t__u32 batch_len;\n\n\t \n\t__u32 DR1;\n\n\t \n\t__u32 DR4;\n\n\t \n\t__u32 num_cliprects;\n\n\t \n\t__u64 cliprects_ptr;\n\n\t \n\t__u64 flags;\n#define I915_EXEC_RING_MASK              (0x3f)\n#define I915_EXEC_DEFAULT                (0<<0)\n#define I915_EXEC_RENDER                 (1<<0)\n#define I915_EXEC_BSD                    (2<<0)\n#define I915_EXEC_BLT                    (3<<0)\n#define I915_EXEC_VEBOX                  (4<<0)\n\n \n#define I915_EXEC_CONSTANTS_MASK \t(3<<6)\n#define I915_EXEC_CONSTANTS_REL_GENERAL (0<<6)  \n#define I915_EXEC_CONSTANTS_ABSOLUTE \t(1<<6)\n#define I915_EXEC_CONSTANTS_REL_SURFACE (2<<6)  \n\n \n#define I915_EXEC_GEN7_SOL_RESET\t(1<<8)\n\n \n#define I915_EXEC_SECURE\t\t(1<<9)\n\n \n#define I915_EXEC_IS_PINNED\t\t(1<<10)\n\n \n#define I915_EXEC_NO_RELOC\t\t(1<<11)\n\n \n#define I915_EXEC_HANDLE_LUT\t\t(1<<12)\n\n \n#define I915_EXEC_BSD_SHIFT\t (13)\n#define I915_EXEC_BSD_MASK\t (3 << I915_EXEC_BSD_SHIFT)\n \n#define I915_EXEC_BSD_DEFAULT\t (0 << I915_EXEC_BSD_SHIFT)\n#define I915_EXEC_BSD_RING1\t (1 << I915_EXEC_BSD_SHIFT)\n#define I915_EXEC_BSD_RING2\t (2 << I915_EXEC_BSD_SHIFT)\n\n \n#define I915_EXEC_RESOURCE_STREAMER     (1<<15)\n\n \n#define I915_EXEC_FENCE_IN\t\t(1<<16)\n\n \n#define I915_EXEC_FENCE_OUT\t\t(1<<17)\n\n \n#define I915_EXEC_BATCH_FIRST\t\t(1<<18)\n\n \n#define I915_EXEC_FENCE_ARRAY   (1<<19)\n\n \n#define I915_EXEC_FENCE_SUBMIT\t\t(1 << 20)\n\n \n#define I915_EXEC_USE_EXTENSIONS\t(1 << 21)\n#define __I915_EXEC_UNKNOWN_FLAGS (-(I915_EXEC_USE_EXTENSIONS << 1))\n\n\t \n\t__u64 rsvd1;\n\n\t \n\t__u64 rsvd2;\n};\n\n#define I915_EXEC_CONTEXT_ID_MASK\t(0xffffffff)\n#define i915_execbuffer2_set_context_id(eb2, context) \\\n\t(eb2).rsvd1 = context & I915_EXEC_CONTEXT_ID_MASK\n#define i915_execbuffer2_get_context_id(eb2) \\\n\t((eb2).rsvd1 & I915_EXEC_CONTEXT_ID_MASK)\n\nstruct drm_i915_gem_pin {\n\t \n\t__u32 handle;\n\t__u32 pad;\n\n\t \n\t__u64 alignment;\n\n\t \n\t__u64 offset;\n};\n\nstruct drm_i915_gem_unpin {\n\t \n\t__u32 handle;\n\t__u32 pad;\n};\n\nstruct drm_i915_gem_busy {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 busy;\n};\n\n \nstruct drm_i915_gem_caching {\n\t \n\t__u32 handle;\n\n\t \n#define I915_CACHING_NONE\t\t0\n#define I915_CACHING_CACHED\t\t1\n#define I915_CACHING_DISPLAY\t\t2\n\t__u32 caching;\n};\n\n#define I915_TILING_NONE\t0\n#define I915_TILING_X\t\t1\n#define I915_TILING_Y\t\t2\n \n#define I915_TILING_LAST\tI915_TILING_Y\n\n#define I915_BIT_6_SWIZZLE_NONE\t\t0\n#define I915_BIT_6_SWIZZLE_9\t\t1\n#define I915_BIT_6_SWIZZLE_9_10\t\t2\n#define I915_BIT_6_SWIZZLE_9_11\t\t3\n#define I915_BIT_6_SWIZZLE_9_10_11\t4\n \n#define I915_BIT_6_SWIZZLE_UNKNOWN\t5\n \n#define I915_BIT_6_SWIZZLE_9_17\t\t6\n#define I915_BIT_6_SWIZZLE_9_10_17\t7\n\nstruct drm_i915_gem_set_tiling {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 tiling_mode;\n\n\t \n\t__u32 stride;\n\n\t \n\t__u32 swizzle_mode;\n};\n\nstruct drm_i915_gem_get_tiling {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 tiling_mode;\n\n\t \n\t__u32 swizzle_mode;\n\n\t \n\t__u32 phys_swizzle_mode;\n};\n\nstruct drm_i915_gem_get_aperture {\n\t \n\t__u64 aper_size;\n\n\t \n\t__u64 aper_available_size;\n};\n\nstruct drm_i915_get_pipe_from_crtc_id {\n\t \n\t__u32 crtc_id;\n\n\t \n\t__u32 pipe;\n};\n\n#define I915_MADV_WILLNEED 0\n#define I915_MADV_DONTNEED 1\n#define __I915_MADV_PURGED 2  \n\nstruct drm_i915_gem_madvise {\n\t \n\t__u32 handle;\n\n\t \n\t__u32 madv;\n\n\t \n\t__u32 retained;\n};\n\n \n#define I915_OVERLAY_TYPE_MASK \t\t0xff\n#define I915_OVERLAY_YUV_PLANAR \t0x01\n#define I915_OVERLAY_YUV_PACKED \t0x02\n#define I915_OVERLAY_RGB\t\t0x03\n\n#define I915_OVERLAY_DEPTH_MASK\t\t0xff00\n#define I915_OVERLAY_RGB24\t\t0x1000\n#define I915_OVERLAY_RGB16\t\t0x2000\n#define I915_OVERLAY_RGB15\t\t0x3000\n#define I915_OVERLAY_YUV422\t\t0x0100\n#define I915_OVERLAY_YUV411\t\t0x0200\n#define I915_OVERLAY_YUV420\t\t0x0300\n#define I915_OVERLAY_YUV410\t\t0x0400\n\n#define I915_OVERLAY_SWAP_MASK\t\t0xff0000\n#define I915_OVERLAY_NO_SWAP\t\t0x000000\n#define I915_OVERLAY_UV_SWAP\t\t0x010000\n#define I915_OVERLAY_Y_SWAP\t\t0x020000\n#define I915_OVERLAY_Y_AND_UV_SWAP\t0x030000\n\n#define I915_OVERLAY_FLAGS_MASK\t\t0xff000000\n#define I915_OVERLAY_ENABLE\t\t0x01000000\n\nstruct drm_intel_overlay_put_image {\n\t \n\t__u32 flags;\n\t \n\t__u32 bo_handle;\n\t \n\t__u16 stride_Y;  \n\t__u16 stride_UV;\n\t__u32 offset_Y;  \n\t__u32 offset_U;\n\t__u32 offset_V;\n\t \n\t__u16 src_width;\n\t__u16 src_height;\n\t \n\t__u16 src_scan_width;\n\t__u16 src_scan_height;\n\t \n\t__u32 crtc_id;\n\t__u16 dst_x;\n\t__u16 dst_y;\n\t__u16 dst_width;\n\t__u16 dst_height;\n};\n\n \n#define I915_OVERLAY_UPDATE_ATTRS\t(1<<0)\n#define I915_OVERLAY_UPDATE_GAMMA\t(1<<1)\n#define I915_OVERLAY_DISABLE_DEST_COLORKEY\t(1<<2)\nstruct drm_intel_overlay_attrs {\n\t__u32 flags;\n\t__u32 color_key;\n\t__s32 brightness;\n\t__u32 contrast;\n\t__u32 saturation;\n\t__u32 gamma0;\n\t__u32 gamma1;\n\t__u32 gamma2;\n\t__u32 gamma3;\n\t__u32 gamma4;\n\t__u32 gamma5;\n};\n\n \n\n#define I915_SET_COLORKEY_NONE\t\t(1<<0)  \n#define I915_SET_COLORKEY_DESTINATION\t(1<<1)\n#define I915_SET_COLORKEY_SOURCE\t(1<<2)\nstruct drm_intel_sprite_colorkey {\n\t__u32 plane_id;\n\t__u32 min_value;\n\t__u32 channel_mask;\n\t__u32 max_value;\n\t__u32 flags;\n};\n\nstruct drm_i915_gem_wait {\n\t \n\t__u32 bo_handle;\n\t__u32 flags;\n\t \n\t__s64 timeout_ns;\n};\n\nstruct drm_i915_gem_context_create {\n\t__u32 ctx_id;  \n\t__u32 pad;\n};\n\n \nstruct drm_i915_gem_context_create_ext {\n\t \n\t__u32 ctx_id;\n\n\t \n\t__u32 flags;\n#define I915_CONTEXT_CREATE_FLAGS_USE_EXTENSIONS\t(1u << 0)\n#define I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE\t(1u << 1)\n#define I915_CONTEXT_CREATE_FLAGS_UNKNOWN \\\n\t(-(I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE << 1))\n\n\t \n\t__u64 extensions;\n#define I915_CONTEXT_CREATE_EXT_SETPARAM 0\n#define I915_CONTEXT_CREATE_EXT_CLONE 1\n};\n\n \nstruct drm_i915_gem_context_param {\n\t \n\t__u32 ctx_id;\n\n\t \n\t__u32 size;\n\n\t \n\t__u64 param;\n#define I915_CONTEXT_PARAM_BAN_PERIOD\t0x1\n \n#define I915_CONTEXT_PARAM_NO_ZEROMAP\t0x2\n#define I915_CONTEXT_PARAM_GTT_SIZE\t0x3\n#define I915_CONTEXT_PARAM_NO_ERROR_CAPTURE\t0x4\n#define I915_CONTEXT_PARAM_BANNABLE\t0x5\n#define I915_CONTEXT_PARAM_PRIORITY\t0x6\n#define   I915_CONTEXT_MAX_USER_PRIORITY\t1023  \n#define   I915_CONTEXT_DEFAULT_PRIORITY\t\t0\n#define   I915_CONTEXT_MIN_USER_PRIORITY\t-1023  \n\t \n#define I915_CONTEXT_PARAM_SSEU\t\t0x7\n\n \n#define I915_CONTEXT_PARAM_RECOVERABLE\t0x8\n\n\t \n#define I915_CONTEXT_PARAM_VM\t\t0x9\n\n \n#define I915_CONTEXT_PARAM_ENGINES\t0xa\n\n \n#define I915_CONTEXT_PARAM_PERSISTENCE\t0xb\n\n \n#define I915_CONTEXT_PARAM_RINGSIZE\t0xc\n\n \n#define I915_CONTEXT_PARAM_PROTECTED_CONTENT    0xd\n \n\n\t \n\t__u64 value;\n};\n\n \nstruct drm_i915_gem_context_param_sseu {\n\t \n\tstruct i915_engine_class_instance engine;\n\n\t \n\t__u32 flags;\n#define I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX (1u << 0)\n\n\t \n\t__u64 slice_mask;\n\n\t \n\t__u64 subslice_mask;\n\n\t \n\t__u16 min_eus_per_subslice;\n\t__u16 max_eus_per_subslice;\n\n\t \n\t__u32 rsvd;\n};\n\n \n\n \nstruct i915_context_engines_load_balance {\n\tstruct i915_user_extension base;\n\n\t__u16 engine_index;\n\t__u16 num_siblings;\n\t__u32 flags;  \n\n\t__u64 mbz64;  \n\n\tstruct i915_engine_class_instance engines[];\n} __attribute__((packed));\n\n#define I915_DEFINE_CONTEXT_ENGINES_LOAD_BALANCE(name__, N__) struct { \\\n\tstruct i915_user_extension base; \\\n\t__u16 engine_index; \\\n\t__u16 num_siblings; \\\n\t__u32 flags; \\\n\t__u64 mbz64; \\\n\tstruct i915_engine_class_instance engines[N__]; \\\n} __attribute__((packed)) name__\n\n \nstruct i915_context_engines_bond {\n\tstruct i915_user_extension base;\n\n\tstruct i915_engine_class_instance master;\n\n\t__u16 virtual_index;  \n\t__u16 num_bonds;\n\n\t__u64 flags;  \n\t__u64 mbz64[4];  \n\n\tstruct i915_engine_class_instance engines[];\n} __attribute__((packed));\n\n#define I915_DEFINE_CONTEXT_ENGINES_BOND(name__, N__) struct { \\\n\tstruct i915_user_extension base; \\\n\tstruct i915_engine_class_instance master; \\\n\t__u16 virtual_index; \\\n\t__u16 num_bonds; \\\n\t__u64 flags; \\\n\t__u64 mbz64[4]; \\\n\tstruct i915_engine_class_instance engines[N__]; \\\n} __attribute__((packed)) name__\n\n \nstruct i915_context_engines_parallel_submit {\n\t \n\tstruct i915_user_extension base;\n\n\t \n\t__u16 engine_index;\n\n\t \n\t__u16 width;\n\n\t \n\t__u16 num_siblings;\n\n\t \n\t__u16 mbz16;\n\n\t \n\t__u64 flags;\n\n\t \n\t__u64 mbz64[3];\n\n\t \n\tstruct i915_engine_class_instance engines[];\n\n} __packed;\n\n#define I915_DEFINE_CONTEXT_ENGINES_PARALLEL_SUBMIT(name__, N__) struct { \\\n\tstruct i915_user_extension base; \\\n\t__u16 engine_index; \\\n\t__u16 width; \\\n\t__u16 num_siblings; \\\n\t__u16 mbz16; \\\n\t__u64 flags; \\\n\t__u64 mbz64[3]; \\\n\tstruct i915_engine_class_instance engines[N__]; \\\n} __attribute__((packed)) name__\n\n \n\nstruct i915_context_param_engines {\n\t__u64 extensions;  \n#define I915_CONTEXT_ENGINES_EXT_LOAD_BALANCE 0  \n#define I915_CONTEXT_ENGINES_EXT_BOND 1  \n#define I915_CONTEXT_ENGINES_EXT_PARALLEL_SUBMIT 2  \n\tstruct i915_engine_class_instance engines[];\n} __attribute__((packed));\n\n#define I915_DEFINE_CONTEXT_PARAM_ENGINES(name__, N__) struct { \\\n\t__u64 extensions; \\\n\tstruct i915_engine_class_instance engines[N__]; \\\n} __attribute__((packed)) name__\n\n \nstruct drm_i915_gem_context_create_ext_setparam {\n\t \n\tstruct i915_user_extension base;\n\n\t \n\tstruct drm_i915_gem_context_param param;\n};\n\nstruct drm_i915_gem_context_destroy {\n\t__u32 ctx_id;\n\t__u32 pad;\n};\n\n \nstruct drm_i915_gem_vm_control {\n\t \n\t__u64 extensions;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 vm_id;\n};\n\nstruct drm_i915_reg_read {\n\t \n\t__u64 offset;\n#define I915_REG_READ_8B_WA (1ul << 0)\n\n\t__u64 val;  \n};\n\n \n\nstruct drm_i915_reset_stats {\n\t__u32 ctx_id;\n\t__u32 flags;\n\n\t \n\t__u32 reset_count;\n\n\t \n\t__u32 batch_active;\n\n\t \n\t__u32 batch_pending;\n\n\t__u32 pad;\n};\n\n \nstruct drm_i915_gem_userptr {\n\t \n\t__u64 user_ptr;\n\n\t \n\t__u64 user_size;\n\n\t \n\t__u32 flags;\n#define I915_USERPTR_READ_ONLY 0x1\n#define I915_USERPTR_PROBE 0x2\n#define I915_USERPTR_UNSYNCHRONIZED 0x80000000\n\t \n\t__u32 handle;\n};\n\nenum drm_i915_oa_format {\n\tI915_OA_FORMAT_A13 = 1,\t     \n\tI915_OA_FORMAT_A29,\t     \n\tI915_OA_FORMAT_A13_B8_C8,    \n\tI915_OA_FORMAT_B4_C8,\t     \n\tI915_OA_FORMAT_A45_B8_C8,    \n\tI915_OA_FORMAT_B4_C8_A16,    \n\tI915_OA_FORMAT_C4_B8,\t     \n\n\t \n\tI915_OA_FORMAT_A12,\n\tI915_OA_FORMAT_A12_B8_C8,\n\tI915_OA_FORMAT_A32u40_A4u32_B8_C8,\n\n\t \n\tI915_OAR_FORMAT_A32u40_A4u32_B8_C8,\n\tI915_OA_FORMAT_A24u40_A14u32_B8_C8,\n\n\t \n\tI915_OAM_FORMAT_MPEC8u64_B8_C8,\n\tI915_OAM_FORMAT_MPEC8u32_B8_C8,\n\n\tI915_OA_FORMAT_MAX\t     \n};\n\nenum drm_i915_perf_property_id {\n\t \n\tDRM_I915_PERF_PROP_CTX_HANDLE = 1,\n\n\t \n\tDRM_I915_PERF_PROP_SAMPLE_OA,\n\n\t \n\tDRM_I915_PERF_PROP_OA_METRICS_SET,\n\n\t \n\tDRM_I915_PERF_PROP_OA_FORMAT,\n\n\t \n\tDRM_I915_PERF_PROP_OA_EXPONENT,\n\n\t \n\tDRM_I915_PERF_PROP_HOLD_PREEMPTION,\n\n\t \n\tDRM_I915_PERF_PROP_GLOBAL_SSEU,\n\n\t \n\tDRM_I915_PERF_PROP_POLL_OA_PERIOD,\n\n\t \n\tDRM_I915_PERF_PROP_OA_ENGINE_CLASS,\n\n\t \n\tDRM_I915_PERF_PROP_OA_ENGINE_INSTANCE,\n\n\tDRM_I915_PERF_PROP_MAX  \n};\n\nstruct drm_i915_perf_open_param {\n\t__u32 flags;\n#define I915_PERF_FLAG_FD_CLOEXEC\t(1<<0)\n#define I915_PERF_FLAG_FD_NONBLOCK\t(1<<1)\n#define I915_PERF_FLAG_DISABLED\t\t(1<<2)\n\n\t \n\t__u32 num_properties;\n\n\t \n\t__u64 properties_ptr;\n};\n\n \n#define I915_PERF_IOCTL_ENABLE\t_IO('i', 0x0)\n\n \n#define I915_PERF_IOCTL_DISABLE\t_IO('i', 0x1)\n\n \n#define I915_PERF_IOCTL_CONFIG\t_IO('i', 0x2)\n\n \nstruct drm_i915_perf_record_header {\n\t__u32 type;\n\t__u16 pad;\n\t__u16 size;\n};\n\nenum drm_i915_perf_record_type {\n\n\t \n\tDRM_I915_PERF_RECORD_SAMPLE = 1,\n\n\t \n\tDRM_I915_PERF_RECORD_OA_REPORT_LOST = 2,\n\n\t \n\tDRM_I915_PERF_RECORD_OA_BUFFER_LOST = 3,\n\n\tDRM_I915_PERF_RECORD_MAX  \n};\n\n \nstruct drm_i915_perf_oa_config {\n\t \n\tchar uuid[36];\n\n\t \n\t__u32 n_mux_regs;\n\n\t \n\t__u32 n_boolean_regs;\n\n\t \n\t__u32 n_flex_regs;\n\n\t \n\t__u64 mux_regs_ptr;\n\n\t \n\t__u64 boolean_regs_ptr;\n\n\t \n\t__u64 flex_regs_ptr;\n};\n\n \nstruct drm_i915_query_item {\n\t \n\t__u64 query_id;\n#define DRM_I915_QUERY_TOPOLOGY_INFO\t\t1\n#define DRM_I915_QUERY_ENGINE_INFO\t\t2\n#define DRM_I915_QUERY_PERF_CONFIG\t\t3\n#define DRM_I915_QUERY_MEMORY_REGIONS\t\t4\n#define DRM_I915_QUERY_HWCONFIG_BLOB\t\t5\n#define DRM_I915_QUERY_GEOMETRY_SUBSLICES\t6\n \n\n\t \n\t__s32 length;\n\n\t \n\t__u32 flags;\n#define DRM_I915_QUERY_PERF_CONFIG_LIST          1\n#define DRM_I915_QUERY_PERF_CONFIG_DATA_FOR_UUID 2\n#define DRM_I915_QUERY_PERF_CONFIG_DATA_FOR_ID   3\n\n\t \n\t__u64 data_ptr;\n};\n\n \nstruct drm_i915_query {\n\t \n\t__u32 num_items;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u64 items_ptr;\n};\n\n \nstruct drm_i915_query_topology_info {\n\t \n\t__u16 flags;\n\n\t \n\t__u16 max_slices;\n\n\t \n\t__u16 max_subslices;\n\n\t \n\t__u16 max_eus_per_subslice;\n\n\t \n\t__u16 subslice_offset;\n\n\t \n\t__u16 subslice_stride;\n\n\t \n\t__u16 eu_offset;\n\n\t \n\t__u16 eu_stride;\n\n\t \n\t__u8 data[];\n};\n\n \n\n \nstruct drm_i915_engine_info {\n\t \n\tstruct i915_engine_class_instance engine;\n\n\t \n\t__u32 rsvd0;\n\n\t \n\t__u64 flags;\n#define I915_ENGINE_INFO_HAS_LOGICAL_INSTANCE\t\t(1 << 0)\n\n\t \n\t__u64 capabilities;\n#define I915_VIDEO_CLASS_CAPABILITY_HEVC\t\t(1 << 0)\n#define I915_VIDEO_AND_ENHANCE_CLASS_CAPABILITY_SFC\t(1 << 1)\n\n\t \n\t__u16 logical_instance;\n\n\t \n\t__u16 rsvd1[3];\n\t \n\t__u64 rsvd2[3];\n};\n\n \nstruct drm_i915_query_engine_info {\n\t \n\t__u32 num_engines;\n\n\t \n\t__u32 rsvd[3];\n\n\t \n\tstruct drm_i915_engine_info engines[];\n};\n\n \nstruct drm_i915_query_perf_config {\n\tunion {\n\t\t \n\t\t__u64 n_configs;\n\n\t\t \n\t\t__u64 config;\n\n\t\t \n\t\tchar uuid[36];\n\t};\n\n\t \n\t__u32 flags;\n\n\t \n\t__u8 data[];\n};\n\n \nenum drm_i915_gem_memory_class {\n\t \n\tI915_MEMORY_CLASS_SYSTEM = 0,\n\t \n\tI915_MEMORY_CLASS_DEVICE,\n};\n\n \nstruct drm_i915_gem_memory_class_instance {\n\t \n\t__u16 memory_class;\n\n\t \n\t__u16 memory_instance;\n};\n\n \nstruct drm_i915_memory_region_info {\n\t \n\tstruct drm_i915_gem_memory_class_instance region;\n\n\t \n\t__u32 rsvd0;\n\n\t \n\t__u64 probed_size;\n\n\t \n\t__u64 unallocated_size;\n\n\tunion {\n\t\t \n\t\t__u64 rsvd1[8];\n\t\tstruct {\n\t\t\t \n\t\t\t__u64 probed_cpu_visible_size;\n\n\t\t\t \n\t\t\t__u64 unallocated_cpu_visible_size;\n\t\t};\n\t};\n};\n\n \nstruct drm_i915_query_memory_regions {\n\t \n\t__u32 num_regions;\n\n\t \n\t__u32 rsvd[3];\n\n\t \n\tstruct drm_i915_memory_region_info regions[];\n};\n\n \n\n \nstruct drm_i915_gem_create_ext {\n\t \n\t__u64 size;\n\n\t \n\t__u32 handle;\n\n\t \n#define I915_GEM_CREATE_EXT_FLAG_NEEDS_CPU_ACCESS (1 << 0)\n\t__u32 flags;\n\n\t \n#define I915_GEM_CREATE_EXT_MEMORY_REGIONS 0\n#define I915_GEM_CREATE_EXT_PROTECTED_CONTENT 1\n#define I915_GEM_CREATE_EXT_SET_PAT 2\n\t__u64 extensions;\n};\n\n \nstruct drm_i915_gem_create_ext_memory_regions {\n\t \n\tstruct i915_user_extension base;\n\n\t \n\t__u32 pad;\n\t \n\t__u32 num_regions;\n\t \n\t__u64 regions;\n};\n\n \nstruct drm_i915_gem_create_ext_protected_content {\n\t \n\tstruct i915_user_extension base;\n\t \n\t__u32 flags;\n};\n\n \nstruct drm_i915_gem_create_ext_set_pat {\n\t \n\tstruct i915_user_extension base;\n\t \n\t__u32 pat_index;\n\t \n\t__u32 rsvd;\n};\n\n \n#define I915_PROTECTED_CONTENT_DEFAULT_SESSION 0xf\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}