# do Project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/sarthakn69/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/unsigned_comparator.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:51 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/unsigned_comparator.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsigned_comparator
# -- Compiling architecture behave of unsigned_comparator
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/sign_extend.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/sign_extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_extend
# -- Compiling architecture extend of sign_extend
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture behave of register_file
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/PriorityEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/PriorityEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PriorityEncoder
# -- Compiling architecture behave of PriorityEncoder
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/PE_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/PE_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PE_decoder
# -- Compiling architecture behave of PE_decoder
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/nor_box.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/nor_box.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nor_box
# -- Compiling architecture norer of nor_box
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/mux_4to1_nbits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/mux_4to1_nbits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbits
# -- Compiling architecture behave of mux_4to1_nbits
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/mux_2to1_nbits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/mux_2to1_nbits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbits
# -- Compiling architecture behave of mux_2to1_nbits
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/mux_2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1
# -- Compiling architecture behave of mux_2to1
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture behave of memory
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/left7_shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/left7_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity left7_shifter
# -- Compiling architecture shift of left7_shifter
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/dregister.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/dregister.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dregister
# -- Compiling architecture behave of dregister
# End time: 22:38:52 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/dflipflop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:52 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/dflipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dflipflop
# -- Compiling architecture behave of dflipflop
# End time: 22:38:53 on Nov 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:53 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package basic
# End time: 22:38:53 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:53 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# End time: 22:38:54 on Nov 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/instruction_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:54 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/instruction_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package basic
# -- Compiling entity instruction_register
# -- Compiling architecture behavior of instruction_register
# End time: 22:38:54 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/IITB_RISC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:54 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/IITB_RISC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package basic
# -- Compiling entity IITB_RISC
# -- Compiling architecture behave of IITB_RISC
# End time: 22:38:54 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:54 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package basic
# -- Compiling entity datapath
# -- Compiling architecture behave of datapath
# End time: 22:38:54 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sarthakn69/Desktop/Microproject/Project/controlpath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:54 on Nov 04,2017
# vcom -reportprogress 300 -93 -work work /home/sarthakn69/Desktop/Microproject/Project/controlpath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package basic
# -- Compiling entity controlpath
# -- Compiling architecture behave of controlpath
# End time: 22:38:54 on Nov 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.iitb_risc
# vsim work.iitb_risc 
# Start time: 22:39:01 on Nov 04,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.basic
# Loading work.iitb_risc(behave)
# Loading work.datapath(behave)
# Loading work.memory(behave)
# Loading work.instruction_register(behavior)
# Loading work.mux_2to1_nbits(behave)
# Loading work.dregister(behave)
# Loading work.mux_4to1_nbits(behave)
# Loading work.left7_shifter(shift)
# Loading work.sign_extend(extend)
# Loading work.nor_box(norer)
# Loading work.unsigned_comparator(behave)
# Loading work.dflipflop(behave)
# Loading work.mux_2to1(behave)
# Loading work.alu(behavioral)
# Loading work.register_file(behave)
# Loading work.priorityencoder(behave)
# Loading work.pe_decoder(behave)
# Loading work.controlpath(behave)
add wave -position insertpoint  \
sim:/iitb_risc/reset \
sim:/iitb_risc/m_d3_1 \
sim:/iitb_risc/m_d3_0 \
sim:/iitb_risc/m_b_1 \
sim:/iitb_risc/m_b_00_10 \
sim:/iitb_risc/m_b_0 \
sim:/iitb_risc/m_a3_1 \
sim:/iitb_risc/m_a3_00 \
sim:/iitb_risc/m_a3_0 \
sim:/iitb_risc/m_a1_1 \
sim:/iitb_risc/m_a1_01 \
sim:/iitb_risc/m_a1_0 \
sim:/iitb_risc/clk
add wave -position insertpoint  \
sim:/iitb_risc/datapath_risc/RAM/memory \
sim:/iitb_risc/datapath_risc/RAM/mem_out \
sim:/iitb_risc/datapath_risc/RAM/mem_d \
sim:/iitb_risc/datapath_risc/RAM/mem_a
add wave -position insertpoint  \
sim:/iitb_risc/datapath_risc/Inst_reg/dout
add wave -position insertpoint  \
sim:/iitb_risc/datapath_risc/RF/registers
add wave -position insertpoint  \
sim:/iitb_risc/controlpath_risc/nQ \
sim:/iitb_risc/controlpath_risc/Q
force -freeze sim:/iitb_risc/reset 1 0
force -freeze sim:/iitb_risc/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/iitb_risc/datapath_risc/RF/registers(0) x\"0002\" 0
force -freeze sim:/iitb_risc/datapath_risc/RF/registers(6) x\"FFFF\" 0
force -freeze sim:/iitb_risc/datapath_risc/RF/registers(4) x\"0000\" 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_risc/datapath_risc/pedecoder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_risc/datapath_risc/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_risc/datapath_risc/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /iitb_risc/datapath_risc/RAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /iitb_risc/datapath_risc/RF
force -freeze sim:/iitb_risc/reset 0 0
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 3  Instance: /iitb_risc/datapath_risc/RAM
run
run
run
run
run
run
run
noforce sim:/iitb_risc/datapath_risc/RF/registers(6)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
