---

rdf_path: /afs/apd/func/vlsi/eclipz/l14/usr/jungj/sndd1/vols/datc/RDF-2019
job_dir: /path/to/job/directory/not/implemented/yet

design:
    name:        tv80s
    clock_port:  clk
    bench_suite: test

    # Input Verilog files (can be multiple files)
    verilog:     
        - benchmarks/test/tv80/tv80_alu.v
        - benchmarks/test/tv80/tv80_core.v
        - benchmarks/test/tv80/tv80_mcode.v
        - benchmarks/test/tv80/tv80_reg.v
        - benchmarks/test/tv80/tv80s.v

    library: nangate45

flow:
    - stage: synth
      tool: yosys-abc # ABC or Yosys
      user_parms: 
          max_fanout: 16
          script: resyn2
          map:    map
          
    - stage: floorplan
      tool: TritonFP 
      user_parms:
          target_utilization: 20
          aspect_ratio: 1

    - stage: global_place
      tool: RePlAce         # RePlAce, EhPlacer, ComPLx, NTUPlace
      user_parms: 
          target_density: 0.6

    - stage: detail_place
      tool: opendp
      user_parms: []

    - stage: cts
      tool: TritonCTS
      user_parms: []

    - stage: global_route
      tool: FastRoute4-lefdef
      user_parms: []

    - stage: detail_route
      tool: TritonRoute
      user_parms: []

