#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May  8 14:56:25 2018
# Process ID: 13836
# Current directory: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log top_ddr3_GEBT_HDMI.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_ddr3_GEBT_HDMI.tcl -notrace
# Log file: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI.vdi
# Journal file: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_ddr3_GEBT_HDMI.tcl -notrace
Command: open_checkpoint F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 243.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/clk_ddr3_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/clk_ddr3/clk_ddr3/clk_ddr3.edf:296]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'contrl_clk_inst/pll_hdmi_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/pll2_50M/pll2_50M/pll2_50M.edf:296]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ddr3_cs_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/A7_ddr3_mig.edf:255971]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ddr3_cs_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/A7_ddr3_mig/A7_ddr3_mig.edf:255972]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1229.570 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1229.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 127 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 108 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1229.570 ; gain = 995.480
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1229.570 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b075961b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1229.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 16bf69cb4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1229.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 33 cells and removed 55 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b430e096

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1229.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1316 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b430e096

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1229.570 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b430e096

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1229.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 137dd3d45

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1229.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 137dd3d45

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.570 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.926 | TNS=-1399.526 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 0 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 142225441

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1684.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 142225441

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.531 ; gain = 454.961
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1684.531 ; gain = 454.961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_ddr3_GEBT_HDMI_drc_opted.rpt -pb top_ddr3_GEBT_HDMI_drc_opted.pb -rpx top_ddr3_GEBT_HDMI_drc_opted.rpx
Command: report_drc -file top_ddr3_GEBT_HDMI_drc_opted.rpt -pb top_ddr3_GEBT_HDMI_drc_opted.pb -rpx top_ddr3_GEBT_HDMI_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.531 ; gain = 0.000
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (ddr3_ctrl_inst/rd_ctrl_inst/rd_data_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/data_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (top_GBET_tx_inst/add_checksum_inst/rd_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8b106b56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13dc9368a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1af518772

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1af518772

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1af518772

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 27fdc5e8f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27fdc5e8f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 272721e55

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 253fe7937

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cc9892e3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1cc9892e3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 23555af06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1d2fe883d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13d309ce6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13d309ce6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e73a3b87

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e73a3b87

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1de4bfa05

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1de4bfa05

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.856. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a3fb58be

Time (s): cpu = 00:03:27 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a3fb58be

Time (s): cpu = 00:03:27 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a3fb58be

Time (s): cpu = 00:03:27 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a3fb58be

Time (s): cpu = 00:03:27 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c1e7017f

Time (s): cpu = 00:03:27 ; elapsed = 00:03:21 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c1e7017f

Time (s): cpu = 00:03:28 ; elapsed = 00:03:21 . Memory (MB): peak = 1684.531 ; gain = 0.000
Ending Placer Task | Checksum: 13a84cd40

Time (s): cpu = 00:03:28 ; elapsed = 00:03:21 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:33 ; elapsed = 00:03:23 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_ddr3_GEBT_HDMI_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_placed.rpt -pb top_ddr3_GEBT_HDMI_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_ddr3_GEBT_HDMI_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1684.531 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1684.531 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.856 | TNS=-1733.271 |
Phase 1 Physical Synthesis Initialization | Checksum: ddf51ed0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.856 | TNS=-1733.271 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/state_reg[4]_rep__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.738 | TNS=-1664.768 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 2457130ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 62 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Re-placed instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Re-placed instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag.  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag_reg
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[3].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[5].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[6].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[6]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[7].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[7]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly.  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly_reg
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[0].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[0]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[2].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[2]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[4].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[6].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[6]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[7].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[7]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[0].  Re-placed instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[0]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[1].  Re-placed instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[3].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[3]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Re-placed instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12].  Re-placed instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[4].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[5]
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_1.  Re-placed instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[3].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/cnt[3].  Re-placed instance top_hdmi_out_inst/encode_r_inst/cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/Q[5].  Re-placed instance top_hdmi_out_inst/encode_r_inst/dout_reg[5]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/cnt[1].  Re-placed instance top_hdmi_out_inst/encode_g_inst/cnt_reg[1]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/Q[2].  Re-placed instance top_hdmi_out_inst/encode_g_inst/dout_reg[2]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/Q[5].  Re-placed instance top_hdmi_out_inst/encode_g_inst/dout_reg[5]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[10].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[10]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[3].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/cnt[4].  Re-placed instance top_hdmi_out_inst/encode_r_inst/cnt_reg[4]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/Q[9].  Re-placed instance top_hdmi_out_inst/encode_r_inst/dout_reg[9]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[8].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[8]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[0].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[1].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[1]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[2].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[2]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[5].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[4].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[4]
INFO: [Physopt 32-661] Optimized 30 nets.  Re-placed 30 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 30 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.540 | TNS=-1602.164 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 29c8761be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 73 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Re-placed instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg/Q
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12].  Re-placed instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/Q
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Re-placed instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg/Q
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_1.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_1/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1/O
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.469 | TNS=-1651.624 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 4 MultiInst Placement Optimization | Checksum: 271c388ba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1684.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 5 Rewire | Checksum: 2279ab552

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.458 | TNS=-1641.749 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 6 Critical Cell Optimization | Checksum: 2b67f7a3e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_1. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.405 | TNS=-1642.220 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 7 Fanout Optimization | Checksum: 1b0f064c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 118 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Re-placed instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-663] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Re-placed instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[4].  Re-placed instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[4]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly.  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly_reg
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag.  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag_reg
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[3].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[3]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[0].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[0]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[2].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[2]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[4].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[4]
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[3].  Re-placed instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[3]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[0].  Re-placed instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[1].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[2]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[5].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[5]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[6].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[6]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[7].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[7]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_4.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_4
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[0].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[0]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[2].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[2]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[3].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[3]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[4].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[4]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[0].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[0]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[1].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[1]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[2].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[2]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[3].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[4].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[4]
INFO: [Physopt 32-663] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[5].  Re-placed instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[5].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[6].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[6]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[7].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[7]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[5]
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/cnt[0].  Re-placed instance top_hdmi_out_inst/encode_b_inst/cnt_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[7].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[7]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/Q[1].  Re-placed instance top_hdmi_out_inst/encode_g_inst/dout_reg[1]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/Q[0].  Re-placed instance top_hdmi_out_inst/encode_r_inst/dout_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[3].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[4].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[4]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/Q[6].  Re-placed instance top_hdmi_out_inst/encode_b_inst/dout_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[2].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[9].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[9]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/cnt[0].  Re-placed instance top_hdmi_out_inst/encode_g_inst/cnt_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/Q[6].  Re-placed instance top_hdmi_out_inst/encode_g_inst/dout_reg[6]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/Q[9].  Re-placed instance top_hdmi_out_inst/encode_g_inst/dout_reg[9]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[10].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[10]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[3].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/cnt[3].  Re-placed instance top_hdmi_out_inst/encode_b_inst/cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/cnt[4].  Re-placed instance top_hdmi_out_inst/encode_b_inst/cnt_reg[4]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/cnt[4].  Re-placed instance top_hdmi_out_inst/encode_r_inst/cnt_reg[4]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/Q[5].  Re-placed instance top_hdmi_out_inst/encode_g_inst/dout_reg[5]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/Q[9].  Re-placed instance top_hdmi_out_inst/encode_r_inst/dout_reg[9]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/cnt[2].  Re-placed instance top_hdmi_out_inst/encode_g_inst/cnt_reg[2]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_b_inst/cnt[2].  Re-placed instance top_hdmi_out_inst/encode_b_inst/cnt_reg[2]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/cnt[3].  Re-placed instance top_hdmi_out_inst/encode_g_inst/cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/cnt[4].  Re-placed instance top_hdmi_out_inst/encode_g_inst/cnt_reg[4]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[6].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[6]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[7].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[7]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[9].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[9]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_g_inst/Q[0].  Re-placed instance top_hdmi_out_inst/encode_g_inst/dout_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/video_h_de.  Re-placed instance top_hdmi_out_inst/vga_inst/h_de_reg
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/Q[3].  Re-placed instance top_hdmi_out_inst/encode_r_inst/dout_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/Q[6].  Re-placed instance top_hdmi_out_inst/encode_r_inst/dout_reg[6]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/encode_r_inst/Q[7].  Re-placed instance top_hdmi_out_inst/encode_r_inst/dout_reg[7]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[0].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[0]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[1].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[1]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[4].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[4]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[5].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[5]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[2].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[2]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[6].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[6]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[3].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[3]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[8].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[8]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[7].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[7]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[10].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[10]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[9].  Re-placed instance top_hdmi_out_inst/vga_inst/v_cnt_reg[9]
INFO: [Physopt 32-663] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[8].  Re-placed instance top_hdmi_out_inst/vga_inst/h_cnt_reg[8]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[0].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[7].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[4].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[4]
INFO: [Physopt 32-661] Optimized 82 nets.  Re-placed 82 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 82 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.392 | TNS=-1610.590 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 8 Placement Based Optimization | Checksum: 133a8a656

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg/Q
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.392 | TNS=-1610.542 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 9 MultiInst Placement Optimization | Checksum: 1b878d7f0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1684.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 10 Rewire | Checksum: 1d24f9c1e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.381 | TNS=-1605.324 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 11 Critical Cell Optimization | Checksum: 1d072aa22

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 1d072aa22

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.353 | TNS=-1666.934 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 13 Fanout Optimization | Checksum: 1ccafdd60

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 121 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[6].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[6]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[7].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[7]
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_2.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica_2
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[0].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[3].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[4].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[5].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[6].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[6]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[7].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[7]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_4.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_4
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[5]
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[8].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[8].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[1].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[0].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[2].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[0].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[4].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[8].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[3].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[4].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[3].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[2].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[6].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[8].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[7].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[10].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[10]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[9].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[0].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[1].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[4].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[5].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[5].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[0].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[3].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[6].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[7].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[6].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[7].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[8].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[9].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[4].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/video_h_de.  Did not re-place instance top_hdmi_out_inst/vga_inst/h_de_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[0].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[2].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[2].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[3].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[4].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[4].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[9].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[0].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[10].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[10]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[3].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[4].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[6].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[6].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[9].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[2].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[0].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[7].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[9].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[0].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[7].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[4].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_clk_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_clk_inst/SERDESE_rst_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_g_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_g_inst/SERDESE_rst_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_r_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_r_inst/SERDESE_rst_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_b_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_b_inst/SERDESE_rst_reg
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.353 | TNS=-1666.738 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 14 Placement Based Optimization | Checksum: 1bbc9391b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica/Q
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg/Q
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_4.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_4/Q
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 15 MultiInst Placement Optimization | Checksum: 18181d4d4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 16 Rewire | Checksum: 18181d4d4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/state_reg[4]_rep__0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 17 Critical Cell Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 10 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Critical Pin Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: 17fd97185

Time (s): cpu = 00:00:59 ; elapsed = 00:00:40 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 121 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[6].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[6]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[7].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[7]
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_2.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica_2
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[2]
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[0].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[1].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[3].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[4].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[5].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[6].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[6]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/Q[7].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_data_reg[7]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5]_i_1
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_4.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_4
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg__0[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/w_cnt_reg[5]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[0]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[3].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[3]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[4].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[4]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max[5].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Latch_max_reg[5]
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[2]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[1]
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[8].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[8].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[1].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[0].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[2].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[0].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[4].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[8].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[3].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[4].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[3].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[2].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[6].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[8].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[7].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[10].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[10]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[9].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[0].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[1].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[4].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/v_cnt_reg__0[5].  Did not re-place instance top_hdmi_out_inst/vga_inst/v_cnt_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[5].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[0].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[3].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[6].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[7].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[6].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[7].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[8].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[8]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[9].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[4].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/video_h_de.  Did not re-place instance top_hdmi_out_inst/vga_inst/h_de_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[0].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[2].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[2].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[3].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[3].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[4].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[4].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[5].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[5]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[9].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/cnt[0].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_cnt_reg_n_0_[10].  Did not re-place instance top_hdmi_out_inst/vga_inst/h_cnt_reg[10]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[3].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[3]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[4].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[6].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[6].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[6]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[9].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[1].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/cnt[2].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/cnt_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/cnt[0].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/cnt_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[7].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_b_inst/Q[9].  Did not re-place instance top_hdmi_out_inst/encode_b_inst/dout_reg[9]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[0].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[0]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_g_inst/Q[7].  Did not re-place instance top_hdmi_out_inst/encode_g_inst/dout_reg[7]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[1].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[1]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[2].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[2]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/encode_r_inst/Q[4].  Did not re-place instance top_hdmi_out_inst/encode_r_inst/dout_reg[4]
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_clk_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_clk_inst/SERDESE_rst_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_g_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_g_inst/SERDESE_rst_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_r_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_r_inst/SERDESE_rst_reg
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/par2ser_b_inst/SERDESE_rst.  Did not re-place instance top_hdmi_out_inst/par2ser_b_inst/SERDESE_rst_reg
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 28 Placement Based Optimization | Checksum: 1608867ec

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag_reg/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/rx_en.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/rx_en_reg/Q
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_4.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_4/Q
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5/Q
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55_reg[2].  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_2/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3_n_0.  Did not re-place instance top_GBET_RX_inst/iddr_ctrl_inst/cnt_55[2]_i_3/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[2]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[1]_i_1/O
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1_n_0.  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/cnt_55[0]_i_1/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.340 | TNS=-1626.102 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 29 MultiInst Placement Optimization | Checksum: 168046058

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.340 | TNS=-1626.102 |
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/iddr_ctrl_inst/tmp_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-735] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1605.223 |
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/iddr_ctrl_inst/tmp_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7/Q
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica_1
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Latch_flag. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1605.136 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1605.049 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/Wr_clr_flag. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1604.962 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1604.875 |
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1619.785 |
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/state_reg[4]_rep__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_p5_read_inst/h_oe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5/Q
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1619.538 |
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg.  Did not re-place instance top_hdmi_out_inst/vga_inst/h_oe_i_1
INFO: [Physopt 32-735] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1619.384 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1619.264 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1619.144 |
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg.  Did not re-place instance top_hdmi_out_inst/vga_inst/h_oe_i_1/O
INFO: [Physopt 32-702] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1619.039 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1618.928 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1618.845 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1618.762 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1618.758 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1618.754 |
INFO: [Physopt 32-662] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[2].  Did not re-place instance ddr3_p1_write_inst/write_brust_cnt_reg[2]
INFO: [Physopt 32-702] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ddr3_p1_write_inst/write_brust_cnt[0]_i_1_n_0 was not replicated.
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/write_brust_cnt[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1616.592 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/image_ctrl_inst/fifo_write_data_reg[7][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1616.170 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/image_ctrl_inst/fifo_write_data_reg[7][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1615.748 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/image_ctrl_inst/fifo_write_data_reg[7][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1615.326 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rd_cnt[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1615.196 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rd_cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1615.066 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rd_cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1614.936 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rd_cnt[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1614.806 |
INFO: [Physopt 32-735] Processed net ddr3_p6_read_inst/cnt_read_req_reg[13]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1614.456 |
INFO: [Physopt 32-735] Processed net ddr3_p6_read_inst/cnt_read_req_reg[13]_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1614.213 |
INFO: [Physopt 32-735] Processed net ddr3_p6_read_inst/cnt_read_req_reg[13]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1613.970 |
INFO: [Physopt 32-735] Processed net ddr3_p6_read_inst/cnt_read_req_reg[13]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1613.727 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/Head_data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1613.384 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/Head_data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1613.041 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/img_row_cnt_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1612.641 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/img_row_cnt_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1612.241 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/img_row_cnt_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.841 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/img_row_cnt_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.441 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/IP_len_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.483 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/IP_len_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.569 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.892 |
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1612.111 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.959 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.807 |
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/iddr_ctrl_inst/tmp_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica_1
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.787 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.767 |
INFO: [Physopt 32-735] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.747 |
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_p5_read_inst/h_oe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_5/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg.  Did not re-place instance top_hdmi_out_inst/vga_inst/h_oe_i_1/O
INFO: [Physopt 32-702] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.595 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/p1_wr_cmd_init_addr[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.443 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/write_cnt_bl_reg__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.233 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/write_cnt_bl_reg__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1611.023 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/write_cnt_bl_reg__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1610.813 |
INFO: [Physopt 32-735] Processed net ddr3_p1_write_inst/write_cnt_bl_reg__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1610.603 |
INFO: [Physopt 32-662] Processed net top_GBET_tx_inst/tx_geb_frame/IP_len_reg_n_0_[3].  Did not re-place instance top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]
INFO: [Physopt 32-702] Processed net top_GBET_tx_inst/tx_geb_frame/IP_len_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net top_GBET_tx_inst/tx_geb_frame/IP_len[8]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1610.099 |
INFO: [Physopt 32-662] Processed net top_GBET_tx_inst/tx_geb_frame/Gen_image_data[5].  Did not re-place instance top_GBET_tx_inst/tx_geb_frame/Gen_image_data_reg[5]
INFO: [Physopt 32-702] Processed net top_GBET_tx_inst/tx_geb_frame/Gen_image_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1610.099 |
Phase 30 Critical Path Optimization | Checksum: 190d1e99d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 31 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.316 | TNS=-1610.099 |
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/iddr_ctrl_inst/tmp_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7
INFO: [Physopt 32-735] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.299 | TNS=-1610.193 |
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/iddr_ctrl_inst/tmp_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7/Q
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/state_reg[4]_rep__0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/state_reg[4]_rep__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_p5_read_inst/h_oe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.299 | TNS=-1609.832 |
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_8. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.299 | TNS=-1606.258 |
INFO: [Physopt 32-81] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_9. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.299 | TNS=-1600.236 |
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_10
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_10/Q
INFO: [Physopt 32-572] Net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg.  Did not re-place instance top_hdmi_out_inst/vga_inst/h_oe_i_1/O
INFO: [Physopt 32-702] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net top_GBET_tx_inst/tx_geb_frame/Gen_image_data[5].  Did not re-place instance top_GBET_tx_inst/tx_geb_frame/Gen_image_data_reg[5]
INFO: [Physopt 32-702] Processed net top_GBET_tx_inst/tx_geb_frame/Gen_image_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/iddr_ctrl_inst/tmp_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_7/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1_replica
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1].  Did not re-place instance top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly_reg[1]
INFO: [Physopt 32-702] Processed net top_GBET_RX_inst/run_clk_ctrl_inst/rx_data_dly[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0.  Did not re-place instance ddr3_ctrl_inst/state[9]_i_1
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/state_reg[4]_rep__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr3_p5_read_inst/h_oe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_10
INFO: [Physopt 32-662] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10.  Did not re-place instance ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_10/Q
INFO: [Physopt 32-702] Processed net ddr3_ctrl_inst/a7_ddr3_mig_inst/u_A7_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/d_in[12]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg.  Did not re-place instance top_hdmi_out_inst/vga_inst/h_oe_i_1/O
INFO: [Physopt 32-702] Processed net top_hdmi_out_inst/vga_inst/h_oe_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net top_GBET_tx_inst/tx_geb_frame/Gen_image_data[5].  Did not re-place instance top_GBET_tx_inst/tx_geb_frame/Gen_image_data_reg[5]
INFO: [Physopt 32-702] Processed net top_GBET_tx_inst/tx_geb_frame/Gen_image_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.299 | TNS=-1600.236 |
Phase 31 Critical Path Optimization | Checksum: 2905e1f39

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 32 BRAM Enable Optimization
Phase 32 BRAM Enable Optimization | Checksum: 2905e1f39

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1684.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.299 | TNS=-1600.236 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.199  |          6.422  |            7  |              0  |                     4  |           0  |           3  |  00:00:03  |
|  Placement Based       |          0.211  |         94.430  |            0  |              0  |                   114  |           0  |           4  |  00:00:24  |
|  MultiInst Placement   |          0.084  |         -8.776  |            0  |              0  |                     5  |           0  |           4  |  00:00:16  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.022  |         15.093  |            4  |              0  |                     4  |           0  |           3  |  00:00:02  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.041  |         25.866  |            3  |              0  |                    54  |           0  |           2  |  00:00:29  |
|  Total                 |          0.557  |        133.035  |           14  |              0  |                   181  |           0  |          31  |  00:01:14  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 16d20268d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:21 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
847 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:24 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.531 ; gain = 0.000
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 88229976 ConstDB: 0 ShapeSum: cf1a6230 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cab6d572

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1684.531 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6942bf2d NumContArr: 61741645 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cab6d572

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cab6d572

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cab6d572

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1684.531 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14a20c0ec

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.528 | TNS=-1502.295| WHS=-1.283 | THS=-659.708|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 8192a58a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.528 | TNS=-1501.762| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 79d6d35f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 96afae32

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1482400e4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1379
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.609 | TNS=-1637.663| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fe220d22

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.609 | TNS=-1627.423| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 139e370ed

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 139e370ed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b30e2ad2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.609 | TNS=-1627.423| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e67b21a7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e67b21a7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1e67b21a7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 174460b47

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.609 | TNS=-1627.088| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 186618a5b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 186618a5b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1c7f41e70

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.609 | TNS=-1627.088| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1c7f41e70

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.12445 %
  Global Horizontal Routing Utilization  = 6.05921 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1c7f41e70

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c7f41e70

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28d7647ef

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.605. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1cd1b9a2f

Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 28d7647ef

Time (s): cpu = 00:03:23 ; elapsed = 00:03:06 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 130b536ae

Time (s): cpu = 00:03:28 ; elapsed = 00:03:11 . Memory (MB): peak = 1684.531 ; gain = 0.000
Post Restoration Checksum: NetGraph: ac000249 NumContArr: ec1ea112 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1981ea35b

Time (s): cpu = 00:03:29 ; elapsed = 00:03:12 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1981ea35b

Time (s): cpu = 00:03:29 ; elapsed = 00:03:12 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 8c77b5ff

Time (s): cpu = 00:03:29 ; elapsed = 00:03:12 . Memory (MB): peak = 1684.531 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 15a55ca45

Time (s): cpu = 00:03:38 ; elapsed = 00:03:17 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.600 | TNS=-1605.779| WHS=-1.283 | THS=-658.149|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 1b93f8777

Time (s): cpu = 00:03:41 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.600 | TNS=-1604.512| WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 1d92a6ece

Time (s): cpu = 00:03:42 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 13 Router Initialization | Checksum: 152e9f157

Time (s): cpu = 00:03:42 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1a7c49dc4

Time (s): cpu = 00:03:42 ; elapsed = 00:03:20 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.610 | TNS=-1617.211| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 194da749e

Time (s): cpu = 00:03:47 ; elapsed = 00:03:24 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.610 | TNS=-1617.615| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1f1c250ac

Time (s): cpu = 00:03:48 ; elapsed = 00:03:24 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 15 Rip-up And Reroute | Checksum: 1f1c250ac

Time (s): cpu = 00:03:48 ; elapsed = 00:03:24 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1dd195c0f

Time (s): cpu = 00:03:49 ; elapsed = 00:03:25 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.610 | TNS=-1617.615| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1c7b4e13b

Time (s): cpu = 00:03:50 ; elapsed = 00:03:25 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1c7b4e13b

Time (s): cpu = 00:03:50 ; elapsed = 00:03:25 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 16 Delay and Skew Optimization | Checksum: 1c7b4e13b

Time (s): cpu = 00:03:50 ; elapsed = 00:03:25 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 119f1b820

Time (s): cpu = 00:03:51 ; elapsed = 00:03:26 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.610 | TNS=-1617.297| WHS=0.045  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 199375b83

Time (s): cpu = 00:03:51 ; elapsed = 00:03:26 . Memory (MB): peak = 1684.531 ; gain = 0.000
Phase 17 Post Hold Fix | Checksum: 199375b83

Time (s): cpu = 00:03:51 ; elapsed = 00:03:26 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 126899200

Time (s): cpu = 00:03:54 ; elapsed = 00:03:28 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.610 | TNS=-1617.297| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 126899200

Time (s): cpu = 00:03:54 ; elapsed = 00:03:28 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 19 Reset Design
INFO: [Route 35-307] 15625 nets already restored were skipped.
Post Restoration Checksum: NetGraph: f7d892e NumContArr: d2ef750b Constraints: 0 Timing: cbd2569f
Phase 19 Reset Design | Checksum: 1ae3f54d8

Time (s): cpu = 00:03:57 ; elapsed = 00:03:30 . Memory (MB): peak = 1684.531 ; gain = 0.000

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-4.605 | TNS=-1624.724| WHS=0.048  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 1a233ddf0

Time (s): cpu = 00:04:03 ; elapsed = 00:03:33 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:04 ; elapsed = 00:03:33 . Memory (MB): peak = 1684.531 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
879 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:09 ; elapsed = 00:03:37 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_ddr3_GEBT_HDMI_drc_routed.rpt -pb top_ddr3_GEBT_HDMI_drc_routed.pb -rpx top_ddr3_GEBT_HDMI_drc_routed.rpx
Command: report_drc -file top_ddr3_GEBT_HDMI_drc_routed.rpt -pb top_ddr3_GEBT_HDMI_drc_routed.pb -rpx top_ddr3_GEBT_HDMI_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_ddr3_GEBT_HDMI_methodology_drc_routed.rpt -pb top_ddr3_GEBT_HDMI_methodology_drc_routed.pb -rpx top_ddr3_GEBT_HDMI_methodology_drc_routed.rpx
Command: report_methodology -file top_ddr3_GEBT_HDMI_methodology_drc_routed.rpt -pb top_ddr3_GEBT_HDMI_methodology_drc_routed.pb -rpx top_ddr3_GEBT_HDMI_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/impl_1/top_ddr3_GEBT_HDMI_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_ddr3_GEBT_HDMI_power_routed.rpt -pb top_ddr3_GEBT_HDMI_power_summary_routed.pb -rpx top_ddr3_GEBT_HDMI_power_routed.rpx
Command: report_power -file top_ddr3_GEBT_HDMI_power_routed.rpt -pb top_ddr3_GEBT_HDMI_power_summary_routed.pb -rpx top_ddr3_GEBT_HDMI_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
891 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_ddr3_GEBT_HDMI_route_status.rpt -pb top_ddr3_GEBT_HDMI_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_ddr3_GEBT_HDMI_timing_summary_routed.rpt -pb top_ddr3_GEBT_HDMI_timing_summary_routed.pb -rpx top_ddr3_GEBT_HDMI_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_ddr3_GEBT_HDMI_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_ddr3_GEBT_HDMI_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May  8 15:06:42 2018...
