# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab6_1_6.srcs/sources_1/imports/new/lab1_6_1_partA.vhd"
vhdl xil_defaultlib  "../../../lab6_1_6.srcs/sources_1/imports/P2/Archivos sesión 2-20170920/lab1_6_1_partA_tb.vhd"

# Do not sort compile order
nosort
