{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732496815424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732496815424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 20:06:55 2024 " "Processing started: Sun Nov 24 20:06:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732496815424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496815424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neural_network_top -c neural_network_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off neural_network_top -c neural_network_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496815424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732496815918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732496815918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "object_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file object_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 object_mem " "Found entity 1: object_mem" {  } { { "object_mem.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/object_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_neural_network_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_neural_network_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_neural_network_top " "Found entity 1: tb_neural_network_top" {  } { { "tb_neural_network_top.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/tb_neural_network_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu3_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file relu3_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu3_memory " "Found entity 1: relu3_memory" {  } { { "relu3_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu3_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu2_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file relu2_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu2_memory " "Found entity 1: relu2_memory" {  } { { "relu2_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu2_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu1_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file relu1_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu1_memory " "Found entity 1: relu1_memory" {  } { { "relu1_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu1_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.v 1 1 " "Found 1 design units, including 1 entities, in source file relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_network_top.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_network_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_network_top " "Found entity 1: neural_network_top" {  } { { "neural_network_top.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/neural_network_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm4_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm4_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm4_memory " "Found entity 1: mm4_memory" {  } { { "mm4_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm4_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm3_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm3_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm3_memory " "Found entity 1: mm3_memory" {  } { { "mm3_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm3_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm2_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm2_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm2_memory " "Found entity 1: mm2_memory" {  } { { "mm2_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm2_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm1_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm1_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm1_memory " "Found entity 1: mm1_memory" {  } { { "mm1_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm1_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiply " "Found entity 1: matrix_multiply" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix4.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix4 " "Found entity 1: matrix4" {  } { { "matrix4.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix3.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix3.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix3 " "Found entity 1: matrix3" {  } { { "matrix3.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix2.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix2 " "Found entity 1: matrix2" {  } { { "matrix2.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix1.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix1.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix1 " "Found entity 1: matrix1" {  } { { "matrix1.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "image_memory.v(18) " "Verilog HDL information at image_memory.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "image_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/image_memory.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732496822871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file image_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_memory " "Found entity 1: image_memory" {  } { { "image_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/image_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822871 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 combined_nn_mnist_grid.v(385) " "Verilog HDL Expression warning at combined_nn_mnist_grid.v(385): truncated literal to match 20 bits" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 385 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE combined_nn_mnist_grid.v(5) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 combined_nn_mnist_grid.v(16) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(16): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 combined_nn_mnist_grid.v(16) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(16): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 combined_nn_mnist_grid.v(16) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(16): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 combined_nn_mnist_grid.v(16) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(16): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "combined_nn_mnist_grid.v(701) " "Verilog HDL information at combined_nn_mnist_grid.v(701): always construct contains both blocking and non-blocking assignments" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 701 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combined_nn_mnist_grid.v 3 3 " "Found 3 design units, including 3 entities, in source file combined_nn_mnist_grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 combined_nn_mnist_grid " "Found entity 1: combined_nn_mnist_grid" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822886 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_keyboard " "Found entity 2: ps2_keyboard" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822886 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_display " "Found entity 3: hex_display" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 744 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argmax.v 1 1 " "Found 1 design units, including 1 entities, in source file argmax.v" { { "Info" "ISGN_ENTITY_NAME" "1 argmax " "Found entity 1: argmax" {  } { { "argmax.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/argmax.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732496822886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496822886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neural_network_top " "Elaborating entity \"neural_network_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732496822996 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] neural_network_top.v(11) " "Output port \"LEDR\[4\]\" at neural_network_top.v(11) has no driver" {  } { { "neural_network_top.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/neural_network_top.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732496822996 "|neural_network_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_nn_mnist_grid combined_nn_mnist_grid:combined_module " "Elaborating entity \"combined_nn_mnist_grid\" for hierarchy \"combined_nn_mnist_grid:combined_module\"" {  } { { "neural_network_top.v" "combined_module" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/neural_network_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732496822996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 combined_nn_mnist_grid.v(402) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(402): truncated value with size 32 to match size of target (16)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732496822996 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 combined_nn_mnist_grid.v(575) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(575): truncated value with size 6 to match size of target (5)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732496823027 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "plot combined_nn_mnist_grid.v(512) " "Can't resolve multiple constant drivers for net \"plot\" at combined_nn_mnist_grid.v(512)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 512 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496823089 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "combined_nn_mnist_grid.v(436) " "Constant driver at combined_nn_mnist_grid.v(436)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 436 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496823089 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "combined_nn_mnist_grid:combined_module " "Can't elaborate user hierarchy \"combined_nn_mnist_grid:combined_module\"" {  } { { "neural_network_top.v" "combined_module" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/neural_network_top.v" 62 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732496823089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/output_files/neural_network_top.map.smsg " "Generated suppressed messages file C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/output_files/neural_network_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496823121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732496823168 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 24 20:07:03 2024 " "Processing ended: Sun Nov 24 20:07:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732496823168 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732496823168 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732496823168 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496823168 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732496823741 ""}
