$date
	Tue Jul  4 03:05:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RISING_edge_FSM_TB $end
$var wire 1 ! Moore_output $end
$var reg 1 " clk $end
$var reg 1 # level $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 & level $end
$var wire 1 ' reset $end
$var reg 2 ( Moore_Present [1:0] $end
$var reg 2 ) Moore_next [1:0] $end
$var reg 1 * Moore_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
bx )
bx (
0'
0&
0%
0$
0#
0"
0!
$end
#5
b0 )
b0 (
1"
1%
#10
0"
0%
#15
1"
1%
#20
0"
0%
1$
1'
#25
1"
1%
#30
0"
0%
#35
1"
1%
#40
0"
0%
#45
1"
1%
#50
0"
0%
#55
1"
1%
#60
0"
0%
#65
1"
1%
#70
0"
0%
#75
1*
1!
b1 (
b10 )
1"
1%
1#
1&
#80
0"
0%
#85
0*
0!
b10 (
1"
1%
#90
0"
0%
#95
1"
1%
#100
0"
0%
#105
1"
1%
#110
0"
0%
#115
1"
1%
#120
0"
0%
#125
b0 (
b0 )
1"
1%
0#
0&
#130
0"
0%
#135
1"
1%
#140
0"
0%
#145
1*
1!
b1 (
b10 )
1"
1%
1#
1&
#150
0"
0%
#155
b0 (
0*
0!
b0 )
1"
1%
0#
0&
#160
0"
0%
#165
1"
1%
#167
b1 )
1#
1&
#170
0"
0%
#175
b10 )
1*
1!
b1 (
1"
1%
#178
1*
1!
b0 )
0#
0&
#180
0"
0%
#185
0*
0!
b0 (
1"
1%
#190
0"
0%
#195
1"
1%
#200
0"
0%
#205
1"
1%
#210
0"
0%
#215
1"
1%
#220
0"
0%
#225
1"
1%
#230
0"
0%
#235
1"
1%
#240
0"
0%
#245
1"
1%
#250
0"
0%
#255
1"
1%
#260
0"
0%
#265
1"
1%
#270
0"
0%
#275
1"
1%
#278
