Netlist file: simple_comp.net   Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Array size: 10 x 10 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n187		8	4	0	#0
n175		10	5	0	#1
n216		8	2	0	#2
n204		10	4	0	#3
top^c_in~1	11	3	0	#4
top^c_in~0	11	4	4	#5
top^b_in~0	11	5	4	#6
top^a_in~0	11	5	7	#7
top^b_in~1	11	4	6	#8
top^a_in~1	11	5	2	#9
top^FF_NODE~26	8	3	0	#10
top^c_in~2	11	6	2	#11
top^a_in~2	11	5	6	#12
top^a_in~3	11	5	3	#13
top^b_in~3	11	5	5	#14
top^b_in~2	11	3	6	#15
top^c_in~3	11	6	0	#16
top^FF_NODE~24	8	1	0	#17
top^a_in~5	11	5	0	#18
top^a_in~4	11	4	7	#19
top^b_in~5	11	5	1	#20
top^b_in~4	11	4	3	#21
top^c_in~5	11	7	6	#22
top^c_in~4	11	7	2	#23
top^FF_NODE~35	10	6	0	#24
top^b_in~7	11	2	6	#25
top^b_in~6	11	2	5	#26
top^a_in~6	11	2	2	#27
top^c_in~7	11	6	3	#28
top^c_in~6	11	6	7	#29
top^a_in~7	11	2	7	#30
top^b_in~9	7	0	4	#31
top^b_in~8	7	0	6	#32
top^c_in~9	8	0	2	#33
top^c_in~8	8	0	1	#34
top^a_in~9	7	0	7	#35
top^a_in~8	9	0	7	#36
n198_1		10	3	0	#37
top^a_in~10	8	0	4	#38
top^b_in~11	9	0	0	#39
top^b_in~10	8	0	7	#40
top^a_in~11	7	0	5	#41
top^c_in~10	8	0	3	#42
top^c_in~11	11	3	3	#43
top^a_in~12	7	0	2	#44
top^b_in~12	7	0	1	#45
top^c_in~12	11	3	5	#46
top^b_in~13	9	0	1	#47
top^a_in~13	11	2	3	#48
top^c_in~13	8	0	6	#49
top^c_in~15	11	3	4	#50
top^a_in~15	11	3	1	#51
top^b_in~15	11	3	7	#52
top^rst		11	1	2	#53
top^a_in~14	7	0	3	#54
top^b_in~14	9	0	4	#55
top^c_in~14	11	4	0	#56
out:top^d_out~12	7	0	0	#57
out:top^d_out~11	11	2	4	#58
out:top^d_out~10	9	0	2	#59
out:top^d_out~9	8	0	0	#60
out:top^d_out~8	8	0	5	#61
out:top^d_out~7	11	7	7	#62
out:top^d_out~6	11	6	1	#63
out:top^d_out~5	11	6	6	#64
out:top^d_out~4	11	6	5	#65
out:top^d_out~3	11	6	4	#66
out:top^d_out~2	11	3	2	#67
out:top^d_out~1	9	0	5	#68
out:top^d_out~0	11	2	0	#69
out:top^d_out~15	11	4	5	#70
out:top^d_out~14	11	4	1	#71
out:top^d_out~13	11	4	2	#72
top^clock	11	8	0	#73
