{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 01:41:30 2023 " "Info: Processing started: Sun Apr 30 01:41:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mul_A_vs_B_custom -c mul_A_vs_B_custom " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mul_A_vs_B_custom -c mul_A_vs_B_custom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-RTL " "Info: Found design unit 1: REG-RTL" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Info: Found entity 1: REG" {  } { { "REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/REG.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REG-RTL " "Info: Found design unit 1: SHIFT_REG-RTL" {  } { { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/SHIFT_REG.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REG " "Info: Found entity 1: SHIFT_REG" {  } { { "SHIFT_REG.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/SHIFT_REG.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-RTL " "Info: Found design unit 1: ADDER-RTL" {  } { { "ADDER.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/ADDER.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Info: Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/ADDER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-RTL " "Info: Found design unit 1: CONTROL-RTL" {  } { { "CONTROL.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/CONTROL.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Info: Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "E:/Project/Nhúng/mul_A_vs_B_custom/CONTROL.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_a_vs_b_custom.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mul_a_vs_b_custom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mul_A_vs_B_custom " "Info: Found entity 1: mul_A_vs_B_custom" {  } { { "mul_A_vs_B_custom.bdf" "" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul_A_vs_B_custom " "Info: Elaborating entity \"mul_A_vs_B_custom\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:inst1 " "Info: Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:inst1\"" {  } { { "mul_A_vs_B_custom.bdf" "inst1" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 320 248 376 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:inst2 " "Info: Elaborating entity \"REG\" for hierarchy \"REG:inst2\"" {  } { { "mul_A_vs_B_custom.bdf" "inst2" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 120 536 656 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:inst " "Info: Elaborating entity \"ADDER\" for hierarchy \"ADDER:inst\"" {  } { { "mul_A_vs_B_custom.bdf" "inst" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 128 248 376 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REG SHIFT_REG:inst3 " "Info: Elaborating entity \"SHIFT_REG\" for hierarchy \"SHIFT_REG:inst3\"" {  } { { "mul_A_vs_B_custom.bdf" "inst3" { Schematic "E:/Project/Nhúng/mul_A_vs_B_custom/mul_A_vs_B_custom.bdf" { { 328 528 648 456 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Info: Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Info: Implemented 31 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 01:41:31 2023 " "Info: Processing ended: Sun Apr 30 01:41:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
