INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marco/Documents/LNP/Logica_networks_project.sim/sim_4/synth/timing/project_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
