# ttnn.floor

| Name | Input Shapes | Input Layouts | Attributes | Output Shapes | Output Layouts | Runs on TTNN | PCC | ATOL |
|------|--------------|---------------|------------|---------------|----------------|--------------|-----|------|
| ttnn.floor | tensor<[197,f32]> <br> tensor<[197,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | operandSegmentSizes: array<i32: 1, 1> | tensor<[197,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.floor | tensor<[197,f32]> <br> tensor<[197,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | operandSegmentSizes: array<i32: 1, 1> | tensor<[197,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.floor | tensor<[19,f32]> <br> tensor<[19,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | operandSegmentSizes: array<i32: 1, 1> | tensor<[19,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.floor | tensor<[19,f32]> <br> tensor<[19,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | operandSegmentSizes: array<i32: 1, 1> | tensor<[19,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
