
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//strings_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017f0 <.init>:
  4017f0:	stp	x29, x30, [sp, #-16]!
  4017f4:	mov	x29, sp
  4017f8:	bl	4023c4 <ferror@plt+0x744>
  4017fc:	ldp	x29, x30, [sp], #16
  401800:	ret

Disassembly of section .plt:

0000000000401810 <memcpy@plt-0x20>:
  401810:	stp	x16, x30, [sp, #-16]!
  401814:	adrp	x16, 416000 <ferror@plt+0x14380>
  401818:	ldr	x17, [x16, #4088]
  40181c:	add	x16, x16, #0xff8
  401820:	br	x17
  401824:	nop
  401828:	nop
  40182c:	nop

0000000000401830 <memcpy@plt>:
  401830:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16]
  401838:	add	x16, x16, #0x0
  40183c:	br	x17

0000000000401840 <memmove@plt>:
  401840:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #8]
  401848:	add	x16, x16, #0x8
  40184c:	br	x17

0000000000401850 <mkstemps@plt>:
  401850:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #16]
  401858:	add	x16, x16, #0x10
  40185c:	br	x17

0000000000401860 <strtoul@plt>:
  401860:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #24]
  401868:	add	x16, x16, #0x18
  40186c:	br	x17

0000000000401870 <strlen@plt>:
  401870:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #32]
  401878:	add	x16, x16, #0x20
  40187c:	br	x17

0000000000401880 <fputs@plt>:
  401880:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #40]
  401888:	add	x16, x16, #0x28
  40188c:	br	x17

0000000000401890 <bfd_scan_vma@plt>:
  401890:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #48]
  401898:	add	x16, x16, #0x30
  40189c:	br	x17

00000000004018a0 <exit@plt>:
  4018a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #56]
  4018a8:	add	x16, x16, #0x38
  4018ac:	br	x17

00000000004018b0 <perror@plt>:
  4018b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #64]
  4018b8:	add	x16, x16, #0x40
  4018bc:	br	x17

00000000004018c0 <bfd_arch_list@plt>:
  4018c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #72]
  4018c8:	add	x16, x16, #0x48
  4018cc:	br	x17

00000000004018d0 <bfd_set_default_target@plt>:
  4018d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #80]
  4018d8:	add	x16, x16, #0x50
  4018dc:	br	x17

00000000004018e0 <ftell@plt>:
  4018e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #88]
  4018e8:	add	x16, x16, #0x58
  4018ec:	br	x17

00000000004018f0 <sprintf@plt>:
  4018f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #96]
  4018f8:	add	x16, x16, #0x60
  4018fc:	br	x17

0000000000401900 <putc@plt>:
  401900:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #104]
  401908:	add	x16, x16, #0x68
  40190c:	br	x17

0000000000401910 <fputc@plt>:
  401910:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #112]
  401918:	add	x16, x16, #0x70
  40191c:	br	x17

0000000000401920 <ctime@plt>:
  401920:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #120]
  401928:	add	x16, x16, #0x78
  40192c:	br	x17

0000000000401930 <bfd_malloc_and_get_section@plt>:
  401930:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #128]
  401938:	add	x16, x16, #0x80
  40193c:	br	x17

0000000000401940 <bfd_openr@plt>:
  401940:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #136]
  401948:	add	x16, x16, #0x88
  40194c:	br	x17

0000000000401950 <fclose@plt>:
  401950:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #144]
  401958:	add	x16, x16, #0x90
  40195c:	br	x17

0000000000401960 <fopen@plt>:
  401960:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #152]
  401968:	add	x16, x16, #0x98
  40196c:	br	x17

0000000000401970 <xrealloc@plt>:
  401970:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #160]
  401978:	add	x16, x16, #0xa0
  40197c:	br	x17

0000000000401980 <bindtextdomain@plt>:
  401980:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #168]
  401988:	add	x16, x16, #0xa8
  40198c:	br	x17

0000000000401990 <bfd_target_list@plt>:
  401990:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #176]
  401998:	add	x16, x16, #0xb0
  40199c:	br	x17

00000000004019a0 <__libc_start_main@plt>:
  4019a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #184]
  4019a8:	add	x16, x16, #0xb8
  4019ac:	br	x17

00000000004019b0 <bfd_get_error@plt>:
  4019b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #192]
  4019b8:	add	x16, x16, #0xc0
  4019bc:	br	x17

00000000004019c0 <memset@plt>:
  4019c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #200]
  4019c8:	add	x16, x16, #0xc8
  4019cc:	br	x17

00000000004019d0 <xmalloc@plt>:
  4019d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #208]
  4019d8:	add	x16, x16, #0xd0
  4019dc:	br	x17

00000000004019e0 <xmalloc_set_program_name@plt>:
  4019e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #216]
  4019e8:	add	x16, x16, #0xd8
  4019ec:	br	x17

00000000004019f0 <xstrdup@plt>:
  4019f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #224]
  4019f8:	add	x16, x16, #0xe0
  4019fc:	br	x17

0000000000401a00 <bfd_init@plt>:
  401a00:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #232]
  401a08:	add	x16, x16, #0xe8
  401a0c:	br	x17

0000000000401a10 <strerror@plt>:
  401a10:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #240]
  401a18:	add	x16, x16, #0xf0
  401a1c:	br	x17

0000000000401a20 <close@plt>:
  401a20:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #248]
  401a28:	add	x16, x16, #0xf8
  401a2c:	br	x17

0000000000401a30 <strrchr@plt>:
  401a30:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #256]
  401a38:	add	x16, x16, #0x100
  401a3c:	br	x17

0000000000401a40 <__gmon_start__@plt>:
  401a40:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #264]
  401a48:	add	x16, x16, #0x108
  401a4c:	br	x17

0000000000401a50 <bfd_set_format@plt>:
  401a50:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #272]
  401a58:	add	x16, x16, #0x110
  401a5c:	br	x17

0000000000401a60 <mkdtemp@plt>:
  401a60:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #280]
  401a68:	add	x16, x16, #0x118
  401a6c:	br	x17

0000000000401a70 <fseek@plt>:
  401a70:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #288]
  401a78:	add	x16, x16, #0x120
  401a7c:	br	x17

0000000000401a80 <abort@plt>:
  401a80:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #296]
  401a88:	add	x16, x16, #0x128
  401a8c:	br	x17

0000000000401a90 <access@plt>:
  401a90:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #304]
  401a98:	add	x16, x16, #0x130
  401a9c:	br	x17

0000000000401aa0 <bfd_close_all_done@plt>:
  401aa0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #312]
  401aa8:	add	x16, x16, #0x138
  401aac:	br	x17

0000000000401ab0 <textdomain@plt>:
  401ab0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #320]
  401ab8:	add	x16, x16, #0x140
  401abc:	br	x17

0000000000401ac0 <getopt_long@plt>:
  401ac0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #328]
  401ac8:	add	x16, x16, #0x148
  401acc:	br	x17

0000000000401ad0 <strcmp@plt>:
  401ad0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #336]
  401ad8:	add	x16, x16, #0x150
  401adc:	br	x17

0000000000401ae0 <bfd_printable_arch_mach@plt>:
  401ae0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #344]
  401ae8:	add	x16, x16, #0x158
  401aec:	br	x17

0000000000401af0 <strtol@plt>:
  401af0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #352]
  401af8:	add	x16, x16, #0x160
  401afc:	br	x17

0000000000401b00 <fread@plt>:
  401b00:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #360]
  401b08:	add	x16, x16, #0x168
  401b0c:	br	x17

0000000000401b10 <bfd_iterate_over_targets@plt>:
  401b10:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #368]
  401b18:	add	x16, x16, #0x170
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #376]
  401b28:	add	x16, x16, #0x178
  401b2c:	br	x17

0000000000401b30 <bfd_openw@plt>:
  401b30:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #384]
  401b38:	add	x16, x16, #0x180
  401b3c:	br	x17

0000000000401b40 <fwrite@plt>:
  401b40:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #392]
  401b48:	add	x16, x16, #0x188
  401b4c:	br	x17

0000000000401b50 <bfd_set_error_program_name@plt>:
  401b50:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #400]
  401b58:	add	x16, x16, #0x190
  401b5c:	br	x17

0000000000401b60 <fflush@plt>:
  401b60:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #408]
  401b68:	add	x16, x16, #0x198
  401b6c:	br	x17

0000000000401b70 <strcpy@plt>:
  401b70:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #416]
  401b78:	add	x16, x16, #0x1a0
  401b7c:	br	x17

0000000000401b80 <mkstemp@plt>:
  401b80:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #424]
  401b88:	add	x16, x16, #0x1a8
  401b8c:	br	x17

0000000000401b90 <xexit@plt>:
  401b90:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #432]
  401b98:	add	x16, x16, #0x1b0
  401b9c:	br	x17

0000000000401ba0 <bfd_close@plt>:
  401ba0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #440]
  401ba8:	add	x16, x16, #0x1b8
  401bac:	br	x17

0000000000401bb0 <bfd_errmsg@plt>:
  401bb0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #448]
  401bb8:	add	x16, x16, #0x1c0
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #456]
  401bc8:	add	x16, x16, #0x1c8
  401bcc:	br	x17

0000000000401bd0 <bfd_check_format@plt>:
  401bd0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #464]
  401bd8:	add	x16, x16, #0x1d0
  401bdc:	br	x17

0000000000401be0 <vfprintf@plt>:
  401be0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #472]
  401be8:	add	x16, x16, #0x1d8
  401bec:	br	x17

0000000000401bf0 <printf@plt>:
  401bf0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #480]
  401bf8:	add	x16, x16, #0x1e0
  401bfc:	br	x17

0000000000401c00 <__assert_fail@plt>:
  401c00:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #488]
  401c08:	add	x16, x16, #0x1e8
  401c0c:	br	x17

0000000000401c10 <__errno_location@plt>:
  401c10:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #496]
  401c18:	add	x16, x16, #0x1f0
  401c1c:	br	x17

0000000000401c20 <getenv@plt>:
  401c20:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #504]
  401c28:	add	x16, x16, #0x1f8
  401c2c:	br	x17

0000000000401c30 <__xstat@plt>:
  401c30:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #512]
  401c38:	add	x16, x16, #0x200
  401c3c:	br	x17

0000000000401c40 <unlink@plt>:
  401c40:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #520]
  401c48:	add	x16, x16, #0x208
  401c4c:	br	x17

0000000000401c50 <fprintf@plt>:
  401c50:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #528]
  401c58:	add	x16, x16, #0x210
  401c5c:	br	x17

0000000000401c60 <__uflow@plt>:
  401c60:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #536]
  401c68:	add	x16, x16, #0x218
  401c6c:	br	x17

0000000000401c70 <setlocale@plt>:
  401c70:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #544]
  401c78:	add	x16, x16, #0x220
  401c7c:	br	x17

0000000000401c80 <ferror@plt>:
  401c80:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #552]
  401c88:	add	x16, x16, #0x228
  401c8c:	br	x17

Disassembly of section .text:

0000000000401c90 <.text>:
  401c90:	stp	x29, x30, [sp, #-272]!
  401c94:	mov	w2, w0
  401c98:	adrp	x3, 404000 <ferror@plt+0x2380>
  401c9c:	mov	x29, sp
  401ca0:	mov	w0, #0x6                   	// #6
  401ca4:	stp	x19, x20, [sp, #16]
  401ca8:	adrp	x19, 404000 <ferror@plt+0x2380>
  401cac:	stp	x21, x22, [sp, #32]
  401cb0:	add	x19, x19, #0xc80
  401cb4:	adrp	x20, 417000 <memcpy@GLIBC_2.17>
  401cb8:	stp	x23, x24, [sp, #48]
  401cbc:	adrp	x21, 417000 <memcpy@GLIBC_2.17>
  401cc0:	adrp	x23, 417000 <memcpy@GLIBC_2.17>
  401cc4:	stp	x25, x26, [sp, #64]
  401cc8:	adrp	x22, 404000 <ferror@plt+0x2380>
  401ccc:	adrp	x25, 417000 <memcpy@GLIBC_2.17>
  401cd0:	stp	x27, x28, [sp, #80]
  401cd4:	adrp	x24, 404000 <ferror@plt+0x2380>
  401cd8:	add	x23, x23, #0x240
  401cdc:	str	x1, [sp, #112]
  401ce0:	add	x1, x3, #0x790
  401ce4:	str	w2, [sp, #124]
  401ce8:	bl	401c70 <setlocale@plt>
  401cec:	adrp	x1, 404000 <ferror@plt+0x2380>
  401cf0:	add	x1, x1, #0xc68
  401cf4:	mov	x0, x19
  401cf8:	bl	401980 <bindtextdomain@plt>
  401cfc:	mov	x0, x19
  401d00:	add	x19, x21, #0x3f0
  401d04:	bl	401ab0 <textdomain@plt>
  401d08:	add	x22, x22, #0xcb8
  401d0c:	ldr	x0, [sp, #112]
  401d10:	add	x25, x25, #0x3d0
  401d14:	add	x24, x24, #0xcb0
  401d18:	mov	w26, #0x0                   	// #0
  401d1c:	ldr	x0, [x0]
  401d20:	str	x0, [x20, #1088]
  401d24:	bl	4019e0 <xmalloc_set_program_name@plt>
  401d28:	ldr	x0, [x20, #1088]
  401d2c:	bl	401b50 <bfd_set_error_program_name@plt>
  401d30:	add	x1, sp, #0x70
  401d34:	add	x0, sp, #0x7c
  401d38:	bl	404008 <ferror@plt+0x2388>
  401d3c:	stp	wzr, wzr, [x19, #20]
  401d40:	mov	w0, #0x4                   	// #4
  401d44:	mov	w1, #0x73                  	// #115
  401d48:	strb	w1, [x19, #4]
  401d4c:	stp	w0, wzr, [x19, #12]
  401d50:	str	xzr, [x19, #32]
  401d54:	str	wzr, [x19, #40]
  401d58:	str	xzr, [x19, #48]
  401d5c:	nop
  401d60:	ldr	w0, [sp, #124]
  401d64:	mov	x3, x23
  401d68:	ldr	x1, [sp, #112]
  401d6c:	mov	x2, x22
  401d70:	mov	x4, #0x0                   	// #0
  401d74:	bl	401ac0 <getopt_long@plt>
  401d78:	cmn	w0, #0x1
  401d7c:	b.eq	401dd0 <ferror@plt+0x150>  // b.none
  401d80:	cmp	w0, #0x66
  401d84:	b.eq	401f24 <ferror@plt+0x2a4>  // b.none
  401d88:	b.le	401e8c <ferror@plt+0x20c>
  401d8c:	cmp	w0, #0x73
  401d90:	b.eq	401f38 <ferror@plt+0x2b8>  // b.none
  401d94:	b.le	401e6c <ferror@plt+0x1ec>
  401d98:	cmp	w0, #0x76
  401d9c:	b.eq	401ef8 <ferror@plt+0x278>  // b.none
  401da0:	cmp	w0, #0x77
  401da4:	b.ne	401e2c <ferror@plt+0x1ac>  // b.any
  401da8:	mov	w0, #0x1                   	// #1
  401dac:	str	w0, [x19, #16]
  401db0:	ldr	w0, [sp, #124]
  401db4:	mov	x3, x23
  401db8:	ldr	x1, [sp, #112]
  401dbc:	mov	x2, x22
  401dc0:	mov	x4, #0x0                   	// #0
  401dc4:	bl	401ac0 <getopt_long@plt>
  401dc8:	cmn	w0, #0x1
  401dcc:	b.ne	401d80 <ferror@plt+0x100>  // b.any
  401dd0:	cbnz	w26, 402220 <ferror@plt+0x5a0>
  401dd4:	ldr	w22, [x19, #12]
  401dd8:	cmp	w22, #0x0
  401ddc:	b.le	402358 <ferror@plt+0x6d8>
  401de0:	ldrb	w0, [x19, #4]
  401de4:	sub	w0, w0, #0x42
  401de8:	and	w0, w0, #0xff
  401dec:	cmp	w0, #0x31
  401df0:	b.hi	401e1c <ferror@plt+0x19c>  // b.pmore
  401df4:	mov	x1, #0x1                   	// #1
  401df8:	mov	x2, #0x401                 	// #1025
  401dfc:	lsl	x0, x1, x0
  401e00:	tst	x0, x2
  401e04:	b.ne	402214 <ferror@plt+0x594>  // b.any
  401e08:	mov	x2, #0x40100000000         	// #4402341478400
  401e0c:	tst	x0, x2
  401e10:	b.ne	402208 <ferror@plt+0x588>  // b.any
  401e14:	tst	x0, #0x2000000020000
  401e18:	b.ne	401fbc <ferror@plt+0x33c>  // b.any
  401e1c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401e20:	mov	w1, #0x1                   	// #1
  401e24:	ldr	x0, [x0, #960]
  401e28:	bl	4025e0 <ferror@plt+0x960>
  401e2c:	cmp	w0, #0x74
  401e30:	b.ne	401ecc <ferror@plt+0x24c>  // b.any
  401e34:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401e38:	mov	w1, #0x1                   	// #1
  401e3c:	str	w1, [x19, #24]
  401e40:	ldr	x0, [x0, #968]
  401e44:	ldrb	w2, [x0, #1]
  401e48:	cbnz	w2, 40234c <ferror@plt+0x6cc>
  401e4c:	ldrb	w0, [x0]
  401e50:	cmp	w0, #0x6f
  401e54:	b.eq	401fb0 <ferror@plt+0x330>  // b.none
  401e58:	cmp	w0, #0x78
  401e5c:	b.ne	401f48 <ferror@plt+0x2c8>  // b.any
  401e60:	mov	w0, #0x10                  	// #16
  401e64:	str	w0, [x19, #28]
  401e68:	b	401d60 <ferror@plt+0xe0>
  401e6c:	cmp	w0, #0x6e
  401e70:	b.eq	401f5c <ferror@plt+0x2dc>  // b.none
  401e74:	cmp	w0, #0x6f
  401e78:	b.ne	401ec4 <ferror@plt+0x244>  // b.any
  401e7c:	mov	w1, #0x1                   	// #1
  401e80:	mov	w0, #0x8                   	// #8
  401e84:	stp	w1, w0, [x19, #24]
  401e88:	b	401d60 <ferror@plt+0xe0>
  401e8c:	cmp	w0, #0x61
  401e90:	b.eq	401f30 <ferror@plt+0x2b0>  // b.none
  401e94:	b.le	401ed4 <ferror@plt+0x254>
  401e98:	cmp	w0, #0x64
  401e9c:	b.eq	401fa4 <ferror@plt+0x324>  // b.none
  401ea0:	cmp	w0, #0x65
  401ea4:	b.ne	401ecc <ferror@plt+0x24c>  // b.any
  401ea8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401eac:	ldr	x0, [x0, #968]
  401eb0:	ldrb	w1, [x0, #1]
  401eb4:	cbnz	w1, 401e1c <ferror@plt+0x19c>
  401eb8:	ldrb	w0, [x0]
  401ebc:	strb	w0, [x19, #4]
  401ec0:	b	401d60 <ferror@plt+0xe0>
  401ec4:	cmp	w0, #0x68
  401ec8:	b.eq	401f14 <ferror@plt+0x294>  // b.none
  401ecc:	ldr	w26, [x25]
  401ed0:	b	401d60 <ferror@plt+0xe0>
  401ed4:	cmp	w0, #0x54
  401ed8:	b.ne	401eec <ferror@plt+0x26c>  // b.any
  401edc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401ee0:	ldr	x0, [x0, #968]
  401ee4:	str	x0, [x19, #48]
  401ee8:	b	401d60 <ferror@plt+0xe0>
  401eec:	b.le	401f04 <ferror@plt+0x284>
  401ef0:	cmp	w0, #0x56
  401ef4:	b.ne	401ecc <ferror@plt+0x24c>  // b.any
  401ef8:	mov	x0, x24
  401efc:	bl	403ad0 <ferror@plt+0x1e50>
  401f00:	b	401d60 <ferror@plt+0xe0>
  401f04:	cmp	w0, #0x3f
  401f08:	b.eq	401e1c <ferror@plt+0x19c>  // b.none
  401f0c:	cmp	w0, #0x48
  401f10:	b.ne	401ecc <ferror@plt+0x24c>  // b.any
  401f14:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f18:	mov	w1, #0x0                   	// #0
  401f1c:	ldr	x0, [x0, #984]
  401f20:	bl	4025e0 <ferror@plt+0x960>
  401f24:	mov	w0, #0x1                   	// #1
  401f28:	str	w0, [x19, #20]
  401f2c:	b	401d60 <ferror@plt+0xe0>
  401f30:	str	wzr, [x19, #40]
  401f34:	b	401d60 <ferror@plt+0xe0>
  401f38:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f3c:	ldr	x0, [x0, #968]
  401f40:	str	x0, [x19, #32]
  401f44:	b	401d60 <ferror@plt+0xe0>
  401f48:	cmp	w0, #0x64
  401f4c:	b.ne	401e1c <ferror@plt+0x19c>  // b.any
  401f50:	mov	w0, #0xa                   	// #10
  401f54:	str	w0, [x19, #28]
  401f58:	b	401d60 <ferror@plt+0xe0>
  401f5c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f60:	add	x27, x0, #0x3c8
  401f64:	add	x1, sp, #0x80
  401f68:	mov	w2, #0x0                   	// #0
  401f6c:	ldr	x0, [x0, #968]
  401f70:	bl	401860 <strtoul@plt>
  401f74:	str	w0, [x19, #12]
  401f78:	ldr	x1, [sp, #128]
  401f7c:	cbz	x1, 401d60 <ferror@plt+0xe0>
  401f80:	ldrb	w0, [x1]
  401f84:	cbz	w0, 401d60 <ferror@plt+0xe0>
  401f88:	adrp	x1, 404000 <ferror@plt+0x2380>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	add	x1, x1, #0xc90
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	bl	401bc0 <dcgettext@plt>
  401f9c:	ldr	x1, [x27]
  401fa0:	bl	402e00 <ferror@plt+0x1180>
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	str	w0, [x19, #40]
  401fac:	b	401d60 <ferror@plt+0xe0>
  401fb0:	mov	w0, #0x8                   	// #8
  401fb4:	str	w0, [x19, #28]
  401fb8:	b	401d60 <ferror@plt+0xe0>
  401fbc:	str	w1, [x21, #1008]
  401fc0:	bl	401a00 <bfd_init@plt>
  401fc4:	cmp	w0, #0x118
  401fc8:	b.ne	402334 <ferror@plt+0x6b4>  // b.any
  401fcc:	adrp	x22, 417000 <memcpy@GLIBC_2.17>
  401fd0:	bl	402ef0 <ferror@plt+0x1270>
  401fd4:	ldr	w2, [sp, #124]
  401fd8:	ldr	w0, [x22, #976]
  401fdc:	cmp	w0, w2
  401fe0:	b.ge	402278 <ferror@plt+0x5f8>  // b.tcont
  401fe4:	adrp	x25, 404000 <ferror@plt+0x2380>
  401fe8:	add	x22, x22, #0x3d0
  401fec:	add	x25, x25, #0xda8
  401ff0:	mov	w3, #0x0                   	// #0
  401ff4:	mov	w24, #0x0                   	// #0
  401ff8:	ldr	x1, [sp, #112]
  401ffc:	ldr	x21, [x1, w0, sxtw #3]
  402000:	ldrb	w0, [x21]
  402004:	cmp	w0, #0x2d
  402008:	b.eq	402128 <ferror@plt+0x4a8>  // b.none
  40200c:	add	x2, sp, #0x90
  402010:	mov	x1, x21
  402014:	mov	w0, #0x0                   	// #0
  402018:	bl	401c30 <__xstat@plt>
  40201c:	tbnz	w0, #31, 4021b8 <ferror@plt+0x538>
  402020:	ldr	w0, [sp, #160]
  402024:	and	w0, w0, #0xf000
  402028:	cmp	w0, #0x4, lsl #12
  40202c:	b.eq	402304 <ferror@plt+0x684>  // b.none
  402030:	ldr	w0, [x19, #40]
  402034:	cbz	w0, 402150 <ferror@plt+0x4d0>
  402038:	ldr	x1, [x19, #48]
  40203c:	mov	x0, x21
  402040:	bl	401940 <bfd_openr@plt>
  402044:	mov	x26, x0
  402048:	cbz	x0, 402150 <ferror@plt+0x4d0>
  40204c:	mov	w1, #0x1                   	// #1
  402050:	bl	401bd0 <bfd_check_format@plt>
  402054:	cbz	w0, 402328 <ferror@plt+0x6a8>
  402058:	ldr	x23, [x26, #144]
  40205c:	cbz	x23, 402138 <ferror@plt+0x4b8>
  402060:	mov	w27, #0x103                 	// #259
  402064:	str	wzr, [sp, #120]
  402068:	ldr	w1, [x23, #32]
  40206c:	and	w1, w1, w27
  402070:	cmp	w1, #0x103
  402074:	b.ne	4020c0 <ferror@plt+0x440>  // b.any
  402078:	ldr	x28, [x23, #56]
  40207c:	cbz	x28, 4020c0 <ferror@plt+0x440>
  402080:	add	x2, sp, #0x88
  402084:	mov	x1, x23
  402088:	mov	x0, x26
  40208c:	bl	401930 <bfd_malloc_and_get_section@plt>
  402090:	cbz	w0, 4022a4 <ferror@plt+0x624>
  402094:	ldr	x4, [sp, #136]
  402098:	mov	w5, #0x1                   	// #1
  40209c:	ldr	x2, [x23, #144]
  4020a0:	mov	x0, x21
  4020a4:	mov	w3, w28
  4020a8:	mov	x1, #0x0                   	// #0
  4020ac:	str	w5, [sp, #120]
  4020b0:	bl	4027c0 <ferror@plt+0xb40>
  4020b4:	ldr	x0, [sp, #136]
  4020b8:	bl	401b20 <free@plt>
  4020bc:	nop
  4020c0:	ldr	x23, [x23, #16]
  4020c4:	cbnz	x23, 402068 <ferror@plt+0x3e8>
  4020c8:	mov	x0, x26
  4020cc:	bl	401ba0 <bfd_close@plt>
  4020d0:	cbz	w0, 402144 <ferror@plt+0x4c4>
  4020d4:	ldr	w0, [sp, #120]
  4020d8:	cbz	w0, 402150 <ferror@plt+0x4d0>
  4020dc:	mov	w0, #0x1                   	// #1
  4020e0:	eor	w0, w0, #0x1
  4020e4:	ldr	w2, [sp, #124]
  4020e8:	orr	w24, w24, w0
  4020ec:	mov	w3, #0x1                   	// #1
  4020f0:	ldr	w0, [x22]
  4020f4:	add	w0, w0, #0x1
  4020f8:	str	w0, [x22]
  4020fc:	cmp	w0, w2
  402100:	b.lt	401ff8 <ferror@plt+0x378>  // b.tstop
  402104:	cbz	w3, 401e1c <ferror@plt+0x19c>
  402108:	mov	w0, w24
  40210c:	ldp	x19, x20, [sp, #16]
  402110:	ldp	x21, x22, [sp, #32]
  402114:	ldp	x23, x24, [sp, #48]
  402118:	ldp	x25, x26, [sp, #64]
  40211c:	ldp	x27, x28, [sp, #80]
  402120:	ldp	x29, x30, [sp], #272
  402124:	ret
  402128:	ldrb	w0, [x21, #1]
  40212c:	cbnz	w0, 40200c <ferror@plt+0x38c>
  402130:	str	wzr, [x19, #40]
  402134:	b	4020f0 <ferror@plt+0x470>
  402138:	mov	x0, x26
  40213c:	bl	401ba0 <bfd_close@plt>
  402140:	cbnz	w0, 402150 <ferror@plt+0x4d0>
  402144:	mov	x0, x21
  402148:	bl	402ad8 <ferror@plt+0xe58>
  40214c:	nop
  402150:	mov	x0, x21
  402154:	adrp	x1, 404000 <ferror@plt+0x2380>
  402158:	add	x1, x1, #0xdd0
  40215c:	bl	401960 <fopen@plt>
  402160:	mov	x23, x0
  402164:	cbz	x0, 402190 <ferror@plt+0x510>
  402168:	mov	x1, x0
  40216c:	mov	x4, #0x0                   	// #0
  402170:	mov	w3, #0x0                   	// #0
  402174:	mov	x2, #0x0                   	// #0
  402178:	mov	x0, x21
  40217c:	bl	4027c0 <ferror@plt+0xb40>
  402180:	mov	x0, x23
  402184:	bl	401950 <fclose@plt>
  402188:	cmn	w0, #0x1
  40218c:	b.ne	4020dc <ferror@plt+0x45c>  // b.any
  402190:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402194:	adrp	x1, 404000 <ferror@plt+0x2380>
  402198:	ldr	x2, [x20, #1088]
  40219c:	add	x1, x1, #0xc48
  4021a0:	ldr	x0, [x0, #960]
  4021a4:	bl	401c50 <fprintf@plt>
  4021a8:	mov	x0, x21
  4021ac:	bl	4018b0 <perror@plt>
  4021b0:	mov	w0, #0x0                   	// #0
  4021b4:	b	4020e0 <ferror@plt+0x460>
  4021b8:	bl	401c10 <__errno_location@plt>
  4021bc:	mov	x23, x0
  4021c0:	ldr	w0, [x0]
  4021c4:	cmp	w0, #0x2
  4021c8:	b.eq	4022e0 <ferror@plt+0x660>  // b.none
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	adrp	x1, 404000 <ferror@plt+0x2380>
  4021d4:	mov	x0, #0x0                   	// #0
  4021d8:	add	x1, x1, #0xd58
  4021dc:	bl	401bc0 <dcgettext@plt>
  4021e0:	mov	x1, x0
  4021e4:	ldr	w0, [x23]
  4021e8:	mov	x23, x1
  4021ec:	bl	401a10 <strerror@plt>
  4021f0:	mov	x2, x0
  4021f4:	mov	x1, x21
  4021f8:	mov	x0, x23
  4021fc:	bl	402e78 <ferror@plt+0x11f8>
  402200:	mov	w0, #0x0                   	// #0
  402204:	b	4020e0 <ferror@plt+0x460>
  402208:	mov	w0, #0x2                   	// #2
  40220c:	str	w0, [x21, #1008]
  402210:	b	401fc0 <ferror@plt+0x340>
  402214:	mov	w0, #0x4                   	// #4
  402218:	str	w0, [x21, #1008]
  40221c:	b	401fc0 <ferror@plt+0x340>
  402220:	mov	x1, #0xfffffffffffffff8    	// #-8
  402224:	mov	w2, #0x0                   	// #0
  402228:	ldr	x0, [sp, #112]
  40222c:	add	x26, x1, w26, sxtw #3
  402230:	add	x1, sp, #0x80
  402234:	ldr	x0, [x0, x26]
  402238:	add	x0, x0, #0x1
  40223c:	bl	401860 <strtoul@plt>
  402240:	str	w0, [x19, #12]
  402244:	ldr	x0, [sp, #128]
  402248:	cbz	x0, 401dd4 <ferror@plt+0x154>
  40224c:	ldrb	w0, [x0]
  402250:	cbz	w0, 401dd4 <ferror@plt+0x154>
  402254:	adrp	x1, 404000 <ferror@plt+0x2380>
  402258:	mov	w2, #0x5                   	// #5
  40225c:	add	x1, x1, #0xc90
  402260:	mov	x0, #0x0                   	// #0
  402264:	bl	401bc0 <dcgettext@plt>
  402268:	ldr	x1, [sp, #112]
  40226c:	ldr	x1, [x1, x26]
  402270:	add	x1, x1, #0x1
  402274:	bl	402e00 <ferror@plt+0x1180>
  402278:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  40227c:	adrp	x0, 404000 <ferror@plt+0x2380>
  402280:	mov	x4, #0x0                   	// #0
  402284:	add	x0, x0, #0xd28
  402288:	ldr	x1, [x1, #992]
  40228c:	mov	w3, #0x0                   	// #0
  402290:	mov	x2, #0x0                   	// #0
  402294:	mov	w24, #0x0                   	// #0
  402298:	str	wzr, [x19, #40]
  40229c:	bl	4027c0 <ferror@plt+0xb40>
  4022a0:	b	402108 <ferror@plt+0x488>
  4022a4:	mov	x1, x25
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	bl	401bc0 <dcgettext@plt>
  4022b4:	ldr	x2, [x23]
  4022b8:	mov	x28, x0
  4022bc:	str	x2, [sp, #104]
  4022c0:	bl	4019b0 <bfd_get_error@plt>
  4022c4:	bl	401bb0 <bfd_errmsg@plt>
  4022c8:	mov	x3, x0
  4022cc:	ldr	x2, [sp, #104]
  4022d0:	mov	x1, x21
  4022d4:	mov	x0, x28
  4022d8:	bl	402e78 <ferror@plt+0x11f8>
  4022dc:	b	4020c0 <ferror@plt+0x440>
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	adrp	x1, 404000 <ferror@plt+0x2380>
  4022e8:	mov	x0, #0x0                   	// #0
  4022ec:	add	x1, x1, #0xd40
  4022f0:	bl	401bc0 <dcgettext@plt>
  4022f4:	mov	x1, x21
  4022f8:	bl	402e78 <ferror@plt+0x11f8>
  4022fc:	mov	w0, #0x0                   	// #0
  402300:	b	4020e0 <ferror@plt+0x460>
  402304:	mov	w2, #0x5                   	// #5
  402308:	adrp	x1, 404000 <ferror@plt+0x2380>
  40230c:	mov	x0, #0x0                   	// #0
  402310:	add	x1, x1, #0xd88
  402314:	bl	401bc0 <dcgettext@plt>
  402318:	mov	x1, x21
  40231c:	bl	402e78 <ferror@plt+0x11f8>
  402320:	mov	w0, #0x0                   	// #0
  402324:	b	4020e0 <ferror@plt+0x460>
  402328:	mov	x0, x26
  40232c:	bl	401ba0 <bfd_close@plt>
  402330:	b	402150 <ferror@plt+0x4d0>
  402334:	adrp	x1, 404000 <ferror@plt+0x2380>
  402338:	add	x1, x1, #0xd00
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, #0x0                   	// #0
  402344:	bl	401bc0 <dcgettext@plt>
  402348:	bl	402e00 <ferror@plt+0x1180>
  40234c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402350:	ldr	x0, [x0, #960]
  402354:	bl	4025e0 <ferror@plt+0x960>
  402358:	mov	w2, #0x5                   	// #5
  40235c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402360:	mov	x0, #0x0                   	// #0
  402364:	add	x1, x1, #0xcd8
  402368:	bl	401bc0 <dcgettext@plt>
  40236c:	mov	w1, w22
  402370:	bl	402e00 <ferror@plt+0x1180>
  402374:	mov	x29, #0x0                   	// #0
  402378:	mov	x30, #0x0                   	// #0
  40237c:	mov	x5, x0
  402380:	ldr	x1, [sp]
  402384:	add	x2, sp, #0x8
  402388:	mov	x6, sp
  40238c:	movz	x0, #0x0, lsl #48
  402390:	movk	x0, #0x0, lsl #32
  402394:	movk	x0, #0x40, lsl #16
  402398:	movk	x0, #0x1c90
  40239c:	movz	x3, #0x0, lsl #48
  4023a0:	movk	x3, #0x0, lsl #32
  4023a4:	movk	x3, #0x40, lsl #16
  4023a8:	movk	x3, #0x46c0
  4023ac:	movz	x4, #0x0, lsl #48
  4023b0:	movk	x4, #0x0, lsl #32
  4023b4:	movk	x4, #0x40, lsl #16
  4023b8:	movk	x4, #0x4740
  4023bc:	bl	4019a0 <__libc_start_main@plt>
  4023c0:	bl	401a80 <abort@plt>
  4023c4:	adrp	x0, 416000 <ferror@plt+0x14380>
  4023c8:	ldr	x0, [x0, #4064]
  4023cc:	cbz	x0, 4023d4 <ferror@plt+0x754>
  4023d0:	b	401a40 <__gmon_start__@plt>
  4023d4:	ret
  4023d8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4023dc:	add	x0, x0, #0x3c0
  4023e0:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  4023e4:	add	x1, x1, #0x3c0
  4023e8:	cmp	x1, x0
  4023ec:	b.eq	402404 <ferror@plt+0x784>  // b.none
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2380>
  4023f4:	ldr	x1, [x1, #1888]
  4023f8:	cbz	x1, 402404 <ferror@plt+0x784>
  4023fc:	mov	x16, x1
  402400:	br	x16
  402404:	ret
  402408:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40240c:	add	x0, x0, #0x3c0
  402410:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  402414:	add	x1, x1, #0x3c0
  402418:	sub	x1, x1, x0
  40241c:	lsr	x2, x1, #63
  402420:	add	x1, x2, x1, asr #3
  402424:	cmp	xzr, x1, asr #1
  402428:	asr	x1, x1, #1
  40242c:	b.eq	402444 <ferror@plt+0x7c4>  // b.none
  402430:	adrp	x2, 404000 <ferror@plt+0x2380>
  402434:	ldr	x2, [x2, #1896]
  402438:	cbz	x2, 402444 <ferror@plt+0x7c4>
  40243c:	mov	x16, x2
  402440:	br	x16
  402444:	ret
  402448:	stp	x29, x30, [sp, #-32]!
  40244c:	mov	x29, sp
  402450:	str	x19, [sp, #16]
  402454:	adrp	x19, 417000 <memcpy@GLIBC_2.17>
  402458:	ldrb	w0, [x19, #1000]
  40245c:	cbnz	w0, 40246c <ferror@plt+0x7ec>
  402460:	bl	4023d8 <ferror@plt+0x758>
  402464:	mov	w0, #0x1                   	// #1
  402468:	strb	w0, [x19, #1000]
  40246c:	ldr	x19, [sp, #16]
  402470:	ldp	x29, x30, [sp], #32
  402474:	ret
  402478:	b	402408 <ferror@plt+0x788>
  40247c:	nop
  402480:	stp	x29, x30, [sp, #-80]!
  402484:	mov	x29, sp
  402488:	stp	x21, x22, [sp, #32]
  40248c:	adrp	x21, 417000 <memcpy@GLIBC_2.17>
  402490:	ldr	w4, [x21, #1008]
  402494:	stp	x19, x20, [sp, #16]
  402498:	cmp	w4, #0x0
  40249c:	b.le	4025d4 <ferror@plt+0x954>
  4024a0:	mov	x22, x0
  4024a4:	add	x21, x21, #0x3f0
  4024a8:	mov	x20, #0x0                   	// #0
  4024ac:	mov	w19, #0x0                   	// #0
  4024b0:	stp	x23, x24, [sp, #48]
  4024b4:	mov	x23, x1
  4024b8:	mov	x24, x2
  4024bc:	str	x25, [sp, #64]
  4024c0:	mov	x25, x3
  4024c4:	b	402504 <ferror@plt+0x884>
  4024c8:	ldr	x1, [x25]
  4024cc:	str	w0, [x24]
  4024d0:	add	x0, x1, #0x1
  4024d4:	str	x0, [x25]
  4024d8:	ldrb	w0, [x1]
  4024dc:	ldr	x4, [x23]
  4024e0:	bfi	x0, x20, #8, #56
  4024e4:	ldr	w1, [x21]
  4024e8:	add	w19, w19, #0x1
  4024ec:	add	x4, x4, #0x1
  4024f0:	str	x4, [x23]
  4024f4:	mov	x20, x0
  4024f8:	cmp	w1, w19
  4024fc:	mov	x0, x21
  402500:	b.le	402560 <ferror@plt+0x8e0>
  402504:	ldr	w4, [x24]
  402508:	sub	w0, w4, #0x1
  40250c:	cbnz	w4, 4024c8 <ferror@plt+0x848>
  402510:	cbz	x22, 402540 <ferror@plt+0x8c0>
  402514:	ldp	x0, x1, [x22, #8]
  402518:	add	x2, x0, #0x1
  40251c:	cmp	x0, x1
  402520:	b.cs	402530 <ferror@plt+0x8b0>  // b.hs, b.nlast
  402524:	str	x2, [x22, #8]
  402528:	ldrb	w0, [x0]
  40252c:	b	4024dc <ferror@plt+0x85c>
  402530:	mov	x0, x22
  402534:	bl	401c60 <__uflow@plt>
  402538:	cmn	w0, #0x1
  40253c:	b.ne	4024dc <ferror@plt+0x85c>  // b.any
  402540:	mov	x20, #0xffffffffffffffff    	// #-1
  402544:	mov	x0, x20
  402548:	ldp	x19, x20, [sp, #16]
  40254c:	ldp	x21, x22, [sp, #32]
  402550:	ldp	x23, x24, [sp, #48]
  402554:	ldr	x25, [sp, #64]
  402558:	ldp	x29, x30, [sp], #80
  40255c:	ret
  402560:	ldp	x23, x24, [sp, #48]
  402564:	ldr	x25, [sp, #64]
  402568:	ldrb	w1, [x0, #4]
  40256c:	cmp	w1, #0x4c
  402570:	b.eq	40259c <ferror@plt+0x91c>  // b.none
  402574:	ubfx	x2, x20, #8, #8
  402578:	ubfiz	x0, x20, #8, #8
  40257c:	orr	x0, x0, x2
  402580:	cmp	w1, #0x6c
  402584:	csel	x20, x0, x20, eq  // eq = none
  402588:	mov	x0, x20
  40258c:	ldp	x19, x20, [sp, #16]
  402590:	ldp	x21, x22, [sp, #32]
  402594:	ldp	x29, x30, [sp], #80
  402598:	ret
  40259c:	lsl	x1, x20, #8
  4025a0:	asr	x0, x20, #8
  4025a4:	and	x2, x1, #0xff0000
  4025a8:	and	x0, x0, #0xff00
  4025ac:	lsl	w1, w20, #24
  4025b0:	lsr	w20, w20, #24
  4025b4:	orr	x1, x1, x2
  4025b8:	orr	x20, x0, x20
  4025bc:	orr	x20, x20, x1
  4025c0:	mov	x0, x20
  4025c4:	ldp	x19, x20, [sp, #16]
  4025c8:	ldp	x21, x22, [sp, #32]
  4025cc:	ldp	x29, x30, [sp], #80
  4025d0:	ret
  4025d4:	add	x0, x21, #0x3f0
  4025d8:	mov	x20, #0x0                   	// #0
  4025dc:	b	402568 <ferror@plt+0x8e8>
  4025e0:	stp	x29, x30, [sp, #-48]!
  4025e4:	mov	w2, #0x5                   	// #5
  4025e8:	mov	x29, sp
  4025ec:	str	x21, [sp, #32]
  4025f0:	adrp	x21, 417000 <memcpy@GLIBC_2.17>
  4025f4:	stp	x19, x20, [sp, #16]
  4025f8:	mov	x19, x0
  4025fc:	mov	w20, w1
  402600:	mov	x0, #0x0                   	// #0
  402604:	adrp	x1, 404000 <ferror@plt+0x2380>
  402608:	add	x1, x1, #0x770
  40260c:	bl	401bc0 <dcgettext@plt>
  402610:	ldr	x2, [x21, #1088]
  402614:	mov	x1, x0
  402618:	mov	x0, x19
  40261c:	bl	401c50 <fprintf@plt>
  402620:	mov	w2, #0x5                   	// #5
  402624:	adrp	x1, 404000 <ferror@plt+0x2380>
  402628:	mov	x0, #0x0                   	// #0
  40262c:	add	x1, x1, #0x798
  402630:	bl	401bc0 <dcgettext@plt>
  402634:	mov	x1, x0
  402638:	mov	x0, x19
  40263c:	bl	401c50 <fprintf@plt>
  402640:	mov	w2, #0x5                   	// #5
  402644:	adrp	x1, 404000 <ferror@plt+0x2380>
  402648:	mov	x0, #0x0                   	// #0
  40264c:	add	x1, x1, #0x7d8
  402650:	bl	401bc0 <dcgettext@plt>
  402654:	mov	x1, x0
  402658:	mov	x0, x19
  40265c:	bl	401c50 <fprintf@plt>
  402660:	mov	w2, #0x5                   	// #5
  402664:	adrp	x1, 404000 <ferror@plt+0x2380>
  402668:	mov	x0, #0x0                   	// #0
  40266c:	add	x1, x1, #0x7f0
  402670:	bl	401bc0 <dcgettext@plt>
  402674:	mov	x1, x0
  402678:	mov	x0, x19
  40267c:	bl	401c50 <fprintf@plt>
  402680:	mov	w2, #0x5                   	// #5
  402684:	adrp	x1, 404000 <ferror@plt+0x2380>
  402688:	mov	x0, #0x0                   	// #0
  40268c:	add	x1, x1, #0x890
  402690:	bl	401bc0 <dcgettext@plt>
  402694:	mov	x1, x0
  402698:	mov	x0, x19
  40269c:	bl	401c50 <fprintf@plt>
  4026a0:	ldr	x0, [x21, #1088]
  4026a4:	mov	x1, x19
  4026a8:	bl	402fe8 <ferror@plt+0x1368>
  4026ac:	cbz	w20, 4026b8 <ferror@plt+0xa38>
  4026b0:	mov	w0, w20
  4026b4:	bl	4018a0 <exit@plt>
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	adrp	x1, 404000 <ferror@plt+0x2380>
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	add	x1, x1, #0xc08
  4026c8:	bl	401bc0 <dcgettext@plt>
  4026cc:	mov	x1, x0
  4026d0:	adrp	x2, 404000 <ferror@plt+0x2380>
  4026d4:	mov	x0, x19
  4026d8:	add	x2, x2, #0xc20
  4026dc:	bl	401c50 <fprintf@plt>
  4026e0:	b	4026b0 <ferror@plt+0xa30>
  4026e4:	nop
  4026e8:	adrp	x4, 417000 <memcpy@GLIBC_2.17>
  4026ec:	ldr	w5, [x4, #1008]
  4026f0:	add	x4, x4, #0x3f0
  4026f4:	cmp	w5, #0x1
  4026f8:	b.le	40275c <ferror@plt+0xadc>
  4026fc:	ldr	x6, [x1]
  402700:	sub	w7, w5, #0x1
  402704:	ldr	w8, [x2]
  402708:	sub	x6, x6, w7, sxtw
  40270c:	str	x6, [x1]
  402710:	cbnz	w8, 402760 <ferror@plt+0xae0>
  402714:	ldrb	w1, [x4, #4]
  402718:	cmp	w1, #0x62
  40271c:	b.eq	40278c <ferror@plt+0xb0c>  // b.none
  402720:	b.hi	402780 <ferror@plt+0xb00>  // b.pmore
  402724:	cmp	w1, #0x42
  402728:	b.eq	4027a4 <ferror@plt+0xb24>  // b.none
  40272c:	cmp	w1, #0x4c
  402730:	b.ne	402754 <ferror@plt+0xad4>  // b.any
  402734:	asr	x1, x0, #16
  402738:	asr	x5, x0, #8
  40273c:	asr	x0, x0, #24
  402740:	strb	w5, [x4, #8]
  402744:	strb	w1, [x4, #9]
  402748:	mov	w1, #0x3                   	// #3
  40274c:	strb	w0, [x4, #10]
  402750:	str	w1, [x2]
  402754:	add	x4, x4, #0x8
  402758:	str	x4, [x3]
  40275c:	ret
  402760:	ldr	x0, [x3]
  402764:	mov	x1, #0x1                   	// #1
  402768:	sub	x5, x1, w5, sxtw
  40276c:	add	w7, w7, w8
  402770:	add	x5, x0, x5
  402774:	str	x5, [x3]
  402778:	str	w7, [x2]
  40277c:	ret
  402780:	asr	x0, x0, #8
  402784:	cmp	w1, #0x6c
  402788:	b.ne	402754 <ferror@plt+0xad4>  // b.any
  40278c:	strb	w0, [x4, #8]
  402790:	mov	w0, #0x1                   	// #1
  402794:	str	w0, [x2]
  402798:	add	x4, x4, #0x8
  40279c:	str	x4, [x3]
  4027a0:	b	40275c <ferror@plt+0xadc>
  4027a4:	asr	x1, x0, #16
  4027a8:	rev16	w0, w0
  4027ac:	strb	w1, [x4, #8]
  4027b0:	mov	w1, #0x3                   	// #3
  4027b4:	sturh	w0, [x4, #9]
  4027b8:	str	w1, [x2]
  4027bc:	b	402754 <ferror@plt+0xad4>
  4027c0:	stp	x29, x30, [sp, #-128]!
  4027c4:	mov	x29, sp
  4027c8:	stp	x19, x20, [sp, #16]
  4027cc:	adrp	x20, 417000 <memcpy@GLIBC_2.17>
  4027d0:	add	x20, x20, #0x3f0
  4027d4:	stp	x25, x26, [sp, #64]
  4027d8:	mov	x25, x0
  4027dc:	ldr	w0, [x20, #12]
  4027e0:	stp	x21, x22, [sp, #32]
  4027e4:	mov	x21, x1
  4027e8:	add	w0, w0, #0x1
  4027ec:	stp	x23, x24, [sp, #48]
  4027f0:	adrp	x23, 416000 <ferror@plt+0x14380>
  4027f4:	sxtw	x0, w0
  4027f8:	add	x23, x23, #0xbb8
  4027fc:	str	x27, [sp, #80]
  402800:	str	x4, [sp, #104]
  402804:	mov	x24, #0x7f                  	// #127
  402808:	str	w3, [sp, #116]
  40280c:	str	x2, [sp, #120]
  402810:	bl	4019d0 <xmalloc@plt>
  402814:	mov	x22, x0
  402818:	ldr	w0, [x20, #12]
  40281c:	ldr	x26, [sp, #120]
  402820:	cmp	w0, #0x0
  402824:	b.le	402a00 <ferror@plt+0xd80>
  402828:	mov	x19, #0x0                   	// #0
  40282c:	b	402878 <ferror@plt+0xbf8>
  402830:	cmp	x0, #0xff
  402834:	b.hi	4028bc <ferror@plt+0xc3c>  // b.pmore
  402838:	cmp	x0, #0x9
  40283c:	b.eq	402864 <ferror@plt+0xbe4>  // b.none
  402840:	ldrh	w1, [x23, x0, lsl #1]
  402844:	tbnz	w1, #4, 402864 <ferror@plt+0xbe4>
  402848:	ldrb	w3, [x20, #4]
  40284c:	cmp	w3, #0x53
  402850:	ccmp	x0, x24, #0x4, eq  // eq = none
  402854:	b.gt	402864 <ferror@plt+0xbe4>
  402858:	ldr	w3, [x20, #16]
  40285c:	cbz	w3, 4028bc <ferror@plt+0xc3c>
  402860:	tbz	w1, #6, 4028bc <ferror@plt+0xc3c>
  402864:	strb	w0, [x22, x19]
  402868:	add	x19, x19, #0x1
  40286c:	ldr	w0, [x20, #12]
  402870:	cmp	w0, w19
  402874:	b.le	4028d0 <ferror@plt+0xc50>
  402878:	add	x2, sp, #0x74
  40287c:	add	x3, sp, #0x68
  402880:	add	x1, sp, #0x78
  402884:	mov	x0, x21
  402888:	bl	402480 <ferror@plt+0x800>
  40288c:	cmn	x0, #0x1
  402890:	add	w2, w19, #0x1
  402894:	b.ne	402830 <ferror@plt+0xbb0>  // b.any
  402898:	mov	x0, x22
  40289c:	bl	401b20 <free@plt>
  4028a0:	ldp	x19, x20, [sp, #16]
  4028a4:	ldp	x21, x22, [sp, #32]
  4028a8:	ldp	x23, x24, [sp, #48]
  4028ac:	ldp	x25, x26, [sp, #64]
  4028b0:	ldr	x27, [sp, #80]
  4028b4:	ldp	x29, x30, [sp], #128
  4028b8:	ret
  4028bc:	add	x3, sp, #0x68
  4028c0:	add	x2, sp, #0x74
  4028c4:	add	x1, sp, #0x78
  4028c8:	bl	4026e8 <ferror@plt+0xa68>
  4028cc:	b	402818 <ferror@plt+0xb98>
  4028d0:	add	x27, x22, w2, sxtw
  4028d4:	ldr	w0, [x20, #20]
  4028d8:	cbnz	w0, 4029c4 <ferror@plt+0xd44>
  4028dc:	ldr	w0, [x20, #24]
  4028e0:	cbnz	w0, 402994 <ferror@plt+0xd14>
  4028e4:	adrp	x26, 417000 <memcpy@GLIBC_2.17>
  4028e8:	strb	wzr, [x27]
  4028ec:	mov	x0, x22
  4028f0:	add	x19, x26, #0x3d8
  4028f4:	ldr	x1, [x26, #984]
  4028f8:	bl	401880 <fputs@plt>
  4028fc:	b	40293c <ferror@plt+0xcbc>
  402900:	cmp	x0, #0xff
  402904:	b.hi	40296c <ferror@plt+0xcec>  // b.pmore
  402908:	cmp	x0, #0x9
  40290c:	b.eq	402934 <ferror@plt+0xcb4>  // b.none
  402910:	ldrh	w1, [x23, x0, lsl #1]
  402914:	tbnz	w1, #4, 402934 <ferror@plt+0xcb4>
  402918:	ldrb	w2, [x20, #4]
  40291c:	cmp	w2, #0x53
  402920:	ccmp	x0, x24, #0x4, eq  // eq = none
  402924:	b.gt	402934 <ferror@plt+0xcb4>
  402928:	ldr	w2, [x20, #16]
  40292c:	cbz	w2, 40296c <ferror@plt+0xcec>
  402930:	tbz	w1, #6, 40296c <ferror@plt+0xcec>
  402934:	ldr	x1, [x19]
  402938:	bl	401900 <putc@plt>
  40293c:	add	x3, sp, #0x68
  402940:	add	x2, sp, #0x74
  402944:	add	x1, sp, #0x78
  402948:	mov	x0, x21
  40294c:	bl	402480 <ferror@plt+0x800>
  402950:	cmn	x0, #0x1
  402954:	b.ne	402900 <ferror@plt+0xc80>  // b.any
  402958:	ldr	x0, [x20, #32]
  40295c:	ldr	x1, [x26, #984]
  402960:	cbz	x0, 402988 <ferror@plt+0xd08>
  402964:	bl	401880 <fputs@plt>
  402968:	b	402818 <ferror@plt+0xb98>
  40296c:	add	x1, sp, #0x78
  402970:	add	x3, sp, #0x68
  402974:	add	x2, sp, #0x74
  402978:	bl	4026e8 <ferror@plt+0xa68>
  40297c:	ldr	x0, [x20, #32]
  402980:	ldr	x1, [x26, #984]
  402984:	cbnz	x0, 402964 <ferror@plt+0xce4>
  402988:	mov	w0, #0xa                   	// #10
  40298c:	bl	401900 <putc@plt>
  402990:	b	402818 <ferror@plt+0xb98>
  402994:	ldr	w0, [x20, #28]
  402998:	cmp	w0, #0xa
  40299c:	b.eq	4029ec <ferror@plt+0xd6c>  // b.none
  4029a0:	cmp	w0, #0x10
  4029a4:	b.eq	4029d8 <ferror@plt+0xd58>  // b.none
  4029a8:	cmp	w0, #0x8
  4029ac:	b.ne	4028e4 <ferror@plt+0xc64>  // b.any
  4029b0:	mov	x1, x26
  4029b4:	adrp	x0, 404000 <ferror@plt+0x2380>
  4029b8:	add	x0, x0, #0xc50
  4029bc:	bl	401bf0 <printf@plt>
  4029c0:	b	4028e4 <ferror@plt+0xc64>
  4029c4:	mov	x1, x25
  4029c8:	adrp	x0, 404000 <ferror@plt+0x2380>
  4029cc:	add	x0, x0, #0xc48
  4029d0:	bl	401bf0 <printf@plt>
  4029d4:	b	4028dc <ferror@plt+0xc5c>
  4029d8:	mov	x1, x26
  4029dc:	adrp	x0, 404000 <ferror@plt+0x2380>
  4029e0:	add	x0, x0, #0xc60
  4029e4:	bl	401bf0 <printf@plt>
  4029e8:	b	4028e4 <ferror@plt+0xc64>
  4029ec:	mov	x1, x26
  4029f0:	adrp	x0, 404000 <ferror@plt+0x2380>
  4029f4:	add	x0, x0, #0xc58
  4029f8:	bl	401bf0 <printf@plt>
  4029fc:	b	4028e4 <ferror@plt+0xc64>
  402a00:	mov	x27, x22
  402a04:	b	4028d4 <ferror@plt+0xc54>
  402a08:	stp	x29, x30, [sp, #-32]!
  402a0c:	mov	w1, #0x2f                  	// #47
  402a10:	mov	x29, sp
  402a14:	stp	x19, x20, [sp, #16]
  402a18:	mov	x20, x0
  402a1c:	bl	401a30 <strrchr@plt>
  402a20:	cbz	x0, 402a78 <ferror@plt+0xdf8>
  402a24:	sub	x19, x0, x20
  402a28:	add	x0, x19, #0xb
  402a2c:	bl	4019d0 <xmalloc@plt>
  402a30:	mov	x1, x20
  402a34:	mov	x2, x19
  402a38:	mov	x20, x0
  402a3c:	bl	401830 <memcpy@plt>
  402a40:	add	x2, x19, #0x1
  402a44:	mov	w0, #0x2f                  	// #47
  402a48:	add	x2, x20, x2
  402a4c:	strb	w0, [x20, x19]
  402a50:	adrp	x1, 404000 <ferror@plt+0x2380>
  402a54:	add	x1, x1, #0xe60
  402a58:	mov	x0, x20
  402a5c:	ldr	x3, [x1]
  402a60:	str	x3, [x2]
  402a64:	ldrb	w1, [x1, #8]
  402a68:	strb	w1, [x2, #8]
  402a6c:	ldp	x19, x20, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #32
  402a74:	ret
  402a78:	mov	x0, #0x9                   	// #9
  402a7c:	bl	4019d0 <xmalloc@plt>
  402a80:	mov	x20, x0
  402a84:	mov	x2, x0
  402a88:	b	402a50 <ferror@plt+0xdd0>
  402a8c:	nop
  402a90:	cbz	w0, 402ab0 <ferror@plt+0xe30>
  402a94:	cmp	w0, #0x1
  402a98:	b.eq	402ac4 <ferror@plt+0xe44>  // b.none
  402a9c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402aa0:	mov	w2, #0x5                   	// #5
  402aa4:	add	x1, x1, #0xe90
  402aa8:	mov	x0, #0x0                   	// #0
  402aac:	b	401bc0 <dcgettext@plt>
  402ab0:	adrp	x1, 404000 <ferror@plt+0x2380>
  402ab4:	mov	w2, #0x5                   	// #5
  402ab8:	add	x1, x1, #0xe70
  402abc:	mov	x0, #0x0                   	// #0
  402ac0:	b	401bc0 <dcgettext@plt>
  402ac4:	adrp	x1, 404000 <ferror@plt+0x2380>
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	add	x1, x1, #0xe80
  402ad0:	mov	x0, #0x0                   	// #0
  402ad4:	b	401bc0 <dcgettext@plt>
  402ad8:	stp	x29, x30, [sp, #-32]!
  402adc:	mov	x29, sp
  402ae0:	stp	x19, x20, [sp, #16]
  402ae4:	mov	x19, x0
  402ae8:	bl	4019b0 <bfd_get_error@plt>
  402aec:	cbnz	w0, 402b44 <ferror@plt+0xec4>
  402af0:	adrp	x1, 404000 <ferror@plt+0x2380>
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	add	x1, x1, #0xea8
  402afc:	mov	x0, #0x0                   	// #0
  402b00:	bl	401bc0 <dcgettext@plt>
  402b04:	mov	x20, x0
  402b08:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402b0c:	ldr	x0, [x0, #984]
  402b10:	bl	401b60 <fflush@plt>
  402b14:	cbz	x19, 402b5c <ferror@plt+0xedc>
  402b18:	mov	x4, x20
  402b1c:	mov	x3, x19
  402b20:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  402b24:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402b28:	ldp	x19, x20, [sp, #16]
  402b2c:	ldp	x29, x30, [sp], #32
  402b30:	ldr	x2, [x1, #1088]
  402b34:	adrp	x1, 404000 <ferror@plt+0x2380>
  402b38:	ldr	x0, [x0, #960]
  402b3c:	add	x1, x1, #0xec0
  402b40:	b	401c50 <fprintf@plt>
  402b44:	bl	401bb0 <bfd_errmsg@plt>
  402b48:	mov	x20, x0
  402b4c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402b50:	ldr	x0, [x0, #984]
  402b54:	bl	401b60 <fflush@plt>
  402b58:	cbnz	x19, 402b18 <ferror@plt+0xe98>
  402b5c:	mov	x3, x20
  402b60:	adrp	x2, 417000 <memcpy@GLIBC_2.17>
  402b64:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402b68:	adrp	x1, 405000 <ferror@plt+0x3380>
  402b6c:	ldp	x19, x20, [sp, #16]
  402b70:	add	x1, x1, #0x340
  402b74:	ldp	x29, x30, [sp], #32
  402b78:	ldr	x2, [x2, #1088]
  402b7c:	ldr	x0, [x0, #960]
  402b80:	b	401c50 <fprintf@plt>
  402b84:	nop
  402b88:	stp	x29, x30, [sp, #-80]!
  402b8c:	mov	x29, sp
  402b90:	stp	x21, x22, [sp, #32]
  402b94:	mov	x21, x1
  402b98:	ldr	w1, [x1, #12]
  402b9c:	stp	x19, x20, [sp, #16]
  402ba0:	mov	w20, #0x60                  	// #96
  402ba4:	add	w1, w1, #0x1
  402ba8:	stp	x23, x24, [sp, #48]
  402bac:	mov	x22, x0
  402bb0:	ldr	x2, [x21, #16]
  402bb4:	smull	x0, w1, w20
  402bb8:	str	w1, [x21, #12]
  402bbc:	cmp	x2, x0
  402bc0:	b.cs	402c08 <ferror@plt+0xf88>  // b.hs, b.nlast
  402bc4:	mov	w19, #0xc0                  	// #192
  402bc8:	cmp	w1, #0x3f
  402bcc:	ldr	x0, [x21, #24]
  402bd0:	smull	x1, w1, w19
  402bd4:	mov	x19, #0x3000                	// #12288
  402bd8:	csel	x19, x1, x19, gt
  402bdc:	mov	x1, x19
  402be0:	bl	401970 <xrealloc@plt>
  402be4:	ldr	x2, [x21, #16]
  402be8:	str	x0, [x21, #24]
  402bec:	mov	w1, #0x0                   	// #0
  402bf0:	add	x0, x0, x2
  402bf4:	sub	x2, x19, x2
  402bf8:	bl	4019c0 <memset@plt>
  402bfc:	str	x19, [x21, #16]
  402c00:	ldr	w0, [x21, #12]
  402c04:	smull	x0, w0, w20
  402c08:	ldr	x3, [x21, #24]
  402c0c:	mov	w2, #0x5                   	// #5
  402c10:	ldr	x4, [x22]
  402c14:	add	x3, x3, x0
  402c18:	adrp	x1, 404000 <ferror@plt+0x2380>
  402c1c:	mov	x0, #0x0                   	// #0
  402c20:	add	x1, x1, #0xed0
  402c24:	stur	x4, [x3, #-96]
  402c28:	bl	401bc0 <dcgettext@plt>
  402c2c:	mov	x19, x0
  402c30:	ldr	w0, [x22, #16]
  402c34:	ldr	x23, [x22]
  402c38:	bl	402a90 <ferror@plt+0xe10>
  402c3c:	mov	x20, x0
  402c40:	ldr	w0, [x22, #12]
  402c44:	bl	402a90 <ferror@plt+0xe10>
  402c48:	mov	x3, x0
  402c4c:	mov	x2, x20
  402c50:	mov	x1, x23
  402c54:	mov	x0, x19
  402c58:	bl	401bf0 <printf@plt>
  402c5c:	ldr	x0, [x21]
  402c60:	ldr	x1, [x22]
  402c64:	bl	401b30 <bfd_openw@plt>
  402c68:	mov	x20, x0
  402c6c:	cbz	x0, 402d48 <ferror@plt+0x10c8>
  402c70:	mov	w1, #0x1                   	// #1
  402c74:	mov	w19, #0x2                   	// #2
  402c78:	bl	401a50 <bfd_set_format@plt>
  402c7c:	cbz	w0, 402d28 <ferror@plt+0x10a8>
  402c80:	adrp	x22, 404000 <ferror@plt+0x2380>
  402c84:	mov	x24, #0xffffffffffffffa0    	// #-96
  402c88:	add	x22, x22, #0xef0
  402c8c:	mov	w23, #0x1                   	// #1
  402c90:	str	x25, [sp, #64]
  402c94:	mov	w25, #0x60                  	// #96
  402c98:	b	402ca8 <ferror@plt+0x1028>
  402c9c:	add	w19, w19, #0x1
  402ca0:	cmp	w19, #0x59
  402ca4:	b.eq	402d04 <ferror@plt+0x1084>  // b.none
  402ca8:	ldr	x3, [x20, #8]
  402cac:	mov	w1, w19
  402cb0:	mov	x0, x20
  402cb4:	mov	x2, #0x0                   	// #0
  402cb8:	ldr	x3, [x3, #656]
  402cbc:	blr	x3
  402cc0:	cbz	w0, 402c9c <ferror@plt+0x101c>
  402cc4:	mov	w0, w19
  402cc8:	mov	x1, #0x0                   	// #0
  402ccc:	bl	401ae0 <bfd_printable_arch_mach@plt>
  402cd0:	mov	x1, x0
  402cd4:	mov	x0, x22
  402cd8:	bl	401bf0 <printf@plt>
  402cdc:	ldr	w2, [x21, #12]
  402ce0:	sub	w0, w19, #0x2
  402ce4:	ldr	x1, [x21, #24]
  402ce8:	add	w19, w19, #0x1
  402cec:	cmp	w19, #0x59
  402cf0:	smaddl	x2, w2, w25, x24
  402cf4:	add	x1, x1, x2
  402cf8:	add	x0, x1, x0
  402cfc:	strb	w23, [x0, #8]
  402d00:	b.ne	402ca8 <ferror@plt+0x1028>  // b.any
  402d04:	ldr	x25, [sp, #64]
  402d08:	mov	x0, x20
  402d0c:	bl	401aa0 <bfd_close_all_done@plt>
  402d10:	ldr	w0, [x21, #8]
  402d14:	ldp	x19, x20, [sp, #16]
  402d18:	ldp	x21, x22, [sp, #32]
  402d1c:	ldp	x23, x24, [sp, #48]
  402d20:	ldp	x29, x30, [sp], #80
  402d24:	ret
  402d28:	bl	4019b0 <bfd_get_error@plt>
  402d2c:	cmp	w0, #0x5
  402d30:	b.eq	402d08 <ferror@plt+0x1088>  // b.none
  402d34:	ldr	x0, [x22]
  402d38:	bl	402ad8 <ferror@plt+0xe58>
  402d3c:	mov	w0, #0x1                   	// #1
  402d40:	str	w0, [x21, #8]
  402d44:	b	402d08 <ferror@plt+0x1088>
  402d48:	ldr	x0, [x21]
  402d4c:	bl	402ad8 <ferror@plt+0xe58>
  402d50:	mov	w1, #0x1                   	// #1
  402d54:	str	w1, [x21, #8]
  402d58:	mov	w0, w1
  402d5c:	ldp	x19, x20, [sp, #16]
  402d60:	ldp	x21, x22, [sp, #32]
  402d64:	ldp	x23, x24, [sp, #48]
  402d68:	ldp	x29, x30, [sp], #80
  402d6c:	ret
  402d70:	stp	x29, x30, [sp, #-16]!
  402d74:	mov	x29, sp
  402d78:	bl	402ad8 <ferror@plt+0xe58>
  402d7c:	mov	w0, #0x1                   	// #1
  402d80:	bl	401b90 <xexit@plt>
  402d84:	nop
  402d88:	stp	x29, x30, [sp, #-80]!
  402d8c:	adrp	x2, 417000 <memcpy@GLIBC_2.17>
  402d90:	mov	x29, sp
  402d94:	str	x21, [sp, #32]
  402d98:	mov	x21, x0
  402d9c:	ldr	x0, [x2, #984]
  402da0:	stp	x19, x20, [sp, #16]
  402da4:	mov	x19, x1
  402da8:	adrp	x20, 417000 <memcpy@GLIBC_2.17>
  402dac:	bl	401b60 <fflush@plt>
  402db0:	adrp	x2, 417000 <memcpy@GLIBC_2.17>
  402db4:	adrp	x1, 404000 <ferror@plt+0x2380>
  402db8:	ldr	x0, [x20, #960]
  402dbc:	add	x1, x1, #0xc48
  402dc0:	ldr	x2, [x2, #1088]
  402dc4:	bl	401c50 <fprintf@plt>
  402dc8:	ldp	x6, x7, [x19]
  402dcc:	mov	x1, x21
  402dd0:	ldp	x4, x5, [x19, #16]
  402dd4:	add	x2, sp, #0x30
  402dd8:	ldr	x0, [x20, #960]
  402ddc:	stp	x6, x7, [sp, #48]
  402de0:	stp	x4, x5, [sp, #64]
  402de4:	bl	401be0 <vfprintf@plt>
  402de8:	ldr	x1, [x20, #960]
  402dec:	mov	w0, #0xa                   	// #10
  402df0:	ldp	x19, x20, [sp, #16]
  402df4:	ldr	x21, [sp, #32]
  402df8:	ldp	x29, x30, [sp], #80
  402dfc:	b	401900 <putc@plt>
  402e00:	stp	x29, x30, [sp, #-272]!
  402e04:	mov	w9, #0xffffffc8            	// #-56
  402e08:	mov	w8, #0xffffff80            	// #-128
  402e0c:	mov	x29, sp
  402e10:	add	x10, sp, #0xd0
  402e14:	add	x11, sp, #0x110
  402e18:	stp	x11, x11, [sp, #48]
  402e1c:	str	x10, [sp, #64]
  402e20:	stp	w9, w8, [sp, #72]
  402e24:	ldp	x10, x11, [sp, #48]
  402e28:	stp	x1, x2, [sp, #216]
  402e2c:	add	x1, sp, #0x10
  402e30:	ldp	x8, x9, [sp, #64]
  402e34:	stp	x10, x11, [sp, #16]
  402e38:	stp	x8, x9, [sp, #32]
  402e3c:	str	q0, [sp, #80]
  402e40:	str	q1, [sp, #96]
  402e44:	str	q2, [sp, #112]
  402e48:	str	q3, [sp, #128]
  402e4c:	str	q4, [sp, #144]
  402e50:	str	q5, [sp, #160]
  402e54:	str	q6, [sp, #176]
  402e58:	str	q7, [sp, #192]
  402e5c:	stp	x3, x4, [sp, #232]
  402e60:	stp	x5, x6, [sp, #248]
  402e64:	str	x7, [sp, #264]
  402e68:	bl	402d88 <ferror@plt+0x1108>
  402e6c:	mov	w0, #0x1                   	// #1
  402e70:	bl	401b90 <xexit@plt>
  402e74:	nop
  402e78:	stp	x29, x30, [sp, #-272]!
  402e7c:	mov	w9, #0xffffffc8            	// #-56
  402e80:	mov	w8, #0xffffff80            	// #-128
  402e84:	mov	x29, sp
  402e88:	add	x10, sp, #0xd0
  402e8c:	add	x11, sp, #0x110
  402e90:	stp	x11, x11, [sp, #48]
  402e94:	str	x10, [sp, #64]
  402e98:	stp	w9, w8, [sp, #72]
  402e9c:	ldp	x10, x11, [sp, #48]
  402ea0:	stp	x10, x11, [sp, #16]
  402ea4:	ldp	x8, x9, [sp, #64]
  402ea8:	stp	x8, x9, [sp, #32]
  402eac:	str	q0, [sp, #80]
  402eb0:	str	q1, [sp, #96]
  402eb4:	str	q2, [sp, #112]
  402eb8:	str	q3, [sp, #128]
  402ebc:	str	q4, [sp, #144]
  402ec0:	str	q5, [sp, #160]
  402ec4:	str	q6, [sp, #176]
  402ec8:	str	q7, [sp, #192]
  402ecc:	stp	x1, x2, [sp, #216]
  402ed0:	add	x1, sp, #0x10
  402ed4:	stp	x3, x4, [sp, #232]
  402ed8:	stp	x5, x6, [sp, #248]
  402edc:	str	x7, [sp, #264]
  402ee0:	bl	402d88 <ferror@plt+0x1108>
  402ee4:	ldp	x29, x30, [sp], #272
  402ee8:	ret
  402eec:	nop
  402ef0:	stp	x29, x30, [sp, #-32]!
  402ef4:	mov	x29, sp
  402ef8:	stp	x19, x20, [sp, #16]
  402efc:	adrp	x19, 404000 <ferror@plt+0x2380>
  402f00:	add	x19, x19, #0xef8
  402f04:	mov	x0, x19
  402f08:	bl	4018d0 <bfd_set_default_target@plt>
  402f0c:	cbz	w0, 402f1c <ferror@plt+0x129c>
  402f10:	ldp	x19, x20, [sp, #16]
  402f14:	ldp	x29, x30, [sp], #32
  402f18:	ret
  402f1c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402f20:	add	x1, x1, #0xf18
  402f24:	mov	w2, #0x5                   	// #5
  402f28:	mov	x0, #0x0                   	// #0
  402f2c:	bl	401bc0 <dcgettext@plt>
  402f30:	mov	x20, x0
  402f34:	bl	4019b0 <bfd_get_error@plt>
  402f38:	bl	401bb0 <bfd_errmsg@plt>
  402f3c:	mov	x2, x0
  402f40:	mov	x1, x19
  402f44:	mov	x0, x20
  402f48:	bl	402e00 <ferror@plt+0x1180>
  402f4c:	nop
  402f50:	stp	x29, x30, [sp, #-48]!
  402f54:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  402f58:	mov	x29, sp
  402f5c:	stp	x19, x20, [sp, #16]
  402f60:	mov	x19, x0
  402f64:	ldr	x0, [x1, #984]
  402f68:	stp	x21, x22, [sp, #32]
  402f6c:	adrp	x22, 417000 <memcpy@GLIBC_2.17>
  402f70:	bl	401b60 <fflush@plt>
  402f74:	mov	w2, #0x5                   	// #5
  402f78:	adrp	x1, 404000 <ferror@plt+0x2380>
  402f7c:	ldr	x20, [x22, #960]
  402f80:	add	x1, x1, #0xf48
  402f84:	mov	x0, #0x0                   	// #0
  402f88:	bl	401bc0 <dcgettext@plt>
  402f8c:	adrp	x2, 417000 <memcpy@GLIBC_2.17>
  402f90:	mov	x1, x0
  402f94:	mov	x0, x20
  402f98:	ldr	x2, [x2, #1088]
  402f9c:	bl	401c50 <fprintf@plt>
  402fa0:	ldr	x2, [x19]
  402fa4:	cbz	x2, 402fcc <ferror@plt+0x134c>
  402fa8:	adrp	x20, 404000 <ferror@plt+0x2380>
  402fac:	add	x21, x22, #0x3c0
  402fb0:	add	x20, x20, #0xd80
  402fb4:	nop
  402fb8:	ldr	x0, [x21]
  402fbc:	mov	x1, x20
  402fc0:	bl	401c50 <fprintf@plt>
  402fc4:	ldr	x2, [x19, #8]!
  402fc8:	cbnz	x2, 402fb8 <ferror@plt+0x1338>
  402fcc:	ldr	x1, [x22, #960]
  402fd0:	mov	w0, #0xa                   	// #10
  402fd4:	ldp	x19, x20, [sp, #16]
  402fd8:	ldp	x21, x22, [sp, #32]
  402fdc:	ldp	x29, x30, [sp], #48
  402fe0:	b	401910 <fputc@plt>
  402fe4:	nop
  402fe8:	stp	x29, x30, [sp, #-48]!
  402fec:	mov	x29, sp
  402ff0:	stp	x19, x20, [sp, #16]
  402ff4:	mov	x20, x1
  402ff8:	stp	x21, x22, [sp, #32]
  402ffc:	cbz	x0, 40307c <ferror@plt+0x13fc>
  403000:	mov	x19, x0
  403004:	mov	w2, #0x5                   	// #5
  403008:	adrp	x1, 404000 <ferror@plt+0x2380>
  40300c:	mov	x0, #0x0                   	// #0
  403010:	add	x1, x1, #0xf78
  403014:	bl	401bc0 <dcgettext@plt>
  403018:	mov	x2, x19
  40301c:	mov	x1, x0
  403020:	mov	x0, x20
  403024:	bl	401c50 <fprintf@plt>
  403028:	bl	401990 <bfd_target_list@plt>
  40302c:	mov	x22, x0
  403030:	ldr	x2, [x0]
  403034:	cbz	x2, 40305c <ferror@plt+0x13dc>
  403038:	adrp	x21, 404000 <ferror@plt+0x2380>
  40303c:	add	x19, x0, #0x8
  403040:	add	x21, x21, #0xd80
  403044:	nop
  403048:	mov	x1, x21
  40304c:	mov	x0, x20
  403050:	bl	401c50 <fprintf@plt>
  403054:	ldr	x2, [x19], #8
  403058:	cbnz	x2, 403048 <ferror@plt+0x13c8>
  40305c:	mov	x1, x20
  403060:	mov	w0, #0xa                   	// #10
  403064:	bl	401910 <fputc@plt>
  403068:	mov	x0, x22
  40306c:	ldp	x19, x20, [sp, #16]
  403070:	ldp	x21, x22, [sp, #32]
  403074:	ldp	x29, x30, [sp], #48
  403078:	b	401b20 <free@plt>
  40307c:	mov	w2, #0x5                   	// #5
  403080:	adrp	x1, 404000 <ferror@plt+0x2380>
  403084:	add	x1, x1, #0xf60
  403088:	bl	401bc0 <dcgettext@plt>
  40308c:	mov	x1, x0
  403090:	mov	x0, x20
  403094:	bl	401c50 <fprintf@plt>
  403098:	b	403028 <ferror@plt+0x13a8>
  40309c:	nop
  4030a0:	stp	x29, x30, [sp, #-48]!
  4030a4:	mov	x29, sp
  4030a8:	stp	x19, x20, [sp, #16]
  4030ac:	mov	x20, x1
  4030b0:	stp	x21, x22, [sp, #32]
  4030b4:	cbz	x0, 403134 <ferror@plt+0x14b4>
  4030b8:	mov	x19, x0
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	adrp	x1, 404000 <ferror@plt+0x2380>
  4030c4:	mov	x0, #0x0                   	// #0
  4030c8:	add	x1, x1, #0xfb0
  4030cc:	bl	401bc0 <dcgettext@plt>
  4030d0:	mov	x2, x19
  4030d4:	mov	x1, x0
  4030d8:	mov	x0, x20
  4030dc:	bl	401c50 <fprintf@plt>
  4030e0:	bl	4018c0 <bfd_arch_list@plt>
  4030e4:	mov	x22, x0
  4030e8:	ldr	x2, [x0]
  4030ec:	cbz	x2, 403114 <ferror@plt+0x1494>
  4030f0:	adrp	x21, 404000 <ferror@plt+0x2380>
  4030f4:	mov	x19, x0
  4030f8:	add	x21, x21, #0xd80
  4030fc:	nop
  403100:	mov	x1, x21
  403104:	mov	x0, x20
  403108:	bl	401c50 <fprintf@plt>
  40310c:	ldr	x2, [x19, #8]!
  403110:	cbnz	x2, 403100 <ferror@plt+0x1480>
  403114:	mov	x1, x20
  403118:	mov	w0, #0xa                   	// #10
  40311c:	bl	401910 <fputc@plt>
  403120:	mov	x0, x22
  403124:	ldp	x19, x20, [sp, #16]
  403128:	ldp	x21, x22, [sp, #32]
  40312c:	ldp	x29, x30, [sp], #48
  403130:	b	401b20 <free@plt>
  403134:	mov	w2, #0x5                   	// #5
  403138:	adrp	x1, 404000 <ferror@plt+0x2380>
  40313c:	add	x1, x1, #0xf90
  403140:	bl	401bc0 <dcgettext@plt>
  403144:	mov	x1, x0
  403148:	mov	x0, x20
  40314c:	bl	401c50 <fprintf@plt>
  403150:	b	4030e0 <ferror@plt+0x1460>
  403154:	nop
  403158:	stp	x29, x30, [sp, #-192]!
  40315c:	mov	w2, #0x5                   	// #5
  403160:	adrp	x1, 404000 <ferror@plt+0x2380>
  403164:	mov	x29, sp
  403168:	add	x1, x1, #0xfd0
  40316c:	mov	x0, #0x0                   	// #0
  403170:	stp	x19, x20, [sp, #16]
  403174:	bl	401bc0 <dcgettext@plt>
  403178:	adrp	x1, 404000 <ferror@plt+0x2380>
  40317c:	add	x1, x1, #0xff0
  403180:	bl	401bf0 <printf@plt>
  403184:	mov	x0, #0x0                   	// #0
  403188:	bl	4046b0 <ferror@plt+0x2a30>
  40318c:	mov	x2, x0
  403190:	add	x1, sp, #0xa0
  403194:	adrp	x0, 402000 <ferror@plt+0x380>
  403198:	add	x0, x0, #0xb88
  40319c:	stp	x2, xzr, [sp, #160]
  4031a0:	stp	xzr, xzr, [sp, #176]
  4031a4:	bl	401b10 <bfd_iterate_over_targets@plt>
  4031a8:	ldr	x0, [sp, #160]
  4031ac:	bl	401c40 <unlink@plt>
  4031b0:	ldr	x0, [sp, #160]
  4031b4:	bl	401b20 <free@plt>
  4031b8:	ldr	w19, [sp, #168]
  4031bc:	cbz	w19, 4031d0 <ferror@plt+0x1550>
  4031c0:	mov	w0, w19
  4031c4:	ldp	x19, x20, [sp, #16]
  4031c8:	ldp	x29, x30, [sp], #192
  4031cc:	ret
  4031d0:	mov	w20, #0x2                   	// #2
  4031d4:	stp	x21, x22, [sp, #32]
  4031d8:	stp	x23, x24, [sp, #48]
  4031dc:	stp	x25, x26, [sp, #64]
  4031e0:	mov	w26, #0x0                   	// #0
  4031e4:	stp	x27, x28, [sp, #80]
  4031e8:	mov	x1, #0x0                   	// #0
  4031ec:	mov	w0, w20
  4031f0:	bl	401ae0 <bfd_printable_arch_mach@plt>
  4031f4:	add	w20, w20, #0x1
  4031f8:	bl	401870 <strlen@plt>
  4031fc:	cmp	w26, w0
  403200:	csel	w26, w26, w0, ge  // ge = tcont
  403204:	cmp	w20, #0x59
  403208:	b.ne	4031e8 <ferror@plt+0x1568>  // b.any
  40320c:	adrp	x0, 405000 <ferror@plt+0x3380>
  403210:	add	x0, x0, #0x8
  403214:	bl	401c20 <getenv@plt>
  403218:	cbz	x0, 403230 <ferror@plt+0x15b0>
  40321c:	mov	w2, #0xa                   	// #10
  403220:	mov	x1, #0x0                   	// #0
  403224:	bl	401af0 <strtol@plt>
  403228:	mov	w2, w0
  40322c:	cbnz	w0, 403234 <ferror@plt+0x15b4>
  403230:	mov	w2, #0x50                  	// #80
  403234:	ldr	w1, [sp, #172]
  403238:	cmp	w1, #0x0
  40323c:	b.le	40346c <ferror@plt+0x17ec>
  403240:	sub	w2, w2, w26
  403244:	adrp	x28, 405000 <ferror@plt+0x3380>
  403248:	sub	w0, w2, #0x1
  40324c:	adrp	x27, 405000 <ferror@plt+0x3380>
  403250:	adrp	x23, 417000 <memcpy@GLIBC_2.17>
  403254:	adrp	x2, 405000 <ferror@plt+0x3380>
  403258:	add	x28, x28, #0x10
  40325c:	add	x2, x2, #0x20
  403260:	add	x27, x27, #0x18
  403264:	add	x23, x23, #0x3d8
  403268:	str	w0, [sp, #124]
  40326c:	adrp	x0, 405000 <ferror@plt+0x3380>
  403270:	add	x0, x0, #0x70
  403274:	str	x2, [sp, #128]
  403278:	add	w2, w26, #0x1
  40327c:	str	x0, [sp, #144]
  403280:	adrp	x0, 405000 <ferror@plt+0x3380>
  403284:	add	x0, x0, #0x30
  403288:	str	x0, [sp, #136]
  40328c:	str	w2, [sp, #152]
  403290:	mov	w24, #0x60                  	// #96
  403294:	ldr	w22, [sp, #124]
  403298:	ldr	x21, [sp, #184]
  40329c:	smull	x24, w19, w24
  4032a0:	sxtw	x25, w19
  4032a4:	mov	w20, w19
  4032a8:	add	x21, x21, x24
  4032ac:	nop
  4032b0:	ldr	x0, [x21]
  4032b4:	sub	w22, w22, #0x1
  4032b8:	add	x21, x21, #0x60
  4032bc:	str	w1, [sp, #104]
  4032c0:	bl	401870 <strlen@plt>
  4032c4:	subs	w22, w22, w0
  4032c8:	b.mi	4032dc <ferror@plt+0x165c>  // b.first
  4032cc:	ldr	w1, [sp, #104]
  4032d0:	add	w20, w20, #0x1
  4032d4:	cmp	w1, w20
  4032d8:	b.gt	4032b0 <ferror@plt+0x1630>
  4032dc:	ldr	w1, [sp, #152]
  4032e0:	mov	x2, x28
  4032e4:	mov	x0, x27
  4032e8:	bl	401bf0 <printf@plt>
  4032ec:	cmp	w20, w19
  4032f0:	b.eq	403490 <ferror@plt+0x1810>  // b.none
  4032f4:	mvn	w21, w19
  4032f8:	add	x25, x25, #0x1
  4032fc:	add	w0, w21, w20
  403300:	mov	x2, x24
  403304:	add	x0, x0, x25
  403308:	add	x0, x0, x0, lsl #1
  40330c:	lsl	x22, x0, #5
  403310:	ldr	x1, [sp, #184]
  403314:	ldr	x0, [sp, #144]
  403318:	ldr	x1, [x1, x2]
  40331c:	add	x2, x2, #0x60
  403320:	stp	x2, x2, [sp, #104]
  403324:	bl	401bf0 <printf@plt>
  403328:	ldr	x2, [sp, #104]
  40332c:	cmp	x22, x2
  403330:	b.ne	403310 <ferror@plt+0x1690>  // b.any
  403334:	add	w21, w21, w20
  403338:	mov	w0, #0xa                   	// #10
  40333c:	add	x25, x21, x25
  403340:	mov	w22, #0x2                   	// #2
  403344:	ldr	x1, [x23]
  403348:	add	x25, x25, x25, lsl #1
  40334c:	lsl	x25, x25, #5
  403350:	bl	401900 <putc@plt>
  403354:	nop
  403358:	mov	x1, #0x0                   	// #0
  40335c:	mov	w0, w22
  403360:	bl	401ae0 <bfd_printable_arch_mach@plt>
  403364:	ldr	x1, [sp, #128]
  403368:	bl	401ad0 <strcmp@plt>
  40336c:	cbnz	w0, 403390 <ferror@plt+0x1710>
  403370:	add	w22, w22, #0x1
  403374:	cmp	w22, #0x59
  403378:	b.ne	403358 <ferror@plt+0x16d8>  // b.any
  40337c:	ldr	w1, [sp, #172]
  403380:	cmp	w1, w20
  403384:	b.le	40346c <ferror@plt+0x17ec>
  403388:	mov	w19, w20
  40338c:	b	403290 <ferror@plt+0x1610>
  403390:	mov	x1, #0x0                   	// #0
  403394:	mov	w0, w22
  403398:	bl	401ae0 <bfd_printable_arch_mach@plt>
  40339c:	mov	x2, x0
  4033a0:	ldr	x0, [sp, #136]
  4033a4:	mov	w1, w26
  4033a8:	bl	401bf0 <printf@plt>
  4033ac:	cmp	w20, w19
  4033b0:	b.eq	403458 <ferror@plt+0x17d8>  // b.none
  4033b4:	sub	w0, w22, #0x2
  4033b8:	str	x0, [sp, #104]
  4033bc:	ldr	x0, [sp, #184]
  4033c0:	mov	x21, x24
  4033c4:	ldr	x3, [sp, #104]
  4033c8:	add	x2, x0, x21
  4033cc:	ldr	x1, [x23]
  4033d0:	add	x2, x2, x3
  4033d4:	ldr	x0, [x0, x21]
  4033d8:	ldrb	w2, [x2, #8]
  4033dc:	cbz	w2, 40341c <ferror@plt+0x179c>
  4033e0:	bl	401880 <fputs@plt>
  4033e4:	ldr	x1, [x23]
  4033e8:	add	x21, x21, #0x60
  4033ec:	cmp	x25, x21
  4033f0:	b.eq	403460 <ferror@plt+0x17e0>  // b.none
  4033f4:	mov	w0, #0x20                  	// #32
  4033f8:	bl	401900 <putc@plt>
  4033fc:	ldr	x0, [sp, #184]
  403400:	ldr	x3, [sp, #104]
  403404:	add	x2, x0, x21
  403408:	ldr	x1, [x23]
  40340c:	add	x2, x2, x3
  403410:	ldr	x0, [x0, x21]
  403414:	ldrb	w2, [x2, #8]
  403418:	cbnz	w2, 4033e0 <ferror@plt+0x1760>
  40341c:	str	x1, [sp, #112]
  403420:	bl	401870 <strlen@plt>
  403424:	sub	w2, w0, #0x1
  403428:	ldr	x1, [sp, #112]
  40342c:	cbz	w0, 4033e8 <ferror@plt+0x1768>
  403430:	sub	w2, w2, #0x1
  403434:	mov	w0, #0x2d                  	// #45
  403438:	str	w2, [sp, #112]
  40343c:	str	w2, [sp, #156]
  403440:	bl	401900 <putc@plt>
  403444:	ldr	w2, [sp, #112]
  403448:	ldr	x1, [x23]
  40344c:	cmn	w2, #0x1
  403450:	b.ne	403430 <ferror@plt+0x17b0>  // b.any
  403454:	b	4033e8 <ferror@plt+0x1768>
  403458:	ldr	x1, [x23]
  40345c:	nop
  403460:	mov	w0, #0xa                   	// #10
  403464:	bl	401900 <putc@plt>
  403468:	b	403370 <ferror@plt+0x16f0>
  40346c:	ldr	w19, [sp, #168]
  403470:	ldp	x21, x22, [sp, #32]
  403474:	mov	w0, w19
  403478:	ldp	x19, x20, [sp, #16]
  40347c:	ldp	x23, x24, [sp, #48]
  403480:	ldp	x25, x26, [sp, #64]
  403484:	ldp	x27, x28, [sp, #80]
  403488:	ldp	x29, x30, [sp], #192
  40348c:	ret
  403490:	add	x25, x25, #0x1
  403494:	mvn	w21, w20
  403498:	b	403334 <ferror@plt+0x16b4>
  40349c:	nop
  4034a0:	stp	x29, x30, [sp, #-240]!
  4034a4:	mov	x29, sp
  4034a8:	stp	x19, x20, [sp, #16]
  4034ac:	mov	x20, x0
  4034b0:	mov	x19, x1
  4034b4:	stp	x21, x22, [sp, #32]
  4034b8:	mov	w21, w3
  4034bc:	cbz	w2, 4034d8 <ferror@plt+0x1858>
  4034c0:	ldr	x2, [x19, #8]
  4034c4:	add	x1, sp, #0x70
  4034c8:	mov	x0, x19
  4034cc:	ldr	x2, [x2, #480]
  4034d0:	blr	x2
  4034d4:	cbz	w0, 403548 <ferror@plt+0x18c8>
  4034d8:	ldr	x0, [x19]
  4034dc:	mov	x1, x20
  4034e0:	bl	401880 <fputs@plt>
  4034e4:	cbz	w21, 4034f8 <ferror@plt+0x1878>
  4034e8:	ldrb	w0, [x19, #76]
  4034ec:	tbz	w0, #7, 403514 <ferror@plt+0x1894>
  4034f0:	ldr	x2, [x19, #96]
  4034f4:	cbnz	x2, 40351c <ferror@plt+0x189c>
  4034f8:	mov	x1, x20
  4034fc:	mov	w0, #0xa                   	// #10
  403500:	bl	401910 <fputc@plt>
  403504:	ldp	x19, x20, [sp, #16]
  403508:	ldp	x21, x22, [sp, #32]
  40350c:	ldp	x29, x30, [sp], #240
  403510:	ret
  403514:	ldr	x2, [x19, #88]
  403518:	cbz	x2, 4034f8 <ferror@plt+0x1878>
  40351c:	mov	x0, x20
  403520:	adrp	x1, 405000 <ferror@plt+0x3380>
  403524:	add	x1, x1, #0x78
  403528:	bl	401c50 <fprintf@plt>
  40352c:	mov	x1, x20
  403530:	mov	w0, #0xa                   	// #10
  403534:	bl	401910 <fputc@plt>
  403538:	ldp	x19, x20, [sp, #16]
  40353c:	ldp	x21, x22, [sp, #32]
  403540:	ldp	x29, x30, [sp], #240
  403544:	ret
  403548:	ldr	x1, [sp, #200]
  40354c:	add	x0, sp, #0x30
  403550:	str	x1, [sp, #48]
  403554:	bl	401920 <ctime@plt>
  403558:	mov	x2, x0
  40355c:	cbz	x0, 4035b0 <ferror@plt+0x1930>
  403560:	add	x22, sp, #0x48
  403564:	add	x3, x2, #0x14
  403568:	adrp	x1, 405000 <ferror@plt+0x3380>
  40356c:	mov	x0, x22
  403570:	add	x1, x1, #0x50
  403574:	add	x2, x2, #0x4
  403578:	bl	4018f0 <sprintf@plt>
  40357c:	ldr	w0, [sp, #128]
  403580:	add	x1, sp, #0x38
  403584:	bl	403b28 <ferror@plt+0x1ea8>
  403588:	strb	wzr, [sp, #66]
  40358c:	ldp	w3, w4, [sp, #136]
  403590:	add	x2, sp, #0x39
  403594:	ldr	x5, [sp, #160]
  403598:	mov	x6, x22
  40359c:	mov	x0, x20
  4035a0:	adrp	x1, 405000 <ferror@plt+0x3380>
  4035a4:	add	x1, x1, #0x60
  4035a8:	bl	401c50 <fprintf@plt>
  4035ac:	b	4034d8 <ferror@plt+0x1858>
  4035b0:	mov	w2, #0x5                   	// #5
  4035b4:	add	x22, sp, #0x48
  4035b8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4035bc:	add	x1, x1, #0x38
  4035c0:	bl	401bc0 <dcgettext@plt>
  4035c4:	mov	x1, x0
  4035c8:	mov	x0, x22
  4035cc:	bl	4018f0 <sprintf@plt>
  4035d0:	b	40357c <ferror@plt+0x18fc>
  4035d4:	nop
  4035d8:	stp	x29, x30, [sp, #-32]!
  4035dc:	mov	x29, sp
  4035e0:	str	x19, [sp, #16]
  4035e4:	bl	402a08 <ferror@plt+0xd88>
  4035e8:	mov	x19, x0
  4035ec:	bl	401b80 <mkstemp@plt>
  4035f0:	cmn	w0, #0x1
  4035f4:	b.eq	40360c <ferror@plt+0x198c>  // b.none
  4035f8:	bl	401a20 <close@plt>
  4035fc:	mov	x0, x19
  403600:	ldr	x19, [sp, #16]
  403604:	ldp	x29, x30, [sp], #32
  403608:	ret
  40360c:	mov	x0, x19
  403610:	mov	x19, #0x0                   	// #0
  403614:	bl	401b20 <free@plt>
  403618:	b	4035fc <ferror@plt+0x197c>
  40361c:	nop
  403620:	stp	x29, x30, [sp, #-16]!
  403624:	mov	x29, sp
  403628:	bl	402a08 <ferror@plt+0xd88>
  40362c:	ldp	x29, x30, [sp], #16
  403630:	b	401a60 <mkdtemp@plt>
  403634:	nop
  403638:	stp	x29, x30, [sp, #-48]!
  40363c:	mov	w2, #0x0                   	// #0
  403640:	mov	x29, sp
  403644:	stp	x19, x20, [sp, #16]
  403648:	mov	x19, x1
  40364c:	mov	x20, x0
  403650:	add	x1, sp, #0x28
  403654:	bl	401890 <bfd_scan_vma@plt>
  403658:	ldr	x1, [sp, #40]
  40365c:	ldrb	w1, [x1]
  403660:	cbnz	w1, 403670 <ferror@plt+0x19f0>
  403664:	ldp	x19, x20, [sp, #16]
  403668:	ldp	x29, x30, [sp], #48
  40366c:	ret
  403670:	mov	w2, #0x5                   	// #5
  403674:	adrp	x1, 405000 <ferror@plt+0x3380>
  403678:	mov	x0, #0x0                   	// #0
  40367c:	add	x1, x1, #0x80
  403680:	bl	401bc0 <dcgettext@plt>
  403684:	mov	x2, x20
  403688:	mov	x1, x19
  40368c:	bl	402e00 <ferror@plt+0x1180>
  403690:	cbz	x0, 40378c <ferror@plt+0x1b0c>
  403694:	stp	x29, x30, [sp, #-160]!
  403698:	mov	x1, x0
  40369c:	mov	x29, sp
  4036a0:	add	x2, sp, #0x20
  4036a4:	stp	x19, x20, [sp, #16]
  4036a8:	mov	x19, x0
  4036ac:	mov	w0, #0x0                   	// #0
  4036b0:	bl	401c30 <__xstat@plt>
  4036b4:	tbnz	w0, #31, 4036e4 <ferror@plt+0x1a64>
  4036b8:	ldr	w0, [sp, #48]
  4036bc:	and	w0, w0, #0xf000
  4036c0:	cmp	w0, #0x4, lsl #12
  4036c4:	b.eq	4037b8 <ferror@plt+0x1b38>  // b.none
  4036c8:	cmp	w0, #0x8, lsl #12
  4036cc:	b.ne	403768 <ferror@plt+0x1ae8>  // b.any
  4036d0:	ldr	x0, [sp, #80]
  4036d4:	tbnz	x0, #63, 403794 <ferror@plt+0x1b14>
  4036d8:	ldp	x19, x20, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #160
  4036e0:	ret
  4036e4:	bl	401c10 <__errno_location@plt>
  4036e8:	mov	x20, x0
  4036ec:	ldr	w0, [x0]
  4036f0:	cmp	w0, #0x2
  4036f4:	b.eq	40373c <ferror@plt+0x1abc>  // b.none
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	adrp	x1, 404000 <ferror@plt+0x2380>
  403700:	mov	x0, #0x0                   	// #0
  403704:	add	x1, x1, #0xd58
  403708:	bl	401bc0 <dcgettext@plt>
  40370c:	mov	x1, x0
  403710:	ldr	w0, [x20]
  403714:	mov	x20, x1
  403718:	bl	401a10 <strerror@plt>
  40371c:	mov	x2, x0
  403720:	mov	x1, x19
  403724:	mov	x0, x20
  403728:	bl	402e78 <ferror@plt+0x11f8>
  40372c:	mov	x0, #0xffffffffffffffff    	// #-1
  403730:	ldp	x19, x20, [sp, #16]
  403734:	ldp	x29, x30, [sp], #160
  403738:	ret
  40373c:	mov	w2, #0x5                   	// #5
  403740:	adrp	x1, 404000 <ferror@plt+0x2380>
  403744:	mov	x0, #0x0                   	// #0
  403748:	add	x1, x1, #0xd40
  40374c:	bl	401bc0 <dcgettext@plt>
  403750:	mov	x1, x19
  403754:	bl	402e78 <ferror@plt+0x11f8>
  403758:	mov	x0, #0xffffffffffffffff    	// #-1
  40375c:	ldp	x19, x20, [sp, #16]
  403760:	ldp	x29, x30, [sp], #160
  403764:	ret
  403768:	mov	w2, #0x5                   	// #5
  40376c:	adrp	x1, 405000 <ferror@plt+0x3380>
  403770:	mov	x0, #0x0                   	// #0
  403774:	add	x1, x1, #0x98
  403778:	bl	401bc0 <dcgettext@plt>
  40377c:	mov	x1, x19
  403780:	bl	402e78 <ferror@plt+0x11f8>
  403784:	mov	x0, #0xffffffffffffffff    	// #-1
  403788:	b	4036d8 <ferror@plt+0x1a58>
  40378c:	mov	x0, #0xffffffffffffffff    	// #-1
  403790:	ret
  403794:	mov	w2, #0x5                   	// #5
  403798:	adrp	x1, 405000 <ferror@plt+0x3380>
  40379c:	mov	x0, #0x0                   	// #0
  4037a0:	add	x1, x1, #0xc0
  4037a4:	bl	401bc0 <dcgettext@plt>
  4037a8:	mov	x1, x19
  4037ac:	bl	402e78 <ferror@plt+0x11f8>
  4037b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4037b4:	b	4036d8 <ferror@plt+0x1a58>
  4037b8:	mov	w2, #0x5                   	// #5
  4037bc:	adrp	x1, 404000 <ferror@plt+0x2380>
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	add	x1, x1, #0xd88
  4037c8:	bl	401bc0 <dcgettext@plt>
  4037cc:	mov	x1, x19
  4037d0:	bl	402e78 <ferror@plt+0x11f8>
  4037d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4037d8:	b	4036d8 <ferror@plt+0x1a58>
  4037dc:	nop
  4037e0:	stp	x29, x30, [sp, #-64]!
  4037e4:	mov	x29, sp
  4037e8:	stp	x19, x20, [sp, #16]
  4037ec:	cbz	x0, 4038b4 <ferror@plt+0x1c34>
  4037f0:	mov	x19, x0
  4037f4:	ldr	x0, [x0, #208]
  4037f8:	cbz	x0, 403898 <ferror@plt+0x1c18>
  4037fc:	ldrb	w1, [x0, #76]
  403800:	tbnz	w1, #7, 403898 <ferror@plt+0x1c18>
  403804:	stp	x21, x22, [sp, #32]
  403808:	ldr	x21, [x0]
  40380c:	stp	x23, x24, [sp, #48]
  403810:	adrp	x24, 417000 <memcpy@GLIBC_2.17>
  403814:	mov	x0, x21
  403818:	bl	401870 <strlen@plt>
  40381c:	ldr	x23, [x19]
  403820:	mov	x20, x0
  403824:	add	x22, x24, #0x428
  403828:	mov	x0, x23
  40382c:	bl	401870 <strlen@plt>
  403830:	ldr	x1, [x24, #1064]
  403834:	add	x20, x20, x0
  403838:	add	x20, x20, #0x3
  40383c:	cmp	x1, x20
  403840:	b.cc	403874 <ferror@plt+0x1bf4>  // b.lo, b.ul, b.last
  403844:	ldr	x0, [x22, #8]
  403848:	mov	x3, x23
  40384c:	mov	x2, x21
  403850:	adrp	x1, 405000 <ferror@plt+0x3380>
  403854:	add	x1, x1, #0x128
  403858:	bl	4018f0 <sprintf@plt>
  40385c:	ldr	x0, [x22, #8]
  403860:	ldp	x19, x20, [sp, #16]
  403864:	ldp	x21, x22, [sp, #32]
  403868:	ldp	x23, x24, [sp, #48]
  40386c:	ldp	x29, x30, [sp], #64
  403870:	ret
  403874:	cbnz	x1, 4038a8 <ferror@plt+0x1c28>
  403878:	add	x0, x20, x20, lsr #1
  40387c:	str	x0, [x24, #1064]
  403880:	bl	4019d0 <xmalloc@plt>
  403884:	str	x0, [x22, #8]
  403888:	ldr	x1, [x19, #208]
  40388c:	ldr	x23, [x19]
  403890:	ldr	x21, [x1]
  403894:	b	403848 <ferror@plt+0x1bc8>
  403898:	ldr	x0, [x19]
  40389c:	ldp	x19, x20, [sp, #16]
  4038a0:	ldp	x29, x30, [sp], #64
  4038a4:	ret
  4038a8:	ldr	x0, [x22, #8]
  4038ac:	bl	401b20 <free@plt>
  4038b0:	b	403878 <ferror@plt+0x1bf8>
  4038b4:	adrp	x3, 405000 <ferror@plt+0x3380>
  4038b8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4038bc:	adrp	x0, 405000 <ferror@plt+0x3380>
  4038c0:	add	x3, x3, #0x158
  4038c4:	add	x1, x1, #0x100
  4038c8:	add	x0, x0, #0x118
  4038cc:	mov	w2, #0x281                 	// #641
  4038d0:	stp	x21, x22, [sp, #32]
  4038d4:	stp	x23, x24, [sp, #48]
  4038d8:	bl	401c00 <__assert_fail@plt>
  4038dc:	nop
  4038e0:	stp	x29, x30, [sp, #-288]!
  4038e4:	mov	x29, sp
  4038e8:	stp	x19, x20, [sp, #16]
  4038ec:	mov	x19, x0
  4038f0:	stp	x21, x22, [sp, #32]
  4038f4:	mov	x22, x2
  4038f8:	mov	x21, x3
  4038fc:	stp	x23, x24, [sp, #48]
  403900:	mov	x23, x1
  403904:	str	q0, [sp, #128]
  403908:	str	q1, [sp, #144]
  40390c:	str	q2, [sp, #160]
  403910:	str	q3, [sp, #176]
  403914:	str	q4, [sp, #192]
  403918:	str	q5, [sp, #208]
  40391c:	str	q6, [sp, #224]
  403920:	str	q7, [sp, #240]
  403924:	stp	x4, x5, [sp, #256]
  403928:	stp	x6, x7, [sp, #272]
  40392c:	bl	4019b0 <bfd_get_error@plt>
  403930:	cbnz	w0, 403a30 <ferror@plt+0x1db0>
  403934:	adrp	x1, 404000 <ferror@plt+0x2380>
  403938:	mov	w2, #0x5                   	// #5
  40393c:	add	x1, x1, #0xea8
  403940:	mov	x0, #0x0                   	// #0
  403944:	bl	401bc0 <dcgettext@plt>
  403948:	mov	x24, x0
  40394c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403950:	adrp	x20, 417000 <memcpy@GLIBC_2.17>
  403954:	ldr	x0, [x0, #984]
  403958:	bl	401b60 <fflush@plt>
  40395c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403960:	add	x4, sp, #0x100
  403964:	ldr	x1, [x20, #960]
  403968:	add	x5, sp, #0x120
  40396c:	ldr	x0, [x0, #1088]
  403970:	mov	w3, #0xffffffe0            	// #-32
  403974:	mov	w2, #0xffffff80            	// #-128
  403978:	stp	x5, x5, [sp, #96]
  40397c:	str	x4, [sp, #112]
  403980:	stp	w3, w2, [sp, #120]
  403984:	bl	401880 <fputs@plt>
  403988:	cbz	x23, 4039b4 <ferror@plt+0x1d34>
  40398c:	cbz	x19, 403a3c <ferror@plt+0x1dbc>
  403990:	ldr	x0, [x20, #960]
  403994:	cbz	x22, 4039b8 <ferror@plt+0x1d38>
  403998:	ldr	x3, [x22]
  40399c:	cbz	x3, 4039b8 <ferror@plt+0x1d38>
  4039a0:	mov	x2, x19
  4039a4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4039a8:	add	x1, x1, #0x130
  4039ac:	bl	401c50 <fprintf@plt>
  4039b0:	b	4039c8 <ferror@plt+0x1d48>
  4039b4:	ldr	x0, [x20, #960]
  4039b8:	adrp	x1, 405000 <ferror@plt+0x3380>
  4039bc:	mov	x2, x19
  4039c0:	add	x1, x1, #0x140
  4039c4:	bl	401c50 <fprintf@plt>
  4039c8:	ldr	x0, [x20, #960]
  4039cc:	cbz	x21, 403a0c <ferror@plt+0x1d8c>
  4039d0:	mov	x3, x0
  4039d4:	mov	x2, #0x2                   	// #2
  4039d8:	mov	x1, #0x1                   	// #1
  4039dc:	adrp	x0, 405000 <ferror@plt+0x3380>
  4039e0:	add	x0, x0, #0x148
  4039e4:	bl	401b40 <fwrite@plt>
  4039e8:	ldp	x6, x7, [sp, #96]
  4039ec:	mov	x1, x21
  4039f0:	ldp	x4, x5, [sp, #112]
  4039f4:	add	x2, sp, #0x40
  4039f8:	ldr	x0, [x20, #960]
  4039fc:	stp	x6, x7, [sp, #64]
  403a00:	stp	x4, x5, [sp, #80]
  403a04:	bl	401be0 <vfprintf@plt>
  403a08:	ldr	x0, [x20, #960]
  403a0c:	mov	x2, x24
  403a10:	adrp	x1, 405000 <ferror@plt+0x3380>
  403a14:	add	x1, x1, #0x150
  403a18:	bl	401c50 <fprintf@plt>
  403a1c:	ldp	x19, x20, [sp, #16]
  403a20:	ldp	x21, x22, [sp, #32]
  403a24:	ldp	x23, x24, [sp, #48]
  403a28:	ldp	x29, x30, [sp], #288
  403a2c:	ret
  403a30:	bl	401bb0 <bfd_errmsg@plt>
  403a34:	mov	x24, x0
  403a38:	b	40394c <ferror@plt+0x1ccc>
  403a3c:	mov	x0, x23
  403a40:	bl	4037e0 <ferror@plt+0x1b60>
  403a44:	mov	x19, x0
  403a48:	b	403990 <ferror@plt+0x1d10>
  403a4c:	nop
  403a50:	ldrb	w1, [x0]
  403a54:	cmp	w1, #0x2f
  403a58:	b.eq	403ac4 <ferror@plt+0x1e44>  // b.none
  403a5c:	cbz	w1, 403a94 <ferror@plt+0x1e14>
  403a60:	cmp	w1, #0x2e
  403a64:	b.eq	403a9c <ferror@plt+0x1e1c>  // b.none
  403a68:	ldrb	w1, [x0]
  403a6c:	nop
  403a70:	cmp	w1, #0x2f
  403a74:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403a78:	b.eq	403a88 <ferror@plt+0x1e08>  // b.none
  403a7c:	ldrb	w1, [x0, #1]!
  403a80:	b	403a70 <ferror@plt+0x1df0>
  403a84:	ldrb	w1, [x0, #1]!
  403a88:	cmp	w1, #0x2f
  403a8c:	b.eq	403a84 <ferror@plt+0x1e04>  // b.none
  403a90:	cbnz	w1, 403a60 <ferror@plt+0x1de0>
  403a94:	mov	w0, #0x1                   	// #1
  403a98:	ret
  403a9c:	ldrb	w1, [x0, #1]
  403aa0:	cmp	w1, #0x2e
  403aa4:	b.eq	403ab0 <ferror@plt+0x1e30>  // b.none
  403aa8:	add	x0, x0, #0x1
  403aac:	b	403a70 <ferror@plt+0x1df0>
  403ab0:	ldrb	w1, [x0, #2]
  403ab4:	add	x0, x0, #0x2
  403ab8:	cmp	w1, #0x2f
  403abc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403ac0:	b.ne	403a7c <ferror@plt+0x1dfc>  // b.any
  403ac4:	mov	w0, #0x0                   	// #0
  403ac8:	ret
  403acc:	nop
  403ad0:	stp	x29, x30, [sp, #-16]!
  403ad4:	mov	x1, x0
  403ad8:	adrp	x2, 404000 <ferror@plt+0x2380>
  403adc:	mov	x29, sp
  403ae0:	add	x2, x2, #0xff0
  403ae4:	adrp	x0, 405000 <ferror@plt+0x3380>
  403ae8:	add	x0, x0, #0x178
  403aec:	bl	401bf0 <printf@plt>
  403af0:	adrp	x1, 405000 <ferror@plt+0x3380>
  403af4:	add	x1, x1, #0x188
  403af8:	mov	w2, #0x5                   	// #5
  403afc:	mov	x0, #0x0                   	// #0
  403b00:	bl	401bc0 <dcgettext@plt>
  403b04:	bl	401bf0 <printf@plt>
  403b08:	adrp	x1, 405000 <ferror@plt+0x3380>
  403b0c:	add	x1, x1, #0x1c0
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	mov	x0, #0x0                   	// #0
  403b18:	bl	401bc0 <dcgettext@plt>
  403b1c:	bl	401bf0 <printf@plt>
  403b20:	mov	w0, #0x0                   	// #0
  403b24:	bl	4018a0 <exit@plt>
  403b28:	and	x2, x0, #0xf000
  403b2c:	mov	w6, #0x64                  	// #100
  403b30:	cmp	x2, #0x4, lsl #12
  403b34:	b.eq	403b78 <ferror@plt+0x1ef8>  // b.none
  403b38:	cmp	x2, #0xa, lsl #12
  403b3c:	mov	w6, #0x6c                  	// #108
  403b40:	b.eq	403b78 <ferror@plt+0x1ef8>  // b.none
  403b44:	cmp	x2, #0x6, lsl #12
  403b48:	mov	w6, #0x62                  	// #98
  403b4c:	b.eq	403b78 <ferror@plt+0x1ef8>  // b.none
  403b50:	cmp	x2, #0x2, lsl #12
  403b54:	mov	w6, #0x63                  	// #99
  403b58:	b.eq	403b78 <ferror@plt+0x1ef8>  // b.none
  403b5c:	cmp	x2, #0xc, lsl #12
  403b60:	mov	w6, #0x73                  	// #115
  403b64:	b.eq	403b78 <ferror@plt+0x1ef8>  // b.none
  403b68:	cmp	x2, #0x1, lsl #12
  403b6c:	mov	w6, #0x70                  	// #112
  403b70:	mov	w2, #0x2d                  	// #45
  403b74:	csel	w6, w6, w2, eq  // eq = none
  403b78:	tst	x0, #0x100
  403b7c:	mov	w2, #0x2d                  	// #45
  403b80:	mov	w5, #0x72                  	// #114
  403b84:	csel	w11, w5, w2, ne  // ne = any
  403b88:	tst	x0, #0x80
  403b8c:	mov	w4, #0x77                  	// #119
  403b90:	csel	w10, w4, w2, ne  // ne = any
  403b94:	tst	x0, #0x40
  403b98:	mov	w3, #0x78                  	// #120
  403b9c:	csel	w7, w3, w2, ne  // ne = any
  403ba0:	tst	x0, #0x20
  403ba4:	strb	w6, [x1]
  403ba8:	csel	w9, w5, w2, ne  // ne = any
  403bac:	tst	x0, #0x10
  403bb0:	csel	w8, w4, w2, ne  // ne = any
  403bb4:	tst	x0, #0x8
  403bb8:	csel	w6, w3, w2, ne  // ne = any
  403bbc:	tst	x0, #0x4
  403bc0:	csel	w5, w5, w2, ne  // ne = any
  403bc4:	tst	x0, #0x2
  403bc8:	csel	w4, w4, w2, ne  // ne = any
  403bcc:	tst	x0, #0x1
  403bd0:	csel	w2, w3, w2, ne  // ne = any
  403bd4:	strb	w11, [x1, #1]
  403bd8:	strb	w10, [x1, #2]
  403bdc:	strb	w7, [x1, #3]
  403be0:	strb	w9, [x1, #4]
  403be4:	strb	w8, [x1, #5]
  403be8:	strb	w6, [x1, #6]
  403bec:	strb	w5, [x1, #7]
  403bf0:	strb	w4, [x1, #8]
  403bf4:	strb	w2, [x1, #9]
  403bf8:	tbz	w0, #11, 403c10 <ferror@plt+0x1f90>
  403bfc:	cmp	w7, w3
  403c00:	mov	w4, #0x73                  	// #115
  403c04:	mov	w3, #0x53                  	// #83
  403c08:	csel	w3, w3, w4, ne  // ne = any
  403c0c:	strb	w3, [x1, #3]
  403c10:	tbz	w0, #10, 403c28 <ferror@plt+0x1fa8>
  403c14:	cmp	w6, #0x78
  403c18:	mov	w4, #0x73                  	// #115
  403c1c:	mov	w3, #0x53                  	// #83
  403c20:	csel	w3, w3, w4, ne  // ne = any
  403c24:	strb	w3, [x1, #6]
  403c28:	tbz	w0, #9, 403c40 <ferror@plt+0x1fc0>
  403c2c:	cmp	w2, #0x78
  403c30:	mov	w0, #0x54                  	// #84
  403c34:	mov	w2, #0x74                  	// #116
  403c38:	csel	w0, w0, w2, ne  // ne = any
  403c3c:	strb	w0, [x1, #9]
  403c40:	ret
  403c44:	nop
  403c48:	stp	x29, x30, [sp, #-48]!
  403c4c:	mov	x29, sp
  403c50:	str	x21, [sp, #32]
  403c54:	cbz	x0, 403cf0 <ferror@plt+0x2070>
  403c58:	stp	x19, x20, [sp, #16]
  403c5c:	mov	x20, x0
  403c60:	ldr	x0, [x0]
  403c64:	cbz	x0, 403cd0 <ferror@plt+0x2050>
  403c68:	sub	x3, x20, #0x8
  403c6c:	mov	x1, #0x1                   	// #1
  403c70:	mov	w0, w1
  403c74:	add	x1, x1, #0x1
  403c78:	ldr	x2, [x3, x1, lsl #3]
  403c7c:	cbnz	x2, 403c70 <ferror@plt+0x1ff0>
  403c80:	add	w0, w0, #0x1
  403c84:	sbfiz	x0, x0, #3, #32
  403c88:	bl	4019d0 <xmalloc@plt>
  403c8c:	mov	x21, x0
  403c90:	ldr	x0, [x20]
  403c94:	cbz	x0, 403ce8 <ferror@plt+0x2068>
  403c98:	mov	x19, #0x0                   	// #0
  403c9c:	nop
  403ca0:	bl	4019f0 <xstrdup@plt>
  403ca4:	str	x0, [x21, x19]
  403ca8:	add	x19, x19, #0x8
  403cac:	ldr	x0, [x20, x19]
  403cb0:	cbnz	x0, 403ca0 <ferror@plt+0x2020>
  403cb4:	add	x19, x21, x19
  403cb8:	str	xzr, [x19]
  403cbc:	ldp	x19, x20, [sp, #16]
  403cc0:	mov	x0, x21
  403cc4:	ldr	x21, [sp, #32]
  403cc8:	ldp	x29, x30, [sp], #48
  403ccc:	ret
  403cd0:	mov	x0, #0x8                   	// #8
  403cd4:	bl	4019d0 <xmalloc@plt>
  403cd8:	mov	x21, x0
  403cdc:	ldr	x0, [x20]
  403ce0:	cbnz	x0, 403c98 <ferror@plt+0x2018>
  403ce4:	nop
  403ce8:	mov	x19, x21
  403cec:	b	403cb8 <ferror@plt+0x2038>
  403cf0:	mov	x21, #0x0                   	// #0
  403cf4:	b	403cc0 <ferror@plt+0x2040>
  403cf8:	cbz	x0, 403d34 <ferror@plt+0x20b4>
  403cfc:	stp	x29, x30, [sp, #-32]!
  403d00:	mov	x29, sp
  403d04:	stp	x19, x20, [sp, #16]
  403d08:	mov	x20, x0
  403d0c:	ldr	x0, [x0]
  403d10:	cbz	x0, 403d24 <ferror@plt+0x20a4>
  403d14:	mov	x19, x20
  403d18:	bl	401b20 <free@plt>
  403d1c:	ldr	x0, [x19, #8]!
  403d20:	cbnz	x0, 403d18 <ferror@plt+0x2098>
  403d24:	mov	x0, x20
  403d28:	ldp	x19, x20, [sp, #16]
  403d2c:	ldp	x29, x30, [sp], #32
  403d30:	b	401b20 <free@plt>
  403d34:	ret
  403d38:	stp	x29, x30, [sp, #-112]!
  403d3c:	mov	x29, sp
  403d40:	stp	x27, x28, [sp, #80]
  403d44:	mov	x27, #0x0                   	// #0
  403d48:	cbz	x0, 403e74 <ferror@plt+0x21f4>
  403d4c:	stp	x19, x20, [sp, #16]
  403d50:	mov	x19, x0
  403d54:	mov	x27, #0x0                   	// #0
  403d58:	stp	x21, x22, [sp, #32]
  403d5c:	mov	w20, #0x0                   	// #0
  403d60:	adrp	x21, 416000 <ferror@plt+0x14380>
  403d64:	stp	x23, x24, [sp, #48]
  403d68:	mov	w24, #0x0                   	// #0
  403d6c:	mov	w23, #0x0                   	// #0
  403d70:	stp	x25, x26, [sp, #64]
  403d74:	bl	401870 <strlen@plt>
  403d78:	add	x0, x0, #0x1
  403d7c:	bl	4019d0 <xmalloc@plt>
  403d80:	mov	x22, x0
  403d84:	mov	x25, #0x0                   	// #0
  403d88:	mov	w26, #0x0                   	// #0
  403d8c:	nop
  403d90:	ldr	x2, [x21, #4056]
  403d94:	ldrb	w0, [x19]
  403d98:	ldrh	w0, [x2, x0, lsl #1]
  403d9c:	tbz	w0, #6, 403dac <ferror@plt+0x212c>
  403da0:	ldrb	w1, [x19, #1]!
  403da4:	ldrh	w1, [x2, x1, lsl #1]
  403da8:	tbnz	w1, #6, 403da0 <ferror@plt+0x2120>
  403dac:	lsl	x2, x25, #3
  403db0:	cbz	w26, 403dc4 <ferror@plt+0x2144>
  403db4:	sub	w0, w26, #0x1
  403db8:	add	x28, x27, x2
  403dbc:	cmp	w0, w25
  403dc0:	b.gt	403dec <ferror@plt+0x216c>
  403dc4:	str	x2, [sp, #104]
  403dc8:	cbz	x27, 403efc <ferror@plt+0x227c>
  403dcc:	lsl	w26, w26, #1
  403dd0:	mov	x0, x27
  403dd4:	sbfiz	x1, x26, #3, #32
  403dd8:	bl	401970 <xrealloc@plt>
  403ddc:	ldr	x2, [sp, #104]
  403de0:	mov	x27, x0
  403de4:	add	x28, x27, x2
  403de8:	str	xzr, [x27, x2]
  403dec:	ldrb	w1, [x19]
  403df0:	cbz	w1, 403f20 <ferror@plt+0x22a0>
  403df4:	ldr	x4, [x21, #4056]
  403df8:	mov	x2, x22
  403dfc:	nop
  403e00:	ldrh	w3, [x4, w1, sxtw #1]
  403e04:	tbz	w3, #6, 403e14 <ferror@plt+0x2194>
  403e08:	orr	w3, w24, w23
  403e0c:	orr	w3, w3, w20
  403e10:	cbz	w3, 403e84 <ferror@plt+0x2204>
  403e14:	cbz	w20, 403e94 <ferror@plt+0x2214>
  403e18:	mov	w20, #0x0                   	// #0
  403e1c:	strb	w1, [x2], #1
  403e20:	ldrb	w1, [x19, #1]!
  403e24:	cbnz	w1, 403e00 <ferror@plt+0x2180>
  403e28:	strb	wzr, [x2]
  403e2c:	mov	x0, x22
  403e30:	bl	4019f0 <xstrdup@plt>
  403e34:	stp	x0, xzr, [x28]
  403e38:	ldr	x3, [x21, #4056]
  403e3c:	ldrb	w1, [x19]
  403e40:	ldrh	w0, [x3, w1, sxtw #1]
  403e44:	tbz	w0, #6, 403e54 <ferror@plt+0x21d4>
  403e48:	ldrb	w1, [x19, #1]!
  403e4c:	ldrh	w2, [x3, w1, sxtw #1]
  403e50:	tbnz	w2, #6, 403e48 <ferror@plt+0x21c8>
  403e54:	add	x25, x25, #0x1
  403e58:	cbnz	w1, 403d90 <ferror@plt+0x2110>
  403e5c:	mov	x0, x22
  403e60:	bl	401b20 <free@plt>
  403e64:	ldp	x19, x20, [sp, #16]
  403e68:	ldp	x21, x22, [sp, #32]
  403e6c:	ldp	x23, x24, [sp, #48]
  403e70:	ldp	x25, x26, [sp, #64]
  403e74:	mov	x0, x27
  403e78:	ldp	x27, x28, [sp, #80]
  403e7c:	ldp	x29, x30, [sp], #112
  403e80:	ret
  403e84:	mov	w24, #0x0                   	// #0
  403e88:	mov	w23, #0x0                   	// #0
  403e8c:	mov	w20, #0x0                   	// #0
  403e90:	b	403e28 <ferror@plt+0x21a8>
  403e94:	cmp	w1, #0x5c
  403e98:	b.eq	403eb8 <ferror@plt+0x2238>  // b.none
  403e9c:	cbz	w23, 403ec0 <ferror@plt+0x2240>
  403ea0:	cmp	w1, #0x27
  403ea4:	b.eq	403eb0 <ferror@plt+0x2230>  // b.none
  403ea8:	strb	w1, [x2], #1
  403eac:	b	403e20 <ferror@plt+0x21a0>
  403eb0:	mov	w23, #0x0                   	// #0
  403eb4:	b	403e20 <ferror@plt+0x21a0>
  403eb8:	mov	w20, #0x1                   	// #1
  403ebc:	b	403e20 <ferror@plt+0x21a0>
  403ec0:	cbz	w24, 403ed8 <ferror@plt+0x2258>
  403ec4:	mov	w20, w23
  403ec8:	cmp	w1, #0x22
  403ecc:	b.ne	403ea8 <ferror@plt+0x2228>  // b.any
  403ed0:	mov	w24, #0x0                   	// #0
  403ed4:	b	403e20 <ferror@plt+0x21a0>
  403ed8:	mov	w20, w24
  403edc:	cmp	w1, #0x27
  403ee0:	mov	w23, #0x1                   	// #1
  403ee4:	b.eq	403e20 <ferror@plt+0x21a0>  // b.none
  403ee8:	cmp	w1, #0x22
  403eec:	b.eq	403f14 <ferror@plt+0x2294>  // b.none
  403ef0:	mov	w23, w24
  403ef4:	strb	w1, [x2], #1
  403ef8:	b	403e20 <ferror@plt+0x21a0>
  403efc:	mov	x0, #0x40                  	// #64
  403f00:	bl	4019d0 <xmalloc@plt>
  403f04:	mov	w26, #0x8                   	// #8
  403f08:	mov	x27, x0
  403f0c:	ldr	x2, [sp, #104]
  403f10:	b	403de4 <ferror@plt+0x2164>
  403f14:	mov	w23, w24
  403f18:	mov	w24, #0x1                   	// #1
  403f1c:	b	403e20 <ferror@plt+0x21a0>
  403f20:	mov	x2, x22
  403f24:	b	403e28 <ferror@plt+0x21a8>
  403f28:	cbz	x1, 404000 <ferror@plt+0x2380>
  403f2c:	stp	x29, x30, [sp, #-80]!
  403f30:	mov	x29, sp
  403f34:	stp	x21, x22, [sp, #32]
  403f38:	ldr	x21, [x0]
  403f3c:	stp	x23, x24, [sp, #48]
  403f40:	mov	x24, x0
  403f44:	cbz	x21, 403ff8 <ferror@plt+0x2378>
  403f48:	adrp	x22, 416000 <ferror@plt+0x14380>
  403f4c:	stp	x19, x20, [sp, #16]
  403f50:	mov	x20, x1
  403f54:	ldr	x22, [x22, #4056]
  403f58:	mov	w23, #0x22                  	// #34
  403f5c:	str	x25, [sp, #64]
  403f60:	mov	w25, #0x27                  	// #39
  403f64:	ldrb	w19, [x21]
  403f68:	cbnz	w19, 403f78 <ferror@plt+0x22f8>
  403f6c:	b	403fd4 <ferror@plt+0x2354>
  403f70:	ldrb	w19, [x21, #1]!
  403f74:	cbz	w19, 403fd4 <ferror@plt+0x2354>
  403f78:	ldrh	w2, [x22, w19, sxtw #1]
  403f7c:	mov	x1, x20
  403f80:	mov	w0, #0x5c                  	// #92
  403f84:	tbnz	w2, #6, 403f98 <ferror@plt+0x2318>
  403f88:	cmp	w19, w0
  403f8c:	ccmp	w19, w25, #0x4, ne  // ne = any
  403f90:	ccmp	w19, w23, #0x4, ne  // ne = any
  403f94:	b.ne	403fa4 <ferror@plt+0x2324>  // b.any
  403f98:	bl	401910 <fputc@plt>
  403f9c:	cmn	w0, #0x1
  403fa0:	b.eq	403fb8 <ferror@plt+0x2338>  // b.none
  403fa4:	mov	w0, w19
  403fa8:	mov	x1, x20
  403fac:	bl	401910 <fputc@plt>
  403fb0:	cmn	w0, #0x1
  403fb4:	b.ne	403f70 <ferror@plt+0x22f0>  // b.any
  403fb8:	ldp	x19, x20, [sp, #16]
  403fbc:	mov	w0, #0x1                   	// #1
  403fc0:	ldr	x25, [sp, #64]
  403fc4:	ldp	x21, x22, [sp, #32]
  403fc8:	ldp	x23, x24, [sp, #48]
  403fcc:	ldp	x29, x30, [sp], #80
  403fd0:	ret
  403fd4:	mov	x1, x20
  403fd8:	mov	w0, #0xa                   	// #10
  403fdc:	bl	401910 <fputc@plt>
  403fe0:	cmn	w0, #0x1
  403fe4:	b.eq	403fb8 <ferror@plt+0x2338>  // b.none
  403fe8:	ldr	x21, [x24, #8]!
  403fec:	cbnz	x21, 403f64 <ferror@plt+0x22e4>
  403ff0:	ldp	x19, x20, [sp, #16]
  403ff4:	ldr	x25, [sp, #64]
  403ff8:	mov	w0, #0x0                   	// #0
  403ffc:	b	403fc4 <ferror@plt+0x2344>
  404000:	mov	w0, #0x1                   	// #1
  404004:	ret
  404008:	stp	x29, x30, [sp, #-288]!
  40400c:	mov	x29, sp
  404010:	ldr	w3, [x0]
  404014:	stp	x23, x24, [sp, #48]
  404018:	mov	x24, x0
  40401c:	cmp	w3, #0x1
  404020:	ldr	x0, [x1]
  404024:	str	x0, [sp, #152]
  404028:	b.le	404190 <ferror@plt+0x2510>
  40402c:	stp	x27, x28, [sp, #80]
  404030:	adrp	x27, 416000 <ferror@plt+0x14380>
  404034:	mov	w23, #0x0                   	// #0
  404038:	stp	x21, x22, [sp, #32]
  40403c:	mov	x21, x1
  404040:	ldr	x1, [x27, #4056]
  404044:	mov	w27, #0x1                   	// #1
  404048:	stp	x19, x20, [sp, #16]
  40404c:	mov	w20, #0x7d0                 	// #2000
  404050:	stp	x25, x26, [sp, #64]
  404054:	adrp	x26, 404000 <ferror@plt+0x2380>
  404058:	add	x25, sp, #0xa0
  40405c:	add	x26, x26, #0xdd0
  404060:	str	x1, [sp, #96]
  404064:	b	404158 <ferror@plt+0x24d8>
  404068:	subs	w20, w20, #0x1
  40406c:	b.eq	40431c <ferror@plt+0x269c>  // b.none
  404070:	add	x28, x1, #0x1
  404074:	mov	x2, x25
  404078:	mov	x1, x28
  40407c:	mov	w0, #0x0                   	// #0
  404080:	bl	401c30 <__xstat@plt>
  404084:	tbnz	w0, #31, 40419c <ferror@plt+0x251c>
  404088:	ldr	w0, [sp, #176]
  40408c:	and	w0, w0, #0xf000
  404090:	cmp	w0, #0x4, lsl #12
  404094:	b.eq	404340 <ferror@plt+0x26c0>  // b.none
  404098:	mov	x0, x28
  40409c:	mov	x1, x26
  4040a0:	bl	401960 <fopen@plt>
  4040a4:	mov	x28, x0
  4040a8:	cbz	x0, 40419c <ferror@plt+0x251c>
  4040ac:	mov	w2, #0x2                   	// #2
  4040b0:	mov	x1, #0x0                   	// #0
  4040b4:	bl	401a70 <fseek@plt>
  4040b8:	cmn	w0, #0x1
  4040bc:	b.eq	404138 <ferror@plt+0x24b8>  // b.none
  4040c0:	mov	x0, x28
  4040c4:	bl	4018e0 <ftell@plt>
  4040c8:	str	x0, [sp, #104]
  4040cc:	cmn	x0, #0x1
  4040d0:	b.eq	404138 <ferror@plt+0x24b8>  // b.none
  4040d4:	mov	x0, x28
  4040d8:	mov	w2, #0x0                   	// #0
  4040dc:	mov	x1, #0x0                   	// #0
  4040e0:	bl	401a70 <fseek@plt>
  4040e4:	cmn	w0, #0x1
  4040e8:	b.eq	404138 <ferror@plt+0x24b8>  // b.none
  4040ec:	ldr	x5, [sp, #104]
  4040f0:	str	x5, [sp, #112]
  4040f4:	add	x0, x5, #0x1
  4040f8:	bl	4019d0 <xmalloc@plt>
  4040fc:	str	x0, [sp, #104]
  404100:	ldr	x5, [sp, #112]
  404104:	mov	x1, #0x1                   	// #1
  404108:	mov	x3, x28
  40410c:	mov	x2, x5
  404110:	bl	401b00 <fread@plt>
  404114:	mov	x1, x0
  404118:	ldr	x5, [sp, #112]
  40411c:	cmp	x5, x0
  404120:	b.eq	4041ac <ferror@plt+0x252c>  // b.none
  404124:	mov	x0, x28
  404128:	str	x1, [sp, #112]
  40412c:	bl	401c80 <ferror@plt>
  404130:	cbz	w0, 4041a8 <ferror@plt+0x2528>
  404134:	nop
  404138:	mov	x0, x28
  40413c:	bl	401950 <fclose@plt>
  404140:	ldr	w3, [x24]
  404144:	mov	w23, w27
  404148:	add	w27, w27, #0x1
  40414c:	cmp	w3, w27
  404150:	b.le	404180 <ferror@plt+0x2500>
  404154:	ldr	x0, [x21]
  404158:	sxtw	x19, w27
  40415c:	sbfiz	x22, x27, #3, #32
  404160:	ldr	x1, [x0, x19, lsl #3]
  404164:	ldrb	w2, [x1]
  404168:	cmp	w2, #0x40
  40416c:	b.eq	404068 <ferror@plt+0x23e8>  // b.none
  404170:	mov	w23, w27
  404174:	add	w27, w27, #0x1
  404178:	cmp	w3, w27
  40417c:	b.gt	404154 <ferror@plt+0x24d4>
  404180:	ldp	x19, x20, [sp, #16]
  404184:	ldp	x21, x22, [sp, #32]
  404188:	ldp	x25, x26, [sp, #64]
  40418c:	ldp	x27, x28, [sp, #80]
  404190:	ldp	x23, x24, [sp, #48]
  404194:	ldp	x29, x30, [sp], #288
  404198:	ret
  40419c:	ldr	w3, [x24]
  4041a0:	mov	w23, w27
  4041a4:	b	404174 <ferror@plt+0x24f4>
  4041a8:	ldr	x1, [sp, #112]
  4041ac:	ldr	x0, [sp, #104]
  4041b0:	strb	wzr, [x0, x1]
  4041b4:	mov	x1, x0
  4041b8:	ldrb	w0, [x0]
  4041bc:	cbnz	w0, 4041cc <ferror@plt+0x254c>
  4041c0:	b	4042c0 <ferror@plt+0x2640>
  4041c4:	ldrb	w0, [x1, #1]!
  4041c8:	cbz	w0, 4042c0 <ferror@plt+0x2640>
  4041cc:	ldr	x2, [sp, #96]
  4041d0:	ldrh	w0, [x2, w0, sxtw #1]
  4041d4:	tbnz	w0, #6, 4041c4 <ferror@plt+0x2544>
  4041d8:	ldr	x0, [sp, #104]
  4041dc:	bl	403d38 <ferror@plt+0x20b8>
  4041e0:	mov	x5, x0
  4041e4:	ldr	x9, [x21]
  4041e8:	ldr	x0, [sp, #152]
  4041ec:	cmp	x9, x0
  4041f0:	b.eq	404368 <ferror@plt+0x26e8>  // b.none
  4041f4:	ldr	x1, [x5]
  4041f8:	cbz	x1, 404308 <ferror@plt+0x2688>
  4041fc:	mov	x1, #0x0                   	// #0
  404200:	add	x1, x1, #0x1
  404204:	lsl	x6, x1, #3
  404208:	ldr	x2, [x5, x1, lsl #3]
  40420c:	cbnz	x2, 404200 <ferror@plt+0x2580>
  404210:	add	x7, x19, x1
  404214:	mov	w8, w1
  404218:	lsl	x7, x7, #3
  40421c:	ldr	x0, [x9, x19, lsl #3]
  404220:	stp	x5, x1, [sp, #112]
  404224:	stp	x6, x7, [sp, #128]
  404228:	str	w8, [sp, #148]
  40422c:	bl	401b20 <free@plt>
  404230:	ldrsw	x2, [x24]
  404234:	ldr	x1, [sp, #120]
  404238:	add	x2, x2, #0x1
  40423c:	ldr	x0, [x21]
  404240:	add	x1, x2, x1
  404244:	lsl	x1, x1, #3
  404248:	bl	401970 <xrealloc@plt>
  40424c:	mov	x1, x0
  404250:	ldr	w2, [x24]
  404254:	add	x4, x22, #0x8
  404258:	ldr	x7, [sp, #136]
  40425c:	sub	w2, w2, w27
  404260:	str	x1, [x21]
  404264:	add	x1, x1, x4
  404268:	add	x0, x0, x7
  40426c:	sbfiz	x2, x2, #3, #32
  404270:	bl	401840 <memmove@plt>
  404274:	mov	w27, w23
  404278:	ldr	x5, [sp, #112]
  40427c:	ldr	x6, [sp, #128]
  404280:	mov	x1, x5
  404284:	ldr	x0, [x21]
  404288:	mov	x2, x6
  40428c:	add	x0, x0, x22
  404290:	bl	401830 <memcpy@plt>
  404294:	ldr	w1, [x24]
  404298:	ldr	w8, [sp, #148]
  40429c:	sub	w1, w1, #0x1
  4042a0:	ldr	x5, [sp, #112]
  4042a4:	add	w1, w1, w8
  4042a8:	str	w1, [x24]
  4042ac:	mov	x0, x5
  4042b0:	bl	401b20 <free@plt>
  4042b4:	ldr	x0, [sp, #104]
  4042b8:	bl	401b20 <free@plt>
  4042bc:	b	404138 <ferror@plt+0x24b8>
  4042c0:	mov	x0, #0x8                   	// #8
  4042c4:	bl	4019d0 <xmalloc@plt>
  4042c8:	mov	x5, x0
  4042cc:	ldr	x9, [x21]
  4042d0:	ldr	x0, [sp, #152]
  4042d4:	str	xzr, [x5]
  4042d8:	cmp	x0, x9
  4042dc:	b.ne	404308 <ferror@plt+0x2688>  // b.any
  4042e0:	str	x5, [sp, #112]
  4042e4:	bl	403c48 <ferror@plt+0x1fc8>
  4042e8:	mov	x7, x22
  4042ec:	mov	x9, x0
  4042f0:	mov	w8, #0x0                   	// #0
  4042f4:	mov	x1, #0x0                   	// #0
  4042f8:	mov	x6, #0x0                   	// #0
  4042fc:	str	x0, [x21]
  404300:	ldr	x5, [sp, #112]
  404304:	b	40421c <ferror@plt+0x259c>
  404308:	mov	x7, x22
  40430c:	mov	w8, #0x0                   	// #0
  404310:	mov	x1, #0x0                   	// #0
  404314:	mov	x6, #0x0                   	// #0
  404318:	b	40421c <ferror@plt+0x259c>
  40431c:	adrp	x3, 416000 <ferror@plt+0x14380>
  404320:	adrp	x1, 405000 <ferror@plt+0x3380>
  404324:	ldr	x2, [x0]
  404328:	add	x1, x1, #0x288
  40432c:	ldr	x3, [x3, #4048]
  404330:	ldr	x0, [x3]
  404334:	bl	401c50 <fprintf@plt>
  404338:	mov	w0, #0x1                   	// #1
  40433c:	bl	401b90 <xexit@plt>
  404340:	adrp	x0, 416000 <ferror@plt+0x14380>
  404344:	adrp	x1, 405000 <ferror@plt+0x3380>
  404348:	ldr	x2, [x21]
  40434c:	add	x1, x1, #0x2b8
  404350:	ldr	x0, [x0, #4048]
  404354:	ldr	x2, [x2]
  404358:	ldr	x0, [x0]
  40435c:	bl	401c50 <fprintf@plt>
  404360:	mov	w0, #0x1                   	// #1
  404364:	bl	401b90 <xexit@plt>
  404368:	ldr	x1, [x5]
  40436c:	stp	x1, x5, [sp, #112]
  404370:	ldr	x0, [sp, #152]
  404374:	bl	403c48 <ferror@plt+0x1fc8>
  404378:	mov	x9, x0
  40437c:	str	x0, [x21]
  404380:	ldp	x1, x5, [sp, #112]
  404384:	b	4041f8 <ferror@plt+0x2578>
  404388:	mov	x1, x0
  40438c:	cbz	x0, 4043b8 <ferror@plt+0x2738>
  404390:	ldr	x2, [x1]
  404394:	mov	w0, #0x0                   	// #0
  404398:	cbz	x2, 4043b4 <ferror@plt+0x2734>
  40439c:	sub	x1, x1, #0x8
  4043a0:	mov	x2, #0x1                   	// #1
  4043a4:	mov	w0, w2
  4043a8:	add	x2, x2, #0x1
  4043ac:	ldr	x3, [x1, x2, lsl #3]
  4043b0:	cbnz	x3, 4043a4 <ferror@plt+0x2724>
  4043b4:	ret
  4043b8:	mov	w0, #0x0                   	// #0
  4043bc:	ret
  4043c0:	stp	x29, x30, [sp, #-64]!
  4043c4:	mov	x29, sp
  4043c8:	stp	x21, x22, [sp, #32]
  4043cc:	adrp	x21, 417000 <memcpy@GLIBC_2.17>
  4043d0:	stp	x19, x20, [sp, #16]
  4043d4:	ldr	x19, [x21, #1080]
  4043d8:	cbz	x19, 4043f0 <ferror@plt+0x2770>
  4043dc:	mov	x0, x19
  4043e0:	ldp	x19, x20, [sp, #16]
  4043e4:	ldp	x21, x22, [sp, #32]
  4043e8:	ldp	x29, x30, [sp], #64
  4043ec:	ret
  4043f0:	adrp	x0, 405000 <ferror@plt+0x3380>
  4043f4:	add	x0, x0, #0x2f8
  4043f8:	str	x23, [sp, #48]
  4043fc:	bl	401c20 <getenv@plt>
  404400:	mov	x20, x0
  404404:	cbz	x0, 40447c <ferror@plt+0x27fc>
  404408:	mov	w1, #0x7                   	// #7
  40440c:	bl	401a90 <access@plt>
  404410:	cbnz	w0, 40447c <ferror@plt+0x27fc>
  404414:	adrp	x0, 405000 <ferror@plt+0x3380>
  404418:	add	x0, x0, #0x300
  40441c:	bl	401c20 <getenv@plt>
  404420:	adrp	x0, 405000 <ferror@plt+0x3380>
  404424:	add	x0, x0, #0x308
  404428:	bl	401c20 <getenv@plt>
  40442c:	mov	x0, x20
  404430:	bl	401870 <strlen@plt>
  404434:	mov	x22, x0
  404438:	add	w0, w0, #0x2
  40443c:	add	w23, w22, #0x1
  404440:	and	x22, x22, #0xffffffff
  404444:	bl	4019d0 <xmalloc@plt>
  404448:	mov	x19, x0
  40444c:	mov	x1, x20
  404450:	bl	401b70 <strcpy@plt>
  404454:	mov	w0, #0x2f                  	// #47
  404458:	str	x19, [x21, #1080]
  40445c:	strb	w0, [x19, x22]
  404460:	mov	x0, x19
  404464:	strb	wzr, [x19, x23]
  404468:	ldp	x19, x20, [sp, #16]
  40446c:	ldp	x21, x22, [sp, #32]
  404470:	ldr	x23, [sp, #48]
  404474:	ldp	x29, x30, [sp], #64
  404478:	ret
  40447c:	adrp	x0, 405000 <ferror@plt+0x3380>
  404480:	add	x0, x0, #0x300
  404484:	bl	401c20 <getenv@plt>
  404488:	mov	x20, x0
  40448c:	cbz	x0, 40449c <ferror@plt+0x281c>
  404490:	mov	w1, #0x7                   	// #7
  404494:	bl	401a90 <access@plt>
  404498:	cbz	w0, 404420 <ferror@plt+0x27a0>
  40449c:	adrp	x0, 405000 <ferror@plt+0x3380>
  4044a0:	add	x0, x0, #0x308
  4044a4:	bl	401c20 <getenv@plt>
  4044a8:	mov	x20, x0
  4044ac:	cbz	x0, 4044bc <ferror@plt+0x283c>
  4044b0:	mov	w1, #0x7                   	// #7
  4044b4:	bl	401a90 <access@plt>
  4044b8:	cbz	w0, 40442c <ferror@plt+0x27ac>
  4044bc:	adrp	x20, 405000 <ferror@plt+0x3380>
  4044c0:	add	x20, x20, #0x2f0
  4044c4:	mov	x0, x20
  4044c8:	mov	w1, #0x7                   	// #7
  4044cc:	bl	401a90 <access@plt>
  4044d0:	cbnz	w0, 4044e4 <ferror@plt+0x2864>
  4044d4:	mov	x22, #0x4                   	// #4
  4044d8:	mov	x23, #0x5                   	// #5
  4044dc:	mov	x0, #0x6                   	// #6
  4044e0:	b	404444 <ferror@plt+0x27c4>
  4044e4:	adrp	x20, 405000 <ferror@plt+0x3380>
  4044e8:	add	x20, x20, #0x348
  4044ec:	add	x19, x20, #0x10
  4044f0:	mov	w1, #0x7                   	// #7
  4044f4:	mov	x0, x19
  4044f8:	bl	401a90 <access@plt>
  4044fc:	cbnz	w0, 404514 <ferror@plt+0x2894>
  404500:	mov	x20, x19
  404504:	mov	x22, #0x8                   	// #8
  404508:	mov	x23, #0x9                   	// #9
  40450c:	mov	x0, #0xa                   	// #10
  404510:	b	404444 <ferror@plt+0x27c4>
  404514:	mov	x0, x20
  404518:	mov	w1, #0x7                   	// #7
  40451c:	bl	401a90 <access@plt>
  404520:	cbnz	w0, 404534 <ferror@plt+0x28b4>
  404524:	mov	x22, #0x8                   	// #8
  404528:	mov	x23, #0x9                   	// #9
  40452c:	mov	x0, #0xa                   	// #10
  404530:	b	404444 <ferror@plt+0x27c4>
  404534:	add	x20, x20, #0x20
  404538:	mov	w1, #0x7                   	// #7
  40453c:	mov	x0, x20
  404540:	bl	401a90 <access@plt>
  404544:	cbz	w0, 4044d4 <ferror@plt+0x2854>
  404548:	adrp	x0, 405000 <ferror@plt+0x3380>
  40454c:	mov	x22, #0x1                   	// #1
  404550:	add	x20, x0, #0x2e8
  404554:	mov	x23, #0x2                   	// #2
  404558:	mov	x0, #0x3                   	// #3
  40455c:	b	404444 <ferror@plt+0x27c4>
  404560:	stp	x29, x30, [sp, #-80]!
  404564:	mov	x29, sp
  404568:	stp	x19, x20, [sp, #16]
  40456c:	stp	x21, x22, [sp, #32]
  404570:	mov	x22, x0
  404574:	mov	x21, x1
  404578:	stp	x23, x24, [sp, #48]
  40457c:	str	x25, [sp, #64]
  404580:	bl	4043c0 <ferror@plt+0x2740>
  404584:	mov	x23, x0
  404588:	cbz	x22, 40464c <ferror@plt+0x29cc>
  40458c:	mov	x0, x22
  404590:	bl	401870 <strlen@plt>
  404594:	sxtw	x24, w0
  404598:	add	x20, x24, #0x7
  40459c:	cbz	x21, 404660 <ferror@plt+0x29e0>
  4045a0:	mov	x0, x21
  4045a4:	bl	401870 <strlen@plt>
  4045a8:	mov	w25, w0
  4045ac:	sxtw	x19, w0
  4045b0:	mov	x0, x23
  4045b4:	bl	401870 <strlen@plt>
  4045b8:	mov	x2, x0
  4045bc:	add	x0, x20, x19
  4045c0:	add	x0, x0, w2, sxtw
  4045c4:	sxtw	x19, w2
  4045c8:	bl	4019d0 <xmalloc@plt>
  4045cc:	mov	x20, x0
  4045d0:	mov	x1, x23
  4045d4:	bl	401b70 <strcpy@plt>
  4045d8:	mov	x1, x22
  4045dc:	add	x0, x20, x19
  4045e0:	bl	401b70 <strcpy@plt>
  4045e4:	adrp	x3, 405000 <ferror@plt+0x3380>
  4045e8:	add	x3, x3, #0x318
  4045ec:	add	x2, x19, x24
  4045f0:	mov	x1, x21
  4045f4:	add	x4, x20, x2
  4045f8:	add	x0, x2, #0x6
  4045fc:	ldr	w5, [x3]
  404600:	add	x0, x20, x0
  404604:	str	w5, [x20, x2]
  404608:	ldur	w2, [x3, #3]
  40460c:	stur	w2, [x4, #3]
  404610:	bl	401b70 <strcpy@plt>
  404614:	mov	w1, w25
  404618:	mov	x0, x20
  40461c:	bl	401850 <mkstemps@plt>
  404620:	cmn	w0, #0x1
  404624:	b.eq	404674 <ferror@plt+0x29f4>  // b.none
  404628:	bl	401a20 <close@plt>
  40462c:	cbnz	w0, 4046a8 <ferror@plt+0x2a28>
  404630:	mov	x0, x20
  404634:	ldp	x19, x20, [sp, #16]
  404638:	ldp	x21, x22, [sp, #32]
  40463c:	ldp	x23, x24, [sp, #48]
  404640:	ldr	x25, [sp, #64]
  404644:	ldp	x29, x30, [sp], #80
  404648:	ret
  40464c:	adrp	x22, 405000 <ferror@plt+0x3380>
  404650:	mov	x20, #0x9                   	// #9
  404654:	add	x22, x22, #0x310
  404658:	mov	x24, #0x2                   	// #2
  40465c:	cbnz	x21, 4045a0 <ferror@plt+0x2920>
  404660:	adrp	x21, 404000 <ferror@plt+0x2380>
  404664:	mov	w25, #0x0                   	// #0
  404668:	add	x21, x21, #0x790
  40466c:	mov	x19, #0x0                   	// #0
  404670:	b	4045b0 <ferror@plt+0x2930>
  404674:	adrp	x0, 416000 <ferror@plt+0x14380>
  404678:	ldr	x0, [x0, #4048]
  40467c:	ldr	x19, [x0]
  404680:	bl	401c10 <__errno_location@plt>
  404684:	ldr	w0, [x0]
  404688:	bl	401a10 <strerror@plt>
  40468c:	mov	x3, x0
  404690:	mov	x2, x23
  404694:	adrp	x1, 405000 <ferror@plt+0x3380>
  404698:	add	x1, x1, #0x320
  40469c:	mov	x0, x19
  4046a0:	bl	401c50 <fprintf@plt>
  4046a4:	bl	401a80 <abort@plt>
  4046a8:	bl	401a80 <abort@plt>
  4046ac:	nop
  4046b0:	mov	x1, x0
  4046b4:	mov	x0, #0x0                   	// #0
  4046b8:	b	404560 <ferror@plt+0x28e0>
  4046bc:	nop
  4046c0:	stp	x29, x30, [sp, #-64]!
  4046c4:	mov	x29, sp
  4046c8:	stp	x19, x20, [sp, #16]
  4046cc:	adrp	x20, 416000 <ferror@plt+0x14380>
  4046d0:	add	x20, x20, #0xbb0
  4046d4:	stp	x21, x22, [sp, #32]
  4046d8:	adrp	x21, 416000 <ferror@plt+0x14380>
  4046dc:	add	x21, x21, #0xba8
  4046e0:	sub	x20, x20, x21
  4046e4:	mov	w22, w0
  4046e8:	stp	x23, x24, [sp, #48]
  4046ec:	mov	x23, x1
  4046f0:	mov	x24, x2
  4046f4:	bl	4017f0 <memcpy@plt-0x40>
  4046f8:	cmp	xzr, x20, asr #3
  4046fc:	b.eq	404728 <ferror@plt+0x2aa8>  // b.none
  404700:	asr	x20, x20, #3
  404704:	mov	x19, #0x0                   	// #0
  404708:	ldr	x3, [x21, x19, lsl #3]
  40470c:	mov	x2, x24
  404710:	add	x19, x19, #0x1
  404714:	mov	x1, x23
  404718:	mov	w0, w22
  40471c:	blr	x3
  404720:	cmp	x20, x19
  404724:	b.ne	404708 <ferror@plt+0x2a88>  // b.any
  404728:	ldp	x19, x20, [sp, #16]
  40472c:	ldp	x21, x22, [sp, #32]
  404730:	ldp	x23, x24, [sp, #48]
  404734:	ldp	x29, x30, [sp], #64
  404738:	ret
  40473c:	nop
  404740:	ret

Disassembly of section .fini:

0000000000404744 <.fini>:
  404744:	stp	x29, x30, [sp, #-16]!
  404748:	mov	x29, sp
  40474c:	ldp	x29, x30, [sp], #16
  404750:	ret
