{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472476854859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472476854861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 29 10:20:54 2016 " "Processing started: Mon Aug 29 10:20:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472476854861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472476854861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off banco -c banco " "Command: quartus_map --read_settings_files=on --write_settings_files=off banco -c banco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472476854862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1472476856041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.v 1 1 " "Found 1 design units, including 1 entities, in source file banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472476856092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472476856092 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dado_p_escrita packed banco.v(24) " "Verilog HDL Port Declaration warning at banco.v(24): data type declaration for \"dado_p_escrita\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476856092 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dado_p_escrita banco.v(14) " "HDL info at banco.v(14): see declaration for object \"dado_p_escrita\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476856092 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "endereco_escrita packed banco.v(25) " "Verilog HDL Port Declaration warning at banco.v(25): data type declaration for \"endereco_escrita\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476856093 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "endereco_escrita banco.v(15) " "HDL info at banco.v(15): see declaration for object \"endereco_escrita\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476856093 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "endereco_leitura_1 packed banco.v(26) " "Verilog HDL Port Declaration warning at banco.v(26): data type declaration for \"endereco_leitura_1\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 26 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476856093 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "endereco_leitura_1 banco.v(18) " "HDL info at banco.v(18): see declaration for object \"endereco_leitura_1\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476856093 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "endereco_leitura_2 packed banco.v(27) " "Verilog HDL Port Declaration warning at banco.v(27): data type declaration for \"endereco_leitura_2\" declares packed dimensions but the port declaration declaration does not" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1472476856093 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "endereco_leitura_2 banco.v(19) " "HDL info at banco.v(19): see declaration for object \"endereco_leitura_2\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476856093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "banco " "Elaborating entity \"banco\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1472476856402 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "registradores " "RAM logic \"registradores\" is uninferred due to asynchronous read logic" {  } { { "banco.v" "registradores" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1472476857593 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1472476857593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1472476861902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1472476866255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476866255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "banco.v" "" { Text "C:/altera/13.0sp1/pbl_2/metas/banco.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472476867156 "|banco|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1472476867156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2531 " "Implemented 2531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1472476867158 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1472476867158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2417 " "Implemented 2417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1472476867158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1472476867158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472476867305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 29 10:21:07 2016 " "Processing ended: Mon Aug 29 10:21:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472476867305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472476867305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472476867305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472476867305 ""}
