#summary Proposed memory state machine, MSMProp1

DISCLAIMER: this state machien has not (yet) been tested. 

    http://data-race-test.googlecode.com/svn/trunk/msm/prop1.png
Edges (state transitions): 
|| *Edge* || *Transition*      ||*access type*     || *condition*    || *segment set*               || *lock set*                 || *race if ...* ||
|| E1     || !NoAccess => New  || memory allocation || -              || -                           || {}                         || - ||
|| E2     || New => Read       || read              || First read     || {currS}                     || {currLS}                   || - ||
|| E3     || New => Write      || write             || First write    || {currS}                     || {currLS}                   || - ||
|| E4     || Read => Read      || read              || -              || union{SS,currS}             || intersect{LS,currLS}       || - ||
|| E5     || Read => Write     || write             || -              || union(SS,currS)             || intersect{LS,currLS}       || - ||
|| E6     || Write => Write    || write             || -              || *SS_update(SS,currS)*       || intersect{LS,currLS}       || - ||
|| E7     || Write => Read     || read              || HB(SS, currS)  || {currS}                     || {currLS}                   || - ||
  

Edges that lead to states !NoAccess and to New are not shown. 

This state machine leads to several false positives (*test28, test29, test36, test38*).
See tests in http://data-race-test.googlecode.com/svn/trunk/unittest/racecheck_unittest.cc. 

See legend in  MemoryStateMachines. 
