// Seed: 446997042
module module_0 (
    input supply0 id_0,
    input tri1 id_1
);
  wire id_3, id_4;
  wand id_5 = 1;
endmodule
module module_1 (
    input tri  id_0,
    input wor  id_1,
    input tri0 id_2,
    input wand id_3
);
  assign {1, 1'b0, 1, 1} = 1;
  assign id_5 = 1;
  module_0(
      id_3, id_3
  );
  wire id_6;
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wire id_5,
    output uwire id_6
    , id_13,
    output uwire id_7,
    output wire id_8,
    output wire id_9,
    input tri id_10,
    input supply1 id_11
);
endmodule
module module_3 (
    output wor   id_0,
    output tri1  id_1
    , id_11,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output tri1  id_6,
    input  tri0  id_7,
    output tri1  id_8,
    input  tri1  id_9
);
  wire id_12;
  module_2(
      id_8, id_4, id_8, id_5, id_2, id_5, id_8, id_8, id_1, id_0, id_9, id_4
  );
  assign id_0 = 1;
  xor (id_1, id_11, id_4, id_2, id_3, id_7, id_12, id_5, id_9);
endmodule
