/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire [13:0] celloutsig_0_4z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_27z | celloutsig_0_38z[7];
  assign celloutsig_1_3z = celloutsig_1_1z[0] | celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_0z | celloutsig_1_4z;
  assign celloutsig_1_10z = celloutsig_1_4z | celloutsig_1_2z[3];
  assign celloutsig_0_8z = celloutsig_0_0z | celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_2z | celloutsig_0_3z;
  assign celloutsig_0_2z = in_data[82] | celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_4z[5] | celloutsig_0_8z;
  assign celloutsig_0_23z = celloutsig_0_10z | celloutsig_0_18z[2];
  assign celloutsig_0_27z = celloutsig_0_12z[5] | celloutsig_0_6z;
  assign celloutsig_0_3z = celloutsig_0_0z | in_data[37];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_5z[5:3], celloutsig_0_0z };
  assign celloutsig_0_0z = ~^ in_data[58:38];
  assign celloutsig_1_0z = ~^ in_data[140:124];
  assign celloutsig_1_4z = ~^ { in_data[176:170], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ celloutsig_1_1z;
  assign celloutsig_1_7z = ~^ in_data[188:185];
  assign celloutsig_1_9z = ~^ { in_data[117], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_2z[6:0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_5z[1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_5z[4:0], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_19z = ~^ in_data[78:66];
  assign celloutsig_0_22z = ~^ { celloutsig_0_4z[13:11], celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_5z[5:1], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_30z[9:7], celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_38z = { in_data[18:8], celloutsig_0_34z } >>> { celloutsig_0_25z, _00_, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_40z = celloutsig_0_14z >>> { celloutsig_0_35z[13:5], celloutsig_0_10z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >>> in_data[183:181];
  assign celloutsig_0_4z = { in_data[76:68], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } >>> { in_data[44:32], celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[191:188], celloutsig_1_0z, celloutsig_1_1z } >>> { in_data[168:165], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_2z[6:0], celloutsig_1_4z, celloutsig_1_3z } >>> { celloutsig_1_2z[7:2], celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z[6:3], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z } >>> { in_data[115:110], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_11z[2], celloutsig_1_4z, celloutsig_1_3z } >>> celloutsig_1_11z[8:6];
  assign celloutsig_1_18z = in_data[179:176] >>> { in_data[164:163], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z } >>> { celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_11z = { in_data[79:75], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } >>> in_data[11:4];
  assign celloutsig_0_12z = { celloutsig_0_5z[5:2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z } >>> { celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z } >>> { celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_14z[4:2] >>> in_data[38:36];
  assign celloutsig_0_25z = celloutsig_0_5z[4:0] >>> celloutsig_0_4z[8:4];
  assign celloutsig_0_26z = celloutsig_0_25z[4:1] >>> { celloutsig_0_11z[3:2], celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_28z = { celloutsig_0_14z[9:2], celloutsig_0_26z, celloutsig_0_27z } >>> { celloutsig_0_12z, _00_, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_12z[4:2], _00_, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_17z } >>> { celloutsig_0_12z[0], celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_35z = { celloutsig_0_30z[7:4], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z } >>> { celloutsig_0_28z[10:0], celloutsig_0_26z };
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = celloutsig_0_4z[13:8];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_4z[11:4], celloutsig_0_0z };
  assign { out_data[131:128], out_data[99:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
