{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665007812854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665007812854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 16:10:12 2022 " "Processing started: Wed Oct 05 16:10:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665007812854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007812854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TICTACTOE -c TICTACTOE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TICTACTOE -c TICTACTOE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007812854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665007813047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665007813047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoetest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoetest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToeTest " "Found entity 1: TicTacToeTest" {  } { { "TicTacToeTest.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/TicTacToeTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/vertical_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe " "Found entity 1: TicTacToe" {  } { { "TicTacToe.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/TicTacToe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_vga_Controller " "Found entity 1: test_vga_Controller" {  } { { "test_vga_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squareboxtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file squareboxtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareBoxTest " "Found entity 1: squareBoxTest" {  } { { "squareBoxTest.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/squareBoxTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarebox.sv 1 1 " "Found 1 design units, including 1 entities, in source file squarebox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareBox " "Found entity 1: squareBox" {  } { { "squareBox.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/squareBox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randommodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file randommodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomModule " "Found entity 1: randomModule" {  } { { "randomModule.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/randomModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positiontest.sv 1 1 " "Found 1 design units, including 1 entities, in source file positiontest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 positionTest " "Found entity 1: positionTest" {  } { { "positionTest.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/positionTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positionmachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file positionmachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 positionMachine " "Found entity 1: positionMachine" {  } { { "positionMachine.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/positionMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playgrill.sv 1 1 " "Found 1 design units, including 1 entities, in source file playgrill.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playGrill " "Found entity 1: playGrill" {  } { { "playGrill.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/playGrill.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playeriterator.sv 1 1 " "Found 1 design units, including 1 entities, in source file playeriterator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerIterator " "Found entity 1: playerIterator" {  } { { "playerIterator.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/playerIterator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/mux21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacomportamiento.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquinacomportamiento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaComportamiento " "Found entity 1: MaquinaComportamiento" {  } { { "MaquinaComportamiento.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/MaquinaComportamiento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/horizontal_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/cronometer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkempty.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkempty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 checkEmpty " "Found entity 1: checkEmpty" {  } { { "checkEmpty.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/checkEmpty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcustom.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxcustom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxCustom " "Found entity 1: muxCustom" {  } { { "muxCustom.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/muxCustom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victorycondition.sv 1 1 " "Found 1 design units, including 1 entities, in source file victorycondition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victoryCondition " "Found entity 1: victoryCondition" {  } { { "victoryCondition.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/victoryCondition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665007818179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller " "Elaborating entity \"VGA_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665007818197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Controller.sv(208) " "Verilog HDL assignment warning at VGA_Controller.sv(208): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665007818199 "|VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Controller.sv(219) " "Verilog HDL assignment warning at VGA_Controller.sv(219): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665007818200 "|VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.sv(228) " "Verilog HDL assignment warning at VGA_Controller.sv(228): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665007818200 "|VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.sv(229) " "Verilog HDL assignment warning at VGA_Controller.sv(229): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller.sv" "" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665007818200 "|VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_divider\"" {  } { { "VGA_Controller.sv" "clk_divider" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665007818219 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square1 muxVGAOut " "Node instance \"square1\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square1" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square2 muxVGAOut " "Node instance \"square2\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square2" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 39 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square3 muxVGAOut " "Node instance \"square3\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square3" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square4 muxVGAOut " "Node instance \"square4\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square4" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square5 muxVGAOut " "Node instance \"square5\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square5" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square6 muxVGAOut " "Node instance \"square6\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square6" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square7 muxVGAOut " "Node instance \"square7\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square7" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square8 muxVGAOut " "Node instance \"square8\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square8" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "square9 muxVGAOut " "Node instance \"square9\" instantiates undefined entity \"muxVGAOut\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "square9" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 46 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square1_x Pixel_On_Text2 " "Node instance \"Square1_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square1_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 56 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square2_x Pixel_On_Text2 " "Node instance \"Square2_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square2_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square3_x Pixel_On_Text2 " "Node instance \"Square3_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square3_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square4_x Pixel_On_Text2 " "Node instance \"Square4_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square4_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 81 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square5_x Pixel_On_Text2 " "Node instance \"Square5_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square5_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 89 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square6_x Pixel_On_Text2 " "Node instance \"Square6_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square6_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 97 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square7_x Pixel_On_Text2 " "Node instance \"Square7_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square7_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 105 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square8_x Pixel_On_Text2 " "Node instance \"Square8_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square8_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 113 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square9_x Pixel_On_Text2 " "Node instance \"Square9_x\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square9_x" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 121 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square1_o Pixel_On_Text2 " "Node instance \"Square1_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square1_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square2_o Pixel_On_Text2 " "Node instance \"Square2_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square2_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 140 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square3_o Pixel_On_Text2 " "Node instance \"Square3_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square3_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square4_o Pixel_On_Text2 " "Node instance \"Square4_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square4_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 156 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square5_o Pixel_On_Text2 " "Node instance \"Square5_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square5_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 164 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square6_o Pixel_On_Text2 " "Node instance \"Square6_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square6_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 172 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818385 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square7_o Pixel_On_Text2 " "Node instance \"Square7_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square7_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 180 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square8_o Pixel_On_Text2 " "Node instance \"Square8_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square8_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 188 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818386 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Square9_o Pixel_On_Text2 " "Node instance \"Square9_o\" instantiates undefined entity \"Pixel_On_Text2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA_Controller.sv" "Square9_o" { Text "D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv" 196 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1665007818386 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 27 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 27 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665007818432 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 05 16:10:18 2022 " "Processing ended: Wed Oct 05 16:10:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665007818432 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665007818432 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665007818432 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665007818432 ""}
