(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : STLINK.brd                                    )
(    Software Version : 23.1S004                                      )
(    Date/Time        : Thu Jun 13 11:04:23 2024                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'd:\projects\projectscience\electronics\projectid_dosti_stlink\pcb'
Design Directory:            'D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro'
Old design name:             'D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro/STLINK.brd'
New design name:             'D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro/STLINK.brd'

CmdLine: netrev.exe -y 1 -n -i d:\projects\projectscience\electronics\projectid_dosti_stlink\pcb D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro/STLINK.brd D:/Projects/ProjectScience/electronics/ProjectID_DOSTI_STLINK/allegro/STLINK.brd

------ Preparing to read pst files ------

Starting to read d:/projects/projectscience/electronics/projectid_dosti_stlink/pcb/pstchip.dat 
   Finished reading d:/projects/projectscience/electronics/projectid_dosti_stlink/pcb/pstchip.dat (00:00:00.03)
Starting to read d:/projects/projectscience/electronics/projectid_dosti_stlink/pcb/pstxprt.dat 
   Finished reading d:/projects/projectscience/electronics/projectid_dosti_stlink/pcb/pstxprt.dat (00:00:00.00)
Starting to read d:/projects/projectscience/electronics/projectid_dosti_stlink/pcb/pstxnet.dat 
   Finished reading d:/projects/projectscience/electronics/projectid_dosti_stlink/pcb/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_23.1/share/orApps/OrCaptureApp/../../../share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_23.1/share/orApps/OrCaptureApp/../../../share/local/pcb/symbols 
           C:/Cadence/SPB_23.1/share/orApps/OrCaptureApp/../../../share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_23.1/share/orApps/OrCaptureApp/../../../share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_23.1/share/orApps/OrCaptureApp/../../../share/local/pcb/padstacks 
           C:/Cadence/SPB_23.1/share/orApps/OrCaptureApp/../../../share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_23.1/share/orApps/OrCaptureApp/../../../share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Jun 13 11:04:23 2024
   DESIGN NAME : 'STLINK'
   PACKAGING ON Apr 17 2024 22:27:39

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:34
elapsed time  0:00:00

