$date
	Sun Oct 23 01:23:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#218773
b11010 !
1"
#218774
b11010 &
b11010 %
1$
#218775
0"
#218778
b1101 &
b1101 %
#218782
b101000 &
b101000 %
#218786
b10100 &
b10100 %
#218790
b1010 &
b1010 %
#218794
b101 &
b101 %
#218798
b10000 &
b10000 %
#218802
b1000 &
b1000 %
#218806
b100 &
b100 %
#218810
b10 &
b10 %
#218814
b1 &
1#
b1 %
#218818
b0 &
b0 %
0#
0$
#1271029
b1 !
1"
#1271030
b1 &
b1 %
1$
#1271031
0"
#1271034
1#
#1271038
b0 &
0#
b0 %
0$
#2198588
b10 !
1"
#2198590
b10 &
b10 %
1$
#2198591
0"
#2198594
b1 &
b1 %
1#
#2198598
b0 &
0#
b0 %
0$
#4500012
