ARM GAS  /tmp/ccHdySgy.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCCEx_GetSAIxPeriphCLKFreq,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	RCCEx_GetSAIxPeriphCLKFreq:
  25              	.LFB152:
  26              		.file 1 "../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"
   1:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
   2:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @file    stm32l4xx_hal_rcc_ex.c
   4:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  12:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  13:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @attention
  14:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  15:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  16:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  17:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  18:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * are permitted provided that the following conditions are met:
  19:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  20:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer.
  21:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer in the documentation
  23:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      and/or other materials provided with the distribution.
  24:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  25:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      may be used to endorse or promote products derived from this software
  26:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      without specific prior written permission.
  27:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  28:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  29:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  30:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  31:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  32:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /tmp/ccHdySgy.s 			page 2


  33:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  34:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  36:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  37:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  38:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  39:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  40:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  41:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  42:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  43:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #include "stm32l4xx_hal.h"
  44:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  45:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  46:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  47:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  48:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  49:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  50:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  51:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  52:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  53:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  54:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  55:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  56:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  57:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  58:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  59:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  60:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  61:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  62:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI2_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  63:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE         2U    /* 2 ms (minimum Tick + 1) */
  64:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  65:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  66:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  67:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  68:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  69:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()
  70:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT            GPIOA
  71:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_PIN                  GPIO_PIN_2
  72:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  73:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  74:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  75:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  76:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  77:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  78:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  79:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  80:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  81:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  82:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
  83:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  84:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider);
  85:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  86:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
  87:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  88:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
  89:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 3


  90:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider);
  91:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  92:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
  93:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  94:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
  95:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  96:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency);
  97:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  98:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
  99:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
 101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
 104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
 106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
 110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
 111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
 112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
 113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
 115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     frequencies.
 119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
 124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
 126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
ARM GAS  /tmp/ccHdySgy.s 			page 4


 147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
 161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
 172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
 201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
 202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
 203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
ARM GAS  /tmp/ccHdySgy.s 			page 5


 204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
 205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
 211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister, tickstart;     /* no init needed */
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
 222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
 230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
 242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
 260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
ARM GAS  /tmp/ccHdySgy.s 			page 6


 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
 282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI2 clock source configuration ---------------------*/
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2ClockSelection)
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
 300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) 
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
 314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 7


 318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection
 372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
ARM GAS  /tmp/ccHdySgy.s 			page 8


 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccHdySgy.s 			page 9


 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
ARM GAS  /tmp/ccHdySgy.s 			page 10


 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
 544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C4 clock source configuration ---------------------*/
ARM GAS  /tmp/ccHdySgy.s 			page 11


 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C4 clock source */
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(ret != HAL_OK)
 579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* set overall return value */
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = ret;
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
 591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SDMMC1 clock source configuration -------------------*/
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccHdySgy.s 			page 12


 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_SDMMCSEL)
 604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLLSAI3CLK output */
 607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
ARM GAS  /tmp/ccHdySgy.s 			page 13


 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) 
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
 701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
 703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SWPMI1 clock source configuration -------------------*/
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 clock source */
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
ARM GAS  /tmp/ccHdySgy.s 			page 14


 717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 clock source configuration -------------------*/
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 audio clock source configuration -------------*/
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUD
 731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface audio clock source */
 736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
 742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
 744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LTDC clock source configuration --------------------*/
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
 752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
 758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the LTDC clock source */
 770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
ARM GAS  /tmp/ccHdySgy.s 			page 15


 774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret != HAL_OK)
 777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
 784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
 786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DSI clock source configuration ---------------------*/
 788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));
 792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DSI clock source */
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) 
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
 810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- OctoSPIx clock source configuration ----------------*/
 814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));
 818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the OctoSPI clock source */
 820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
 830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 16


 831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART,
 839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
 840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L412xx) || defined(STM32L422xx)
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 |             
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    |             
 852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L431xx)
 855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L432xx) || defined(STM32L442xx)
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 |             
 865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   |             
 866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L433xx) || defined(STM32L443xx)
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L451xx)
 879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L452xx) || defined(STM32L462xx)
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 17


 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L471xx)
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L496xx) || defined(STM32L4A6xx)
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R5xx) || defined(STM32L4S5xx)
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R7xx) || defined(STM32L4S7xx)
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R9xx) || defined(STM32L4S9xx)
 935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L431xx */
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
ARM GAS  /tmp/ccHdySgy.s 			page 18


 945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_
 949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PL
 951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_P
 953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLL
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_P
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_P
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_P
 958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/
 964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PL
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLL
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_P
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_P
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PL
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
ARM GAS  /tmp/ccHdySgy.s 			page 19


1002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the I2C2 clock source ----------------------------------------------*/
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
1009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
1013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
1015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C4 clock source -----------------------------------------------*/
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
1017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
1021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
1028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI2 clock source -----------------------------------------------*/
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
1033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
1034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
1041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock source ---------------------------------------------*/
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
1046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
1052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
ARM GAS  /tmp/ccHdySgy.s 			page 20


1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
1064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 audio clock source ---------------------------------------*/
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1AudioClockSelection  = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LTDC clock source -----------------------------------------------*/
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->LtdcClockSelection = __HAL_RCC_GET_LTDC_SOURCE();
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
1075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection = __HAL_RCC_GET_DSI_SOURCE();
1079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the OctoSPIclock source --------------------------------------------*/
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
1084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLLSAIs
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
ARM GAS  /tmp/ccHdySgy.s 			page 21


1116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
1117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
1119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
1130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
1140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
1158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
1161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
1162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
1164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
1172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
ARM GAS  /tmp/ccHdySgy.s 			page 22


1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp;  /* no init needed */
1174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
1180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
1183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(srcclk)
1185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSE:
1187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSE is ready */
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSI is ready */
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
1198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if HSE is ready */
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
1203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSE_VALUE / 32U;
1205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(pll_oscsource)
1219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:   /* MSI ? */
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /*MSI frequency range in HZ*/
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccHdySgy.s 			page 23


1230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:   /* HSI ? */
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSI_VALUE;
1235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:   /* HSE ? */
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSE_VALUE;
1245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No source */
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = 0U;
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClk)
1258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI2:
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
1282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && !defined(RCC_CCIPR2_SDMMCSEL)
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 24


1287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && !RCC_CCIPR2_SDMMCSEL */
1288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
1310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) / PLLSAI1M */
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLS
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1Q */
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q)
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
1335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
1342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
ARM GAS  /tmp/ccHdySgy.s 			page 25


1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) / PLLM */
1360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
1376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else  /* 48MHz from PLL "Q" or MSI or PLLSAI1Q or HSI48 */
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL "Q" ? */
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
1400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
ARM GAS  /tmp/ccHdySgy.s 			page 26


1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) / PLLSAI1M */
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLS
1412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1Q */
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q)
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && RCC_CCIPR2_SDMMCSEL */
1432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
1437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_PCLK2:
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccHdySgy.s 			page 27


1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_PCLK1:
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART3 source */
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART3_SOURCE();
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_PCLK1:
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
ARM GAS  /tmp/ccHdySgy.s 			page 28


1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
1539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART4 source */
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART4_SOURCE();
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_PCLK1:
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
ARM GAS  /tmp/ccHdySgy.s 			page 29


1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
1576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART5 source */
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART5_SOURCE();
1579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_PCLK1:
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
1609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
1611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
1614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_PCLK1:
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccHdySgy.s 			page 30


1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
1644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
1646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_SYSCLK:
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI1:
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1 Source) / PLLSAI1M */
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) / PLLM */
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
1663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1R */
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
1671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI2:
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
1673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
1676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2 Source) / PLLSAI2M */
1677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI
1678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) / PLLM */
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
1681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2R */
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >
1685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccHdySgy.s 			page 31


1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
1688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1:
1699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 source */
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
1702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1AUDIO:
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 audio source */
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_SAI1:
1725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_MSI:
1728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_HSI:
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccHdySgy.s 			page 32


1743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_PCLK1:
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C2 source */
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_PCLK1:
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
1792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
1795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccHdySgy.s 			page 33


1800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
1811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C3 source */
1813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_PCLK1:
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
1821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
1838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C4:
1840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C4 source */
1842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C4_SOURCE();
1843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_PCLK1:
1847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccHdySgy.s 			page 34


1857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
1869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
1871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_PCLK1:
1876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
1879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSI_VALUE;
1882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
1885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
1891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM2:
1905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_PCLK1:
1912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccHdySgy.s 			page 35


1914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSI_VALUE;
1918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
1921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SWPMI1:
1943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current SWPMI1 source */
1945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_PCLK1:
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
1953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_OSPI:
ARM GAS  /tmp/ccHdySgy.s 			page 36


1971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current OctoSPI clock source */
1973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_OSPI_SOURCE();
1974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_SYSCLK:
1978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_MSI:
1981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_PLL:
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
1995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
1997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
2001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
2002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
2009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return(frequency);
2016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
2023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
2024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
ARM GAS  /tmp/ccHdySgy.s 			page 37


2028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
2031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS,
2032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
2033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
2035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
2042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
2043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PLLSAI1Init->PLLSAI1Source));
2052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PLLSAI1Init->PLLSAI1M));
2053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N));
2054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P));
2055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q));
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R));
2057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
2058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
2061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
2066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
2076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors M, P, Q and R */
2080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1M, PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, P
2081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
2084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, P
ARM GAS  /tmp/ccHdySgy.s 			page 38


2085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
2086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
2088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
2091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
2094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
2096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
2097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
2101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
2111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
2120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
2125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
2126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */
2135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U)
2140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
ARM GAS  /tmp/ccHdySgy.s 			page 39


2142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
2145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
2147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
2154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI2.
2159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI2Init  pointer to an RCC_PLLSAI2InitTypeDef structure that
2160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI2
2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef  *PLLSAI2Init)
2164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
2169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PLLSAI2Init->PLLSAI2Source));
2170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PLLSAI2Init->PLLSAI2M));
2171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N));
2172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P));
2173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2Q_VALUE(PLLSAI2Init->PLLSAI2Q));
2175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
2176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R));
2177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut));
2178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
2181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready to be updated */
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
2187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
2189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
2196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
ARM GAS  /tmp/ccHdySgy.s 			page 40


2199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P, Q and R */
2200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
2202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P and R */
2204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P, Q and R */
2208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, P
2209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P and R */
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
2213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Clock output(s) */
2215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
2216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
2218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
2219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
2222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
2225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
2229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLISAI2.
2239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void)
2242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
2248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
2253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
2254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
ARM GAS  /tmp/ccHdySgy.s 			page 41


2256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 Clock outputs */
2263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2QEN|RCC_PLLSAI2
2265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
2267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U)
2271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
2273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
2282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock
2283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
2285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
2286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
2287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         enabled.
2288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
2291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
2295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the MSI range after standby mode.
2299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz
2300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  MSIRange  MSI range
2301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_4  Range 4 around 1 MHz
2303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_5  Range 5 around 2 MHz
2304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_6  Range 6 around 4 MHz (reset value)
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_7  Range 7 around 8 MHz
2306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
2309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
2311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
ARM GAS  /tmp/ccHdySgy.s 			page 42


2313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
2317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
2318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
2319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
2320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
2329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
2330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
2333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
2338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
2342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
2343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
2346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
2351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
2352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
2355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
2360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
2366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
2369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 43


2370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
2377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
2383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
2388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
2389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
2390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
2391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
2392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
2397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
2398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
2399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
2407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
2409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
2411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
2415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
2417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
2418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
2420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
2422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
2423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
2426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 44


2427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
2428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
2430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
2432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
2434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
2439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
2444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
2445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
2448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
2451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
2453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
2455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
2456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
2457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
2463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
2465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
2466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
2468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
2475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
2476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
2477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
2480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
2482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 45


2484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
2486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
2487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(CRS)
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
2501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
2506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
2509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
2519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         directly reload value with target and sychronization frequencies values
2520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
2523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         application if synchronization is OK
2534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
2536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
ARM GAS  /tmp/ccHdySgy.s 			page 46


2541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
2547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
2551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value;  /* no init needed */
2572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
2578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
2580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
2585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
2588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
2593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
2595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
2596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
ARM GAS  /tmp/ccHdySgy.s 			page 47


2598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the TRIM[6:0] bits for STM32L412xx/L422xx or TRIM[5:0] bits otherwise
2599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      according to RCC_CRS_HSI48CalibrationValue value */
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
2601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
2605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
2606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
2615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
2619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
2620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
2625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
2626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the reload value */
2628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
2629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
2632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
2638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
2643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *        frequency.
2645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
2650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** */
ARM GAS  /tmp/ccHdySgy.s 			page 48


2655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
2658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get timeout */
2661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
2664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   do
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
2669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
2671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
2675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
2678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
2681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
2685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
2688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
2691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
2695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
2698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
2701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
2705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
2708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
2711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccHdySgy.s 			page 49


2712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
2714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
2715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
2718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
2721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
2725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
2728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
2730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return crsstatus;
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
2741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
2744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
2747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
2750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
2753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
2759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
2762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
2765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccHdySgy.s 			page 50


2769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
2771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
2776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
2778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
2780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
2782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
2784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
2786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
2788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
2792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* user error callback */
2794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
2795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
ARM GAS  /tmp/ccHdySgy.s 			page 51


2826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
2835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
2838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
2842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   UNUSED(Error);
2845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* CRS */
2856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
2862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI1 and enable PLLSAI1 output cloc
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
2870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI1 output cl
2871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
2874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
ARM GAS  /tmp/ccHdySgy.s 			page 52


2883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
2884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
2885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
2886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
2888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI1 clock source and divider M can be applied */
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
2891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
2893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
2896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
2899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
2901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
2903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI1 clock source availability */
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai1->PLLSAI1Source)
2909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
2911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
2914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
2924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
2926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
2928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
2933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
2937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source */
ARM GAS  /tmp/ccHdySgy.s 			page 53


2940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
2941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source and divider M */
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (Pll
2944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
2949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI1 */
2951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DISABLE();
2952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
2955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready to be updated */
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
2958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
2962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
2967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
2969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
2971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
2974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
2975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV | RCC_PLLSAI1CFGR_PLLSAI1
2977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | RCC_PLLSAI1CFGR_PLLSAI1M,
2983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) |
2985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
2987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
2990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
2993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
2995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
ARM GAS  /tmp/ccHdySgy.s 			page 54


2997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P,
2998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
3000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
3001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
3005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
3007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
3009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1M,
3011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
3013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,
3018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
3020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
3025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
3027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1M,
3029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
3031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
3036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
3038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
3042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1_ENABLE();
3043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
3046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI1 is ready */
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
3049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
3051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
3053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccHdySgy.s 			page 55


3054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
3058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Clock output(s) */
3060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
3061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
3067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
3069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
3073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI2 and enable PLLSAI2 output cloc
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
3075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI2 output cl
3076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
3079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
3081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
3082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
3084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
3086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
3088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
3089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
3090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
3091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
3092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
3093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI2 clock source and divider M can be applied */
3095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
3096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
3098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
3099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
3101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
3104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
3106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
3108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
ARM GAS  /tmp/ccHdySgy.s 			page 56


3111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI2 clock source availability */
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai2->PLLSAI2Source)
3114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
3117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
3119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
3122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
3123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
3125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
3131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
3133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
3138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
3142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source */
3145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
3146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source and divider M */
3148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (Pll
3149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
3154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
3157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
3160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready to be updated */
3162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
3163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
3165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
3167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
ARM GAS  /tmp/ccHdySgy.s 			page 57


3168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
3172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
3174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
3176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
3179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV | RCC_PLLSAI2CFGR_PLLSAI2
3182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos) |
3184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | RCC_PLLSAI2CFGR_PLLSAI2M,
3188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) |
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
3195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
3198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
3200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P,
3203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos));
3205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
3210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
3211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
3213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
3215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2M,
3217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) |
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor Q and Multiplication factor N*/
3222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q,
3224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
ARM GAS  /tmp/ccHdySgy.s 			page 58


3225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos));
3226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
3232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
3234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2M,
3236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
3238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
3241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
3243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
3245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
3249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2_ENABLE();
3250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
3253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI2 is ready */
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
3256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
3258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
3260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
3261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
3265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Clock output(s) */
3267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
3273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
3274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
3278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
3280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
  27              		.loc 1 3280 0
ARM GAS  /tmp/ccHdySgy.s 			page 59


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
3282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln;    /* no init needed */
3284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_SUPPORT)
3285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp = 0U;
3286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLP_SUPPORT */
3287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Handle SAIs */
3289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_SAI1)
  33              		.loc 1 3289 0
  34 0000 B0F5006F 		cmp	r0, #2048
  35 0004 2ED0     		beq	.L18
3290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SAI1_SOURCE();
3292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PIN)
3293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = EXTERNAL_SAI1_CLOCK_VALUE;
3295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Else, PLL clock output to check below */
3297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClk == RCC_PERIPHCLK_SAI2)
  36              		.loc 1 3301 0
  37 0006 B0F5805F 		cmp	r0, #4096
  38 000a 35D0     		beq	.L19
3282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln;    /* no init needed */
  39              		.loc 1 3282 0
  40 000c 0023     		movs	r3, #0
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
  41              		.loc 1 3281 0
  42 000e 1846     		mov	r0, r3
  43              	.LVL1:
  44              	.L3:
3302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SAI2_SOURCE();
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI2CLKSOURCE_PIN)
3305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = EXTERNAL_SAI2_CLOCK_VALUE;
3307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Else, PLL clock output to check below */
3309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(frequency == 0U)
  45              		.loc 1 3313 0
  46 0010 0028     		cmp	r0, #0
  47 0012 66D1     		bne	.L1
  48              	.LVL2:
3314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/ccHdySgy.s 			page 60


3315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pllvco = InputFrequency;
3316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
  49              		.loc 1 3318 0
  50 0014 B3F5000F 		cmp	r3, #8388608
  51 0018 3CD0     		beq	.L5
  52              		.loc 1 3318 0 is_stmt 0 discriminator 1
  53 001a B3F1007F 		cmp	r3, #33554432
  54 001e 39D0     		beq	.L5
3319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
3321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
3326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
3332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
  55              		.loc 1 3343 0 is_stmt 1
  56 0020 002B     		cmp	r3, #0
  57 0022 58D1     		bne	.L8
3344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
  58              		.loc 1 3345 0
  59 0024 03F18043 		add	r3, r3, #1073741824
  60              	.LVL3:
  61 0028 03F50433 		add	r3, r3, #135168
  62              	.LVL4:
  63 002c 1B69     		ldr	r3, [r3, #16]
  64              	.LVL5:
  65 002e 13F4803F 		tst	r3, #65536
  66 0032 56D0     		beq	.L1
3346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
ARM GAS  /tmp/ccHdySgy.s 			page 61


  67              		.loc 1 3353 0
  68 0034 3B4B     		ldr	r3, .L22
  69 0036 D868     		ldr	r0, [r3, #12]
  70              	.LVL6:
  71 0038 C0F30210 		ubfx	r0, r0, #4, #3
  72 003c 0130     		adds	r0, r0, #1
  73 003e B1FBF0F1 		udiv	r1, r1, r0
  74              	.LVL7:
3354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
  75              		.loc 1 3356 0
  76 0042 1869     		ldr	r0, [r3, #16]
  77 0044 C0F30620 		ubfx	r0, r0, #8, #7
  78              	.LVL8:
3357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
  79              		.loc 1 3358 0
  80 0048 1B69     		ldr	r3, [r3, #16]
  81              	.LVL9:
3359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
  82              		.loc 1 3360 0
  83 004a DB0E     		lsrs	r3, r3, #27
  84              	.LVL10:
  85 004c 05D1     		bne	.L9
3361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
  86              		.loc 1 3362 0
  87 004e 354B     		ldr	r3, .L22
  88              	.LVL11:
  89 0050 1B69     		ldr	r3, [r3, #16]
  90 0052 13F4003F 		tst	r3, #131072
  91 0056 3CD1     		bne	.L20
3363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
  92              		.loc 1 3368 0
  93 0058 0723     		movs	r3, #7
  94              	.L9:
  95              	.LVL12:
3369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
  96              		.loc 1 3371 0
  97 005a 00FB01F0 		mul	r0, r0, r1
  98              	.LVL13:
  99 005e B0FBF3F0 		udiv	r0, r0, r3
 100              	.LVL14:
 101 0062 7047     		bx	lr
 102              	.LVL15:
 103              	.L18:
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 104              		.loc 1 3291 0
ARM GAS  /tmp/ccHdySgy.s 			page 62


 105 0064 2F4B     		ldr	r3, .L22
 106 0066 D3F88830 		ldr	r3, [r3, #136]
 107 006a 03F44003 		and	r3, r3, #12582912
 108              	.LVL16:
3292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 109              		.loc 1 3292 0
 110 006e B3F5400F 		cmp	r3, #12582912
 111 0072 0BD0     		beq	.L12
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 112              		.loc 1 3281 0
 113 0074 0020     		movs	r0, #0
 114              	.LVL17:
 115 0076 CBE7     		b	.L3
 116              	.LVL18:
 117              	.L19:
3303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 118              		.loc 1 3303 0
 119 0078 2A4B     		ldr	r3, .L22
 120 007a D3F88830 		ldr	r3, [r3, #136]
 121 007e 03F04073 		and	r3, r3, #50331648
 122              	.LVL19:
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 123              		.loc 1 3304 0
 124 0082 B3F1407F 		cmp	r3, #50331648
 125 0086 03D0     		beq	.L14
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 126              		.loc 1 3281 0
 127 0088 0020     		movs	r0, #0
 128              	.LVL20:
 129 008a C1E7     		b	.L3
 130              	.LVL21:
 131              	.L12:
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 132              		.loc 1 3294 0
 133 008c 2648     		ldr	r0, .L22+4
 134              	.LVL22:
 135 008e BFE7     		b	.L3
 136              	.LVL23:
 137              	.L14:
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 138              		.loc 1 3306 0
 139 0090 2548     		ldr	r0, .L22+4
 140              	.LVL24:
 141 0092 BDE7     		b	.L3
 142              	.LVL25:
 143              	.L5:
3320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 144              		.loc 1 3320 0
 145 0094 234B     		ldr	r3, .L22
 146              	.LVL26:
 147 0096 DB68     		ldr	r3, [r3, #12]
 148 0098 13F4803F 		tst	r3, #65536
 149 009c 21D0     		beq	.L1
3323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
 150              		.loc 1 3323 0
 151 009e 214B     		ldr	r3, .L22
 152 00a0 D868     		ldr	r0, [r3, #12]
ARM GAS  /tmp/ccHdySgy.s 			page 63


 153              	.LVL27:
 154 00a2 C0F30210 		ubfx	r0, r0, #4, #3
 155 00a6 0130     		adds	r0, r0, #1
 156 00a8 B1FBF0F1 		udiv	r1, r1, r0
 157              	.LVL28:
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 158              		.loc 1 3325 0
 159 00ac D868     		ldr	r0, [r3, #12]
 160 00ae C0F30620 		ubfx	r0, r0, #8, #7
 161              	.LVL29:
3327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 162              		.loc 1 3327 0
 163 00b2 DB68     		ldr	r3, [r3, #12]
 164              	.LVL30:
3329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 165              		.loc 1 3329 0
 166 00b4 DB0E     		lsrs	r3, r3, #27
 167              	.LVL31:
 168 00b6 05D1     		bne	.L7
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 169              		.loc 1 3331 0
 170 00b8 1A4B     		ldr	r3, .L22
 171              	.LVL32:
 172 00ba DB68     		ldr	r3, [r3, #12]
 173 00bc 13F4003F 		tst	r3, #131072
 174 00c0 05D1     		bne	.L21
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 175              		.loc 1 3337 0
 176 00c2 0723     		movs	r3, #7
 177              	.L7:
 178              	.LVL33:
3340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 179              		.loc 1 3340 0
 180 00c4 00FB01F0 		mul	r0, r0, r1
 181              	.LVL34:
 182 00c8 B0FBF3F0 		udiv	r0, r0, r3
 183              	.LVL35:
 184 00cc 7047     		bx	lr
 185              	.LVL36:
 186              	.L21:
3333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 187              		.loc 1 3333 0
 188 00ce 1123     		movs	r3, #17
 189 00d0 F8E7     		b	.L7
 190              	.L20:
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 191              		.loc 1 3364 0
 192 00d2 1123     		movs	r3, #17
 193 00d4 C1E7     		b	.L9
 194              	.LVL37:
 195              	.L8:
3372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
3375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
3376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
ARM GAS  /tmp/ccHdySgy.s 			page 64


3378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
3383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PLL)
3386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK) != 0U)
3388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */
3392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
3393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
3399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1)
3420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
3422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
3433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
ARM GAS  /tmp/ccHdySgy.s 			page 65


3435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
3439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 196              		.loc 1 3463 0
 197 00d6 B3F5800F 		cmp	r3, #4194304
 198 00da 03D0     		beq	.L10
 199              		.loc 1 3463 0 is_stmt 0 discriminator 1
 200 00dc B3F1807F 		cmp	r3, #16777216
 201 00e0 00D0     		beq	.L10
 202              	.LVL38:
 203              	.L1:
3464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
3466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
3469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2 Source) / PLLSAI2M */
3470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFG
3471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
3476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos
3477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PD
3479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
3483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccHdySgy.s 			page 66


3484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
3498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
3500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return frequency;
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 204              		.loc 1 3505 0 is_stmt 1
 205 00e2 7047     		bx	lr
 206              	.LVL39:
 207              	.L10:
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 208              		.loc 1 3465 0
 209 00e4 0F4B     		ldr	r3, .L22
 210              	.LVL40:
 211 00e6 5B69     		ldr	r3, [r3, #20]
 212 00e8 13F4803F 		tst	r3, #65536
 213 00ec F9D0     		beq	.L1
3473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 214              		.loc 1 3473 0
 215 00ee 0D4B     		ldr	r3, .L22
 216 00f0 D868     		ldr	r0, [r3, #12]
 217              	.LVL41:
 218 00f2 C0F30210 		ubfx	r0, r0, #4, #3
 219 00f6 0130     		adds	r0, r0, #1
 220 00f8 B1FBF0F1 		udiv	r1, r1, r0
 221              	.LVL42:
3476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
 222              		.loc 1 3476 0
 223 00fc 5869     		ldr	r0, [r3, #20]
 224 00fe C0F30620 		ubfx	r0, r0, #8, #7
 225              	.LVL43:
3478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 226              		.loc 1 3478 0
 227 0102 5B69     		ldr	r3, [r3, #20]
 228              	.LVL44:
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 229              		.loc 1 3480 0
 230 0104 DB0E     		lsrs	r3, r3, #27
 231              	.LVL45:
 232 0106 05D1     		bne	.L11
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccHdySgy.s 			page 67


 233              		.loc 1 3482 0
 234 0108 064B     		ldr	r3, .L22
 235              	.LVL46:
 236 010a 5B69     		ldr	r3, [r3, #20]
 237 010c 13F4003F 		tst	r3, #131072
 238 0110 05D0     		beq	.L17
3484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 239              		.loc 1 3484 0
 240 0112 1123     		movs	r3, #17
 241              	.L11:
 242              	.LVL47:
3491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 243              		.loc 1 3491 0
 244 0114 00FB01F0 		mul	r0, r0, r1
 245              	.LVL48:
 246 0118 B0FBF3F0 		udiv	r0, r0, r3
 247              	.LVL49:
3504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 248              		.loc 1 3504 0
 249 011c E1E7     		b	.L1
 250              	.LVL50:
 251              	.L17:
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 252              		.loc 1 3488 0
 253 011e 0723     		movs	r3, #7
 254 0120 F8E7     		b	.L11
 255              	.L23:
 256 0122 00BF     		.align	2
 257              	.L22:
 258 0124 00100240 		.word	1073876992
 259 0128 68FF1F00 		.word	2097000
 260              		.cfi_endproc
 261              	.LFE152:
 263              		.section	.text.RCCEx_PLLSAI1_Config,"ax",%progbits
 264              		.align	1
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu fpv4-sp-d16
 270              	RCCEx_PLLSAI1_Config:
 271              	.LFB150:
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 272              		.loc 1 2878 0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              	.LVL51:
 277 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 278              	.LCFI0:
 279              		.cfi_def_cfa_offset 24
 280              		.cfi_offset 3, -24
 281              		.cfi_offset 4, -20
 282              		.cfi_offset 5, -16
 283              		.cfi_offset 6, -12
 284              		.cfi_offset 7, -8
 285              		.cfi_offset 14, -4
 286              	.LVL52:
ARM GAS  /tmp/ccHdySgy.s 			page 68


2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 287              		.loc 1 2890 0
 288 0002 5D4B     		ldr	r3, .L58
 289 0004 DB68     		ldr	r3, [r3, #12]
 290 0006 13F0030F 		tst	r3, #3
 291 000a 19D0     		beq	.L25
2893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 292              		.loc 1 2893 0
 293 000c 5A4B     		ldr	r3, .L58
 294 000e DB68     		ldr	r3, [r3, #12]
 295 0010 03F00303 		and	r3, r3, #3
 296 0014 0268     		ldr	r2, [r0]
 297 0016 9342     		cmp	r3, r2
 298 0018 04D0     		beq	.L53
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 299              		.loc 1 2902 0
 300 001a 0124     		movs	r4, #1
 301              	.LVL53:
 302              	.L26:
2948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 303              		.loc 1 2948 0
 304 001c 002C     		cmp	r4, #0
 305 001e 48D0     		beq	.L54
 306              	.LVL54:
 307              	.L31:
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 308              		.loc 1 3066 0
 309 0020 2046     		mov	r0, r4
 310 0022 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 311              	.LVL55:
 312              	.L53:
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 313              		.loc 1 2894 0
 314 0024 002A     		cmp	r2, #0
 315 0026 42D0     		beq	.L42
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 316              		.loc 1 2898 0
 317 0028 534B     		ldr	r3, .L58
 318 002a DB68     		ldr	r3, [r3, #12]
 319 002c C3F30213 		ubfx	r3, r3, #4, #3
 320 0030 0133     		adds	r3, r3, #1
 321 0032 4268     		ldr	r2, [r0, #4]
2897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
 322              		.loc 1 2897 0
 323 0034 9342     		cmp	r3, r2
 324 0036 01D0     		beq	.L55
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 325              		.loc 1 2902 0
 326 0038 0124     		movs	r4, #1
 327 003a EFE7     		b	.L26
 328              	.L55:
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 329              		.loc 1 2880 0
 330 003c 0024     		movs	r4, #0
 331 003e EDE7     		b	.L26
 332              	.L25:
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccHdySgy.s 			page 69


 333              		.loc 1 2908 0
 334 0040 0368     		ldr	r3, [r0]
 335 0042 022B     		cmp	r3, #2
 336 0044 18D0     		beq	.L28
 337 0046 032B     		cmp	r3, #3
 338 0048 1DD0     		beq	.L29
 339 004a 012B     		cmp	r3, #1
 340 004c 0DD0     		beq	.L56
2932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 341              		.loc 1 2932 0
 342 004e 0124     		movs	r4, #1
 343              	.L27:
 344              	.LVL56:
2936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 345              		.loc 1 2936 0
 346 0050 002C     		cmp	r4, #0
 347 0052 E3D1     		bne	.L26
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 348              		.loc 1 2943 0
 349 0054 484E     		ldr	r6, .L58
 350 0056 F268     		ldr	r2, [r6, #12]
 351 0058 22F07302 		bic	r2, r2, #115
 352 005c 4568     		ldr	r5, [r0, #4]
 353 005e 013D     		subs	r5, r5, #1
 354 0060 43EA0513 		orr	r3, r3, r5, lsl #4
 355 0064 1343     		orrs	r3, r3, r2
 356 0066 F360     		str	r3, [r6, #12]
 357 0068 D8E7     		b	.L26
 358              	.LVL57:
 359              	.L56:
2911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 360              		.loc 1 2911 0
 361 006a 434A     		ldr	r2, .L58
 362 006c 1268     		ldr	r2, [r2]
 363 006e 12F0020F 		tst	r2, #2
 364 0072 14D0     		beq	.L45
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 365              		.loc 1 2880 0
 366 0074 0024     		movs	r4, #0
 367 0076 EBE7     		b	.L27
 368              	.L28:
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 369              		.loc 1 2917 0
 370 0078 3F4A     		ldr	r2, .L58
 371 007a 1268     		ldr	r2, [r2]
 372 007c 12F4806F 		tst	r2, #1024
 373 0080 0FD0     		beq	.L46
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 374              		.loc 1 2880 0
 375 0082 0024     		movs	r4, #0
 376 0084 E4E7     		b	.L27
 377              	.L29:
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 378              		.loc 1 2923 0
 379 0086 3C4A     		ldr	r2, .L58
 380 0088 1268     		ldr	r2, [r2]
 381 008a 12F4003F 		tst	r2, #131072
ARM GAS  /tmp/ccHdySgy.s 			page 70


 382 008e 0AD1     		bne	.L47
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 383              		.loc 1 2925 0
 384 0090 394A     		ldr	r2, .L58
 385 0092 1268     		ldr	r2, [r2]
 386 0094 12F4802F 		tst	r2, #262144
 387 0098 07D0     		beq	.L48
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 388              		.loc 1 2880 0
 389 009a 0024     		movs	r4, #0
 390 009c D8E7     		b	.L27
 391              	.L45:
2913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 392              		.loc 1 2913 0
 393 009e 0124     		movs	r4, #1
 394 00a0 D6E7     		b	.L27
 395              	.L46:
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 396              		.loc 1 2919 0
 397 00a2 0124     		movs	r4, #1
 398 00a4 D4E7     		b	.L27
 399              	.L47:
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 400              		.loc 1 2880 0
 401 00a6 0024     		movs	r4, #0
 402 00a8 D2E7     		b	.L27
 403              	.L48:
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 404              		.loc 1 2927 0
 405 00aa 0124     		movs	r4, #1
 406 00ac D0E7     		b	.L27
 407              	.L42:
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 408              		.loc 1 2902 0
 409 00ae 0124     		movs	r4, #1
 410 00b0 B4E7     		b	.L26
 411              	.LVL58:
 412              	.L54:
 413 00b2 0F46     		mov	r7, r1
 414 00b4 0546     		mov	r5, r0
2951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 415              		.loc 1 2951 0
 416 00b6 304A     		ldr	r2, .L58
 417 00b8 1368     		ldr	r3, [r2]
 418 00ba 23F08063 		bic	r3, r3, #67108864
 419 00be 1360     		str	r3, [r2]
2954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 420              		.loc 1 2954 0
 421 00c0 FFF7FEFF 		bl	HAL_GetTick
 422              	.LVL59:
 423 00c4 0646     		mov	r6, r0
 424              	.LVL60:
 425              	.L32:
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 426              		.loc 1 2957 0
 427 00c6 2C4B     		ldr	r3, .L58
 428 00c8 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccHdySgy.s 			page 71


 429 00ca 13F0006F 		tst	r3, #134217728
 430 00ce 05D0     		beq	.L33
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 431              		.loc 1 2959 0
 432 00d0 FFF7FEFF 		bl	HAL_GetTick
 433              	.LVL61:
 434 00d4 801B     		subs	r0, r0, r6
 435 00d6 0228     		cmp	r0, #2
 436 00d8 F5D9     		bls	.L32
2961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 437              		.loc 1 2961 0
 438 00da 0324     		movs	r4, #3
 439              	.LVL62:
 440              	.L33:
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 441              		.loc 1 2966 0
 442 00dc 002C     		cmp	r4, #0
 443 00de 9FD1     		bne	.L31
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 444              		.loc 1 2968 0
 445 00e0 47BB     		cbnz	r7, .L35
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
 446              		.loc 1 2991 0
 447 00e2 2549     		ldr	r1, .L58
 448 00e4 0B69     		ldr	r3, [r1, #16]
 449 00e6 23F07843 		bic	r3, r3, #-134217728
 450 00ea 23F4FE43 		bic	r3, r3, #32512
 451 00ee A868     		ldr	r0, [r5, #8]
 452 00f0 EA68     		ldr	r2, [r5, #12]
 453 00f2 D206     		lsls	r2, r2, #27
 454 00f4 42EA0022 		orr	r2, r2, r0, lsl #8
 455 00f8 1343     		orrs	r3, r3, r2
 456 00fa 0B61     		str	r3, [r1, #16]
 457              	.L36:
3042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 458              		.loc 1 3042 0
 459 00fc 1E4A     		ldr	r2, .L58
 460 00fe 1368     		ldr	r3, [r2]
 461 0100 43F08063 		orr	r3, r3, #67108864
 462 0104 1360     		str	r3, [r2]
3045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 463              		.loc 1 3045 0
 464 0106 FFF7FEFF 		bl	HAL_GetTick
 465              	.LVL63:
 466 010a 0646     		mov	r6, r0
 467              	.LVL64:
 468              	.L38:
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 469              		.loc 1 3048 0
 470 010c 1A4B     		ldr	r3, .L58
 471 010e 1B68     		ldr	r3, [r3]
 472 0110 13F0006F 		tst	r3, #134217728
 473 0114 05D1     		bne	.L39
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 474              		.loc 1 3050 0
 475 0116 FFF7FEFF 		bl	HAL_GetTick
 476              	.LVL65:
ARM GAS  /tmp/ccHdySgy.s 			page 72


 477 011a 801B     		subs	r0, r0, r6
 478 011c 0228     		cmp	r0, #2
 479 011e F5D9     		bls	.L38
3052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 480              		.loc 1 3052 0
 481 0120 0324     		movs	r4, #3
 482              	.LVL66:
 483              	.L39:
3057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 484              		.loc 1 3057 0
 485 0122 002C     		cmp	r4, #0
 486 0124 7FF47CAF 		bne	.L31
3060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 487              		.loc 1 3060 0
 488 0128 134A     		ldr	r2, .L58
 489 012a 1369     		ldr	r3, [r2, #16]
 490 012c A969     		ldr	r1, [r5, #24]
 491 012e 0B43     		orrs	r3, r3, r1
 492 0130 1361     		str	r3, [r2, #16]
 493 0132 75E7     		b	.L31
 494              	.L35:
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 495              		.loc 1 3004 0
 496 0134 012F     		cmp	r7, #1
 497 0136 0FD0     		beq	.L57
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
 498              		.loc 1 3034 0
 499 0138 0F48     		ldr	r0, .L58
 500 013a 0269     		ldr	r2, [r0, #16]
 501 013c 22F0C062 		bic	r2, r2, #100663296
 502 0140 22F4FE42 		bic	r2, r2, #32512
 503 0144 A968     		ldr	r1, [r5, #8]
 504 0146 6B69     		ldr	r3, [r5, #20]
 505 0148 5B08     		lsrs	r3, r3, #1
 506 014a 013B     		subs	r3, r3, #1
 507 014c 5B06     		lsls	r3, r3, #25
 508 014e 43EA0123 		orr	r3, r3, r1, lsl #8
 509 0152 1343     		orrs	r3, r3, r2
 510 0154 0361     		str	r3, [r0, #16]
 511 0156 D1E7     		b	.L36
 512              	.L57:
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,
 513              		.loc 1 3016 0
 514 0158 0748     		ldr	r0, .L58
 515 015a 0269     		ldr	r2, [r0, #16]
 516 015c 22F4C002 		bic	r2, r2, #6291456
 517 0160 22F4FE42 		bic	r2, r2, #32512
 518 0164 A968     		ldr	r1, [r5, #8]
 519 0166 2B69     		ldr	r3, [r5, #16]
 520 0168 5B08     		lsrs	r3, r3, #1
 521 016a 013B     		subs	r3, r3, #1
 522 016c 5B05     		lsls	r3, r3, #21
 523 016e 43EA0123 		orr	r3, r3, r1, lsl #8
 524 0172 1343     		orrs	r3, r3, r2
 525 0174 0361     		str	r3, [r0, #16]
 526 0176 C1E7     		b	.L36
 527              	.L59:
ARM GAS  /tmp/ccHdySgy.s 			page 73


 528              		.align	2
 529              	.L58:
 530 0178 00100240 		.word	1073876992
 531              		.cfi_endproc
 532              	.LFE150:
 534              		.section	.text.RCCEx_PLLSAI2_Config,"ax",%progbits
 535              		.align	1
 536              		.syntax unified
 537              		.thumb
 538              		.thumb_func
 539              		.fpu fpv4-sp-d16
 541              	RCCEx_PLLSAI2_Config:
 542              	.LFB151:
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 543              		.loc 1 3083 0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 0, uses_anonymous_args = 0
 547              	.LVL67:
 548 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 549              	.LCFI1:
 550              		.cfi_def_cfa_offset 24
 551              		.cfi_offset 3, -24
 552              		.cfi_offset 4, -20
 553              		.cfi_offset 5, -16
 554              		.cfi_offset 6, -12
 555              		.cfi_offset 7, -8
 556              		.cfi_offset 14, -4
 557              	.LVL68:
3095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 558              		.loc 1 3095 0
 559 0002 544B     		ldr	r3, .L92
 560 0004 DB68     		ldr	r3, [r3, #12]
 561 0006 13F0030F 		tst	r3, #3
 562 000a 19D0     		beq	.L61
3098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 563              		.loc 1 3098 0
 564 000c 514B     		ldr	r3, .L92
 565 000e DB68     		ldr	r3, [r3, #12]
 566 0010 03F00303 		and	r3, r3, #3
 567 0014 0268     		ldr	r2, [r0]
 568 0016 9342     		cmp	r3, r2
 569 0018 04D0     		beq	.L88
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 570              		.loc 1 3107 0
 571 001a 0124     		movs	r4, #1
 572              	.LVL69:
 573              	.L62:
3153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 574              		.loc 1 3153 0
 575 001c 002C     		cmp	r4, #0
 576 001e 48D0     		beq	.L89
 577              	.LVL70:
 578              	.L67:
3273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 579              		.loc 1 3273 0
 580 0020 2046     		mov	r0, r4
ARM GAS  /tmp/ccHdySgy.s 			page 74


 581 0022 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 582              	.LVL71:
 583              	.L88:
3099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 584              		.loc 1 3099 0
 585 0024 002A     		cmp	r2, #0
 586 0026 42D0     		beq	.L77
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 587              		.loc 1 3103 0
 588 0028 4A4B     		ldr	r3, .L92
 589 002a DB68     		ldr	r3, [r3, #12]
 590 002c C3F30213 		ubfx	r3, r3, #4, #3
 591 0030 0133     		adds	r3, r3, #1
 592 0032 4268     		ldr	r2, [r0, #4]
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
 593              		.loc 1 3102 0
 594 0034 9342     		cmp	r3, r2
 595 0036 01D0     		beq	.L90
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 596              		.loc 1 3107 0
 597 0038 0124     		movs	r4, #1
 598 003a EFE7     		b	.L62
 599              	.L90:
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 600              		.loc 1 3085 0
 601 003c 0024     		movs	r4, #0
 602 003e EDE7     		b	.L62
 603              	.L61:
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 604              		.loc 1 3113 0
 605 0040 0368     		ldr	r3, [r0]
 606 0042 022B     		cmp	r3, #2
 607 0044 18D0     		beq	.L64
 608 0046 032B     		cmp	r3, #3
 609 0048 1DD0     		beq	.L65
 610 004a 012B     		cmp	r3, #1
 611 004c 0DD0     		beq	.L91
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 612              		.loc 1 3137 0
 613 004e 0124     		movs	r4, #1
 614              	.L63:
 615              	.LVL72:
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 616              		.loc 1 3141 0
 617 0050 002C     		cmp	r4, #0
 618 0052 E3D1     		bne	.L62
3148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 619              		.loc 1 3148 0
 620 0054 3F4E     		ldr	r6, .L92
 621 0056 F268     		ldr	r2, [r6, #12]
 622 0058 22F07302 		bic	r2, r2, #115
 623 005c 4568     		ldr	r5, [r0, #4]
 624 005e 013D     		subs	r5, r5, #1
 625 0060 43EA0513 		orr	r3, r3, r5, lsl #4
 626 0064 1343     		orrs	r3, r3, r2
 627 0066 F360     		str	r3, [r6, #12]
 628 0068 D8E7     		b	.L62
ARM GAS  /tmp/ccHdySgy.s 			page 75


 629              	.LVL73:
 630              	.L91:
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 631              		.loc 1 3116 0
 632 006a 3A4A     		ldr	r2, .L92
 633 006c 1268     		ldr	r2, [r2]
 634 006e 12F0020F 		tst	r2, #2
 635 0072 14D0     		beq	.L80
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 636              		.loc 1 3085 0
 637 0074 0024     		movs	r4, #0
 638 0076 EBE7     		b	.L63
 639              	.L64:
3122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 640              		.loc 1 3122 0
 641 0078 364A     		ldr	r2, .L92
 642 007a 1268     		ldr	r2, [r2]
 643 007c 12F4806F 		tst	r2, #1024
 644 0080 0FD0     		beq	.L81
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 645              		.loc 1 3085 0
 646 0082 0024     		movs	r4, #0
 647 0084 E4E7     		b	.L63
 648              	.L65:
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 649              		.loc 1 3128 0
 650 0086 334A     		ldr	r2, .L92
 651 0088 1268     		ldr	r2, [r2]
 652 008a 12F4003F 		tst	r2, #131072
 653 008e 0AD1     		bne	.L82
3130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 654              		.loc 1 3130 0
 655 0090 304A     		ldr	r2, .L92
 656 0092 1268     		ldr	r2, [r2]
 657 0094 12F4802F 		tst	r2, #262144
 658 0098 07D0     		beq	.L83
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 659              		.loc 1 3085 0
 660 009a 0024     		movs	r4, #0
 661 009c D8E7     		b	.L63
 662              	.L80:
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 663              		.loc 1 3118 0
 664 009e 0124     		movs	r4, #1
 665 00a0 D6E7     		b	.L63
 666              	.L81:
3124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 667              		.loc 1 3124 0
 668 00a2 0124     		movs	r4, #1
 669 00a4 D4E7     		b	.L63
 670              	.L82:
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 671              		.loc 1 3085 0
 672 00a6 0024     		movs	r4, #0
 673 00a8 D2E7     		b	.L63
 674              	.L83:
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccHdySgy.s 			page 76


 675              		.loc 1 3132 0
 676 00aa 0124     		movs	r4, #1
 677 00ac D0E7     		b	.L63
 678              	.L77:
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 679              		.loc 1 3107 0
 680 00ae 0124     		movs	r4, #1
 681 00b0 B4E7     		b	.L62
 682              	.LVL74:
 683              	.L89:
 684 00b2 0F46     		mov	r7, r1
 685 00b4 0546     		mov	r5, r0
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 686              		.loc 1 3156 0
 687 00b6 274A     		ldr	r2, .L92
 688 00b8 1368     		ldr	r3, [r2]
 689 00ba 23F08053 		bic	r3, r3, #268435456
 690 00be 1360     		str	r3, [r2]
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 691              		.loc 1 3159 0
 692 00c0 FFF7FEFF 		bl	HAL_GetTick
 693              	.LVL75:
 694 00c4 0646     		mov	r6, r0
 695              	.LVL76:
 696              	.L68:
3162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 697              		.loc 1 3162 0
 698 00c6 234B     		ldr	r3, .L92
 699 00c8 1B68     		ldr	r3, [r3]
 700 00ca 13F0005F 		tst	r3, #536870912
 701 00ce 05D0     		beq	.L69
3164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 702              		.loc 1 3164 0
 703 00d0 FFF7FEFF 		bl	HAL_GetTick
 704              	.LVL77:
 705 00d4 801B     		subs	r0, r0, r6
 706 00d6 0228     		cmp	r0, #2
 707 00d8 F5D9     		bls	.L68
3166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 708              		.loc 1 3166 0
 709 00da 0324     		movs	r4, #3
 710              	.LVL78:
 711              	.L69:
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 712              		.loc 1 3171 0
 713 00dc 002C     		cmp	r4, #0
 714 00de 9FD1     		bne	.L67
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 715              		.loc 1 3173 0
 716 00e0 47BB     		cbnz	r7, .L71
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
 717              		.loc 1 3196 0
 718 00e2 1C49     		ldr	r1, .L92
 719 00e4 4B69     		ldr	r3, [r1, #20]
 720 00e6 23F07843 		bic	r3, r3, #-134217728
 721 00ea 23F4FE43 		bic	r3, r3, #32512
 722 00ee A868     		ldr	r0, [r5, #8]
ARM GAS  /tmp/ccHdySgy.s 			page 77


 723 00f0 EA68     		ldr	r2, [r5, #12]
 724 00f2 D206     		lsls	r2, r2, #27
 725 00f4 42EA0022 		orr	r2, r2, r0, lsl #8
 726 00f8 1343     		orrs	r3, r3, r2
 727 00fa 4B61     		str	r3, [r1, #20]
 728              	.L72:
3249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 729              		.loc 1 3249 0
 730 00fc 154A     		ldr	r2, .L92
 731 00fe 1368     		ldr	r3, [r2]
 732 0100 43F08053 		orr	r3, r3, #268435456
 733 0104 1360     		str	r3, [r2]
3252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 734              		.loc 1 3252 0
 735 0106 FFF7FEFF 		bl	HAL_GetTick
 736              	.LVL79:
 737 010a 0646     		mov	r6, r0
 738              	.LVL80:
 739              	.L73:
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 740              		.loc 1 3255 0
 741 010c 114B     		ldr	r3, .L92
 742 010e 1B68     		ldr	r3, [r3]
 743 0110 13F0005F 		tst	r3, #536870912
 744 0114 05D1     		bne	.L74
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 745              		.loc 1 3257 0
 746 0116 FFF7FEFF 		bl	HAL_GetTick
 747              	.LVL81:
 748 011a 801B     		subs	r0, r0, r6
 749 011c 0228     		cmp	r0, #2
 750 011e F5D9     		bls	.L73
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 751              		.loc 1 3259 0
 752 0120 0324     		movs	r4, #3
 753              	.LVL82:
 754              	.L74:
3264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 755              		.loc 1 3264 0
 756 0122 002C     		cmp	r4, #0
 757 0124 7FF47CAF 		bne	.L67
3267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 758              		.loc 1 3267 0
 759 0128 0A4A     		ldr	r2, .L92
 760 012a 5369     		ldr	r3, [r2, #20]
 761 012c 6969     		ldr	r1, [r5, #20]
 762 012e 0B43     		orrs	r3, r3, r1
 763 0130 5361     		str	r3, [r2, #20]
 764 0132 75E7     		b	.L67
 765              	.L71:
3241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
 766              		.loc 1 3241 0
 767 0134 0748     		ldr	r0, .L92
 768 0136 4269     		ldr	r2, [r0, #20]
 769 0138 22F0C062 		bic	r2, r2, #100663296
 770 013c 22F4FE42 		bic	r2, r2, #32512
 771 0140 A968     		ldr	r1, [r5, #8]
ARM GAS  /tmp/ccHdySgy.s 			page 78


 772 0142 2B69     		ldr	r3, [r5, #16]
 773 0144 5B08     		lsrs	r3, r3, #1
 774 0146 013B     		subs	r3, r3, #1
 775 0148 5B06     		lsls	r3, r3, #25
 776 014a 43EA0123 		orr	r3, r3, r1, lsl #8
 777 014e 1343     		orrs	r3, r3, r2
 778 0150 4361     		str	r3, [r0, #20]
 779 0152 D3E7     		b	.L72
 780              	.L93:
 781              		.align	2
 782              	.L92:
 783 0154 00100240 		.word	1073876992
 784              		.cfi_endproc
 785              	.LFE151:
 787              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
 788              		.align	1
 789              		.global	HAL_RCCEx_PeriphCLKConfig
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 793              		.fpu fpv4-sp-d16
 795              	HAL_RCCEx_PeriphCLKConfig:
 796              	.LFB123:
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister, tickstart;     /* no init needed */
 797              		.loc 1 213 0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 8
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 801              	.LVL83:
 802 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 803              	.LCFI2:
 804              		.cfi_def_cfa_offset 24
 805              		.cfi_offset 4, -24
 806              		.cfi_offset 5, -20
 807              		.cfi_offset 6, -16
 808              		.cfi_offset 7, -12
 809              		.cfi_offset 8, -8
 810              		.cfi_offset 14, -4
 811 0004 82B0     		sub	sp, sp, #8
 812              	.LCFI3:
 813              		.cfi_def_cfa_offset 32
 814 0006 0446     		mov	r4, r0
 815              	.LVL84:
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 816              		.loc 1 224 0
 817 0008 0368     		ldr	r3, [r0]
 818 000a 13F4006F 		tst	r3, #2048
 819 000e 2FD0     		beq	.L142
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 820              		.loc 1 229 0
 821 0010 836E     		ldr	r3, [r0, #104]
 822 0012 B3F5800F 		cmp	r3, #4194304
 823 0016 23D0     		beq	.L97
 824 0018 14D9     		bls	.L159
 825 001a B3F5000F 		cmp	r3, #8388608
 826 001e 18D0     		beq	.L100
 827 0020 B3F5400F 		cmp	r3, #12582912
ARM GAS  /tmp/ccHdySgy.s 			page 79


 828 0024 22D1     		bne	.L143
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 829              		.loc 1 215 0
 830 0026 0026     		movs	r6, #0
 831              	.LVL85:
 832              	.L96:
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 833              		.loc 1 269 0
 834 0028 002E     		cmp	r6, #0
 835 002a 40F09980 		bne	.L144
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 836              		.loc 1 272 0
 837 002e 654A     		ldr	r2, .L171
 838 0030 D2F88830 		ldr	r3, [r2, #136]
 839 0034 23F44003 		bic	r3, r3, #12582912
 840 0038 A16E     		ldr	r1, [r4, #104]
 841 003a 0B43     		orrs	r3, r3, r1
 842 003c C2F88830 		str	r3, [r2, #136]
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 843              		.loc 1 216 0
 844 0040 3746     		mov	r7, r6
 845 0042 17E0     		b	.L95
 846              	.LVL86:
 847              	.L159:
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 848              		.loc 1 229 0
 849 0044 93B9     		cbnz	r3, .L143
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 850              		.loc 1 243 0
 851 0046 0021     		movs	r1, #0
 852 0048 0430     		adds	r0, r0, #4
 853              	.LVL87:
 854 004a FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 855              	.LVL88:
 856 004e 0646     		mov	r6, r0
 857              	.LVL89:
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 858              		.loc 1 245 0
 859 0050 EAE7     		b	.L96
 860              	.LVL90:
 861              	.L100:
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 862              		.loc 1 234 0
 863 0052 5C4A     		ldr	r2, .L171
 864 0054 D368     		ldr	r3, [r2, #12]
 865 0056 43F48033 		orr	r3, r3, #65536
 866 005a D360     		str	r3, [r2, #12]
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 867              		.loc 1 215 0
 868 005c 0026     		movs	r6, #0
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 869              		.loc 1 239 0
 870 005e E3E7     		b	.L96
 871              	.L97:
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 872              		.loc 1 251 0
 873 0060 0021     		movs	r1, #0
ARM GAS  /tmp/ccHdySgy.s 			page 80


 874 0062 2030     		adds	r0, r0, #32
 875              	.LVL91:
 876 0064 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 877              	.LVL92:
 878 0068 0646     		mov	r6, r0
 879              	.LVL93:
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 880              		.loc 1 253 0
 881 006a DDE7     		b	.L96
 882              	.LVL94:
 883              	.L143:
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 884              		.loc 1 265 0
 885 006c 0126     		movs	r6, #1
 886 006e DBE7     		b	.L96
 887              	.L142:
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 888              		.loc 1 216 0
 889 0070 0027     		movs	r7, #0
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 890              		.loc 1 215 0
 891 0072 3E46     		mov	r6, r7
 892              	.LVL95:
 893              	.L95:
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 894              		.loc 1 286 0
 895 0074 2368     		ldr	r3, [r4]
 896 0076 13F4805F 		tst	r3, #4096
 897 007a 15D0     		beq	.L102
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 898              		.loc 1 291 0
 899 007c E36E     		ldr	r3, [r4, #108]
 900 007e B3F1807F 		cmp	r3, #16777216
 901 0082 7CD0     		beq	.L104
 902 0084 6ED9     		bls	.L160
 903 0086 B3F1007F 		cmp	r3, #33554432
 904 008a 72D0     		beq	.L107
 905 008c B3F1407F 		cmp	r3, #50331648
 906 0090 7CD1     		bne	.L145
 907              	.LVL96:
 908              	.L103:
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 909              		.loc 1 323 0
 910 0092 002E     		cmp	r6, #0
 911 0094 7CD1     		bne	.L146
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 912              		.loc 1 326 0
 913 0096 4B4A     		ldr	r2, .L171
 914 0098 D2F88830 		ldr	r3, [r2, #136]
 915 009c 23F04073 		bic	r3, r3, #50331648
 916 00a0 E16E     		ldr	r1, [r4, #108]
 917 00a2 0B43     		orrs	r3, r3, r1
 918 00a4 C2F88830 		str	r3, [r2, #136]
 919              	.LVL97:
 920              	.L102:
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 921              		.loc 1 337 0
ARM GAS  /tmp/ccHdySgy.s 			page 81


 922 00a8 2368     		ldr	r3, [r4]
 923 00aa 13F4003F 		tst	r3, #131072
 924 00ae 00F09280 		beq	.L109
 925              	.LVL98:
 926              	.LBB2:
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 927              		.loc 1 345 0
 928 00b2 444B     		ldr	r3, .L171
 929 00b4 9B6D     		ldr	r3, [r3, #88]
 930 00b6 13F0805F 		tst	r3, #268435456
 931 00ba 6BD1     		bne	.L147
 932 00bc 0123     		movs	r3, #1
 933              	.L110:
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 934              		.loc 1 345 0 is_stmt 0 discriminator 4
 935 00be 002B     		cmp	r3, #0
 936 00c0 6AD0     		beq	.L148
 937              	.LBB3:
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 938              		.loc 1 347 0 is_stmt 1
 939 00c2 404B     		ldr	r3, .L171
 940 00c4 9A6D     		ldr	r2, [r3, #88]
 941 00c6 42F08052 		orr	r2, r2, #268435456
 942 00ca 9A65     		str	r2, [r3, #88]
 943 00cc 9B6D     		ldr	r3, [r3, #88]
 944 00ce 03F08053 		and	r3, r3, #268435456
 945 00d2 0193     		str	r3, [sp, #4]
 946 00d4 019B     		ldr	r3, [sp, #4]
 947              	.LVL99:
 948              	.LBE3:
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 949              		.loc 1 348 0
 950 00d6 4FF00108 		mov	r8, #1
 951              	.LVL100:
 952              	.L111:
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 953              		.loc 1 352 0
 954 00da 3B4A     		ldr	r2, .L171+4
 955 00dc 1368     		ldr	r3, [r2]
 956 00de 43F48073 		orr	r3, r3, #256
 957 00e2 1360     		str	r3, [r2]
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 958              		.loc 1 355 0
 959 00e4 FFF7FEFF 		bl	HAL_GetTick
 960              	.LVL101:
 961 00e8 0546     		mov	r5, r0
 962              	.LVL102:
 963              	.L112:
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 964              		.loc 1 357 0
 965 00ea 374B     		ldr	r3, .L171+4
 966 00ec 1B68     		ldr	r3, [r3]
 967 00ee 13F4807F 		tst	r3, #256
 968 00f2 05D1     		bne	.L113
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 969              		.loc 1 359 0
 970 00f4 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccHdySgy.s 			page 82


 971              	.LVL103:
 972 00f8 401B     		subs	r0, r0, r5
 973 00fa 0228     		cmp	r0, #2
 974 00fc F5D9     		bls	.L112
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 975              		.loc 1 361 0
 976 00fe 0326     		movs	r6, #3
 977              	.LVL104:
 978              	.L113:
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 979              		.loc 1 366 0
 980 0100 002E     		cmp	r6, #0
 981 0102 63D1     		bne	.L150
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 982              		.loc 1 369 0
 983 0104 2F4B     		ldr	r3, .L171
 984 0106 D3F89030 		ldr	r3, [r3, #144]
 985              	.LVL105:
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 986              		.loc 1 371 0
 987 010a 13F44073 		ands	r3, r3, #768
 988              	.LVL106:
 989 010e 16D0     		beq	.L116
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 990              		.loc 1 371 0 is_stmt 0 discriminator 1
 991 0110 D4F88820 		ldr	r2, [r4, #136]
 992 0114 9342     		cmp	r3, r2
 993 0116 12D0     		beq	.L116
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 994              		.loc 1 374 0 is_stmt 1
 995 0118 2A4A     		ldr	r2, .L171
 996 011a D2F89030 		ldr	r3, [r2, #144]
 997              	.LVL107:
 998 011e 23F44073 		bic	r3, r3, #768
 999              	.LVL108:
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 1000              		.loc 1 376 0
 1001 0122 D2F89010 		ldr	r1, [r2, #144]
 1002 0126 41F48031 		orr	r1, r1, #65536
 1003 012a C2F89010 		str	r1, [r2, #144]
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 1004              		.loc 1 377 0
 1005 012e D2F89010 		ldr	r1, [r2, #144]
 1006 0132 21F48031 		bic	r1, r1, #65536
 1007 0136 C2F89010 		str	r1, [r2, #144]
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1008              		.loc 1 379 0
 1009 013a C2F89030 		str	r3, [r2, #144]
 1010              	.L116:
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1011              		.loc 1 383 0
 1012 013e 13F0010F 		tst	r3, #1
 1013 0142 2CD1     		bne	.L161
 1014              	.LVL109:
 1015              	.L117:
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1016              		.loc 1 399 0
ARM GAS  /tmp/ccHdySgy.s 			page 83


 1017 0144 002E     		cmp	r6, #0
 1018 0146 40F05281 		bne	.L152
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1019              		.loc 1 402 0
 1020 014a 1E4A     		ldr	r2, .L171
 1021 014c D2F89030 		ldr	r3, [r2, #144]
 1022 0150 23F44073 		bic	r3, r3, #768
 1023 0154 D4F88810 		ldr	r1, [r4, #136]
 1024 0158 0B43     		orrs	r3, r3, r1
 1025 015a C2F89030 		str	r3, [r2, #144]
 1026 015e 36E0     		b	.L115
 1027              	.LVL110:
 1028              	.L144:
 1029              	.LBE2:
 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1030              		.loc 1 277 0
 1031 0160 3746     		mov	r7, r6
 1032 0162 87E7     		b	.L95
 1033              	.LVL111:
 1034              	.L160:
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1035              		.loc 1 291 0
 1036 0164 93B9     		cbnz	r3, .L145
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 1037              		.loc 1 301 0
 1038 0166 0021     		movs	r1, #0
 1039 0168 201D     		adds	r0, r4, #4
 1040 016a FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1041              	.LVL112:
 1042 016e 0646     		mov	r6, r0
 1043              	.LVL113:
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1044              		.loc 1 303 0
 1045 0170 8FE7     		b	.L103
 1046              	.L107:
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 1047              		.loc 1 295 0
 1048 0172 144A     		ldr	r2, .L171
 1049 0174 D368     		ldr	r3, [r2, #12]
 1050 0176 43F48033 		orr	r3, r3, #65536
 1051 017a D360     		str	r3, [r2, #12]
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1052              		.loc 1 297 0
 1053 017c 89E7     		b	.L103
 1054              	.L104:
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 1055              		.loc 1 307 0
 1056 017e 0021     		movs	r1, #0
 1057 0180 04F12000 		add	r0, r4, #32
 1058 0184 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 1059              	.LVL114:
 1060 0188 0646     		mov	r6, r0
 1061              	.LVL115:
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1062              		.loc 1 309 0
 1063 018a 82E7     		b	.L103
 1064              	.L145:
ARM GAS  /tmp/ccHdySgy.s 			page 84


 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1065              		.loc 1 319 0
 1066 018c 0126     		movs	r6, #1
 1067              	.LVL116:
 1068 018e 80E7     		b	.L103
 1069              	.LVL117:
 1070              	.L146:
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1071              		.loc 1 331 0
 1072 0190 3746     		mov	r7, r6
 1073              	.LVL118:
 1074 0192 89E7     		b	.L102
 1075              	.LVL119:
 1076              	.L147:
 1077              	.LBB4:
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1078              		.loc 1 345 0
 1079 0194 0023     		movs	r3, #0
 1080 0196 92E7     		b	.L110
 1081              	.L148:
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1082              		.loc 1 339 0
 1083 0198 4FF00008 		mov	r8, #0
 1084 019c 9DE7     		b	.L111
 1085              	.LVL120:
 1086              	.L161:
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1087              		.loc 1 386 0
 1088 019e FFF7FEFF 		bl	HAL_GetTick
 1089              	.LVL121:
 1090 01a2 0546     		mov	r5, r0
 1091              	.LVL122:
 1092              	.L118:
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1093              		.loc 1 389 0
 1094 01a4 074B     		ldr	r3, .L171
 1095 01a6 D3F89030 		ldr	r3, [r3, #144]
 1096 01aa 13F0020F 		tst	r3, #2
 1097 01ae C9D1     		bne	.L117
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1098              		.loc 1 391 0
 1099 01b0 FFF7FEFF 		bl	HAL_GetTick
 1100              	.LVL123:
 1101 01b4 401B     		subs	r0, r0, r5
 1102 01b6 41F28833 		movw	r3, #5000
 1103 01ba 9842     		cmp	r0, r3
 1104 01bc F2D9     		bls	.L118
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 1105              		.loc 1 393 0
 1106 01be 0326     		movs	r6, #3
 1107              	.LVL124:
 1108 01c0 C0E7     		b	.L117
 1109              	.L172:
 1110 01c2 00BF     		.align	2
 1111              	.L171:
 1112 01c4 00100240 		.word	1073876992
 1113 01c8 00700040 		.word	1073770496
ARM GAS  /tmp/ccHdySgy.s 			page 85


 1114              	.LVL125:
 1115              	.L150:
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1116              		.loc 1 413 0
 1117 01cc 3746     		mov	r7, r6
 1118              	.LVL126:
 1119              	.L115:
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1120              		.loc 1 417 0
 1121 01ce B8F1000F 		cmp	r8, #0
 1122 01d2 40F00E81 		bne	.L162
 1123              	.LVL127:
 1124              	.L109:
 1125              	.LBE4:
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1126              		.loc 1 424 0
 1127 01d6 2368     		ldr	r3, [r4]
 1128 01d8 13F0010F 		tst	r3, #1
 1129 01dc 08D0     		beq	.L120
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1130              		.loc 1 430 0
 1131 01de A44A     		ldr	r2, .L173
 1132 01e0 D2F88830 		ldr	r3, [r2, #136]
 1133 01e4 23F00303 		bic	r3, r3, #3
 1134 01e8 A16B     		ldr	r1, [r4, #56]
 1135 01ea 0B43     		orrs	r3, r3, r1
 1136 01ec C2F88830 		str	r3, [r2, #136]
 1137              	.L120:
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1138              		.loc 1 434 0
 1139 01f0 2368     		ldr	r3, [r4]
 1140 01f2 13F0020F 		tst	r3, #2
 1141 01f6 08D0     		beq	.L121
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1142              		.loc 1 440 0
 1143 01f8 9D4A     		ldr	r2, .L173
 1144 01fa D2F88830 		ldr	r3, [r2, #136]
 1145 01fe 23F00C03 		bic	r3, r3, #12
 1146 0202 E16B     		ldr	r1, [r4, #60]
 1147 0204 0B43     		orrs	r3, r3, r1
 1148 0206 C2F88830 		str	r3, [r2, #136]
 1149              	.L121:
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1150              		.loc 1 446 0
 1151 020a 2368     		ldr	r3, [r4]
 1152 020c 13F0040F 		tst	r3, #4
 1153 0210 08D0     		beq	.L122
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1154              		.loc 1 452 0
 1155 0212 974A     		ldr	r2, .L173
 1156 0214 D2F88830 		ldr	r3, [r2, #136]
 1157 0218 23F03003 		bic	r3, r3, #48
 1158 021c 216C     		ldr	r1, [r4, #64]
 1159 021e 0B43     		orrs	r3, r3, r1
 1160 0220 C2F88830 		str	r3, [r2, #136]
 1161              	.L122:
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/ccHdySgy.s 			page 86


 1162              		.loc 1 460 0
 1163 0224 2368     		ldr	r3, [r4]
 1164 0226 13F0080F 		tst	r3, #8
 1165 022a 08D0     		beq	.L123
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1166              		.loc 1 466 0
 1167 022c 904A     		ldr	r2, .L173
 1168 022e D2F88830 		ldr	r3, [r2, #136]
 1169 0232 23F0C003 		bic	r3, r3, #192
 1170 0236 616C     		ldr	r1, [r4, #68]
 1171 0238 0B43     		orrs	r3, r3, r1
 1172 023a C2F88830 		str	r3, [r2, #136]
 1173              	.L123:
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1174              		.loc 1 474 0
 1175 023e 2368     		ldr	r3, [r4]
 1176 0240 13F0100F 		tst	r3, #16
 1177 0244 08D0     		beq	.L124
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1178              		.loc 1 480 0
 1179 0246 8A4A     		ldr	r2, .L173
 1180 0248 D2F88830 		ldr	r3, [r2, #136]
 1181 024c 23F44073 		bic	r3, r3, #768
 1182 0250 A16C     		ldr	r1, [r4, #72]
 1183 0252 0B43     		orrs	r3, r3, r1
 1184 0254 C2F88830 		str	r3, [r2, #136]
 1185              	.L124:
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1186              		.loc 1 486 0
 1187 0258 2368     		ldr	r3, [r4]
 1188 025a 13F0200F 		tst	r3, #32
 1189 025e 08D0     		beq	.L125
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1190              		.loc 1 492 0
 1191 0260 834A     		ldr	r2, .L173
 1192 0262 D2F88830 		ldr	r3, [r2, #136]
 1193 0266 23F44063 		bic	r3, r3, #3072
 1194 026a E16C     		ldr	r1, [r4, #76]
 1195 026c 0B43     		orrs	r3, r3, r1
 1196 026e C2F88830 		str	r3, [r2, #136]
 1197              	.L125:
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1198              		.loc 1 496 0
 1199 0272 2368     		ldr	r3, [r4]
 1200 0274 13F4007F 		tst	r3, #512
 1201 0278 08D0     		beq	.L126
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1202              		.loc 1 499 0
 1203 027a 7D4A     		ldr	r2, .L173
 1204 027c D2F88830 		ldr	r3, [r2, #136]
 1205 0280 23F44023 		bic	r3, r3, #786432
 1206 0284 216E     		ldr	r1, [r4, #96]
 1207 0286 0B43     		orrs	r3, r3, r1
 1208 0288 C2F88830 		str	r3, [r2, #136]
 1209              	.L126:
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1210              		.loc 1 503 0
ARM GAS  /tmp/ccHdySgy.s 			page 87


 1211 028c 2368     		ldr	r3, [r4]
 1212 028e 13F4806F 		tst	r3, #1024
 1213 0292 08D0     		beq	.L127
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1214              		.loc 1 506 0
 1215 0294 764A     		ldr	r2, .L173
 1216 0296 D2F88830 		ldr	r3, [r2, #136]
 1217 029a 23F44013 		bic	r3, r3, #3145728
 1218 029e 616E     		ldr	r1, [r4, #100]
 1219 02a0 0B43     		orrs	r3, r3, r1
 1220 02a2 C2F88830 		str	r3, [r2, #136]
 1221              	.L127:
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1222              		.loc 1 510 0
 1223 02a6 2368     		ldr	r3, [r4]
 1224 02a8 13F0400F 		tst	r3, #64
 1225 02ac 08D0     		beq	.L128
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1226              		.loc 1 516 0
 1227 02ae 704A     		ldr	r2, .L173
 1228 02b0 D2F88830 		ldr	r3, [r2, #136]
 1229 02b4 23F44053 		bic	r3, r3, #12288
 1230 02b8 216D     		ldr	r1, [r4, #80]
 1231 02ba 0B43     		orrs	r3, r3, r1
 1232 02bc C2F88830 		str	r3, [r2, #136]
 1233              	.L128:
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1234              		.loc 1 522 0
 1235 02c0 2368     		ldr	r3, [r4]
 1236 02c2 13F0800F 		tst	r3, #128
 1237 02c6 08D0     		beq	.L129
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1238              		.loc 1 528 0
 1239 02c8 694A     		ldr	r2, .L173
 1240 02ca D2F88830 		ldr	r3, [r2, #136]
 1241 02ce 23F44043 		bic	r3, r3, #49152
 1242 02d2 616D     		ldr	r1, [r4, #84]
 1243 02d4 0B43     		orrs	r3, r3, r1
 1244 02d6 C2F88830 		str	r3, [r2, #136]
 1245              	.L129:
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1246              		.loc 1 534 0
 1247 02da 2368     		ldr	r3, [r4]
 1248 02dc 13F4807F 		tst	r3, #256
 1249 02e0 08D0     		beq	.L130
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1250              		.loc 1 540 0
 1251 02e2 634A     		ldr	r2, .L173
 1252 02e4 D2F88830 		ldr	r3, [r2, #136]
 1253 02e8 23F44033 		bic	r3, r3, #196608
 1254 02ec A16D     		ldr	r1, [r4, #88]
 1255 02ee 0B43     		orrs	r3, r3, r1
 1256 02f0 C2F88830 		str	r3, [r2, #136]
 1257              	.L130:
 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1258              		.loc 1 546 0
 1259 02f4 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccHdySgy.s 			page 88


 1260 02f6 13F4801F 		tst	r3, #1048576
 1261 02fa 08D0     		beq	.L131
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1262              		.loc 1 552 0
 1263 02fc 5C4A     		ldr	r2, .L173
 1264 02fe D2F89C30 		ldr	r3, [r2, #156]
 1265 0302 23F00303 		bic	r3, r3, #3
 1266 0306 E16D     		ldr	r1, [r4, #92]
 1267 0308 0B43     		orrs	r3, r3, r1
 1268 030a C2F89C30 		str	r3, [r2, #156]
 1269              	.L131:
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1270              		.loc 1 560 0
 1271 030e 2368     		ldr	r3, [r4]
 1272 0310 13F4005F 		tst	r3, #8192
 1273 0314 0FD0     		beq	.L132
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1274              		.loc 1 563 0
 1275 0316 564A     		ldr	r2, .L173
 1276 0318 D2F88830 		ldr	r3, [r2, #136]
 1277 031c 23F04063 		bic	r3, r3, #201326592
 1278 0320 216F     		ldr	r1, [r4, #112]
 1279 0322 0B43     		orrs	r3, r3, r1
 1280 0324 C2F88830 		str	r3, [r2, #136]
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1281              		.loc 1 565 0
 1282 0328 236F     		ldr	r3, [r4, #112]
 1283 032a B3F1006F 		cmp	r3, #134217728
 1284 032e 66D0     		beq	.L163
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1285              		.loc 1 573 0
 1286 0330 B3F1806F 		cmp	r3, #67108864
 1287 0334 68D0     		beq	.L164
 1288              	.LVL128:
 1289              	.L132:
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1290              		.loc 1 593 0
 1291 0336 2368     		ldr	r3, [r4]
 1292 0338 13F4002F 		tst	r3, #524288
 1293 033c 0FD0     		beq	.L134
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1294              		.loc 1 596 0
 1295 033e 4C4A     		ldr	r2, .L173
 1296 0340 D2F88830 		ldr	r3, [r2, #136]
 1297 0344 23F04063 		bic	r3, r3, #201326592
 1298 0348 616F     		ldr	r1, [r4, #116]
 1299 034a 0B43     		orrs	r3, r3, r1
 1300 034c C2F88830 		str	r3, [r2, #136]
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1301              		.loc 1 598 0
 1302 0350 636F     		ldr	r3, [r4, #116]
 1303 0352 B3F1006F 		cmp	r3, #134217728
 1304 0356 5FD0     		beq	.L165
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1305              		.loc 1 610 0
 1306 0358 B3F1806F 		cmp	r3, #67108864
 1307 035c 61D0     		beq	.L166
ARM GAS  /tmp/ccHdySgy.s 			page 89


 1308              	.LVL129:
 1309              	.L134:
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1310              		.loc 1 630 0
 1311 035e 2368     		ldr	r3, [r4]
 1312 0360 13F4802F 		tst	r3, #262144
 1313 0364 0FD0     		beq	.L136
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1314              		.loc 1 633 0
 1315 0366 424A     		ldr	r2, .L173
 1316 0368 D2F88830 		ldr	r3, [r2, #136]
 1317 036c 23F04063 		bic	r3, r3, #201326592
 1318 0370 A16F     		ldr	r1, [r4, #120]
 1319 0372 0B43     		orrs	r3, r3, r1
 1320 0374 C2F88830 		str	r3, [r2, #136]
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1321              		.loc 1 635 0
 1322 0378 A36F     		ldr	r3, [r4, #120]
 1323 037a B3F1006F 		cmp	r3, #134217728
 1324 037e 58D0     		beq	.L167
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1325              		.loc 1 641 0
 1326 0380 B3F1806F 		cmp	r3, #67108864
 1327 0384 5AD0     		beq	.L168
 1328              	.LVL130:
 1329              	.L136:
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1330              		.loc 1 661 0
 1331 0386 2368     		ldr	r3, [r4]
 1332 0388 13F4804F 		tst	r3, #16384
 1333 038c 0FD0     		beq	.L138
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1334              		.loc 1 667 0
 1335 038e 384A     		ldr	r2, .L173
 1336 0390 D2F88830 		ldr	r3, [r2, #136]
 1337 0394 23F04053 		bic	r3, r3, #805306368
 1338 0398 E16F     		ldr	r1, [r4, #124]
 1339 039a 0B43     		orrs	r3, r3, r1
 1340 039c C2F88830 		str	r3, [r2, #136]
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1341              		.loc 1 670 0
 1342 03a0 E36F     		ldr	r3, [r4, #124]
 1343 03a2 B3F1805F 		cmp	r3, #268435456
 1344 03a6 51D0     		beq	.L169
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1345              		.loc 1 685 0
 1346 03a8 B3F1005F 		cmp	r3, #536870912
 1347 03ac 56D0     		beq	.L170
 1348              	.LVL131:
 1349              	.L138:
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1350              		.loc 1 705 0
 1351 03ae 2368     		ldr	r3, [r4]
 1352 03b0 13F4004F 		tst	r3, #32768
 1353 03b4 09D0     		beq	.L140
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1354              		.loc 1 711 0
ARM GAS  /tmp/ccHdySgy.s 			page 90


 1355 03b6 2E4A     		ldr	r2, .L173
 1356 03b8 D2F88830 		ldr	r3, [r2, #136]
 1357 03bc 23F08043 		bic	r3, r3, #1073741824
 1358 03c0 D4F88010 		ldr	r1, [r4, #128]
 1359 03c4 0B43     		orrs	r3, r3, r1
 1360 03c6 C2F88830 		str	r3, [r2, #136]
 1361              	.L140:
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1362              		.loc 1 719 0
 1363 03ca 2368     		ldr	r3, [r4]
 1364 03cc 13F4803F 		tst	r3, #65536
 1365 03d0 09D0     		beq	.L141
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1366              		.loc 1 725 0
 1367 03d2 274A     		ldr	r2, .L173
 1368 03d4 D2F88830 		ldr	r3, [r2, #136]
 1369 03d8 23F00043 		bic	r3, r3, #-2147483648
 1370 03dc D4F88410 		ldr	r1, [r4, #132]
 1371 03e0 0B43     		orrs	r3, r3, r1
 1372 03e2 C2F88830 		str	r3, [r2, #136]
 1373              	.L141:
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1374              		.loc 1 832 0
 1375 03e6 3846     		mov	r0, r7
 1376 03e8 02B0     		add	sp, sp, #8
 1377              	.LCFI4:
 1378              		.cfi_remember_state
 1379              		.cfi_def_cfa_offset 24
 1380              		@ sp needed
 1381 03ea BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1382              	.LVL132:
 1383              	.L152:
 1384              	.LCFI5:
 1385              		.cfi_restore_state
 1386              	.LBB5:
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1387              		.loc 1 407 0
 1388 03ee 3746     		mov	r7, r6
 1389              	.LVL133:
 1390 03f0 EDE6     		b	.L115
 1391              	.LVL134:
 1392              	.L162:
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1393              		.loc 1 419 0
 1394 03f2 1F4A     		ldr	r2, .L173
 1395 03f4 936D     		ldr	r3, [r2, #88]
 1396 03f6 23F08053 		bic	r3, r3, #268435456
 1397 03fa 9365     		str	r3, [r2, #88]
 1398 03fc EBE6     		b	.L109
 1399              	.LVL135:
 1400              	.L163:
 1401              	.LBE5:
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1402              		.loc 1 568 0
 1403 03fe D368     		ldr	r3, [r2, #12]
 1404 0400 43F48013 		orr	r3, r3, #1048576
 1405 0404 D360     		str	r3, [r2, #12]
ARM GAS  /tmp/ccHdySgy.s 			page 91


 1406 0406 96E7     		b	.L132
 1407              	.L164:
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1408              		.loc 1 576 0
 1409 0408 0121     		movs	r1, #1
 1410 040a 201D     		adds	r0, r4, #4
 1411 040c FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1412              	.LVL136:
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1413              		.loc 1 578 0
 1414 0410 0028     		cmp	r0, #0
 1415 0412 90D0     		beq	.L132
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1416              		.loc 1 581 0
 1417 0414 0746     		mov	r7, r0
 1418              	.LVL137:
 1419 0416 8EE7     		b	.L132
 1420              	.LVL138:
 1421              	.L165:
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1422              		.loc 1 601 0
 1423 0418 D368     		ldr	r3, [r2, #12]
 1424 041a 43F48013 		orr	r3, r3, #1048576
 1425 041e D360     		str	r3, [r2, #12]
 1426 0420 9DE7     		b	.L134
 1427              	.L166:
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1428              		.loc 1 613 0
 1429 0422 0121     		movs	r1, #1
 1430 0424 201D     		adds	r0, r4, #4
 1431 0426 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1432              	.LVL139:
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1433              		.loc 1 615 0
 1434 042a 0028     		cmp	r0, #0
 1435 042c 97D0     		beq	.L134
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1436              		.loc 1 618 0
 1437 042e 0746     		mov	r7, r0
 1438              	.LVL140:
 1439 0430 95E7     		b	.L134
 1440              	.LVL141:
 1441              	.L167:
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1442              		.loc 1 638 0
 1443 0432 D368     		ldr	r3, [r2, #12]
 1444 0434 43F48013 		orr	r3, r3, #1048576
 1445 0438 D360     		str	r3, [r2, #12]
 1446 043a A4E7     		b	.L136
 1447              	.L168:
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1448              		.loc 1 644 0
 1449 043c 0121     		movs	r1, #1
 1450 043e 201D     		adds	r0, r4, #4
 1451 0440 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1452              	.LVL142:
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccHdySgy.s 			page 92


 1453              		.loc 1 646 0
 1454 0444 0028     		cmp	r0, #0
 1455 0446 9ED0     		beq	.L136
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1456              		.loc 1 649 0
 1457 0448 0746     		mov	r7, r0
 1458              	.LVL143:
 1459 044a 9CE7     		b	.L136
 1460              	.LVL144:
 1461              	.L169:
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1462              		.loc 1 673 0
 1463 044c 0221     		movs	r1, #2
 1464 044e 201D     		adds	r0, r4, #4
 1465 0450 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1466              	.LVL145:
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1467              		.loc 1 675 0
 1468 0454 0028     		cmp	r0, #0
 1469 0456 AAD0     		beq	.L138
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1470              		.loc 1 678 0
 1471 0458 0746     		mov	r7, r0
 1472              	.LVL146:
 1473 045a A8E7     		b	.L138
 1474              	.LVL147:
 1475              	.L170:
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1476              		.loc 1 688 0
 1477 045c 0221     		movs	r1, #2
 1478 045e 04F12000 		add	r0, r4, #32
 1479 0462 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 1480              	.LVL148:
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1481              		.loc 1 690 0
 1482 0466 0028     		cmp	r0, #0
 1483 0468 A1D0     		beq	.L138
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1484              		.loc 1 693 0
 1485 046a 0746     		mov	r7, r0
 1486              	.LVL149:
 1487 046c 9FE7     		b	.L138
 1488              	.L174:
 1489 046e 00BF     		.align	2
 1490              	.L173:
 1491 0470 00100240 		.word	1073876992
 1492              		.cfi_endproc
 1493              	.LFE123:
 1495              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 1496              		.align	1
 1497              		.global	HAL_RCCEx_GetPeriphCLKConfig
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1501              		.fpu fpv4-sp-d16
 1503              	HAL_RCCEx_GetPeriphCLKConfig:
 1504              	.LFB124:
ARM GAS  /tmp/ccHdySgy.s 			page 93


 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 1505              		.loc 1 843 0
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 0
 1508              		@ frame_needed = 0, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 1510              	.LVL150:
 1511 0000 10B4     		push	{r4}
 1512              	.LCFI6:
 1513              		.cfi_def_cfa_offset 4
 1514              		.cfi_offset 4, -4
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 1515              		.loc 1 912 0
 1516 0002 524B     		ldr	r3, .L177
 1517 0004 0360     		str	r3, [r0]
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1518              		.loc 1 948 0
 1519 0006 524B     		ldr	r3, .L177+4
 1520 0008 DC68     		ldr	r4, [r3, #12]
 1521 000a 04F00304 		and	r4, r4, #3
 1522 000e 4460     		str	r4, [r0, #4]
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 1523              		.loc 1 952 0
 1524 0010 D968     		ldr	r1, [r3, #12]
 1525 0012 C1F30211 		ubfx	r1, r1, #4, #3
 1526 0016 0131     		adds	r1, r1, #1
 1527 0018 8160     		str	r1, [r0, #8]
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_P
 1528              		.loc 1 954 0
 1529 001a 1A69     		ldr	r2, [r3, #16]
 1530 001c C2F30622 		ubfx	r2, r2, #8, #7
 1531 0020 C260     		str	r2, [r0, #12]
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_P
 1532              		.loc 1 955 0
 1533 0022 1A69     		ldr	r2, [r3, #16]
 1534 0024 520C     		lsrs	r2, r2, #17
 1535 0026 1201     		lsls	r2, r2, #4
 1536 0028 02F01002 		and	r2, r2, #16
 1537 002c 0732     		adds	r2, r2, #7
 1538 002e 0261     		str	r2, [r0, #16]
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_P
 1539              		.loc 1 956 0
 1540 0030 1A69     		ldr	r2, [r3, #16]
 1541 0032 C2F34152 		ubfx	r2, r2, #21, #2
 1542 0036 0132     		adds	r2, r2, #1
 1543 0038 5200     		lsls	r2, r2, #1
 1544 003a 4261     		str	r2, [r0, #20]
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1545              		.loc 1 957 0
 1546 003c 1A69     		ldr	r2, [r3, #16]
 1547 003e C2F34162 		ubfx	r2, r2, #25, #2
 1548 0042 0132     		adds	r2, r2, #1
 1549 0044 5200     		lsls	r2, r2, #1
 1550 0046 8261     		str	r2, [r0, #24]
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 1551              		.loc 1 965 0
 1552 0048 0462     		str	r4, [r0, #32]
ARM GAS  /tmp/ccHdySgy.s 			page 94


 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
 1553              		.loc 1 969 0
 1554 004a 4162     		str	r1, [r0, #36]
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_P
 1555              		.loc 1 971 0
 1556 004c 5A69     		ldr	r2, [r3, #20]
 1557 004e C2F30622 		ubfx	r2, r2, #8, #7
 1558 0052 8262     		str	r2, [r0, #40]
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
 1559              		.loc 1 972 0
 1560 0054 5A69     		ldr	r2, [r3, #20]
 1561 0056 520C     		lsrs	r2, r2, #17
 1562 0058 1201     		lsls	r2, r2, #4
 1563 005a 02F01002 		and	r2, r2, #16
 1564 005e 0732     		adds	r2, r2, #7
 1565 0060 C262     		str	r2, [r0, #44]
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1566              		.loc 1 976 0
 1567 0062 5A69     		ldr	r2, [r3, #20]
 1568 0064 C2F34162 		ubfx	r2, r2, #25, #2
 1569 0068 0132     		adds	r2, r2, #1
 1570 006a 5200     		lsls	r2, r2, #1
 1571 006c 0263     		str	r2, [r0, #48]
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 1572              		.loc 1 981 0
 1573 006e D3F88820 		ldr	r2, [r3, #136]
 1574 0072 02F00302 		and	r2, r2, #3
 1575 0076 8263     		str	r2, [r0, #56]
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1576              		.loc 1 983 0
 1577 0078 D3F88820 		ldr	r2, [r3, #136]
 1578 007c 02F00C02 		and	r2, r2, #12
 1579 0080 C263     		str	r2, [r0, #60]
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 1580              		.loc 1 987 0
 1581 0082 D3F88820 		ldr	r2, [r3, #136]
 1582 0086 02F03002 		and	r2, r2, #48
 1583 008a 0264     		str	r2, [r0, #64]
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 1584              		.loc 1 992 0
 1585 008c D3F88820 		ldr	r2, [r3, #136]
 1586 0090 02F0C002 		and	r2, r2, #192
 1587 0094 4264     		str	r2, [r0, #68]
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 1588              		.loc 1 997 0
 1589 0096 D3F88820 		ldr	r2, [r3, #136]
 1590 009a 02F44072 		and	r2, r2, #768
 1591 009e 8264     		str	r2, [r0, #72]
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1592              		.loc 1 1001 0
 1593 00a0 D3F88820 		ldr	r2, [r3, #136]
 1594 00a4 02F44062 		and	r2, r2, #3072
 1595 00a8 C264     		str	r2, [r0, #76]
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1596              		.loc 1 1004 0
 1597 00aa D3F88820 		ldr	r2, [r3, #136]
 1598 00ae 02F44052 		and	r2, r2, #12288
ARM GAS  /tmp/ccHdySgy.s 			page 95


 1599 00b2 0265     		str	r2, [r0, #80]
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 1600              		.loc 1 1008 0
 1601 00b4 D3F88820 		ldr	r2, [r3, #136]
 1602 00b8 02F44042 		and	r2, r2, #49152
 1603 00bc 4265     		str	r2, [r0, #84]
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1604              		.loc 1 1012 0
 1605 00be D3F88820 		ldr	r2, [r3, #136]
 1606 00c2 02F44032 		and	r2, r2, #196608
 1607 00c6 8265     		str	r2, [r0, #88]
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 1608              		.loc 1 1016 0
 1609 00c8 D3F89C20 		ldr	r2, [r3, #156]
 1610 00cc 02F00302 		and	r2, r2, #3
 1611 00d0 C265     		str	r2, [r0, #92]
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1612              		.loc 1 1020 0
 1613 00d2 D3F88820 		ldr	r2, [r3, #136]
 1614 00d6 02F44022 		and	r2, r2, #786432
 1615 00da 0266     		str	r2, [r0, #96]
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1616              		.loc 1 1023 0
 1617 00dc D3F88820 		ldr	r2, [r3, #136]
 1618 00e0 02F44012 		and	r2, r2, #3145728
 1619 00e4 4266     		str	r2, [r0, #100]
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
 1620              		.loc 1 1027 0
 1621 00e6 D3F88820 		ldr	r2, [r3, #136]
 1622 00ea 02F44002 		and	r2, r2, #12582912
 1623 00ee 8266     		str	r2, [r0, #104]
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 1624              		.loc 1 1032 0
 1625 00f0 D3F88820 		ldr	r2, [r3, #136]
 1626 00f4 02F04072 		and	r2, r2, #50331648
 1627 00f8 C266     		str	r2, [r0, #108]
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1628              		.loc 1 1036 0
 1629 00fa D3F89020 		ldr	r2, [r3, #144]
 1630 00fe 02F44072 		and	r2, r2, #768
 1631 0102 C0F88820 		str	r2, [r0, #136]
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 1632              		.loc 1 1040 0
 1633 0106 D3F88820 		ldr	r2, [r3, #136]
 1634 010a 02F04062 		and	r2, r2, #201326592
 1635 010e 0267     		str	r2, [r0, #112]
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 1636              		.loc 1 1045 0
 1637 0110 D3F88820 		ldr	r2, [r3, #136]
 1638 0114 02F04062 		and	r2, r2, #201326592
 1639 0118 4267     		str	r2, [r0, #116]
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1640              		.loc 1 1049 0
 1641 011a D3F88820 		ldr	r2, [r3, #136]
 1642 011e 02F04062 		and	r2, r2, #201326592
 1643 0122 8267     		str	r2, [r0, #120]
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
ARM GAS  /tmp/ccHdySgy.s 			page 96


 1644              		.loc 1 1053 0
 1645 0124 D3F88820 		ldr	r2, [r3, #136]
 1646 0128 02F04052 		and	r2, r2, #805306368
 1647 012c C267     		str	r2, [r0, #124]
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 1648              		.loc 1 1058 0
 1649 012e D3F88820 		ldr	r2, [r3, #136]
 1650 0132 02F08042 		and	r2, r2, #1073741824
 1651 0136 C0F88020 		str	r2, [r0, #128]
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1652              		.loc 1 1063 0
 1653 013a D3F88830 		ldr	r3, [r3, #136]
 1654 013e 03F00043 		and	r3, r3, #-2147483648
 1655 0142 C0F88430 		str	r3, [r0, #132]
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1656              		.loc 1 1085 0
 1657 0146 5DF8044B 		ldr	r4, [sp], #4
 1658              	.LCFI7:
 1659              		.cfi_restore 4
 1660              		.cfi_def_cfa_offset 0
 1661 014a 7047     		bx	lr
 1662              	.L178:
 1663              		.align	2
 1664              	.L177:
 1665 014c FFFF1F00 		.word	2097151
 1666 0150 00100240 		.word	1073876992
 1667              		.cfi_endproc
 1668              	.LFE124:
 1670              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1671              		.align	1
 1672              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1673              		.syntax unified
 1674              		.thumb
 1675              		.thumb_func
 1676              		.fpu fpv4-sp-d16
 1678              	HAL_RCCEx_GetPeriphCLKFreq:
 1679              	.LFB125:
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 1680              		.loc 1 1169 0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              	.LVL151:
 1685 0000 08B5     		push	{r3, lr}
 1686              	.LCFI8:
 1687              		.cfi_def_cfa_offset 8
 1688              		.cfi_offset 3, -8
 1689              		.cfi_offset 14, -4
 1690              	.LVL152:
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1691              		.loc 1 1179 0
 1692 0002 B0F5003F 		cmp	r0, #131072
 1693 0006 39D0     		beq	.L345
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1694              		.loc 1 1215 0
 1695 0008 BE4B     		ldr	r3, .L391
 1696 000a DB68     		ldr	r3, [r3, #12]
ARM GAS  /tmp/ccHdySgy.s 			page 97


 1697 000c 03F00303 		and	r3, r3, #3
 1698              	.LVL153:
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1699              		.loc 1 1218 0
 1700 0010 022B     		cmp	r3, #2
 1701 0012 7AD0     		beq	.L186
 1702 0014 032B     		cmp	r3, #3
 1703 0016 7FD0     		beq	.L187
 1704 0018 012B     		cmp	r3, #1
 1705 001a 5ED0     		beq	.L346
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1706              		.loc 1 1253 0
 1707 001c 0021     		movs	r1, #0
 1708              	.LVL154:
 1709              	.L185:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1710              		.loc 1 1257 0
 1711 001e B0F5007F 		cmp	r0, #512
 1712 0022 00F02D83 		beq	.L191
 1713 0026 00F2D280 		bhi	.L192
 1714 002a 1028     		cmp	r0, #16
 1715 002c 00F04082 		beq	.L193
 1716 0030 00F29080 		bhi	.L194
 1717 0034 0228     		cmp	r0, #2
 1718 0036 00F0CC81 		beq	.L195
 1719 003a 7AD9     		bls	.L347
 1720 003c 0428     		cmp	r0, #4
 1721 003e 00F0F981 		beq	.L198
 1722 0042 0828     		cmp	r0, #8
 1723 0044 40F07F83 		bne	.L289
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1724              		.loc 1 1541 0
 1725 0048 AE4B     		ldr	r3, .L391
 1726 004a D3F88830 		ldr	r3, [r3, #136]
 1727 004e 03F0C003 		and	r3, r3, #192
 1728              	.LVL155:
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1729              		.loc 1 1543 0
 1730 0052 402B     		cmp	r3, #64
 1731 0054 00F01E82 		beq	.L238
 1732 0058 40F21682 		bls	.L348
 1733 005c 802B     		cmp	r3, #128
 1734 005e 00F01C82 		beq	.L241
 1735 0062 C02B     		cmp	r3, #192
 1736 0064 40F08383 		bne	.L306
1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1737              		.loc 1 1558 0
 1738 0068 A64B     		ldr	r3, .L391
 1739              	.LVL156:
 1740 006a D3F89030 		ldr	r3, [r3, #144]
 1741 006e 13F0020F 		tst	r3, #2
 1742 0072 00F01B82 		beq	.L349
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1743              		.loc 1 1560 0
 1744 0076 4FF40040 		mov	r0, #32768
 1745              	.LVL157:
 1746 007a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccHdySgy.s 			page 98


 1747              	.LVL158:
 1748              	.L345:
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1749              		.loc 1 1182 0
 1750 007c A14B     		ldr	r3, .L391
 1751 007e D3F89030 		ldr	r3, [r3, #144]
 1752 0082 03F44073 		and	r3, r3, #768
 1753              	.LVL159:
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1754              		.loc 1 1184 0
 1755 0086 B3F5007F 		cmp	r3, #512
 1756 008a 12D0     		beq	.L182
 1757 008c B3F5407F 		cmp	r3, #768
 1758 0090 1AD0     		beq	.L183
 1759 0092 B3F5807F 		cmp	r3, #256
 1760 0096 01D0     		beq	.L350
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1761              		.loc 1 1170 0
 1762 0098 0020     		movs	r0, #0
 1763              	.LVL160:
 1764 009a 08BD     		pop	{r3, pc}
 1765              	.LVL161:
 1766              	.L350:
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1767              		.loc 1 1188 0
 1768 009c 994B     		ldr	r3, .L391
 1769              	.LVL162:
 1770 009e D3F89030 		ldr	r3, [r3, #144]
 1771 00a2 13F0020F 		tst	r3, #2
 1772 00a6 02D0     		beq	.L351
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1773              		.loc 1 1190 0
 1774 00a8 4FF40040 		mov	r0, #32768
 1775              	.LVL163:
 1776 00ac 08BD     		pop	{r3, pc}
 1777              	.LVL164:
 1778              	.L351:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1779              		.loc 1 1170 0
 1780 00ae 0020     		movs	r0, #0
 1781              	.LVL165:
 1782 00b0 08BD     		pop	{r3, pc}
 1783              	.LVL166:
 1784              	.L182:
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1785              		.loc 1 1195 0
 1786 00b2 944B     		ldr	r3, .L391
 1787              	.LVL167:
 1788 00b4 D3F89430 		ldr	r3, [r3, #148]
 1789 00b8 13F0020F 		tst	r3, #2
 1790 00bc 02D0     		beq	.L352
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1791              		.loc 1 1197 0
 1792 00be 4FF4FA40 		mov	r0, #32000
 1793              	.LVL168:
 1794 00c2 08BD     		pop	{r3, pc}
 1795              	.LVL169:
ARM GAS  /tmp/ccHdySgy.s 			page 99


 1796              	.L352:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1797              		.loc 1 1170 0
 1798 00c4 0020     		movs	r0, #0
 1799              	.LVL170:
 1800 00c6 08BD     		pop	{r3, pc}
 1801              	.LVL171:
 1802              	.L183:
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1803              		.loc 1 1202 0
 1804 00c8 8E4B     		ldr	r3, .L391
 1805              	.LVL172:
 1806 00ca 1B68     		ldr	r3, [r3]
 1807 00cc 13F4003F 		tst	r3, #131072
 1808 00d0 01D0     		beq	.L353
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1809              		.loc 1 1204 0
 1810 00d2 8D48     		ldr	r0, .L391+4
 1811              	.LVL173:
 1812 00d4 08BD     		pop	{r3, pc}
 1813              	.LVL174:
 1814              	.L353:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1815              		.loc 1 1170 0
 1816 00d6 0020     		movs	r0, #0
 1817              	.LVL175:
 1818 00d8 08BD     		pop	{r3, pc}
 1819              	.LVL176:
 1820              	.L346:
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1821              		.loc 1 1221 0
 1822 00da 8A4B     		ldr	r3, .L391
 1823              	.LVL177:
 1824 00dc 1B68     		ldr	r3, [r3]
 1825 00de 13F0020F 		tst	r3, #2
 1826 00e2 20D0     		beq	.L286
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1827              		.loc 1 1224 0
 1828 00e4 874B     		ldr	r3, .L391
 1829 00e6 1B68     		ldr	r3, [r3]
 1830 00e8 13F0080F 		tst	r3, #8
 1831 00ec 07D0     		beq	.L189
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1832              		.loc 1 1224 0 is_stmt 0 discriminator 1
 1833 00ee 854B     		ldr	r3, .L391
 1834 00f0 1B68     		ldr	r3, [r3]
 1835 00f2 C3F30313 		ubfx	r3, r3, #4, #4
 1836              	.L190:
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1837              		.loc 1 1224 0 discriminator 4
 1838 00f6 854A     		ldr	r2, .L391+8
 1839 00f8 52F82310 		ldr	r1, [r2, r3, lsl #2]
 1840              	.LVL178:
 1841 00fc 8FE7     		b	.L185
 1842              	.LVL179:
 1843              	.L189:
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccHdySgy.s 			page 100


 1844              		.loc 1 1224 0 discriminator 2
 1845 00fe 814B     		ldr	r3, .L391
 1846 0100 D3F89430 		ldr	r3, [r3, #148]
 1847 0104 C3F30323 		ubfx	r3, r3, #8, #4
 1848 0108 F5E7     		b	.L190
 1849              	.LVL180:
 1850              	.L186:
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1851              		.loc 1 1232 0 is_stmt 1
 1852 010a 7E4B     		ldr	r3, .L391
 1853              	.LVL181:
 1854 010c 1B68     		ldr	r3, [r3]
 1855 010e 13F4806F 		tst	r3, #1024
 1856 0112 0AD0     		beq	.L287
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1857              		.loc 1 1234 0
 1858 0114 7E49     		ldr	r1, .L391+12
 1859 0116 82E7     		b	.L185
 1860              	.LVL182:
 1861              	.L187:
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1862              		.loc 1 1242 0
 1863 0118 7A4B     		ldr	r3, .L391
 1864              	.LVL183:
 1865 011a 1B68     		ldr	r3, [r3]
 1866 011c 13F4003F 		tst	r3, #131072
 1867 0120 05D0     		beq	.L288
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1868              		.loc 1 1244 0
 1869 0122 7C49     		ldr	r1, .L391+16
 1870 0124 7BE7     		b	.L185
 1871              	.L286:
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1872              		.loc 1 1228 0
 1873 0126 0021     		movs	r1, #0
 1874 0128 79E7     		b	.L185
 1875              	.L287:
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1876              		.loc 1 1238 0
 1877 012a 0021     		movs	r1, #0
 1878 012c 77E7     		b	.L185
 1879              	.L288:
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1880              		.loc 1 1248 0
 1881 012e 0021     		movs	r1, #0
 1882 0130 75E7     		b	.L185
 1883              	.LVL184:
 1884              	.L347:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1885              		.loc 1 1257 0
 1886 0132 0128     		cmp	r0, #1
 1887 0134 40F00783 		bne	.L289
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1888              		.loc 1 1436 0
 1889 0138 724B     		ldr	r3, .L391
 1890 013a D3F88830 		ldr	r3, [r3, #136]
 1891 013e 03F00303 		and	r3, r3, #3
ARM GAS  /tmp/ccHdySgy.s 			page 101


 1892              	.LVL185:
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1893              		.loc 1 1438 0
 1894 0142 032B     		cmp	r3, #3
 1895 0144 00F20D83 		bhi	.L297
 1896 0148 DFE813F0 		tbh	[pc, r3, lsl #1]
 1897              	.L224:
 1898 014c 2901     		.2byte	(.L223-.L224)/2
 1899 014e 2C01     		.2byte	(.L225-.L224)/2
 1900 0150 2F01     		.2byte	(.L226-.L224)/2
 1901 0152 3801     		.2byte	(.L227-.L224)/2
 1902              	.LVL186:
 1903              		.p2align 1
 1904              	.L194:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1905              		.loc 1 1257 0
 1906 0154 4028     		cmp	r0, #64
 1907 0156 00F03682 		beq	.L200
 1908 015a 18D9     		bls	.L354
 1909 015c 8028     		cmp	r0, #128
 1910 015e 00F05482 		beq	.L203
 1911 0162 B0F5807F 		cmp	r0, #256
 1912 0166 40F0EE82 		bne	.L289
1813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1913              		.loc 1 1813 0
 1914 016a 664B     		ldr	r3, .L391
 1915 016c D3F88830 		ldr	r3, [r3, #136]
 1916 0170 03F44033 		and	r3, r3, #196608
 1917              	.LVL187:
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1918              		.loc 1 1815 0
 1919 0174 B3F5803F 		cmp	r3, #65536
 1920 0178 00F06782 		beq	.L263
 1921 017c B3F5003F 		cmp	r3, #131072
 1922 0180 00F06682 		beq	.L264
 1923 0184 002B     		cmp	r3, #0
 1924 0186 00F05D82 		beq	.L355
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1925              		.loc 1 1170 0
 1926 018a 0020     		movs	r0, #0
 1927              	.LVL188:
 1928 018c 08BD     		pop	{r3, pc}
 1929              	.LVL189:
 1930              	.L354:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1931              		.loc 1 1257 0
 1932 018e 2028     		cmp	r0, #32
 1933 0190 40F0D982 		bne	.L289
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1934              		.loc 1 1613 0
 1935 0194 5B4B     		ldr	r3, .L391
 1936 0196 D3F88830 		ldr	r3, [r3, #136]
 1937 019a 03F44063 		and	r3, r3, #3072
 1938              	.LVL190:
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1939              		.loc 1 1615 0
 1940 019e B3F5806F 		cmp	r3, #1024
ARM GAS  /tmp/ccHdySgy.s 			page 102


 1941 01a2 00F0B881 		beq	.L248
 1942 01a6 40F2B081 		bls	.L356
 1943 01aa B3F5006F 		cmp	r3, #2048
 1944 01ae 00F0B581 		beq	.L251
 1945 01b2 B3F5406F 		cmp	r3, #3072
 1946 01b6 40F0DE82 		bne	.L312
1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1947              		.loc 1 1630 0
 1948 01ba 524B     		ldr	r3, .L391
 1949              	.LVL191:
 1950 01bc D3F89030 		ldr	r3, [r3, #144]
 1951 01c0 13F0020F 		tst	r3, #2
 1952 01c4 00F0B381 		beq	.L357
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1953              		.loc 1 1632 0
 1954 01c8 4FF40040 		mov	r0, #32768
 1955              	.LVL192:
 1956 01cc 08BD     		pop	{r3, pc}
 1957              	.LVL193:
 1958              	.L192:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1959              		.loc 1 1257 0
 1960 01ce B0F5804F 		cmp	r0, #16384
 1961 01d2 00F0AE81 		beq	.L205
 1962 01d6 14D9     		bls	.L358
 1963 01d8 B0F5802F 		cmp	r0, #262144
 1964 01dc 42D0     		beq	.L211
 1965 01de 64D8     		bhi	.L212
 1966 01e0 B0F5004F 		cmp	r0, #32768
 1967 01e4 00F09A82 		beq	.L213
 1968 01e8 B0F5803F 		cmp	r0, #65536
 1969 01ec 40F0AB82 		bne	.L289
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1970              		.loc 1 1701 0
 1971 01f0 444B     		ldr	r3, .L391
 1972 01f2 D3F88830 		ldr	r3, [r3, #136]
 1973              	.LVL194:
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1974              		.loc 1 1703 0
 1975 01f6 002B     		cmp	r3, #0
 1976 01f8 C0F2E281 		blt	.L256
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1977              		.loc 1 1705 0
 1978 01fc FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 1979              	.LVL195:
 1980 0200 08BD     		pop	{r3, pc}
 1981              	.LVL196:
 1982              	.L358:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1983              		.loc 1 1257 0
 1984 0202 B0F5006F 		cmp	r0, #2048
 1985 0206 67D0     		beq	.L207
 1986 0208 07D9     		bls	.L359
 1987 020a B0F5805F 		cmp	r0, #4096
 1988 020e 25D1     		bne	.L360
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1989              		.loc 1 1270 0
ARM GAS  /tmp/ccHdySgy.s 			page 103


 1990 0210 4FF48050 		mov	r0, #4096
 1991              	.LVL197:
 1992 0214 FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1993              	.LVL198:
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1994              		.loc 1 1271 0
 1995 0218 08BD     		pop	{r3, pc}
 1996              	.LVL199:
 1997              	.L359:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1998              		.loc 1 1257 0
 1999 021a B0F5806F 		cmp	r0, #1024
 2000 021e 40F09282 		bne	.L289
1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2001              		.loc 1 1907 0
 2002 0222 384B     		ldr	r3, .L391
 2003 0224 D3F88830 		ldr	r3, [r3, #136]
 2004 0228 03F44013 		and	r3, r3, #3145728
 2005              	.LVL200:
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2006              		.loc 1 1909 0
 2007 022c B3F5801F 		cmp	r3, #1048576
 2008 0230 00F05E82 		beq	.L274
 2009 0234 40F25782 		bls	.L361
 2010 0238 B3F5001F 		cmp	r3, #2097152
 2011 023c 00F06382 		beq	.L277
 2012 0240 B3F5401F 		cmp	r3, #3145728
 2013 0244 40F09F82 		bne	.L330
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2014              		.loc 1 1927 0
 2015 0248 2E4B     		ldr	r3, .L391
 2016              	.LVL201:
 2017 024a D3F89030 		ldr	r3, [r3, #144]
 2018 024e 13F0020F 		tst	r3, #2
 2019 0252 00F06182 		beq	.L362
1929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2020              		.loc 1 1929 0
 2021 0256 4FF40040 		mov	r0, #32768
 2022              	.LVL202:
 2023 025a 08BD     		pop	{r3, pc}
 2024              	.LVL203:
 2025              	.L360:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2026              		.loc 1 1257 0
 2027 025c B0F5005F 		cmp	r0, #8192
 2028 0260 40F07182 		bne	.L289
 2029              	.L211:
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2030              		.loc 1 1289 0
 2031 0264 274B     		ldr	r3, .L391
 2032 0266 D3F88800 		ldr	r0, [r3, #136]
 2033              	.LVL204:
 2034 026a 00F04060 		and	r0, r0, #201326592
 2035              	.LVL205:
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2036              		.loc 1 1291 0
 2037 026e B0F1806F 		cmp	r0, #67108864
ARM GAS  /tmp/ccHdySgy.s 			page 104


 2038 0272 73D0     		beq	.L216
 2039 0274 35D9     		bls	.L363
 2040 0276 B0F1006F 		cmp	r0, #134217728
 2041 027a 4FD0     		beq	.L219
 2042 027c B0F1406F 		cmp	r0, #201326592
 2043 0280 40F06382 		bne	.L290
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2044              		.loc 1 1294 0
 2045 0284 1F4B     		ldr	r3, .L391
 2046 0286 1B68     		ldr	r3, [r3]
 2047 0288 13F0020F 		tst	r3, #2
 2048 028c 00F05F82 		beq	.L291
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2049              		.loc 1 1297 0
 2050 0290 1C4B     		ldr	r3, .L391
 2051 0292 1B68     		ldr	r3, [r3]
 2052 0294 13F0080F 		tst	r3, #8
 2053 0298 2ED0     		beq	.L221
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2054              		.loc 1 1297 0 is_stmt 0 discriminator 1
 2055 029a 1A4B     		ldr	r3, .L391
 2056 029c 1B68     		ldr	r3, [r3]
 2057 029e C3F30313 		ubfx	r3, r3, #4, #4
 2058              	.L222:
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2059              		.loc 1 1297 0 discriminator 4
 2060 02a2 1A4A     		ldr	r2, .L391+8
 2061 02a4 52F82300 		ldr	r0, [r2, r3, lsl #2]
 2062              	.LVL206:
 2063 02a8 08BD     		pop	{r3, pc}
 2064              	.LVL207:
 2065              	.L212:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 2066              		.loc 1 1257 0 is_stmt 1
 2067 02aa B0F5002F 		cmp	r0, #524288
 2068 02ae D9D0     		beq	.L211
 2069 02b0 B0F5801F 		cmp	r0, #1048576
 2070 02b4 40F04782 		bne	.L289
1842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2071              		.loc 1 1842 0
 2072 02b8 124B     		ldr	r3, .L391
 2073 02ba D3F89C30 		ldr	r3, [r3, #156]
 2074 02be 03F00303 		and	r3, r3, #3
 2075              	.LVL208:
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2076              		.loc 1 1844 0
 2077 02c2 012B     		cmp	r3, #1
 2078 02c4 00F0D081 		beq	.L266
 2079 02c8 002B     		cmp	r3, #0
 2080 02ca 00F0CA81 		beq	.L267
 2081 02ce 022B     		cmp	r3, #2
 2082 02d0 00F0CD81 		beq	.L268
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2083              		.loc 1 1170 0
 2084 02d4 0020     		movs	r0, #0
 2085              	.LVL209:
 2086 02d6 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccHdySgy.s 			page 105


 2087              	.LVL210:
 2088              	.L207:
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 2089              		.loc 1 1262 0
 2090 02d8 4FF40060 		mov	r0, #2048
 2091              	.LVL211:
 2092 02dc FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 2093              	.LVL212:
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2094              		.loc 1 1263 0
 2095 02e0 08BD     		pop	{r3, pc}
 2096              	.LVL213:
 2097              	.L363:
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2098              		.loc 1 1291 0
 2099 02e2 0028     		cmp	r0, #0
 2100 02e4 40F03182 		bne	.L290
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2101              		.loc 1 1336 0
 2102 02e8 064B     		ldr	r3, .L391
 2103 02ea D3F89830 		ldr	r3, [r3, #152]
 2104 02ee 13F0020F 		tst	r3, #2
 2105 02f2 53D0     		beq	.L364
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2106              		.loc 1 1338 0
 2107 02f4 0848     		ldr	r0, .L391+20
 2108              	.LVL214:
 2109 02f6 08BD     		pop	{r3, pc}
 2110              	.LVL215:
 2111              	.L221:
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2112              		.loc 1 1297 0 discriminator 2
 2113 02f8 024B     		ldr	r3, .L391
 2114 02fa D3F89430 		ldr	r3, [r3, #148]
 2115 02fe C3F30323 		ubfx	r3, r3, #8, #4
 2116 0302 CEE7     		b	.L222
 2117              	.L392:
 2118              		.align	2
 2119              	.L391:
 2120 0304 00100240 		.word	1073876992
 2121 0308 90D00300 		.word	250000
 2122 030c 00000000 		.word	MSIRangeTable
 2123 0310 0024F400 		.word	16000000
 2124 0314 00127A00 		.word	8000000
 2125 0318 006CDC02 		.word	48000000
 2126              	.L219:
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2127              		.loc 1 1301 0
 2128 031c B44B     		ldr	r3, .L393
 2129 031e 1B68     		ldr	r3, [r3]
 2130 0320 13F0007F 		tst	r3, #33554432
 2131 0324 00F01582 		beq	.L292
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2132              		.loc 1 1303 0
 2133 0328 B14B     		ldr	r3, .L393
 2134 032a DB68     		ldr	r3, [r3, #12]
 2135 032c 13F4801F 		tst	r3, #1048576
ARM GAS  /tmp/ccHdySgy.s 			page 106


 2136 0330 00F01182 		beq	.L293
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
 2137              		.loc 1 1306 0
 2138 0334 AE4B     		ldr	r3, .L393
 2139 0336 D868     		ldr	r0, [r3, #12]
 2140              	.LVL216:
 2141 0338 C0F30210 		ubfx	r0, r0, #4, #3
 2142 033c 0130     		adds	r0, r0, #1
 2143 033e B1FBF0F1 		udiv	r1, r1, r0
 2144              	.LVL217:
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
 2145              		.loc 1 1308 0
 2146 0342 D868     		ldr	r0, [r3, #12]
 2147 0344 C0F30620 		ubfx	r0, r0, #8, #7
 2148              	.LVL218:
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2149              		.loc 1 1309 0
 2150 0348 00FB01F0 		mul	r0, r0, r1
 2151              	.LVL219:
 2152 034c DB68     		ldr	r3, [r3, #12]
 2153 034e C3F34153 		ubfx	r3, r3, #21, #2
 2154 0352 0133     		adds	r3, r3, #1
 2155 0354 5B00     		lsls	r3, r3, #1
 2156 0356 B0FBF3F0 		udiv	r0, r0, r3
 2157              	.LVL220:
 2158 035a 08BD     		pop	{r3, pc}
 2159              	.LVL221:
 2160              	.L216:
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2161              		.loc 1 1315 0
 2162 035c A44B     		ldr	r3, .L393
 2163 035e 1B68     		ldr	r3, [r3]
 2164 0360 13F0006F 		tst	r3, #134217728
 2165 0364 00F0F981 		beq	.L294
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2166              		.loc 1 1317 0
 2167 0368 A14B     		ldr	r3, .L393
 2168 036a 1B69     		ldr	r3, [r3, #16]
 2169 036c 13F4801F 		tst	r3, #1048576
 2170 0370 00F0F581 		beq	.L295
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2171              		.loc 1 1325 0
 2172 0374 9E4B     		ldr	r3, .L393
 2173 0376 D868     		ldr	r0, [r3, #12]
 2174              	.LVL222:
 2175 0378 C0F30210 		ubfx	r0, r0, #4, #3
 2176 037c 0130     		adds	r0, r0, #1
 2177 037e B1FBF0F1 		udiv	r1, r1, r0
 2178              	.LVL223:
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q)
 2179              		.loc 1 1328 0
 2180 0382 1869     		ldr	r0, [r3, #16]
 2181 0384 C0F30620 		ubfx	r0, r0, #8, #7
 2182              	.LVL224:
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2183              		.loc 1 1329 0
 2184 0388 00FB01F0 		mul	r0, r0, r1
ARM GAS  /tmp/ccHdySgy.s 			page 107


 2185              	.LVL225:
 2186 038c 1B69     		ldr	r3, [r3, #16]
 2187 038e C3F34153 		ubfx	r3, r3, #21, #2
 2188 0392 0133     		adds	r3, r3, #1
 2189 0394 5B00     		lsls	r3, r3, #1
 2190 0396 B0FBF3F0 		udiv	r0, r0, r3
 2191              	.LVL226:
 2192 039a 08BD     		pop	{r3, pc}
 2193              	.LVL227:
 2194              	.L364:
 2195 039c 08BD     		pop	{r3, pc}
 2196              	.LVL228:
 2197              	.L223:
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2198              		.loc 1 1441 0
 2199 039e FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 2200              	.LVL229:
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
 2201              		.loc 1 1442 0
 2202 03a2 08BD     		pop	{r3, pc}
 2203              	.LVL230:
 2204              	.L225:
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2205              		.loc 1 1444 0
 2206 03a4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2207              	.LVL231:
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
 2208              		.loc 1 1445 0
 2209 03a8 08BD     		pop	{r3, pc}
 2210              	.LVL232:
 2211              	.L226:
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2212              		.loc 1 1447 0
 2213 03aa 914B     		ldr	r3, .L393
 2214              	.LVL233:
 2215 03ac 1B68     		ldr	r3, [r3]
 2216 03ae 13F4806F 		tst	r3, #1024
 2217 03b2 01D0     		beq	.L365
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2218              		.loc 1 1449 0
 2219 03b4 8F48     		ldr	r0, .L393+4
 2220              	.LVL234:
 2221 03b6 08BD     		pop	{r3, pc}
 2222              	.LVL235:
 2223              	.L365:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2224              		.loc 1 1170 0
 2225 03b8 0020     		movs	r0, #0
 2226              	.LVL236:
 2227 03ba 08BD     		pop	{r3, pc}
 2228              	.LVL237:
 2229              	.L227:
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2230              		.loc 1 1453 0
 2231 03bc 8C4B     		ldr	r3, .L393
 2232              	.LVL238:
 2233 03be D3F89030 		ldr	r3, [r3, #144]
ARM GAS  /tmp/ccHdySgy.s 			page 108


 2234 03c2 13F0020F 		tst	r3, #2
 2235 03c6 02D0     		beq	.L366
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2236              		.loc 1 1455 0
 2237 03c8 4FF40040 		mov	r0, #32768
 2238              	.LVL239:
 2239 03cc 08BD     		pop	{r3, pc}
 2240              	.LVL240:
 2241              	.L366:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2242              		.loc 1 1170 0
 2243 03ce 0020     		movs	r0, #0
 2244              	.LVL241:
 2245 03d0 08BD     		pop	{r3, pc}
 2246              	.LVL242:
 2247              	.L195:
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2248              		.loc 1 1469 0
 2249 03d2 874B     		ldr	r3, .L393
 2250 03d4 D3F88830 		ldr	r3, [r3, #136]
 2251 03d8 03F00C03 		and	r3, r3, #12
 2252              	.LVL243:
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2253              		.loc 1 1471 0
 2254 03dc 0C2B     		cmp	r3, #12
 2255 03de 00F2C281 		bhi	.L300
 2256 03e2 DFE813F0 		tbh	[pc, r3, lsl #1]
 2257              	.L229:
 2258 03e6 0D00     		.2byte	(.L228-.L229)/2
 2259 03e8 C001     		.2byte	(.L300-.L229)/2
 2260 03ea C001     		.2byte	(.L300-.L229)/2
 2261 03ec C001     		.2byte	(.L300-.L229)/2
 2262 03ee 1000     		.2byte	(.L230-.L229)/2
 2263 03f0 C001     		.2byte	(.L300-.L229)/2
 2264 03f2 C001     		.2byte	(.L300-.L229)/2
 2265 03f4 C001     		.2byte	(.L300-.L229)/2
 2266 03f6 1300     		.2byte	(.L231-.L229)/2
 2267 03f8 C001     		.2byte	(.L300-.L229)/2
 2268 03fa C001     		.2byte	(.L300-.L229)/2
 2269 03fc C001     		.2byte	(.L300-.L229)/2
 2270 03fe 1C00     		.2byte	(.L232-.L229)/2
 2271              		.p2align 1
 2272              	.L228:
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2273              		.loc 1 1474 0
 2274 0400 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2275              	.LVL244:
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
 2276              		.loc 1 1475 0
 2277 0404 08BD     		pop	{r3, pc}
 2278              	.LVL245:
 2279              	.L230:
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2280              		.loc 1 1477 0
 2281 0406 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2282              	.LVL246:
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
ARM GAS  /tmp/ccHdySgy.s 			page 109


 2283              		.loc 1 1478 0
 2284 040a 08BD     		pop	{r3, pc}
 2285              	.LVL247:
 2286              	.L231:
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2287              		.loc 1 1480 0
 2288 040c 784B     		ldr	r3, .L393
 2289              	.LVL248:
 2290 040e 1B68     		ldr	r3, [r3]
 2291 0410 13F4806F 		tst	r3, #1024
 2292 0414 01D0     		beq	.L367
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2293              		.loc 1 1482 0
 2294 0416 7748     		ldr	r0, .L393+4
 2295              	.LVL249:
 2296 0418 08BD     		pop	{r3, pc}
 2297              	.LVL250:
 2298              	.L367:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2299              		.loc 1 1170 0
 2300 041a 0020     		movs	r0, #0
 2301              	.LVL251:
 2302 041c 08BD     		pop	{r3, pc}
 2303              	.LVL252:
 2304              	.L232:
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2305              		.loc 1 1486 0
 2306 041e 744B     		ldr	r3, .L393
 2307              	.LVL253:
 2308 0420 D3F89030 		ldr	r3, [r3, #144]
 2309 0424 13F0020F 		tst	r3, #2
 2310 0428 02D0     		beq	.L368
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2311              		.loc 1 1488 0
 2312 042a 4FF40040 		mov	r0, #32768
 2313              	.LVL254:
 2314 042e 08BD     		pop	{r3, pc}
 2315              	.LVL255:
 2316              	.L368:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2317              		.loc 1 1170 0
 2318 0430 0020     		movs	r0, #0
 2319              	.LVL256:
 2320 0432 08BD     		pop	{r3, pc}
 2321              	.LVL257:
 2322              	.L198:
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2323              		.loc 1 1504 0
 2324 0434 6E4B     		ldr	r3, .L393
 2325 0436 D3F88830 		ldr	r3, [r3, #136]
 2326 043a 03F03003 		and	r3, r3, #48
 2327              	.LVL258:
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2328              		.loc 1 1506 0
 2329 043e 102B     		cmp	r3, #16
 2330 0440 14D0     		beq	.L233
 2331 0442 0DD9     		bls	.L369
ARM GAS  /tmp/ccHdySgy.s 			page 110


 2332 0444 202B     		cmp	r3, #32
 2333 0446 14D0     		beq	.L236
 2334 0448 302B     		cmp	r3, #48
 2335 044a 40F08E81 		bne	.L303
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2336              		.loc 1 1521 0
 2337 044e 684B     		ldr	r3, .L393
 2338              	.LVL259:
 2339 0450 D3F89030 		ldr	r3, [r3, #144]
 2340 0454 13F0020F 		tst	r3, #2
 2341 0458 14D0     		beq	.L370
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2342              		.loc 1 1523 0
 2343 045a 4FF40040 		mov	r0, #32768
 2344              	.LVL260:
 2345 045e 08BD     		pop	{r3, pc}
 2346              	.LVL261:
 2347              	.L369:
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2348              		.loc 1 1506 0
 2349 0460 002B     		cmp	r3, #0
 2350 0462 40F08281 		bne	.L303
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2351              		.loc 1 1509 0
 2352 0466 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2353              	.LVL262:
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
 2354              		.loc 1 1510 0
 2355 046a 08BD     		pop	{r3, pc}
 2356              	.LVL263:
 2357              	.L233:
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2358              		.loc 1 1512 0
 2359 046c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2360              	.LVL264:
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
 2361              		.loc 1 1513 0
 2362 0470 08BD     		pop	{r3, pc}
 2363              	.LVL265:
 2364              	.L236:
1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2365              		.loc 1 1515 0
 2366 0472 5F4B     		ldr	r3, .L393
 2367              	.LVL266:
 2368 0474 1B68     		ldr	r3, [r3]
 2369 0476 13F4806F 		tst	r3, #1024
 2370 047a 01D0     		beq	.L371
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2371              		.loc 1 1517 0
 2372 047c 5D48     		ldr	r0, .L393+4
 2373              	.LVL267:
 2374 047e 08BD     		pop	{r3, pc}
 2375              	.LVL268:
 2376              	.L371:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2377              		.loc 1 1170 0
 2378 0480 0020     		movs	r0, #0
ARM GAS  /tmp/ccHdySgy.s 			page 111


 2379              	.LVL269:
 2380 0482 08BD     		pop	{r3, pc}
 2381              	.LVL270:
 2382              	.L370:
 2383 0484 0020     		movs	r0, #0
 2384              	.LVL271:
 2385 0486 08BD     		pop	{r3, pc}
 2386              	.LVL272:
 2387              	.L348:
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2388              		.loc 1 1543 0
 2389 0488 002B     		cmp	r3, #0
 2390 048a 40F07081 		bne	.L306
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2391              		.loc 1 1546 0
 2392 048e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2393              	.LVL273:
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
 2394              		.loc 1 1547 0
 2395 0492 08BD     		pop	{r3, pc}
 2396              	.LVL274:
 2397              	.L238:
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2398              		.loc 1 1549 0
 2399 0494 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2400              	.LVL275:
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
 2401              		.loc 1 1550 0
 2402 0498 08BD     		pop	{r3, pc}
 2403              	.LVL276:
 2404              	.L241:
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2405              		.loc 1 1552 0
 2406 049a 554B     		ldr	r3, .L393
 2407              	.LVL277:
 2408 049c 1B68     		ldr	r3, [r3]
 2409 049e 13F4806F 		tst	r3, #1024
 2410 04a2 01D0     		beq	.L372
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2411              		.loc 1 1554 0
 2412 04a4 5348     		ldr	r0, .L393+4
 2413              	.LVL278:
 2414 04a6 08BD     		pop	{r3, pc}
 2415              	.LVL279:
 2416              	.L372:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2417              		.loc 1 1170 0
 2418 04a8 0020     		movs	r0, #0
 2419              	.LVL280:
 2420 04aa 08BD     		pop	{r3, pc}
 2421              	.LVL281:
 2422              	.L349:
 2423 04ac 0020     		movs	r0, #0
 2424              	.LVL282:
 2425 04ae 08BD     		pop	{r3, pc}
 2426              	.LVL283:
 2427              	.L193:
ARM GAS  /tmp/ccHdySgy.s 			page 112


1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2428              		.loc 1 1578 0
 2429 04b0 4F4B     		ldr	r3, .L393
 2430 04b2 D3F88830 		ldr	r3, [r3, #136]
 2431 04b6 03F44073 		and	r3, r3, #768
 2432              	.LVL284:
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2433              		.loc 1 1580 0
 2434 04ba B3F5807F 		cmp	r3, #256
 2435 04be 16D0     		beq	.L243
 2436 04c0 0FD9     		bls	.L373
 2437 04c2 B3F5007F 		cmp	r3, #512
 2438 04c6 15D0     		beq	.L246
 2439 04c8 B3F5407F 		cmp	r3, #768
 2440 04cc 40F05181 		bne	.L309
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2441              		.loc 1 1595 0
 2442 04d0 474B     		ldr	r3, .L393
 2443              	.LVL285:
 2444 04d2 D3F89030 		ldr	r3, [r3, #144]
 2445 04d6 13F0020F 		tst	r3, #2
 2446 04da 14D0     		beq	.L374
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2447              		.loc 1 1597 0
 2448 04dc 4FF40040 		mov	r0, #32768
 2449              	.LVL286:
 2450 04e0 08BD     		pop	{r3, pc}
 2451              	.LVL287:
 2452              	.L373:
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2453              		.loc 1 1580 0
 2454 04e2 002B     		cmp	r3, #0
 2455 04e4 40F04581 		bne	.L309
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2456              		.loc 1 1583 0
 2457 04e8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2458              	.LVL288:
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
 2459              		.loc 1 1584 0
 2460 04ec 08BD     		pop	{r3, pc}
 2461              	.LVL289:
 2462              	.L243:
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2463              		.loc 1 1586 0
 2464 04ee FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2465              	.LVL290:
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
 2466              		.loc 1 1587 0
 2467 04f2 08BD     		pop	{r3, pc}
 2468              	.LVL291:
 2469              	.L246:
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2470              		.loc 1 1589 0
 2471 04f4 3E4B     		ldr	r3, .L393
 2472              	.LVL292:
 2473 04f6 1B68     		ldr	r3, [r3]
 2474 04f8 13F4806F 		tst	r3, #1024
ARM GAS  /tmp/ccHdySgy.s 			page 113


 2475 04fc 01D0     		beq	.L375
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2476              		.loc 1 1591 0
 2477 04fe 3D48     		ldr	r0, .L393+4
 2478              	.LVL293:
 2479 0500 08BD     		pop	{r3, pc}
 2480              	.LVL294:
 2481              	.L375:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2482              		.loc 1 1170 0
 2483 0502 0020     		movs	r0, #0
 2484              	.LVL295:
 2485 0504 08BD     		pop	{r3, pc}
 2486              	.LVL296:
 2487              	.L374:
 2488 0506 0020     		movs	r0, #0
 2489              	.LVL297:
 2490 0508 08BD     		pop	{r3, pc}
 2491              	.LVL298:
 2492              	.L356:
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2493              		.loc 1 1615 0
 2494 050a 002B     		cmp	r3, #0
 2495 050c 40F03381 		bne	.L312
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2496              		.loc 1 1618 0
 2497 0510 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2498              	.LVL299:
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
 2499              		.loc 1 1619 0
 2500 0514 08BD     		pop	{r3, pc}
 2501              	.LVL300:
 2502              	.L248:
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2503              		.loc 1 1621 0
 2504 0516 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2505              	.LVL301:
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
 2506              		.loc 1 1622 0
 2507 051a 08BD     		pop	{r3, pc}
 2508              	.LVL302:
 2509              	.L251:
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2510              		.loc 1 1624 0
 2511 051c 344B     		ldr	r3, .L393
 2512              	.LVL303:
 2513 051e 1B68     		ldr	r3, [r3]
 2514 0520 13F4806F 		tst	r3, #1024
 2515 0524 01D0     		beq	.L376
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2516              		.loc 1 1626 0
 2517 0526 3348     		ldr	r0, .L393+4
 2518              	.LVL304:
 2519 0528 08BD     		pop	{r3, pc}
 2520              	.LVL305:
 2521              	.L376:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
ARM GAS  /tmp/ccHdySgy.s 			page 114


 2522              		.loc 1 1170 0
 2523 052a 0020     		movs	r0, #0
 2524              	.LVL306:
 2525 052c 08BD     		pop	{r3, pc}
 2526              	.LVL307:
 2527              	.L357:
 2528 052e 0020     		movs	r0, #0
 2529              	.LVL308:
 2530 0530 08BD     		pop	{r3, pc}
 2531              	.LVL309:
 2532              	.L205:
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2533              		.loc 1 1645 0
 2534 0532 2F4B     		ldr	r3, .L393
 2535 0534 D3F88830 		ldr	r3, [r3, #136]
 2536 0538 03F04053 		and	r3, r3, #805306368
 2537              	.LVL310:
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2538              		.loc 1 1647 0
 2539 053c B3F1005F 		cmp	r3, #536870912
 2540 0540 24D0     		beq	.L253
 2541 0542 B3F1405F 		cmp	r3, #805306368
 2542 0546 04D0     		beq	.L254
 2543 0548 B3F1805F 		cmp	r3, #268435456
 2544 054c 04D0     		beq	.L377
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2545              		.loc 1 1170 0
 2546 054e 0020     		movs	r0, #0
 2547              	.LVL311:
 2548 0550 08BD     		pop	{r3, pc}
 2549              	.LVL312:
 2550              	.L254:
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2551              		.loc 1 1650 0
 2552 0552 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2553              	.LVL313:
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 2554              		.loc 1 1651 0
 2555 0556 08BD     		pop	{r3, pc}
 2556              	.LVL314:
 2557              	.L377:
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2558              		.loc 1 1654 0
 2559 0558 254B     		ldr	r3, .L393
 2560              	.LVL315:
 2561 055a 1B69     		ldr	r3, [r3, #16]
 2562 055c 13F0807F 		tst	r3, #16777216
 2563 0560 00F00B81 		beq	.L316
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2564              		.loc 1 1662 0
 2565 0564 224B     		ldr	r3, .L393
 2566 0566 D868     		ldr	r0, [r3, #12]
 2567              	.LVL316:
 2568 0568 C0F30210 		ubfx	r0, r0, #4, #3
 2569 056c 0130     		adds	r0, r0, #1
 2570 056e B1FBF0F1 		udiv	r1, r1, r0
 2571              	.LVL317:
ARM GAS  /tmp/ccHdySgy.s 			page 115


1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >
 2572              		.loc 1 1665 0
 2573 0572 1869     		ldr	r0, [r3, #16]
 2574 0574 C0F30620 		ubfx	r0, r0, #8, #7
 2575              	.LVL318:
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2576              		.loc 1 1666 0
 2577 0578 00FB01F0 		mul	r0, r0, r1
 2578              	.LVL319:
 2579 057c 1B69     		ldr	r3, [r3, #16]
 2580 057e C3F34163 		ubfx	r3, r3, #25, #2
 2581 0582 0133     		adds	r3, r3, #1
 2582 0584 5B00     		lsls	r3, r3, #1
 2583 0586 B0FBF3F0 		udiv	r0, r0, r3
 2584              	.LVL320:
 2585 058a 08BD     		pop	{r3, pc}
 2586              	.LVL321:
 2587              	.L253:
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2588              		.loc 1 1672 0
 2589 058c 184B     		ldr	r3, .L393
 2590              	.LVL322:
 2591 058e 5B69     		ldr	r3, [r3, #20]
 2592 0590 13F0807F 		tst	r3, #16777216
 2593 0594 00F0F380 		beq	.L317
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2594              		.loc 1 1680 0
 2595 0598 154B     		ldr	r3, .L393
 2596 059a D868     		ldr	r0, [r3, #12]
 2597              	.LVL323:
 2598 059c C0F30210 		ubfx	r0, r0, #4, #3
 2599 05a0 0130     		adds	r0, r0, #1
 2600 05a2 B1FBF0F1 		udiv	r1, r1, r0
 2601              	.LVL324:
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >
 2602              		.loc 1 1683 0
 2603 05a6 5869     		ldr	r0, [r3, #20]
 2604 05a8 C0F30620 		ubfx	r0, r0, #8, #7
 2605              	.LVL325:
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2606              		.loc 1 1684 0
 2607 05ac 00FB01F0 		mul	r0, r0, r1
 2608              	.LVL326:
 2609 05b0 5B69     		ldr	r3, [r3, #20]
 2610 05b2 C3F34163 		ubfx	r3, r3, #25, #2
 2611 05b6 0133     		adds	r3, r3, #1
 2612 05b8 5B00     		lsls	r3, r3, #1
 2613 05ba B0FBF3F0 		udiv	r0, r0, r3
 2614              	.LVL327:
 2615 05be 08BD     		pop	{r3, pc}
 2616              	.LVL328:
 2617              	.L256:
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2618              		.loc 1 1709 0
 2619 05c0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2620              	.LVL329:
 2621 05c4 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccHdySgy.s 			page 116


 2622              	.LVL330:
 2623              	.L200:
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2624              		.loc 1 1755 0
 2625 05c6 0A4B     		ldr	r3, .L393
 2626 05c8 D3F88830 		ldr	r3, [r3, #136]
 2627 05cc 03F44053 		and	r3, r3, #12288
 2628              	.LVL331:
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2629              		.loc 1 1757 0
 2630 05d0 B3F5805F 		cmp	r3, #4096
 2631 05d4 08D0     		beq	.L257
 2632 05d6 B3F5005F 		cmp	r3, #8192
 2633 05da 0DD0     		beq	.L258
 2634 05dc 0BB1     		cbz	r3, .L378
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2635              		.loc 1 1170 0
 2636 05de 0020     		movs	r0, #0
 2637              	.LVL332:
 2638 05e0 08BD     		pop	{r3, pc}
 2639              	.LVL333:
 2640              	.L378:
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2641              		.loc 1 1760 0
 2642 05e2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2643              	.LVL334:
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
 2644              		.loc 1 1761 0
 2645 05e6 08BD     		pop	{r3, pc}
 2646              	.LVL335:
 2647              	.L257:
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2648              		.loc 1 1763 0
 2649 05e8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2650              	.LVL336:
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
 2651              		.loc 1 1764 0
 2652 05ec 08BD     		pop	{r3, pc}
 2653              	.L394:
 2654 05ee 00BF     		.align	2
 2655              	.L393:
 2656 05f0 00100240 		.word	1073876992
 2657 05f4 0024F400 		.word	16000000
 2658              	.LVL337:
 2659              	.L258:
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2660              		.loc 1 1766 0
 2661 05f8 644B     		ldr	r3, .L395
 2662              	.LVL338:
 2663 05fa 1B68     		ldr	r3, [r3]
 2664 05fc 13F4806F 		tst	r3, #1024
 2665 0600 01D0     		beq	.L379
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2666              		.loc 1 1768 0
 2667 0602 6348     		ldr	r0, .L395+4
 2668              	.LVL339:
 2669 0604 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccHdySgy.s 			page 117


 2670              	.LVL340:
 2671              	.L379:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2672              		.loc 1 1170 0
 2673 0606 0020     		movs	r0, #0
 2674              	.LVL341:
 2675 0608 08BD     		pop	{r3, pc}
 2676              	.LVL342:
 2677              	.L203:
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2678              		.loc 1 1784 0
 2679 060a 604B     		ldr	r3, .L395
 2680 060c D3F88830 		ldr	r3, [r3, #136]
 2681 0610 03F44043 		and	r3, r3, #49152
 2682              	.LVL343:
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2683              		.loc 1 1786 0
 2684 0614 B3F5804F 		cmp	r3, #16384
 2685 0618 08D0     		beq	.L260
 2686 061a B3F5004F 		cmp	r3, #32768
 2687 061e 08D0     		beq	.L261
 2688 0620 0BB1     		cbz	r3, .L380
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2689              		.loc 1 1170 0
 2690 0622 0020     		movs	r0, #0
 2691              	.LVL344:
 2692 0624 08BD     		pop	{r3, pc}
 2693              	.LVL345:
 2694              	.L380:
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2695              		.loc 1 1789 0
 2696 0626 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2697              	.LVL346:
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
 2698              		.loc 1 1790 0
 2699 062a 08BD     		pop	{r3, pc}
 2700              	.LVL347:
 2701              	.L260:
1792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2702              		.loc 1 1792 0
 2703 062c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2704              	.LVL348:
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
 2705              		.loc 1 1793 0
 2706 0630 08BD     		pop	{r3, pc}
 2707              	.LVL349:
 2708              	.L261:
1795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2709              		.loc 1 1795 0
 2710 0632 564B     		ldr	r3, .L395
 2711              	.LVL350:
 2712 0634 1B68     		ldr	r3, [r3]
 2713 0636 13F4806F 		tst	r3, #1024
 2714 063a 01D0     		beq	.L381
1797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2715              		.loc 1 1797 0
 2716 063c 5448     		ldr	r0, .L395+4
ARM GAS  /tmp/ccHdySgy.s 			page 118


 2717              	.LVL351:
 2718 063e 08BD     		pop	{r3, pc}
 2719              	.LVL352:
 2720              	.L381:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2721              		.loc 1 1170 0
 2722 0640 0020     		movs	r0, #0
 2723              	.LVL353:
 2724 0642 08BD     		pop	{r3, pc}
 2725              	.LVL354:
 2726              	.L355:
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2727              		.loc 1 1818 0
 2728 0644 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2729              	.LVL355:
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
 2730              		.loc 1 1819 0
 2731 0648 08BD     		pop	{r3, pc}
 2732              	.LVL356:
 2733              	.L263:
1821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2734              		.loc 1 1821 0
 2735 064a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2736              	.LVL357:
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
 2737              		.loc 1 1822 0
 2738 064e 08BD     		pop	{r3, pc}
 2739              	.LVL358:
 2740              	.L264:
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2741              		.loc 1 1824 0
 2742 0650 4E4B     		ldr	r3, .L395
 2743              	.LVL359:
 2744 0652 1B68     		ldr	r3, [r3]
 2745 0654 13F4806F 		tst	r3, #1024
 2746 0658 01D0     		beq	.L382
1826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2747              		.loc 1 1826 0
 2748 065a 4D48     		ldr	r0, .L395+4
 2749              	.LVL360:
 2750 065c 08BD     		pop	{r3, pc}
 2751              	.LVL361:
 2752              	.L382:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2753              		.loc 1 1170 0
 2754 065e 0020     		movs	r0, #0
 2755              	.LVL362:
 2756 0660 08BD     		pop	{r3, pc}
 2757              	.LVL363:
 2758              	.L267:
1847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2759              		.loc 1 1847 0
 2760 0662 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2761              	.LVL364:
1848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
 2762              		.loc 1 1848 0
 2763 0666 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccHdySgy.s 			page 119


 2764              	.LVL365:
 2765              	.L266:
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2766              		.loc 1 1850 0
 2767 0668 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2768              	.LVL366:
1851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
 2769              		.loc 1 1851 0
 2770 066c 08BD     		pop	{r3, pc}
 2771              	.LVL367:
 2772              	.L268:
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2773              		.loc 1 1853 0
 2774 066e 474B     		ldr	r3, .L395
 2775              	.LVL368:
 2776 0670 1B68     		ldr	r3, [r3]
 2777 0672 13F4806F 		tst	r3, #1024
 2778 0676 01D0     		beq	.L383
1855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2779              		.loc 1 1855 0
 2780 0678 4548     		ldr	r0, .L395+4
 2781              	.LVL369:
 2782 067a 08BD     		pop	{r3, pc}
 2783              	.LVL370:
 2784              	.L383:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2785              		.loc 1 1170 0
 2786 067c 0020     		movs	r0, #0
 2787              	.LVL371:
 2788 067e 08BD     		pop	{r3, pc}
 2789              	.LVL372:
 2790              	.L191:
1871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2791              		.loc 1 1871 0
 2792 0680 424B     		ldr	r3, .L395
 2793 0682 D3F88830 		ldr	r3, [r3, #136]
 2794 0686 03F44023 		and	r3, r3, #786432
 2795              	.LVL373:
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2796              		.loc 1 1873 0
 2797 068a B3F5802F 		cmp	r3, #262144
 2798 068e 14D0     		beq	.L269
 2799 0690 0ED9     		bls	.L384
 2800 0692 B3F5002F 		cmp	r3, #524288
 2801 0696 1BD0     		beq	.L272
 2802 0698 B3F5402F 		cmp	r3, #786432
 2803 069c 71D1     		bne	.L326
1891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2804              		.loc 1 1891 0
 2805 069e 3B4B     		ldr	r3, .L395
 2806              	.LVL374:
 2807 06a0 D3F89030 		ldr	r3, [r3, #144]
 2808 06a4 13F0020F 		tst	r3, #2
 2809 06a8 1BD0     		beq	.L385
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2810              		.loc 1 1893 0
 2811 06aa 4FF40040 		mov	r0, #32768
ARM GAS  /tmp/ccHdySgy.s 			page 120


 2812              	.LVL375:
 2813 06ae 08BD     		pop	{r3, pc}
 2814              	.LVL376:
 2815              	.L384:
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2816              		.loc 1 1873 0
 2817 06b0 002B     		cmp	r3, #0
 2818 06b2 66D1     		bne	.L326
1876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2819              		.loc 1 1876 0
 2820 06b4 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2821              	.LVL377:
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
 2822              		.loc 1 1877 0
 2823 06b8 08BD     		pop	{r3, pc}
 2824              	.LVL378:
 2825              	.L269:
1879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2826              		.loc 1 1879 0
 2827 06ba 344B     		ldr	r3, .L395
 2828              	.LVL379:
 2829 06bc D3F89430 		ldr	r3, [r3, #148]
 2830 06c0 13F0020F 		tst	r3, #2
 2831 06c4 02D0     		beq	.L386
1881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2832              		.loc 1 1881 0
 2833 06c6 4FF4FA40 		mov	r0, #32000
 2834              	.LVL380:
 2835 06ca 08BD     		pop	{r3, pc}
 2836              	.LVL381:
 2837              	.L386:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2838              		.loc 1 1170 0
 2839 06cc 0020     		movs	r0, #0
 2840              	.LVL382:
 2841 06ce 08BD     		pop	{r3, pc}
 2842              	.LVL383:
 2843              	.L272:
1885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2844              		.loc 1 1885 0
 2845 06d0 2E4B     		ldr	r3, .L395
 2846              	.LVL384:
 2847 06d2 1B68     		ldr	r3, [r3]
 2848 06d4 13F4806F 		tst	r3, #1024
 2849 06d8 01D0     		beq	.L387
1887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2850              		.loc 1 1887 0
 2851 06da 2D48     		ldr	r0, .L395+4
 2852              	.LVL385:
 2853 06dc 08BD     		pop	{r3, pc}
 2854              	.LVL386:
 2855              	.L387:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2856              		.loc 1 1170 0
 2857 06de 0020     		movs	r0, #0
 2858              	.LVL387:
 2859 06e0 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccHdySgy.s 			page 121


 2860              	.LVL388:
 2861              	.L385:
 2862 06e2 0020     		movs	r0, #0
 2863              	.LVL389:
 2864 06e4 08BD     		pop	{r3, pc}
 2865              	.LVL390:
 2866              	.L361:
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2867              		.loc 1 1909 0
 2868 06e6 002B     		cmp	r3, #0
 2869 06e8 4DD1     		bne	.L330
1912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2870              		.loc 1 1912 0
 2871 06ea FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2872              	.LVL391:
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
 2873              		.loc 1 1913 0
 2874 06ee 08BD     		pop	{r3, pc}
 2875              	.LVL392:
 2876              	.L274:
1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2877              		.loc 1 1915 0
 2878 06f0 264B     		ldr	r3, .L395
 2879              	.LVL393:
 2880 06f2 D3F89430 		ldr	r3, [r3, #148]
 2881 06f6 13F0020F 		tst	r3, #2
 2882 06fa 02D0     		beq	.L388
1917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2883              		.loc 1 1917 0
 2884 06fc 4FF4FA40 		mov	r0, #32000
 2885              	.LVL394:
 2886 0700 08BD     		pop	{r3, pc}
 2887              	.LVL395:
 2888              	.L388:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2889              		.loc 1 1170 0
 2890 0702 0020     		movs	r0, #0
 2891              	.LVL396:
 2892 0704 08BD     		pop	{r3, pc}
 2893              	.LVL397:
 2894              	.L277:
1921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2895              		.loc 1 1921 0
 2896 0706 214B     		ldr	r3, .L395
 2897              	.LVL398:
 2898 0708 1B68     		ldr	r3, [r3]
 2899 070a 13F4806F 		tst	r3, #1024
 2900 070e 01D0     		beq	.L389
1923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2901              		.loc 1 1923 0
 2902 0710 1F48     		ldr	r0, .L395+4
 2903              	.LVL399:
 2904 0712 08BD     		pop	{r3, pc}
 2905              	.LVL400:
 2906              	.L389:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2907              		.loc 1 1170 0
ARM GAS  /tmp/ccHdySgy.s 			page 122


 2908 0714 0020     		movs	r0, #0
 2909              	.LVL401:
 2910 0716 08BD     		pop	{r3, pc}
 2911              	.LVL402:
 2912              	.L362:
 2913 0718 0020     		movs	r0, #0
 2914              	.LVL403:
 2915 071a 08BD     		pop	{r3, pc}
 2916              	.LVL404:
 2917              	.L213:
1945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2918              		.loc 1 1945 0
 2919 071c 1B4B     		ldr	r3, .L395
 2920 071e D3F88830 		ldr	r3, [r3, #136]
 2921              	.LVL405:
1947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2922              		.loc 1 1947 0
 2923 0722 13F08043 		ands	r3, r3, #1073741824
 2924              	.LVL406:
 2925 0726 02D0     		beq	.L279
 2926 0728 23B9     		cbnz	r3, .L280
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2927              		.loc 1 1170 0
 2928 072a 0020     		movs	r0, #0
 2929              	.LVL407:
 2930 072c 08BD     		pop	{r3, pc}
 2931              	.LVL408:
 2932              	.L279:
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2933              		.loc 1 1950 0
 2934 072e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2935              	.LVL409:
1951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
 2936              		.loc 1 1951 0
 2937 0732 08BD     		pop	{r3, pc}
 2938              	.LVL410:
 2939              	.L280:
1953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2940              		.loc 1 1953 0
 2941 0734 154B     		ldr	r3, .L395
 2942              	.LVL411:
 2943 0736 1B68     		ldr	r3, [r3]
 2944 0738 13F4806F 		tst	r3, #1024
 2945 073c 01D0     		beq	.L390
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2946              		.loc 1 1955 0
 2947 073e 1448     		ldr	r0, .L395+4
 2948              	.LVL412:
2016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2949              		.loc 1 2016 0
 2950 0740 08BD     		pop	{r3, pc}
 2951              	.LVL413:
 2952              	.L390:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2953              		.loc 1 1170 0
 2954 0742 0020     		movs	r0, #0
 2955              	.LVL414:
ARM GAS  /tmp/ccHdySgy.s 			page 123


 2956 0744 08BD     		pop	{r3, pc}
 2957              	.LVL415:
 2958              	.L289:
 2959 0746 0020     		movs	r0, #0
 2960              	.LVL416:
 2961 0748 08BD     		pop	{r3, pc}
 2962              	.LVL417:
 2963              	.L290:
 2964 074a 0020     		movs	r0, #0
 2965              	.LVL418:
 2966 074c 08BD     		pop	{r3, pc}
 2967              	.LVL419:
 2968              	.L291:
 2969 074e 0020     		movs	r0, #0
 2970              	.LVL420:
 2971 0750 08BD     		pop	{r3, pc}
 2972              	.LVL421:
 2973              	.L292:
 2974 0752 0020     		movs	r0, #0
 2975              	.LVL422:
 2976 0754 08BD     		pop	{r3, pc}
 2977              	.LVL423:
 2978              	.L293:
 2979 0756 0020     		movs	r0, #0
 2980              	.LVL424:
 2981 0758 08BD     		pop	{r3, pc}
 2982              	.LVL425:
 2983              	.L294:
 2984 075a 0020     		movs	r0, #0
 2985              	.LVL426:
 2986 075c 08BD     		pop	{r3, pc}
 2987              	.LVL427:
 2988              	.L295:
 2989 075e 0020     		movs	r0, #0
 2990              	.LVL428:
 2991 0760 08BD     		pop	{r3, pc}
 2992              	.LVL429:
 2993              	.L297:
 2994 0762 0020     		movs	r0, #0
 2995              	.LVL430:
 2996 0764 08BD     		pop	{r3, pc}
 2997              	.LVL431:
 2998              	.L300:
 2999 0766 0020     		movs	r0, #0
 3000              	.LVL432:
 3001 0768 08BD     		pop	{r3, pc}
 3002              	.LVL433:
 3003              	.L303:
 3004 076a 0020     		movs	r0, #0
 3005              	.LVL434:
 3006 076c 08BD     		pop	{r3, pc}
 3007              	.LVL435:
 3008              	.L306:
 3009 076e 0020     		movs	r0, #0
 3010              	.LVL436:
 3011 0770 08BD     		pop	{r3, pc}
 3012              	.LVL437:
ARM GAS  /tmp/ccHdySgy.s 			page 124


 3013              	.L309:
 3014 0772 0020     		movs	r0, #0
 3015              	.LVL438:
 3016 0774 08BD     		pop	{r3, pc}
 3017              	.LVL439:
 3018              	.L312:
 3019 0776 0020     		movs	r0, #0
 3020              	.LVL440:
 3021 0778 08BD     		pop	{r3, pc}
 3022              	.LVL441:
 3023              	.L316:
 3024 077a 0020     		movs	r0, #0
 3025              	.LVL442:
 3026 077c 08BD     		pop	{r3, pc}
 3027              	.LVL443:
 3028              	.L317:
 3029 077e 0020     		movs	r0, #0
 3030              	.LVL444:
 3031 0780 08BD     		pop	{r3, pc}
 3032              	.LVL445:
 3033              	.L326:
 3034 0782 0020     		movs	r0, #0
 3035              	.LVL446:
 3036 0784 08BD     		pop	{r3, pc}
 3037              	.LVL447:
 3038              	.L330:
 3039 0786 0020     		movs	r0, #0
 3040              	.LVL448:
 3041 0788 08BD     		pop	{r3, pc}
 3042              	.LVL449:
 3043              	.L396:
 3044 078a 00BF     		.align	2
 3045              	.L395:
 3046 078c 00100240 		.word	1073876992
 3047 0790 0024F400 		.word	16000000
 3048              		.cfi_endproc
 3049              	.LFE125:
 3051              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 3052              		.align	1
 3053              		.global	HAL_RCCEx_EnablePLLSAI1
 3054              		.syntax unified
 3055              		.thumb
 3056              		.thumb_func
 3057              		.fpu fpv4-sp-d16
 3059              	HAL_RCCEx_EnablePLLSAI1:
 3060              	.LFB126:
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3061              		.loc 1 2046 0
 3062              		.cfi_startproc
 3063              		@ args = 0, pretend = 0, frame = 0
 3064              		@ frame_needed = 0, uses_anonymous_args = 0
 3065              	.LVL450:
 3066 0000 38B5     		push	{r3, r4, r5, lr}
 3067              	.LCFI9:
 3068              		.cfi_def_cfa_offset 16
 3069              		.cfi_offset 3, -16
 3070              		.cfi_offset 4, -12
ARM GAS  /tmp/ccHdySgy.s 			page 125


 3071              		.cfi_offset 5, -8
 3072              		.cfi_offset 14, -4
 3073 0002 0546     		mov	r5, r0
 3074              	.LVL451:
2060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3075              		.loc 1 2060 0
 3076 0004 1F4A     		ldr	r2, .L409
 3077 0006 1368     		ldr	r3, [r2]
 3078 0008 23F08063 		bic	r3, r3, #67108864
 3079 000c 1360     		str	r3, [r2]
2063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3080              		.loc 1 2063 0
 3081 000e FFF7FEFF 		bl	HAL_GetTick
 3082              	.LVL452:
 3083 0012 0446     		mov	r4, r0
 3084              	.LVL453:
 3085              	.L398:
2066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3086              		.loc 1 2066 0
 3087 0014 1B4B     		ldr	r3, .L409
 3088 0016 1B68     		ldr	r3, [r3]
 3089 0018 13F0006F 		tst	r3, #134217728
 3090 001c 06D0     		beq	.L407
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3091              		.loc 1 2068 0
 3092 001e FFF7FEFF 		bl	HAL_GetTick
 3093              	.LVL454:
 3094 0022 001B     		subs	r0, r0, r4
 3095 0024 0228     		cmp	r0, #2
 3096 0026 F5D9     		bls	.L398
2070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3097              		.loc 1 2070 0
 3098 0028 0324     		movs	r4, #3
 3099              	.LVL455:
 3100 002a 00E0     		b	.L399
 3101              	.LVL456:
 3102              	.L407:
2048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3103              		.loc 1 2048 0
 3104 002c 0024     		movs	r4, #0
 3105              	.LVL457:
 3106              	.L399:
2075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3107              		.loc 1 2075 0
 3108 002e 0CB1     		cbz	r4, .L408
 3109              	.LVL458:
 3110              	.L401:
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3111              		.loc 1 2107 0
 3112 0030 2046     		mov	r0, r4
 3113 0032 38BD     		pop	{r3, r4, r5, pc}
 3114              	.LVL459:
 3115              	.L408:
2084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 3116              		.loc 1 2084 0
 3117 0034 AA68     		ldr	r2, [r5, #8]
 3118 0036 2B69     		ldr	r3, [r5, #16]
ARM GAS  /tmp/ccHdySgy.s 			page 126


 3119 0038 5B08     		lsrs	r3, r3, #1
 3120 003a 013B     		subs	r3, r3, #1
 3121 003c 5B05     		lsls	r3, r3, #21
 3122 003e 43EA0223 		orr	r3, r3, r2, lsl #8
 3123 0042 6A69     		ldr	r2, [r5, #20]
 3124 0044 5208     		lsrs	r2, r2, #1
 3125 0046 013A     		subs	r2, r2, #1
 3126 0048 43EA4263 		orr	r3, r3, r2, lsl #25
 3127 004c EA68     		ldr	r2, [r5, #12]
 3128 004e 43EAC263 		orr	r3, r3, r2, lsl #27
 3129 0052 0C4A     		ldr	r2, .L409
 3130 0054 1361     		str	r3, [r2, #16]
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3131              		.loc 1 2087 0
 3132 0056 1369     		ldr	r3, [r2, #16]
 3133 0058 A969     		ldr	r1, [r5, #24]
 3134 005a 0B43     		orrs	r3, r3, r1
 3135 005c 1361     		str	r3, [r2, #16]
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3136              		.loc 1 2090 0
 3137 005e 1368     		ldr	r3, [r2]
 3138 0060 43F08063 		orr	r3, r3, #67108864
 3139 0064 1360     		str	r3, [r2]
2093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3140              		.loc 1 2093 0
 3141 0066 FFF7FEFF 		bl	HAL_GetTick
 3142              	.LVL460:
 3143 006a 0546     		mov	r5, r0
 3144              	.LVL461:
 3145              	.L402:
2096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3146              		.loc 1 2096 0
 3147 006c 054B     		ldr	r3, .L409
 3148 006e 1B68     		ldr	r3, [r3]
 3149 0070 13F0006F 		tst	r3, #134217728
 3150 0074 DCD1     		bne	.L401
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 3151              		.loc 1 2098 0
 3152 0076 FFF7FEFF 		bl	HAL_GetTick
 3153              	.LVL462:
 3154 007a 401B     		subs	r0, r0, r5
 3155 007c 0228     		cmp	r0, #2
 3156 007e F5D9     		bls	.L402
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3157              		.loc 1 2100 0
 3158 0080 0324     		movs	r4, #3
 3159              	.LVL463:
 3160 0082 D5E7     		b	.L401
 3161              	.L410:
 3162              		.align	2
 3163              	.L409:
 3164 0084 00100240 		.word	1073876992
 3165              		.cfi_endproc
 3166              	.LFE126:
 3168              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 3169              		.align	1
 3170              		.global	HAL_RCCEx_DisablePLLSAI1
ARM GAS  /tmp/ccHdySgy.s 			page 127


 3171              		.syntax unified
 3172              		.thumb
 3173              		.thumb_func
 3174              		.fpu fpv4-sp-d16
 3176              	HAL_RCCEx_DisablePLLSAI1:
 3177              	.LFB127:
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3178              		.loc 1 2114 0
 3179              		.cfi_startproc
 3180              		@ args = 0, pretend = 0, frame = 0
 3181              		@ frame_needed = 0, uses_anonymous_args = 0
 3182 0000 10B5     		push	{r4, lr}
 3183              	.LCFI10:
 3184              		.cfi_def_cfa_offset 8
 3185              		.cfi_offset 4, -8
 3186              		.cfi_offset 14, -4
 3187              	.LVL464:
2119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3188              		.loc 1 2119 0
 3189 0002 124A     		ldr	r2, .L419
 3190 0004 1368     		ldr	r3, [r2]
 3191 0006 23F08063 		bic	r3, r3, #67108864
 3192 000a 1360     		str	r3, [r2]
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3193              		.loc 1 2122 0
 3194 000c FFF7FEFF 		bl	HAL_GetTick
 3195              	.LVL465:
 3196 0010 0446     		mov	r4, r0
 3197              	.LVL466:
 3198              	.L412:
2125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3199              		.loc 1 2125 0
 3200 0012 0E4B     		ldr	r3, .L419
 3201 0014 1B68     		ldr	r3, [r3]
 3202 0016 13F0006F 		tst	r3, #134217728
 3203 001a 06D0     		beq	.L418
2127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3204              		.loc 1 2127 0
 3205 001c FFF7FEFF 		bl	HAL_GetTick
 3206              	.LVL467:
 3207 0020 001B     		subs	r0, r0, r4
 3208 0022 0228     		cmp	r0, #2
 3209 0024 F5D9     		bls	.L412
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3210              		.loc 1 2129 0
 3211 0026 0320     		movs	r0, #3
 3212 0028 00E0     		b	.L413
 3213              	.L418:
2116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3214              		.loc 1 2116 0
 3215 002a 0020     		movs	r0, #0
 3216              	.L413:
 3217              	.LVL468:
2135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3218              		.loc 1 2135 0
 3219 002c 074A     		ldr	r2, .L419
 3220 002e 1369     		ldr	r3, [r2, #16]
ARM GAS  /tmp/ccHdySgy.s 			page 128


 3221 0030 23F08873 		bic	r3, r3, #17825792
 3222 0034 23F48033 		bic	r3, r3, #65536
 3223 0038 1361     		str	r3, [r2, #16]
2139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3224              		.loc 1 2139 0
 3225 003a 1368     		ldr	r3, [r2]
 3226 003c 13F0085F 		tst	r3, #570425344
 3227 0040 03D1     		bne	.L415
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3228              		.loc 1 2141 0
 3229 0042 D368     		ldr	r3, [r2, #12]
 3230 0044 23F00303 		bic	r3, r3, #3
 3231 0048 D360     		str	r3, [r2, #12]
 3232              	.L415:
2151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3233              		.loc 1 2151 0
 3234 004a 10BD     		pop	{r4, pc}
 3235              	.LVL469:
 3236              	.L420:
 3237              		.align	2
 3238              	.L419:
 3239 004c 00100240 		.word	1073876992
 3240              		.cfi_endproc
 3241              	.LFE127:
 3243              		.section	.text.HAL_RCCEx_EnablePLLSAI2,"ax",%progbits
 3244              		.align	1
 3245              		.global	HAL_RCCEx_EnablePLLSAI2
 3246              		.syntax unified
 3247              		.thumb
 3248              		.thumb_func
 3249              		.fpu fpv4-sp-d16
 3251              	HAL_RCCEx_EnablePLLSAI2:
 3252              	.LFB128:
2164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3253              		.loc 1 2164 0
 3254              		.cfi_startproc
 3255              		@ args = 0, pretend = 0, frame = 0
 3256              		@ frame_needed = 0, uses_anonymous_args = 0
 3257              	.LVL470:
 3258 0000 38B5     		push	{r3, r4, r5, lr}
 3259              	.LCFI11:
 3260              		.cfi_def_cfa_offset 16
 3261              		.cfi_offset 3, -16
 3262              		.cfi_offset 4, -12
 3263              		.cfi_offset 5, -8
 3264              		.cfi_offset 14, -4
 3265 0002 0546     		mov	r5, r0
 3266              	.LVL471:
2180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3267              		.loc 1 2180 0
 3268 0004 1D4A     		ldr	r2, .L433
 3269 0006 1368     		ldr	r3, [r2]
 3270 0008 23F08053 		bic	r3, r3, #268435456
 3271 000c 1360     		str	r3, [r2]
2183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3272              		.loc 1 2183 0
 3273 000e FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccHdySgy.s 			page 129


 3274              	.LVL472:
 3275 0012 0446     		mov	r4, r0
 3276              	.LVL473:
 3277              	.L422:
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3278              		.loc 1 2186 0
 3279 0014 194B     		ldr	r3, .L433
 3280 0016 1B68     		ldr	r3, [r3]
 3281 0018 13F0005F 		tst	r3, #536870912
 3282 001c 06D0     		beq	.L431
2188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3283              		.loc 1 2188 0
 3284 001e FFF7FEFF 		bl	HAL_GetTick
 3285              	.LVL474:
 3286 0022 001B     		subs	r0, r0, r4
 3287 0024 0228     		cmp	r0, #2
 3288 0026 F5D9     		bls	.L422
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3289              		.loc 1 2190 0
 3290 0028 0324     		movs	r4, #3
 3291              	.LVL475:
 3292 002a 00E0     		b	.L423
 3293              	.LVL476:
 3294              	.L431:
2166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3295              		.loc 1 2166 0
 3296 002c 0024     		movs	r4, #0
 3297              	.LVL477:
 3298              	.L423:
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3299              		.loc 1 2195 0
 3300 002e 0CB1     		cbz	r4, .L432
 3301              	.LVL478:
 3302              	.L425:
2235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3303              		.loc 1 2235 0
 3304 0030 2046     		mov	r0, r4
 3305 0032 38BD     		pop	{r3, r4, r5, pc}
 3306              	.LVL479:
 3307              	.L432:
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
 3308              		.loc 1 2212 0
 3309 0034 AA68     		ldr	r2, [r5, #8]
 3310 0036 2B69     		ldr	r3, [r5, #16]
 3311 0038 5B08     		lsrs	r3, r3, #1
 3312 003a 013B     		subs	r3, r3, #1
 3313 003c 5B06     		lsls	r3, r3, #25
 3314 003e 43EA0223 		orr	r3, r3, r2, lsl #8
 3315 0042 EA68     		ldr	r2, [r5, #12]
 3316 0044 43EAC263 		orr	r3, r3, r2, lsl #27
 3317 0048 0C4A     		ldr	r2, .L433
 3318 004a 5361     		str	r3, [r2, #20]
2215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3319              		.loc 1 2215 0
 3320 004c 5369     		ldr	r3, [r2, #20]
 3321 004e 6969     		ldr	r1, [r5, #20]
 3322 0050 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccHdySgy.s 			page 130


 3323 0052 5361     		str	r3, [r2, #20]
2218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3324              		.loc 1 2218 0
 3325 0054 1368     		ldr	r3, [r2]
 3326 0056 43F08053 		orr	r3, r3, #268435456
 3327 005a 1360     		str	r3, [r2]
2221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3328              		.loc 1 2221 0
 3329 005c FFF7FEFF 		bl	HAL_GetTick
 3330              	.LVL480:
 3331 0060 0546     		mov	r5, r0
 3332              	.LVL481:
 3333              	.L426:
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3334              		.loc 1 2224 0
 3335 0062 064B     		ldr	r3, .L433
 3336 0064 1B68     		ldr	r3, [r3]
 3337 0066 13F0005F 		tst	r3, #536870912
 3338 006a E1D1     		bne	.L425
2226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 3339              		.loc 1 2226 0
 3340 006c FFF7FEFF 		bl	HAL_GetTick
 3341              	.LVL482:
 3342 0070 401B     		subs	r0, r0, r5
 3343 0072 0228     		cmp	r0, #2
 3344 0074 F5D9     		bls	.L426
2228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3345              		.loc 1 2228 0
 3346 0076 0324     		movs	r4, #3
 3347              	.LVL483:
 3348 0078 DAE7     		b	.L425
 3349              	.L434:
 3350 007a 00BF     		.align	2
 3351              	.L433:
 3352 007c 00100240 		.word	1073876992
 3353              		.cfi_endproc
 3354              	.LFE128:
 3356              		.section	.text.HAL_RCCEx_DisablePLLSAI2,"ax",%progbits
 3357              		.align	1
 3358              		.global	HAL_RCCEx_DisablePLLSAI2
 3359              		.syntax unified
 3360              		.thumb
 3361              		.thumb_func
 3362              		.fpu fpv4-sp-d16
 3364              	HAL_RCCEx_DisablePLLSAI2:
 3365              	.LFB129:
2242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3366              		.loc 1 2242 0
 3367              		.cfi_startproc
 3368              		@ args = 0, pretend = 0, frame = 0
 3369              		@ frame_needed = 0, uses_anonymous_args = 0
 3370 0000 10B5     		push	{r4, lr}
 3371              	.LCFI12:
 3372              		.cfi_def_cfa_offset 8
 3373              		.cfi_offset 4, -8
 3374              		.cfi_offset 14, -4
 3375              	.LVL484:
ARM GAS  /tmp/ccHdySgy.s 			page 131


2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3376              		.loc 1 2247 0
 3377 0002 124A     		ldr	r2, .L443
 3378 0004 1368     		ldr	r3, [r2]
 3379 0006 23F08053 		bic	r3, r3, #268435456
 3380 000a 1360     		str	r3, [r2]
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3381              		.loc 1 2250 0
 3382 000c FFF7FEFF 		bl	HAL_GetTick
 3383              	.LVL485:
 3384 0010 0446     		mov	r4, r0
 3385              	.LVL486:
 3386              	.L436:
2253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3387              		.loc 1 2253 0
 3388 0012 0E4B     		ldr	r3, .L443
 3389 0014 1B68     		ldr	r3, [r3]
 3390 0016 13F0005F 		tst	r3, #536870912
 3391 001a 06D0     		beq	.L442
2255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3392              		.loc 1 2255 0
 3393 001c FFF7FEFF 		bl	HAL_GetTick
 3394              	.LVL487:
 3395 0020 001B     		subs	r0, r0, r4
 3396 0022 0228     		cmp	r0, #2
 3397 0024 F5D9     		bls	.L436
2257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3398              		.loc 1 2257 0
 3399 0026 0320     		movs	r0, #3
 3400 0028 00E0     		b	.L437
 3401              	.L442:
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3402              		.loc 1 2244 0
 3403 002a 0020     		movs	r0, #0
 3404              	.L437:
 3405              	.LVL488:
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
 3406              		.loc 1 2266 0
 3407 002c 074A     		ldr	r2, .L443
 3408 002e 5369     		ldr	r3, [r2, #20]
 3409 0030 23F08073 		bic	r3, r3, #16777216
 3410 0034 23F48033 		bic	r3, r3, #65536
 3411 0038 5361     		str	r3, [r2, #20]
2270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3412              		.loc 1 2270 0
 3413 003a 1368     		ldr	r3, [r2]
 3414 003c 13F0206F 		tst	r3, #167772160
 3415 0040 03D1     		bne	.L439
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3416              		.loc 1 2272 0
 3417 0042 D368     		ldr	r3, [r2, #12]
 3418 0044 23F00303 		bic	r3, r3, #3
 3419 0048 D360     		str	r3, [r2, #12]
 3420              	.L439:
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3421              		.loc 1 2276 0
 3422 004a 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccHdySgy.s 			page 132


 3423              	.LVL489:
 3424              	.L444:
 3425              		.align	2
 3426              	.L443:
 3427 004c 00100240 		.word	1073876992
 3428              		.cfi_endproc
 3429              	.LFE129:
 3431              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3432              		.align	1
 3433              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3434              		.syntax unified
 3435              		.thumb
 3436              		.thumb_func
 3437              		.fpu fpv4-sp-d16
 3439              	HAL_RCCEx_WakeUpStopCLKConfig:
 3440              	.LFB130:
2291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
 3441              		.loc 1 2291 0
 3442              		.cfi_startproc
 3443              		@ args = 0, pretend = 0, frame = 0
 3444              		@ frame_needed = 0, uses_anonymous_args = 0
 3445              		@ link register save eliminated.
 3446              	.LVL490:
2294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3447              		.loc 1 2294 0
 3448 0000 034A     		ldr	r2, .L446
 3449 0002 9368     		ldr	r3, [r2, #8]
 3450 0004 23F40043 		bic	r3, r3, #32768
 3451 0008 1843     		orrs	r0, r0, r3
 3452              	.LVL491:
 3453 000a 9060     		str	r0, [r2, #8]
 3454 000c 7047     		bx	lr
 3455              	.L447:
 3456 000e 00BF     		.align	2
 3457              	.L446:
 3458 0010 00100240 		.word	1073876992
 3459              		.cfi_endproc
 3460              	.LFE130:
 3462              		.section	.text.HAL_RCCEx_StandbyMSIRangeConfig,"ax",%progbits
 3463              		.align	1
 3464              		.global	HAL_RCCEx_StandbyMSIRangeConfig
 3465              		.syntax unified
 3466              		.thumb
 3467              		.thumb_func
 3468              		.fpu fpv4-sp-d16
 3470              	HAL_RCCEx_StandbyMSIRangeConfig:
 3471              	.LFB131:
2309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
 3472              		.loc 1 2309 0
 3473              		.cfi_startproc
 3474              		@ args = 0, pretend = 0, frame = 0
 3475              		@ frame_needed = 0, uses_anonymous_args = 0
 3476              		@ link register save eliminated.
 3477              	.LVL492:
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3478              		.loc 1 2312 0
 3479 0000 044A     		ldr	r2, .L449
ARM GAS  /tmp/ccHdySgy.s 			page 133


 3480 0002 D2F89430 		ldr	r3, [r2, #148]
 3481 0006 23F47063 		bic	r3, r3, #3840
 3482 000a 43EA0010 		orr	r0, r3, r0, lsl #4
 3483              	.LVL493:
 3484 000e C2F89400 		str	r0, [r2, #148]
 3485 0012 7047     		bx	lr
 3486              	.L450:
 3487              		.align	2
 3488              	.L449:
 3489 0014 00100240 		.word	1073876992
 3490              		.cfi_endproc
 3491              	.LFE131:
 3493              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 3494              		.align	1
 3495              		.global	HAL_RCCEx_EnableLSECSS
 3496              		.syntax unified
 3497              		.thumb
 3498              		.thumb_func
 3499              		.fpu fpv4-sp-d16
 3501              	HAL_RCCEx_EnableLSECSS:
 3502              	.LFB132:
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3503              		.loc 1 2323 0
 3504              		.cfi_startproc
 3505              		@ args = 0, pretend = 0, frame = 0
 3506              		@ frame_needed = 0, uses_anonymous_args = 0
 3507              		@ link register save eliminated.
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3508              		.loc 1 2324 0
 3509 0000 034A     		ldr	r2, .L452
 3510 0002 D2F89030 		ldr	r3, [r2, #144]
 3511 0006 43F02003 		orr	r3, r3, #32
 3512 000a C2F89030 		str	r3, [r2, #144]
 3513 000e 7047     		bx	lr
 3514              	.L453:
 3515              		.align	2
 3516              	.L452:
 3517 0010 00100240 		.word	1073876992
 3518              		.cfi_endproc
 3519              	.LFE132:
 3521              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 3522              		.align	1
 3523              		.global	HAL_RCCEx_DisableLSECSS
 3524              		.syntax unified
 3525              		.thumb
 3526              		.thumb_func
 3527              		.fpu fpv4-sp-d16
 3529              	HAL_RCCEx_DisableLSECSS:
 3530              	.LFB133:
2333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3531              		.loc 1 2333 0
 3532              		.cfi_startproc
 3533              		@ args = 0, pretend = 0, frame = 0
 3534              		@ frame_needed = 0, uses_anonymous_args = 0
 3535              		@ link register save eliminated.
2334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3536              		.loc 1 2334 0
ARM GAS  /tmp/ccHdySgy.s 			page 134


 3537 0000 054B     		ldr	r3, .L455
 3538 0002 D3F89020 		ldr	r2, [r3, #144]
 3539 0006 22F02002 		bic	r2, r2, #32
 3540 000a C3F89020 		str	r2, [r3, #144]
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3541              		.loc 1 2337 0
 3542 000e 9A69     		ldr	r2, [r3, #24]
 3543 0010 22F40072 		bic	r2, r2, #512
 3544 0014 9A61     		str	r2, [r3, #24]
 3545 0016 7047     		bx	lr
 3546              	.L456:
 3547              		.align	2
 3548              	.L455:
 3549 0018 00100240 		.word	1073876992
 3550              		.cfi_endproc
 3551              	.LFE133:
 3553              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 3554              		.align	1
 3555              		.global	HAL_RCCEx_EnableLSECSS_IT
 3556              		.syntax unified
 3557              		.thumb
 3558              		.thumb_func
 3559              		.fpu fpv4-sp-d16
 3561              	HAL_RCCEx_EnableLSECSS_IT:
 3562              	.LFB134:
2346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 3563              		.loc 1 2346 0
 3564              		.cfi_startproc
 3565              		@ args = 0, pretend = 0, frame = 0
 3566              		@ frame_needed = 0, uses_anonymous_args = 0
 3567              		@ link register save eliminated.
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3568              		.loc 1 2348 0
 3569 0000 0A4B     		ldr	r3, .L458
 3570 0002 D3F89020 		ldr	r2, [r3, #144]
 3571 0006 42F02002 		orr	r2, r2, #32
 3572 000a C3F89020 		str	r2, [r3, #144]
2351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3573              		.loc 1 2351 0
 3574 000e 9A69     		ldr	r2, [r3, #24]
 3575 0010 42F40072 		orr	r2, r2, #512
 3576 0014 9A61     		str	r2, [r3, #24]
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 3577              		.loc 1 2354 0
 3578 0016 A3F58633 		sub	r3, r3, #68608
 3579 001a 1A68     		ldr	r2, [r3]
 3580 001c 42F40022 		orr	r2, r2, #524288
 3581 0020 1A60     		str	r2, [r3]
2355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3582              		.loc 1 2355 0
 3583 0022 9A68     		ldr	r2, [r3, #8]
 3584 0024 42F40022 		orr	r2, r2, #524288
 3585 0028 9A60     		str	r2, [r3, #8]
 3586 002a 7047     		bx	lr
 3587              	.L459:
 3588              		.align	2
 3589              	.L458:
ARM GAS  /tmp/ccHdySgy.s 			page 135


 3590 002c 00100240 		.word	1073876992
 3591              		.cfi_endproc
 3592              	.LFE134:
 3594              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 3595              		.align	1
 3596              		.weak	HAL_RCCEx_LSECSS_Callback
 3597              		.syntax unified
 3598              		.thumb
 3599              		.thumb_func
 3600              		.fpu fpv4-sp-d16
 3602              	HAL_RCCEx_LSECSS_Callback:
 3603              	.LFB136:
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 3604              		.loc 1 2380 0
 3605              		.cfi_startproc
 3606              		@ args = 0, pretend = 0, frame = 0
 3607              		@ frame_needed = 0, uses_anonymous_args = 0
 3608              		@ link register save eliminated.
 3609 0000 7047     		bx	lr
 3610              		.cfi_endproc
 3611              	.LFE136:
 3613              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 3614              		.align	1
 3615              		.global	HAL_RCCEx_LSECSS_IRQHandler
 3616              		.syntax unified
 3617              		.thumb
 3618              		.thumb_func
 3619              		.fpu fpv4-sp-d16
 3621              	HAL_RCCEx_LSECSS_IRQHandler:
 3622              	.LFB135:
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 3623              		.loc 1 2363 0
 3624              		.cfi_startproc
 3625              		@ args = 0, pretend = 0, frame = 0
 3626              		@ frame_needed = 0, uses_anonymous_args = 0
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 3627              		.loc 1 2363 0
 3628 0000 08B5     		push	{r3, lr}
 3629              	.LCFI13:
 3630              		.cfi_def_cfa_offset 8
 3631              		.cfi_offset 3, -8
 3632              		.cfi_offset 14, -4
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3633              		.loc 1 2365 0
 3634 0002 064B     		ldr	r3, .L465
 3635 0004 DB69     		ldr	r3, [r3, #28]
 3636 0006 13F4007F 		tst	r3, #512
 3637 000a 00D1     		bne	.L464
 3638              	.L461:
 3639 000c 08BD     		pop	{r3, pc}
 3640              	.L464:
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3641              		.loc 1 2368 0
 3642 000e FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 3643              	.LVL494:
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3644              		.loc 1 2371 0
ARM GAS  /tmp/ccHdySgy.s 			page 136


 3645 0012 4FF40072 		mov	r2, #512
 3646 0016 014B     		ldr	r3, .L465
 3647 0018 1A62     		str	r2, [r3, #32]
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3648              		.loc 1 2373 0
 3649 001a F7E7     		b	.L461
 3650              	.L466:
 3651              		.align	2
 3652              	.L465:
 3653 001c 00100240 		.word	1073876992
 3654              		.cfi_endproc
 3655              	.LFE135:
 3657              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 3658              		.align	1
 3659              		.global	HAL_RCCEx_EnableLSCO
 3660              		.syntax unified
 3661              		.thumb
 3662              		.thumb_func
 3663              		.fpu fpv4-sp-d16
 3665              	HAL_RCCEx_EnableLSCO:
 3666              	.LFB137:
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 3667              		.loc 1 2395 0
 3668              		.cfi_startproc
 3669              		@ args = 0, pretend = 0, frame = 32
 3670              		@ frame_needed = 0, uses_anonymous_args = 0
 3671              	.LVL495:
 3672 0000 30B5     		push	{r4, r5, lr}
 3673              	.LCFI14:
 3674              		.cfi_def_cfa_offset 12
 3675              		.cfi_offset 4, -12
 3676              		.cfi_offset 5, -8
 3677              		.cfi_offset 14, -4
 3678 0002 89B0     		sub	sp, sp, #36
 3679              	.LCFI15:
 3680              		.cfi_def_cfa_offset 48
 3681 0004 0546     		mov	r5, r0
 3682              	.LVL496:
 3683              	.LBB6:
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3684              		.loc 1 2404 0
 3685 0006 244C     		ldr	r4, .L478
 3686 0008 E36C     		ldr	r3, [r4, #76]
 3687 000a 43F00103 		orr	r3, r3, #1
 3688 000e E364     		str	r3, [r4, #76]
 3689 0010 E36C     		ldr	r3, [r4, #76]
 3690 0012 03F00103 		and	r3, r3, #1
 3691 0016 0193     		str	r3, [sp, #4]
 3692 0018 019B     		ldr	r3, [sp, #4]
 3693              	.LBE6:
2407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 3694              		.loc 1 2407 0
 3695 001a 0423     		movs	r3, #4
 3696 001c 0393     		str	r3, [sp, #12]
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 3697              		.loc 1 2408 0
 3698 001e 0323     		movs	r3, #3
ARM GAS  /tmp/ccHdySgy.s 			page 137


 3699 0020 0493     		str	r3, [sp, #16]
2409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 3700              		.loc 1 2409 0
 3701 0022 0223     		movs	r3, #2
 3702 0024 0693     		str	r3, [sp, #24]
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 3703              		.loc 1 2410 0
 3704 0026 0023     		movs	r3, #0
 3705 0028 0593     		str	r3, [sp, #20]
2411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3706              		.loc 1 2411 0
 3707 002a 03A9     		add	r1, sp, #12
 3708 002c 4FF09040 		mov	r0, #1207959552
 3709              	.LVL497:
 3710 0030 FFF7FEFF 		bl	HAL_GPIO_Init
 3711              	.LVL498:
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3712              		.loc 1 2414 0
 3713 0034 A36D     		ldr	r3, [r4, #88]
 3714 0036 13F0805F 		tst	r3, #268435456
 3715 003a 1DD1     		bne	.L472
 3716              	.LBB7:
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3717              		.loc 1 2416 0
 3718 003c A26D     		ldr	r2, [r4, #88]
 3719 003e 42F08052 		orr	r2, r2, #268435456
 3720 0042 A265     		str	r2, [r4, #88]
 3721 0044 A36D     		ldr	r3, [r4, #88]
 3722 0046 03F08053 		and	r3, r3, #268435456
 3723 004a 0293     		str	r3, [sp, #8]
 3724 004c 029B     		ldr	r3, [sp, #8]
 3725              	.LVL499:
 3726              	.LBE7:
2417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3727              		.loc 1 2417 0
 3728 004e 0124     		movs	r4, #1
 3729              	.LVL500:
 3730              	.L468:
2419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3731              		.loc 1 2419 0
 3732 0050 124B     		ldr	r3, .L478+4
 3733 0052 1B68     		ldr	r3, [r3]
 3734 0054 13F4807F 		tst	r3, #256
 3735 0058 10D0     		beq	.L475
2398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3736              		.loc 1 2398 0
 3737 005a 0022     		movs	r2, #0
 3738              	.LVL501:
 3739              	.L469:
2425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3740              		.loc 1 2425 0
 3741 005c 0E4B     		ldr	r3, .L478
 3742 005e D3F89000 		ldr	r0, [r3, #144]
 3743 0062 20F04070 		bic	r0, r0, #50331648
 3744 0066 2843     		orrs	r0, r0, r5
 3745 0068 40F08070 		orr	r0, r0, #16777216
 3746 006c C3F89000 		str	r0, [r3, #144]
ARM GAS  /tmp/ccHdySgy.s 			page 138


2427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3747              		.loc 1 2427 0
 3748 0070 42B9     		cbnz	r2, .L476
 3749              	.LVL502:
 3750              	.L470:
2431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3751              		.loc 1 2431 0
 3752 0072 54B9     		cbnz	r4, .L477
 3753              	.L467:
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3754              		.loc 1 2435 0
 3755 0074 09B0     		add	sp, sp, #36
 3756              	.LCFI16:
 3757              		.cfi_remember_state
 3758              		.cfi_def_cfa_offset 12
 3759              		@ sp needed
 3760 0076 30BD     		pop	{r4, r5, pc}
 3761              	.LVL503:
 3762              	.L472:
 3763              	.LCFI17:
 3764              		.cfi_restore_state
2397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3765              		.loc 1 2397 0
 3766 0078 0024     		movs	r4, #0
 3767 007a E9E7     		b	.L468
 3768              	.LVL504:
 3769              	.L475:
2421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3770              		.loc 1 2421 0
 3771 007c FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 3772              	.LVL505:
2422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3773              		.loc 1 2422 0
 3774 0080 0122     		movs	r2, #1
 3775 0082 EBE7     		b	.L469
 3776              	.LVL506:
 3777              	.L476:
2429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3778              		.loc 1 2429 0
 3779 0084 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3780              	.LVL507:
 3781 0088 F3E7     		b	.L470
 3782              	.L477:
2433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3783              		.loc 1 2433 0
 3784 008a 034A     		ldr	r2, .L478
 3785 008c 936D     		ldr	r3, [r2, #88]
 3786 008e 23F08053 		bic	r3, r3, #268435456
 3787 0092 9365     		str	r3, [r2, #88]
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3788              		.loc 1 2435 0
 3789 0094 EEE7     		b	.L467
 3790              	.L479:
 3791 0096 00BF     		.align	2
 3792              	.L478:
 3793 0098 00100240 		.word	1073876992
 3794 009c 00700040 		.word	1073770496
ARM GAS  /tmp/ccHdySgy.s 			page 139


 3795              		.cfi_endproc
 3796              	.LFE137:
 3798              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 3799              		.align	1
 3800              		.global	HAL_RCCEx_DisableLSCO
 3801              		.syntax unified
 3802              		.thumb
 3803              		.thumb_func
 3804              		.fpu fpv4-sp-d16
 3806              	HAL_RCCEx_DisableLSCO:
 3807              	.LFB138:
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 3808              		.loc 1 2442 0
 3809              		.cfi_startproc
 3810              		@ args = 0, pretend = 0, frame = 8
 3811              		@ frame_needed = 0, uses_anonymous_args = 0
 3812 0000 10B5     		push	{r4, lr}
 3813              	.LCFI18:
 3814              		.cfi_def_cfa_offset 8
 3815              		.cfi_offset 4, -8
 3816              		.cfi_offset 14, -4
 3817 0002 82B0     		sub	sp, sp, #8
 3818              	.LCFI19:
 3819              		.cfi_def_cfa_offset 16
 3820              	.LVL508:
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3821              		.loc 1 2447 0
 3822 0004 174B     		ldr	r3, .L491
 3823 0006 9B6D     		ldr	r3, [r3, #88]
 3824 0008 13F0805F 		tst	r3, #268435456
 3825 000c 1BD1     		bne	.L485
 3826              	.LBB8:
2449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3827              		.loc 1 2449 0
 3828 000e 154B     		ldr	r3, .L491
 3829 0010 9A6D     		ldr	r2, [r3, #88]
 3830 0012 42F08052 		orr	r2, r2, #268435456
 3831 0016 9A65     		str	r2, [r3, #88]
 3832 0018 9B6D     		ldr	r3, [r3, #88]
 3833 001a 03F08053 		and	r3, r3, #268435456
 3834 001e 0193     		str	r3, [sp, #4]
 3835 0020 019B     		ldr	r3, [sp, #4]
 3836              	.LVL509:
 3837              	.LBE8:
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3838              		.loc 1 2450 0
 3839 0022 0124     		movs	r4, #1
 3840              	.LVL510:
 3841              	.L481:
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3842              		.loc 1 2452 0
 3843 0024 104B     		ldr	r3, .L491+4
 3844 0026 1B68     		ldr	r3, [r3]
 3845 0028 13F4807F 		tst	r3, #256
 3846 002c 0DD0     		beq	.L488
2444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3847              		.loc 1 2444 0
ARM GAS  /tmp/ccHdySgy.s 			page 140


 3848 002e 0021     		movs	r1, #0
 3849              	.LVL511:
 3850              	.L482:
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3851              		.loc 1 2459 0
 3852 0030 0C4A     		ldr	r2, .L491
 3853 0032 D2F89030 		ldr	r3, [r2, #144]
 3854 0036 23F08073 		bic	r3, r3, #16777216
 3855 003a C2F89030 		str	r3, [r2, #144]
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3856              		.loc 1 2462 0
 3857 003e 41B9     		cbnz	r1, .L489
 3858              	.LVL512:
 3859              	.L483:
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3860              		.loc 1 2467 0
 3861 0040 54B9     		cbnz	r4, .L490
 3862              	.L480:
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3863              		.loc 1 2471 0
 3864 0042 02B0     		add	sp, sp, #8
 3865              	.LCFI20:
 3866              		.cfi_remember_state
 3867              		.cfi_def_cfa_offset 8
 3868              		@ sp needed
 3869 0044 10BD     		pop	{r4, pc}
 3870              	.LVL513:
 3871              	.L485:
 3872              	.LCFI21:
 3873              		.cfi_restore_state
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3874              		.loc 1 2443 0
 3875 0046 0024     		movs	r4, #0
 3876 0048 ECE7     		b	.L481
 3877              	.LVL514:
 3878              	.L488:
2455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3879              		.loc 1 2455 0
 3880 004a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 3881              	.LVL515:
2456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3882              		.loc 1 2456 0
 3883 004e 0121     		movs	r1, #1
 3884 0050 EEE7     		b	.L482
 3885              	.LVL516:
 3886              	.L489:
2465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3887              		.loc 1 2465 0
 3888 0052 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3889              	.LVL517:
 3890 0056 F3E7     		b	.L483
 3891              	.L490:
2469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3892              		.loc 1 2469 0
 3893 0058 024A     		ldr	r2, .L491
 3894 005a 936D     		ldr	r3, [r2, #88]
 3895 005c 23F08053 		bic	r3, r3, #268435456
ARM GAS  /tmp/ccHdySgy.s 			page 141


 3896 0060 9365     		str	r3, [r2, #88]
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3897              		.loc 1 2471 0
 3898 0062 EEE7     		b	.L480
 3899              	.L492:
 3900              		.align	2
 3901              	.L491:
 3902 0064 00100240 		.word	1073876992
 3903 0068 00700040 		.word	1073770496
 3904              		.cfi_endproc
 3905              	.LFE138:
 3907              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 3908              		.align	1
 3909              		.global	HAL_RCCEx_EnableMSIPLLMode
 3910              		.syntax unified
 3911              		.thumb
 3912              		.thumb_func
 3913              		.fpu fpv4-sp-d16
 3915              	HAL_RCCEx_EnableMSIPLLMode:
 3916              	.LFB139:
2480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 3917              		.loc 1 2480 0
 3918              		.cfi_startproc
 3919              		@ args = 0, pretend = 0, frame = 0
 3920              		@ frame_needed = 0, uses_anonymous_args = 0
 3921              		@ link register save eliminated.
2481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3922              		.loc 1 2481 0
 3923 0000 024A     		ldr	r2, .L494
 3924 0002 1368     		ldr	r3, [r2]
 3925 0004 43F00403 		orr	r3, r3, #4
 3926 0008 1360     		str	r3, [r2]
 3927 000a 7047     		bx	lr
 3928              	.L495:
 3929              		.align	2
 3930              	.L494:
 3931 000c 00100240 		.word	1073876992
 3932              		.cfi_endproc
 3933              	.LFE139:
 3935              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 3936              		.align	1
 3937              		.global	HAL_RCCEx_DisableMSIPLLMode
 3938              		.syntax unified
 3939              		.thumb
 3940              		.thumb_func
 3941              		.fpu fpv4-sp-d16
 3943              	HAL_RCCEx_DisableMSIPLLMode:
 3944              	.LFB140:
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 3945              		.loc 1 2490 0
 3946              		.cfi_startproc
 3947              		@ args = 0, pretend = 0, frame = 0
 3948              		@ frame_needed = 0, uses_anonymous_args = 0
 3949              		@ link register save eliminated.
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3950              		.loc 1 2491 0
 3951 0000 024A     		ldr	r2, .L497
ARM GAS  /tmp/ccHdySgy.s 			page 142


 3952 0002 1368     		ldr	r3, [r2]
 3953 0004 23F00403 		bic	r3, r3, #4
 3954 0008 1360     		str	r3, [r2]
 3955 000a 7047     		bx	lr
 3956              	.L498:
 3957              		.align	2
 3958              	.L497:
 3959 000c 00100240 		.word	1073876992
 3960              		.cfi_endproc
 3961              	.LFE140:
 3963              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 3964              		.align	1
 3965              		.global	HAL_RCCEx_CRSConfig
 3966              		.syntax unified
 3967              		.thumb
 3968              		.thumb_func
 3969              		.fpu fpv4-sp-d16
 3971              	HAL_RCCEx_CRSConfig:
 3972              	.LFB141:
2570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value;  /* no init needed */
 3973              		.loc 1 2570 0
 3974              		.cfi_startproc
 3975              		@ args = 0, pretend = 0, frame = 0
 3976              		@ frame_needed = 0, uses_anonymous_args = 0
 3977              		@ link register save eliminated.
 3978              	.LVL518:
2584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 3979              		.loc 1 2584 0
 3980 0000 104B     		ldr	r3, .L500
 3981 0002 9A6B     		ldr	r2, [r3, #56]
 3982 0004 42F08072 		orr	r2, r2, #16777216
 3983 0008 9A63     		str	r2, [r3, #56]
2585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3984              		.loc 1 2585 0
 3985 000a 9A6B     		ldr	r2, [r3, #56]
 3986 000c 22F08072 		bic	r2, r2, #16777216
 3987 0010 9A63     		str	r2, [r3, #56]
2590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
 3988              		.loc 1 2590 0
 3989 0012 0368     		ldr	r3, [r0]
 3990 0014 4268     		ldr	r2, [r0, #4]
 3991 0016 1343     		orrs	r3, r3, r2
 3992 0018 8268     		ldr	r2, [r0, #8]
 3993 001a 1343     		orrs	r3, r3, r2
 3994              	.LVL519:
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
 3995              		.loc 1 2592 0
 3996 001c C268     		ldr	r2, [r0, #12]
 3997 001e 1343     		orrs	r3, r3, r2
 3998              	.LVL520:
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 3999              		.loc 1 2594 0
 4000 0020 0269     		ldr	r2, [r0, #16]
 4001 0022 43EA0243 		orr	r3, r3, r2, lsl #16
 4002              	.LVL521:
2595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4003              		.loc 1 2595 0
ARM GAS  /tmp/ccHdySgy.s 			page 143


 4004 0026 084A     		ldr	r2, .L500+4
 4005 0028 5360     		str	r3, [r2, #4]
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4006              		.loc 1 2600 0
 4007 002a 1368     		ldr	r3, [r2]
 4008              	.LVL522:
 4009 002c 23F47C53 		bic	r3, r3, #16128
 4010 0030 4169     		ldr	r1, [r0, #20]
 4011 0032 43EA0123 		orr	r3, r3, r1, lsl #8
 4012 0036 1360     		str	r3, [r2]
 4013              	.LVL523:
2605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4014              		.loc 1 2605 0
 4015 0038 1368     		ldr	r3, [r2]
 4016 003a 43F06003 		orr	r3, r3, #96
 4017 003e 1360     		str	r3, [r2]
 4018 0040 7047     		bx	lr
 4019              	.L501:
 4020 0042 00BF     		.align	2
 4021              	.L500:
 4022 0044 00100240 		.word	1073876992
 4023 0048 00600040 		.word	1073766400
 4024              		.cfi_endproc
 4025              	.LFE141:
 4027              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 4028              		.align	1
 4029              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 4030              		.syntax unified
 4031              		.thumb
 4032              		.thumb_func
 4033              		.fpu fpv4-sp-d16
 4035              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 4036              	.LFB142:
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 4037              		.loc 1 2613 0
 4038              		.cfi_startproc
 4039              		@ args = 0, pretend = 0, frame = 0
 4040              		@ frame_needed = 0, uses_anonymous_args = 0
 4041              		@ link register save eliminated.
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4042              		.loc 1 2614 0
 4043 0000 024A     		ldr	r2, .L503
 4044 0002 1368     		ldr	r3, [r2]
 4045 0004 43F08003 		orr	r3, r3, #128
 4046 0008 1360     		str	r3, [r2]
 4047 000a 7047     		bx	lr
 4048              	.L504:
 4049              		.align	2
 4050              	.L503:
 4051 000c 00600040 		.word	1073766400
 4052              		.cfi_endproc
 4053              	.LFE142:
 4055              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 4056              		.align	1
 4057              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 4058              		.syntax unified
 4059              		.thumb
ARM GAS  /tmp/ccHdySgy.s 			page 144


 4060              		.thumb_func
 4061              		.fpu fpv4-sp-d16
 4063              	HAL_RCCEx_CRSGetSynchronizationInfo:
 4064              	.LFB143:
2623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
 4065              		.loc 1 2623 0
 4066              		.cfi_startproc
 4067              		@ args = 0, pretend = 0, frame = 0
 4068              		@ frame_needed = 0, uses_anonymous_args = 0
 4069              		@ link register save eliminated.
 4070              	.LVL524:
2628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4071              		.loc 1 2628 0
 4072 0000 074B     		ldr	r3, .L506
 4073 0002 5A68     		ldr	r2, [r3, #4]
 4074 0004 92B2     		uxth	r2, r2
 4075 0006 0260     		str	r2, [r0]
2631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4076              		.loc 1 2631 0
 4077 0008 1A68     		ldr	r2, [r3]
 4078 000a C2F30522 		ubfx	r2, r2, #8, #6
 4079 000e 4260     		str	r2, [r0, #4]
2634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4080              		.loc 1 2634 0
 4081 0010 9A68     		ldr	r2, [r3, #8]
 4082 0012 120C     		lsrs	r2, r2, #16
 4083 0014 8260     		str	r2, [r0, #8]
2637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4084              		.loc 1 2637 0
 4085 0016 9B68     		ldr	r3, [r3, #8]
 4086 0018 03F40043 		and	r3, r3, #32768
 4087 001c C360     		str	r3, [r0, #12]
 4088 001e 7047     		bx	lr
 4089              	.L507:
 4090              		.align	2
 4091              	.L506:
 4092 0020 00600040 		.word	1073766400
 4093              		.cfi_endproc
 4094              	.LFE143:
 4096              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 4097              		.align	1
 4098              		.global	HAL_RCCEx_CRSWaitSynchronization
 4099              		.syntax unified
 4100              		.thumb
 4101              		.thumb_func
 4102              		.fpu fpv4-sp-d16
 4104              	HAL_RCCEx_CRSWaitSynchronization:
 4105              	.LFB144:
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 4106              		.loc 1 2656 0
 4107              		.cfi_startproc
 4108              		@ args = 0, pretend = 0, frame = 0
 4109              		@ frame_needed = 0, uses_anonymous_args = 0
 4110              	.LVL525:
 4111 0000 70B5     		push	{r4, r5, r6, lr}
 4112              	.LCFI22:
 4113              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccHdySgy.s 			page 145


 4114              		.cfi_offset 4, -16
 4115              		.cfi_offset 5, -12
 4116              		.cfi_offset 6, -8
 4117              		.cfi_offset 14, -4
 4118 0002 0546     		mov	r5, r0
 4119              	.LVL526:
2661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4120              		.loc 1 2661 0
 4121 0004 FFF7FEFF 		bl	HAL_GetTick
 4122              	.LVL527:
 4123 0008 0646     		mov	r6, r0
 4124              	.LVL528:
2657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 4125              		.loc 1 2657 0
 4126 000a 0024     		movs	r4, #0
 4127 000c 3BE0     		b	.L516
 4128              	.LVL529:
 4129              	.L517:
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4130              		.loc 1 2670 0
 4131 000e 0124     		movs	r4, #1
 4132              	.LVL530:
 4133              	.L509:
2674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4134              		.loc 1 2674 0
 4135 0010 244B     		ldr	r3, .L521
 4136 0012 9B68     		ldr	r3, [r3, #8]
 4137 0014 13F0010F 		tst	r3, #1
 4138 0018 04D0     		beq	.L510
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4139              		.loc 1 2677 0
 4140 001a 44F00204 		orr	r4, r4, #2
 4141              	.LVL531:
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4142              		.loc 1 2680 0
 4143 001e 0122     		movs	r2, #1
 4144 0020 204B     		ldr	r3, .L521
 4145 0022 DA60     		str	r2, [r3, #12]
 4146              	.L510:
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4147              		.loc 1 2684 0
 4148 0024 1F4B     		ldr	r3, .L521
 4149 0026 9B68     		ldr	r3, [r3, #8]
 4150 0028 13F0020F 		tst	r3, #2
 4151 002c 04D0     		beq	.L511
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4152              		.loc 1 2687 0
 4153 002e 44F00404 		orr	r4, r4, #4
 4154              	.LVL532:
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4155              		.loc 1 2690 0
 4156 0032 0222     		movs	r2, #2
 4157 0034 1B4B     		ldr	r3, .L521
 4158 0036 DA60     		str	r2, [r3, #12]
 4159              	.L511:
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4160              		.loc 1 2694 0
ARM GAS  /tmp/ccHdySgy.s 			page 146


 4161 0038 1A4B     		ldr	r3, .L521
 4162 003a 9B68     		ldr	r3, [r3, #8]
 4163 003c 13F4806F 		tst	r3, #1024
 4164 0040 04D0     		beq	.L512
2697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4165              		.loc 1 2697 0
 4166 0042 44F02004 		orr	r4, r4, #32
 4167              	.LVL533:
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4168              		.loc 1 2700 0
 4169 0046 0422     		movs	r2, #4
 4170 0048 164B     		ldr	r3, .L521
 4171 004a DA60     		str	r2, [r3, #12]
 4172              	.L512:
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4173              		.loc 1 2704 0
 4174 004c 154B     		ldr	r3, .L521
 4175 004e 9B68     		ldr	r3, [r3, #8]
 4176 0050 13F4807F 		tst	r3, #256
 4177 0054 04D0     		beq	.L513
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4178              		.loc 1 2707 0
 4179 0056 44F00804 		orr	r4, r4, #8
 4180              	.LVL534:
2710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4181              		.loc 1 2710 0
 4182 005a 0422     		movs	r2, #4
 4183 005c 114B     		ldr	r3, .L521
 4184 005e DA60     		str	r2, [r3, #12]
 4185              	.L513:
2714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4186              		.loc 1 2714 0
 4187 0060 104B     		ldr	r3, .L521
 4188 0062 9B68     		ldr	r3, [r3, #8]
 4189 0064 13F4007F 		tst	r3, #512
 4190 0068 04D0     		beq	.L514
2717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4191              		.loc 1 2717 0
 4192 006a 44F01004 		orr	r4, r4, #16
 4193              	.LVL535:
2720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4194              		.loc 1 2720 0
 4195 006e 0422     		movs	r2, #4
 4196 0070 0C4B     		ldr	r3, .L521
 4197 0072 DA60     		str	r2, [r3, #12]
 4198              	.L514:
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4199              		.loc 1 2724 0
 4200 0074 0B4B     		ldr	r3, .L521
 4201 0076 9B68     		ldr	r3, [r3, #8]
 4202 0078 13F0080F 		tst	r3, #8
 4203 007c 02D0     		beq	.L515
2727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4204              		.loc 1 2727 0 discriminator 2
 4205 007e 0822     		movs	r2, #8
 4206 0080 084B     		ldr	r3, .L521
 4207 0082 DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/ccHdySgy.s 			page 147


 4208              	.L515:
2729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4209              		.loc 1 2729 0
 4210 0084 5CB9     		cbnz	r4, .L520
 4211              	.LVL536:
 4212              	.L516:
2666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4213              		.loc 1 2666 0
 4214 0086 B5F1FF3F 		cmp	r5, #-1
 4215 008a C1D0     		beq	.L509
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4216              		.loc 1 2668 0
 4217 008c FFF7FEFF 		bl	HAL_GetTick
 4218              	.LVL537:
 4219 0090 801B     		subs	r0, r0, r6
 4220 0092 8542     		cmp	r5, r0
 4221 0094 BBD3     		bcc	.L517
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4222              		.loc 1 2668 0 is_stmt 0 discriminator 1
 4223 0096 002D     		cmp	r5, #0
 4224 0098 BAD1     		bne	.L509
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4225              		.loc 1 2670 0 is_stmt 1
 4226 009a 0124     		movs	r4, #1
 4227              	.LVL538:
 4228 009c B8E7     		b	.L509
 4229              	.LVL539:
 4230              	.L520:
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4231              		.loc 1 2732 0
 4232 009e 2046     		mov	r0, r4
 4233 00a0 70BD     		pop	{r4, r5, r6, pc}
 4234              	.LVL540:
 4235              	.L522:
 4236 00a2 00BF     		.align	2
 4237              	.L521:
 4238 00a4 00600040 		.word	1073766400
 4239              		.cfi_endproc
 4240              	.LFE144:
 4242              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 4243              		.align	1
 4244              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 4245              		.syntax unified
 4246              		.thumb
 4247              		.thumb_func
 4248              		.fpu fpv4-sp-d16
 4250              	HAL_RCCEx_CRS_SyncOkCallback:
 4251              	.LFB146:
2804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4252              		.loc 1 2804 0
 4253              		.cfi_startproc
 4254              		@ args = 0, pretend = 0, frame = 0
 4255              		@ frame_needed = 0, uses_anonymous_args = 0
 4256              		@ link register save eliminated.
 4257 0000 7047     		bx	lr
 4258              		.cfi_endproc
 4259              	.LFE146:
ARM GAS  /tmp/ccHdySgy.s 			page 148


 4261              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 4262              		.align	1
 4263              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 4264              		.syntax unified
 4265              		.thumb
 4266              		.thumb_func
 4267              		.fpu fpv4-sp-d16
 4269              	HAL_RCCEx_CRS_SyncWarnCallback:
 4270              	.LFB147:
2815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4271              		.loc 1 2815 0
 4272              		.cfi_startproc
 4273              		@ args = 0, pretend = 0, frame = 0
 4274              		@ frame_needed = 0, uses_anonymous_args = 0
 4275              		@ link register save eliminated.
 4276 0000 7047     		bx	lr
 4277              		.cfi_endproc
 4278              	.LFE147:
 4280              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 4281              		.align	1
 4282              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 4283              		.syntax unified
 4284              		.thumb
 4285              		.thumb_func
 4286              		.fpu fpv4-sp-d16
 4288              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 4289              	.LFB148:
2826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4290              		.loc 1 2826 0
 4291              		.cfi_startproc
 4292              		@ args = 0, pretend = 0, frame = 0
 4293              		@ frame_needed = 0, uses_anonymous_args = 0
 4294              		@ link register save eliminated.
 4295 0000 7047     		bx	lr
 4296              		.cfi_endproc
 4297              	.LFE148:
 4299              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 4300              		.align	1
 4301              		.weak	HAL_RCCEx_CRS_ErrorCallback
 4302              		.syntax unified
 4303              		.thumb
 4304              		.thumb_func
 4305              		.fpu fpv4-sp-d16
 4307              	HAL_RCCEx_CRS_ErrorCallback:
 4308              	.LFB149:
2842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
 4309              		.loc 1 2842 0
 4310              		.cfi_startproc
 4311              		@ args = 0, pretend = 0, frame = 0
 4312              		@ frame_needed = 0, uses_anonymous_args = 0
 4313              		@ link register save eliminated.
 4314              	.LVL541:
 4315 0000 7047     		bx	lr
 4316              		.cfi_endproc
 4317              	.LFE149:
 4319              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 4320              		.align	1
ARM GAS  /tmp/ccHdySgy.s 			page 149


 4321              		.global	HAL_RCCEx_CRS_IRQHandler
 4322              		.syntax unified
 4323              		.thumb
 4324              		.thumb_func
 4325              		.fpu fpv4-sp-d16
 4327              	HAL_RCCEx_CRS_IRQHandler:
 4328              	.LFB145:
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 4329              		.loc 1 2739 0
 4330              		.cfi_startproc
 4331              		@ args = 0, pretend = 0, frame = 0
 4332              		@ frame_needed = 0, uses_anonymous_args = 0
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 4333              		.loc 1 2739 0
 4334 0000 08B5     		push	{r3, lr}
 4335              	.LCFI23:
 4336              		.cfi_def_cfa_offset 8
 4337              		.cfi_offset 3, -8
 4338              		.cfi_offset 14, -4
 4339              	.LVL542:
2742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 4340              		.loc 1 2742 0
 4341 0002 214A     		ldr	r2, .L540
 4342 0004 9368     		ldr	r3, [r2, #8]
 4343              	.LVL543:
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4344              		.loc 1 2743 0
 4345 0006 1268     		ldr	r2, [r2]
 4346              	.LVL544:
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4347              		.loc 1 2746 0
 4348 0008 13F0010F 		tst	r3, #1
 4349 000c 02D0     		beq	.L528
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4350              		.loc 1 2746 0 is_stmt 0 discriminator 1
 4351 000e 12F0010F 		tst	r2, #1
 4352 0012 25D1     		bne	.L537
 4353              	.L528:
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4354              		.loc 1 2755 0 is_stmt 1
 4355 0014 13F0020F 		tst	r3, #2
 4356 0018 02D0     		beq	.L530
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4357              		.loc 1 2755 0 is_stmt 0 discriminator 1
 4358 001a 12F0020F 		tst	r2, #2
 4359 001e 25D1     		bne	.L538
 4360              	.L530:
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4361              		.loc 1 2764 0 is_stmt 1
 4362 0020 13F0080F 		tst	r3, #8
 4363 0024 02D0     		beq	.L531
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4364              		.loc 1 2764 0 is_stmt 0 discriminator 1
 4365 0026 12F0080F 		tst	r2, #8
 4366 002a 25D1     		bne	.L539
 4367              	.L531:
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccHdySgy.s 			page 150


 4368              		.loc 1 2775 0 is_stmt 1
 4369 002c 13F0040F 		tst	r3, #4
 4370 0030 15D0     		beq	.L527
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4371              		.loc 1 2775 0 is_stmt 0 discriminator 1
 4372 0032 12F0040F 		tst	r2, #4
 4373 0036 12D0     		beq	.L527
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4374              		.loc 1 2777 0 is_stmt 1
 4375 0038 13F4807F 		tst	r3, #256
 4376 003c 22D1     		bne	.L535
2740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
 4377              		.loc 1 2740 0
 4378 003e 0020     		movs	r0, #0
 4379              	.L532:
 4380              	.LVL545:
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4381              		.loc 1 2781 0
 4382 0040 13F4007F 		tst	r3, #512
 4383 0044 01D0     		beq	.L533
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4384              		.loc 1 2783 0
 4385 0046 40F01000 		orr	r0, r0, #16
 4386              	.LVL546:
 4387              	.L533:
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4388              		.loc 1 2785 0
 4389 004a 13F4806F 		tst	r3, #1024
 4390 004e 01D0     		beq	.L534
2787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4391              		.loc 1 2787 0
 4392 0050 40F02000 		orr	r0, r0, #32
 4393              	.LVL547:
 4394              	.L534:
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4395              		.loc 1 2791 0
 4396 0054 0422     		movs	r2, #4
 4397              	.LVL548:
 4398 0056 0C4B     		ldr	r3, .L540
 4399              	.LVL549:
 4400 0058 DA60     		str	r2, [r3, #12]
2794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4401              		.loc 1 2794 0
 4402 005a FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
 4403              	.LVL550:
 4404              	.L527:
 4405 005e 08BD     		pop	{r3, pc}
 4406              	.LVL551:
 4407              	.L537:
2749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4408              		.loc 1 2749 0
 4409 0060 0122     		movs	r2, #1
 4410              	.LVL552:
 4411 0062 094B     		ldr	r3, .L540
 4412              	.LVL553:
 4413 0064 DA60     		str	r2, [r3, #12]
2752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccHdySgy.s 			page 151


 4414              		.loc 1 2752 0
 4415 0066 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 4416              	.LVL554:
 4417 006a 08BD     		pop	{r3, pc}
 4418              	.LVL555:
 4419              	.L538:
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4420              		.loc 1 2758 0
 4421 006c 0222     		movs	r2, #2
 4422              	.LVL556:
 4423 006e 064B     		ldr	r3, .L540
 4424              	.LVL557:
 4425 0070 DA60     		str	r2, [r3, #12]
2761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 4426              		.loc 1 2761 0
 4427 0072 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 4428              	.LVL558:
 4429 0076 08BD     		pop	{r3, pc}
 4430              	.LVL559:
 4431              	.L539:
2767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4432              		.loc 1 2767 0
 4433 0078 0822     		movs	r2, #8
 4434              	.LVL560:
 4435 007a 034B     		ldr	r3, .L540
 4436              	.LVL561:
 4437 007c DA60     		str	r2, [r3, #12]
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 4438              		.loc 1 2770 0
 4439 007e FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 4440              	.LVL562:
 4441 0082 08BD     		pop	{r3, pc}
 4442              	.LVL563:
 4443              	.L535:
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4444              		.loc 1 2779 0
 4445 0084 0820     		movs	r0, #8
 4446 0086 DBE7     		b	.L532
 4447              	.L541:
 4448              		.align	2
 4449              	.L540:
 4450 0088 00600040 		.word	1073766400
 4451              		.cfi_endproc
 4452              	.LFE145:
 4454              		.text
 4455              	.Letext0:
 4456              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 4457              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 4458              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 4459              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 4460              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 4461              		.file 7 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 4462              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 4463              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 4464              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 4465              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 4466              		.file 12 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
ARM GAS  /tmp/ccHdySgy.s 			page 152


 4467              		.file 13 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
ARM GAS  /tmp/ccHdySgy.s 			page 153


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc_ex.c
     /tmp/ccHdySgy.s:18     .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 $t
     /tmp/ccHdySgy.s:24     .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 RCCEx_GetSAIxPeriphCLKFreq
     /tmp/ccHdySgy.s:258    .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000124 $d
     /tmp/ccHdySgy.s:264    .text.RCCEx_PLLSAI1_Config:0000000000000000 $t
     /tmp/ccHdySgy.s:270    .text.RCCEx_PLLSAI1_Config:0000000000000000 RCCEx_PLLSAI1_Config
     /tmp/ccHdySgy.s:530    .text.RCCEx_PLLSAI1_Config:0000000000000178 $d
     /tmp/ccHdySgy.s:535    .text.RCCEx_PLLSAI2_Config:0000000000000000 $t
     /tmp/ccHdySgy.s:541    .text.RCCEx_PLLSAI2_Config:0000000000000000 RCCEx_PLLSAI2_Config
     /tmp/ccHdySgy.s:783    .text.RCCEx_PLLSAI2_Config:0000000000000154 $d
     /tmp/ccHdySgy.s:788    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccHdySgy.s:795    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccHdySgy.s:1112   .text.HAL_RCCEx_PeriphCLKConfig:00000000000001c4 $d
     /tmp/ccHdySgy.s:1117   .text.HAL_RCCEx_PeriphCLKConfig:00000000000001cc $t
     /tmp/ccHdySgy.s:1491   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000470 $d
     /tmp/ccHdySgy.s:1496   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccHdySgy.s:1503   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccHdySgy.s:1665   .text.HAL_RCCEx_GetPeriphCLKConfig:000000000000014c $d
     /tmp/ccHdySgy.s:1671   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccHdySgy.s:1678   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccHdySgy.s:1898   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000014c $d
     /tmp/ccHdySgy.s:1903   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000154 $t
     /tmp/ccHdySgy.s:2120   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000304 $d
     /tmp/ccHdySgy.s:2128   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000031c $t
     /tmp/ccHdySgy.s:2258   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000003e6 $d
     /tmp/ccHdySgy.s:2271   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000400 $t
     /tmp/ccHdySgy.s:2656   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000005f0 $d
     /tmp/ccHdySgy.s:2661   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000005f8 $t
     /tmp/ccHdySgy.s:3046   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000078c $d
     /tmp/ccHdySgy.s:3052   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 $t
     /tmp/ccHdySgy.s:3059   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 HAL_RCCEx_EnablePLLSAI1
     /tmp/ccHdySgy.s:3164   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000084 $d
     /tmp/ccHdySgy.s:3169   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 $t
     /tmp/ccHdySgy.s:3176   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 HAL_RCCEx_DisablePLLSAI1
     /tmp/ccHdySgy.s:3239   .text.HAL_RCCEx_DisablePLLSAI1:000000000000004c $d
     /tmp/ccHdySgy.s:3244   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 $t
     /tmp/ccHdySgy.s:3251   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 HAL_RCCEx_EnablePLLSAI2
     /tmp/ccHdySgy.s:3352   .text.HAL_RCCEx_EnablePLLSAI2:000000000000007c $d
     /tmp/ccHdySgy.s:3357   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 $t
     /tmp/ccHdySgy.s:3364   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 HAL_RCCEx_DisablePLLSAI2
     /tmp/ccHdySgy.s:3427   .text.HAL_RCCEx_DisablePLLSAI2:000000000000004c $d
     /tmp/ccHdySgy.s:3432   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/ccHdySgy.s:3439   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/ccHdySgy.s:3458   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000010 $d
     /tmp/ccHdySgy.s:3463   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 $t
     /tmp/ccHdySgy.s:3470   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 HAL_RCCEx_StandbyMSIRangeConfig
     /tmp/ccHdySgy.s:3489   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000014 $d
     /tmp/ccHdySgy.s:3494   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccHdySgy.s:3501   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccHdySgy.s:3517   .text.HAL_RCCEx_EnableLSECSS:0000000000000010 $d
     /tmp/ccHdySgy.s:3522   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccHdySgy.s:3529   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccHdySgy.s:3549   .text.HAL_RCCEx_DisableLSECSS:0000000000000018 $d
     /tmp/ccHdySgy.s:3554   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccHdySgy.s:3561   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccHdySgy.s:3590   .text.HAL_RCCEx_EnableLSECSS_IT:000000000000002c $d
ARM GAS  /tmp/ccHdySgy.s 			page 154


     /tmp/ccHdySgy.s:3595   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccHdySgy.s:3602   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccHdySgy.s:3614   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccHdySgy.s:3621   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccHdySgy.s:3653   .text.HAL_RCCEx_LSECSS_IRQHandler:000000000000001c $d
     /tmp/ccHdySgy.s:3658   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
     /tmp/ccHdySgy.s:3665   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/ccHdySgy.s:3793   .text.HAL_RCCEx_EnableLSCO:0000000000000098 $d
     /tmp/ccHdySgy.s:3799   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/ccHdySgy.s:3806   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/ccHdySgy.s:3902   .text.HAL_RCCEx_DisableLSCO:0000000000000064 $d
     /tmp/ccHdySgy.s:3908   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 $t
     /tmp/ccHdySgy.s:3915   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 HAL_RCCEx_EnableMSIPLLMode
     /tmp/ccHdySgy.s:3931   .text.HAL_RCCEx_EnableMSIPLLMode:000000000000000c $d
     /tmp/ccHdySgy.s:3936   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 $t
     /tmp/ccHdySgy.s:3943   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 HAL_RCCEx_DisableMSIPLLMode
     /tmp/ccHdySgy.s:3959   .text.HAL_RCCEx_DisableMSIPLLMode:000000000000000c $d
     /tmp/ccHdySgy.s:3964   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/ccHdySgy.s:3971   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/ccHdySgy.s:4022   .text.HAL_RCCEx_CRSConfig:0000000000000044 $d
     /tmp/ccHdySgy.s:4028   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/ccHdySgy.s:4035   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/ccHdySgy.s:4051   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000000c $d
     /tmp/ccHdySgy.s:4056   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/ccHdySgy.s:4063   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/ccHdySgy.s:4092   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000020 $d
     /tmp/ccHdySgy.s:4097   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/ccHdySgy.s:4104   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/ccHdySgy.s:4238   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000a4 $d
     /tmp/ccHdySgy.s:4243   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/ccHdySgy.s:4250   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/ccHdySgy.s:4262   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/ccHdySgy.s:4269   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
     /tmp/ccHdySgy.s:4281   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/ccHdySgy.s:4288   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/ccHdySgy.s:4300   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
     /tmp/ccHdySgy.s:4307   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/ccHdySgy.s:4320   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/ccHdySgy.s:4327   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/ccHdySgy.s:4450   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000088 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
MSIRangeTable
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
