#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017c415ef070 .scope module, "karatsuba_16" "karatsuba_16" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "X";
    .port_info 1 /INPUT 16 "Y";
    .port_info 2 /OUTPUT 32 "Z";
v0000017c43bcd880_0 .net "F1", 32 0, L_0000017c43fb4090;  1 drivers
v0000017c43bcd740_0 .net "F2", 32 0, L_0000017c43fb3050;  1 drivers
o0000017c4328cad8 .functor BUFZ 33, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017c43bcd920_0 .net "F3", 32 0, o0000017c4328cad8;  0 drivers
o0000017c43c38dd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000017c43bcd9c0_0 .net "X", 15 0, o0000017c43c38dd8;  0 drivers
RS_0000017c43273488 .resolv tri, L_0000017c43cab460, L_0000017c43cad6c0;
v0000017c43bcdb00_0 .net8 "Xl", 8 0, RS_0000017c43273488;  2 drivers
v0000017c43bcbbc0_0 .net "Xm", 8 0, L_0000017c43cabe60;  1 drivers
v0000017c43bcbd00_0 .net "Xms", 16 0, L_0000017c43fb25b0;  1 drivers
RS_0000017c43273458 .resolv tri, L_0000017c43cac9a0, L_0000017c43cacae0;
v0000017c43bcdec0_0 .net8 "Xr", 8 0, RS_0000017c43273458;  2 drivers
o0000017c43c38e08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000017c43bcc8e0_0 .net "Y", 15 0, o0000017c43c38e08;  0 drivers
RS_0000017c43275dc8 .resolv tri, L_0000017c43cac900, L_0000017c43caca40;
v0000017c43bcbee0_0 .net8 "Yl", 8 0, RS_0000017c43275dc8;  2 drivers
v0000017c43bcdc40_0 .net "Ym", 8 0, L_0000017c43cada80;  1 drivers
RS_0000017c43275d98 .resolv tri, L_0000017c43cab820, L_0000017c43cac0e0;
v0000017c43bcc2a0_0 .net8 "Yr", 8 0, RS_0000017c43275d98;  2 drivers
v0000017c43bcca20_0 .net "Z", 31 0, L_0000017c43fbcc90;  1 drivers
v0000017c43bcdce0_0 .net "Z1", 16 0, L_0000017c43de99d0;  1 drivers
v0000017c43bcdf60_0 .net "Z2", 16 0, L_0000017c43ef5c10;  1 drivers
v0000017c43bcb940_0 .net "Z3", 16 0, L_0000017c43fad470;  1 drivers
v0000017c43bccb60_0 .net "ZF", 32 0, L_0000017c43fb9d10;  1 drivers
v0000017c43bcbda0_0 .net "ZF2", 32 0, L_0000017c43fbe9f0;  1 drivers
L_0000017c43ced0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bcbe40_0 .net/2s *"_ivl_12", 0 0, L_0000017c43ced0a8;  1 drivers
v0000017c43bcc340_0 .net *"_ivl_15", 7 0, L_0000017c43cad8a0;  1 drivers
L_0000017c43ced0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bccc00_0 .net *"_ivl_19", 0 0, L_0000017c43ced0f0;  1 drivers
L_0000017c43ced018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bcc3e0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ced018;  1 drivers
L_0000017c43ced138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bcc520_0 .net/2s *"_ivl_22", 0 0, L_0000017c43ced138;  1 drivers
v0000017c43bcc5c0_0 .net *"_ivl_25", 7 0, L_0000017c43cabaa0;  1 drivers
L_0000017c43ced180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43cac4a0_0 .net *"_ivl_29", 0 0, L_0000017c43ced180;  1 drivers
L_0000017c43ced1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43cad760_0 .net/2s *"_ivl_32", 0 0, L_0000017c43ced1c8;  1 drivers
v0000017c43cac220_0 .net *"_ivl_35", 7 0, L_0000017c43cac5e0;  1 drivers
L_0000017c43ced210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43cac860_0 .net *"_ivl_39", 0 0, L_0000017c43ced210;  1 drivers
v0000017c43cad620_0 .net *"_ivl_5", 7 0, L_0000017c43cabbe0;  1 drivers
L_0000017c43ced060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43cad300_0 .net *"_ivl_9", 0 0, L_0000017c43ced060;  1 drivers
v0000017c43cab960_0 .net "bin", 0 0, L_0000017c43fb50d0;  1 drivers
v0000017c43cac7c0_0 .net "cout1", 0 0, L_0000017c43cae0c0;  1 drivers
v0000017c43cacb80_0 .net "cout2", 0 0, L_0000017c43caeca0;  1 drivers
v0000017c43cac540_0 .net "cout3", 0 0, L_0000017c43fb28d0;  1 drivers
v0000017c43cab780_0 .net "cout4", 0 0, L_0000017c43fb8c30;  1 drivers
v0000017c43cace00_0 .net "cout5", 0 0, L_0000017c43fbf0d0;  1 drivers
v0000017c43caba00_0 .net "sub_ans", 16 0, L_0000017c43fb4c70;  1 drivers
L_0000017c43cac9a0 .part/pv L_0000017c43ced018, 8, 1, 9;
L_0000017c43cabbe0 .part o0000017c43c38dd8, 8, 8;
L_0000017c43cacae0 .concat [ 8 1 0 0], L_0000017c43cabbe0, L_0000017c43ced060;
L_0000017c43cab460 .part/pv L_0000017c43ced0a8, 8, 1, 9;
L_0000017c43cad8a0 .part o0000017c43c38dd8, 0, 8;
L_0000017c43cad6c0 .concat [ 8 1 0 0], L_0000017c43cad8a0, L_0000017c43ced0f0;
L_0000017c43cab820 .part/pv L_0000017c43ced138, 8, 1, 9;
L_0000017c43cabaa0 .part o0000017c43c38e08, 8, 8;
L_0000017c43cac0e0 .concat [ 8 1 0 0], L_0000017c43cabaa0, L_0000017c43ced180;
L_0000017c43cac900 .part/pv L_0000017c43ced1c8, 8, 1, 9;
L_0000017c43cac5e0 .part o0000017c43c38e08, 0, 8;
L_0000017c43caca40 .concat [ 8 1 0 0], L_0000017c43cac5e0, L_0000017c43ced210;
L_0000017c43fbcc90 .part L_0000017c43fbe9f0, 0, 32;
S_0000017c415ef200 .scope module, "add1" "rca_Nbit" 2 19, 2 233 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323be00 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43ced258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c430a5720 .functor BUFZ 1, L_0000017c43ced258, C4<0>, C4<0>, C4<0>;
v0000017c4313e530_0 .net "S", 8 0, L_0000017c43cabe60;  alias, 1 drivers
v0000017c4313e8f0_0 .net *"_ivl_0", 0 0, L_0000017c430a4ca0;  1 drivers
v0000017c4313d630_0 .net *"_ivl_10", 0 0, L_0000017c430a4530;  1 drivers
v0000017c4313eb70_0 .net *"_ivl_20", 0 0, L_0000017c430a4a70;  1 drivers
v0000017c4313ed50_0 .net *"_ivl_30", 0 0, L_0000017c430a3d50;  1 drivers
v0000017c4313f6b0_0 .net *"_ivl_40", 0 0, L_0000017c430a4fb0;  1 drivers
v0000017c4313d1d0_0 .net *"_ivl_50", 0 0, L_0000017c430a3500;  1 drivers
v0000017c4313ee90_0 .net *"_ivl_60", 0 0, L_0000017c430a3810;  1 drivers
v0000017c4313ef30_0 .net *"_ivl_70", 0 0, L_0000017c430a3b20;  1 drivers
v0000017c4313d3b0_0 .net *"_ivl_80", 0 0, L_0000017c430a6440;  1 drivers
v0000017c4313d770_0 .net *"_ivl_96", 0 0, L_0000017c430a5720;  1 drivers
v0000017c4313f070_0 .net8 "a", 8 0, RS_0000017c43273458;  alias, 2 drivers
v0000017c4313f110_0 .net8 "b", 8 0, RS_0000017c43273488;  alias, 2 drivers
v0000017c4313f1b0_0 .net "b1", 8 0, L_0000017c43cab3c0;  1 drivers
v0000017c4313fc50_0 .net "c", 0 0, L_0000017c43cae0c0;  alias, 1 drivers
v0000017c431406f0_0 .net "cin", 0 0, L_0000017c43ced258;  1 drivers
v0000017c431417d0_0 .net "co", 9 0, L_0000017c43cabfa0;  1 drivers
L_0000017c43cab6e0 .part RS_0000017c43273488, 0, 1;
L_0000017c43cad800 .part RS_0000017c43273458, 0, 1;
L_0000017c43cac2c0 .part L_0000017c43cab3c0, 0, 1;
L_0000017c43cac680 .part L_0000017c43cabfa0, 0, 1;
L_0000017c43cacc20 .part RS_0000017c43273488, 1, 1;
L_0000017c43caccc0 .part RS_0000017c43273458, 1, 1;
L_0000017c43cac040 .part L_0000017c43cab3c0, 1, 1;
L_0000017c43cad260 .part L_0000017c43cabfa0, 1, 1;
L_0000017c43cac720 .part RS_0000017c43273488, 2, 1;
L_0000017c43cacd60 .part RS_0000017c43273458, 2, 1;
L_0000017c43cac360 .part L_0000017c43cab3c0, 2, 1;
L_0000017c43cacea0 .part L_0000017c43cabfa0, 2, 1;
L_0000017c43cac180 .part RS_0000017c43273488, 3, 1;
L_0000017c43cacfe0 .part RS_0000017c43273458, 3, 1;
L_0000017c43cab8c0 .part L_0000017c43cab3c0, 3, 1;
L_0000017c43cacf40 .part L_0000017c43cabfa0, 3, 1;
L_0000017c43cad080 .part RS_0000017c43273488, 4, 1;
L_0000017c43cad120 .part RS_0000017c43273458, 4, 1;
L_0000017c43cab140 .part L_0000017c43cab3c0, 4, 1;
L_0000017c43cad1c0 .part L_0000017c43cabfa0, 4, 1;
L_0000017c43cad3a0 .part RS_0000017c43273488, 5, 1;
L_0000017c43cad440 .part RS_0000017c43273458, 5, 1;
L_0000017c43cabb40 .part L_0000017c43cab3c0, 5, 1;
L_0000017c43cabc80 .part L_0000017c43cabfa0, 5, 1;
L_0000017c43cad4e0 .part RS_0000017c43273488, 6, 1;
L_0000017c43cad580 .part RS_0000017c43273458, 6, 1;
L_0000017c43cac400 .part L_0000017c43cab3c0, 6, 1;
L_0000017c43cabf00 .part L_0000017c43cabfa0, 6, 1;
L_0000017c43cab1e0 .part RS_0000017c43273488, 7, 1;
L_0000017c43cabd20 .part RS_0000017c43273458, 7, 1;
L_0000017c43cab280 .part L_0000017c43cab3c0, 7, 1;
L_0000017c43cab320 .part L_0000017c43cabfa0, 7, 1;
LS_0000017c43cab3c0_0_0 .concat8 [ 1 1 1 1], L_0000017c430a4ca0, L_0000017c430a4530, L_0000017c430a4a70, L_0000017c430a3d50;
LS_0000017c43cab3c0_0_4 .concat8 [ 1 1 1 1], L_0000017c430a4fb0, L_0000017c430a3500, L_0000017c430a3810, L_0000017c430a3b20;
LS_0000017c43cab3c0_0_8 .concat8 [ 1 0 0 0], L_0000017c430a6440;
L_0000017c43cab3c0 .concat8 [ 4 4 1 0], LS_0000017c43cab3c0_0_0, LS_0000017c43cab3c0_0_4, LS_0000017c43cab3c0_0_8;
L_0000017c43cabdc0 .part RS_0000017c43273488, 8, 1;
L_0000017c43cab500 .part RS_0000017c43273458, 8, 1;
L_0000017c43cab5a0 .part L_0000017c43cab3c0, 8, 1;
L_0000017c43cab640 .part L_0000017c43cabfa0, 8, 1;
LS_0000017c43cabe60_0_0 .concat8 [ 1 1 1 1], L_0000017c430a3b90, L_0000017c430a4b50, L_0000017c430a4d10, L_0000017c430a4f40;
LS_0000017c43cabe60_0_4 .concat8 [ 1 1 1 1], L_0000017c430a4ed0, L_0000017c430a41b0, L_0000017c430a3ce0, L_0000017c430a4290;
LS_0000017c43cabe60_0_8 .concat8 [ 1 0 0 0], L_0000017c430a5560;
L_0000017c43cabe60 .concat8 [ 4 4 1 0], LS_0000017c43cabe60_0_0, LS_0000017c43cabe60_0_4, LS_0000017c43cabe60_0_8;
LS_0000017c43cabfa0_0_0 .concat8 [ 1 1 1 1], L_0000017c430a5720, L_0000017c430a4060, L_0000017c430a3c70, L_0000017c430a3e30;
LS_0000017c43cabfa0_0_4 .concat8 [ 1 1 1 1], L_0000017c430a4370, L_0000017c430a3ea0, L_0000017c430a37a0, L_0000017c430a3a40;
LS_0000017c43cabfa0_0_8 .concat8 [ 1 1 0 0], L_0000017c430a51e0, L_0000017c430a5100;
L_0000017c43cabfa0 .concat8 [ 4 4 2 0], LS_0000017c43cabfa0_0_0, LS_0000017c43cabfa0_0_4, LS_0000017c43cabfa0_0_8;
L_0000017c43cae0c0 .part L_0000017c43cabfa0, 9, 1;
S_0000017c415ef390 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323c240 .param/l "i" 0 2 243, +C4<00>;
L_0000017c430a4ca0 .functor XOR 1, L_0000017c43ced258, L_0000017c43cab6e0, C4<0>, C4<0>;
v0000017c431226f0_0 .net *"_ivl_1", 0 0, L_0000017c43cab6e0;  1 drivers
S_0000017c415ea140 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c415ef390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a4060 .functor OR 1, L_0000017c430a4680, L_0000017c430a4840, C4<0>, C4<0>;
v0000017c431200d0_0 .net "S", 0 0, L_0000017c430a3b90;  1 drivers
v0000017c431208f0_0 .net "a", 0 0, L_0000017c43cad800;  1 drivers
v0000017c43121430_0 .net "b", 0 0, L_0000017c43cac2c0;  1 drivers
v0000017c431217f0_0 .net "c", 0 0, L_0000017c430a4060;  1 drivers
v0000017c43122150_0 .net "carry_1", 0 0, L_0000017c430a4680;  1 drivers
v0000017c43122290_0 .net "carry_2", 0 0, L_0000017c430a4840;  1 drivers
v0000017c43122dd0_0 .net "cin", 0 0, L_0000017c43cac680;  1 drivers
v0000017c43123190_0 .net "sum_1", 0 0, L_0000017c430a3c00;  1 drivers
S_0000017c415ea2d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c415ea140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a3c00 .functor XOR 1, L_0000017c43cad800, L_0000017c43cac2c0, C4<0>, C4<0>;
L_0000017c430a4680 .functor AND 1, L_0000017c43cad800, L_0000017c43cac2c0, C4<1>, C4<1>;
v0000017c43120030_0 .net "S", 0 0, L_0000017c430a3c00;  alias, 1 drivers
v0000017c43120990_0 .net "a", 0 0, L_0000017c43cad800;  alias, 1 drivers
v0000017c4311f770_0 .net "b", 0 0, L_0000017c43cac2c0;  alias, 1 drivers
v0000017c43120df0_0 .net "c", 0 0, L_0000017c430a4680;  alias, 1 drivers
S_0000017c415ea460 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c415ea140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a3b90 .functor XOR 1, L_0000017c430a3c00, L_0000017c43cac680, C4<0>, C4<0>;
L_0000017c430a4840 .functor AND 1, L_0000017c430a3c00, L_0000017c43cac680, C4<1>, C4<1>;
v0000017c43120850_0 .net "S", 0 0, L_0000017c430a3b90;  alias, 1 drivers
v0000017c4311f810_0 .net "a", 0 0, L_0000017c430a3c00;  alias, 1 drivers
v0000017c431211b0_0 .net "b", 0 0, L_0000017c43cac680;  alias, 1 drivers
v0000017c431212f0_0 .net "c", 0 0, L_0000017c430a4840;  alias, 1 drivers
S_0000017c415cc910 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323bd40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c430a4530 .functor XOR 1, L_0000017c43ced258, L_0000017c43cacc20, C4<0>, C4<0>;
v0000017c43126610_0 .net *"_ivl_1", 0 0, L_0000017c43cacc20;  1 drivers
S_0000017c415ccaa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c415cc910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a3c70 .functor OR 1, L_0000017c430a4920, L_0000017c430a4990, C4<0>, C4<0>;
v0000017c43123a50_0 .net "S", 0 0, L_0000017c430a4b50;  1 drivers
v0000017c43121d90_0 .net "a", 0 0, L_0000017c43caccc0;  1 drivers
v0000017c43124810_0 .net "b", 0 0, L_0000017c43cac040;  1 drivers
v0000017c431252b0_0 .net "c", 0 0, L_0000017c430a3c70;  1 drivers
v0000017c43125710_0 .net "carry_1", 0 0, L_0000017c430a4920;  1 drivers
v0000017c43125990_0 .net "carry_2", 0 0, L_0000017c430a4990;  1 drivers
v0000017c43124b30_0 .net "cin", 0 0, L_0000017c43cad260;  1 drivers
v0000017c43124770_0 .net "sum_1", 0 0, L_0000017c430a3ab0;  1 drivers
S_0000017c415ccc30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c415ccaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a3ab0 .functor XOR 1, L_0000017c43caccc0, L_0000017c43cac040, C4<0>, C4<0>;
L_0000017c430a4920 .functor AND 1, L_0000017c43caccc0, L_0000017c43cac040, C4<1>, C4<1>;
v0000017c431223d0_0 .net "S", 0 0, L_0000017c430a3ab0;  alias, 1 drivers
v0000017c43123cd0_0 .net "a", 0 0, L_0000017c43caccc0;  alias, 1 drivers
v0000017c43121cf0_0 .net "b", 0 0, L_0000017c43cac040;  alias, 1 drivers
v0000017c43123410_0 .net "c", 0 0, L_0000017c430a4920;  alias, 1 drivers
S_0000017c415d6260 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c415ccaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a4b50 .functor XOR 1, L_0000017c430a3ab0, L_0000017c43cad260, C4<0>, C4<0>;
L_0000017c430a4990 .functor AND 1, L_0000017c430a3ab0, L_0000017c43cad260, C4<1>, C4<1>;
v0000017c43123eb0_0 .net "S", 0 0, L_0000017c430a4b50;  alias, 1 drivers
v0000017c431235f0_0 .net "a", 0 0, L_0000017c430a3ab0;  alias, 1 drivers
v0000017c431239b0_0 .net "b", 0 0, L_0000017c43cad260;  alias, 1 drivers
v0000017c43121930_0 .net "c", 0 0, L_0000017c430a4990;  alias, 1 drivers
S_0000017c415d63f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323b980 .param/l "i" 0 2 243, +C4<010>;
L_0000017c430a4a70 .functor XOR 1, L_0000017c43ced258, L_0000017c43cac720, C4<0>, C4<0>;
v0000017c43129d10_0 .net *"_ivl_1", 0 0, L_0000017c43cac720;  1 drivers
S_0000017c415d6580 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c415d63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a3e30 .functor OR 1, L_0000017c430a3960, L_0000017c430a3f80, C4<0>, C4<0>;
v0000017c43128cd0_0 .net "S", 0 0, L_0000017c430a4d10;  1 drivers
v0000017c43127bf0_0 .net "a", 0 0, L_0000017c43cacd60;  1 drivers
v0000017c43127f10_0 .net "b", 0 0, L_0000017c43cac360;  1 drivers
v0000017c43128550_0 .net "c", 0 0, L_0000017c430a3e30;  1 drivers
v0000017c43127fb0_0 .net "carry_1", 0 0, L_0000017c430a3960;  1 drivers
v0000017c43128690_0 .net "carry_2", 0 0, L_0000017c430a3f80;  1 drivers
v0000017c43128910_0 .net "cin", 0 0, L_0000017c43cacea0;  1 drivers
v0000017c43129810_0 .net "sum_1", 0 0, L_0000017c430a48b0;  1 drivers
S_0000017c415e0e50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c415d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a48b0 .functor XOR 1, L_0000017c43cacd60, L_0000017c43cac360, C4<0>, C4<0>;
L_0000017c430a3960 .functor AND 1, L_0000017c43cacd60, L_0000017c43cac360, C4<1>, C4<1>;
v0000017c43125df0_0 .net "S", 0 0, L_0000017c430a48b0;  alias, 1 drivers
v0000017c43125a30_0 .net "a", 0 0, L_0000017c43cacd60;  alias, 1 drivers
v0000017c431266b0_0 .net "b", 0 0, L_0000017c43cac360;  alias, 1 drivers
v0000017c43125e90_0 .net "c", 0 0, L_0000017c430a3960;  alias, 1 drivers
S_0000017c415e0fe0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c415d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a4d10 .functor XOR 1, L_0000017c430a48b0, L_0000017c43cacea0, C4<0>, C4<0>;
L_0000017c430a3f80 .functor AND 1, L_0000017c430a48b0, L_0000017c43cacea0, C4<1>, C4<1>;
v0000017c43126070_0 .net "S", 0 0, L_0000017c430a4d10;  alias, 1 drivers
v0000017c43126110_0 .net "a", 0 0, L_0000017c430a48b0;  alias, 1 drivers
v0000017c43126250_0 .net "b", 0 0, L_0000017c43cacea0;  alias, 1 drivers
v0000017c43124270_0 .net "c", 0 0, L_0000017c430a3f80;  alias, 1 drivers
S_0000017c415e1170 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323b540 .param/l "i" 0 2 243, +C4<011>;
L_0000017c430a3d50 .functor XOR 1, L_0000017c43ced258, L_0000017c43cac180, C4<0>, C4<0>;
v0000017c4312c010_0 .net *"_ivl_1", 0 0, L_0000017c43cac180;  1 drivers
S_0000017c415e87a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c415e1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a4370 .functor OR 1, L_0000017c430a3ff0, L_0000017c430a4c30, C4<0>, C4<0>;
v0000017c43129a90_0 .net "S", 0 0, L_0000017c430a4f40;  1 drivers
v0000017c43129bd0_0 .net "a", 0 0, L_0000017c43cacfe0;  1 drivers
v0000017c4312b250_0 .net "b", 0 0, L_0000017c43cab8c0;  1 drivers
v0000017c4312b570_0 .net "c", 0 0, L_0000017c430a4370;  1 drivers
v0000017c43129130_0 .net "carry_1", 0 0, L_0000017c430a3ff0;  1 drivers
v0000017c4312b9d0_0 .net "carry_2", 0 0, L_0000017c430a4c30;  1 drivers
v0000017c4312d550_0 .net "cin", 0 0, L_0000017c43cacf40;  1 drivers
v0000017c4312bc50_0 .net "sum_1", 0 0, L_0000017c430a38f0;  1 drivers
S_0000017c415e8930 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c415e87a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a38f0 .functor XOR 1, L_0000017c43cacfe0, L_0000017c43cab8c0, C4<0>, C4<0>;
L_0000017c430a3ff0 .functor AND 1, L_0000017c43cacfe0, L_0000017c43cab8c0, C4<1>, C4<1>;
v0000017c4312acb0_0 .net "S", 0 0, L_0000017c430a38f0;  alias, 1 drivers
v0000017c4312a3f0_0 .net "a", 0 0, L_0000017c43cacfe0;  alias, 1 drivers
v0000017c4312b7f0_0 .net "b", 0 0, L_0000017c43cab8c0;  alias, 1 drivers
v0000017c431299f0_0 .net "c", 0 0, L_0000017c430a3ff0;  alias, 1 drivers
S_0000017c432c29c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c415e87a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a4f40 .functor XOR 1, L_0000017c430a38f0, L_0000017c43cacf40, C4<0>, C4<0>;
L_0000017c430a4c30 .functor AND 1, L_0000017c430a38f0, L_0000017c43cacf40, C4<1>, C4<1>;
v0000017c4312b430_0 .net "S", 0 0, L_0000017c430a4f40;  alias, 1 drivers
v0000017c4312b2f0_0 .net "a", 0 0, L_0000017c430a38f0;  alias, 1 drivers
v0000017c4312b110_0 .net "b", 0 0, L_0000017c43cacf40;  alias, 1 drivers
v0000017c4312b1b0_0 .net "c", 0 0, L_0000017c430a4c30;  alias, 1 drivers
S_0000017c432c2ce0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323b5c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c430a4fb0 .functor XOR 1, L_0000017c43ced258, L_0000017c43cad080, C4<0>, C4<0>;
v0000017c431329b0_0 .net *"_ivl_1", 0 0, L_0000017c43cad080;  1 drivers
S_0000017c432c2b50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a3ea0 .functor OR 1, L_0000017c430a4140, L_0000017c430a5090, C4<0>, C4<0>;
v0000017c4312c8d0_0 .net "S", 0 0, L_0000017c430a4ed0;  1 drivers
v0000017c4312ca10_0 .net "a", 0 0, L_0000017c43cad120;  1 drivers
v0000017c4312d370_0 .net "b", 0 0, L_0000017c43cab140;  1 drivers
v0000017c431306b0_0 .net "c", 0 0, L_0000017c430a3ea0;  1 drivers
v0000017c4312f0d0_0 .net "carry_1", 0 0, L_0000017c430a4140;  1 drivers
v0000017c4312f490_0 .net "carry_2", 0 0, L_0000017c430a5090;  1 drivers
v0000017c4312f850_0 .net "cin", 0 0, L_0000017c43cad1c0;  1 drivers
v0000017c431313d0_0 .net "sum_1", 0 0, L_0000017c430a4e60;  1 drivers
S_0000017c432c2380 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a4e60 .functor XOR 1, L_0000017c43cad120, L_0000017c43cab140, C4<0>, C4<0>;
L_0000017c430a4140 .functor AND 1, L_0000017c43cad120, L_0000017c43cab140, C4<1>, C4<1>;
v0000017c4312c150_0 .net "S", 0 0, L_0000017c430a4e60;  alias, 1 drivers
v0000017c4312d9b0_0 .net "a", 0 0, L_0000017c43cad120;  alias, 1 drivers
v0000017c4312d190_0 .net "b", 0 0, L_0000017c43cab140;  alias, 1 drivers
v0000017c4312c1f0_0 .net "c", 0 0, L_0000017c430a4140;  alias, 1 drivers
S_0000017c432c21f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a4ed0 .functor XOR 1, L_0000017c430a4e60, L_0000017c43cad1c0, C4<0>, C4<0>;
L_0000017c430a5090 .functor AND 1, L_0000017c430a4e60, L_0000017c43cad1c0, C4<1>, C4<1>;
v0000017c4312cd30_0 .net "S", 0 0, L_0000017c430a4ed0;  alias, 1 drivers
v0000017c4312c290_0 .net "a", 0 0, L_0000017c430a4e60;  alias, 1 drivers
v0000017c4312c3d0_0 .net "b", 0 0, L_0000017c43cad1c0;  alias, 1 drivers
v0000017c4312c6f0_0 .net "c", 0 0, L_0000017c430a5090;  alias, 1 drivers
S_0000017c432c2e70 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323b580 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c430a3500 .functor XOR 1, L_0000017c43ced258, L_0000017c43cad3a0, C4<0>, C4<0>;
v0000017c43133d10_0 .net *"_ivl_1", 0 0, L_0000017c43cad3a0;  1 drivers
S_0000017c432c2060 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a37a0 .functor OR 1, L_0000017c430a3650, L_0000017c430a36c0, C4<0>, C4<0>;
v0000017c43132eb0_0 .net "S", 0 0, L_0000017c430a41b0;  1 drivers
v0000017c43132190_0 .net "a", 0 0, L_0000017c43cad440;  1 drivers
v0000017c431325f0_0 .net "b", 0 0, L_0000017c43cabb40;  1 drivers
v0000017c43130930_0 .net "c", 0 0, L_0000017c430a37a0;  1 drivers
v0000017c431327d0_0 .net "carry_1", 0 0, L_0000017c430a3650;  1 drivers
v0000017c43133950_0 .net "carry_2", 0 0, L_0000017c430a36c0;  1 drivers
v0000017c43135070_0 .net "cin", 0 0, L_0000017c43cabc80;  1 drivers
v0000017c431339f0_0 .net "sum_1", 0 0, L_0000017c430a35e0;  1 drivers
S_0000017c432c2510 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c2060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a35e0 .functor XOR 1, L_0000017c43cad440, L_0000017c43cabb40, C4<0>, C4<0>;
L_0000017c430a3650 .functor AND 1, L_0000017c43cad440, L_0000017c43cabb40, C4<1>, C4<1>;
v0000017c43132410_0 .net "S", 0 0, L_0000017c430a35e0;  alias, 1 drivers
v0000017c43131510_0 .net "a", 0 0, L_0000017c43cad440;  alias, 1 drivers
v0000017c43131650_0 .net "b", 0 0, L_0000017c43cabb40;  alias, 1 drivers
v0000017c43131bf0_0 .net "c", 0 0, L_0000017c430a3650;  alias, 1 drivers
S_0000017c432c26a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c2060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a41b0 .functor XOR 1, L_0000017c430a35e0, L_0000017c43cabc80, C4<0>, C4<0>;
L_0000017c430a36c0 .functor AND 1, L_0000017c430a35e0, L_0000017c43cabc80, C4<1>, C4<1>;
v0000017c43131c90_0 .net "S", 0 0, L_0000017c430a41b0;  alias, 1 drivers
v0000017c43132e10_0 .net "a", 0 0, L_0000017c430a35e0;  alias, 1 drivers
v0000017c43132b90_0 .net "b", 0 0, L_0000017c43cabc80;  alias, 1 drivers
v0000017c43132050_0 .net "c", 0 0, L_0000017c430a36c0;  alias, 1 drivers
S_0000017c432c2830 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323b380 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c430a3810 .functor XOR 1, L_0000017c43ced258, L_0000017c43cad4e0, C4<0>, C4<0>;
v0000017c431363d0_0 .net *"_ivl_1", 0 0, L_0000017c43cad4e0;  1 drivers
S_0000017c432c3e80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c2830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a3a40 .functor OR 1, L_0000017c430a39d0, L_0000017c430a3dc0, C4<0>, C4<0>;
v0000017c431347b0_0 .net "S", 0 0, L_0000017c430a3ce0;  1 drivers
v0000017c431340d0_0 .net "a", 0 0, L_0000017c43cad580;  1 drivers
v0000017c43135110_0 .net "b", 0 0, L_0000017c43cac400;  1 drivers
v0000017c43136830_0 .net "c", 0 0, L_0000017c430a3a40;  1 drivers
v0000017c43137370_0 .net "carry_1", 0 0, L_0000017c430a39d0;  1 drivers
v0000017c43137690_0 .net "carry_2", 0 0, L_0000017c430a3dc0;  1 drivers
v0000017c43135f70_0 .net "cin", 0 0, L_0000017c43cabf00;  1 drivers
v0000017c43136150_0 .net "sum_1", 0 0, L_0000017c430a3880;  1 drivers
S_0000017c432c44c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a3880 .functor XOR 1, L_0000017c43cad580, L_0000017c43cac400, C4<0>, C4<0>;
L_0000017c430a39d0 .functor AND 1, L_0000017c43cad580, L_0000017c43cac400, C4<1>, C4<1>;
v0000017c43134d50_0 .net "S", 0 0, L_0000017c430a3880;  alias, 1 drivers
v0000017c43135890_0 .net "a", 0 0, L_0000017c43cad580;  alias, 1 drivers
v0000017c43134490_0 .net "b", 0 0, L_0000017c43cac400;  alias, 1 drivers
v0000017c431343f0_0 .net "c", 0 0, L_0000017c430a39d0;  alias, 1 drivers
S_0000017c432c4c90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a3ce0 .functor XOR 1, L_0000017c430a3880, L_0000017c43cabf00, C4<0>, C4<0>;
L_0000017c430a3dc0 .functor AND 1, L_0000017c430a3880, L_0000017c43cabf00, C4<1>, C4<1>;
v0000017c43133db0_0 .net "S", 0 0, L_0000017c430a3ce0;  alias, 1 drivers
v0000017c43135390_0 .net "a", 0 0, L_0000017c430a3880;  alias, 1 drivers
v0000017c431354d0_0 .net "b", 0 0, L_0000017c43cabf00;  alias, 1 drivers
v0000017c43133450_0 .net "c", 0 0, L_0000017c430a3dc0;  alias, 1 drivers
S_0000017c432c3840 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323c340 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c430a3b20 .functor XOR 1, L_0000017c43ced258, L_0000017c43cab1e0, C4<0>, C4<0>;
v0000017c4313a610_0 .net *"_ivl_1", 0 0, L_0000017c43cab1e0;  1 drivers
S_0000017c432c4e20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c3840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a51e0 .functor OR 1, L_0000017c430a4220, L_0000017c430a5170, C4<0>, C4<0>;
v0000017c431397b0_0 .net "S", 0 0, L_0000017c430a4290;  1 drivers
v0000017c431389f0_0 .net "a", 0 0, L_0000017c43cabd20;  1 drivers
v0000017c43139e90_0 .net "b", 0 0, L_0000017c43cab280;  1 drivers
v0000017c43138ef0_0 .net "c", 0 0, L_0000017c430a51e0;  1 drivers
v0000017c43139490_0 .net "carry_1", 0 0, L_0000017c430a4220;  1 drivers
v0000017c43138630_0 .net "carry_2", 0 0, L_0000017c430a5170;  1 drivers
v0000017c4313a4d0_0 .net "cin", 0 0, L_0000017c43cab320;  1 drivers
v0000017c43139850_0 .net "sum_1", 0 0, L_0000017c430a44c0;  1 drivers
S_0000017c432c39d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a44c0 .functor XOR 1, L_0000017c43cabd20, L_0000017c43cab280, C4<0>, C4<0>;
L_0000017c430a4220 .functor AND 1, L_0000017c43cabd20, L_0000017c43cab280, C4<1>, C4<1>;
v0000017c43136290_0 .net "S", 0 0, L_0000017c430a44c0;  alias, 1 drivers
v0000017c43137e10_0 .net "a", 0 0, L_0000017c43cabd20;  alias, 1 drivers
v0000017c43136a10_0 .net "b", 0 0, L_0000017c43cab280;  alias, 1 drivers
v0000017c43136ab0_0 .net "c", 0 0, L_0000017c430a4220;  alias, 1 drivers
S_0000017c432c4650 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a4290 .functor XOR 1, L_0000017c430a44c0, L_0000017c43cab320, C4<0>, C4<0>;
L_0000017c430a5170 .functor AND 1, L_0000017c430a44c0, L_0000017c43cab320, C4<1>, C4<1>;
v0000017c43137410_0 .net "S", 0 0, L_0000017c430a4290;  alias, 1 drivers
v0000017c43137eb0_0 .net "a", 0 0, L_0000017c430a44c0;  alias, 1 drivers
v0000017c43137ff0_0 .net "b", 0 0, L_0000017c43cab320;  alias, 1 drivers
v0000017c43135a70_0 .net "c", 0 0, L_0000017c430a5170;  alias, 1 drivers
S_0000017c432c3b60 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c415ef200;
 .timescale 0 0;
P_0000017c4323b3c0 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c430a6440 .functor XOR 1, L_0000017c43ced258, L_0000017c43cabdc0, C4<0>, C4<0>;
v0000017c4313b150_0 .net *"_ivl_1", 0 0, L_0000017c43cabdc0;  1 drivers
S_0000017c432c3070 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a5100 .functor OR 1, L_0000017c430a6b40, L_0000017c430a64b0, C4<0>, C4<0>;
v0000017c4313c870_0 .net "S", 0 0, L_0000017c430a5560;  1 drivers
v0000017c4313b010_0 .net "a", 0 0, L_0000017c43cab500;  1 drivers
v0000017c4313cc30_0 .net "b", 0 0, L_0000017c43cab5a0;  1 drivers
v0000017c4313bbf0_0 .net "c", 0 0, L_0000017c430a5100;  1 drivers
v0000017c4313ccd0_0 .net "carry_1", 0 0, L_0000017c430a6b40;  1 drivers
v0000017c4313abb0_0 .net "carry_2", 0 0, L_0000017c430a64b0;  1 drivers
v0000017c4313cf50_0 .net "cin", 0 0, L_0000017c43cab640;  1 drivers
v0000017c4313ac50_0 .net "sum_1", 0 0, L_0000017c430a5c60;  1 drivers
S_0000017c432c3cf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5c60 .functor XOR 1, L_0000017c43cab500, L_0000017c43cab5a0, C4<0>, C4<0>;
L_0000017c430a6b40 .functor AND 1, L_0000017c43cab500, L_0000017c43cab5a0, C4<1>, C4<1>;
v0000017c43138a90_0 .net "S", 0 0, L_0000017c430a5c60;  alias, 1 drivers
v0000017c43139f30_0 .net "a", 0 0, L_0000017c43cab500;  alias, 1 drivers
v0000017c43139fd0_0 .net "b", 0 0, L_0000017c43cab5a0;  alias, 1 drivers
v0000017c4313ba10_0 .net "c", 0 0, L_0000017c430a6b40;  alias, 1 drivers
S_0000017c432c47e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5560 .functor XOR 1, L_0000017c430a5c60, L_0000017c43cab640, C4<0>, C4<0>;
L_0000017c430a64b0 .functor AND 1, L_0000017c430a5c60, L_0000017c43cab640, C4<1>, C4<1>;
v0000017c4313aed0_0 .net "S", 0 0, L_0000017c430a5560;  alias, 1 drivers
v0000017c4313c690_0 .net "a", 0 0, L_0000017c430a5c60;  alias, 1 drivers
v0000017c4313c190_0 .net "b", 0 0, L_0000017c43cab640;  alias, 1 drivers
v0000017c4313b510_0 .net "c", 0 0, L_0000017c430a64b0;  alias, 1 drivers
S_0000017c432c3390 .scope module, "add2" "rca_Nbit" 2 20, 2 233 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323bd80 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43ced2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c430a6c20 .functor BUFZ 1, L_0000017c43ced2a0, C4<0>, C4<0>, C4<0>;
v0000017c4315c030_0 .net "S", 8 0, L_0000017c43cada80;  alias, 1 drivers
v0000017c4315c0d0_0 .net *"_ivl_0", 0 0, L_0000017c430a58e0;  1 drivers
v0000017c4315c5d0_0 .net *"_ivl_10", 0 0, L_0000017c430a5a30;  1 drivers
v0000017c4315c670_0 .net *"_ivl_20", 0 0, L_0000017c430a5bf0;  1 drivers
v0000017c4315c7b0_0 .net *"_ivl_30", 0 0, L_0000017c430a54f0;  1 drivers
v0000017c4315c8f0_0 .net *"_ivl_40", 0 0, L_0000017c430a5870;  1 drivers
v0000017c4315cb70_0 .net *"_ivl_50", 0 0, L_0000017c430a5db0;  1 drivers
v0000017c4315d1b0_0 .net *"_ivl_60", 0 0, L_0000017c430a60c0;  1 drivers
v0000017c4315e290_0 .net *"_ivl_70", 0 0, L_0000017c430a6750;  1 drivers
v0000017c4315f4b0_0 .net *"_ivl_80", 0 0, L_0000017c430a6ad0;  1 drivers
v0000017c4315f550_0 .net *"_ivl_96", 0 0, L_0000017c430a6c20;  1 drivers
v0000017c4315f7d0_0 .net8 "a", 8 0, RS_0000017c43275d98;  alias, 2 drivers
v0000017c4315e5b0_0 .net8 "b", 8 0, RS_0000017c43275dc8;  alias, 2 drivers
v0000017c4315e970_0 .net "b1", 8 0, L_0000017c43cae8e0;  1 drivers
v0000017c4315ff50_0 .net "c", 0 0, L_0000017c43caeca0;  alias, 1 drivers
v0000017c4315f0f0_0 .net "cin", 0 0, L_0000017c43ced2a0;  1 drivers
v0000017c4315d930_0 .net "co", 9 0, L_0000017c43caefc0;  1 drivers
L_0000017c43cae980 .part RS_0000017c43275dc8, 0, 1;
L_0000017c43caf7e0 .part RS_0000017c43275d98, 0, 1;
L_0000017c43caf600 .part L_0000017c43cae8e0, 0, 1;
L_0000017c43caf920 .part L_0000017c43caefc0, 0, 1;
L_0000017c43cae3e0 .part RS_0000017c43275dc8, 1, 1;
L_0000017c43cae160 .part RS_0000017c43275d98, 1, 1;
L_0000017c43cae660 .part L_0000017c43cae8e0, 1, 1;
L_0000017c43cae2a0 .part L_0000017c43caefc0, 1, 1;
L_0000017c43cae700 .part RS_0000017c43275dc8, 2, 1;
L_0000017c43cae340 .part RS_0000017c43275d98, 2, 1;
L_0000017c43caff60 .part L_0000017c43cae8e0, 2, 1;
L_0000017c43cafec0 .part L_0000017c43caefc0, 2, 1;
L_0000017c43cafb00 .part RS_0000017c43275dc8, 3, 1;
L_0000017c43caec00 .part RS_0000017c43275d98, 3, 1;
L_0000017c43cae200 .part L_0000017c43cae8e0, 3, 1;
L_0000017c43caea20 .part L_0000017c43caefc0, 3, 1;
L_0000017c43cae480 .part RS_0000017c43275dc8, 4, 1;
L_0000017c43caf9c0 .part RS_0000017c43275d98, 4, 1;
L_0000017c43caf240 .part L_0000017c43cae8e0, 4, 1;
L_0000017c43cad940 .part L_0000017c43caefc0, 4, 1;
L_0000017c43cadee0 .part RS_0000017c43275dc8, 5, 1;
L_0000017c43cadf80 .part RS_0000017c43275d98, 5, 1;
L_0000017c43caf2e0 .part L_0000017c43cae8e0, 5, 1;
L_0000017c43cae520 .part L_0000017c43caefc0, 5, 1;
L_0000017c43cafa60 .part RS_0000017c43275dc8, 6, 1;
L_0000017c43cae7a0 .part RS_0000017c43275d98, 6, 1;
L_0000017c43cae5c0 .part L_0000017c43cae8e0, 6, 1;
L_0000017c43caf420 .part L_0000017c43caefc0, 6, 1;
L_0000017c43cb0000 .part RS_0000017c43275dc8, 7, 1;
L_0000017c43caf6a0 .part RS_0000017c43275d98, 7, 1;
L_0000017c43cae840 .part L_0000017c43cae8e0, 7, 1;
L_0000017c43cadb20 .part L_0000017c43caefc0, 7, 1;
LS_0000017c43cae8e0_0_0 .concat8 [ 1 1 1 1], L_0000017c430a58e0, L_0000017c430a5a30, L_0000017c430a5bf0, L_0000017c430a54f0;
LS_0000017c43cae8e0_0_4 .concat8 [ 1 1 1 1], L_0000017c430a5870, L_0000017c430a5db0, L_0000017c430a60c0, L_0000017c430a6750;
LS_0000017c43cae8e0_0_8 .concat8 [ 1 0 0 0], L_0000017c430a6ad0;
L_0000017c43cae8e0 .concat8 [ 4 4 1 0], LS_0000017c43cae8e0_0_0, LS_0000017c43cae8e0_0_4, LS_0000017c43cae8e0_0_8;
L_0000017c43caed40 .part RS_0000017c43275dc8, 8, 1;
L_0000017c43caeac0 .part RS_0000017c43275d98, 8, 1;
L_0000017c43caeb60 .part L_0000017c43cae8e0, 8, 1;
L_0000017c43cafba0 .part L_0000017c43caefc0, 8, 1;
LS_0000017c43cada80_0_0 .concat8 [ 1 1 1 1], L_0000017c430a59c0, L_0000017c430a5330, L_0000017c430a5790, L_0000017c430a55d0;
LS_0000017c43cada80_0_4 .concat8 [ 1 1 1 1], L_0000017c430a6360, L_0000017c430a5e90, L_0000017c430a6130, L_0000017c430a63d0;
LS_0000017c43cada80_0_8 .concat8 [ 1 0 0 0], L_0000017c430a6bb0;
L_0000017c43cada80 .concat8 [ 4 4 1 0], LS_0000017c43cada80_0_0, LS_0000017c43cada80_0_4, LS_0000017c43cada80_0_8;
LS_0000017c43caefc0_0_0 .concat8 [ 1 1 1 1], L_0000017c430a6c20, L_0000017c430a5b10, L_0000017c430a53a0, L_0000017c430a5480;
LS_0000017c43caefc0_0_4 .concat8 [ 1 1 1 1], L_0000017c430a6050, L_0000017c430a5aa0, L_0000017c430a5fe0, L_0000017c430a6210;
LS_0000017c43caefc0_0_8 .concat8 [ 1 1 0 0], L_0000017c430a6830, L_0000017c430a6980;
L_0000017c43caefc0 .concat8 [ 4 4 2 0], LS_0000017c43caefc0_0_0, LS_0000017c43caefc0_0_4, LS_0000017c43caefc0_0_8;
L_0000017c43caeca0 .part L_0000017c43caefc0, 9, 1;
S_0000017c432c3520 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323bf40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c430a58e0 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cae980, C4<0>, C4<0>;
v0000017c43142d10_0 .net *"_ivl_1", 0 0, L_0000017c43cae980;  1 drivers
S_0000017c432c4970 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c3520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a5b10 .functor OR 1, L_0000017c430a5950, L_0000017c430a6520, C4<0>, C4<0>;
v0000017c43143cb0_0 .net "S", 0 0, L_0000017c430a59c0;  1 drivers
v0000017c43144430_0 .net "a", 0 0, L_0000017c43caf7e0;  1 drivers
v0000017c43144890_0 .net "b", 0 0, L_0000017c43caf600;  1 drivers
v0000017c431421d0_0 .net "c", 0 0, L_0000017c430a5b10;  1 drivers
v0000017c43142450_0 .net "carry_1", 0 0, L_0000017c430a5950;  1 drivers
v0000017c431424f0_0 .net "carry_2", 0 0, L_0000017c430a6520;  1 drivers
v0000017c43142bd0_0 .net "cin", 0 0, L_0000017c43caf920;  1 drivers
v0000017c43142c70_0 .net "sum_1", 0 0, L_0000017c430a5cd0;  1 drivers
S_0000017c432c3200 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c4970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5cd0 .functor XOR 1, L_0000017c43caf7e0, L_0000017c43caf600, C4<0>, C4<0>;
L_0000017c430a5950 .functor AND 1, L_0000017c43caf7e0, L_0000017c43caf600, C4<1>, C4<1>;
v0000017c43141910_0 .net "S", 0 0, L_0000017c430a5cd0;  alias, 1 drivers
v0000017c43140bf0_0 .net "a", 0 0, L_0000017c43caf7e0;  alias, 1 drivers
v0000017c43141050_0 .net "b", 0 0, L_0000017c43caf600;  alias, 1 drivers
v0000017c43143030_0 .net "c", 0 0, L_0000017c430a5950;  alias, 1 drivers
S_0000017c432c4b00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c4970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a59c0 .functor XOR 1, L_0000017c430a5cd0, L_0000017c43caf920, C4<0>, C4<0>;
L_0000017c430a6520 .functor AND 1, L_0000017c430a5cd0, L_0000017c43caf920, C4<1>, C4<1>;
v0000017c431447f0_0 .net "S", 0 0, L_0000017c430a59c0;  alias, 1 drivers
v0000017c431437b0_0 .net "a", 0 0, L_0000017c430a5cd0;  alias, 1 drivers
v0000017c43143850_0 .net "b", 0 0, L_0000017c43caf920;  alias, 1 drivers
v0000017c43143990_0 .net "c", 0 0, L_0000017c430a6520;  alias, 1 drivers
S_0000017c432c36b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323b440 .param/l "i" 0 2 243, +C4<01>;
L_0000017c430a5a30 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cae3e0, C4<0>, C4<0>;
v0000017c43148f30_0 .net *"_ivl_1", 0 0, L_0000017c43cae3e0;  1 drivers
S_0000017c432c4010 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c36b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a53a0 .functor OR 1, L_0000017c430a69f0, L_0000017c430a6590, C4<0>, C4<0>;
v0000017c431469b0_0 .net "S", 0 0, L_0000017c430a5330;  1 drivers
v0000017c43144b10_0 .net "a", 0 0, L_0000017c43cae160;  1 drivers
v0000017c43144bb0_0 .net "b", 0 0, L_0000017c43cae660;  1 drivers
v0000017c43145650_0 .net "c", 0 0, L_0000017c430a53a0;  1 drivers
v0000017c43145330_0 .net "carry_1", 0 0, L_0000017c430a69f0;  1 drivers
v0000017c431455b0_0 .net "carry_2", 0 0, L_0000017c430a6590;  1 drivers
v0000017c43147590_0 .net "cin", 0 0, L_0000017c43cae2a0;  1 drivers
v0000017c43148e90_0 .net "sum_1", 0 0, L_0000017c430a52c0;  1 drivers
S_0000017c432c41a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a52c0 .functor XOR 1, L_0000017c43cae160, L_0000017c43cae660, C4<0>, C4<0>;
L_0000017c430a69f0 .functor AND 1, L_0000017c43cae160, L_0000017c43cae660, C4<1>, C4<1>;
v0000017c43146f50_0 .net "S", 0 0, L_0000017c430a52c0;  alias, 1 drivers
v0000017c43145bf0_0 .net "a", 0 0, L_0000017c43cae160;  alias, 1 drivers
v0000017c431451f0_0 .net "b", 0 0, L_0000017c43cae660;  alias, 1 drivers
v0000017c43145fb0_0 .net "c", 0 0, L_0000017c430a69f0;  alias, 1 drivers
S_0000017c432c4330 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5330 .functor XOR 1, L_0000017c430a52c0, L_0000017c43cae2a0, C4<0>, C4<0>;
L_0000017c430a6590 .functor AND 1, L_0000017c430a52c0, L_0000017c43cae2a0, C4<1>, C4<1>;
v0000017c43145c90_0 .net "S", 0 0, L_0000017c430a5330;  alias, 1 drivers
v0000017c43146190_0 .net "a", 0 0, L_0000017c430a52c0;  alias, 1 drivers
v0000017c43146690_0 .net "b", 0 0, L_0000017c43cae2a0;  alias, 1 drivers
v0000017c431467d0_0 .net "c", 0 0, L_0000017c430a6590;  alias, 1 drivers
S_0000017c432c56c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323b780 .param/l "i" 0 2 243, +C4<010>;
L_0000017c430a5bf0 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cae700, C4<0>, C4<0>;
v0000017c4314bcd0_0 .net *"_ivl_1", 0 0, L_0000017c43cae700;  1 drivers
S_0000017c432c5080 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c56c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a5480 .functor OR 1, L_0000017c430a5f00, L_0000017c430a5250, C4<0>, C4<0>;
v0000017c43148c10_0 .net "S", 0 0, L_0000017c430a5790;  1 drivers
v0000017c43148490_0 .net "a", 0 0, L_0000017c43cae340;  1 drivers
v0000017c431478b0_0 .net "b", 0 0, L_0000017c43caff60;  1 drivers
v0000017c431479f0_0 .net "c", 0 0, L_0000017c430a5480;  1 drivers
v0000017c4314a1f0_0 .net "carry_1", 0 0, L_0000017c430a5f00;  1 drivers
v0000017c4314b370_0 .net "carry_2", 0 0, L_0000017c430a5250;  1 drivers
v0000017c4314b5f0_0 .net "cin", 0 0, L_0000017c43cafec0;  1 drivers
v0000017c4314add0_0 .net "sum_1", 0 0, L_0000017c430a5410;  1 drivers
S_0000017c432c5850 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c5080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5410 .functor XOR 1, L_0000017c43cae340, L_0000017c43caff60, C4<0>, C4<0>;
L_0000017c430a5f00 .functor AND 1, L_0000017c43cae340, L_0000017c43caff60, C4<1>, C4<1>;
v0000017c43147130_0 .net "S", 0 0, L_0000017c430a5410;  alias, 1 drivers
v0000017c43149110_0 .net "a", 0 0, L_0000017c43cae340;  alias, 1 drivers
v0000017c43149430_0 .net "b", 0 0, L_0000017c43caff60;  alias, 1 drivers
v0000017c43147270_0 .net "c", 0 0, L_0000017c430a5f00;  alias, 1 drivers
S_0000017c432c5b70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c5080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5790 .functor XOR 1, L_0000017c430a5410, L_0000017c43cafec0, C4<0>, C4<0>;
L_0000017c430a5250 .functor AND 1, L_0000017c430a5410, L_0000017c43cafec0, C4<1>, C4<1>;
v0000017c43148210_0 .net "S", 0 0, L_0000017c430a5790;  alias, 1 drivers
v0000017c43148990_0 .net "a", 0 0, L_0000017c430a5410;  alias, 1 drivers
v0000017c431483f0_0 .net "b", 0 0, L_0000017c43cafec0;  alias, 1 drivers
v0000017c43147810_0 .net "c", 0 0, L_0000017c430a5250;  alias, 1 drivers
S_0000017c432c64d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323bbc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c430a54f0 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cafb00, C4<0>, C4<0>;
v0000017c4314e430_0 .net *"_ivl_1", 0 0, L_0000017c43cafb00;  1 drivers
S_0000017c432c6660 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c64d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a6050 .functor OR 1, L_0000017c430a5800, L_0000017c430a5640, C4<0>, C4<0>;
v0000017c4314b0f0_0 .net "S", 0 0, L_0000017c430a55d0;  1 drivers
v0000017c4314b230_0 .net "a", 0 0, L_0000017c43caec00;  1 drivers
v0000017c4314c630_0 .net "b", 0 0, L_0000017c43cae200;  1 drivers
v0000017c4314cf90_0 .net "c", 0 0, L_0000017c430a6050;  1 drivers
v0000017c4314d3f0_0 .net "carry_1", 0 0, L_0000017c430a5800;  1 drivers
v0000017c4314e7f0_0 .net "carry_2", 0 0, L_0000017c430a5640;  1 drivers
v0000017c4314d490_0 .net "cin", 0 0, L_0000017c43caea20;  1 drivers
v0000017c4314e1b0_0 .net "sum_1", 0 0, L_0000017c430a5b80;  1 drivers
S_0000017c432c6020 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c6660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5b80 .functor XOR 1, L_0000017c43caec00, L_0000017c43cae200, C4<0>, C4<0>;
L_0000017c430a5800 .functor AND 1, L_0000017c43caec00, L_0000017c43cae200, C4<1>, C4<1>;
v0000017c4314a290_0 .net "S", 0 0, L_0000017c430a5b80;  alias, 1 drivers
v0000017c4314b870_0 .net "a", 0 0, L_0000017c43caec00;  alias, 1 drivers
v0000017c43149b10_0 .net "b", 0 0, L_0000017c43cae200;  alias, 1 drivers
v0000017c4314aab0_0 .net "c", 0 0, L_0000017c430a5800;  alias, 1 drivers
S_0000017c432c59e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c6660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a55d0 .functor XOR 1, L_0000017c430a5b80, L_0000017c43caea20, C4<0>, C4<0>;
L_0000017c430a5640 .functor AND 1, L_0000017c430a5b80, L_0000017c43caea20, C4<1>, C4<1>;
v0000017c43149c50_0 .net "S", 0 0, L_0000017c430a55d0;  alias, 1 drivers
v0000017c4314a330_0 .net "a", 0 0, L_0000017c430a5b80;  alias, 1 drivers
v0000017c4314b050_0 .net "b", 0 0, L_0000017c43caea20;  alias, 1 drivers
v0000017c4314a3d0_0 .net "c", 0 0, L_0000017c430a5640;  alias, 1 drivers
S_0000017c432c5530 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323b700 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c430a5870 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cae480, C4<0>, C4<0>;
v0000017c4314fdd0_0 .net *"_ivl_1", 0 0, L_0000017c43cae480;  1 drivers
S_0000017c432c61b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c5530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a5aa0 .functor OR 1, L_0000017c430a5d40, L_0000017c430a56b0, C4<0>, C4<0>;
v0000017c43150eb0_0 .net "S", 0 0, L_0000017c430a6360;  1 drivers
v0000017c4314e930_0 .net "a", 0 0, L_0000017c43caf9c0;  1 drivers
v0000017c4314fab0_0 .net "b", 0 0, L_0000017c43caf240;  1 drivers
v0000017c4314ee30_0 .net "c", 0 0, L_0000017c430a5aa0;  1 drivers
v0000017c43150730_0 .net "carry_1", 0 0, L_0000017c430a5d40;  1 drivers
v0000017c4314fc90_0 .net "carry_2", 0 0, L_0000017c430a56b0;  1 drivers
v0000017c43150230_0 .net "cin", 0 0, L_0000017c43cad940;  1 drivers
v0000017c4314e9d0_0 .net "sum_1", 0 0, L_0000017c430a6a60;  1 drivers
S_0000017c432c6340 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c61b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6a60 .functor XOR 1, L_0000017c43caf9c0, L_0000017c43caf240, C4<0>, C4<0>;
L_0000017c430a5d40 .functor AND 1, L_0000017c43caf9c0, L_0000017c43caf240, C4<1>, C4<1>;
v0000017c4314d850_0 .net "S", 0 0, L_0000017c430a6a60;  alias, 1 drivers
v0000017c4314d8f0_0 .net "a", 0 0, L_0000017c43caf9c0;  alias, 1 drivers
v0000017c4314d990_0 .net "b", 0 0, L_0000017c43caf240;  alias, 1 drivers
v0000017c4314e250_0 .net "c", 0 0, L_0000017c430a5d40;  alias, 1 drivers
S_0000017c432c5d00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c61b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6360 .functor XOR 1, L_0000017c430a6a60, L_0000017c43cad940, C4<0>, C4<0>;
L_0000017c430a56b0 .functor AND 1, L_0000017c430a6a60, L_0000017c43cad940, C4<1>, C4<1>;
v0000017c4314db70_0 .net "S", 0 0, L_0000017c430a6360;  alias, 1 drivers
v0000017c4314dcb0_0 .net "a", 0 0, L_0000017c430a6a60;  alias, 1 drivers
v0000017c4314e570_0 .net "b", 0 0, L_0000017c43cad940;  alias, 1 drivers
v0000017c4314e610_0 .net "c", 0 0, L_0000017c430a56b0;  alias, 1 drivers
S_0000017c432c5e90 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323ba40 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c430a5db0 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cadee0, C4<0>, C4<0>;
v0000017c43155050_0 .net *"_ivl_1", 0 0, L_0000017c43cadee0;  1 drivers
S_0000017c432c67f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c5e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a5fe0 .functor OR 1, L_0000017c430a5e20, L_0000017c430a5f70, C4<0>, C4<0>;
v0000017c43151810_0 .net "S", 0 0, L_0000017c430a5e90;  1 drivers
v0000017c431518b0_0 .net "a", 0 0, L_0000017c43cadf80;  1 drivers
v0000017c431532f0_0 .net "b", 0 0, L_0000017c43caf2e0;  1 drivers
v0000017c43153890_0 .net "c", 0 0, L_0000017c430a5fe0;  1 drivers
v0000017c43151130_0 .net "carry_1", 0 0, L_0000017c430a5e20;  1 drivers
v0000017c43151450_0 .net "carry_2", 0 0, L_0000017c430a5f70;  1 drivers
v0000017c43152350_0 .net "cin", 0 0, L_0000017c43cae520;  1 drivers
v0000017c43151b30_0 .net "sum_1", 0 0, L_0000017c430a6670;  1 drivers
S_0000017c432c6ca0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c67f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6670 .functor XOR 1, L_0000017c43cadf80, L_0000017c43caf2e0, C4<0>, C4<0>;
L_0000017c430a5e20 .functor AND 1, L_0000017c43cadf80, L_0000017c43caf2e0, C4<1>, C4<1>;
v0000017c4314f6f0_0 .net "S", 0 0, L_0000017c430a6670;  alias, 1 drivers
v0000017c431502d0_0 .net "a", 0 0, L_0000017c43cadf80;  alias, 1 drivers
v0000017c4314fe70_0 .net "b", 0 0, L_0000017c43caf2e0;  alias, 1 drivers
v0000017c43150910_0 .net "c", 0 0, L_0000017c430a5e20;  alias, 1 drivers
S_0000017c432c6980 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c67f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a5e90 .functor XOR 1, L_0000017c430a6670, L_0000017c43cae520, C4<0>, C4<0>;
L_0000017c430a5f70 .functor AND 1, L_0000017c430a6670, L_0000017c43cae520, C4<1>, C4<1>;
v0000017c4314eb10_0 .net "S", 0 0, L_0000017c430a5e90;  alias, 1 drivers
v0000017c4314ea70_0 .net "a", 0 0, L_0000017c430a6670;  alias, 1 drivers
v0000017c43152fd0_0 .net "b", 0 0, L_0000017c43cae520;  alias, 1 drivers
v0000017c43152b70_0 .net "c", 0 0, L_0000017c430a5f70;  alias, 1 drivers
S_0000017c432c6b10 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323bdc0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c430a60c0 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cafa60, C4<0>, C4<0>;
v0000017c43158250_0 .net *"_ivl_1", 0 0, L_0000017c43cafa60;  1 drivers
S_0000017c432c6e30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c6b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a6210 .functor OR 1, L_0000017c430a66e0, L_0000017c430a61a0, C4<0>, C4<0>;
v0000017c43155230_0 .net "S", 0 0, L_0000017c430a6130;  1 drivers
v0000017c431546f0_0 .net "a", 0 0, L_0000017c43cae7a0;  1 drivers
v0000017c431557d0_0 .net "b", 0 0, L_0000017c43cae5c0;  1 drivers
v0000017c43155eb0_0 .net "c", 0 0, L_0000017c430a6210;  1 drivers
v0000017c43153c50_0 .net "carry_1", 0 0, L_0000017c430a66e0;  1 drivers
v0000017c43155ff0_0 .net "carry_2", 0 0, L_0000017c430a61a0;  1 drivers
v0000017c43157df0_0 .net "cin", 0 0, L_0000017c43caf420;  1 drivers
v0000017c43157e90_0 .net "sum_1", 0 0, L_0000017c430a6600;  1 drivers
S_0000017c432c5210 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6600 .functor XOR 1, L_0000017c43cae7a0, L_0000017c43cae5c0, C4<0>, C4<0>;
L_0000017c430a66e0 .functor AND 1, L_0000017c43cae7a0, L_0000017c43cae5c0, C4<1>, C4<1>;
v0000017c43154010_0 .net "S", 0 0, L_0000017c430a6600;  alias, 1 drivers
v0000017c431550f0_0 .net "a", 0 0, L_0000017c43cae7a0;  alias, 1 drivers
v0000017c431541f0_0 .net "b", 0 0, L_0000017c43cae5c0;  alias, 1 drivers
v0000017c43155410_0 .net "c", 0 0, L_0000017c430a66e0;  alias, 1 drivers
S_0000017c432c53a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6130 .functor XOR 1, L_0000017c430a6600, L_0000017c43caf420, C4<0>, C4<0>;
L_0000017c430a61a0 .functor AND 1, L_0000017c430a6600, L_0000017c43caf420, C4<1>, C4<1>;
v0000017c43155a50_0 .net "S", 0 0, L_0000017c430a6130;  alias, 1 drivers
v0000017c43153bb0_0 .net "a", 0 0, L_0000017c430a6600;  alias, 1 drivers
v0000017c43155730_0 .net "b", 0 0, L_0000017c43caf420;  alias, 1 drivers
v0000017c43154510_0 .net "c", 0 0, L_0000017c430a61a0;  alias, 1 drivers
S_0000017c432c8030 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323c180 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c430a6750 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43cb0000, C4<0>, C4<0>;
v0000017c43158cf0_0 .net *"_ivl_1", 0 0, L_0000017c43cb0000;  1 drivers
S_0000017c432c8670 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c8030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a6830 .functor OR 1, L_0000017c430a62f0, L_0000017c430a67c0, C4<0>, C4<0>;
v0000017c43156590_0 .net "S", 0 0, L_0000017c430a63d0;  1 drivers
v0000017c43156c70_0 .net "a", 0 0, L_0000017c43caf6a0;  1 drivers
v0000017c431572b0_0 .net "b", 0 0, L_0000017c43cae840;  1 drivers
v0000017c43157530_0 .net "c", 0 0, L_0000017c430a6830;  1 drivers
v0000017c43159650_0 .net "carry_1", 0 0, L_0000017c430a62f0;  1 drivers
v0000017c4315aeb0_0 .net "carry_2", 0 0, L_0000017c430a67c0;  1 drivers
v0000017c4315a730_0 .net "cin", 0 0, L_0000017c43cadb20;  1 drivers
v0000017c43158b10_0 .net "sum_1", 0 0, L_0000017c430a6280;  1 drivers
S_0000017c432c81c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c8670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6280 .functor XOR 1, L_0000017c43caf6a0, L_0000017c43cae840, C4<0>, C4<0>;
L_0000017c430a62f0 .functor AND 1, L_0000017c43caf6a0, L_0000017c43cae840, C4<1>, C4<1>;
v0000017c431569f0_0 .net "S", 0 0, L_0000017c430a6280;  alias, 1 drivers
v0000017c431584d0_0 .net "a", 0 0, L_0000017c43caf6a0;  alias, 1 drivers
v0000017c431586b0_0 .net "b", 0 0, L_0000017c43cae840;  alias, 1 drivers
v0000017c43156810_0 .net "c", 0 0, L_0000017c430a62f0;  alias, 1 drivers
S_0000017c432c84e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c8670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a63d0 .functor XOR 1, L_0000017c430a6280, L_0000017c43cadb20, C4<0>, C4<0>;
L_0000017c430a67c0 .functor AND 1, L_0000017c430a6280, L_0000017c43cadb20, C4<1>, C4<1>;
v0000017c431587f0_0 .net "S", 0 0, L_0000017c430a63d0;  alias, 1 drivers
v0000017c43158890_0 .net "a", 0 0, L_0000017c430a6280;  alias, 1 drivers
v0000017c43156ef0_0 .net "b", 0 0, L_0000017c43cadb20;  alias, 1 drivers
v0000017c43156310_0 .net "c", 0 0, L_0000017c430a67c0;  alias, 1 drivers
S_0000017c432c8990 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c432c3390;
 .timescale 0 0;
P_0000017c4323b600 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c430a6ad0 .functor XOR 1, L_0000017c43ced2a0, L_0000017c43caed40, C4<0>, C4<0>;
v0000017c4315bf90_0 .net *"_ivl_1", 0 0, L_0000017c43caed40;  1 drivers
S_0000017c432c8800 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a6980 .functor OR 1, L_0000017c430a6c90, L_0000017c430a6910, C4<0>, C4<0>;
v0000017c43159830_0 .net "S", 0 0, L_0000017c430a6bb0;  1 drivers
v0000017c4315a370_0 .net "a", 0 0, L_0000017c43caeac0;  1 drivers
v0000017c4315be50_0 .net "b", 0 0, L_0000017c43caeb60;  1 drivers
v0000017c4315d610_0 .net "c", 0 0, L_0000017c430a6980;  1 drivers
v0000017c4315d070_0 .net "carry_1", 0 0, L_0000017c430a6c90;  1 drivers
v0000017c4315b4f0_0 .net "carry_2", 0 0, L_0000017c430a6910;  1 drivers
v0000017c4315d890_0 .net "cin", 0 0, L_0000017c43cafba0;  1 drivers
v0000017c4315d110_0 .net "sum_1", 0 0, L_0000017c430a68a0;  1 drivers
S_0000017c432c76d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c8800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a68a0 .functor XOR 1, L_0000017c43caeac0, L_0000017c43caeb60, C4<0>, C4<0>;
L_0000017c430a6c90 .functor AND 1, L_0000017c43caeac0, L_0000017c43caeb60, C4<1>, C4<1>;
v0000017c431590b0_0 .net "S", 0 0, L_0000017c430a68a0;  alias, 1 drivers
v0000017c4315aa50_0 .net "a", 0 0, L_0000017c43caeac0;  alias, 1 drivers
v0000017c43159790_0 .net "b", 0 0, L_0000017c43caeb60;  alias, 1 drivers
v0000017c431598d0_0 .net "c", 0 0, L_0000017c430a6c90;  alias, 1 drivers
S_0000017c432c73b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c8800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6bb0 .functor XOR 1, L_0000017c430a68a0, L_0000017c43cafba0, C4<0>, C4<0>;
L_0000017c430a6910 .functor AND 1, L_0000017c430a68a0, L_0000017c43cafba0, C4<1>, C4<1>;
v0000017c43159f10_0 .net "S", 0 0, L_0000017c430a6bb0;  alias, 1 drivers
v0000017c4315b090_0 .net "a", 0 0, L_0000017c430a68a0;  alias, 1 drivers
v0000017c43158930_0 .net "b", 0 0, L_0000017c43cafba0;  alias, 1 drivers
v0000017c43158c50_0 .net "c", 0 0, L_0000017c430a6910;  alias, 1 drivers
S_0000017c432c7540 .scope module, "add3" "rca_Nbit" 2 29, 2 233 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323be40 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf7ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43fea550 .functor BUFZ 1, L_0000017c43cf7ba8, C4<0>, C4<0>, C4<0>;
v0000017c432d69b0_0 .net "S", 16 0, L_0000017c43fb25b0;  alias, 1 drivers
v0000017c432d5dd0_0 .net *"_ivl_0", 0 0, L_0000017c43fe8020;  1 drivers
v0000017c432d6a50_0 .net *"_ivl_10", 0 0, L_0000017c43fe6d50;  1 drivers
v0000017c432d7810_0 .net *"_ivl_100", 0 0, L_0000017c43fe94b0;  1 drivers
v0000017c432d7630_0 .net *"_ivl_110", 0 0, L_0000017c43fea010;  1 drivers
v0000017c432d7d10_0 .net *"_ivl_120", 0 0, L_0000017c43fe96e0;  1 drivers
v0000017c432d6410_0 .net *"_ivl_130", 0 0, L_0000017c43fe9bb0;  1 drivers
v0000017c432d6f50_0 .net *"_ivl_140", 0 0, L_0000017c43fe8db0;  1 drivers
v0000017c432d74f0_0 .net *"_ivl_150", 0 0, L_0000017c43fe9590;  1 drivers
v0000017c432d71d0_0 .net *"_ivl_160", 0 0, L_0000017c43fea080;  1 drivers
v0000017c432d6af0_0 .net *"_ivl_176", 0 0, L_0000017c43fea550;  1 drivers
v0000017c432d80d0_0 .net *"_ivl_20", 0 0, L_0000017c43fe81e0;  1 drivers
v0000017c432d64b0_0 .net *"_ivl_30", 0 0, L_0000017c43fe7d10;  1 drivers
v0000017c432d6eb0_0 .net *"_ivl_40", 0 0, L_0000017c43fe70d0;  1 drivers
v0000017c432d7450_0 .net *"_ivl_50", 0 0, L_0000017c43fe7920;  1 drivers
v0000017c432d6690_0 .net *"_ivl_60", 0 0, L_0000017c43fe8800;  1 drivers
v0000017c432d6730_0 .net *"_ivl_70", 0 0, L_0000017c43fe9ad0;  1 drivers
v0000017c432d7270_0 .net *"_ivl_80", 0 0, L_0000017c43fe9210;  1 drivers
v0000017c432d6ff0_0 .net *"_ivl_90", 0 0, L_0000017c43fe99f0;  1 drivers
v0000017c432d6b90_0 .net "a", 16 0, L_0000017c43de99d0;  alias, 1 drivers
v0000017c432d79f0_0 .net "b", 16 0, L_0000017c43ef5c10;  alias, 1 drivers
v0000017c432d6550_0 .net "b1", 16 0, L_0000017c43faff90;  1 drivers
v0000017c432d7310_0 .net "c", 0 0, L_0000017c43fb28d0;  alias, 1 drivers
v0000017c432d73b0_0 .net "cin", 0 0, L_0000017c43cf7ba8;  1 drivers
v0000017c432d7090_0 .net "co", 17 0, L_0000017c43fb1ed0;  1 drivers
L_0000017c43fab350 .part L_0000017c43ef5c10, 0, 1;
L_0000017c43faf450 .part L_0000017c43de99d0, 0, 1;
L_0000017c43fadc90 .part L_0000017c43faff90, 0, 1;
L_0000017c43faec30 .part L_0000017c43fb1ed0, 0, 1;
L_0000017c43faecd0 .part L_0000017c43ef5c10, 1, 1;
L_0000017c43faed70 .part L_0000017c43de99d0, 1, 1;
L_0000017c43faf770 .part L_0000017c43faff90, 1, 1;
L_0000017c43faf810 .part L_0000017c43fb1ed0, 1, 1;
L_0000017c43fadb50 .part L_0000017c43ef5c10, 2, 1;
L_0000017c43faf130 .part L_0000017c43de99d0, 2, 1;
L_0000017c43fb00d0 .part L_0000017c43faff90, 2, 1;
L_0000017c43fafa90 .part L_0000017c43fb1ed0, 2, 1;
L_0000017c43fae0f0 .part L_0000017c43ef5c10, 3, 1;
L_0000017c43faee10 .part L_0000017c43de99d0, 3, 1;
L_0000017c43faf3b0 .part L_0000017c43faff90, 3, 1;
L_0000017c43fadfb0 .part L_0000017c43fb1ed0, 3, 1;
L_0000017c43faf9f0 .part L_0000017c43ef5c10, 4, 1;
L_0000017c43faeeb0 .part L_0000017c43de99d0, 4, 1;
L_0000017c43fadbf0 .part L_0000017c43faff90, 4, 1;
L_0000017c43fae050 .part L_0000017c43fb1ed0, 4, 1;
L_0000017c43faf630 .part L_0000017c43ef5c10, 5, 1;
L_0000017c43faef50 .part L_0000017c43de99d0, 5, 1;
L_0000017c43fadd30 .part L_0000017c43faff90, 5, 1;
L_0000017c43fae190 .part L_0000017c43fb1ed0, 5, 1;
L_0000017c43faf6d0 .part L_0000017c43ef5c10, 6, 1;
L_0000017c43fb0030 .part L_0000017c43de99d0, 6, 1;
L_0000017c43fafef0 .part L_0000017c43faff90, 6, 1;
L_0000017c43faf4f0 .part L_0000017c43fb1ed0, 6, 1;
L_0000017c43fad970 .part L_0000017c43ef5c10, 7, 1;
L_0000017c43faea50 .part L_0000017c43de99d0, 7, 1;
L_0000017c43fae550 .part L_0000017c43faff90, 7, 1;
L_0000017c43faddd0 .part L_0000017c43fb1ed0, 7, 1;
L_0000017c43fae9b0 .part L_0000017c43ef5c10, 8, 1;
L_0000017c43faf1d0 .part L_0000017c43de99d0, 8, 1;
L_0000017c43fae230 .part L_0000017c43faff90, 8, 1;
L_0000017c43fade70 .part L_0000017c43fb1ed0, 8, 1;
L_0000017c43fae5f0 .part L_0000017c43ef5c10, 9, 1;
L_0000017c43faf270 .part L_0000017c43de99d0, 9, 1;
L_0000017c43faf590 .part L_0000017c43faff90, 9, 1;
L_0000017c43faeb90 .part L_0000017c43fb1ed0, 9, 1;
L_0000017c43faf310 .part L_0000017c43ef5c10, 10, 1;
L_0000017c43faeaf0 .part L_0000017c43de99d0, 10, 1;
L_0000017c43fadab0 .part L_0000017c43faff90, 10, 1;
L_0000017c43fadf10 .part L_0000017c43fb1ed0, 10, 1;
L_0000017c43faf090 .part L_0000017c43ef5c10, 11, 1;
L_0000017c43fae2d0 .part L_0000017c43de99d0, 11, 1;
L_0000017c43fae370 .part L_0000017c43faff90, 11, 1;
L_0000017c43fae910 .part L_0000017c43fb1ed0, 11, 1;
L_0000017c43fae410 .part L_0000017c43ef5c10, 12, 1;
L_0000017c43fae4b0 .part L_0000017c43de99d0, 12, 1;
L_0000017c43fae690 .part L_0000017c43faff90, 12, 1;
L_0000017c43fae730 .part L_0000017c43fb1ed0, 12, 1;
L_0000017c43faf8b0 .part L_0000017c43ef5c10, 13, 1;
L_0000017c43fae7d0 .part L_0000017c43de99d0, 13, 1;
L_0000017c43faf950 .part L_0000017c43faff90, 13, 1;
L_0000017c43fafe50 .part L_0000017c43fb1ed0, 13, 1;
L_0000017c43fada10 .part L_0000017c43ef5c10, 14, 1;
L_0000017c43fae870 .part L_0000017c43de99d0, 14, 1;
L_0000017c43faeff0 .part L_0000017c43faff90, 14, 1;
L_0000017c43fafb30 .part L_0000017c43fb1ed0, 14, 1;
L_0000017c43fafbd0 .part L_0000017c43ef5c10, 15, 1;
L_0000017c43fafc70 .part L_0000017c43de99d0, 15, 1;
L_0000017c43fafd10 .part L_0000017c43faff90, 15, 1;
L_0000017c43fafdb0 .part L_0000017c43fb1ed0, 15, 1;
LS_0000017c43faff90_0_0 .concat8 [ 1 1 1 1], L_0000017c43fe8020, L_0000017c43fe6d50, L_0000017c43fe81e0, L_0000017c43fe7d10;
LS_0000017c43faff90_0_4 .concat8 [ 1 1 1 1], L_0000017c43fe70d0, L_0000017c43fe7920, L_0000017c43fe8800, L_0000017c43fe9ad0;
LS_0000017c43faff90_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe9210, L_0000017c43fe99f0, L_0000017c43fe94b0, L_0000017c43fea010;
LS_0000017c43faff90_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe96e0, L_0000017c43fe9bb0, L_0000017c43fe8db0, L_0000017c43fe9590;
LS_0000017c43faff90_0_16 .concat8 [ 1 0 0 0], L_0000017c43fea080;
LS_0000017c43faff90_1_0 .concat8 [ 4 4 4 4], LS_0000017c43faff90_0_0, LS_0000017c43faff90_0_4, LS_0000017c43faff90_0_8, LS_0000017c43faff90_0_12;
LS_0000017c43faff90_1_4 .concat8 [ 1 0 0 0], LS_0000017c43faff90_0_16;
L_0000017c43faff90 .concat8 [ 16 1 0 0], LS_0000017c43faff90_1_0, LS_0000017c43faff90_1_4;
L_0000017c43fb2010 .part L_0000017c43ef5c10, 16, 1;
L_0000017c43fb0350 .part L_0000017c43de99d0, 16, 1;
L_0000017c43fb26f0 .part L_0000017c43faff90, 16, 1;
L_0000017c43fb1430 .part L_0000017c43fb1ed0, 16, 1;
LS_0000017c43fb25b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43fe6e30, L_0000017c43fe77d0, L_0000017c43fe6f80, L_0000017c43fe6ff0;
LS_0000017c43fb25b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43fe7290, L_0000017c43fe9050, L_0000017c43fe90c0, L_0000017c43fe9130;
LS_0000017c43fb25b0_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe8f00, L_0000017c43fe9280, L_0000017c43fe9980, L_0000017c43fe8950;
LS_0000017c43fb25b0_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe8720, L_0000017c43fe8d40, L_0000017c43fe9440, L_0000017c43fe9c90;
LS_0000017c43fb25b0_0_16 .concat8 [ 1 0 0 0], L_0000017c43fea0f0;
LS_0000017c43fb25b0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb25b0_0_0, LS_0000017c43fb25b0_0_4, LS_0000017c43fb25b0_0_8, LS_0000017c43fb25b0_0_12;
LS_0000017c43fb25b0_1_4 .concat8 [ 1 0 0 0], LS_0000017c43fb25b0_0_16;
L_0000017c43fb25b0 .concat8 [ 16 1 0 0], LS_0000017c43fb25b0_1_0, LS_0000017c43fb25b0_1_4;
LS_0000017c43fb1ed0_0_0 .concat8 [ 1 1 1 1], L_0000017c43fea550, L_0000017c43fe7680, L_0000017c43fe6f10, L_0000017c43fe6b20;
LS_0000017c43fb1ed0_0_4 .concat8 [ 1 1 1 1], L_0000017c43fe7060, L_0000017c43fe78b0, L_0000017c43fe9d00, L_0000017c43fe9d70;
LS_0000017c43fb1ed0_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe9360, L_0000017c43fe8f70, L_0000017c43fe84f0, L_0000017c43fe92f0;
LS_0000017c43fb1ed0_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe9f30, L_0000017c43fe9de0, L_0000017c43fe9830, L_0000017c43fe8fe0;
LS_0000017c43fb1ed0_0_16 .concat8 [ 1 1 0 0], L_0000017c43fe9ec0, L_0000017c43fea4e0;
LS_0000017c43fb1ed0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb1ed0_0_0, LS_0000017c43fb1ed0_0_4, LS_0000017c43fb1ed0_0_8, LS_0000017c43fb1ed0_0_12;
LS_0000017c43fb1ed0_1_4 .concat8 [ 2 0 0 0], LS_0000017c43fb1ed0_0_16;
L_0000017c43fb1ed0 .concat8 [ 16 2 0 0], LS_0000017c43fb1ed0_1_0, LS_0000017c43fb1ed0_1_4;
L_0000017c43fb28d0 .part L_0000017c43fb1ed0, 17, 1;
S_0000017c432c7860 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323c280 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43fe8020 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fab350, C4<0>, C4<0>;
v0000017c42f74330_0 .net *"_ivl_1", 0 0, L_0000017c43fab350;  1 drivers
S_0000017c432c7220 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c7860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe7680 .functor OR 1, L_0000017c43fe7530, L_0000017c43fe7760, C4<0>, C4<0>;
v0000017c42f4a5d0_0 .net "S", 0 0, L_0000017c43fe6e30;  1 drivers
v0000017c42f4a350_0 .net "a", 0 0, L_0000017c43faf450;  1 drivers
v0000017c42f49590_0 .net "b", 0 0, L_0000017c43fadc90;  1 drivers
v0000017c42f4ee50_0 .net "c", 0 0, L_0000017c43fe7680;  1 drivers
v0000017c42f4f3f0_0 .net "carry_1", 0 0, L_0000017c43fe7530;  1 drivers
v0000017c42f547b0_0 .net "carry_2", 0 0, L_0000017c43fe7760;  1 drivers
v0000017c42f687b0_0 .net "cin", 0 0, L_0000017c43faec30;  1 drivers
v0000017c42f73a70_0 .net "sum_1", 0 0, L_0000017c43fe6ce0;  1 drivers
S_0000017c432c8350 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6ce0 .functor XOR 1, L_0000017c43faf450, L_0000017c43fadc90, C4<0>, C4<0>;
L_0000017c43fe7530 .functor AND 1, L_0000017c43faf450, L_0000017c43fadc90, C4<1>, C4<1>;
v0000017c4315f910_0 .net "S", 0 0, L_0000017c43fe6ce0;  alias, 1 drivers
v0000017c4315f690_0 .net "a", 0 0, L_0000017c43faf450;  alias, 1 drivers
v0000017c4315faf0_0 .net "b", 0 0, L_0000017c43fadc90;  alias, 1 drivers
v0000017c4315ebf0_0 .net "c", 0 0, L_0000017c43fe7530;  alias, 1 drivers
S_0000017c432c8b20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c7220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6e30 .functor XOR 1, L_0000017c43fe6ce0, L_0000017c43faec30, C4<0>, C4<0>;
L_0000017c43fe7760 .functor AND 1, L_0000017c43fe6ce0, L_0000017c43faec30, C4<1>, C4<1>;
v0000017c4315fb90_0 .net "S", 0 0, L_0000017c43fe6e30;  alias, 1 drivers
v0000017c4315f730_0 .net "a", 0 0, L_0000017c43fe6ce0;  alias, 1 drivers
v0000017c42f84eb0_0 .net "b", 0 0, L_0000017c43faec30;  alias, 1 drivers
v0000017c42f85130_0 .net "c", 0 0, L_0000017c43fe7760;  alias, 1 drivers
S_0000017c432c7d10 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323bd00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43fe6d50 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43faecd0, C4<0>, C4<0>;
v0000017c432ce0d0_0 .net *"_ivl_1", 0 0, L_0000017c43faecd0;  1 drivers
S_0000017c432c79f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c7d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe6f10 .functor OR 1, L_0000017c43fe8100, L_0000017c43fe8410, C4<0>, C4<0>;
v0000017c432cdf90_0 .net "S", 0 0, L_0000017c43fe77d0;  1 drivers
v0000017c432cc050_0 .net "a", 0 0, L_0000017c43faed70;  1 drivers
v0000017c432cd770_0 .net "b", 0 0, L_0000017c43faf770;  1 drivers
v0000017c432cd9f0_0 .net "c", 0 0, L_0000017c43fe6f10;  1 drivers
v0000017c432cbe70_0 .net "carry_1", 0 0, L_0000017c43fe8100;  1 drivers
v0000017c432cdc70_0 .net "carry_2", 0 0, L_0000017c43fe8410;  1 drivers
v0000017c432cceb0_0 .net "cin", 0 0, L_0000017c43faf810;  1 drivers
v0000017c432cbf10_0 .net "sum_1", 0 0, L_0000017c43fe6ab0;  1 drivers
S_0000017c432c7090 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c79f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6ab0 .functor XOR 1, L_0000017c43faed70, L_0000017c43faf770, C4<0>, C4<0>;
L_0000017c43fe8100 .functor AND 1, L_0000017c43faed70, L_0000017c43faf770, C4<1>, C4<1>;
v0000017c42f81030_0 .net "S", 0 0, L_0000017c43fe6ab0;  alias, 1 drivers
v0000017c42c48000_0 .net "a", 0 0, L_0000017c43faed70;  alias, 1 drivers
v0000017c432cba10_0 .net "b", 0 0, L_0000017c43faf770;  alias, 1 drivers
v0000017c432cc2d0_0 .net "c", 0 0, L_0000017c43fe8100;  alias, 1 drivers
S_0000017c432c7b80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c79f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe77d0 .functor XOR 1, L_0000017c43fe6ab0, L_0000017c43faf810, C4<0>, C4<0>;
L_0000017c43fe8410 .functor AND 1, L_0000017c43fe6ab0, L_0000017c43faf810, C4<1>, C4<1>;
v0000017c432cd6d0_0 .net "S", 0 0, L_0000017c43fe77d0;  alias, 1 drivers
v0000017c432cccd0_0 .net "a", 0 0, L_0000017c43fe6ab0;  alias, 1 drivers
v0000017c432cc410_0 .net "b", 0 0, L_0000017c43faf810;  alias, 1 drivers
v0000017c432cddb0_0 .net "c", 0 0, L_0000017c43fe8410;  alias, 1 drivers
S_0000017c432c7ea0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323c080 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43fe81e0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fadb50, C4<0>, C4<0>;
v0000017c432cdef0_0 .net *"_ivl_1", 0 0, L_0000017c43fadb50;  1 drivers
S_0000017c432c8cb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c432c7ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe6b20 .functor OR 1, L_0000017c43fe7b50, L_0000017c43fe68f0, C4<0>, C4<0>;
v0000017c432ccf50_0 .net "S", 0 0, L_0000017c43fe6f80;  1 drivers
v0000017c432cde50_0 .net "a", 0 0, L_0000017c43faf130;  1 drivers
v0000017c432cd630_0 .net "b", 0 0, L_0000017c43fb00d0;  1 drivers
v0000017c432cc550_0 .net "c", 0 0, L_0000017c43fe6b20;  1 drivers
v0000017c432cd130_0 .net "carry_1", 0 0, L_0000017c43fe7b50;  1 drivers
v0000017c432cd590_0 .net "carry_2", 0 0, L_0000017c43fe68f0;  1 drivers
v0000017c432cbb50_0 .net "cin", 0 0, L_0000017c43fafa90;  1 drivers
v0000017c432cc0f0_0 .net "sum_1", 0 0, L_0000017c43fe76f0;  1 drivers
S_0000017c432c8e40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c432c8cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe76f0 .functor XOR 1, L_0000017c43faf130, L_0000017c43fb00d0, C4<0>, C4<0>;
L_0000017c43fe7b50 .functor AND 1, L_0000017c43faf130, L_0000017c43fb00d0, C4<1>, C4<1>;
v0000017c432ccc30_0 .net "S", 0 0, L_0000017c43fe76f0;  alias, 1 drivers
v0000017c432cd450_0 .net "a", 0 0, L_0000017c43faf130;  alias, 1 drivers
v0000017c432cda90_0 .net "b", 0 0, L_0000017c43fb00d0;  alias, 1 drivers
v0000017c432cbab0_0 .net "c", 0 0, L_0000017c43fe7b50;  alias, 1 drivers
S_0000017c4330b6a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c432c8cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6f80 .functor XOR 1, L_0000017c43fe76f0, L_0000017c43fafa90, C4<0>, C4<0>;
L_0000017c43fe68f0 .functor AND 1, L_0000017c43fe76f0, L_0000017c43fafa90, C4<1>, C4<1>;
v0000017c432cc4b0_0 .net "S", 0 0, L_0000017c43fe6f80;  alias, 1 drivers
v0000017c432cdb30_0 .net "a", 0 0, L_0000017c43fe76f0;  alias, 1 drivers
v0000017c432cdbd0_0 .net "b", 0 0, L_0000017c43fafa90;  alias, 1 drivers
v0000017c432cdd10_0 .net "c", 0 0, L_0000017c43fe68f0;  alias, 1 drivers
S_0000017c4330b830 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323b400 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43fe7d10 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fae0f0, C4<0>, C4<0>;
v0000017c432cc730_0 .net *"_ivl_1", 0 0, L_0000017c43fae0f0;  1 drivers
S_0000017c4330cc80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe7060 .functor OR 1, L_0000017c43fe7370, L_0000017c43fe7840, C4<0>, C4<0>;
v0000017c432cbbf0_0 .net "S", 0 0, L_0000017c43fe6ff0;  1 drivers
v0000017c432cd8b0_0 .net "a", 0 0, L_0000017c43faee10;  1 drivers
v0000017c432cbc90_0 .net "b", 0 0, L_0000017c43faf3b0;  1 drivers
v0000017c432cc370_0 .net "c", 0 0, L_0000017c43fe7060;  1 drivers
v0000017c432cbd30_0 .net "carry_1", 0 0, L_0000017c43fe7370;  1 drivers
v0000017c432cbdd0_0 .net "carry_2", 0 0, L_0000017c43fe7840;  1 drivers
v0000017c432cc690_0 .net "cin", 0 0, L_0000017c43fadfb0;  1 drivers
v0000017c432cd1d0_0 .net "sum_1", 0 0, L_0000017c43fe7d80;  1 drivers
S_0000017c4330b9c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330cc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe7d80 .functor XOR 1, L_0000017c43faee10, L_0000017c43faf3b0, C4<0>, C4<0>;
L_0000017c43fe7370 .functor AND 1, L_0000017c43faee10, L_0000017c43faf3b0, C4<1>, C4<1>;
v0000017c432cc230_0 .net "S", 0 0, L_0000017c43fe7d80;  alias, 1 drivers
v0000017c432cd810_0 .net "a", 0 0, L_0000017c43faee10;  alias, 1 drivers
v0000017c432cc5f0_0 .net "b", 0 0, L_0000017c43faf3b0;  alias, 1 drivers
v0000017c432cd4f0_0 .net "c", 0 0, L_0000017c43fe7370;  alias, 1 drivers
S_0000017c4330bce0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330cc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6ff0 .functor XOR 1, L_0000017c43fe7d80, L_0000017c43fadfb0, C4<0>, C4<0>;
L_0000017c43fe7840 .functor AND 1, L_0000017c43fe7d80, L_0000017c43fadfb0, C4<1>, C4<1>;
v0000017c432ce030_0 .net "S", 0 0, L_0000017c43fe6ff0;  alias, 1 drivers
v0000017c432cb970_0 .net "a", 0 0, L_0000017c43fe7d80;  alias, 1 drivers
v0000017c432cd950_0 .net "b", 0 0, L_0000017c43fadfb0;  alias, 1 drivers
v0000017c432cc190_0 .net "c", 0 0, L_0000017c43fe7840;  alias, 1 drivers
S_0000017c4330bb50 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323b480 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43fe70d0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43faf9f0, C4<0>, C4<0>;
v0000017c432cf9d0_0 .net *"_ivl_1", 0 0, L_0000017c43faf9f0;  1 drivers
S_0000017c4330c320 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe78b0 .functor OR 1, L_0000017c43fe7220, L_0000017c43fe73e0, C4<0>, C4<0>;
v0000017c432cc9b0_0 .net "S", 0 0, L_0000017c43fe7290;  1 drivers
v0000017c432cca50_0 .net "a", 0 0, L_0000017c43faeeb0;  1 drivers
v0000017c432ccd70_0 .net "b", 0 0, L_0000017c43fadbf0;  1 drivers
v0000017c432ccaf0_0 .net "c", 0 0, L_0000017c43fe78b0;  1 drivers
v0000017c432ccb90_0 .net "carry_1", 0 0, L_0000017c43fe7220;  1 drivers
v0000017c432ccff0_0 .net "carry_2", 0 0, L_0000017c43fe73e0;  1 drivers
v0000017c432cd090_0 .net "cin", 0 0, L_0000017c43fae050;  1 drivers
v0000017c432cfd90_0 .net "sum_1", 0 0, L_0000017c43fe7140;  1 drivers
S_0000017c4330be70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe7140 .functor XOR 1, L_0000017c43faeeb0, L_0000017c43fadbf0, C4<0>, C4<0>;
L_0000017c43fe7220 .functor AND 1, L_0000017c43faeeb0, L_0000017c43fadbf0, C4<1>, C4<1>;
v0000017c432cd270_0 .net "S", 0 0, L_0000017c43fe7140;  alias, 1 drivers
v0000017c432cce10_0 .net "a", 0 0, L_0000017c43faeeb0;  alias, 1 drivers
v0000017c432cc7d0_0 .net "b", 0 0, L_0000017c43fadbf0;  alias, 1 drivers
v0000017c432cbfb0_0 .net "c", 0 0, L_0000017c43fe7220;  alias, 1 drivers
S_0000017c4330c000 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe7290 .functor XOR 1, L_0000017c43fe7140, L_0000017c43fae050, C4<0>, C4<0>;
L_0000017c43fe73e0 .functor AND 1, L_0000017c43fe7140, L_0000017c43fae050, C4<1>, C4<1>;
v0000017c432cc870_0 .net "S", 0 0, L_0000017c43fe7290;  alias, 1 drivers
v0000017c432cd310_0 .net "a", 0 0, L_0000017c43fe7140;  alias, 1 drivers
v0000017c432cc910_0 .net "b", 0 0, L_0000017c43fae050;  alias, 1 drivers
v0000017c432cd3b0_0 .net "c", 0 0, L_0000017c43fe73e0;  alias, 1 drivers
S_0000017c4330c640 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323be80 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43fe7920 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43faf630, C4<0>, C4<0>;
v0000017c432ce710_0 .net *"_ivl_1", 0 0, L_0000017c43faf630;  1 drivers
S_0000017c4330c960 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe9d00 .functor OR 1, L_0000017c43fe7a70, L_0000017c43fe8b80, C4<0>, C4<0>;
v0000017c432cf570_0 .net "S", 0 0, L_0000017c43fe9050;  1 drivers
v0000017c432cfc50_0 .net "a", 0 0, L_0000017c43faef50;  1 drivers
v0000017c432ceb70_0 .net "b", 0 0, L_0000017c43fadd30;  1 drivers
v0000017c432d06f0_0 .net "c", 0 0, L_0000017c43fe9d00;  1 drivers
v0000017c432ce850_0 .net "carry_1", 0 0, L_0000017c43fe7a70;  1 drivers
v0000017c432cff70_0 .net "carry_2", 0 0, L_0000017c43fe8b80;  1 drivers
v0000017c432d03d0_0 .net "cin", 0 0, L_0000017c43fae190;  1 drivers
v0000017c432d08d0_0 .net "sum_1", 0 0, L_0000017c43fe7a00;  1 drivers
S_0000017c4330b380 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe7a00 .functor XOR 1, L_0000017c43faef50, L_0000017c43fadd30, C4<0>, C4<0>;
L_0000017c43fe7a70 .functor AND 1, L_0000017c43faef50, L_0000017c43fadd30, C4<1>, C4<1>;
v0000017c432ced50_0 .net "S", 0 0, L_0000017c43fe7a00;  alias, 1 drivers
v0000017c432cfcf0_0 .net "a", 0 0, L_0000017c43faef50;  alias, 1 drivers
v0000017c432cfa70_0 .net "b", 0 0, L_0000017c43fadd30;  alias, 1 drivers
v0000017c432cfb10_0 .net "c", 0 0, L_0000017c43fe7a70;  alias, 1 drivers
S_0000017c4330c190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9050 .functor XOR 1, L_0000017c43fe7a00, L_0000017c43fae190, C4<0>, C4<0>;
L_0000017c43fe8b80 .functor AND 1, L_0000017c43fe7a00, L_0000017c43fae190, C4<1>, C4<1>;
v0000017c432d05b0_0 .net "S", 0 0, L_0000017c43fe9050;  alias, 1 drivers
v0000017c432d0010_0 .net "a", 0 0, L_0000017c43fe7a00;  alias, 1 drivers
v0000017c432cea30_0 .net "b", 0 0, L_0000017c43fae190;  alias, 1 drivers
v0000017c432ce670_0 .net "c", 0 0, L_0000017c43fe8b80;  alias, 1 drivers
S_0000017c4330c4b0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323c200 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43fe8800 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43faf6d0, C4<0>, C4<0>;
v0000017c432d0650_0 .net *"_ivl_1", 0 0, L_0000017c43faf6d0;  1 drivers
S_0000017c4330c7d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe9d70 .functor OR 1, L_0000017c43fe85d0, L_0000017c43fe8bf0, C4<0>, C4<0>;
v0000017c432d0790_0 .net "S", 0 0, L_0000017c43fe90c0;  1 drivers
v0000017c432cefd0_0 .net "a", 0 0, L_0000017c43fb0030;  1 drivers
v0000017c432cf6b0_0 .net "b", 0 0, L_0000017c43fafef0;  1 drivers
v0000017c432cef30_0 .net "c", 0 0, L_0000017c43fe9d70;  1 drivers
v0000017c432cfe30_0 .net "carry_1", 0 0, L_0000017c43fe85d0;  1 drivers
v0000017c432cfed0_0 .net "carry_2", 0 0, L_0000017c43fe8bf0;  1 drivers
v0000017c432d00b0_0 .net "cin", 0 0, L_0000017c43faf4f0;  1 drivers
v0000017c432cf750_0 .net "sum_1", 0 0, L_0000017c43fe9fa0;  1 drivers
S_0000017c4330caf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9fa0 .functor XOR 1, L_0000017c43fb0030, L_0000017c43fafef0, C4<0>, C4<0>;
L_0000017c43fe85d0 .functor AND 1, L_0000017c43fb0030, L_0000017c43fafef0, C4<1>, C4<1>;
v0000017c432cf390_0 .net "S", 0 0, L_0000017c43fe9fa0;  alias, 1 drivers
v0000017c432cf430_0 .net "a", 0 0, L_0000017c43fb0030;  alias, 1 drivers
v0000017c432cfbb0_0 .net "b", 0 0, L_0000017c43fafef0;  alias, 1 drivers
v0000017c432cf4d0_0 .net "c", 0 0, L_0000017c43fe85d0;  alias, 1 drivers
S_0000017c4330b510 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe90c0 .functor XOR 1, L_0000017c43fe9fa0, L_0000017c43faf4f0, C4<0>, C4<0>;
L_0000017c43fe8bf0 .functor AND 1, L_0000017c43fe9fa0, L_0000017c43faf4f0, C4<1>, C4<1>;
v0000017c432ce170_0 .net "S", 0 0, L_0000017c43fe90c0;  alias, 1 drivers
v0000017c432cec10_0 .net "a", 0 0, L_0000017c43fe9fa0;  alias, 1 drivers
v0000017c432d0150_0 .net "b", 0 0, L_0000017c43faf4f0;  alias, 1 drivers
v0000017c432cf110_0 .net "c", 0 0, L_0000017c43fe8bf0;  alias, 1 drivers
S_0000017c4330b1f0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323bec0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43fe9ad0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fad970, C4<0>, C4<0>;
v0000017c432cf7f0_0 .net *"_ivl_1", 0 0, L_0000017c43fad970;  1 drivers
S_0000017c4330ce10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe9360 .functor OR 1, L_0000017c43fe9b40, L_0000017c43fe89c0, C4<0>, C4<0>;
v0000017c432cee90_0 .net "S", 0 0, L_0000017c43fe9130;  1 drivers
v0000017c432cf1b0_0 .net "a", 0 0, L_0000017c43faea50;  1 drivers
v0000017c432d0830_0 .net "b", 0 0, L_0000017c43fae550;  1 drivers
v0000017c432d0510_0 .net "c", 0 0, L_0000017c43fe9360;  1 drivers
v0000017c432ce8f0_0 .net "carry_1", 0 0, L_0000017c43fe9b40;  1 drivers
v0000017c432ce210_0 .net "carry_2", 0 0, L_0000017c43fe89c0;  1 drivers
v0000017c432cf2f0_0 .net "cin", 0 0, L_0000017c43faddd0;  1 drivers
v0000017c432ce350_0 .net "sum_1", 0 0, L_0000017c43fe98a0;  1 drivers
S_0000017c4330b060 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe98a0 .functor XOR 1, L_0000017c43faea50, L_0000017c43fae550, C4<0>, C4<0>;
L_0000017c43fe9b40 .functor AND 1, L_0000017c43faea50, L_0000017c43fae550, C4<1>, C4<1>;
v0000017c432cecb0_0 .net "S", 0 0, L_0000017c43fe98a0;  alias, 1 drivers
v0000017c432ce7b0_0 .net "a", 0 0, L_0000017c43faea50;  alias, 1 drivers
v0000017c432d01f0_0 .net "b", 0 0, L_0000017c43fae550;  alias, 1 drivers
v0000017c432d0290_0 .net "c", 0 0, L_0000017c43fe9b40;  alias, 1 drivers
S_0000017c4330e330 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9130 .functor XOR 1, L_0000017c43fe98a0, L_0000017c43faddd0, C4<0>, C4<0>;
L_0000017c43fe89c0 .functor AND 1, L_0000017c43fe98a0, L_0000017c43faddd0, C4<1>, C4<1>;
v0000017c432d0330_0 .net "S", 0 0, L_0000017c43fe9130;  alias, 1 drivers
v0000017c432ce2b0_0 .net "a", 0 0, L_0000017c43fe98a0;  alias, 1 drivers
v0000017c432cedf0_0 .net "b", 0 0, L_0000017c43faddd0;  alias, 1 drivers
v0000017c432d0470_0 .net "c", 0 0, L_0000017c43fe89c0;  alias, 1 drivers
S_0000017c4330ee20 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323b640 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43fe9210 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fae9b0, C4<0>, C4<0>;
v0000017c432d1690_0 .net *"_ivl_1", 0 0, L_0000017c43fae9b0;  1 drivers
S_0000017c4330eb00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe8f70 .functor OR 1, L_0000017c43fe8640, L_0000017c43fe8cd0, C4<0>, C4<0>;
v0000017c432ce530_0 .net "S", 0 0, L_0000017c43fe8f00;  1 drivers
v0000017c432cf250_0 .net "a", 0 0, L_0000017c43faf1d0;  1 drivers
v0000017c432ce5d0_0 .net "b", 0 0, L_0000017c43fae230;  1 drivers
v0000017c432d1870_0 .net "c", 0 0, L_0000017c43fe8f70;  1 drivers
v0000017c432d2a90_0 .net "carry_1", 0 0, L_0000017c43fe8640;  1 drivers
v0000017c432d2950_0 .net "carry_2", 0 0, L_0000017c43fe8cd0;  1 drivers
v0000017c432d2090_0 .net "cin", 0 0, L_0000017c43fade70;  1 drivers
v0000017c432d2b30_0 .net "sum_1", 0 0, L_0000017c43fe9520;  1 drivers
S_0000017c4330d390 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9520 .functor XOR 1, L_0000017c43faf1d0, L_0000017c43fae230, C4<0>, C4<0>;
L_0000017c43fe8640 .functor AND 1, L_0000017c43faf1d0, L_0000017c43fae230, C4<1>, C4<1>;
v0000017c432ce990_0 .net "S", 0 0, L_0000017c43fe9520;  alias, 1 drivers
v0000017c432ce3f0_0 .net "a", 0 0, L_0000017c43faf1d0;  alias, 1 drivers
v0000017c432cead0_0 .net "b", 0 0, L_0000017c43fae230;  alias, 1 drivers
v0000017c432cf070_0 .net "c", 0 0, L_0000017c43fe8640;  alias, 1 drivers
S_0000017c4330e970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8f00 .functor XOR 1, L_0000017c43fe9520, L_0000017c43fade70, C4<0>, C4<0>;
L_0000017c43fe8cd0 .functor AND 1, L_0000017c43fe9520, L_0000017c43fade70, C4<1>, C4<1>;
v0000017c432cf610_0 .net "S", 0 0, L_0000017c43fe8f00;  alias, 1 drivers
v0000017c432cf890_0 .net "a", 0 0, L_0000017c43fe9520;  alias, 1 drivers
v0000017c432ce490_0 .net "b", 0 0, L_0000017c43fade70;  alias, 1 drivers
v0000017c432cf930_0 .net "c", 0 0, L_0000017c43fe8cd0;  alias, 1 drivers
S_0000017c4330e650 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323b680 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43fe99f0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fae5f0, C4<0>, C4<0>;
v0000017c432d12d0_0 .net *"_ivl_1", 0 0, L_0000017c43fae5f0;  1 drivers
S_0000017c4330e7e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe84f0 .functor OR 1, L_0000017c43fe8e20, L_0000017c43fe9910, C4<0>, C4<0>;
v0000017c432d1410_0 .net "S", 0 0, L_0000017c43fe9280;  1 drivers
v0000017c432d2310_0 .net "a", 0 0, L_0000017c43faf270;  1 drivers
v0000017c432d0e70_0 .net "b", 0 0, L_0000017c43faf590;  1 drivers
v0000017c432d1550_0 .net "c", 0 0, L_0000017c43fe84f0;  1 drivers
v0000017c432d0bf0_0 .net "carry_1", 0 0, L_0000017c43fe8e20;  1 drivers
v0000017c432d15f0_0 .net "carry_2", 0 0, L_0000017c43fe9910;  1 drivers
v0000017c432d2130_0 .net "cin", 0 0, L_0000017c43faeb90;  1 drivers
v0000017c432d23b0_0 .net "sum_1", 0 0, L_0000017c43fe91a0;  1 drivers
S_0000017c4330e4c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe91a0 .functor XOR 1, L_0000017c43faf270, L_0000017c43faf590, C4<0>, C4<0>;
L_0000017c43fe8e20 .functor AND 1, L_0000017c43faf270, L_0000017c43faf590, C4<1>, C4<1>;
v0000017c432d0b50_0 .net "S", 0 0, L_0000017c43fe91a0;  alias, 1 drivers
v0000017c432d1230_0 .net "a", 0 0, L_0000017c43faf270;  alias, 1 drivers
v0000017c432d2450_0 .net "b", 0 0, L_0000017c43faf590;  alias, 1 drivers
v0000017c432d2270_0 .net "c", 0 0, L_0000017c43fe8e20;  alias, 1 drivers
S_0000017c4330d9d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9280 .functor XOR 1, L_0000017c43fe91a0, L_0000017c43faeb90, C4<0>, C4<0>;
L_0000017c43fe9910 .functor AND 1, L_0000017c43fe91a0, L_0000017c43faeb90, C4<1>, C4<1>;
v0000017c432d29f0_0 .net "S", 0 0, L_0000017c43fe9280;  alias, 1 drivers
v0000017c432d0ab0_0 .net "a", 0 0, L_0000017c43fe91a0;  alias, 1 drivers
v0000017c432d24f0_0 .net "b", 0 0, L_0000017c43faeb90;  alias, 1 drivers
v0000017c432d0fb0_0 .net "c", 0 0, L_0000017c43fe9910;  alias, 1 drivers
S_0000017c4330ec90 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323bfc0 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43fe94b0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43faf310, C4<0>, C4<0>;
v0000017c432d21d0_0 .net *"_ivl_1", 0 0, L_0000017c43faf310;  1 drivers
S_0000017c4330d6b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe92f0 .functor OR 1, L_0000017c43fe88e0, L_0000017c43fe8b10, C4<0>, C4<0>;
v0000017c432d2770_0 .net "S", 0 0, L_0000017c43fe9980;  1 drivers
v0000017c432d14b0_0 .net "a", 0 0, L_0000017c43faeaf0;  1 drivers
v0000017c432d19b0_0 .net "b", 0 0, L_0000017c43fadab0;  1 drivers
v0000017c432d1b90_0 .net "c", 0 0, L_0000017c43fe92f0;  1 drivers
v0000017c432d1050_0 .net "carry_1", 0 0, L_0000017c43fe88e0;  1 drivers
v0000017c432d2630_0 .net "carry_2", 0 0, L_0000017c43fe8b10;  1 drivers
v0000017c432d1ff0_0 .net "cin", 0 0, L_0000017c43fadf10;  1 drivers
v0000017c432d1c30_0 .net "sum_1", 0 0, L_0000017c43fe8aa0;  1 drivers
S_0000017c4330d070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8aa0 .functor XOR 1, L_0000017c43faeaf0, L_0000017c43fadab0, C4<0>, C4<0>;
L_0000017c43fe88e0 .functor AND 1, L_0000017c43faeaf0, L_0000017c43fadab0, C4<1>, C4<1>;
v0000017c432d2db0_0 .net "S", 0 0, L_0000017c43fe8aa0;  alias, 1 drivers
v0000017c432d1f50_0 .net "a", 0 0, L_0000017c43faeaf0;  alias, 1 drivers
v0000017c432d1910_0 .net "b", 0 0, L_0000017c43fadab0;  alias, 1 drivers
v0000017c432d2f90_0 .net "c", 0 0, L_0000017c43fe88e0;  alias, 1 drivers
S_0000017c4330d200 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9980 .functor XOR 1, L_0000017c43fe8aa0, L_0000017c43fadf10, C4<0>, C4<0>;
L_0000017c43fe8b10 .functor AND 1, L_0000017c43fe8aa0, L_0000017c43fadf10, C4<1>, C4<1>;
v0000017c432d2c70_0 .net "S", 0 0, L_0000017c43fe9980;  alias, 1 drivers
v0000017c432d26d0_0 .net "a", 0 0, L_0000017c43fe8aa0;  alias, 1 drivers
v0000017c432d2e50_0 .net "b", 0 0, L_0000017c43fadf10;  alias, 1 drivers
v0000017c432d2590_0 .net "c", 0 0, L_0000017c43fe8b10;  alias, 1 drivers
S_0000017c4330d520 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323b4c0 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43fea010 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43faf090, C4<0>, C4<0>;
v0000017c432d0d30_0 .net *"_ivl_1", 0 0, L_0000017c43faf090;  1 drivers
S_0000017c4330d840 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe9f30 .functor OR 1, L_0000017c43fe9750, L_0000017c43fe8a30, C4<0>, C4<0>;
v0000017c432d0c90_0 .net "S", 0 0, L_0000017c43fe8950;  1 drivers
v0000017c432d2810_0 .net "a", 0 0, L_0000017c43fae2d0;  1 drivers
v0000017c432d1190_0 .net "b", 0 0, L_0000017c43fae370;  1 drivers
v0000017c432d30d0_0 .net "c", 0 0, L_0000017c43fe9f30;  1 drivers
v0000017c432d0970_0 .net "carry_1", 0 0, L_0000017c43fe9750;  1 drivers
v0000017c432d17d0_0 .net "carry_2", 0 0, L_0000017c43fe8a30;  1 drivers
v0000017c432d1e10_0 .net "cin", 0 0, L_0000017c43fae910;  1 drivers
v0000017c432d2d10_0 .net "sum_1", 0 0, L_0000017c43fe9a60;  1 drivers
S_0000017c4330e1a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9a60 .functor XOR 1, L_0000017c43fae2d0, L_0000017c43fae370, C4<0>, C4<0>;
L_0000017c43fe9750 .functor AND 1, L_0000017c43fae2d0, L_0000017c43fae370, C4<1>, C4<1>;
v0000017c432d2ef0_0 .net "S", 0 0, L_0000017c43fe9a60;  alias, 1 drivers
v0000017c432d2bd0_0 .net "a", 0 0, L_0000017c43fae2d0;  alias, 1 drivers
v0000017c432d1730_0 .net "b", 0 0, L_0000017c43fae370;  alias, 1 drivers
v0000017c432d1eb0_0 .net "c", 0 0, L_0000017c43fe9750;  alias, 1 drivers
S_0000017c4330db60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8950 .functor XOR 1, L_0000017c43fe9a60, L_0000017c43fae910, C4<0>, C4<0>;
L_0000017c43fe8a30 .functor AND 1, L_0000017c43fe9a60, L_0000017c43fae910, C4<1>, C4<1>;
v0000017c432d3030_0 .net "S", 0 0, L_0000017c43fe8950;  alias, 1 drivers
v0000017c432d1cd0_0 .net "a", 0 0, L_0000017c43fe9a60;  alias, 1 drivers
v0000017c432d10f0_0 .net "b", 0 0, L_0000017c43fae910;  alias, 1 drivers
v0000017c432d1370_0 .net "c", 0 0, L_0000017c43fe8a30;  alias, 1 drivers
S_0000017c4330dcf0 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323bc00 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43fe96e0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fae410, C4<0>, C4<0>;
v0000017c432d56f0_0 .net *"_ivl_1", 0 0, L_0000017c43fae410;  1 drivers
S_0000017c4330de80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330dcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe9de0 .functor OR 1, L_0000017c43fe8e90, L_0000017c43fe97c0, C4<0>, C4<0>;
v0000017c432d3e90_0 .net "S", 0 0, L_0000017c43fe8720;  1 drivers
v0000017c432d42f0_0 .net "a", 0 0, L_0000017c43fae4b0;  1 drivers
v0000017c432d3710_0 .net "b", 0 0, L_0000017c43fae690;  1 drivers
v0000017c432d4ed0_0 .net "c", 0 0, L_0000017c43fe9de0;  1 drivers
v0000017c432d4390_0 .net "carry_1", 0 0, L_0000017c43fe8e90;  1 drivers
v0000017c432d46b0_0 .net "carry_2", 0 0, L_0000017c43fe97c0;  1 drivers
v0000017c432d53d0_0 .net "cin", 0 0, L_0000017c43fae730;  1 drivers
v0000017c432d5650_0 .net "sum_1", 0 0, L_0000017c43fe9c20;  1 drivers
S_0000017c4330e010 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9c20 .functor XOR 1, L_0000017c43fae4b0, L_0000017c43fae690, C4<0>, C4<0>;
L_0000017c43fe8e90 .functor AND 1, L_0000017c43fae4b0, L_0000017c43fae690, C4<1>, C4<1>;
v0000017c432d1a50_0 .net "S", 0 0, L_0000017c43fe9c20;  alias, 1 drivers
v0000017c432d0a10_0 .net "a", 0 0, L_0000017c43fae4b0;  alias, 1 drivers
v0000017c432d0dd0_0 .net "b", 0 0, L_0000017c43fae690;  alias, 1 drivers
v0000017c432d1d70_0 .net "c", 0 0, L_0000017c43fe8e90;  alias, 1 drivers
S_0000017c43310020 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8720 .functor XOR 1, L_0000017c43fe9c20, L_0000017c43fae730, C4<0>, C4<0>;
L_0000017c43fe97c0 .functor AND 1, L_0000017c43fe9c20, L_0000017c43fae730, C4<1>, C4<1>;
v0000017c432d28b0_0 .net "S", 0 0, L_0000017c43fe8720;  alias, 1 drivers
v0000017c432d0f10_0 .net "a", 0 0, L_0000017c43fe9c20;  alias, 1 drivers
v0000017c432d1af0_0 .net "b", 0 0, L_0000017c43fae730;  alias, 1 drivers
v0000017c432d55b0_0 .net "c", 0 0, L_0000017c43fe97c0;  alias, 1 drivers
S_0000017c4330f210 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323c140 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43fe9bb0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43faf8b0, C4<0>, C4<0>;
v0000017c432d4d90_0 .net *"_ivl_1", 0 0, L_0000017c43faf8b0;  1 drivers
S_0000017c433101b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe9830 .functor OR 1, L_0000017c43fe93d0, L_0000017c43fe9e50, C4<0>, C4<0>;
v0000017c432d4570_0 .net "S", 0 0, L_0000017c43fe8d40;  1 drivers
v0000017c432d4cf0_0 .net "a", 0 0, L_0000017c43fae7d0;  1 drivers
v0000017c432d3990_0 .net "b", 0 0, L_0000017c43faf950;  1 drivers
v0000017c432d3f30_0 .net "c", 0 0, L_0000017c43fe9830;  1 drivers
v0000017c432d3cb0_0 .net "carry_1", 0 0, L_0000017c43fe93d0;  1 drivers
v0000017c432d5290_0 .net "carry_2", 0 0, L_0000017c43fe9e50;  1 drivers
v0000017c432d5010_0 .net "cin", 0 0, L_0000017c43fafe50;  1 drivers
v0000017c432d58d0_0 .net "sum_1", 0 0, L_0000017c43fe8c60;  1 drivers
S_0000017c43310660 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433101b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8c60 .functor XOR 1, L_0000017c43fae7d0, L_0000017c43faf950, C4<0>, C4<0>;
L_0000017c43fe93d0 .functor AND 1, L_0000017c43fae7d0, L_0000017c43faf950, C4<1>, C4<1>;
v0000017c432d3a30_0 .net "S", 0 0, L_0000017c43fe8c60;  alias, 1 drivers
v0000017c432d5790_0 .net "a", 0 0, L_0000017c43fae7d0;  alias, 1 drivers
v0000017c432d4750_0 .net "b", 0 0, L_0000017c43faf950;  alias, 1 drivers
v0000017c432d4b10_0 .net "c", 0 0, L_0000017c43fe93d0;  alias, 1 drivers
S_0000017c43310340 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433101b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8d40 .functor XOR 1, L_0000017c43fe8c60, L_0000017c43fafe50, C4<0>, C4<0>;
L_0000017c43fe9e50 .functor AND 1, L_0000017c43fe8c60, L_0000017c43fafe50, C4<1>, C4<1>;
v0000017c432d35d0_0 .net "S", 0 0, L_0000017c43fe8d40;  alias, 1 drivers
v0000017c432d47f0_0 .net "a", 0 0, L_0000017c43fe8c60;  alias, 1 drivers
v0000017c432d4c50_0 .net "b", 0 0, L_0000017c43fafe50;  alias, 1 drivers
v0000017c432d5830_0 .net "c", 0 0, L_0000017c43fe9e50;  alias, 1 drivers
S_0000017c43310ca0 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323bf00 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43fe8db0 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fada10, C4<0>, C4<0>;
v0000017c432d41b0_0 .net *"_ivl_1", 0 0, L_0000017c43fada10;  1 drivers
S_0000017c433104d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43310ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe8fe0 .functor OR 1, L_0000017c43fe8790, L_0000017c43fe86b0, C4<0>, C4<0>;
v0000017c432d4890_0 .net "S", 0 0, L_0000017c43fe9440;  1 drivers
v0000017c432d4f70_0 .net "a", 0 0, L_0000017c43fae870;  1 drivers
v0000017c432d50b0_0 .net "b", 0 0, L_0000017c43faeff0;  1 drivers
v0000017c432d4bb0_0 .net "c", 0 0, L_0000017c43fe8fe0;  1 drivers
v0000017c432d3530_0 .net "carry_1", 0 0, L_0000017c43fe8790;  1 drivers
v0000017c432d5150_0 .net "carry_2", 0 0, L_0000017c43fe86b0;  1 drivers
v0000017c432d49d0_0 .net "cin", 0 0, L_0000017c43fafb30;  1 drivers
v0000017c432d3c10_0 .net "sum_1", 0 0, L_0000017c43fe8870;  1 drivers
S_0000017c4330fe90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433104d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8870 .functor XOR 1, L_0000017c43fae870, L_0000017c43faeff0, C4<0>, C4<0>;
L_0000017c43fe8790 .functor AND 1, L_0000017c43fae870, L_0000017c43faeff0, C4<1>, C4<1>;
v0000017c432d32b0_0 .net "S", 0 0, L_0000017c43fe8870;  alias, 1 drivers
v0000017c432d3b70_0 .net "a", 0 0, L_0000017c43fae870;  alias, 1 drivers
v0000017c432d5470_0 .net "b", 0 0, L_0000017c43faeff0;  alias, 1 drivers
v0000017c432d3fd0_0 .net "c", 0 0, L_0000017c43fe8790;  alias, 1 drivers
S_0000017c4330f6c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433104d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9440 .functor XOR 1, L_0000017c43fe8870, L_0000017c43fafb30, C4<0>, C4<0>;
L_0000017c43fe86b0 .functor AND 1, L_0000017c43fe8870, L_0000017c43fafb30, C4<1>, C4<1>;
v0000017c432d4930_0 .net "S", 0 0, L_0000017c43fe9440;  alias, 1 drivers
v0000017c432d4610_0 .net "a", 0 0, L_0000017c43fe8870;  alias, 1 drivers
v0000017c432d3ad0_0 .net "b", 0 0, L_0000017c43fafb30;  alias, 1 drivers
v0000017c432d4e30_0 .net "c", 0 0, L_0000017c43fe86b0;  alias, 1 drivers
S_0000017c4330f530 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323c000 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43fe9590 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fafbd0, C4<0>, C4<0>;
v0000017c432d3df0_0 .net *"_ivl_1", 0 0, L_0000017c43fafbd0;  1 drivers
S_0000017c433107f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe9ec0 .functor OR 1, L_0000017c43fe9670, L_0000017c43fe8560, C4<0>, C4<0>;
v0000017c432d3210_0 .net "S", 0 0, L_0000017c43fe9c90;  1 drivers
v0000017c432d3350_0 .net "a", 0 0, L_0000017c43fafc70;  1 drivers
v0000017c432d33f0_0 .net "b", 0 0, L_0000017c43fafd10;  1 drivers
v0000017c432d3d50_0 .net "c", 0 0, L_0000017c43fe9ec0;  1 drivers
v0000017c432d3490_0 .net "carry_1", 0 0, L_0000017c43fe9670;  1 drivers
v0000017c432d3850_0 .net "carry_2", 0 0, L_0000017c43fe8560;  1 drivers
v0000017c432d4110_0 .net "cin", 0 0, L_0000017c43fafdb0;  1 drivers
v0000017c432d38f0_0 .net "sum_1", 0 0, L_0000017c43fe9600;  1 drivers
S_0000017c4330f3a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433107f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9600 .functor XOR 1, L_0000017c43fafc70, L_0000017c43fafd10, C4<0>, C4<0>;
L_0000017c43fe9670 .functor AND 1, L_0000017c43fafc70, L_0000017c43fafd10, C4<1>, C4<1>;
v0000017c432d4a70_0 .net "S", 0 0, L_0000017c43fe9600;  alias, 1 drivers
v0000017c432d51f0_0 .net "a", 0 0, L_0000017c43fafc70;  alias, 1 drivers
v0000017c432d4430_0 .net "b", 0 0, L_0000017c43fafd10;  alias, 1 drivers
v0000017c432d5330_0 .net "c", 0 0, L_0000017c43fe9670;  alias, 1 drivers
S_0000017c43310980 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433107f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe9c90 .functor XOR 1, L_0000017c43fe9600, L_0000017c43fafdb0, C4<0>, C4<0>;
L_0000017c43fe8560 .functor AND 1, L_0000017c43fe9600, L_0000017c43fafdb0, C4<1>, C4<1>;
v0000017c432d3670_0 .net "S", 0 0, L_0000017c43fe9c90;  alias, 1 drivers
v0000017c432d5510_0 .net "a", 0 0, L_0000017c43fe9600;  alias, 1 drivers
v0000017c432d3170_0 .net "b", 0 0, L_0000017c43fafdb0;  alias, 1 drivers
v0000017c432d37b0_0 .net "c", 0 0, L_0000017c43fe8560;  alias, 1 drivers
S_0000017c43310b10 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c432c7540;
 .timescale 0 0;
P_0000017c4323b6c0 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43fea080 .functor XOR 1, L_0000017c43cf7ba8, L_0000017c43fb2010, C4<0>, C4<0>;
v0000017c432d6e10_0 .net *"_ivl_1", 0 0, L_0000017c43fb2010;  1 drivers
S_0000017c4330f080 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43310b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fea4e0 .functor OR 1, L_0000017c43febac0, L_0000017c43feb2e0, C4<0>, C4<0>;
v0000017c432d6050_0 .net "S", 0 0, L_0000017c43fea0f0;  1 drivers
v0000017c432d6230_0 .net "a", 0 0, L_0000017c43fb0350;  1 drivers
v0000017c432d6910_0 .net "b", 0 0, L_0000017c43fb26f0;  1 drivers
v0000017c432d5970_0 .net "c", 0 0, L_0000017c43fea4e0;  1 drivers
v0000017c432d67d0_0 .net "carry_1", 0 0, L_0000017c43febac0;  1 drivers
v0000017c432d6190_0 .net "carry_2", 0 0, L_0000017c43feb2e0;  1 drivers
v0000017c432d62d0_0 .net "cin", 0 0, L_0000017c43fb1430;  1 drivers
v0000017c432d6370_0 .net "sum_1", 0 0, L_0000017c43fea9b0;  1 drivers
S_0000017c43310e30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fea9b0 .functor XOR 1, L_0000017c43fb0350, L_0000017c43fb26f0, C4<0>, C4<0>;
L_0000017c43febac0 .functor AND 1, L_0000017c43fb0350, L_0000017c43fb26f0, C4<1>, C4<1>;
v0000017c432d4250_0 .net "S", 0 0, L_0000017c43fea9b0;  alias, 1 drivers
v0000017c432d4070_0 .net "a", 0 0, L_0000017c43fb0350;  alias, 1 drivers
v0000017c432d44d0_0 .net "b", 0 0, L_0000017c43fb26f0;  alias, 1 drivers
v0000017c432d7bd0_0 .net "c", 0 0, L_0000017c43febac0;  alias, 1 drivers
S_0000017c4330f850 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fea0f0 .functor XOR 1, L_0000017c43fea9b0, L_0000017c43fb1430, C4<0>, C4<0>;
L_0000017c43feb2e0 .functor AND 1, L_0000017c43fea9b0, L_0000017c43fb1430, C4<1>, C4<1>;
v0000017c432d60f0_0 .net "S", 0 0, L_0000017c43fea0f0;  alias, 1 drivers
v0000017c432d7770_0 .net "a", 0 0, L_0000017c43fea9b0;  alias, 1 drivers
v0000017c432d5ab0_0 .net "b", 0 0, L_0000017c43fb1430;  alias, 1 drivers
v0000017c432d7130_0 .net "c", 0 0, L_0000017c43feb2e0;  alias, 1 drivers
S_0000017c4330f9e0 .scope module, "add4" "rca_Nbit" 2 43, 2 233 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 33 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323c040 .param/l "N" 0 2 233, +C4<00000000000000000000000000100001>;
L_0000017c43cf7d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ff1fd0 .functor BUFZ 1, L_0000017c43cf7d58, C4<0>, C4<0>, C4<0>;
v0000017c432ee0b0_0 .net "S", 32 0, L_0000017c43fb9d10;  alias, 1 drivers
v0000017c432ed2f0_0 .net *"_ivl_0", 0 0, L_0000017c43fed810;  1 drivers
v0000017c432ed250_0 .net *"_ivl_10", 0 0, L_0000017c43fec3f0;  1 drivers
v0000017c432ed390_0 .net *"_ivl_100", 0 0, L_0000017c43fee0d0;  1 drivers
v0000017c432ecd50_0 .net *"_ivl_110", 0 0, L_0000017c43fef410;  1 drivers
v0000017c432ecdf0_0 .net *"_ivl_120", 0 0, L_0000017c43fef020;  1 drivers
v0000017c432ee150_0 .net *"_ivl_130", 0 0, L_0000017c43fef100;  1 drivers
v0000017c432ed9d0_0 .net *"_ivl_140", 0 0, L_0000017c43fef6b0;  1 drivers
v0000017c432edc50_0 .net *"_ivl_150", 0 0, L_0000017c43ff0130;  1 drivers
v0000017c432ee650_0 .net *"_ivl_160", 0 0, L_0000017c43ff0600;  1 drivers
v0000017c432ed610_0 .net *"_ivl_170", 0 0, L_0000017c43ff08a0;  1 drivers
v0000017c432ee830_0 .net *"_ivl_180", 0 0, L_0000017c43fef9c0;  1 drivers
v0000017c432ed570_0 .net *"_ivl_190", 0 0, L_0000017c43ff0ad0;  1 drivers
v0000017c432ee1f0_0 .net *"_ivl_20", 0 0, L_0000017c43fec460;  1 drivers
v0000017c432ee290_0 .net *"_ivl_200", 0 0, L_0000017c43fefcd0;  1 drivers
v0000017c432ed430_0 .net *"_ivl_210", 0 0, L_0000017c43ff0bb0;  1 drivers
v0000017c432ed750_0 .net *"_ivl_220", 0 0, L_0000017c43fef870;  1 drivers
v0000017c432ed7f0_0 .net *"_ivl_230", 0 0, L_0000017c43ff07c0;  1 drivers
v0000017c432ee330_0 .net *"_ivl_240", 0 0, L_0000017c43fef4f0;  1 drivers
v0000017c432ece90_0 .net *"_ivl_250", 0 0, L_0000017c43ff1da0;  1 drivers
v0000017c432ee6f0_0 .net *"_ivl_260", 0 0, L_0000017c43ff1550;  1 drivers
v0000017c432eca30_0 .net *"_ivl_270", 0 0, L_0000017c43ff1400;  1 drivers
v0000017c432ee470_0 .net *"_ivl_280", 0 0, L_0000017c43ff2ba0;  1 drivers
v0000017c432ed930_0 .net *"_ivl_290", 0 0, L_0000017c43ff2430;  1 drivers
v0000017c432ecf30_0 .net *"_ivl_30", 0 0, L_0000017c43feed10;  1 drivers
v0000017c432ee790_0 .net *"_ivl_300", 0 0, L_0000017c43ff2740;  1 drivers
v0000017c432eda70_0 .net *"_ivl_310", 0 0, L_0000017c43ff2970;  1 drivers
v0000017c432ed070_0 .net *"_ivl_320", 0 0, L_0000017c43ff18d0;  1 drivers
v0000017c432ec170_0 .net *"_ivl_336", 0 0, L_0000017c43ff1fd0;  1 drivers
v0000017c432ec5d0_0 .net *"_ivl_40", 0 0, L_0000017c43feda40;  1 drivers
v0000017c432ee3d0_0 .net *"_ivl_50", 0 0, L_0000017c43fee680;  1 drivers
v0000017c432ec670_0 .net *"_ivl_60", 0 0, L_0000017c43fedab0;  1 drivers
v0000017c432ee510_0 .net *"_ivl_70", 0 0, L_0000017c43fef1e0;  1 drivers
v0000017c432ec210_0 .net *"_ivl_80", 0 0, L_0000017c43feea00;  1 drivers
v0000017c432ec350_0 .net *"_ivl_90", 0 0, L_0000017c43fee760;  1 drivers
v0000017c432ec490_0 .net "a", 32 0, L_0000017c43fb4090;  alias, 1 drivers
v0000017c432ec7b0_0 .net "b", 32 0, L_0000017c43fb3050;  alias, 1 drivers
v0000017c432ed110_0 .net "b1", 32 0, L_0000017c43fb8370;  1 drivers
v0000017c432ecad0_0 .net "c", 0 0, L_0000017c43fb8c30;  alias, 1 drivers
v0000017c432ed1b0_0 .net "cin", 0 0, L_0000017c43cf7d58;  1 drivers
v0000017c432ef910_0 .net "co", 33 0, L_0000017c43fb80f0;  1 drivers
L_0000017c43fb5030 .part L_0000017c43fb3050, 0, 1;
L_0000017c43fb3af0 .part L_0000017c43fb4090, 0, 1;
L_0000017c43fb30f0 .part L_0000017c43fb8370, 0, 1;
L_0000017c43fb3a50 .part L_0000017c43fb80f0, 0, 1;
L_0000017c43fb4450 .part L_0000017c43fb3050, 1, 1;
L_0000017c43fb4310 .part L_0000017c43fb4090, 1, 1;
L_0000017c43fb43b0 .part L_0000017c43fb8370, 1, 1;
L_0000017c43fb2c90 .part L_0000017c43fb80f0, 1, 1;
L_0000017c43fb2d30 .part L_0000017c43fb3050, 2, 1;
L_0000017c43fb44f0 .part L_0000017c43fb4090, 2, 1;
L_0000017c43fb4590 .part L_0000017c43fb8370, 2, 1;
L_0000017c43fb3c30 .part L_0000017c43fb80f0, 2, 1;
L_0000017c43fb4b30 .part L_0000017c43fb3050, 3, 1;
L_0000017c43fb4630 .part L_0000017c43fb4090, 3, 1;
L_0000017c43fb48b0 .part L_0000017c43fb8370, 3, 1;
L_0000017c43fb4bd0 .part L_0000017c43fb80f0, 3, 1;
L_0000017c43fb2fb0 .part L_0000017c43fb3050, 4, 1;
L_0000017c43fb3730 .part L_0000017c43fb4090, 4, 1;
L_0000017c43fb4770 .part L_0000017c43fb8370, 4, 1;
L_0000017c43fb3230 .part L_0000017c43fb80f0, 4, 1;
L_0000017c43fb46d0 .part L_0000017c43fb3050, 5, 1;
L_0000017c43fb32d0 .part L_0000017c43fb4090, 5, 1;
L_0000017c43fb3410 .part L_0000017c43fb8370, 5, 1;
L_0000017c43fb2e70 .part L_0000017c43fb80f0, 5, 1;
L_0000017c43fb3690 .part L_0000017c43fb3050, 6, 1;
L_0000017c43fb4810 .part L_0000017c43fb4090, 6, 1;
L_0000017c43fb3370 .part L_0000017c43fb8370, 6, 1;
L_0000017c43fb2970 .part L_0000017c43fb80f0, 6, 1;
L_0000017c43fb37d0 .part L_0000017c43fb3050, 7, 1;
L_0000017c43fb34b0 .part L_0000017c43fb4090, 7, 1;
L_0000017c43fb4950 .part L_0000017c43fb8370, 7, 1;
L_0000017c43fb3550 .part L_0000017c43fb80f0, 7, 1;
L_0000017c43fb35f0 .part L_0000017c43fb3050, 8, 1;
L_0000017c43fb4d10 .part L_0000017c43fb4090, 8, 1;
L_0000017c43fb4db0 .part L_0000017c43fb8370, 8, 1;
L_0000017c43fb3870 .part L_0000017c43fb80f0, 8, 1;
L_0000017c43fb3910 .part L_0000017c43fb3050, 9, 1;
L_0000017c43fb52b0 .part L_0000017c43fb4090, 9, 1;
L_0000017c43fb5fd0 .part L_0000017c43fb8370, 9, 1;
L_0000017c43fb7650 .part L_0000017c43fb80f0, 9, 1;
L_0000017c43fb7470 .part L_0000017c43fb3050, 10, 1;
L_0000017c43fb6c50 .part L_0000017c43fb4090, 10, 1;
L_0000017c43fb5e90 .part L_0000017c43fb8370, 10, 1;
L_0000017c43fb5d50 .part L_0000017c43fb80f0, 10, 1;
L_0000017c43fb5b70 .part L_0000017c43fb3050, 11, 1;
L_0000017c43fb5710 .part L_0000017c43fb4090, 11, 1;
L_0000017c43fb6b10 .part L_0000017c43fb8370, 11, 1;
L_0000017c43fb6ed0 .part L_0000017c43fb80f0, 11, 1;
L_0000017c43fb5df0 .part L_0000017c43fb3050, 12, 1;
L_0000017c43fb6070 .part L_0000017c43fb4090, 12, 1;
L_0000017c43fb6570 .part L_0000017c43fb8370, 12, 1;
L_0000017c43fb57b0 .part L_0000017c43fb80f0, 12, 1;
L_0000017c43fb7510 .part L_0000017c43fb3050, 13, 1;
L_0000017c43fb5f30 .part L_0000017c43fb4090, 13, 1;
L_0000017c43fb6f70 .part L_0000017c43fb8370, 13, 1;
L_0000017c43fb6610 .part L_0000017c43fb80f0, 13, 1;
L_0000017c43fb69d0 .part L_0000017c43fb3050, 14, 1;
L_0000017c43fb66b0 .part L_0000017c43fb4090, 14, 1;
L_0000017c43fb64d0 .part L_0000017c43fb8370, 14, 1;
L_0000017c43fb55d0 .part L_0000017c43fb80f0, 14, 1;
L_0000017c43fb7790 .part L_0000017c43fb3050, 15, 1;
L_0000017c43fb5670 .part L_0000017c43fb4090, 15, 1;
L_0000017c43fb6bb0 .part L_0000017c43fb8370, 15, 1;
L_0000017c43fb5530 .part L_0000017c43fb80f0, 15, 1;
L_0000017c43fb5170 .part L_0000017c43fb3050, 16, 1;
L_0000017c43fb70b0 .part L_0000017c43fb4090, 16, 1;
L_0000017c43fb7150 .part L_0000017c43fb8370, 16, 1;
L_0000017c43fb6110 .part L_0000017c43fb80f0, 16, 1;
L_0000017c43fb5c10 .part L_0000017c43fb3050, 17, 1;
L_0000017c43fb5210 .part L_0000017c43fb4090, 17, 1;
L_0000017c43fb75b0 .part L_0000017c43fb8370, 17, 1;
L_0000017c43fb76f0 .part L_0000017c43fb80f0, 17, 1;
L_0000017c43fb71f0 .part L_0000017c43fb3050, 18, 1;
L_0000017c43fb6cf0 .part L_0000017c43fb4090, 18, 1;
L_0000017c43fb5cb0 .part L_0000017c43fb8370, 18, 1;
L_0000017c43fb5850 .part L_0000017c43fb80f0, 18, 1;
L_0000017c43fb6d90 .part L_0000017c43fb3050, 19, 1;
L_0000017c43fb58f0 .part L_0000017c43fb4090, 19, 1;
L_0000017c43fb61b0 .part L_0000017c43fb8370, 19, 1;
L_0000017c43fb78d0 .part L_0000017c43fb80f0, 19, 1;
L_0000017c43fb53f0 .part L_0000017c43fb3050, 20, 1;
L_0000017c43fb7830 .part L_0000017c43fb4090, 20, 1;
L_0000017c43fb5490 .part L_0000017c43fb8370, 20, 1;
L_0000017c43fb5350 .part L_0000017c43fb80f0, 20, 1;
L_0000017c43fb5990 .part L_0000017c43fb3050, 21, 1;
L_0000017c43fb6750 .part L_0000017c43fb4090, 21, 1;
L_0000017c43fb7290 .part L_0000017c43fb8370, 21, 1;
L_0000017c43fb5a30 .part L_0000017c43fb80f0, 21, 1;
L_0000017c43fb5ad0 .part L_0000017c43fb3050, 22, 1;
L_0000017c43fb6930 .part L_0000017c43fb4090, 22, 1;
L_0000017c43fb6250 .part L_0000017c43fb8370, 22, 1;
L_0000017c43fb62f0 .part L_0000017c43fb80f0, 22, 1;
L_0000017c43fb67f0 .part L_0000017c43fb3050, 23, 1;
L_0000017c43fb6a70 .part L_0000017c43fb4090, 23, 1;
L_0000017c43fb6390 .part L_0000017c43fb8370, 23, 1;
L_0000017c43fb7330 .part L_0000017c43fb80f0, 23, 1;
L_0000017c43fb6430 .part L_0000017c43fb3050, 24, 1;
L_0000017c43fb6e30 .part L_0000017c43fb4090, 24, 1;
L_0000017c43fb7010 .part L_0000017c43fb8370, 24, 1;
L_0000017c43fb73d0 .part L_0000017c43fb80f0, 24, 1;
L_0000017c43fb6890 .part L_0000017c43fb3050, 25, 1;
L_0000017c43fb9f90 .part L_0000017c43fb4090, 25, 1;
L_0000017c43fb89b0 .part L_0000017c43fb8370, 25, 1;
L_0000017c43fb7bf0 .part L_0000017c43fb80f0, 25, 1;
L_0000017c43fb8b90 .part L_0000017c43fb3050, 26, 1;
L_0000017c43fb9ef0 .part L_0000017c43fb4090, 26, 1;
L_0000017c43fb9810 .part L_0000017c43fb8370, 26, 1;
L_0000017c43fb7c90 .part L_0000017c43fb80f0, 26, 1;
L_0000017c43fb9e50 .part L_0000017c43fb3050, 27, 1;
L_0000017c43fb8af0 .part L_0000017c43fb4090, 27, 1;
L_0000017c43fb9270 .part L_0000017c43fb8370, 27, 1;
L_0000017c43fb8050 .part L_0000017c43fb80f0, 27, 1;
L_0000017c43fb7ab0 .part L_0000017c43fb3050, 28, 1;
L_0000017c43fba030 .part L_0000017c43fb4090, 28, 1;
L_0000017c43fb7e70 .part L_0000017c43fb8370, 28, 1;
L_0000017c43fb9310 .part L_0000017c43fb80f0, 28, 1;
L_0000017c43fb8eb0 .part L_0000017c43fb3050, 29, 1;
L_0000017c43fb8910 .part L_0000017c43fb4090, 29, 1;
L_0000017c43fb8730 .part L_0000017c43fb8370, 29, 1;
L_0000017c43fb98b0 .part L_0000017c43fb80f0, 29, 1;
L_0000017c43fb9130 .part L_0000017c43fb3050, 30, 1;
L_0000017c43fb7f10 .part L_0000017c43fb4090, 30, 1;
L_0000017c43fb8e10 .part L_0000017c43fb8370, 30, 1;
L_0000017c43fb7a10 .part L_0000017c43fb80f0, 30, 1;
L_0000017c43fb91d0 .part L_0000017c43fb3050, 31, 1;
L_0000017c43fb96d0 .part L_0000017c43fb4090, 31, 1;
L_0000017c43fb9db0 .part L_0000017c43fb8370, 31, 1;
L_0000017c43fb93b0 .part L_0000017c43fb80f0, 31, 1;
LS_0000017c43fb8370_0_0 .concat8 [ 1 1 1 1], L_0000017c43fed810, L_0000017c43fec3f0, L_0000017c43fec460, L_0000017c43feed10;
LS_0000017c43fb8370_0_4 .concat8 [ 1 1 1 1], L_0000017c43feda40, L_0000017c43fee680, L_0000017c43fedab0, L_0000017c43fef1e0;
LS_0000017c43fb8370_0_8 .concat8 [ 1 1 1 1], L_0000017c43feea00, L_0000017c43fee760, L_0000017c43fee0d0, L_0000017c43fef410;
LS_0000017c43fb8370_0_12 .concat8 [ 1 1 1 1], L_0000017c43fef020, L_0000017c43fef100, L_0000017c43fef6b0, L_0000017c43ff0130;
LS_0000017c43fb8370_0_16 .concat8 [ 1 1 1 1], L_0000017c43ff0600, L_0000017c43ff08a0, L_0000017c43fef9c0, L_0000017c43ff0ad0;
LS_0000017c43fb8370_0_20 .concat8 [ 1 1 1 1], L_0000017c43fefcd0, L_0000017c43ff0bb0, L_0000017c43fef870, L_0000017c43ff07c0;
LS_0000017c43fb8370_0_24 .concat8 [ 1 1 1 1], L_0000017c43fef4f0, L_0000017c43ff1da0, L_0000017c43ff1550, L_0000017c43ff1400;
LS_0000017c43fb8370_0_28 .concat8 [ 1 1 1 1], L_0000017c43ff2ba0, L_0000017c43ff2430, L_0000017c43ff2740, L_0000017c43ff2970;
LS_0000017c43fb8370_0_32 .concat8 [ 1 0 0 0], L_0000017c43ff18d0;
LS_0000017c43fb8370_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb8370_0_0, LS_0000017c43fb8370_0_4, LS_0000017c43fb8370_0_8, LS_0000017c43fb8370_0_12;
LS_0000017c43fb8370_1_4 .concat8 [ 4 4 4 4], LS_0000017c43fb8370_0_16, LS_0000017c43fb8370_0_20, LS_0000017c43fb8370_0_24, LS_0000017c43fb8370_0_28;
LS_0000017c43fb8370_1_8 .concat8 [ 1 0 0 0], LS_0000017c43fb8370_0_32;
L_0000017c43fb8370 .concat8 [ 16 16 1 0], LS_0000017c43fb8370_1_0, LS_0000017c43fb8370_1_4, LS_0000017c43fb8370_1_8;
L_0000017c43fb8410 .part L_0000017c43fb3050, 32, 1;
L_0000017c43fb8d70 .part L_0000017c43fb4090, 32, 1;
L_0000017c43fb7fb0 .part L_0000017c43fb8370, 32, 1;
L_0000017c43fb9450 .part L_0000017c43fb80f0, 32, 1;
LS_0000017c43fb9d10_0_0 .concat8 [ 1 1 1 1], L_0000017c43fed5e0, L_0000017c43febdd0, L_0000017c43fec690, L_0000017c43fedf80;
LS_0000017c43fb9d10_0_4 .concat8 [ 1 1 1 1], L_0000017c43fee4c0, L_0000017c43fed960, L_0000017c43fed8f0, L_0000017c43fedc00;
LS_0000017c43fb9d10_0_8 .concat8 [ 1 1 1 1], L_0000017c43fedb20, L_0000017c43feea70, L_0000017c43feeed0, L_0000017c43fee5a0;
LS_0000017c43fb9d10_0_12 .concat8 [ 1 1 1 1], L_0000017c43fee3e0, L_0000017c43fef330, L_0000017c43ff02f0, L_0000017c43ff0050;
LS_0000017c43fb9d10_0_16 .concat8 [ 1 1 1 1], L_0000017c43ff0210, L_0000017c43ff0440, L_0000017c43ff00c0, L_0000017c43fefaa0;
LS_0000017c43fb9d10_0_20 .concat8 [ 1 1 1 1], L_0000017c43ff0c90, L_0000017c43ff0750, L_0000017c43fefb10, L_0000017c43ff0910;
LS_0000017c43fb9d10_0_24 .concat8 [ 1 1 1 1], L_0000017c43ff1a20, L_0000017c43ff22e0, L_0000017c43ff23c0, L_0000017c43ff1a90;
LS_0000017c43fb9d10_0_28 .concat8 [ 1 1 1 1], L_0000017c43ff2ac0, L_0000017c43ff14e0, L_0000017c43ff1f60, L_0000017c43ff1860;
LS_0000017c43fb9d10_0_32 .concat8 [ 1 0 0 0], L_0000017c43ff10f0;
LS_0000017c43fb9d10_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb9d10_0_0, LS_0000017c43fb9d10_0_4, LS_0000017c43fb9d10_0_8, LS_0000017c43fb9d10_0_12;
LS_0000017c43fb9d10_1_4 .concat8 [ 4 4 4 4], LS_0000017c43fb9d10_0_16, LS_0000017c43fb9d10_0_20, LS_0000017c43fb9d10_0_24, LS_0000017c43fb9d10_0_28;
LS_0000017c43fb9d10_1_8 .concat8 [ 1 0 0 0], LS_0000017c43fb9d10_0_32;
L_0000017c43fb9d10 .concat8 [ 16 16 1 0], LS_0000017c43fb9d10_1_0, LS_0000017c43fb9d10_1_4, LS_0000017c43fb9d10_1_8;
LS_0000017c43fb80f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ff1fd0, L_0000017c43fed730, L_0000017c43fec070, L_0000017c43fec7e0;
LS_0000017c43fb80f0_0_4 .concat8 [ 1 1 1 1], L_0000017c43fedc70, L_0000017c43feebc0, L_0000017c43feddc0, L_0000017c43fee8b0;
LS_0000017c43fb80f0_0_8 .concat8 [ 1 1 1 1], L_0000017c43feee60, L_0000017c43fedff0, L_0000017c43fedb90, L_0000017c43feefb0;
LS_0000017c43fb80f0_0_12 .concat8 [ 1 1 1 1], L_0000017c43fef480, L_0000017c43fef090, L_0000017c43fef720, L_0000017c43ff0360;
LS_0000017c43fb80f0_0_16 .concat8 [ 1 1 1 1], L_0000017c43ff0590, L_0000017c43feffe0, L_0000017c43fef950, L_0000017c43ff0980;
LS_0000017c43fb80f0_0_20 .concat8 [ 1 1 1 1], L_0000017c43ff04b0, L_0000017c43ff0b40, L_0000017c43fef790, L_0000017c43ff0e50;
LS_0000017c43fb80f0_0_24 .concat8 [ 1 1 1 1], L_0000017c43ff1080, L_0000017c43ff2350, L_0000017c43ff2510, L_0000017c43ff1780;
LS_0000017c43fb80f0_0_28 .concat8 [ 1 1 1 1], L_0000017c43ff1e80, L_0000017c43ff2900, L_0000017c43ff2660, L_0000017c43ff1be0;
LS_0000017c43fb80f0_0_32 .concat8 [ 1 1 0 0], L_0000017c43ff2c10, L_0000017c43ff20b0;
LS_0000017c43fb80f0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb80f0_0_0, LS_0000017c43fb80f0_0_4, LS_0000017c43fb80f0_0_8, LS_0000017c43fb80f0_0_12;
LS_0000017c43fb80f0_1_4 .concat8 [ 4 4 4 4], LS_0000017c43fb80f0_0_16, LS_0000017c43fb80f0_0_20, LS_0000017c43fb80f0_0_24, LS_0000017c43fb80f0_0_28;
LS_0000017c43fb80f0_1_8 .concat8 [ 2 0 0 0], LS_0000017c43fb80f0_0_32;
L_0000017c43fb80f0 .concat8 [ 16 16 2 0], LS_0000017c43fb80f0_1_0, LS_0000017c43fb80f0_1_4, LS_0000017c43fb80f0_1_8;
L_0000017c43fb8c30 .part L_0000017c43fb80f0, 33, 1;
S_0000017c4330fb70 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b740 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43fed810 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb5030, C4<0>, C4<0>;
v0000017c432d5e70_0 .net *"_ivl_1", 0 0, L_0000017c43fb5030;  1 drivers
S_0000017c4330fd00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4330fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fed730 .functor OR 1, L_0000017c43fed570, L_0000017c43feca10, C4<0>, C4<0>;
v0000017c432d7c70_0 .net "S", 0 0, L_0000017c43fed5e0;  1 drivers
v0000017c432d7db0_0 .net "a", 0 0, L_0000017c43fb3af0;  1 drivers
v0000017c432d5f10_0 .net "b", 0 0, L_0000017c43fb30f0;  1 drivers
v0000017c432d6cd0_0 .net "c", 0 0, L_0000017c43fed730;  1 drivers
v0000017c432d7e50_0 .net "carry_1", 0 0, L_0000017c43fed570;  1 drivers
v0000017c432d6870_0 .net "carry_2", 0 0, L_0000017c43feca10;  1 drivers
v0000017c432d6c30_0 .net "cin", 0 0, L_0000017c43fb3a50;  1 drivers
v0000017c432d7ef0_0 .net "sum_1", 0 0, L_0000017c43fed500;  1 drivers
S_0000017c43312b20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4330fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed500 .functor XOR 1, L_0000017c43fb3af0, L_0000017c43fb30f0, C4<0>, C4<0>;
L_0000017c43fed570 .functor AND 1, L_0000017c43fb3af0, L_0000017c43fb30f0, C4<1>, C4<1>;
v0000017c432d7590_0 .net "S", 0 0, L_0000017c43fed500;  alias, 1 drivers
v0000017c432d6d70_0 .net "a", 0 0, L_0000017c43fb3af0;  alias, 1 drivers
v0000017c432d76d0_0 .net "b", 0 0, L_0000017c43fb30f0;  alias, 1 drivers
v0000017c432d65f0_0 .net "c", 0 0, L_0000017c43fed570;  alias, 1 drivers
S_0000017c433113b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4330fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed5e0 .functor XOR 1, L_0000017c43fed500, L_0000017c43fb3a50, C4<0>, C4<0>;
L_0000017c43feca10 .functor AND 1, L_0000017c43fed500, L_0000017c43fb3a50, C4<1>, C4<1>;
v0000017c432d78b0_0 .net "S", 0 0, L_0000017c43fed5e0;  alias, 1 drivers
v0000017c432d7950_0 .net "a", 0 0, L_0000017c43fed500;  alias, 1 drivers
v0000017c432d7a90_0 .net "b", 0 0, L_0000017c43fb3a50;  alias, 1 drivers
v0000017c432d7b30_0 .net "c", 0 0, L_0000017c43feca10;  alias, 1 drivers
S_0000017c43311090 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323bc40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43fec3f0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb4450, C4<0>, C4<0>;
v0000017c432da470_0 .net *"_ivl_1", 0 0, L_0000017c43fb4450;  1 drivers
S_0000017c433124e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43311090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fec070 .functor OR 1, L_0000017c43fec150, L_0000017c43feca80, C4<0>, C4<0>;
v0000017c432da5b0_0 .net "S", 0 0, L_0000017c43febdd0;  1 drivers
v0000017c432da3d0_0 .net "a", 0 0, L_0000017c43fb4310;  1 drivers
v0000017c432d85d0_0 .net "b", 0 0, L_0000017c43fb43b0;  1 drivers
v0000017c432d8350_0 .net "c", 0 0, L_0000017c43fec070;  1 drivers
v0000017c432d9070_0 .net "carry_1", 0 0, L_0000017c43fec150;  1 drivers
v0000017c432da790_0 .net "carry_2", 0 0, L_0000017c43feca80;  1 drivers
v0000017c432d8530_0 .net "cin", 0 0, L_0000017c43fb2c90;  1 drivers
v0000017c432d9f70_0 .net "sum_1", 0 0, L_0000017c43fec000;  1 drivers
S_0000017c433119f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433124e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec000 .functor XOR 1, L_0000017c43fb4310, L_0000017c43fb43b0, C4<0>, C4<0>;
L_0000017c43fec150 .functor AND 1, L_0000017c43fb4310, L_0000017c43fb43b0, C4<1>, C4<1>;
v0000017c432d7f90_0 .net "S", 0 0, L_0000017c43fec000;  alias, 1 drivers
v0000017c432d8030_0 .net "a", 0 0, L_0000017c43fb4310;  alias, 1 drivers
v0000017c432d5b50_0 .net "b", 0 0, L_0000017c43fb43b0;  alias, 1 drivers
v0000017c432d5a10_0 .net "c", 0 0, L_0000017c43fec150;  alias, 1 drivers
S_0000017c43311b80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433124e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43febdd0 .functor XOR 1, L_0000017c43fec000, L_0000017c43fb2c90, C4<0>, C4<0>;
L_0000017c43feca80 .functor AND 1, L_0000017c43fec000, L_0000017c43fb2c90, C4<1>, C4<1>;
v0000017c432d5bf0_0 .net "S", 0 0, L_0000017c43febdd0;  alias, 1 drivers
v0000017c432d5c90_0 .net "a", 0 0, L_0000017c43fec000;  alias, 1 drivers
v0000017c432d5d30_0 .net "b", 0 0, L_0000017c43fb2c90;  alias, 1 drivers
v0000017c432d5fb0_0 .net "c", 0 0, L_0000017c43feca80;  alias, 1 drivers
S_0000017c43311540 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b7c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43fec460 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb2d30, C4<0>, C4<0>;
v0000017c432da0b0_0 .net *"_ivl_1", 0 0, L_0000017c43fb2d30;  1 drivers
S_0000017c43311220 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43311540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fec7e0 .functor OR 1, L_0000017c43fec620, L_0000017c43fec700, C4<0>, C4<0>;
v0000017c432da330_0 .net "S", 0 0, L_0000017c43fec690;  1 drivers
v0000017c432da510_0 .net "a", 0 0, L_0000017c43fb44f0;  1 drivers
v0000017c432da650_0 .net "b", 0 0, L_0000017c43fb4590;  1 drivers
v0000017c432d9e30_0 .net "c", 0 0, L_0000017c43fec7e0;  1 drivers
v0000017c432d9890_0 .net "carry_1", 0 0, L_0000017c43fec620;  1 drivers
v0000017c432d8fd0_0 .net "carry_2", 0 0, L_0000017c43fec700;  1 drivers
v0000017c432da6f0_0 .net "cin", 0 0, L_0000017c43fb3c30;  1 drivers
v0000017c432da010_0 .net "sum_1", 0 0, L_0000017c43fec5b0;  1 drivers
S_0000017c43312990 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43311220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec5b0 .functor XOR 1, L_0000017c43fb44f0, L_0000017c43fb4590, C4<0>, C4<0>;
L_0000017c43fec620 .functor AND 1, L_0000017c43fb44f0, L_0000017c43fb4590, C4<1>, C4<1>;
v0000017c432d9110_0 .net "S", 0 0, L_0000017c43fec5b0;  alias, 1 drivers
v0000017c432d9390_0 .net "a", 0 0, L_0000017c43fb44f0;  alias, 1 drivers
v0000017c432d9430_0 .net "b", 0 0, L_0000017c43fb4590;  alias, 1 drivers
v0000017c432d9bb0_0 .net "c", 0 0, L_0000017c43fec620;  alias, 1 drivers
S_0000017c433116d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43311220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec690 .functor XOR 1, L_0000017c43fec5b0, L_0000017c43fb3c30, C4<0>, C4<0>;
L_0000017c43fec700 .functor AND 1, L_0000017c43fec5b0, L_0000017c43fb3c30, C4<1>, C4<1>;
v0000017c432d82b0_0 .net "S", 0 0, L_0000017c43fec690;  alias, 1 drivers
v0000017c432d9570_0 .net "a", 0 0, L_0000017c43fec5b0;  alias, 1 drivers
v0000017c432da830_0 .net "b", 0 0, L_0000017c43fb3c30;  alias, 1 drivers
v0000017c432da290_0 .net "c", 0 0, L_0000017c43fec700;  alias, 1 drivers
S_0000017c43312cb0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b800 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43feed10 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb4b30, C4<0>, C4<0>;
v0000017c432d88f0_0 .net *"_ivl_1", 0 0, L_0000017c43fb4b30;  1 drivers
S_0000017c43312350 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43312cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fedc70 .functor OR 1, L_0000017c43fee450, L_0000017c43fee990, C4<0>, C4<0>;
v0000017c432d8490_0 .net "S", 0 0, L_0000017c43fedf80;  1 drivers
v0000017c432d8670_0 .net "a", 0 0, L_0000017c43fb4630;  1 drivers
v0000017c432d8710_0 .net "b", 0 0, L_0000017c43fb48b0;  1 drivers
v0000017c432da150_0 .net "c", 0 0, L_0000017c43fedc70;  1 drivers
v0000017c432d9930_0 .net "carry_1", 0 0, L_0000017c43fee450;  1 drivers
v0000017c432d91b0_0 .net "carry_2", 0 0, L_0000017c43fee990;  1 drivers
v0000017c432d87b0_0 .net "cin", 0 0, L_0000017c43fb4bd0;  1 drivers
v0000017c432da1f0_0 .net "sum_1", 0 0, L_0000017c43fec8c0;  1 drivers
S_0000017c43312670 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43312350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec8c0 .functor XOR 1, L_0000017c43fb4630, L_0000017c43fb48b0, C4<0>, C4<0>;
L_0000017c43fee450 .functor AND 1, L_0000017c43fb4630, L_0000017c43fb48b0, C4<1>, C4<1>;
v0000017c432d8850_0 .net "S", 0 0, L_0000017c43fec8c0;  alias, 1 drivers
v0000017c432da8d0_0 .net "a", 0 0, L_0000017c43fb4630;  alias, 1 drivers
v0000017c432d9cf0_0 .net "b", 0 0, L_0000017c43fb48b0;  alias, 1 drivers
v0000017c432d9ed0_0 .net "c", 0 0, L_0000017c43fee450;  alias, 1 drivers
S_0000017c43312e40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43312350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fedf80 .functor XOR 1, L_0000017c43fec8c0, L_0000017c43fb4bd0, C4<0>, C4<0>;
L_0000017c43fee990 .functor AND 1, L_0000017c43fec8c0, L_0000017c43fb4bd0, C4<1>, C4<1>;
v0000017c432d83f0_0 .net "S", 0 0, L_0000017c43fedf80;  alias, 1 drivers
v0000017c432d9610_0 .net "a", 0 0, L_0000017c43fec8c0;  alias, 1 drivers
v0000017c432d8170_0 .net "b", 0 0, L_0000017c43fb4bd0;  alias, 1 drivers
v0000017c432d8210_0 .net "c", 0 0, L_0000017c43fee990;  alias, 1 drivers
S_0000017c43311860 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b840 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43feda40 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb2fb0, C4<0>, C4<0>;
v0000017c432d8e90_0 .net *"_ivl_1", 0 0, L_0000017c43fb2fb0;  1 drivers
S_0000017c43311d10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43311860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feebc0 .functor OR 1, L_0000017c43fede30, L_0000017c43fee530, C4<0>, C4<0>;
v0000017c432d9c50_0 .net "S", 0 0, L_0000017c43fee4c0;  1 drivers
v0000017c432d8b70_0 .net "a", 0 0, L_0000017c43fb3730;  1 drivers
v0000017c432d8c10_0 .net "b", 0 0, L_0000017c43fb4770;  1 drivers
v0000017c432d8cb0_0 .net "c", 0 0, L_0000017c43feebc0;  1 drivers
v0000017c432d92f0_0 .net "carry_1", 0 0, L_0000017c43fede30;  1 drivers
v0000017c432d8d50_0 .net "carry_2", 0 0, L_0000017c43fee530;  1 drivers
v0000017c432d8df0_0 .net "cin", 0 0, L_0000017c43fb3230;  1 drivers
v0000017c432d9b10_0 .net "sum_1", 0 0, L_0000017c43fee610;  1 drivers
S_0000017c43312800 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43311d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fee610 .functor XOR 1, L_0000017c43fb3730, L_0000017c43fb4770, C4<0>, C4<0>;
L_0000017c43fede30 .functor AND 1, L_0000017c43fb3730, L_0000017c43fb4770, C4<1>, C4<1>;
v0000017c432d8990_0 .net "S", 0 0, L_0000017c43fee610;  alias, 1 drivers
v0000017c432d8a30_0 .net "a", 0 0, L_0000017c43fb3730;  alias, 1 drivers
v0000017c432d99d0_0 .net "b", 0 0, L_0000017c43fb4770;  alias, 1 drivers
v0000017c432d96b0_0 .net "c", 0 0, L_0000017c43fede30;  alias, 1 drivers
S_0000017c43311ea0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43311d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fee4c0 .functor XOR 1, L_0000017c43fee610, L_0000017c43fb3230, C4<0>, C4<0>;
L_0000017c43fee530 .functor AND 1, L_0000017c43fee610, L_0000017c43fb3230, C4<1>, C4<1>;
v0000017c432d9250_0 .net "S", 0 0, L_0000017c43fee4c0;  alias, 1 drivers
v0000017c432d8ad0_0 .net "a", 0 0, L_0000017c43fee610;  alias, 1 drivers
v0000017c432d9d90_0 .net "b", 0 0, L_0000017c43fb3230;  alias, 1 drivers
v0000017c432d9a70_0 .net "c", 0 0, L_0000017c43fee530;  alias, 1 drivers
S_0000017c43312030 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b880 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43fee680 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb46d0, C4<0>, C4<0>;
v0000017c432daf10_0 .net *"_ivl_1", 0 0, L_0000017c43fb46d0;  1 drivers
S_0000017c433121c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43312030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feddc0 .functor OR 1, L_0000017c43fedce0, L_0000017c43fedd50, C4<0>, C4<0>;
v0000017c432dbcd0_0 .net "S", 0 0, L_0000017c43fed960;  1 drivers
v0000017c432db410_0 .net "a", 0 0, L_0000017c43fb32d0;  1 drivers
v0000017c432dcdb0_0 .net "b", 0 0, L_0000017c43fb3410;  1 drivers
v0000017c432dbf50_0 .net "c", 0 0, L_0000017c43feddc0;  1 drivers
v0000017c432db370_0 .net "carry_1", 0 0, L_0000017c43fedce0;  1 drivers
v0000017c432dcef0_0 .net "carry_2", 0 0, L_0000017c43fedd50;  1 drivers
v0000017c432db050_0 .net "cin", 0 0, L_0000017c43fb2e70;  1 drivers
v0000017c432dad30_0 .net "sum_1", 0 0, L_0000017c43fed9d0;  1 drivers
S_0000017c433149a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433121c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed9d0 .functor XOR 1, L_0000017c43fb32d0, L_0000017c43fb3410, C4<0>, C4<0>;
L_0000017c43fedce0 .functor AND 1, L_0000017c43fb32d0, L_0000017c43fb3410, C4<1>, C4<1>;
v0000017c432d8f30_0 .net "S", 0 0, L_0000017c43fed9d0;  alias, 1 drivers
v0000017c432d9750_0 .net "a", 0 0, L_0000017c43fb32d0;  alias, 1 drivers
v0000017c432d97f0_0 .net "b", 0 0, L_0000017c43fb3410;  alias, 1 drivers
v0000017c432d94d0_0 .net "c", 0 0, L_0000017c43fedce0;  alias, 1 drivers
S_0000017c43314b30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433121c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed960 .functor XOR 1, L_0000017c43fed9d0, L_0000017c43fb2e70, C4<0>, C4<0>;
L_0000017c43fedd50 .functor AND 1, L_0000017c43fed9d0, L_0000017c43fb2e70, C4<1>, C4<1>;
v0000017c432dbe10_0 .net "S", 0 0, L_0000017c43fed960;  alias, 1 drivers
v0000017c432dd030_0 .net "a", 0 0, L_0000017c43fed9d0;  alias, 1 drivers
v0000017c432dbd70_0 .net "b", 0 0, L_0000017c43fb2e70;  alias, 1 drivers
v0000017c432dc8b0_0 .net "c", 0 0, L_0000017c43fedd50;  alias, 1 drivers
S_0000017c43314680 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323c2c0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43fedab0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb3690, C4<0>, C4<0>;
v0000017c432dc6d0_0 .net *"_ivl_1", 0 0, L_0000017c43fb3690;  1 drivers
S_0000017c43313550 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43314680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fee8b0 .functor OR 1, L_0000017c43feeca0, L_0000017c43feec30, C4<0>, C4<0>;
v0000017c432dbeb0_0 .net "S", 0 0, L_0000017c43fed8f0;  1 drivers
v0000017c432dcf90_0 .net "a", 0 0, L_0000017c43fb4810;  1 drivers
v0000017c432dcb30_0 .net "b", 0 0, L_0000017c43fb3370;  1 drivers
v0000017c432db690_0 .net "c", 0 0, L_0000017c43fee8b0;  1 drivers
v0000017c432dc590_0 .net "carry_1", 0 0, L_0000017c43feeca0;  1 drivers
v0000017c432db0f0_0 .net "carry_2", 0 0, L_0000017c43feec30;  1 drivers
v0000017c432dac90_0 .net "cin", 0 0, L_0000017c43fb2970;  1 drivers
v0000017c432dc630_0 .net "sum_1", 0 0, L_0000017c43feed80;  1 drivers
S_0000017c43313870 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43313550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feed80 .functor XOR 1, L_0000017c43fb4810, L_0000017c43fb3370, C4<0>, C4<0>;
L_0000017c43feeca0 .functor AND 1, L_0000017c43fb4810, L_0000017c43fb3370, C4<1>, C4<1>;
v0000017c432dc9f0_0 .net "S", 0 0, L_0000017c43feed80;  alias, 1 drivers
v0000017c432dce50_0 .net "a", 0 0, L_0000017c43fb4810;  alias, 1 drivers
v0000017c432db870_0 .net "b", 0 0, L_0000017c43fb3370;  alias, 1 drivers
v0000017c432dadd0_0 .net "c", 0 0, L_0000017c43feeca0;  alias, 1 drivers
S_0000017c433141d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43313550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed8f0 .functor XOR 1, L_0000017c43feed80, L_0000017c43fb2970, C4<0>, C4<0>;
L_0000017c43feec30 .functor AND 1, L_0000017c43feed80, L_0000017c43fb2970, C4<1>, C4<1>;
v0000017c432db9b0_0 .net "S", 0 0, L_0000017c43fed8f0;  alias, 1 drivers
v0000017c432dba50_0 .net "a", 0 0, L_0000017c43feed80;  alias, 1 drivers
v0000017c432db910_0 .net "b", 0 0, L_0000017c43fb2970;  alias, 1 drivers
v0000017c432dbaf0_0 .net "c", 0 0, L_0000017c43feec30;  alias, 1 drivers
S_0000017c433136e0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b8c0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43fef1e0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb37d0, C4<0>, C4<0>;
v0000017c432db730_0 .net *"_ivl_1", 0 0, L_0000017c43fb37d0;  1 drivers
S_0000017c43314360 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433136e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feee60 .functor OR 1, L_0000017c43fee060, L_0000017c43fee300, C4<0>, C4<0>;
v0000017c432dc3b0_0 .net "S", 0 0, L_0000017c43fedc00;  1 drivers
v0000017c432db4b0_0 .net "a", 0 0, L_0000017c43fb34b0;  1 drivers
v0000017c432dd0d0_0 .net "b", 0 0, L_0000017c43fb4950;  1 drivers
v0000017c432daa10_0 .net "c", 0 0, L_0000017c43feee60;  1 drivers
v0000017c432dbc30_0 .net "carry_1", 0 0, L_0000017c43fee060;  1 drivers
v0000017c432daab0_0 .net "carry_2", 0 0, L_0000017c43fee300;  1 drivers
v0000017c432dc450_0 .net "cin", 0 0, L_0000017c43fb3550;  1 drivers
v0000017c432dc310_0 .net "sum_1", 0 0, L_0000017c43fedea0;  1 drivers
S_0000017c43313a00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43314360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fedea0 .functor XOR 1, L_0000017c43fb34b0, L_0000017c43fb4950, C4<0>, C4<0>;
L_0000017c43fee060 .functor AND 1, L_0000017c43fb34b0, L_0000017c43fb4950, C4<1>, C4<1>;
v0000017c432db190_0 .net "S", 0 0, L_0000017c43fedea0;  alias, 1 drivers
v0000017c432dc770_0 .net "a", 0 0, L_0000017c43fb34b0;  alias, 1 drivers
v0000017c432dc130_0 .net "b", 0 0, L_0000017c43fb4950;  alias, 1 drivers
v0000017c432dbff0_0 .net "c", 0 0, L_0000017c43fee060;  alias, 1 drivers
S_0000017c43313b90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43314360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fedc00 .functor XOR 1, L_0000017c43fedea0, L_0000017c43fb3550, C4<0>, C4<0>;
L_0000017c43fee300 .functor AND 1, L_0000017c43fedea0, L_0000017c43fb3550, C4<1>, C4<1>;
v0000017c432dbb90_0 .net "S", 0 0, L_0000017c43fedc00;  alias, 1 drivers
v0000017c432da970_0 .net "a", 0 0, L_0000017c43fedea0;  alias, 1 drivers
v0000017c432dc4f0_0 .net "b", 0 0, L_0000017c43fb3550;  alias, 1 drivers
v0000017c432dc1d0_0 .net "c", 0 0, L_0000017c43fee300;  alias, 1 drivers
S_0000017c43313d20 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323c0c0 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43feea00 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb35f0, C4<0>, C4<0>;
v0000017c432db7d0_0 .net *"_ivl_1", 0 0, L_0000017c43fb35f0;  1 drivers
S_0000017c43313eb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43313d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fedff0 .functor OR 1, L_0000017c43fee7d0, L_0000017c43fedf10, C4<0>, C4<0>;
v0000017c432dcc70_0 .net "S", 0 0, L_0000017c43fedb20;  1 drivers
v0000017c432db550_0 .net "a", 0 0, L_0000017c43fb4d10;  1 drivers
v0000017c432dabf0_0 .net "b", 0 0, L_0000017c43fb4db0;  1 drivers
v0000017c432dcd10_0 .net "c", 0 0, L_0000017c43fedff0;  1 drivers
v0000017c432db5f0_0 .net "carry_1", 0 0, L_0000017c43fee7d0;  1 drivers
v0000017c432dae70_0 .net "carry_2", 0 0, L_0000017c43fedf10;  1 drivers
v0000017c432db230_0 .net "cin", 0 0, L_0000017c43fb3870;  1 drivers
v0000017c432db2d0_0 .net "sum_1", 0 0, L_0000017c43feedf0;  1 drivers
S_0000017c43314cc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feedf0 .functor XOR 1, L_0000017c43fb4d10, L_0000017c43fb4db0, C4<0>, C4<0>;
L_0000017c43fee7d0 .functor AND 1, L_0000017c43fb4d10, L_0000017c43fb4db0, C4<1>, C4<1>;
v0000017c432dafb0_0 .net "S", 0 0, L_0000017c43feedf0;  alias, 1 drivers
v0000017c432dc090_0 .net "a", 0 0, L_0000017c43fb4d10;  alias, 1 drivers
v0000017c432dc270_0 .net "b", 0 0, L_0000017c43fb4db0;  alias, 1 drivers
v0000017c432dc810_0 .net "c", 0 0, L_0000017c43fee7d0;  alias, 1 drivers
S_0000017c43314e50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43313eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fedb20 .functor XOR 1, L_0000017c43feedf0, L_0000017c43fb3870, C4<0>, C4<0>;
L_0000017c43fedf10 .functor AND 1, L_0000017c43feedf0, L_0000017c43fb3870, C4<1>, C4<1>;
v0000017c432dc950_0 .net "S", 0 0, L_0000017c43fedb20;  alias, 1 drivers
v0000017c432dab50_0 .net "a", 0 0, L_0000017c43feedf0;  alias, 1 drivers
v0000017c432dca90_0 .net "b", 0 0, L_0000017c43fb3870;  alias, 1 drivers
v0000017c432dcbd0_0 .net "c", 0 0, L_0000017c43fedf10;  alias, 1 drivers
S_0000017c43314810 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b900 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43fee760 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb3910, C4<0>, C4<0>;
v0000017c432ddb70_0 .net *"_ivl_1", 0 0, L_0000017c43fb3910;  1 drivers
S_0000017c43314040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43314810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fedb90 .functor OR 1, L_0000017c43fee290, L_0000017c43fee6f0, C4<0>, C4<0>;
v0000017c432dd490_0 .net "S", 0 0, L_0000017c43feea70;  1 drivers
v0000017c432df6f0_0 .net "a", 0 0, L_0000017c43fb52b0;  1 drivers
v0000017c432de6b0_0 .net "b", 0 0, L_0000017c43fb5fd0;  1 drivers
v0000017c432df0b0_0 .net "c", 0 0, L_0000017c43fedb90;  1 drivers
v0000017c432de570_0 .net "carry_1", 0 0, L_0000017c43fee290;  1 drivers
v0000017c432dd850_0 .net "carry_2", 0 0, L_0000017c43fee6f0;  1 drivers
v0000017c432dd2b0_0 .net "cin", 0 0, L_0000017c43fb7650;  1 drivers
v0000017c432dec50_0 .net "sum_1", 0 0, L_0000017c43fee140;  1 drivers
S_0000017c433144f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43314040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fee140 .functor XOR 1, L_0000017c43fb52b0, L_0000017c43fb5fd0, C4<0>, C4<0>;
L_0000017c43fee290 .functor AND 1, L_0000017c43fb52b0, L_0000017c43fb5fd0, C4<1>, C4<1>;
v0000017c432df1f0_0 .net "S", 0 0, L_0000017c43fee140;  alias, 1 drivers
v0000017c432df5b0_0 .net "a", 0 0, L_0000017c43fb52b0;  alias, 1 drivers
v0000017c432de070_0 .net "b", 0 0, L_0000017c43fb5fd0;  alias, 1 drivers
v0000017c432dd5d0_0 .net "c", 0 0, L_0000017c43fee290;  alias, 1 drivers
S_0000017c433130a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43314040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feea70 .functor XOR 1, L_0000017c43fee140, L_0000017c43fb7650, C4<0>, C4<0>;
L_0000017c43fee6f0 .functor AND 1, L_0000017c43fee140, L_0000017c43fb7650, C4<1>, C4<1>;
v0000017c432de4d0_0 .net "S", 0 0, L_0000017c43feea70;  alias, 1 drivers
v0000017c432df650_0 .net "a", 0 0, L_0000017c43fee140;  alias, 1 drivers
v0000017c432df330_0 .net "b", 0 0, L_0000017c43fb7650;  alias, 1 drivers
v0000017c432dde90_0 .net "c", 0 0, L_0000017c43fee6f0;  alias, 1 drivers
S_0000017c43313230 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b940 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43fee0d0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb7470, C4<0>, C4<0>;
v0000017c432df290_0 .net *"_ivl_1", 0 0, L_0000017c43fb7470;  1 drivers
S_0000017c433133c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43313230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feefb0 .functor OR 1, L_0000017c43fee1b0, L_0000017c43feef40, C4<0>, C4<0>;
v0000017c432dd990_0 .net "S", 0 0, L_0000017c43feeed0;  1 drivers
v0000017c432de890_0 .net "a", 0 0, L_0000017c43fb6c50;  1 drivers
v0000017c432ded90_0 .net "b", 0 0, L_0000017c43fb5e90;  1 drivers
v0000017c432ddf30_0 .net "c", 0 0, L_0000017c43feefb0;  1 drivers
v0000017c432df150_0 .net "carry_1", 0 0, L_0000017c43fee1b0;  1 drivers
v0000017c432dd350_0 .net "carry_2", 0 0, L_0000017c43feef40;  1 drivers
v0000017c432dd7b0_0 .net "cin", 0 0, L_0000017c43fb5d50;  1 drivers
v0000017c432de930_0 .net "sum_1", 0 0, L_0000017c43fef250;  1 drivers
S_0000017c433161e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433133c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fef250 .functor XOR 1, L_0000017c43fb6c50, L_0000017c43fb5e90, C4<0>, C4<0>;
L_0000017c43fee1b0 .functor AND 1, L_0000017c43fb6c50, L_0000017c43fb5e90, C4<1>, C4<1>;
v0000017c432dd670_0 .net "S", 0 0, L_0000017c43fef250;  alias, 1 drivers
v0000017c432df790_0 .net "a", 0 0, L_0000017c43fb6c50;  alias, 1 drivers
v0000017c432ddfd0_0 .net "b", 0 0, L_0000017c43fb5e90;  alias, 1 drivers
v0000017c432de750_0 .net "c", 0 0, L_0000017c43fee1b0;  alias, 1 drivers
S_0000017c433156f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433133c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feeed0 .functor XOR 1, L_0000017c43fef250, L_0000017c43fb5d50, C4<0>, C4<0>;
L_0000017c43feef40 .functor AND 1, L_0000017c43fef250, L_0000017c43fb5d50, C4<1>, C4<1>;
v0000017c432de7f0_0 .net "S", 0 0, L_0000017c43feeed0;  alias, 1 drivers
v0000017c432decf0_0 .net "a", 0 0, L_0000017c43fef250;  alias, 1 drivers
v0000017c432dd710_0 .net "b", 0 0, L_0000017c43fb5d50;  alias, 1 drivers
v0000017c432de610_0 .net "c", 0 0, L_0000017c43feef40;  alias, 1 drivers
S_0000017c43316370 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323c100 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43fef410 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb5b70, C4<0>, C4<0>;
v0000017c432ddcb0_0 .net *"_ivl_1", 0 0, L_0000017c43fb5b70;  1 drivers
S_0000017c43317310 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43316370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fef480 .functor OR 1, L_0000017c43feeae0, L_0000017c43feeb50, C4<0>, C4<0>;
v0000017c432dd8f0_0 .net "S", 0 0, L_0000017c43fee5a0;  1 drivers
v0000017c432def70_0 .net "a", 0 0, L_0000017c43fb5710;  1 drivers
v0000017c432df470_0 .net "b", 0 0, L_0000017c43fb6b10;  1 drivers
v0000017c432deb10_0 .net "c", 0 0, L_0000017c43fef480;  1 drivers
v0000017c432df510_0 .net "carry_1", 0 0, L_0000017c43feeae0;  1 drivers
v0000017c432deed0_0 .net "carry_2", 0 0, L_0000017c43feeb50;  1 drivers
v0000017c432dda30_0 .net "cin", 0 0, L_0000017c43fb6ed0;  1 drivers
v0000017c432dee30_0 .net "sum_1", 0 0, L_0000017c43fee220;  1 drivers
S_0000017c43317630 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43317310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fee220 .functor XOR 1, L_0000017c43fb5710, L_0000017c43fb6b10, C4<0>, C4<0>;
L_0000017c43feeae0 .functor AND 1, L_0000017c43fb5710, L_0000017c43fb6b10, C4<1>, C4<1>;
v0000017c432df3d0_0 .net "S", 0 0, L_0000017c43fee220;  alias, 1 drivers
v0000017c432dd210_0 .net "a", 0 0, L_0000017c43fb5710;  alias, 1 drivers
v0000017c432ddad0_0 .net "b", 0 0, L_0000017c43fb6b10;  alias, 1 drivers
v0000017c432de110_0 .net "c", 0 0, L_0000017c43feeae0;  alias, 1 drivers
S_0000017c43316500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43317310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fee5a0 .functor XOR 1, L_0000017c43fee220, L_0000017c43fb6ed0, C4<0>, C4<0>;
L_0000017c43feeb50 .functor AND 1, L_0000017c43fee220, L_0000017c43fb6ed0, C4<1>, C4<1>;
v0000017c432de9d0_0 .net "S", 0 0, L_0000017c43fee5a0;  alias, 1 drivers
v0000017c432ddc10_0 .net "a", 0 0, L_0000017c43fee220;  alias, 1 drivers
v0000017c432df830_0 .net "b", 0 0, L_0000017c43fb6ed0;  alias, 1 drivers
v0000017c432dea70_0 .net "c", 0 0, L_0000017c43feeb50;  alias, 1 drivers
S_0000017c43316050 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323b9c0 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43fef020 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb5df0, C4<0>, C4<0>;
v0000017c432e1bd0_0 .net *"_ivl_1", 0 0, L_0000017c43fb5df0;  1 drivers
S_0000017c43316820 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43316050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fef090 .functor OR 1, L_0000017c43fee370, L_0000017c43fee920, C4<0>, C4<0>;
v0000017c432de1b0_0 .net "S", 0 0, L_0000017c43fee3e0;  1 drivers
v0000017c432de2f0_0 .net "a", 0 0, L_0000017c43fb6070;  1 drivers
v0000017c432de250_0 .net "b", 0 0, L_0000017c43fb6570;  1 drivers
v0000017c432de390_0 .net "c", 0 0, L_0000017c43fef090;  1 drivers
v0000017c432de430_0 .net "carry_1", 0 0, L_0000017c43fee370;  1 drivers
v0000017c432e04b0_0 .net "carry_2", 0 0, L_0000017c43fee920;  1 drivers
v0000017c432e0eb0_0 .net "cin", 0 0, L_0000017c43fb57b0;  1 drivers
v0000017c432e0550_0 .net "sum_1", 0 0, L_0000017c43fee840;  1 drivers
S_0000017c43317950 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43316820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fee840 .functor XOR 1, L_0000017c43fb6070, L_0000017c43fb6570, C4<0>, C4<0>;
L_0000017c43fee370 .functor AND 1, L_0000017c43fb6070, L_0000017c43fb6570, C4<1>, C4<1>;
v0000017c432debb0_0 .net "S", 0 0, L_0000017c43fee840;  alias, 1 drivers
v0000017c432dd3f0_0 .net "a", 0 0, L_0000017c43fb6070;  alias, 1 drivers
v0000017c432df010_0 .net "b", 0 0, L_0000017c43fb6570;  alias, 1 drivers
v0000017c432df8d0_0 .net "c", 0 0, L_0000017c43fee370;  alias, 1 drivers
S_0000017c43318440 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43316820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fee3e0 .functor XOR 1, L_0000017c43fee840, L_0000017c43fb57b0, C4<0>, C4<0>;
L_0000017c43fee920 .functor AND 1, L_0000017c43fee840, L_0000017c43fb57b0, C4<1>, C4<1>;
v0000017c432dd170_0 .net "S", 0 0, L_0000017c43fee3e0;  alias, 1 drivers
v0000017c432dd530_0 .net "a", 0 0, L_0000017c43fee840;  alias, 1 drivers
v0000017c432ddd50_0 .net "b", 0 0, L_0000017c43fb57b0;  alias, 1 drivers
v0000017c432dddf0_0 .net "c", 0 0, L_0000017c43fee920;  alias, 1 drivers
S_0000017c43316690 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323ba00 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43fef100 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb7510, C4<0>, C4<0>;
v0000017c432e1270_0 .net *"_ivl_1", 0 0, L_0000017c43fb7510;  1 drivers
S_0000017c43318c10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43316690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fef720 .functor OR 1, L_0000017c43fef2c0, L_0000017c43fef3a0, C4<0>, C4<0>;
v0000017c432e1450_0 .net "S", 0 0, L_0000017c43fef330;  1 drivers
v0000017c432e0050_0 .net "a", 0 0, L_0000017c43fb5f30;  1 drivers
v0000017c432e00f0_0 .net "b", 0 0, L_0000017c43fb6f70;  1 drivers
v0000017c432e16d0_0 .net "c", 0 0, L_0000017c43fef720;  1 drivers
v0000017c432e1ef0_0 .net "carry_1", 0 0, L_0000017c43fef2c0;  1 drivers
v0000017c432e0c30_0 .net "carry_2", 0 0, L_0000017c43fef3a0;  1 drivers
v0000017c432e1f90_0 .net "cin", 0 0, L_0000017c43fb6610;  1 drivers
v0000017c432e0b90_0 .net "sum_1", 0 0, L_0000017c43fef170;  1 drivers
S_0000017c433177c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43318c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fef170 .functor XOR 1, L_0000017c43fb5f30, L_0000017c43fb6f70, C4<0>, C4<0>;
L_0000017c43fef2c0 .functor AND 1, L_0000017c43fb5f30, L_0000017c43fb6f70, C4<1>, C4<1>;
v0000017c432e1c70_0 .net "S", 0 0, L_0000017c43fef170;  alias, 1 drivers
v0000017c432e0cd0_0 .net "a", 0 0, L_0000017c43fb5f30;  alias, 1 drivers
v0000017c432e0410_0 .net "b", 0 0, L_0000017c43fb6f70;  alias, 1 drivers
v0000017c432e1db0_0 .net "c", 0 0, L_0000017c43fef2c0;  alias, 1 drivers
S_0000017c43318da0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43318c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fef330 .functor XOR 1, L_0000017c43fef170, L_0000017c43fb6610, C4<0>, C4<0>;
L_0000017c43fef3a0 .functor AND 1, L_0000017c43fef170, L_0000017c43fb6610, C4<1>, C4<1>;
v0000017c432dfd30_0 .net "S", 0 0, L_0000017c43fef330;  alias, 1 drivers
v0000017c432e1d10_0 .net "a", 0 0, L_0000017c43fef170;  alias, 1 drivers
v0000017c432dfe70_0 .net "b", 0 0, L_0000017c43fb6610;  alias, 1 drivers
v0000017c432e1e50_0 .net "c", 0 0, L_0000017c43fef3a0;  alias, 1 drivers
S_0000017c43317ae0 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323c1c0 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43fef6b0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb69d0, C4<0>, C4<0>;
v0000017c432e02d0_0 .net *"_ivl_1", 0 0, L_0000017c43fb69d0;  1 drivers
S_0000017c433169b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43317ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff0360 .functor OR 1, L_0000017c43fefb80, L_0000017c43fefe90, C4<0>, C4<0>;
v0000017c432e0230_0 .net "S", 0 0, L_0000017c43ff02f0;  1 drivers
v0000017c432e14f0_0 .net "a", 0 0, L_0000017c43fb66b0;  1 drivers
v0000017c432e1310_0 .net "b", 0 0, L_0000017c43fb64d0;  1 drivers
v0000017c432dfbf0_0 .net "c", 0 0, L_0000017c43ff0360;  1 drivers
v0000017c432e0370_0 .net "carry_1", 0 0, L_0000017c43fefb80;  1 drivers
v0000017c432dfa10_0 .net "carry_2", 0 0, L_0000017c43fefe90;  1 drivers
v0000017c432e0190_0 .net "cin", 0 0, L_0000017c43fb55d0;  1 drivers
v0000017c432dfab0_0 .net "sum_1", 0 0, L_0000017c43ff06e0;  1 drivers
S_0000017c433150b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433169b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff06e0 .functor XOR 1, L_0000017c43fb66b0, L_0000017c43fb64d0, C4<0>, C4<0>;
L_0000017c43fefb80 .functor AND 1, L_0000017c43fb66b0, L_0000017c43fb64d0, C4<1>, C4<1>;
v0000017c432e0730_0 .net "S", 0 0, L_0000017c43ff06e0;  alias, 1 drivers
v0000017c432e1090_0 .net "a", 0 0, L_0000017c43fb66b0;  alias, 1 drivers
v0000017c432e0d70_0 .net "b", 0 0, L_0000017c43fb64d0;  alias, 1 drivers
v0000017c432e2030_0 .net "c", 0 0, L_0000017c43fefb80;  alias, 1 drivers
S_0000017c43317c70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433169b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff02f0 .functor XOR 1, L_0000017c43ff06e0, L_0000017c43fb55d0, C4<0>, C4<0>;
L_0000017c43fefe90 .functor AND 1, L_0000017c43ff06e0, L_0000017c43fb55d0, C4<1>, C4<1>;
v0000017c432e20d0_0 .net "S", 0 0, L_0000017c43ff02f0;  alias, 1 drivers
v0000017c432e1630_0 .net "a", 0 0, L_0000017c43ff06e0;  alias, 1 drivers
v0000017c432e05f0_0 .net "b", 0 0, L_0000017c43fb55d0;  alias, 1 drivers
v0000017c432df970_0 .net "c", 0 0, L_0000017c43fefe90;  alias, 1 drivers
S_0000017c433188f0 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323bac0 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43ff0130 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb7790, C4<0>, C4<0>;
v0000017c432e0870_0 .net *"_ivl_1", 0 0, L_0000017c43fb7790;  1 drivers
S_0000017c43316cd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433188f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff0590 .functor OR 1, L_0000017c43ff0280, L_0000017c43ff1010, C4<0>, C4<0>;
v0000017c432e0f50_0 .net "S", 0 0, L_0000017c43ff0050;  1 drivers
v0000017c432e1950_0 .net "a", 0 0, L_0000017c43fb5670;  1 drivers
v0000017c432e0ff0_0 .net "b", 0 0, L_0000017c43fb6bb0;  1 drivers
v0000017c432e19f0_0 .net "c", 0 0, L_0000017c43ff0590;  1 drivers
v0000017c432dfb50_0 .net "carry_1", 0 0, L_0000017c43ff0280;  1 drivers
v0000017c432e1130_0 .net "carry_2", 0 0, L_0000017c43ff1010;  1 drivers
v0000017c432e09b0_0 .net "cin", 0 0, L_0000017c43fb5530;  1 drivers
v0000017c432e11d0_0 .net "sum_1", 0 0, L_0000017c43feff00;  1 drivers
S_0000017c433174a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43316cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feff00 .functor XOR 1, L_0000017c43fb5670, L_0000017c43fb6bb0, C4<0>, C4<0>;
L_0000017c43ff0280 .functor AND 1, L_0000017c43fb5670, L_0000017c43fb6bb0, C4<1>, C4<1>;
v0000017c432e13b0_0 .net "S", 0 0, L_0000017c43feff00;  alias, 1 drivers
v0000017c432e1770_0 .net "a", 0 0, L_0000017c43fb5670;  alias, 1 drivers
v0000017c432e1590_0 .net "b", 0 0, L_0000017c43fb6bb0;  alias, 1 drivers
v0000017c432e0690_0 .net "c", 0 0, L_0000017c43ff0280;  alias, 1 drivers
S_0000017c43316ff0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43316cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0050 .functor XOR 1, L_0000017c43feff00, L_0000017c43fb5530, C4<0>, C4<0>;
L_0000017c43ff1010 .functor AND 1, L_0000017c43feff00, L_0000017c43fb5530, C4<1>, C4<1>;
v0000017c432e07d0_0 .net "S", 0 0, L_0000017c43ff0050;  alias, 1 drivers
v0000017c432e1810_0 .net "a", 0 0, L_0000017c43feff00;  alias, 1 drivers
v0000017c432e18b0_0 .net "b", 0 0, L_0000017c43fb5530;  alias, 1 drivers
v0000017c432e0e10_0 .net "c", 0 0, L_0000017c43ff1010;  alias, 1 drivers
S_0000017c43315ec0 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323bb00 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43ff0600 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb5170, C4<0>, C4<0>;
v0000017c432e3bb0_0 .net *"_ivl_1", 0 0, L_0000017c43fb5170;  1 drivers
S_0000017c433185d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43315ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feffe0 .functor OR 1, L_0000017c43fef8e0, L_0000017c43ff0a60, C4<0>, C4<0>;
v0000017c432e1b30_0 .net "S", 0 0, L_0000017c43ff0210;  1 drivers
v0000017c432e41f0_0 .net "a", 0 0, L_0000017c43fb70b0;  1 drivers
v0000017c432e2f30_0 .net "b", 0 0, L_0000017c43fb7150;  1 drivers
v0000017c432e4470_0 .net "c", 0 0, L_0000017c43feffe0;  1 drivers
v0000017c432e2d50_0 .net "carry_1", 0 0, L_0000017c43fef8e0;  1 drivers
v0000017c432e2530_0 .net "carry_2", 0 0, L_0000017c43ff0a60;  1 drivers
v0000017c432e3250_0 .net "cin", 0 0, L_0000017c43fb6110;  1 drivers
v0000017c432e2fd0_0 .net "sum_1", 0 0, L_0000017c43fef640;  1 drivers
S_0000017c43317e00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433185d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fef640 .functor XOR 1, L_0000017c43fb70b0, L_0000017c43fb7150, C4<0>, C4<0>;
L_0000017c43fef8e0 .functor AND 1, L_0000017c43fb70b0, L_0000017c43fb7150, C4<1>, C4<1>;
v0000017c432dfc90_0 .net "S", 0 0, L_0000017c43fef640;  alias, 1 drivers
v0000017c432e1a90_0 .net "a", 0 0, L_0000017c43fb70b0;  alias, 1 drivers
v0000017c432e0910_0 .net "b", 0 0, L_0000017c43fb7150;  alias, 1 drivers
v0000017c432dfdd0_0 .net "c", 0 0, L_0000017c43fef8e0;  alias, 1 drivers
S_0000017c43316b40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433185d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0210 .functor XOR 1, L_0000017c43fef640, L_0000017c43fb6110, C4<0>, C4<0>;
L_0000017c43ff0a60 .functor AND 1, L_0000017c43fef640, L_0000017c43fb6110, C4<1>, C4<1>;
v0000017c432e0a50_0 .net "S", 0 0, L_0000017c43ff0210;  alias, 1 drivers
v0000017c432dff10_0 .net "a", 0 0, L_0000017c43fef640;  alias, 1 drivers
v0000017c432e0af0_0 .net "b", 0 0, L_0000017c43fb6110;  alias, 1 drivers
v0000017c432dffb0_0 .net "c", 0 0, L_0000017c43ff0a60;  alias, 1 drivers
S_0000017c43315d30 .scope generate, "genblk1[17]" "genblk1[17]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323bc80 .param/l "i" 0 2 243, +C4<010001>;
L_0000017c43ff08a0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb5c10, C4<0>, C4<0>;
v0000017c432e40b0_0 .net *"_ivl_1", 0 0, L_0000017c43fb5c10;  1 drivers
S_0000017c43316e60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43315d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fef950 .functor OR 1, L_0000017c43ff03d0, L_0000017c43fefe20, C4<0>, C4<0>;
v0000017c432e3c50_0 .net "S", 0 0, L_0000017c43ff0440;  1 drivers
v0000017c432e22b0_0 .net "a", 0 0, L_0000017c43fb5210;  1 drivers
v0000017c432e2df0_0 .net "b", 0 0, L_0000017c43fb75b0;  1 drivers
v0000017c432e43d0_0 .net "c", 0 0, L_0000017c43fef950;  1 drivers
v0000017c432e2cb0_0 .net "carry_1", 0 0, L_0000017c43ff03d0;  1 drivers
v0000017c432e45b0_0 .net "carry_2", 0 0, L_0000017c43fefe20;  1 drivers
v0000017c432e2e90_0 .net "cin", 0 0, L_0000017c43fb76f0;  1 drivers
v0000017c432e2ad0_0 .net "sum_1", 0 0, L_0000017c43ff0670;  1 drivers
S_0000017c43317180 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43316e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0670 .functor XOR 1, L_0000017c43fb5210, L_0000017c43fb75b0, C4<0>, C4<0>;
L_0000017c43ff03d0 .functor AND 1, L_0000017c43fb5210, L_0000017c43fb75b0, C4<1>, C4<1>;
v0000017c432e2850_0 .net "S", 0 0, L_0000017c43ff0670;  alias, 1 drivers
v0000017c432e3b10_0 .net "a", 0 0, L_0000017c43fb5210;  alias, 1 drivers
v0000017c432e3cf0_0 .net "b", 0 0, L_0000017c43fb75b0;  alias, 1 drivers
v0000017c432e2210_0 .net "c", 0 0, L_0000017c43ff03d0;  alias, 1 drivers
S_0000017c433153d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43316e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0440 .functor XOR 1, L_0000017c43ff0670, L_0000017c43fb76f0, C4<0>, C4<0>;
L_0000017c43fefe20 .functor AND 1, L_0000017c43ff0670, L_0000017c43fb76f0, C4<1>, C4<1>;
v0000017c432e3ed0_0 .net "S", 0 0, L_0000017c43ff0440;  alias, 1 drivers
v0000017c432e3a70_0 .net "a", 0 0, L_0000017c43ff0670;  alias, 1 drivers
v0000017c432e32f0_0 .net "b", 0 0, L_0000017c43fb76f0;  alias, 1 drivers
v0000017c432e3390_0 .net "c", 0 0, L_0000017c43fefe20;  alias, 1 drivers
S_0000017c43318a80 .scope generate, "genblk1[18]" "genblk1[18]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323bb40 .param/l "i" 0 2 243, +C4<010010>;
L_0000017c43fef9c0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb71f0, C4<0>, C4<0>;
v0000017c432e2350_0 .net *"_ivl_1", 0 0, L_0000017c43fb71f0;  1 drivers
S_0000017c43318760 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43318a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff0980 .functor OR 1, L_0000017c43fefc60, L_0000017c43ff0fa0, C4<0>, C4<0>;
v0000017c432e3070_0 .net "S", 0 0, L_0000017c43ff00c0;  1 drivers
v0000017c432e2670_0 .net "a", 0 0, L_0000017c43fb6cf0;  1 drivers
v0000017c432e4790_0 .net "b", 0 0, L_0000017c43fb5cb0;  1 drivers
v0000017c432e4510_0 .net "c", 0 0, L_0000017c43ff0980;  1 drivers
v0000017c432e4830_0 .net "carry_1", 0 0, L_0000017c43fefc60;  1 drivers
v0000017c432e3750_0 .net "carry_2", 0 0, L_0000017c43ff0fa0;  1 drivers
v0000017c432e2b70_0 .net "cin", 0 0, L_0000017c43fb5850;  1 drivers
v0000017c432e2170_0 .net "sum_1", 0 0, L_0000017c43ff09f0;  1 drivers
S_0000017c43317f90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43318760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff09f0 .functor XOR 1, L_0000017c43fb6cf0, L_0000017c43fb5cb0, C4<0>, C4<0>;
L_0000017c43fefc60 .functor AND 1, L_0000017c43fb6cf0, L_0000017c43fb5cb0, C4<1>, C4<1>;
v0000017c432e46f0_0 .net "S", 0 0, L_0000017c43ff09f0;  alias, 1 drivers
v0000017c432e25d0_0 .net "a", 0 0, L_0000017c43fb6cf0;  alias, 1 drivers
v0000017c432e39d0_0 .net "b", 0 0, L_0000017c43fb5cb0;  alias, 1 drivers
v0000017c432e48d0_0 .net "c", 0 0, L_0000017c43fefc60;  alias, 1 drivers
S_0000017c43318120 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43318760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff00c0 .functor XOR 1, L_0000017c43ff09f0, L_0000017c43fb5850, C4<0>, C4<0>;
L_0000017c43ff0fa0 .functor AND 1, L_0000017c43ff09f0, L_0000017c43fb5850, C4<1>, C4<1>;
v0000017c432e2a30_0 .net "S", 0 0, L_0000017c43ff00c0;  alias, 1 drivers
v0000017c432e4650_0 .net "a", 0 0, L_0000017c43ff09f0;  alias, 1 drivers
v0000017c432e36b0_0 .net "b", 0 0, L_0000017c43fb5850;  alias, 1 drivers
v0000017c432e3d90_0 .net "c", 0 0, L_0000017c43ff0fa0;  alias, 1 drivers
S_0000017c433182b0 .scope generate, "genblk1[19]" "genblk1[19]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323bb80 .param/l "i" 0 2 243, +C4<010011>;
L_0000017c43ff0ad0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb6d90, C4<0>, C4<0>;
v0000017c432e2990_0 .net *"_ivl_1", 0 0, L_0000017c43fb6d90;  1 drivers
S_0000017c43315ba0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433182b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff04b0 .functor OR 1, L_0000017c43ff0c20, L_0000017c43ff0de0, C4<0>, C4<0>;
v0000017c432e34d0_0 .net "S", 0 0, L_0000017c43fefaa0;  1 drivers
v0000017c432e31b0_0 .net "a", 0 0, L_0000017c43fb58f0;  1 drivers
v0000017c432e4290_0 .net "b", 0 0, L_0000017c43fb61b0;  1 drivers
v0000017c432e27b0_0 .net "c", 0 0, L_0000017c43ff04b0;  1 drivers
v0000017c432e28f0_0 .net "carry_1", 0 0, L_0000017c43ff0c20;  1 drivers
v0000017c432e3610_0 .net "carry_2", 0 0, L_0000017c43ff0de0;  1 drivers
v0000017c432e37f0_0 .net "cin", 0 0, L_0000017c43fb78d0;  1 drivers
v0000017c432e3f70_0 .net "sum_1", 0 0, L_0000017c43ff01a0;  1 drivers
S_0000017c43315240 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43315ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff01a0 .functor XOR 1, L_0000017c43fb58f0, L_0000017c43fb61b0, C4<0>, C4<0>;
L_0000017c43ff0c20 .functor AND 1, L_0000017c43fb58f0, L_0000017c43fb61b0, C4<1>, C4<1>;
v0000017c432e3110_0 .net "S", 0 0, L_0000017c43ff01a0;  alias, 1 drivers
v0000017c432e23f0_0 .net "a", 0 0, L_0000017c43fb58f0;  alias, 1 drivers
v0000017c432e3430_0 .net "b", 0 0, L_0000017c43fb61b0;  alias, 1 drivers
v0000017c432e3e30_0 .net "c", 0 0, L_0000017c43ff0c20;  alias, 1 drivers
S_0000017c43315560 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43315ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fefaa0 .functor XOR 1, L_0000017c43ff01a0, L_0000017c43fb78d0, C4<0>, C4<0>;
L_0000017c43ff0de0 .functor AND 1, L_0000017c43ff01a0, L_0000017c43fb78d0, C4<1>, C4<1>;
v0000017c432e3930_0 .net "S", 0 0, L_0000017c43fefaa0;  alias, 1 drivers
v0000017c432e2490_0 .net "a", 0 0, L_0000017c43ff01a0;  alias, 1 drivers
v0000017c432e2710_0 .net "b", 0 0, L_0000017c43fb78d0;  alias, 1 drivers
v0000017c432e3570_0 .net "c", 0 0, L_0000017c43ff0de0;  alias, 1 drivers
S_0000017c43315880 .scope generate, "genblk1[20]" "genblk1[20]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323bcc0 .param/l "i" 0 2 243, +C4<010100>;
L_0000017c43fefcd0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb53f0, C4<0>, C4<0>;
v0000017c432e5e10_0 .net *"_ivl_1", 0 0, L_0000017c43fb53f0;  1 drivers
S_0000017c43315a10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43315880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff0b40 .functor OR 1, L_0000017c43ff0520, L_0000017c43feff70, C4<0>, C4<0>;
v0000017c432e63b0_0 .net "S", 0 0, L_0000017c43ff0c90;  1 drivers
v0000017c432e6630_0 .net "a", 0 0, L_0000017c43fb7830;  1 drivers
v0000017c432e6450_0 .net "b", 0 0, L_0000017c43fb5490;  1 drivers
v0000017c432e5370_0 .net "c", 0 0, L_0000017c43ff0b40;  1 drivers
v0000017c432e52d0_0 .net "carry_1", 0 0, L_0000017c43ff0520;  1 drivers
v0000017c432e61d0_0 .net "carry_2", 0 0, L_0000017c43feff70;  1 drivers
v0000017c432e5cd0_0 .net "cin", 0 0, L_0000017c43fb5350;  1 drivers
v0000017c432e5d70_0 .net "sum_1", 0 0, L_0000017c43fefa30;  1 drivers
S_0000017c4332cfa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43315a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fefa30 .functor XOR 1, L_0000017c43fb7830, L_0000017c43fb5490, C4<0>, C4<0>;
L_0000017c43ff0520 .functor AND 1, L_0000017c43fb7830, L_0000017c43fb5490, C4<1>, C4<1>;
v0000017c432e3890_0 .net "S", 0 0, L_0000017c43fefa30;  alias, 1 drivers
v0000017c432e2c10_0 .net "a", 0 0, L_0000017c43fb7830;  alias, 1 drivers
v0000017c432e4010_0 .net "b", 0 0, L_0000017c43fb5490;  alias, 1 drivers
v0000017c432e4150_0 .net "c", 0 0, L_0000017c43ff0520;  alias, 1 drivers
S_0000017c4332bb50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43315a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0c90 .functor XOR 1, L_0000017c43fefa30, L_0000017c43fb5350, C4<0>, C4<0>;
L_0000017c43feff70 .functor AND 1, L_0000017c43fefa30, L_0000017c43fb5350, C4<1>, C4<1>;
v0000017c432e4330_0 .net "S", 0 0, L_0000017c43ff0c90;  alias, 1 drivers
v0000017c432e55f0_0 .net "a", 0 0, L_0000017c43fefa30;  alias, 1 drivers
v0000017c432e5a50_0 .net "b", 0 0, L_0000017c43fb5350;  alias, 1 drivers
v0000017c432e4970_0 .net "c", 0 0, L_0000017c43feff70;  alias, 1 drivers
S_0000017c4332b060 .scope generate, "genblk1[21]" "genblk1[21]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323c540 .param/l "i" 0 2 243, +C4<010101>;
L_0000017c43ff0bb0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb5990, C4<0>, C4<0>;
v0000017c432e4b50_0 .net *"_ivl_1", 0 0, L_0000017c43fb5990;  1 drivers
S_0000017c4332b380 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fef790 .functor OR 1, L_0000017c43ff0ec0, L_0000017c43ff0f30, C4<0>, C4<0>;
v0000017c432e6bd0_0 .net "S", 0 0, L_0000017c43ff0750;  1 drivers
v0000017c432e6b30_0 .net "a", 0 0, L_0000017c43fb6750;  1 drivers
v0000017c432e66d0_0 .net "b", 0 0, L_0000017c43fb7290;  1 drivers
v0000017c432e6590_0 .net "c", 0 0, L_0000017c43fef790;  1 drivers
v0000017c432e57d0_0 .net "carry_1", 0 0, L_0000017c43ff0ec0;  1 drivers
v0000017c432e4c90_0 .net "carry_2", 0 0, L_0000017c43ff0f30;  1 drivers
v0000017c432e6770_0 .net "cin", 0 0, L_0000017c43fb5a30;  1 drivers
v0000017c432e4ab0_0 .net "sum_1", 0 0, L_0000017c43fef800;  1 drivers
S_0000017c4332df40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fef800 .functor XOR 1, L_0000017c43fb6750, L_0000017c43fb7290, C4<0>, C4<0>;
L_0000017c43ff0ec0 .functor AND 1, L_0000017c43fb6750, L_0000017c43fb7290, C4<1>, C4<1>;
v0000017c432e69f0_0 .net "S", 0 0, L_0000017c43fef800;  alias, 1 drivers
v0000017c432e64f0_0 .net "a", 0 0, L_0000017c43fb6750;  alias, 1 drivers
v0000017c432e5550_0 .net "b", 0 0, L_0000017c43fb7290;  alias, 1 drivers
v0000017c432e68b0_0 .net "c", 0 0, L_0000017c43ff0ec0;  alias, 1 drivers
S_0000017c4332d450 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0750 .functor XOR 1, L_0000017c43fef800, L_0000017c43fb5a30, C4<0>, C4<0>;
L_0000017c43ff0f30 .functor AND 1, L_0000017c43fef800, L_0000017c43fb5a30, C4<1>, C4<1>;
v0000017c432e6310_0 .net "S", 0 0, L_0000017c43ff0750;  alias, 1 drivers
v0000017c432e5410_0 .net "a", 0 0, L_0000017c43fef800;  alias, 1 drivers
v0000017c432e54b0_0 .net "b", 0 0, L_0000017c43fb5a30;  alias, 1 drivers
v0000017c432e5910_0 .net "c", 0 0, L_0000017c43ff0f30;  alias, 1 drivers
S_0000017c4332e3f0 .scope generate, "genblk1[22]" "genblk1[22]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323ce80 .param/l "i" 0 2 243, +C4<010110>;
L_0000017c43fef870 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb5ad0, C4<0>, C4<0>;
v0000017c432e6db0_0 .net *"_ivl_1", 0 0, L_0000017c43fb5ad0;  1 drivers
S_0000017c4332b1f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff0e50 .functor OR 1, L_0000017c43ff0d70, L_0000017c43fefbf0, C4<0>, C4<0>;
v0000017c432e5f50_0 .net "S", 0 0, L_0000017c43fefb10;  1 drivers
v0000017c432e5690_0 .net "a", 0 0, L_0000017c43fb6930;  1 drivers
v0000017c432e6270_0 .net "b", 0 0, L_0000017c43fb6250;  1 drivers
v0000017c432e5af0_0 .net "c", 0 0, L_0000017c43ff0e50;  1 drivers
v0000017c432e4d30_0 .net "carry_1", 0 0, L_0000017c43ff0d70;  1 drivers
v0000017c432e6950_0 .net "carry_2", 0 0, L_0000017c43fefbf0;  1 drivers
v0000017c432e6c70_0 .net "cin", 0 0, L_0000017c43fb62f0;  1 drivers
v0000017c432e5ff0_0 .net "sum_1", 0 0, L_0000017c43ff0d00;  1 drivers
S_0000017c4332c000 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0d00 .functor XOR 1, L_0000017c43fb6930, L_0000017c43fb6250, C4<0>, C4<0>;
L_0000017c43ff0d70 .functor AND 1, L_0000017c43fb6930, L_0000017c43fb6250, C4<1>, C4<1>;
v0000017c432e6e50_0 .net "S", 0 0, L_0000017c43ff0d00;  alias, 1 drivers
v0000017c432e6810_0 .net "a", 0 0, L_0000017c43fb6930;  alias, 1 drivers
v0000017c432e6a90_0 .net "b", 0 0, L_0000017c43fb6250;  alias, 1 drivers
v0000017c432e5730_0 .net "c", 0 0, L_0000017c43ff0d70;  alias, 1 drivers
S_0000017c4332c7d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fefb10 .functor XOR 1, L_0000017c43ff0d00, L_0000017c43fb62f0, C4<0>, C4<0>;
L_0000017c43fefbf0 .functor AND 1, L_0000017c43ff0d00, L_0000017c43fb62f0, C4<1>, C4<1>;
v0000017c432e5870_0 .net "S", 0 0, L_0000017c43fefb10;  alias, 1 drivers
v0000017c432e5eb0_0 .net "a", 0 0, L_0000017c43ff0d00;  alias, 1 drivers
v0000017c432e59b0_0 .net "b", 0 0, L_0000017c43fb62f0;  alias, 1 drivers
v0000017c432e6d10_0 .net "c", 0 0, L_0000017c43fefbf0;  alias, 1 drivers
S_0000017c4332da90 .scope generate, "genblk1[23]" "genblk1[23]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323cbc0 .param/l "i" 0 2 243, +C4<010111>;
L_0000017c43ff07c0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb67f0, C4<0>, C4<0>;
v0000017c432e50f0_0 .net *"_ivl_1", 0 0, L_0000017c43fb67f0;  1 drivers
S_0000017c4332dc20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff1080 .functor OR 1, L_0000017c43fefd40, L_0000017c43fefdb0, C4<0>, C4<0>;
v0000017c432e6f90_0 .net "S", 0 0, L_0000017c43ff0910;  1 drivers
v0000017c432e7030_0 .net "a", 0 0, L_0000017c43fb6a70;  1 drivers
v0000017c432e4dd0_0 .net "b", 0 0, L_0000017c43fb6390;  1 drivers
v0000017c432e4e70_0 .net "c", 0 0, L_0000017c43ff1080;  1 drivers
v0000017c432e4a10_0 .net "carry_1", 0 0, L_0000017c43fefd40;  1 drivers
v0000017c432e4f10_0 .net "carry_2", 0 0, L_0000017c43fefdb0;  1 drivers
v0000017c432e4fb0_0 .net "cin", 0 0, L_0000017c43fb7330;  1 drivers
v0000017c432e5050_0 .net "sum_1", 0 0, L_0000017c43ff0830;  1 drivers
S_0000017c4332e0d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0830 .functor XOR 1, L_0000017c43fb6a70, L_0000017c43fb6390, C4<0>, C4<0>;
L_0000017c43fefd40 .functor AND 1, L_0000017c43fb6a70, L_0000017c43fb6390, C4<1>, C4<1>;
v0000017c432e5b90_0 .net "S", 0 0, L_0000017c43ff0830;  alias, 1 drivers
v0000017c432e6ef0_0 .net "a", 0 0, L_0000017c43fb6a70;  alias, 1 drivers
v0000017c432e4bf0_0 .net "b", 0 0, L_0000017c43fb6390;  alias, 1 drivers
v0000017c432e5c30_0 .net "c", 0 0, L_0000017c43fefd40;  alias, 1 drivers
S_0000017c4332c4b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff0910 .functor XOR 1, L_0000017c43ff0830, L_0000017c43fb7330, C4<0>, C4<0>;
L_0000017c43fefdb0 .functor AND 1, L_0000017c43ff0830, L_0000017c43fb7330, C4<1>, C4<1>;
v0000017c432e6090_0 .net "S", 0 0, L_0000017c43ff0910;  alias, 1 drivers
v0000017c432e6130_0 .net "a", 0 0, L_0000017c43ff0830;  alias, 1 drivers
v0000017c432e70d0_0 .net "b", 0 0, L_0000017c43fb7330;  alias, 1 drivers
v0000017c432e5230_0 .net "c", 0 0, L_0000017c43fefdb0;  alias, 1 drivers
S_0000017c4332bce0 .scope generate, "genblk1[24]" "genblk1[24]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323ce40 .param/l "i" 0 2 243, +C4<011000>;
L_0000017c43fef4f0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb6430, C4<0>, C4<0>;
v0000017c432e9790_0 .net *"_ivl_1", 0 0, L_0000017c43fb6430;  1 drivers
S_0000017c4332ed50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2350 .functor OR 1, L_0000017c43fef5d0, L_0000017c43ff16a0, C4<0>, C4<0>;
v0000017c432e7a30_0 .net "S", 0 0, L_0000017c43ff1a20;  1 drivers
v0000017c432e78f0_0 .net "a", 0 0, L_0000017c43fb6e30;  1 drivers
v0000017c432e7ad0_0 .net "b", 0 0, L_0000017c43fb7010;  1 drivers
v0000017c432e8ed0_0 .net "c", 0 0, L_0000017c43ff2350;  1 drivers
v0000017c432e8d90_0 .net "carry_1", 0 0, L_0000017c43fef5d0;  1 drivers
v0000017c432e91f0_0 .net "carry_2", 0 0, L_0000017c43ff16a0;  1 drivers
v0000017c432e7b70_0 .net "cin", 0 0, L_0000017c43fb73d0;  1 drivers
v0000017c432e7d50_0 .net "sum_1", 0 0, L_0000017c43fef560;  1 drivers
S_0000017c4332e260 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fef560 .functor XOR 1, L_0000017c43fb6e30, L_0000017c43fb7010, C4<0>, C4<0>;
L_0000017c43fef5d0 .functor AND 1, L_0000017c43fb6e30, L_0000017c43fb7010, C4<1>, C4<1>;
v0000017c432e5190_0 .net "S", 0 0, L_0000017c43fef560;  alias, 1 drivers
v0000017c432e89d0_0 .net "a", 0 0, L_0000017c43fb6e30;  alias, 1 drivers
v0000017c432e7850_0 .net "b", 0 0, L_0000017c43fb7010;  alias, 1 drivers
v0000017c432e8bb0_0 .net "c", 0 0, L_0000017c43fef5d0;  alias, 1 drivers
S_0000017c4332cc80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1a20 .functor XOR 1, L_0000017c43fef560, L_0000017c43fb73d0, C4<0>, C4<0>;
L_0000017c43ff16a0 .functor AND 1, L_0000017c43fef560, L_0000017c43fb73d0, C4<1>, C4<1>;
v0000017c432e7210_0 .net "S", 0 0, L_0000017c43ff1a20;  alias, 1 drivers
v0000017c432e8570_0 .net "a", 0 0, L_0000017c43fef560;  alias, 1 drivers
v0000017c432e8cf0_0 .net "b", 0 0, L_0000017c43fb73d0;  alias, 1 drivers
v0000017c432e7990_0 .net "c", 0 0, L_0000017c43ff16a0;  alias, 1 drivers
S_0000017c4332b510 .scope generate, "genblk1[25]" "genblk1[25]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323cec0 .param/l "i" 0 2 243, +C4<011001>;
L_0000017c43ff1da0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb6890, C4<0>, C4<0>;
v0000017c432e73f0_0 .net *"_ivl_1", 0 0, L_0000017c43fb6890;  1 drivers
S_0000017c4332e580 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2510 .functor OR 1, L_0000017c43ff2c80, L_0000017c43ff1630, C4<0>, C4<0>;
v0000017c432e9290_0 .net "S", 0 0, L_0000017c43ff22e0;  1 drivers
v0000017c432e9010_0 .net "a", 0 0, L_0000017c43fb9f90;  1 drivers
v0000017c432e7df0_0 .net "b", 0 0, L_0000017c43fb89b0;  1 drivers
v0000017c432e90b0_0 .net "c", 0 0, L_0000017c43ff2510;  1 drivers
v0000017c432e8b10_0 .net "carry_1", 0 0, L_0000017c43ff2c80;  1 drivers
v0000017c432e7350_0 .net "carry_2", 0 0, L_0000017c43ff1630;  1 drivers
v0000017c432e8750_0 .net "cin", 0 0, L_0000017c43fb7bf0;  1 drivers
v0000017c432e8a70_0 .net "sum_1", 0 0, L_0000017c43ff2200;  1 drivers
S_0000017c4332ddb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff2200 .functor XOR 1, L_0000017c43fb9f90, L_0000017c43fb89b0, C4<0>, C4<0>;
L_0000017c43ff2c80 .functor AND 1, L_0000017c43fb9f90, L_0000017c43fb89b0, C4<1>, C4<1>;
v0000017c432e8e30_0 .net "S", 0 0, L_0000017c43ff2200;  alias, 1 drivers
v0000017c432e7710_0 .net "a", 0 0, L_0000017c43fb9f90;  alias, 1 drivers
v0000017c432e84d0_0 .net "b", 0 0, L_0000017c43fb89b0;  alias, 1 drivers
v0000017c432e7530_0 .net "c", 0 0, L_0000017c43ff2c80;  alias, 1 drivers
S_0000017c4332d5e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff22e0 .functor XOR 1, L_0000017c43ff2200, L_0000017c43fb7bf0, C4<0>, C4<0>;
L_0000017c43ff1630 .functor AND 1, L_0000017c43ff2200, L_0000017c43fb7bf0, C4<1>, C4<1>;
v0000017c432e9830_0 .net "S", 0 0, L_0000017c43ff22e0;  alias, 1 drivers
v0000017c432e9150_0 .net "a", 0 0, L_0000017c43ff2200;  alias, 1 drivers
v0000017c432e72b0_0 .net "b", 0 0, L_0000017c43fb7bf0;  alias, 1 drivers
v0000017c432e8f70_0 .net "c", 0 0, L_0000017c43ff1630;  alias, 1 drivers
S_0000017c4332ce10 .scope generate, "genblk1[26]" "genblk1[26]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323d200 .param/l "i" 0 2 243, +C4<011010>;
L_0000017c43ff1550 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb8b90, C4<0>, C4<0>;
v0000017c432e7490_0 .net *"_ivl_1", 0 0, L_0000017c43fb8b90;  1 drivers
S_0000017c4332e710 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff1780 .functor OR 1, L_0000017c43ff1710, L_0000017c43ff2190, C4<0>, C4<0>;
v0000017c432e7cb0_0 .net "S", 0 0, L_0000017c43ff23c0;  1 drivers
v0000017c432e93d0_0 .net "a", 0 0, L_0000017c43fb9ef0;  1 drivers
v0000017c432e7e90_0 .net "b", 0 0, L_0000017c43fb9810;  1 drivers
v0000017c432e8110_0 .net "c", 0 0, L_0000017c43ff1780;  1 drivers
v0000017c432e8c50_0 .net "carry_1", 0 0, L_0000017c43ff1710;  1 drivers
v0000017c432e7f30_0 .net "carry_2", 0 0, L_0000017c43ff2190;  1 drivers
v0000017c432e75d0_0 .net "cin", 0 0, L_0000017c43fb7c90;  1 drivers
v0000017c432e9510_0 .net "sum_1", 0 0, L_0000017c43ff12b0;  1 drivers
S_0000017c4332be70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff12b0 .functor XOR 1, L_0000017c43fb9ef0, L_0000017c43fb9810, C4<0>, C4<0>;
L_0000017c43ff1710 .functor AND 1, L_0000017c43fb9ef0, L_0000017c43fb9810, C4<1>, C4<1>;
v0000017c432e7c10_0 .net "S", 0 0, L_0000017c43ff12b0;  alias, 1 drivers
v0000017c432e95b0_0 .net "a", 0 0, L_0000017c43fb9ef0;  alias, 1 drivers
v0000017c432e87f0_0 .net "b", 0 0, L_0000017c43fb9810;  alias, 1 drivers
v0000017c432e8070_0 .net "c", 0 0, L_0000017c43ff1710;  alias, 1 drivers
S_0000017c4332e8a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff23c0 .functor XOR 1, L_0000017c43ff12b0, L_0000017c43fb7c90, C4<0>, C4<0>;
L_0000017c43ff2190 .functor AND 1, L_0000017c43ff12b0, L_0000017c43fb7c90, C4<1>, C4<1>;
v0000017c432e7670_0 .net "S", 0 0, L_0000017c43ff23c0;  alias, 1 drivers
v0000017c432e9470_0 .net "a", 0 0, L_0000017c43ff12b0;  alias, 1 drivers
v0000017c432e9330_0 .net "b", 0 0, L_0000017c43fb7c90;  alias, 1 drivers
v0000017c432e9650_0 .net "c", 0 0, L_0000017c43ff2190;  alias, 1 drivers
S_0000017c4332b830 .scope generate, "genblk1[27]" "genblk1[27]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323cb80 .param/l "i" 0 2 243, +C4<011011>;
L_0000017c43ff1400 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb9e50, C4<0>, C4<0>;
v0000017c432ebdb0_0 .net *"_ivl_1", 0 0, L_0000017c43fb9e50;  1 drivers
S_0000017c4332d130 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff1e80 .functor OR 1, L_0000017c43ff1320, L_0000017c43ff1390, C4<0>, C4<0>;
v0000017c432e82f0_0 .net "S", 0 0, L_0000017c43ff1a90;  1 drivers
v0000017c432e77b0_0 .net "a", 0 0, L_0000017c43fb8af0;  1 drivers
v0000017c432e8390_0 .net "b", 0 0, L_0000017c43fb9270;  1 drivers
v0000017c432e8430_0 .net "c", 0 0, L_0000017c43ff1e80;  1 drivers
v0000017c432e8890_0 .net "carry_1", 0 0, L_0000017c43ff1320;  1 drivers
v0000017c432e8930_0 .net "carry_2", 0 0, L_0000017c43ff1390;  1 drivers
v0000017c432eb450_0 .net "cin", 0 0, L_0000017c43fb8050;  1 drivers
v0000017c432e9e70_0 .net "sum_1", 0 0, L_0000017c43ff1b70;  1 drivers
S_0000017c4332ea30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332d130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1b70 .functor XOR 1, L_0000017c43fb8af0, L_0000017c43fb9270, C4<0>, C4<0>;
L_0000017c43ff1320 .functor AND 1, L_0000017c43fb8af0, L_0000017c43fb9270, C4<1>, C4<1>;
v0000017c432e8610_0 .net "S", 0 0, L_0000017c43ff1b70;  alias, 1 drivers
v0000017c432e96f0_0 .net "a", 0 0, L_0000017c43fb8af0;  alias, 1 drivers
v0000017c432e98d0_0 .net "b", 0 0, L_0000017c43fb9270;  alias, 1 drivers
v0000017c432e7fd0_0 .net "c", 0 0, L_0000017c43ff1320;  alias, 1 drivers
S_0000017c4332c190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332d130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1a90 .functor XOR 1, L_0000017c43ff1b70, L_0000017c43fb8050, C4<0>, C4<0>;
L_0000017c43ff1390 .functor AND 1, L_0000017c43ff1b70, L_0000017c43fb8050, C4<1>, C4<1>;
v0000017c432e81b0_0 .net "S", 0 0, L_0000017c43ff1a90;  alias, 1 drivers
v0000017c432e7170_0 .net "a", 0 0, L_0000017c43ff1b70;  alias, 1 drivers
v0000017c432e86b0_0 .net "b", 0 0, L_0000017c43fb8050;  alias, 1 drivers
v0000017c432e8250_0 .net "c", 0 0, L_0000017c43ff1390;  alias, 1 drivers
S_0000017c4332b9c0 .scope generate, "genblk1[28]" "genblk1[28]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323d2c0 .param/l "i" 0 2 243, +C4<011100>;
L_0000017c43ff2ba0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb7ab0, C4<0>, C4<0>;
v0000017c432ebef0_0 .net *"_ivl_1", 0 0, L_0000017c43fb7ab0;  1 drivers
S_0000017c4332c320 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2900 .functor OR 1, L_0000017c43ff15c0, L_0000017c43ff17f0, C4<0>, C4<0>;
v0000017c432ea910_0 .net "S", 0 0, L_0000017c43ff2ac0;  1 drivers
v0000017c432e9970_0 .net "a", 0 0, L_0000017c43fba030;  1 drivers
v0000017c432e9ab0_0 .net "b", 0 0, L_0000017c43fb7e70;  1 drivers
v0000017c432ead70_0 .net "c", 0 0, L_0000017c43ff2900;  1 drivers
v0000017c432eb4f0_0 .net "carry_1", 0 0, L_0000017c43ff15c0;  1 drivers
v0000017c432ea190_0 .net "carry_2", 0 0, L_0000017c43ff17f0;  1 drivers
v0000017c432eaa50_0 .net "cin", 0 0, L_0000017c43fb9310;  1 drivers
v0000017c432eb950_0 .net "sum_1", 0 0, L_0000017c43ff1ef0;  1 drivers
S_0000017c4332ebc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1ef0 .functor XOR 1, L_0000017c43fba030, L_0000017c43fb7e70, C4<0>, C4<0>;
L_0000017c43ff15c0 .functor AND 1, L_0000017c43fba030, L_0000017c43fb7e70, C4<1>, C4<1>;
v0000017c432ebc70_0 .net "S", 0 0, L_0000017c43ff1ef0;  alias, 1 drivers
v0000017c432eb6d0_0 .net "a", 0 0, L_0000017c43fba030;  alias, 1 drivers
v0000017c432ebe50_0 .net "b", 0 0, L_0000017c43fb7e70;  alias, 1 drivers
v0000017c432eb310_0 .net "c", 0 0, L_0000017c43ff15c0;  alias, 1 drivers
S_0000017c4332b6a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff2ac0 .functor XOR 1, L_0000017c43ff1ef0, L_0000017c43fb9310, C4<0>, C4<0>;
L_0000017c43ff17f0 .functor AND 1, L_0000017c43ff1ef0, L_0000017c43fb9310, C4<1>, C4<1>;
v0000017c432eac30_0 .net "S", 0 0, L_0000017c43ff2ac0;  alias, 1 drivers
v0000017c432eb1d0_0 .net "a", 0 0, L_0000017c43ff1ef0;  alias, 1 drivers
v0000017c432ea050_0 .net "b", 0 0, L_0000017c43fb9310;  alias, 1 drivers
v0000017c432eb3b0_0 .net "c", 0 0, L_0000017c43ff17f0;  alias, 1 drivers
S_0000017c4332c640 .scope generate, "genblk1[29]" "genblk1[29]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323ccc0 .param/l "i" 0 2 243, +C4<011101>;
L_0000017c43ff2430 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb8eb0, C4<0>, C4<0>;
v0000017c432ea410_0 .net *"_ivl_1", 0 0, L_0000017c43fb8eb0;  1 drivers
S_0000017c4332d770 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2660 .functor OR 1, L_0000017c43ff24a0, L_0000017c43ff2580, C4<0>, C4<0>;
v0000017c432e9a10_0 .net "S", 0 0, L_0000017c43ff14e0;  1 drivers
v0000017c432e9dd0_0 .net "a", 0 0, L_0000017c43fb8910;  1 drivers
v0000017c432e9b50_0 .net "b", 0 0, L_0000017c43fb8730;  1 drivers
v0000017c432ea7d0_0 .net "c", 0 0, L_0000017c43ff2660;  1 drivers
v0000017c432eb770_0 .net "carry_1", 0 0, L_0000017c43ff24a0;  1 drivers
v0000017c432eb630_0 .net "carry_2", 0 0, L_0000017c43ff2580;  1 drivers
v0000017c432eb270_0 .net "cin", 0 0, L_0000017c43fb98b0;  1 drivers
v0000017c432e9bf0_0 .net "sum_1", 0 0, L_0000017c43ff2820;  1 drivers
S_0000017c4332c960 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff2820 .functor XOR 1, L_0000017c43fb8910, L_0000017c43fb8730, C4<0>, C4<0>;
L_0000017c43ff24a0 .functor AND 1, L_0000017c43fb8910, L_0000017c43fb8730, C4<1>, C4<1>;
v0000017c432ebf90_0 .net "S", 0 0, L_0000017c43ff2820;  alias, 1 drivers
v0000017c432eacd0_0 .net "a", 0 0, L_0000017c43fb8910;  alias, 1 drivers
v0000017c432ea0f0_0 .net "b", 0 0, L_0000017c43fb8730;  alias, 1 drivers
v0000017c432ebd10_0 .net "c", 0 0, L_0000017c43ff24a0;  alias, 1 drivers
S_0000017c4332d2c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff14e0 .functor XOR 1, L_0000017c43ff2820, L_0000017c43fb98b0, C4<0>, C4<0>;
L_0000017c43ff2580 .functor AND 1, L_0000017c43ff2820, L_0000017c43fb98b0, C4<1>, C4<1>;
v0000017c432ec030_0 .net "S", 0 0, L_0000017c43ff14e0;  alias, 1 drivers
v0000017c432ea230_0 .net "a", 0 0, L_0000017c43ff2820;  alias, 1 drivers
v0000017c432ec0d0_0 .net "b", 0 0, L_0000017c43fb98b0;  alias, 1 drivers
v0000017c432ea370_0 .net "c", 0 0, L_0000017c43ff2580;  alias, 1 drivers
S_0000017c4332d900 .scope generate, "genblk1[30]" "genblk1[30]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323cb40 .param/l "i" 0 2 243, +C4<011110>;
L_0000017c43ff2740 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb9130, C4<0>, C4<0>;
v0000017c432ea730_0 .net *"_ivl_1", 0 0, L_0000017c43fb9130;  1 drivers
S_0000017c4332caf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff1be0 .functor OR 1, L_0000017c43ff1160, L_0000017c43ff2270, C4<0>, C4<0>;
v0000017c432eb8b0_0 .net "S", 0 0, L_0000017c43ff1f60;  1 drivers
v0000017c432ea550_0 .net "a", 0 0, L_0000017c43fb7f10;  1 drivers
v0000017c432ea5f0_0 .net "b", 0 0, L_0000017c43fb8e10;  1 drivers
v0000017c432ea2d0_0 .net "c", 0 0, L_0000017c43ff1be0;  1 drivers
v0000017c432e9fb0_0 .net "carry_1", 0 0, L_0000017c43ff1160;  1 drivers
v0000017c432ebbd0_0 .net "carry_2", 0 0, L_0000017c43ff2270;  1 drivers
v0000017c432ea690_0 .net "cin", 0 0, L_0000017c43fb7a10;  1 drivers
v0000017c432eb130_0 .net "sum_1", 0 0, L_0000017c43ff1b00;  1 drivers
S_0000017c43331c30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1b00 .functor XOR 1, L_0000017c43fb7f10, L_0000017c43fb8e10, C4<0>, C4<0>;
L_0000017c43ff1160 .functor AND 1, L_0000017c43fb7f10, L_0000017c43fb8e10, C4<1>, C4<1>;
v0000017c432e9c90_0 .net "S", 0 0, L_0000017c43ff1b00;  alias, 1 drivers
v0000017c432eb9f0_0 .net "a", 0 0, L_0000017c43fb7f10;  alias, 1 drivers
v0000017c432e9d30_0 .net "b", 0 0, L_0000017c43fb8e10;  alias, 1 drivers
v0000017c432eb590_0 .net "c", 0 0, L_0000017c43ff1160;  alias, 1 drivers
S_0000017c43332270 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1f60 .functor XOR 1, L_0000017c43ff1b00, L_0000017c43fb7a10, C4<0>, C4<0>;
L_0000017c43ff2270 .functor AND 1, L_0000017c43ff1b00, L_0000017c43fb7a10, C4<1>, C4<1>;
v0000017c432eaaf0_0 .net "S", 0 0, L_0000017c43ff1f60;  alias, 1 drivers
v0000017c432ea4b0_0 .net "a", 0 0, L_0000017c43ff1b00;  alias, 1 drivers
v0000017c432eb810_0 .net "b", 0 0, L_0000017c43fb7a10;  alias, 1 drivers
v0000017c432e9f10_0 .net "c", 0 0, L_0000017c43ff2270;  alias, 1 drivers
S_0000017c4332f9d0 .scope generate, "genblk1[31]" "genblk1[31]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323c640 .param/l "i" 0 2 243, +C4<011111>;
L_0000017c43ff2970 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb91d0, C4<0>, C4<0>;
v0000017c432ec850_0 .net *"_ivl_1", 0 0, L_0000017c43fb91d0;  1 drivers
S_0000017c43331780 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332f9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2c10 .functor OR 1, L_0000017c43ff25f0, L_0000017c43ff11d0, C4<0>, C4<0>;
v0000017c432eaf50_0 .net "S", 0 0, L_0000017c43ff1860;  1 drivers
v0000017c432eaff0_0 .net "a", 0 0, L_0000017c43fb96d0;  1 drivers
v0000017c432ed890_0 .net "b", 0 0, L_0000017c43fb9db0;  1 drivers
v0000017c432ecfd0_0 .net "c", 0 0, L_0000017c43ff2c10;  1 drivers
v0000017c432ee5b0_0 .net "carry_1", 0 0, L_0000017c43ff25f0;  1 drivers
v0000017c432ede30_0 .net "carry_2", 0 0, L_0000017c43ff11d0;  1 drivers
v0000017c432ec2b0_0 .net "cin", 0 0, L_0000017c43fb93b0;  1 drivers
v0000017c432ed6b0_0 .net "sum_1", 0 0, L_0000017c43ff1470;  1 drivers
S_0000017c433307e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43331780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1470 .functor XOR 1, L_0000017c43fb96d0, L_0000017c43fb9db0, C4<0>, C4<0>;
L_0000017c43ff25f0 .functor AND 1, L_0000017c43fb96d0, L_0000017c43fb9db0, C4<1>, C4<1>;
v0000017c432ea870_0 .net "S", 0 0, L_0000017c43ff1470;  alias, 1 drivers
v0000017c432eba90_0 .net "a", 0 0, L_0000017c43fb96d0;  alias, 1 drivers
v0000017c432ebb30_0 .net "b", 0 0, L_0000017c43fb9db0;  alias, 1 drivers
v0000017c432ea9b0_0 .net "c", 0 0, L_0000017c43ff25f0;  alias, 1 drivers
S_0000017c4332f200 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43331780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1860 .functor XOR 1, L_0000017c43ff1470, L_0000017c43fb93b0, C4<0>, C4<0>;
L_0000017c43ff11d0 .functor AND 1, L_0000017c43ff1470, L_0000017c43fb93b0, C4<1>, C4<1>;
v0000017c432eab90_0 .net "S", 0 0, L_0000017c43ff1860;  alias, 1 drivers
v0000017c432eae10_0 .net "a", 0 0, L_0000017c43ff1470;  alias, 1 drivers
v0000017c432eaeb0_0 .net "b", 0 0, L_0000017c43fb93b0;  alias, 1 drivers
v0000017c432eb090_0 .net "c", 0 0, L_0000017c43ff11d0;  alias, 1 drivers
S_0000017c4332f520 .scope generate, "genblk1[32]" "genblk1[32]" 2 243, 2 243 0, S_0000017c4330f9e0;
 .timescale 0 0;
P_0000017c4323c880 .param/l "i" 0 2 243, +C4<0100000>;
L_0000017c43ff18d0 .functor XOR 1, L_0000017c43cf7d58, L_0000017c43fb8410, C4<0>, C4<0>;
v0000017c432ecc10_0 .net *"_ivl_1", 0 0, L_0000017c43fb8410;  1 drivers
S_0000017c43330650 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff20b0 .functor OR 1, L_0000017c43ff1940, L_0000017c43ff1e10, C4<0>, C4<0>;
v0000017c432edcf0_0 .net "S", 0 0, L_0000017c43ff10f0;  1 drivers
v0000017c432ec710_0 .net "a", 0 0, L_0000017c43fb8d70;  1 drivers
v0000017c432ed4d0_0 .net "b", 0 0, L_0000017c43fb7fb0;  1 drivers
v0000017c432ec530_0 .net "c", 0 0, L_0000017c43ff20b0;  1 drivers
v0000017c432ec990_0 .net "carry_1", 0 0, L_0000017c43ff1940;  1 drivers
v0000017c432edb10_0 .net "carry_2", 0 0, L_0000017c43ff1e10;  1 drivers
v0000017c432edd90_0 .net "cin", 0 0, L_0000017c43fb9450;  1 drivers
v0000017c432ec3f0_0 .net "sum_1", 0 0, L_0000017c43ff1c50;  1 drivers
S_0000017c4332fb60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43330650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1c50 .functor XOR 1, L_0000017c43fb8d70, L_0000017c43fb7fb0, C4<0>, C4<0>;
L_0000017c43ff1940 .functor AND 1, L_0000017c43fb8d70, L_0000017c43fb7fb0, C4<1>, C4<1>;
v0000017c432ee8d0_0 .net "S", 0 0, L_0000017c43ff1c50;  alias, 1 drivers
v0000017c432ecb70_0 .net "a", 0 0, L_0000017c43fb8d70;  alias, 1 drivers
v0000017c432ec8f0_0 .net "b", 0 0, L_0000017c43fb7fb0;  alias, 1 drivers
v0000017c432eccb0_0 .net "c", 0 0, L_0000017c43ff1940;  alias, 1 drivers
S_0000017c43332bd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43330650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff10f0 .functor XOR 1, L_0000017c43ff1c50, L_0000017c43fb9450, C4<0>, C4<0>;
L_0000017c43ff1e10 .functor AND 1, L_0000017c43ff1c50, L_0000017c43fb9450, C4<1>, C4<1>;
v0000017c432edf70_0 .net "S", 0 0, L_0000017c43ff10f0;  alias, 1 drivers
v0000017c432eded0_0 .net "a", 0 0, L_0000017c43ff1c50;  alias, 1 drivers
v0000017c432edbb0_0 .net "b", 0 0, L_0000017c43fb9450;  alias, 1 drivers
v0000017c432ee010_0 .net "c", 0 0, L_0000017c43ff1e10;  alias, 1 drivers
S_0000017c43331910 .scope module, "add5" "rca_Nbit" 2 44, 2 233 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 33 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323cb00 .param/l "N" 0 2 233, +C4<00000000000000000000000000100001>;
L_0000017c43cf7da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ff7b40 .functor BUFZ 1, L_0000017c43cf7da0, C4<0>, C4<0>, C4<0>;
v0000017c43302a10_0 .net "S", 32 0, L_0000017c43fbe9f0;  alias, 1 drivers
v0000017c43304e50_0 .net *"_ivl_0", 0 0, L_0000017c43ff26d0;  1 drivers
v0000017c43304b30_0 .net *"_ivl_10", 0 0, L_0000017c43ff1240;  1 drivers
v0000017c43304130_0 .net *"_ivl_100", 0 0, L_0000017c43ff37e0;  1 drivers
v0000017c43304ef0_0 .net *"_ivl_110", 0 0, L_0000017c43ff3930;  1 drivers
v0000017c43303730_0 .net *"_ivl_120", 0 0, L_0000017c43ff40a0;  1 drivers
v0000017c43302ab0_0 .net *"_ivl_130", 0 0, L_0000017c43ff4ea0;  1 drivers
v0000017c43302bf0_0 .net *"_ivl_140", 0 0, L_0000017c43ff5c30;  1 drivers
v0000017c43302c90_0 .net *"_ivl_150", 0 0, L_0000017c43ff49d0;  1 drivers
v0000017c43302d30_0 .net *"_ivl_160", 0 0, L_0000017c43ff53e0;  1 drivers
v0000017c43302f10_0 .net *"_ivl_170", 0 0, L_0000017c43ff5300;  1 drivers
v0000017c433037d0_0 .net *"_ivl_180", 0 0, L_0000017c43ff48f0;  1 drivers
v0000017c43303a50_0 .net *"_ivl_190", 0 0, L_0000017c43ff50d0;  1 drivers
v0000017c43303870_0 .net *"_ivl_20", 0 0, L_0000017c43ff4340;  1 drivers
v0000017c433052b0_0 .net *"_ivl_200", 0 0, L_0000017c43ff6090;  1 drivers
v0000017c43306570_0 .net *"_ivl_210", 0 0, L_0000017c43ff5ae0;  1 drivers
v0000017c43307830_0 .net *"_ivl_220", 0 0, L_0000017c43ff5e60;  1 drivers
v0000017c43307290_0 .net *"_ivl_230", 0 0, L_0000017c43ff58b0;  1 drivers
v0000017c43307150_0 .net *"_ivl_240", 0 0, L_0000017c43ff7d70;  1 drivers
v0000017c43305990_0 .net *"_ivl_250", 0 0, L_0000017c43ff6bf0;  1 drivers
v0000017c43307010_0 .net *"_ivl_260", 0 0, L_0000017c43ff6db0;  1 drivers
v0000017c43305350_0 .net *"_ivl_270", 0 0, L_0000017c43ff66b0;  1 drivers
v0000017c43305e90_0 .net *"_ivl_280", 0 0, L_0000017c43ff7c90;  1 drivers
v0000017c43306890_0 .net *"_ivl_290", 0 0, L_0000017c43ff64f0;  1 drivers
v0000017c43305fd0_0 .net *"_ivl_30", 0 0, L_0000017c43ff30e0;  1 drivers
v0000017c43305490_0 .net *"_ivl_300", 0 0, L_0000017c43ff7130;  1 drivers
v0000017c433076f0_0 .net *"_ivl_310", 0 0, L_0000017c43ff7830;  1 drivers
v0000017c433066b0_0 .net *"_ivl_320", 0 0, L_0000017c43ff7ad0;  1 drivers
v0000017c433070b0_0 .net *"_ivl_336", 0 0, L_0000017c43ff7b40;  1 drivers
v0000017c433053f0_0 .net *"_ivl_40", 0 0, L_0000017c43ff3cb0;  1 drivers
v0000017c43306c50_0 .net *"_ivl_50", 0 0, L_0000017c43ff2eb0;  1 drivers
v0000017c43305530_0 .net *"_ivl_60", 0 0, L_0000017c43ff4420;  1 drivers
v0000017c43305df0_0 .net *"_ivl_70", 0 0, L_0000017c43ff3b60;  1 drivers
v0000017c433055d0_0 .net *"_ivl_80", 0 0, L_0000017c43ff2cf0;  1 drivers
v0000017c43306b10_0 .net *"_ivl_90", 0 0, L_0000017c43ff3310;  1 drivers
v0000017c43305850_0 .net "a", 32 0, L_0000017c43fb9d10;  alias, 1 drivers
v0000017c43307650_0 .net "b", 32 0, o0000017c4328cad8;  alias, 0 drivers
v0000017c43306cf0_0 .net "b1", 32 0, L_0000017c43fbce70;  1 drivers
v0000017c433071f0_0 .net "c", 0 0, L_0000017c43fbf0d0;  alias, 1 drivers
v0000017c433058f0_0 .net "cin", 0 0, L_0000017c43cf7da0;  1 drivers
v0000017c43305d50_0 .net "co", 33 0, L_0000017c43fbea90;  1 drivers
L_0000017c43fb87d0 .part o0000017c4328cad8, 0, 1;
L_0000017c43fb8a50 .part L_0000017c43fb9d10, 0, 1;
L_0000017c43fb82d0 .part L_0000017c43fbce70, 0, 1;
L_0000017c43fb9bd0 .part L_0000017c43fbea90, 0, 1;
L_0000017c43fb94f0 .part o0000017c4328cad8, 1, 1;
L_0000017c43fb9950 .part L_0000017c43fb9d10, 1, 1;
L_0000017c43fb8cd0 .part L_0000017c43fbce70, 1, 1;
L_0000017c43fb84b0 .part L_0000017c43fbea90, 1, 1;
L_0000017c43fb7d30 .part o0000017c4328cad8, 2, 1;
L_0000017c43fb8550 .part L_0000017c43fb9d10, 2, 1;
L_0000017c43fb9c70 .part L_0000017c43fbce70, 2, 1;
L_0000017c43fb9b30 .part L_0000017c43fbea90, 2, 1;
L_0000017c43fb9590 .part o0000017c4328cad8, 3, 1;
L_0000017c43fb8190 .part L_0000017c43fb9d10, 3, 1;
L_0000017c43fb9630 .part L_0000017c43fbce70, 3, 1;
L_0000017c43fb9770 .part L_0000017c43fbea90, 3, 1;
L_0000017c43fb99f0 .part o0000017c4328cad8, 4, 1;
L_0000017c43fb7dd0 .part L_0000017c43fb9d10, 4, 1;
L_0000017c43fb85f0 .part L_0000017c43fbce70, 4, 1;
L_0000017c43fb7970 .part L_0000017c43fbea90, 4, 1;
L_0000017c43fb8230 .part o0000017c4328cad8, 5, 1;
L_0000017c43fb8f50 .part L_0000017c43fb9d10, 5, 1;
L_0000017c43fba0d0 .part L_0000017c43fbce70, 5, 1;
L_0000017c43fb7b50 .part L_0000017c43fbea90, 5, 1;
L_0000017c43fb8870 .part o0000017c4328cad8, 6, 1;
L_0000017c43fb9a90 .part L_0000017c43fb9d10, 6, 1;
L_0000017c43fb8690 .part L_0000017c43fbce70, 6, 1;
L_0000017c43fb8ff0 .part L_0000017c43fbea90, 6, 1;
L_0000017c43fb9090 .part o0000017c4328cad8, 7, 1;
L_0000017c43fbc010 .part L_0000017c43fb9d10, 7, 1;
L_0000017c43fbb1b0 .part L_0000017c43fbce70, 7, 1;
L_0000017c43fbb570 .part L_0000017c43fbea90, 7, 1;
L_0000017c43fbc790 .part o0000017c4328cad8, 8, 1;
L_0000017c43fba990 .part L_0000017c43fb9d10, 8, 1;
L_0000017c43fbbe30 .part L_0000017c43fbce70, 8, 1;
L_0000017c43fba8f0 .part L_0000017c43fbea90, 8, 1;
L_0000017c43fbaf30 .part o0000017c4328cad8, 9, 1;
L_0000017c43fba210 .part L_0000017c43fb9d10, 9, 1;
L_0000017c43fba350 .part L_0000017c43fbce70, 9, 1;
L_0000017c43fba2b0 .part L_0000017c43fbea90, 9, 1;
L_0000017c43fbb610 .part o0000017c4328cad8, 10, 1;
L_0000017c43fbc1f0 .part L_0000017c43fb9d10, 10, 1;
L_0000017c43fbc650 .part L_0000017c43fbce70, 10, 1;
L_0000017c43fbbc50 .part L_0000017c43fbea90, 10, 1;
L_0000017c43fbc5b0 .part o0000017c4328cad8, 11, 1;
L_0000017c43fbc8d0 .part L_0000017c43fb9d10, 11, 1;
L_0000017c43fba170 .part L_0000017c43fbce70, 11, 1;
L_0000017c43fba710 .part L_0000017c43fbea90, 11, 1;
L_0000017c43fbae90 .part o0000017c4328cad8, 12, 1;
L_0000017c43fbb390 .part L_0000017c43fb9d10, 12, 1;
L_0000017c43fbb6b0 .part L_0000017c43fbce70, 12, 1;
L_0000017c43fbafd0 .part L_0000017c43fbea90, 12, 1;
L_0000017c43fbbcf0 .part o0000017c4328cad8, 13, 1;
L_0000017c43fba3f0 .part L_0000017c43fb9d10, 13, 1;
L_0000017c43fbbb10 .part L_0000017c43fbce70, 13, 1;
L_0000017c43fbba70 .part L_0000017c43fbea90, 13, 1;
L_0000017c43fbbed0 .part o0000017c4328cad8, 14, 1;
L_0000017c43fbac10 .part L_0000017c43fb9d10, 14, 1;
L_0000017c43fbb070 .part L_0000017c43fbce70, 14, 1;
L_0000017c43fba5d0 .part L_0000017c43fbea90, 14, 1;
L_0000017c43fbb430 .part o0000017c4328cad8, 15, 1;
L_0000017c43fbc6f0 .part L_0000017c43fb9d10, 15, 1;
L_0000017c43fbc0b0 .part L_0000017c43fbce70, 15, 1;
L_0000017c43fbb110 .part L_0000017c43fbea90, 15, 1;
L_0000017c43fbb250 .part o0000017c4328cad8, 16, 1;
L_0000017c43fbbbb0 .part L_0000017c43fb9d10, 16, 1;
L_0000017c43fba850 .part L_0000017c43fbce70, 16, 1;
L_0000017c43fbc830 .part L_0000017c43fbea90, 16, 1;
L_0000017c43fbb4d0 .part o0000017c4328cad8, 17, 1;
L_0000017c43fbc150 .part L_0000017c43fb9d10, 17, 1;
L_0000017c43fbb750 .part L_0000017c43fbce70, 17, 1;
L_0000017c43fbc290 .part L_0000017c43fbea90, 17, 1;
L_0000017c43fbb7f0 .part o0000017c4328cad8, 18, 1;
L_0000017c43fbbd90 .part L_0000017c43fb9d10, 18, 1;
L_0000017c43fbb930 .part L_0000017c43fbce70, 18, 1;
L_0000017c43fbb2f0 .part L_0000017c43fbea90, 18, 1;
L_0000017c43fba670 .part o0000017c4328cad8, 19, 1;
L_0000017c43fbc330 .part L_0000017c43fb9d10, 19, 1;
L_0000017c43fbb9d0 .part L_0000017c43fbce70, 19, 1;
L_0000017c43fba7b0 .part L_0000017c43fbea90, 19, 1;
L_0000017c43fba490 .part o0000017c4328cad8, 20, 1;
L_0000017c43fbb890 .part L_0000017c43fb9d10, 20, 1;
L_0000017c43fbaa30 .part L_0000017c43fbce70, 20, 1;
L_0000017c43fbbf70 .part L_0000017c43fbea90, 20, 1;
L_0000017c43fbaad0 .part o0000017c4328cad8, 21, 1;
L_0000017c43fba530 .part L_0000017c43fb9d10, 21, 1;
L_0000017c43fbab70 .part L_0000017c43fbce70, 21, 1;
L_0000017c43fbc3d0 .part L_0000017c43fbea90, 21, 1;
L_0000017c43fbc470 .part o0000017c4328cad8, 22, 1;
L_0000017c43fbc510 .part L_0000017c43fb9d10, 22, 1;
L_0000017c43fbacb0 .part L_0000017c43fbce70, 22, 1;
L_0000017c43fbad50 .part L_0000017c43fbea90, 22, 1;
L_0000017c43fbadf0 .part o0000017c4328cad8, 23, 1;
L_0000017c43fbcf10 .part L_0000017c43fb9d10, 23, 1;
L_0000017c43fbde10 .part L_0000017c43fbce70, 23, 1;
L_0000017c43fbca10 .part L_0000017c43fbea90, 23, 1;
L_0000017c43fbe1d0 .part o0000017c4328cad8, 24, 1;
L_0000017c43fbe6d0 .part L_0000017c43fb9d10, 24, 1;
L_0000017c43fbedb0 .part L_0000017c43fbce70, 24, 1;
L_0000017c43fbe310 .part L_0000017c43fbea90, 24, 1;
L_0000017c43fbe3b0 .part o0000017c4328cad8, 25, 1;
L_0000017c43fbdff0 .part L_0000017c43fb9d10, 25, 1;
L_0000017c43fbd690 .part L_0000017c43fbce70, 25, 1;
L_0000017c43fbcfb0 .part L_0000017c43fbea90, 25, 1;
L_0000017c43fbef90 .part o0000017c4328cad8, 26, 1;
L_0000017c43fbe810 .part L_0000017c43fb9d10, 26, 1;
L_0000017c43fbdeb0 .part L_0000017c43fbce70, 26, 1;
L_0000017c43fbee50 .part L_0000017c43fbea90, 26, 1;
L_0000017c43fbeef0 .part o0000017c4328cad8, 27, 1;
L_0000017c43fbd4b0 .part L_0000017c43fb9d10, 27, 1;
L_0000017c43fbe8b0 .part L_0000017c43fbce70, 27, 1;
L_0000017c43fbd870 .part L_0000017c43fbea90, 27, 1;
L_0000017c43fbd050 .part o0000017c4328cad8, 28, 1;
L_0000017c43fbd190 .part L_0000017c43fb9d10, 28, 1;
L_0000017c43fbe590 .part L_0000017c43fbce70, 28, 1;
L_0000017c43fbe450 .part L_0000017c43fbea90, 28, 1;
L_0000017c43fbf030 .part o0000017c4328cad8, 29, 1;
L_0000017c43fbd0f0 .part L_0000017c43fb9d10, 29, 1;
L_0000017c43fbd230 .part L_0000017c43fbce70, 29, 1;
L_0000017c43fbe630 .part L_0000017c43fbea90, 29, 1;
L_0000017c43fbcdd0 .part o0000017c4328cad8, 30, 1;
L_0000017c43fbe130 .part L_0000017c43fb9d10, 30, 1;
L_0000017c43fbed10 .part L_0000017c43fbce70, 30, 1;
L_0000017c43fbd2d0 .part L_0000017c43fbea90, 30, 1;
L_0000017c43fbd550 .part o0000017c4328cad8, 31, 1;
L_0000017c43fbcbf0 .part L_0000017c43fb9d10, 31, 1;
L_0000017c43fbdf50 .part L_0000017c43fbce70, 31, 1;
L_0000017c43fbdcd0 .part L_0000017c43fbea90, 31, 1;
LS_0000017c43fbce70_0_0 .concat8 [ 1 1 1 1], L_0000017c43ff26d0, L_0000017c43ff1240, L_0000017c43ff4340, L_0000017c43ff30e0;
LS_0000017c43fbce70_0_4 .concat8 [ 1 1 1 1], L_0000017c43ff3cb0, L_0000017c43ff2eb0, L_0000017c43ff4420, L_0000017c43ff3b60;
LS_0000017c43fbce70_0_8 .concat8 [ 1 1 1 1], L_0000017c43ff2cf0, L_0000017c43ff3310, L_0000017c43ff37e0, L_0000017c43ff3930;
LS_0000017c43fbce70_0_12 .concat8 [ 1 1 1 1], L_0000017c43ff40a0, L_0000017c43ff4ea0, L_0000017c43ff5c30, L_0000017c43ff49d0;
LS_0000017c43fbce70_0_16 .concat8 [ 1 1 1 1], L_0000017c43ff53e0, L_0000017c43ff5300, L_0000017c43ff48f0, L_0000017c43ff50d0;
LS_0000017c43fbce70_0_20 .concat8 [ 1 1 1 1], L_0000017c43ff6090, L_0000017c43ff5ae0, L_0000017c43ff5e60, L_0000017c43ff58b0;
LS_0000017c43fbce70_0_24 .concat8 [ 1 1 1 1], L_0000017c43ff7d70, L_0000017c43ff6bf0, L_0000017c43ff6db0, L_0000017c43ff66b0;
LS_0000017c43fbce70_0_28 .concat8 [ 1 1 1 1], L_0000017c43ff7c90, L_0000017c43ff64f0, L_0000017c43ff7130, L_0000017c43ff7830;
LS_0000017c43fbce70_0_32 .concat8 [ 1 0 0 0], L_0000017c43ff7ad0;
LS_0000017c43fbce70_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fbce70_0_0, LS_0000017c43fbce70_0_4, LS_0000017c43fbce70_0_8, LS_0000017c43fbce70_0_12;
LS_0000017c43fbce70_1_4 .concat8 [ 4 4 4 4], LS_0000017c43fbce70_0_16, LS_0000017c43fbce70_0_20, LS_0000017c43fbce70_0_24, LS_0000017c43fbce70_0_28;
LS_0000017c43fbce70_1_8 .concat8 [ 1 0 0 0], LS_0000017c43fbce70_0_32;
L_0000017c43fbce70 .concat8 [ 16 16 1 0], LS_0000017c43fbce70_1_0, LS_0000017c43fbce70_1_4, LS_0000017c43fbce70_1_8;
L_0000017c43fbe950 .part o0000017c4328cad8, 32, 1;
L_0000017c43fbe270 .part L_0000017c43fb9d10, 32, 1;
L_0000017c43fbd910 .part L_0000017c43fbce70, 32, 1;
L_0000017c43fbd730 .part L_0000017c43fbea90, 32, 1;
LS_0000017c43fbe9f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ff29e0, L_0000017c43ff1cc0, L_0000017c43ff47a0, L_0000017c43ff3540;
LS_0000017c43fbe9f0_0_4 .concat8 [ 1 1 1 1], L_0000017c43ff3d20, L_0000017c43ff4650, L_0000017c43ff4810, L_0000017c43ff3000;
LS_0000017c43fbe9f0_0_8 .concat8 [ 1 1 1 1], L_0000017c43ff3c40, L_0000017c43ff3690, L_0000017c43ff33f0, L_0000017c43ff3e70;
LS_0000017c43fbe9f0_0_12 .concat8 [ 1 1 1 1], L_0000017c43ff4570, L_0000017c43ff5bc0, L_0000017c43ff6250, L_0000017c43ff5b50;
LS_0000017c43fbe9f0_0_16 .concat8 [ 1 1 1 1], L_0000017c43ff5d80, L_0000017c43ff4f80, L_0000017c43ff4ff0, L_0000017c43ff4b20;
LS_0000017c43fbe9f0_0_20 .concat8 [ 1 1 1 1], L_0000017c43ff4dc0, L_0000017c43ff55a0, L_0000017c43ff5370, L_0000017c43ff7360;
LS_0000017c43fbe9f0_0_24 .concat8 [ 1 1 1 1], L_0000017c43ff6c60, L_0000017c43ff7c20, L_0000017c43ff71a0, L_0000017c43ff8010;
LS_0000017c43fbe9f0_0_28 .concat8 [ 1 1 1 1], L_0000017c43ff6720, L_0000017c43ff7280, L_0000017c43ff7520, L_0000017c43ff8080;
LS_0000017c43fbe9f0_0_32 .concat8 [ 1 0 0 0], L_0000017c43ff7440;
LS_0000017c43fbe9f0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fbe9f0_0_0, LS_0000017c43fbe9f0_0_4, LS_0000017c43fbe9f0_0_8, LS_0000017c43fbe9f0_0_12;
LS_0000017c43fbe9f0_1_4 .concat8 [ 4 4 4 4], LS_0000017c43fbe9f0_0_16, LS_0000017c43fbe9f0_0_20, LS_0000017c43fbe9f0_0_24, LS_0000017c43fbe9f0_0_28;
LS_0000017c43fbe9f0_1_8 .concat8 [ 1 0 0 0], LS_0000017c43fbe9f0_0_32;
L_0000017c43fbe9f0 .concat8 [ 16 16 1 0], LS_0000017c43fbe9f0_1_0, LS_0000017c43fbe9f0_1_4, LS_0000017c43fbe9f0_1_8;
LS_0000017c43fbea90_0_0 .concat8 [ 1 1 1 1], L_0000017c43ff7b40, L_0000017c43ff2040, L_0000017c43ff2120, L_0000017c43ff46c0;
LS_0000017c43fbea90_0_4 .concat8 [ 1 1 1 1], L_0000017c43ff3ee0, L_0000017c43ff3460, L_0000017c43ff2f20, L_0000017c43ff3620;
LS_0000017c43fbea90_0_8 .concat8 [ 1 1 1 1], L_0000017c43ff3770, L_0000017c43ff32a0, L_0000017c43ff3d90, L_0000017c43ff41f0;
LS_0000017c43fbea90_0_12 .concat8 [ 1 1 1 1], L_0000017c43ff4030, L_0000017c43ff62c0, L_0000017c43ff5ca0, L_0000017c43ff51b0;
LS_0000017c43fbea90_0_16 .concat8 [ 1 1 1 1], L_0000017c43ff4e30, L_0000017c43ff4c00, L_0000017c43ff5d10, L_0000017c43ff54c0;
LS_0000017c43fbea90_0_20 .concat8 [ 1 1 1 1], L_0000017c43ff5ed0, L_0000017c43ff5680, L_0000017c43ff6170, L_0000017c43ff56f0;
LS_0000017c43fbea90_0_24 .concat8 [ 1 1 1 1], L_0000017c43ff6e20, L_0000017c43ff7fa0, L_0000017c43ff7de0, L_0000017c43ff6f00;
LS_0000017c43fbea90_0_28 .concat8 [ 1 1 1 1], L_0000017c43ff7ec0, L_0000017c43ff6d40, L_0000017c43ff7980, L_0000017c43ff72f0;
LS_0000017c43fbea90_0_32 .concat8 [ 1 1 0 0], L_0000017c43ff79f0, L_0000017c43ff7600;
LS_0000017c43fbea90_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fbea90_0_0, LS_0000017c43fbea90_0_4, LS_0000017c43fbea90_0_8, LS_0000017c43fbea90_0_12;
LS_0000017c43fbea90_1_4 .concat8 [ 4 4 4 4], LS_0000017c43fbea90_0_16, LS_0000017c43fbea90_0_20, LS_0000017c43fbea90_0_24, LS_0000017c43fbea90_0_28;
LS_0000017c43fbea90_1_8 .concat8 [ 2 0 0 0], LS_0000017c43fbea90_0_32;
L_0000017c43fbea90 .concat8 [ 16 16 2 0], LS_0000017c43fbea90_1_0, LS_0000017c43fbea90_1_4, LS_0000017c43fbea90_1_8;
L_0000017c43fbf0d0 .part L_0000017c43fbea90, 33, 1;
S_0000017c4332f070 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323ca00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ff26d0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb87d0, C4<0>, C4<0>;
v0000017c432f0c70_0 .net *"_ivl_1", 0 0, L_0000017c43fb87d0;  1 drivers
S_0000017c43331dc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2040 .functor OR 1, L_0000017c43ff2890, L_0000017c43ff2a50, C4<0>, C4<0>;
v0000017c432f04f0_0 .net "S", 0 0, L_0000017c43ff29e0;  1 drivers
v0000017c432efcd0_0 .net "a", 0 0, L_0000017c43fb8a50;  1 drivers
v0000017c432ef7d0_0 .net "b", 0 0, L_0000017c43fb82d0;  1 drivers
v0000017c432ef050_0 .net "c", 0 0, L_0000017c43ff2040;  1 drivers
v0000017c432ef0f0_0 .net "carry_1", 0 0, L_0000017c43ff2890;  1 drivers
v0000017c432f0e50_0 .net "carry_2", 0 0, L_0000017c43ff2a50;  1 drivers
v0000017c432f10d0_0 .net "cin", 0 0, L_0000017c43fb9bd0;  1 drivers
v0000017c432f0130_0 .net "sum_1", 0 0, L_0000017c43ff27b0;  1 drivers
S_0000017c43330c90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43331dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff27b0 .functor XOR 1, L_0000017c43fb8a50, L_0000017c43fb82d0, C4<0>, C4<0>;
L_0000017c43ff2890 .functor AND 1, L_0000017c43fb8a50, L_0000017c43fb82d0, C4<1>, C4<1>;
v0000017c432ef190_0 .net "S", 0 0, L_0000017c43ff27b0;  alias, 1 drivers
v0000017c432f0810_0 .net "a", 0 0, L_0000017c43fb8a50;  alias, 1 drivers
v0000017c432eeab0_0 .net "b", 0 0, L_0000017c43fb82d0;  alias, 1 drivers
v0000017c432ef690_0 .net "c", 0 0, L_0000017c43ff2890;  alias, 1 drivers
S_0000017c4332fe80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43331dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff29e0 .functor XOR 1, L_0000017c43ff27b0, L_0000017c43fb9bd0, C4<0>, C4<0>;
L_0000017c43ff2a50 .functor AND 1, L_0000017c43ff27b0, L_0000017c43fb9bd0, C4<1>, C4<1>;
v0000017c432f0ef0_0 .net "S", 0 0, L_0000017c43ff29e0;  alias, 1 drivers
v0000017c432efeb0_0 .net "a", 0 0, L_0000017c43ff27b0;  alias, 1 drivers
v0000017c432f08b0_0 .net "b", 0 0, L_0000017c43fb9bd0;  alias, 1 drivers
v0000017c432eeb50_0 .net "c", 0 0, L_0000017c43ff2a50;  alias, 1 drivers
S_0000017c43330970 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cc00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ff1240 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb94f0, C4<0>, C4<0>;
v0000017c432f0630_0 .net *"_ivl_1", 0 0, L_0000017c43fb94f0;  1 drivers
S_0000017c43331460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43330970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2120 .functor OR 1, L_0000017c43ff19b0, L_0000017c43ff1d30, C4<0>, C4<0>;
v0000017c432f06d0_0 .net "S", 0 0, L_0000017c43ff1cc0;  1 drivers
v0000017c432f03b0_0 .net "a", 0 0, L_0000017c43fb9950;  1 drivers
v0000017c432efa50_0 .net "b", 0 0, L_0000017c43fb8cd0;  1 drivers
v0000017c432efaf0_0 .net "c", 0 0, L_0000017c43ff2120;  1 drivers
v0000017c432ef550_0 .net "carry_1", 0 0, L_0000017c43ff19b0;  1 drivers
v0000017c432f0950_0 .net "carry_2", 0 0, L_0000017c43ff1d30;  1 drivers
v0000017c432f0450_0 .net "cin", 0 0, L_0000017c43fb84b0;  1 drivers
v0000017c432efff0_0 .net "sum_1", 0 0, L_0000017c43ff2b30;  1 drivers
S_0000017c43331f50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43331460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff2b30 .functor XOR 1, L_0000017c43fb9950, L_0000017c43fb8cd0, C4<0>, C4<0>;
L_0000017c43ff19b0 .functor AND 1, L_0000017c43fb9950, L_0000017c43fb8cd0, C4<1>, C4<1>;
v0000017c432f0310_0 .net "S", 0 0, L_0000017c43ff2b30;  alias, 1 drivers
v0000017c432eff50_0 .net "a", 0 0, L_0000017c43fb9950;  alias, 1 drivers
v0000017c432ef2d0_0 .net "b", 0 0, L_0000017c43fb8cd0;  alias, 1 drivers
v0000017c432f01d0_0 .net "c", 0 0, L_0000017c43ff19b0;  alias, 1 drivers
S_0000017c43330010 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43331460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff1cc0 .functor XOR 1, L_0000017c43ff2b30, L_0000017c43fb84b0, C4<0>, C4<0>;
L_0000017c43ff1d30 .functor AND 1, L_0000017c43ff2b30, L_0000017c43fb84b0, C4<1>, C4<1>;
v0000017c432f0590_0 .net "S", 0 0, L_0000017c43ff1cc0;  alias, 1 drivers
v0000017c432f0270_0 .net "a", 0 0, L_0000017c43ff2b30;  alias, 1 drivers
v0000017c432ef730_0 .net "b", 0 0, L_0000017c43fb84b0;  alias, 1 drivers
v0000017c432ef870_0 .net "c", 0 0, L_0000017c43ff1d30;  alias, 1 drivers
S_0000017c43332d60 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c740 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ff4340 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb7d30, C4<0>, C4<0>;
v0000017c432eebf0_0 .net *"_ivl_1", 0 0, L_0000017c43fb7d30;  1 drivers
S_0000017c4332f390 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43332d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff46c0 .functor OR 1, L_0000017c43ff3850, L_0000017c43ff2dd0, C4<0>, C4<0>;
v0000017c432ef410_0 .net "S", 0 0, L_0000017c43ff47a0;  1 drivers
v0000017c432f0db0_0 .net "a", 0 0, L_0000017c43fb8550;  1 drivers
v0000017c432f0d10_0 .net "b", 0 0, L_0000017c43fb9c70;  1 drivers
v0000017c432ef9b0_0 .net "c", 0 0, L_0000017c43ff46c0;  1 drivers
v0000017c432f0f90_0 .net "carry_1", 0 0, L_0000017c43ff3850;  1 drivers
v0000017c432eed30_0 .net "carry_2", 0 0, L_0000017c43ff2dd0;  1 drivers
v0000017c432ee970_0 .net "cin", 0 0, L_0000017c43fb9b30;  1 drivers
v0000017c432eea10_0 .net "sum_1", 0 0, L_0000017c43ff3a10;  1 drivers
S_0000017c43331140 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4332f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3a10 .functor XOR 1, L_0000017c43fb8550, L_0000017c43fb9c70, C4<0>, C4<0>;
L_0000017c43ff3850 .functor AND 1, L_0000017c43fb8550, L_0000017c43fb9c70, C4<1>, C4<1>;
v0000017c432f0090_0 .net "S", 0 0, L_0000017c43ff3a10;  alias, 1 drivers
v0000017c432f0770_0 .net "a", 0 0, L_0000017c43fb8550;  alias, 1 drivers
v0000017c432f09f0_0 .net "b", 0 0, L_0000017c43fb9c70;  alias, 1 drivers
v0000017c432f0a90_0 .net "c", 0 0, L_0000017c43ff3850;  alias, 1 drivers
S_0000017c4332f6b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4332f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff47a0 .functor XOR 1, L_0000017c43ff3a10, L_0000017c43fb9b30, C4<0>, C4<0>;
L_0000017c43ff2dd0 .functor AND 1, L_0000017c43ff3a10, L_0000017c43fb9b30, C4<1>, C4<1>;
v0000017c432f1030_0 .net "S", 0 0, L_0000017c43ff47a0;  alias, 1 drivers
v0000017c432efd70_0 .net "a", 0 0, L_0000017c43ff3a10;  alias, 1 drivers
v0000017c432f0b30_0 .net "b", 0 0, L_0000017c43fb9b30;  alias, 1 drivers
v0000017c432f0bd0_0 .net "c", 0 0, L_0000017c43ff2dd0;  alias, 1 drivers
S_0000017c4332f840 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cdc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ff30e0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb9590, C4<0>, C4<0>;
v0000017c432f2ed0_0 .net *"_ivl_1", 0 0, L_0000017c43fb9590;  1 drivers
S_0000017c43330b00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4332f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff3ee0 .functor OR 1, L_0000017c43ff38c0, L_0000017c43ff4180, C4<0>, C4<0>;
v0000017c432ef230_0 .net "S", 0 0, L_0000017c43ff3540;  1 drivers
v0000017c432ef370_0 .net "a", 0 0, L_0000017c43fb8190;  1 drivers
v0000017c432ef4b0_0 .net "b", 0 0, L_0000017c43fb9630;  1 drivers
v0000017c432ef5f0_0 .net "c", 0 0, L_0000017c43ff3ee0;  1 drivers
v0000017c432f2d90_0 .net "carry_1", 0 0, L_0000017c43ff38c0;  1 drivers
v0000017c432f18f0_0 .net "carry_2", 0 0, L_0000017c43ff4180;  1 drivers
v0000017c432f1490_0 .net "cin", 0 0, L_0000017c43fb9770;  1 drivers
v0000017c432f2e30_0 .net "sum_1", 0 0, L_0000017c43ff34d0;  1 drivers
S_0000017c4332fcf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43330b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff34d0 .functor XOR 1, L_0000017c43fb8190, L_0000017c43fb9630, C4<0>, C4<0>;
L_0000017c43ff38c0 .functor AND 1, L_0000017c43fb8190, L_0000017c43fb9630, C4<1>, C4<1>;
v0000017c432eec90_0 .net "S", 0 0, L_0000017c43ff34d0;  alias, 1 drivers
v0000017c432efb90_0 .net "a", 0 0, L_0000017c43fb8190;  alias, 1 drivers
v0000017c432eedd0_0 .net "b", 0 0, L_0000017c43fb9630;  alias, 1 drivers
v0000017c432eee70_0 .net "c", 0 0, L_0000017c43ff38c0;  alias, 1 drivers
S_0000017c43330330 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43330b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3540 .functor XOR 1, L_0000017c43ff34d0, L_0000017c43fb9770, C4<0>, C4<0>;
L_0000017c43ff4180 .functor AND 1, L_0000017c43ff34d0, L_0000017c43fb9770, C4<1>, C4<1>;
v0000017c432efc30_0 .net "S", 0 0, L_0000017c43ff3540;  alias, 1 drivers
v0000017c432efe10_0 .net "a", 0 0, L_0000017c43ff34d0;  alias, 1 drivers
v0000017c432eef10_0 .net "b", 0 0, L_0000017c43fb9770;  alias, 1 drivers
v0000017c432eefb0_0 .net "c", 0 0, L_0000017c43ff4180;  alias, 1 drivers
S_0000017c43330e20 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c500 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ff3cb0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb99f0, C4<0>, C4<0>;
v0000017c432f15d0_0 .net *"_ivl_1", 0 0, L_0000017c43fb99f0;  1 drivers
S_0000017c433320e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43330e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff3460 .functor OR 1, L_0000017c43ff45e0, L_0000017c43ff35b0, C4<0>, C4<0>;
v0000017c432f2750_0 .net "S", 0 0, L_0000017c43ff3d20;  1 drivers
v0000017c432f2cf0_0 .net "a", 0 0, L_0000017c43fb7dd0;  1 drivers
v0000017c432f1710_0 .net "b", 0 0, L_0000017c43fb85f0;  1 drivers
v0000017c432f24d0_0 .net "c", 0 0, L_0000017c43ff3460;  1 drivers
v0000017c432f2610_0 .net "carry_1", 0 0, L_0000017c43ff45e0;  1 drivers
v0000017c432f1850_0 .net "carry_2", 0 0, L_0000017c43ff35b0;  1 drivers
v0000017c432f1ad0_0 .net "cin", 0 0, L_0000017c43fb7970;  1 drivers
v0000017c432f30b0_0 .net "sum_1", 0 0, L_0000017c43ff4880;  1 drivers
S_0000017c433328b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433320e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4880 .functor XOR 1, L_0000017c43fb7dd0, L_0000017c43fb85f0, C4<0>, C4<0>;
L_0000017c43ff45e0 .functor AND 1, L_0000017c43fb7dd0, L_0000017c43fb85f0, C4<1>, C4<1>;
v0000017c432f1a30_0 .net "S", 0 0, L_0000017c43ff4880;  alias, 1 drivers
v0000017c432f38d0_0 .net "a", 0 0, L_0000017c43fb7dd0;  alias, 1 drivers
v0000017c432f1b70_0 .net "b", 0 0, L_0000017c43fb85f0;  alias, 1 drivers
v0000017c432f1990_0 .net "c", 0 0, L_0000017c43ff45e0;  alias, 1 drivers
S_0000017c43330fb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433320e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3d20 .functor XOR 1, L_0000017c43ff4880, L_0000017c43fb7970, C4<0>, C4<0>;
L_0000017c43ff35b0 .functor AND 1, L_0000017c43ff4880, L_0000017c43fb7970, C4<1>, C4<1>;
v0000017c432f2570_0 .net "S", 0 0, L_0000017c43ff3d20;  alias, 1 drivers
v0000017c432f2f70_0 .net "a", 0 0, L_0000017c43ff4880;  alias, 1 drivers
v0000017c432f3010_0 .net "b", 0 0, L_0000017c43fb7970;  alias, 1 drivers
v0000017c432f2bb0_0 .net "c", 0 0, L_0000017c43ff35b0;  alias, 1 drivers
S_0000017c433304c0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cf00 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43ff2eb0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb8230, C4<0>, C4<0>;
v0000017c432f2a70_0 .net *"_ivl_1", 0 0, L_0000017c43fb8230;  1 drivers
S_0000017c43332400 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433304c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff2f20 .functor OR 1, L_0000017c43ff3150, L_0000017c43ff4730, C4<0>, C4<0>;
v0000017c432f3290_0 .net "S", 0 0, L_0000017c43ff4650;  1 drivers
v0000017c432f2c50_0 .net "a", 0 0, L_0000017c43fb8f50;  1 drivers
v0000017c432f1d50_0 .net "b", 0 0, L_0000017c43fba0d0;  1 drivers
v0000017c432f3830_0 .net "c", 0 0, L_0000017c43ff2f20;  1 drivers
v0000017c432f29d0_0 .net "carry_1", 0 0, L_0000017c43ff3150;  1 drivers
v0000017c432f21b0_0 .net "carry_2", 0 0, L_0000017c43ff4730;  1 drivers
v0000017c432f1530_0 .net "cin", 0 0, L_0000017c43fb7b50;  1 drivers
v0000017c432f1e90_0 .net "sum_1", 0 0, L_0000017c43ff3700;  1 drivers
S_0000017c433301a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43332400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3700 .functor XOR 1, L_0000017c43fb8f50, L_0000017c43fba0d0, C4<0>, C4<0>;
L_0000017c43ff3150 .functor AND 1, L_0000017c43fb8f50, L_0000017c43fba0d0, C4<1>, C4<1>;
v0000017c432f1c10_0 .net "S", 0 0, L_0000017c43ff3700;  alias, 1 drivers
v0000017c432f1cb0_0 .net "a", 0 0, L_0000017c43fb8f50;  alias, 1 drivers
v0000017c432f3150_0 .net "b", 0 0, L_0000017c43fba0d0;  alias, 1 drivers
v0000017c432f2930_0 .net "c", 0 0, L_0000017c43ff3150;  alias, 1 drivers
S_0000017c43332590 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43332400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4650 .functor XOR 1, L_0000017c43ff3700, L_0000017c43fb7b50, C4<0>, C4<0>;
L_0000017c43ff4730 .functor AND 1, L_0000017c43ff3700, L_0000017c43fb7b50, C4<1>, C4<1>;
v0000017c432f1df0_0 .net "S", 0 0, L_0000017c43ff4650;  alias, 1 drivers
v0000017c432f2250_0 .net "a", 0 0, L_0000017c43ff3700;  alias, 1 drivers
v0000017c432f1170_0 .net "b", 0 0, L_0000017c43fb7b50;  alias, 1 drivers
v0000017c432f31f0_0 .net "c", 0 0, L_0000017c43ff4730;  alias, 1 drivers
S_0000017c43331aa0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c7c0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43ff4420 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb8870, C4<0>, C4<0>;
v0000017c432f3510_0 .net *"_ivl_1", 0 0, L_0000017c43fb8870;  1 drivers
S_0000017c433312d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43331aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff3620 .functor OR 1, L_0000017c43ff31c0, L_0000017c43ff43b0, C4<0>, C4<0>;
v0000017c432f3470_0 .net "S", 0 0, L_0000017c43ff4810;  1 drivers
v0000017c432f2390_0 .net "a", 0 0, L_0000017c43fb9a90;  1 drivers
v0000017c432f26b0_0 .net "b", 0 0, L_0000017c43fb8690;  1 drivers
v0000017c432f27f0_0 .net "c", 0 0, L_0000017c43ff3620;  1 drivers
v0000017c432f1670_0 .net "carry_1", 0 0, L_0000017c43ff31c0;  1 drivers
v0000017c432f1350_0 .net "carry_2", 0 0, L_0000017c43ff43b0;  1 drivers
v0000017c432f2430_0 .net "cin", 0 0, L_0000017c43fb8ff0;  1 drivers
v0000017c432f36f0_0 .net "sum_1", 0 0, L_0000017c43ff3af0;  1 drivers
S_0000017c433315f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433312d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3af0 .functor XOR 1, L_0000017c43fb9a90, L_0000017c43fb8690, C4<0>, C4<0>;
L_0000017c43ff31c0 .functor AND 1, L_0000017c43fb9a90, L_0000017c43fb8690, C4<1>, C4<1>;
v0000017c432f3330_0 .net "S", 0 0, L_0000017c43ff3af0;  alias, 1 drivers
v0000017c432f1f30_0 .net "a", 0 0, L_0000017c43fb9a90;  alias, 1 drivers
v0000017c432f33d0_0 .net "b", 0 0, L_0000017c43fb8690;  alias, 1 drivers
v0000017c432f1fd0_0 .net "c", 0 0, L_0000017c43ff31c0;  alias, 1 drivers
S_0000017c43332720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433312d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4810 .functor XOR 1, L_0000017c43ff3af0, L_0000017c43fb8ff0, C4<0>, C4<0>;
L_0000017c43ff43b0 .functor AND 1, L_0000017c43ff3af0, L_0000017c43fb8ff0, C4<1>, C4<1>;
v0000017c432f2070_0 .net "S", 0 0, L_0000017c43ff4810;  alias, 1 drivers
v0000017c432f2110_0 .net "a", 0 0, L_0000017c43ff3af0;  alias, 1 drivers
v0000017c432f22f0_0 .net "b", 0 0, L_0000017c43fb8ff0;  alias, 1 drivers
v0000017c432f35b0_0 .net "c", 0 0, L_0000017c43ff43b0;  alias, 1 drivers
S_0000017c43332a40 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cc40 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43ff3b60 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fb9090, C4<0>, C4<0>;
v0000017c432f3ab0_0 .net *"_ivl_1", 0 0, L_0000017c43fb9090;  1 drivers
S_0000017c43334b10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43332a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff3770 .functor OR 1, L_0000017c43ff3bd0, L_0000017c43ff3230, C4<0>, C4<0>;
v0000017c432f4730_0 .net "S", 0 0, L_0000017c43ff3000;  1 drivers
v0000017c432f5090_0 .net "a", 0 0, L_0000017c43fbc010;  1 drivers
v0000017c432f4cd0_0 .net "b", 0 0, L_0000017c43fbb1b0;  1 drivers
v0000017c432f5e50_0 .net "c", 0 0, L_0000017c43ff3770;  1 drivers
v0000017c432f5b30_0 .net "carry_1", 0 0, L_0000017c43ff3bd0;  1 drivers
v0000017c432f5630_0 .net "carry_2", 0 0, L_0000017c43ff3230;  1 drivers
v0000017c432f5130_0 .net "cin", 0 0, L_0000017c43fbb570;  1 drivers
v0000017c432f4eb0_0 .net "sum_1", 0 0, L_0000017c43ff3a80;  1 drivers
S_0000017c43336d70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43334b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3a80 .functor XOR 1, L_0000017c43fbc010, L_0000017c43fbb1b0, C4<0>, C4<0>;
L_0000017c43ff3bd0 .functor AND 1, L_0000017c43fbc010, L_0000017c43fbb1b0, C4<1>, C4<1>;
v0000017c432f2b10_0 .net "S", 0 0, L_0000017c43ff3a80;  alias, 1 drivers
v0000017c432f3650_0 .net "a", 0 0, L_0000017c43fbc010;  alias, 1 drivers
v0000017c432f3790_0 .net "b", 0 0, L_0000017c43fbb1b0;  alias, 1 drivers
v0000017c432f2890_0 .net "c", 0 0, L_0000017c43ff3bd0;  alias, 1 drivers
S_0000017c43335790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43334b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3000 .functor XOR 1, L_0000017c43ff3a80, L_0000017c43fbb570, C4<0>, C4<0>;
L_0000017c43ff3230 .functor AND 1, L_0000017c43ff3a80, L_0000017c43fbb570, C4<1>, C4<1>;
v0000017c432f1210_0 .net "S", 0 0, L_0000017c43ff3000;  alias, 1 drivers
v0000017c432f12b0_0 .net "a", 0 0, L_0000017c43ff3a80;  alias, 1 drivers
v0000017c432f13f0_0 .net "b", 0 0, L_0000017c43fbb570;  alias, 1 drivers
v0000017c432f17b0_0 .net "c", 0 0, L_0000017c43ff3230;  alias, 1 drivers
S_0000017c433368c0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c440 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43ff2cf0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbc790, C4<0>, C4<0>;
v0000017c432f4c30_0 .net *"_ivl_1", 0 0, L_0000017c43fbc790;  1 drivers
S_0000017c43336280 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433368c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff32a0 .functor OR 1, L_0000017c43ff2f90, L_0000017c43ff2e40, C4<0>, C4<0>;
v0000017c432f4f50_0 .net "S", 0 0, L_0000017c43ff3c40;  1 drivers
v0000017c432f56d0_0 .net "a", 0 0, L_0000017c43fba990;  1 drivers
v0000017c432f4e10_0 .net "b", 0 0, L_0000017c43fbbe30;  1 drivers
v0000017c432f5ef0_0 .net "c", 0 0, L_0000017c43ff32a0;  1 drivers
v0000017c432f40f0_0 .net "carry_1", 0 0, L_0000017c43ff2f90;  1 drivers
v0000017c432f5810_0 .net "carry_2", 0 0, L_0000017c43ff2e40;  1 drivers
v0000017c432f6030_0 .net "cin", 0 0, L_0000017c43fba8f0;  1 drivers
v0000017c432f5a90_0 .net "sum_1", 0 0, L_0000017c43ff3070;  1 drivers
S_0000017c43334340 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43336280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3070 .functor XOR 1, L_0000017c43fba990, L_0000017c43fbbe30, C4<0>, C4<0>;
L_0000017c43ff2f90 .functor AND 1, L_0000017c43fba990, L_0000017c43fbbe30, C4<1>, C4<1>;
v0000017c432f5270_0 .net "S", 0 0, L_0000017c43ff3070;  alias, 1 drivers
v0000017c432f4550_0 .net "a", 0 0, L_0000017c43fba990;  alias, 1 drivers
v0000017c432f3e70_0 .net "b", 0 0, L_0000017c43fbbe30;  alias, 1 drivers
v0000017c432f5db0_0 .net "c", 0 0, L_0000017c43ff2f90;  alias, 1 drivers
S_0000017c43335ab0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43336280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3c40 .functor XOR 1, L_0000017c43ff3070, L_0000017c43fba8f0, C4<0>, C4<0>;
L_0000017c43ff2e40 .functor AND 1, L_0000017c43ff3070, L_0000017c43fba8f0, C4<1>, C4<1>;
v0000017c432f5f90_0 .net "S", 0 0, L_0000017c43ff3c40;  alias, 1 drivers
v0000017c432f4050_0 .net "a", 0 0, L_0000017c43ff3070;  alias, 1 drivers
v0000017c432f5770_0 .net "b", 0 0, L_0000017c43fba8f0;  alias, 1 drivers
v0000017c432f59f0_0 .net "c", 0 0, L_0000017c43ff2e40;  alias, 1 drivers
S_0000017c433352e0 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c980 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43ff3310 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbaf30, C4<0>, C4<0>;
v0000017c432f58b0_0 .net *"_ivl_1", 0 0, L_0000017c43fbaf30;  1 drivers
S_0000017c43333210 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433352e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff3d90 .functor OR 1, L_0000017c43ff3fc0, L_0000017c43ff3380, C4<0>, C4<0>;
v0000017c432f5590_0 .net "S", 0 0, L_0000017c43ff3690;  1 drivers
v0000017c432f5310_0 .net "a", 0 0, L_0000017c43fba210;  1 drivers
v0000017c432f5c70_0 .net "b", 0 0, L_0000017c43fba350;  1 drivers
v0000017c432f54f0_0 .net "c", 0 0, L_0000017c43ff3d90;  1 drivers
v0000017c432f45f0_0 .net "carry_1", 0 0, L_0000017c43ff3fc0;  1 drivers
v0000017c432f3bf0_0 .net "carry_2", 0 0, L_0000017c43ff3380;  1 drivers
v0000017c432f4370_0 .net "cin", 0 0, L_0000017c43fba2b0;  1 drivers
v0000017c432f4230_0 .net "sum_1", 0 0, L_0000017c43ff42d0;  1 drivers
S_0000017c43334980 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43333210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff42d0 .functor XOR 1, L_0000017c43fba210, L_0000017c43fba350, C4<0>, C4<0>;
L_0000017c43ff3fc0 .functor AND 1, L_0000017c43fba210, L_0000017c43fba350, C4<1>, C4<1>;
v0000017c432f60d0_0 .net "S", 0 0, L_0000017c43ff42d0;  alias, 1 drivers
v0000017c432f5bd0_0 .net "a", 0 0, L_0000017c43fba210;  alias, 1 drivers
v0000017c432f5950_0 .net "b", 0 0, L_0000017c43fba350;  alias, 1 drivers
v0000017c432f4190_0 .net "c", 0 0, L_0000017c43ff3fc0;  alias, 1 drivers
S_0000017c43336410 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43333210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3690 .functor XOR 1, L_0000017c43ff42d0, L_0000017c43fba2b0, C4<0>, C4<0>;
L_0000017c43ff3380 .functor AND 1, L_0000017c43ff42d0, L_0000017c43fba2b0, C4<1>, C4<1>;
v0000017c432f51d0_0 .net "S", 0 0, L_0000017c43ff3690;  alias, 1 drivers
v0000017c432f47d0_0 .net "a", 0 0, L_0000017c43ff42d0;  alias, 1 drivers
v0000017c432f3c90_0 .net "b", 0 0, L_0000017c43fba2b0;  alias, 1 drivers
v0000017c432f3970_0 .net "c", 0 0, L_0000017c43ff3380;  alias, 1 drivers
S_0000017c43333e90 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c840 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43ff37e0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbb610, C4<0>, C4<0>;
v0000017c432f3f10_0 .net *"_ivl_1", 0 0, L_0000017c43fbb610;  1 drivers
S_0000017c433341b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43333e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff41f0 .functor OR 1, L_0000017c43ff4490, L_0000017c43ff4500, C4<0>, C4<0>;
v0000017c432f4690_0 .net "S", 0 0, L_0000017c43ff33f0;  1 drivers
v0000017c432f4910_0 .net "a", 0 0, L_0000017c43fbc1f0;  1 drivers
v0000017c432f5450_0 .net "b", 0 0, L_0000017c43fbc650;  1 drivers
v0000017c432f3b50_0 .net "c", 0 0, L_0000017c43ff41f0;  1 drivers
v0000017c432f3fb0_0 .net "carry_1", 0 0, L_0000017c43ff4490;  1 drivers
v0000017c432f4410_0 .net "carry_2", 0 0, L_0000017c43ff4500;  1 drivers
v0000017c432f4a50_0 .net "cin", 0 0, L_0000017c43fbbc50;  1 drivers
v0000017c432f3dd0_0 .net "sum_1", 0 0, L_0000017c43ff2d60;  1 drivers
S_0000017c43334ca0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433341b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff2d60 .functor XOR 1, L_0000017c43fbc1f0, L_0000017c43fbc650, C4<0>, C4<0>;
L_0000017c43ff4490 .functor AND 1, L_0000017c43fbc1f0, L_0000017c43fbc650, C4<1>, C4<1>;
v0000017c432f4ff0_0 .net "S", 0 0, L_0000017c43ff2d60;  alias, 1 drivers
v0000017c432f4870_0 .net "a", 0 0, L_0000017c43fbc1f0;  alias, 1 drivers
v0000017c432f5d10_0 .net "b", 0 0, L_0000017c43fbc650;  alias, 1 drivers
v0000017c432f42d0_0 .net "c", 0 0, L_0000017c43ff4490;  alias, 1 drivers
S_0000017c43334020 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433341b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff33f0 .functor XOR 1, L_0000017c43ff2d60, L_0000017c43fbbc50, C4<0>, C4<0>;
L_0000017c43ff4500 .functor AND 1, L_0000017c43ff2d60, L_0000017c43fbbc50, C4<1>, C4<1>;
v0000017c432f4d70_0 .net "S", 0 0, L_0000017c43ff33f0;  alias, 1 drivers
v0000017c432f3d30_0 .net "a", 0 0, L_0000017c43ff2d60;  alias, 1 drivers
v0000017c432f53b0_0 .net "b", 0 0, L_0000017c43fbbc50;  alias, 1 drivers
v0000017c432f3a10_0 .net "c", 0 0, L_0000017c43ff4500;  alias, 1 drivers
S_0000017c43335c40 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cd40 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43ff3930 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbc5b0, C4<0>, C4<0>;
v0000017c432f7f70_0 .net *"_ivl_1", 0 0, L_0000017c43fbc5b0;  1 drivers
S_0000017c433344d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43335c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff4030 .functor OR 1, L_0000017c43ff39a0, L_0000017c43ff3e00, C4<0>, C4<0>;
v0000017c432f80b0_0 .net "S", 0 0, L_0000017c43ff3e70;  1 drivers
v0000017c432f7c50_0 .net "a", 0 0, L_0000017c43fbc8d0;  1 drivers
v0000017c432f72f0_0 .net "b", 0 0, L_0000017c43fba170;  1 drivers
v0000017c432f76b0_0 .net "c", 0 0, L_0000017c43ff4030;  1 drivers
v0000017c432f83d0_0 .net "carry_1", 0 0, L_0000017c43ff39a0;  1 drivers
v0000017c432f65d0_0 .net "carry_2", 0 0, L_0000017c43ff3e00;  1 drivers
v0000017c432f7750_0 .net "cin", 0 0, L_0000017c43fba710;  1 drivers
v0000017c432f6c10_0 .net "sum_1", 0 0, L_0000017c43ff3f50;  1 drivers
S_0000017c43334660 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3f50 .functor XOR 1, L_0000017c43fbc8d0, L_0000017c43fba170, C4<0>, C4<0>;
L_0000017c43ff39a0 .functor AND 1, L_0000017c43fbc8d0, L_0000017c43fba170, C4<1>, C4<1>;
v0000017c432f49b0_0 .net "S", 0 0, L_0000017c43ff3f50;  alias, 1 drivers
v0000017c432f44b0_0 .net "a", 0 0, L_0000017c43fbc8d0;  alias, 1 drivers
v0000017c432f4af0_0 .net "b", 0 0, L_0000017c43fba170;  alias, 1 drivers
v0000017c432f4b90_0 .net "c", 0 0, L_0000017c43ff39a0;  alias, 1 drivers
S_0000017c43335470 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433344d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff3e70 .functor XOR 1, L_0000017c43ff3f50, L_0000017c43fba710, C4<0>, C4<0>;
L_0000017c43ff3e00 .functor AND 1, L_0000017c43ff3f50, L_0000017c43fba710, C4<1>, C4<1>;
v0000017c432f7b10_0 .net "S", 0 0, L_0000017c43ff3e70;  alias, 1 drivers
v0000017c432f6b70_0 .net "a", 0 0, L_0000017c43ff3f50;  alias, 1 drivers
v0000017c432f6cb0_0 .net "b", 0 0, L_0000017c43fba710;  alias, 1 drivers
v0000017c432f7110_0 .net "c", 0 0, L_0000017c43ff3e00;  alias, 1 drivers
S_0000017c43333080 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c5c0 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43ff40a0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbae90, C4<0>, C4<0>;
v0000017c432f6490_0 .net *"_ivl_1", 0 0, L_0000017c43fbae90;  1 drivers
S_0000017c43335920 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43333080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff62c0 .functor OR 1, L_0000017c43ff4260, L_0000017c43ff61e0, C4<0>, C4<0>;
v0000017c432f7070_0 .net "S", 0 0, L_0000017c43ff4570;  1 drivers
v0000017c432f7390_0 .net "a", 0 0, L_0000017c43fbb390;  1 drivers
v0000017c432f6df0_0 .net "b", 0 0, L_0000017c43fbb6b0;  1 drivers
v0000017c432f8290_0 .net "c", 0 0, L_0000017c43ff62c0;  1 drivers
v0000017c432f8010_0 .net "carry_1", 0 0, L_0000017c43ff4260;  1 drivers
v0000017c432f6350_0 .net "carry_2", 0 0, L_0000017c43ff61e0;  1 drivers
v0000017c432f8330_0 .net "cin", 0 0, L_0000017c43fbafd0;  1 drivers
v0000017c432f7e30_0 .net "sum_1", 0 0, L_0000017c43ff4110;  1 drivers
S_0000017c43335600 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43335920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4110 .functor XOR 1, L_0000017c43fbb390, L_0000017c43fbb6b0, C4<0>, C4<0>;
L_0000017c43ff4260 .functor AND 1, L_0000017c43fbb390, L_0000017c43fbb6b0, C4<1>, C4<1>;
v0000017c432f6850_0 .net "S", 0 0, L_0000017c43ff4110;  alias, 1 drivers
v0000017c432f7ed0_0 .net "a", 0 0, L_0000017c43fbb390;  alias, 1 drivers
v0000017c432f6d50_0 .net "b", 0 0, L_0000017c43fbb6b0;  alias, 1 drivers
v0000017c432f71b0_0 .net "c", 0 0, L_0000017c43ff4260;  alias, 1 drivers
S_0000017c433339e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43335920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4570 .functor XOR 1, L_0000017c43ff4110, L_0000017c43fbafd0, C4<0>, C4<0>;
L_0000017c43ff61e0 .functor AND 1, L_0000017c43ff4110, L_0000017c43fbafd0, C4<1>, C4<1>;
v0000017c432f7430_0 .net "S", 0 0, L_0000017c43ff4570;  alias, 1 drivers
v0000017c432f7250_0 .net "a", 0 0, L_0000017c43ff4110;  alias, 1 drivers
v0000017c432f6170_0 .net "b", 0 0, L_0000017c43fbafd0;  alias, 1 drivers
v0000017c432f62b0_0 .net "c", 0 0, L_0000017c43ff61e0;  alias, 1 drivers
S_0000017c43333530 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cd00 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43ff4ea0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbbcf0, C4<0>, C4<0>;
v0000017c432f81f0_0 .net *"_ivl_1", 0 0, L_0000017c43fbbcf0;  1 drivers
S_0000017c43335150 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43333530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff5ca0 .functor OR 1, L_0000017c43ff5fb0, L_0000017c43ff6410, C4<0>, C4<0>;
v0000017c432f7cf0_0 .net "S", 0 0, L_0000017c43ff5bc0;  1 drivers
v0000017c432f79d0_0 .net "a", 0 0, L_0000017c43fba3f0;  1 drivers
v0000017c432f6530_0 .net "b", 0 0, L_0000017c43fbbb10;  1 drivers
v0000017c432f7d90_0 .net "c", 0 0, L_0000017c43ff5ca0;  1 drivers
v0000017c432f77f0_0 .net "carry_1", 0 0, L_0000017c43ff5fb0;  1 drivers
v0000017c432f8150_0 .net "carry_2", 0 0, L_0000017c43ff6410;  1 drivers
v0000017c432f8830_0 .net "cin", 0 0, L_0000017c43fbba70;  1 drivers
v0000017c432f7a70_0 .net "sum_1", 0 0, L_0000017c43ff5060;  1 drivers
S_0000017c433365a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43335150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5060 .functor XOR 1, L_0000017c43fba3f0, L_0000017c43fbbb10, C4<0>, C4<0>;
L_0000017c43ff5fb0 .functor AND 1, L_0000017c43fba3f0, L_0000017c43fbbb10, C4<1>, C4<1>;
v0000017c432f6e90_0 .net "S", 0 0, L_0000017c43ff5060;  alias, 1 drivers
v0000017c432f63f0_0 .net "a", 0 0, L_0000017c43fba3f0;  alias, 1 drivers
v0000017c432f7bb0_0 .net "b", 0 0, L_0000017c43fbbb10;  alias, 1 drivers
v0000017c432f68f0_0 .net "c", 0 0, L_0000017c43ff5fb0;  alias, 1 drivers
S_0000017c43335dd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43335150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5bc0 .functor XOR 1, L_0000017c43ff5060, L_0000017c43fbba70, C4<0>, C4<0>;
L_0000017c43ff6410 .functor AND 1, L_0000017c43ff5060, L_0000017c43fbba70, C4<1>, C4<1>;
v0000017c432f6f30_0 .net "S", 0 0, L_0000017c43ff5bc0;  alias, 1 drivers
v0000017c432f8470_0 .net "a", 0 0, L_0000017c43ff5060;  alias, 1 drivers
v0000017c432f6670_0 .net "b", 0 0, L_0000017c43fbba70;  alias, 1 drivers
v0000017c432f8790_0 .net "c", 0 0, L_0000017c43ff6410;  alias, 1 drivers
S_0000017c43335f60 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cd80 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43ff5c30 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbbed0, C4<0>, C4<0>;
v0000017c432f7930_0 .net *"_ivl_1", 0 0, L_0000017c43fbbed0;  1 drivers
S_0000017c43333b70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43335f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff51b0 .functor OR 1, L_0000017c43ff6100, L_0000017c43ff5220, C4<0>, C4<0>;
v0000017c432f7570_0 .net "S", 0 0, L_0000017c43ff6250;  1 drivers
v0000017c432f86f0_0 .net "a", 0 0, L_0000017c43fbac10;  1 drivers
v0000017c432f7890_0 .net "b", 0 0, L_0000017c43fbb070;  1 drivers
v0000017c432f88d0_0 .net "c", 0 0, L_0000017c43ff51b0;  1 drivers
v0000017c432f6210_0 .net "carry_1", 0 0, L_0000017c43ff6100;  1 drivers
v0000017c432f6710_0 .net "carry_2", 0 0, L_0000017c43ff5220;  1 drivers
v0000017c432f6ad0_0 .net "cin", 0 0, L_0000017c43fba5d0;  1 drivers
v0000017c432f6990_0 .net "sum_1", 0 0, L_0000017c43ff5990;  1 drivers
S_0000017c433360f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43333b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5990 .functor XOR 1, L_0000017c43fbac10, L_0000017c43fbb070, C4<0>, C4<0>;
L_0000017c43ff6100 .functor AND 1, L_0000017c43fbac10, L_0000017c43fbb070, C4<1>, C4<1>;
v0000017c432f67b0_0 .net "S", 0 0, L_0000017c43ff5990;  alias, 1 drivers
v0000017c432f6a30_0 .net "a", 0 0, L_0000017c43fbac10;  alias, 1 drivers
v0000017c432f8510_0 .net "b", 0 0, L_0000017c43fbb070;  alias, 1 drivers
v0000017c432f7610_0 .net "c", 0 0, L_0000017c43ff6100;  alias, 1 drivers
S_0000017c43334e30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43333b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff6250 .functor XOR 1, L_0000017c43ff5990, L_0000017c43fba5d0, C4<0>, C4<0>;
L_0000017c43ff5220 .functor AND 1, L_0000017c43ff5990, L_0000017c43fba5d0, C4<1>, C4<1>;
v0000017c432f6fd0_0 .net "S", 0 0, L_0000017c43ff6250;  alias, 1 drivers
v0000017c432f85b0_0 .net "a", 0 0, L_0000017c43ff5990;  alias, 1 drivers
v0000017c432f74d0_0 .net "b", 0 0, L_0000017c43fba5d0;  alias, 1 drivers
v0000017c432f8650_0 .net "c", 0 0, L_0000017c43ff5220;  alias, 1 drivers
S_0000017c43336730 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c780 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43ff49d0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbb430, C4<0>, C4<0>;
v0000017c432fa810_0 .net *"_ivl_1", 0 0, L_0000017c43fbb430;  1 drivers
S_0000017c433333a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43336730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff4e30 .functor OR 1, L_0000017c43ff4f10, L_0000017c43ff5a00, C4<0>, C4<0>;
v0000017c432f9870_0 .net "S", 0 0, L_0000017c43ff5b50;  1 drivers
v0000017c432f9ff0_0 .net "a", 0 0, L_0000017c43fbc6f0;  1 drivers
v0000017c432fa090_0 .net "b", 0 0, L_0000017c43fbc0b0;  1 drivers
v0000017c432f99b0_0 .net "c", 0 0, L_0000017c43ff4e30;  1 drivers
v0000017c432f9d70_0 .net "carry_1", 0 0, L_0000017c43ff4f10;  1 drivers
v0000017c432fb030_0 .net "carry_2", 0 0, L_0000017c43ff5a00;  1 drivers
v0000017c432f9190_0 .net "cin", 0 0, L_0000017c43fbb110;  1 drivers
v0000017c432f9a50_0 .net "sum_1", 0 0, L_0000017c43ff4ab0;  1 drivers
S_0000017c43336a50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433333a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4ab0 .functor XOR 1, L_0000017c43fbc6f0, L_0000017c43fbc0b0, C4<0>, C4<0>;
L_0000017c43ff4f10 .functor AND 1, L_0000017c43fbc6f0, L_0000017c43fbc0b0, C4<1>, C4<1>;
v0000017c432fa130_0 .net "S", 0 0, L_0000017c43ff4ab0;  alias, 1 drivers
v0000017c432f9050_0 .net "a", 0 0, L_0000017c43fbc6f0;  alias, 1 drivers
v0000017c432fa950_0 .net "b", 0 0, L_0000017c43fbc0b0;  alias, 1 drivers
v0000017c432f9af0_0 .net "c", 0 0, L_0000017c43ff4f10;  alias, 1 drivers
S_0000017c43336be0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433333a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5b50 .functor XOR 1, L_0000017c43ff4ab0, L_0000017c43fbb110, C4<0>, C4<0>;
L_0000017c43ff5a00 .functor AND 1, L_0000017c43ff4ab0, L_0000017c43fbb110, C4<1>, C4<1>;
v0000017c432f9410_0 .net "S", 0 0, L_0000017c43ff5b50;  alias, 1 drivers
v0000017c432f9910_0 .net "a", 0 0, L_0000017c43ff4ab0;  alias, 1 drivers
v0000017c432f9b90_0 .net "b", 0 0, L_0000017c43fbb110;  alias, 1 drivers
v0000017c432f9c30_0 .net "c", 0 0, L_0000017c43ff5a00;  alias, 1 drivers
S_0000017c433336c0 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cf40 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43ff53e0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbb250, C4<0>, C4<0>;
v0000017c432fa270_0 .net *"_ivl_1", 0 0, L_0000017c43fbb250;  1 drivers
S_0000017c43333850 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433336c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff4c00 .functor OR 1, L_0000017c43ff4d50, L_0000017c43ff5760, C4<0>, C4<0>;
v0000017c432f9550_0 .net "S", 0 0, L_0000017c43ff5d80;  1 drivers
v0000017c432fa590_0 .net "a", 0 0, L_0000017c43fbbbb0;  1 drivers
v0000017c432f95f0_0 .net "b", 0 0, L_0000017c43fba850;  1 drivers
v0000017c432f9cd0_0 .net "c", 0 0, L_0000017c43ff4c00;  1 drivers
v0000017c432f97d0_0 .net "carry_1", 0 0, L_0000017c43ff4d50;  1 drivers
v0000017c432f9f50_0 .net "carry_2", 0 0, L_0000017c43ff5760;  1 drivers
v0000017c432fa630_0 .net "cin", 0 0, L_0000017c43fbc830;  1 drivers
v0000017c432fa1d0_0 .net "sum_1", 0 0, L_0000017c43ff4a40;  1 drivers
S_0000017c43333d00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43333850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4a40 .functor XOR 1, L_0000017c43fbbbb0, L_0000017c43fba850, C4<0>, C4<0>;
L_0000017c43ff4d50 .functor AND 1, L_0000017c43fbbbb0, L_0000017c43fba850, C4<1>, C4<1>;
v0000017c432f9eb0_0 .net "S", 0 0, L_0000017c43ff4a40;  alias, 1 drivers
v0000017c432fa8b0_0 .net "a", 0 0, L_0000017c43fbbbb0;  alias, 1 drivers
v0000017c432f8b50_0 .net "b", 0 0, L_0000017c43fba850;  alias, 1 drivers
v0000017c432fa450_0 .net "c", 0 0, L_0000017c43ff4d50;  alias, 1 drivers
S_0000017c433347f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43333850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5d80 .functor XOR 1, L_0000017c43ff4a40, L_0000017c43fbc830, C4<0>, C4<0>;
L_0000017c43ff5760 .functor AND 1, L_0000017c43ff4a40, L_0000017c43fbc830, C4<1>, C4<1>;
v0000017c432fa310_0 .net "S", 0 0, L_0000017c43ff5d80;  alias, 1 drivers
v0000017c432f90f0_0 .net "a", 0 0, L_0000017c43ff4a40;  alias, 1 drivers
v0000017c432fae50_0 .net "b", 0 0, L_0000017c43fbc830;  alias, 1 drivers
v0000017c432fa4f0_0 .net "c", 0 0, L_0000017c43ff5760;  alias, 1 drivers
S_0000017c43334fc0 .scope generate, "genblk1[17]" "genblk1[17]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323ce00 .param/l "i" 0 2 243, +C4<010001>;
L_0000017c43ff5300 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbb4d0, C4<0>, C4<0>;
v0000017c432f9230_0 .net *"_ivl_1", 0 0, L_0000017c43fbb4d0;  1 drivers
S_0000017c4333d7b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43334fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff5d10 .functor OR 1, L_0000017c43ff5a70, L_0000017c43ff6020, C4<0>, C4<0>;
v0000017c432f9e10_0 .net "S", 0 0, L_0000017c43ff4f80;  1 drivers
v0000017c432faa90_0 .net "a", 0 0, L_0000017c43fbc150;  1 drivers
v0000017c432fab30_0 .net "b", 0 0, L_0000017c43fbb750;  1 drivers
v0000017c432fabd0_0 .net "c", 0 0, L_0000017c43ff5d10;  1 drivers
v0000017c432fadb0_0 .net "carry_1", 0 0, L_0000017c43ff5a70;  1 drivers
v0000017c432fac70_0 .net "carry_2", 0 0, L_0000017c43ff6020;  1 drivers
v0000017c432faef0_0 .net "cin", 0 0, L_0000017c43fbc290;  1 drivers
v0000017c432fad10_0 .net "sum_1", 0 0, L_0000017c43ff5450;  1 drivers
S_0000017c4333e8e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5450 .functor XOR 1, L_0000017c43fbc150, L_0000017c43fbb750, C4<0>, C4<0>;
L_0000017c43ff5a70 .functor AND 1, L_0000017c43fbc150, L_0000017c43fbb750, C4<1>, C4<1>;
v0000017c432fa3b0_0 .net "S", 0 0, L_0000017c43ff5450;  alias, 1 drivers
v0000017c432f9690_0 .net "a", 0 0, L_0000017c43fbc150;  alias, 1 drivers
v0000017c432f9730_0 .net "b", 0 0, L_0000017c43fbb750;  alias, 1 drivers
v0000017c432fa6d0_0 .net "c", 0 0, L_0000017c43ff5a70;  alias, 1 drivers
S_0000017c4333e2a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4f80 .functor XOR 1, L_0000017c43ff5450, L_0000017c43fbc290, C4<0>, C4<0>;
L_0000017c43ff6020 .functor AND 1, L_0000017c43ff5450, L_0000017c43fbc290, C4<1>, C4<1>;
v0000017c432fa770_0 .net "S", 0 0, L_0000017c43ff4f80;  alias, 1 drivers
v0000017c432fa9f0_0 .net "a", 0 0, L_0000017c43ff5450;  alias, 1 drivers
v0000017c432f9370_0 .net "b", 0 0, L_0000017c43fbc290;  alias, 1 drivers
v0000017c432f94b0_0 .net "c", 0 0, L_0000017c43ff6020;  alias, 1 drivers
S_0000017c4333e430 .scope generate, "genblk1[18]" "genblk1[18]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d340 .param/l "i" 0 2 243, +C4<010010>;
L_0000017c43ff48f0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbb7f0, C4<0>, C4<0>;
v0000017c432fbfd0_0 .net *"_ivl_1", 0 0, L_0000017c43fbb7f0;  1 drivers
S_0000017c4333ec00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333e430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff54c0 .functor OR 1, L_0000017c43ff5530, L_0000017c43ff57d0, C4<0>, C4<0>;
v0000017c432f8d30_0 .net "S", 0 0, L_0000017c43ff4ff0;  1 drivers
v0000017c432f8dd0_0 .net "a", 0 0, L_0000017c43fbbd90;  1 drivers
v0000017c432f8e70_0 .net "b", 0 0, L_0000017c43fbb930;  1 drivers
v0000017c432f8f10_0 .net "c", 0 0, L_0000017c43ff54c0;  1 drivers
v0000017c432f8fb0_0 .net "carry_1", 0 0, L_0000017c43ff5530;  1 drivers
v0000017c432fd010_0 .net "carry_2", 0 0, L_0000017c43ff57d0;  1 drivers
v0000017c432fd650_0 .net "cin", 0 0, L_0000017c43fbb2f0;  1 drivers
v0000017c432fd330_0 .net "sum_1", 0 0, L_0000017c43ff4ce0;  1 drivers
S_0000017c4333e750 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4ce0 .functor XOR 1, L_0000017c43fbbd90, L_0000017c43fbb930, C4<0>, C4<0>;
L_0000017c43ff5530 .functor AND 1, L_0000017c43fbbd90, L_0000017c43fbb930, C4<1>, C4<1>;
v0000017c432faf90_0 .net "S", 0 0, L_0000017c43ff4ce0;  alias, 1 drivers
v0000017c432f92d0_0 .net "a", 0 0, L_0000017c43fbbd90;  alias, 1 drivers
v0000017c432fb0d0_0 .net "b", 0 0, L_0000017c43fbb930;  alias, 1 drivers
v0000017c432f8970_0 .net "c", 0 0, L_0000017c43ff5530;  alias, 1 drivers
S_0000017c4333ddf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4ff0 .functor XOR 1, L_0000017c43ff4ce0, L_0000017c43fbb2f0, C4<0>, C4<0>;
L_0000017c43ff57d0 .functor AND 1, L_0000017c43ff4ce0, L_0000017c43fbb2f0, C4<1>, C4<1>;
v0000017c432f8a10_0 .net "S", 0 0, L_0000017c43ff4ff0;  alias, 1 drivers
v0000017c432f8ab0_0 .net "a", 0 0, L_0000017c43ff4ce0;  alias, 1 drivers
v0000017c432f8bf0_0 .net "b", 0 0, L_0000017c43fbb2f0;  alias, 1 drivers
v0000017c432f8c90_0 .net "c", 0 0, L_0000017c43ff57d0;  alias, 1 drivers
S_0000017c4333ea70 .scope generate, "genblk1[19]" "genblk1[19]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c400 .param/l "i" 0 2 243, +C4<010011>;
L_0000017c43ff50d0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fba670, C4<0>, C4<0>;
v0000017c432fb850_0 .net *"_ivl_1", 0 0, L_0000017c43fba670;  1 drivers
S_0000017c4333ed90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff5ed0 .functor OR 1, L_0000017c43ff4960, L_0000017c43ff4b90, C4<0>, C4<0>;
v0000017c432fb170_0 .net "S", 0 0, L_0000017c43ff4b20;  1 drivers
v0000017c432fccf0_0 .net "a", 0 0, L_0000017c43fbc330;  1 drivers
v0000017c432fc9d0_0 .net "b", 0 0, L_0000017c43fbb9d0;  1 drivers
v0000017c432fb670_0 .net "c", 0 0, L_0000017c43ff5ed0;  1 drivers
v0000017c432fb8f0_0 .net "carry_1", 0 0, L_0000017c43ff4960;  1 drivers
v0000017c432fc750_0 .net "carry_2", 0 0, L_0000017c43ff4b90;  1 drivers
v0000017c432fbb70_0 .net "cin", 0 0, L_0000017c43fba7b0;  1 drivers
v0000017c432fbad0_0 .net "sum_1", 0 0, L_0000017c43ff5840;  1 drivers
S_0000017c4333e5c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5840 .functor XOR 1, L_0000017c43fbc330, L_0000017c43fbb9d0, C4<0>, C4<0>;
L_0000017c43ff4960 .functor AND 1, L_0000017c43fbc330, L_0000017c43fbb9d0, C4<1>, C4<1>;
v0000017c432fb530_0 .net "S", 0 0, L_0000017c43ff5840;  alias, 1 drivers
v0000017c432fbdf0_0 .net "a", 0 0, L_0000017c43fbc330;  alias, 1 drivers
v0000017c432fb3f0_0 .net "b", 0 0, L_0000017c43fbb9d0;  alias, 1 drivers
v0000017c432fcb10_0 .net "c", 0 0, L_0000017c43ff4960;  alias, 1 drivers
S_0000017c4333d490 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4b20 .functor XOR 1, L_0000017c43ff5840, L_0000017c43fba7b0, C4<0>, C4<0>;
L_0000017c43ff4b90 .functor AND 1, L_0000017c43ff5840, L_0000017c43fba7b0, C4<1>, C4<1>;
v0000017c432fd1f0_0 .net "S", 0 0, L_0000017c43ff4b20;  alias, 1 drivers
v0000017c432fbf30_0 .net "a", 0 0, L_0000017c43ff5840;  alias, 1 drivers
v0000017c432fd470_0 .net "b", 0 0, L_0000017c43fba7b0;  alias, 1 drivers
v0000017c432fb5d0_0 .net "c", 0 0, L_0000017c43ff4b90;  alias, 1 drivers
S_0000017c4333d620 .scope generate, "genblk1[20]" "genblk1[20]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cf80 .param/l "i" 0 2 243, +C4<010100>;
L_0000017c43ff6090 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fba490, C4<0>, C4<0>;
v0000017c432fced0_0 .net *"_ivl_1", 0 0, L_0000017c43fba490;  1 drivers
S_0000017c4333d940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff5680 .functor OR 1, L_0000017c43ff6330, L_0000017c43ff5df0, C4<0>, C4<0>;
v0000017c432fc570_0 .net "S", 0 0, L_0000017c43ff4dc0;  1 drivers
v0000017c432fce30_0 .net "a", 0 0, L_0000017c43fbb890;  1 drivers
v0000017c432fb990_0 .net "b", 0 0, L_0000017c43fbaa30;  1 drivers
v0000017c432fc110_0 .net "c", 0 0, L_0000017c43ff5680;  1 drivers
v0000017c432fbcb0_0 .net "carry_1", 0 0, L_0000017c43ff6330;  1 drivers
v0000017c432fd3d0_0 .net "carry_2", 0 0, L_0000017c43ff5df0;  1 drivers
v0000017c432fd0b0_0 .net "cin", 0 0, L_0000017c43fbbf70;  1 drivers
v0000017c432fd6f0_0 .net "sum_1", 0 0, L_0000017c43ff4c70;  1 drivers
S_0000017c4333dad0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4c70 .functor XOR 1, L_0000017c43fbb890, L_0000017c43fbaa30, C4<0>, C4<0>;
L_0000017c43ff6330 .functor AND 1, L_0000017c43fbb890, L_0000017c43fbaa30, C4<1>, C4<1>;
v0000017c432fcd90_0 .net "S", 0 0, L_0000017c43ff4c70;  alias, 1 drivers
v0000017c432fb7b0_0 .net "a", 0 0, L_0000017c43fbb890;  alias, 1 drivers
v0000017c432fba30_0 .net "b", 0 0, L_0000017c43fbaa30;  alias, 1 drivers
v0000017c432fd290_0 .net "c", 0 0, L_0000017c43ff6330;  alias, 1 drivers
S_0000017c4333dc60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff4dc0 .functor XOR 1, L_0000017c43ff4c70, L_0000017c43fbbf70, C4<0>, C4<0>;
L_0000017c43ff5df0 .functor AND 1, L_0000017c43ff4c70, L_0000017c43fbbf70, C4<1>, C4<1>;
v0000017c432fb710_0 .net "S", 0 0, L_0000017c43ff4dc0;  alias, 1 drivers
v0000017c432fc7f0_0 .net "a", 0 0, L_0000017c43ff4c70;  alias, 1 drivers
v0000017c432fc070_0 .net "b", 0 0, L_0000017c43fbbf70;  alias, 1 drivers
v0000017c432fc890_0 .net "c", 0 0, L_0000017c43ff5df0;  alias, 1 drivers
S_0000017c4333df80 .scope generate, "genblk1[21]" "genblk1[21]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323cfc0 .param/l "i" 0 2 243, +C4<010101>;
L_0000017c43ff5ae0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbaad0, C4<0>, C4<0>;
v0000017c432fd830_0 .net *"_ivl_1", 0 0, L_0000017c43fbaad0;  1 drivers
S_0000017c4333e110 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff6170 .functor OR 1, L_0000017c43ff5140, L_0000017c43ff5290, C4<0>, C4<0>;
v0000017c432fc610_0 .net "S", 0 0, L_0000017c43ff55a0;  1 drivers
v0000017c432fd510_0 .net "a", 0 0, L_0000017c43fba530;  1 drivers
v0000017c432fd5b0_0 .net "b", 0 0, L_0000017c43fbab70;  1 drivers
v0000017c432fcbb0_0 .net "c", 0 0, L_0000017c43ff6170;  1 drivers
v0000017c432fbe90_0 .net "carry_1", 0 0, L_0000017c43ff5140;  1 drivers
v0000017c432fd790_0 .net "carry_2", 0 0, L_0000017c43ff5290;  1 drivers
v0000017c432fca70_0 .net "cin", 0 0, L_0000017c43fbc3d0;  1 drivers
v0000017c432fc250_0 .net "sum_1", 0 0, L_0000017c43ff63a0;  1 drivers
S_0000017c4333a100 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff63a0 .functor XOR 1, L_0000017c43fba530, L_0000017c43fbab70, C4<0>, C4<0>;
L_0000017c43ff5140 .functor AND 1, L_0000017c43fba530, L_0000017c43fbab70, C4<1>, C4<1>;
v0000017c432fd150_0 .net "S", 0 0, L_0000017c43ff63a0;  alias, 1 drivers
v0000017c432fcf70_0 .net "a", 0 0, L_0000017c43fba530;  alias, 1 drivers
v0000017c432fc4d0_0 .net "b", 0 0, L_0000017c43fbab70;  alias, 1 drivers
v0000017c432fc1b0_0 .net "c", 0 0, L_0000017c43ff5140;  alias, 1 drivers
S_0000017c43338670 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff55a0 .functor XOR 1, L_0000017c43ff63a0, L_0000017c43fbc3d0, C4<0>, C4<0>;
L_0000017c43ff5290 .functor AND 1, L_0000017c43ff63a0, L_0000017c43fbc3d0, C4<1>, C4<1>;
v0000017c432fc930_0 .net "S", 0 0, L_0000017c43ff55a0;  alias, 1 drivers
v0000017c432fbc10_0 .net "a", 0 0, L_0000017c43ff63a0;  alias, 1 drivers
v0000017c432fbd50_0 .net "b", 0 0, L_0000017c43fbc3d0;  alias, 1 drivers
v0000017c432fcc50_0 .net "c", 0 0, L_0000017c43ff5290;  alias, 1 drivers
S_0000017c4333a290 .scope generate, "genblk1[22]" "genblk1[22]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d040 .param/l "i" 0 2 243, +C4<010110>;
L_0000017c43ff5e60 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbc470, C4<0>, C4<0>;
v0000017c432fdb50_0 .net *"_ivl_1", 0 0, L_0000017c43fbc470;  1 drivers
S_0000017c433376d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff56f0 .functor OR 1, L_0000017c43ff5f40, L_0000017c43ff5610, C4<0>, C4<0>;
v0000017c432fc430_0 .net "S", 0 0, L_0000017c43ff5370;  1 drivers
v0000017c43300030_0 .net "a", 0 0, L_0000017c43fbc510;  1 drivers
v0000017c432fed70_0 .net "b", 0 0, L_0000017c43fbacb0;  1 drivers
v0000017c432ff8b0_0 .net "c", 0 0, L_0000017c43ff56f0;  1 drivers
v0000017c432fe550_0 .net "carry_1", 0 0, L_0000017c43ff5f40;  1 drivers
v0000017c432fde70_0 .net "carry_2", 0 0, L_0000017c43ff5610;  1 drivers
v0000017c432fecd0_0 .net "cin", 0 0, L_0000017c43fbad50;  1 drivers
v0000017c432feeb0_0 .net "sum_1", 0 0, L_0000017c43ff6480;  1 drivers
S_0000017c43337b80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433376d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff6480 .functor XOR 1, L_0000017c43fbc510, L_0000017c43fbacb0, C4<0>, C4<0>;
L_0000017c43ff5f40 .functor AND 1, L_0000017c43fbc510, L_0000017c43fbacb0, C4<1>, C4<1>;
v0000017c432fd8d0_0 .net "S", 0 0, L_0000017c43ff6480;  alias, 1 drivers
v0000017c432fc6b0_0 .net "a", 0 0, L_0000017c43fbc510;  alias, 1 drivers
v0000017c432fc2f0_0 .net "b", 0 0, L_0000017c43fbacb0;  alias, 1 drivers
v0000017c432fb210_0 .net "c", 0 0, L_0000017c43ff5f40;  alias, 1 drivers
S_0000017c43338030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433376d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5370 .functor XOR 1, L_0000017c43ff6480, L_0000017c43fbad50, C4<0>, C4<0>;
L_0000017c43ff5610 .functor AND 1, L_0000017c43ff6480, L_0000017c43fbad50, C4<1>, C4<1>;
v0000017c432fc390_0 .net "S", 0 0, L_0000017c43ff5370;  alias, 1 drivers
v0000017c432fb2b0_0 .net "a", 0 0, L_0000017c43ff6480;  alias, 1 drivers
v0000017c432fb350_0 .net "b", 0 0, L_0000017c43fbad50;  alias, 1 drivers
v0000017c432fb490_0 .net "c", 0 0, L_0000017c43ff5610;  alias, 1 drivers
S_0000017c4333ce50 .scope generate, "genblk1[23]" "genblk1[23]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c580 .param/l "i" 0 2 243, +C4<010111>;
L_0000017c43ff58b0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbadf0, C4<0>, C4<0>;
v0000017c432fee10_0 .net *"_ivl_1", 0 0, L_0000017c43fbadf0;  1 drivers
S_0000017c4333c680 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff6e20 .functor OR 1, L_0000017c43ff6560, L_0000017c43ff7670, C4<0>, C4<0>;
v0000017c432fef50_0 .net "S", 0 0, L_0000017c43ff7360;  1 drivers
v0000017c432fe730_0 .net "a", 0 0, L_0000017c43fbcf10;  1 drivers
v0000017c432ffd10_0 .net "b", 0 0, L_0000017c43fbde10;  1 drivers
v0000017c432fe190_0 .net "c", 0 0, L_0000017c43ff6e20;  1 drivers
v0000017c432ff3b0_0 .net "carry_1", 0 0, L_0000017c43ff6560;  1 drivers
v0000017c432fe370_0 .net "carry_2", 0 0, L_0000017c43ff7670;  1 drivers
v0000017c432fe2d0_0 .net "cin", 0 0, L_0000017c43fbca10;  1 drivers
v0000017c432fdf10_0 .net "sum_1", 0 0, L_0000017c43ff5920;  1 drivers
S_0000017c43337ea0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff5920 .functor XOR 1, L_0000017c43fbcf10, L_0000017c43fbde10, C4<0>, C4<0>;
L_0000017c43ff6560 .functor AND 1, L_0000017c43fbcf10, L_0000017c43fbde10, C4<1>, C4<1>;
v0000017c432ff950_0 .net "S", 0 0, L_0000017c43ff5920;  alias, 1 drivers
v0000017c432feaf0_0 .net "a", 0 0, L_0000017c43fbcf10;  alias, 1 drivers
v0000017c432fe690_0 .net "b", 0 0, L_0000017c43fbde10;  alias, 1 drivers
v0000017c432fe050_0 .net "c", 0 0, L_0000017c43ff6560;  alias, 1 drivers
S_0000017c4333c1d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7360 .functor XOR 1, L_0000017c43ff5920, L_0000017c43fbca10, C4<0>, C4<0>;
L_0000017c43ff7670 .functor AND 1, L_0000017c43ff5920, L_0000017c43fbca10, C4<1>, C4<1>;
v0000017c432fe0f0_0 .net "S", 0 0, L_0000017c43ff7360;  alias, 1 drivers
v0000017c432fe4b0_0 .net "a", 0 0, L_0000017c43ff5920;  alias, 1 drivers
v0000017c432fe5f0_0 .net "b", 0 0, L_0000017c43fbca10;  alias, 1 drivers
v0000017c432fdd30_0 .net "c", 0 0, L_0000017c43ff7670;  alias, 1 drivers
S_0000017c4333bb90 .scope generate, "genblk1[24]" "genblk1[24]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c480 .param/l "i" 0 2 243, +C4<011000>;
L_0000017c43ff7d70 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbe1d0, C4<0>, C4<0>;
v0000017c432ffef0_0 .net *"_ivl_1", 0 0, L_0000017c43fbe1d0;  1 drivers
S_0000017c43339160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff7fa0 .functor OR 1, L_0000017c43ff7750, L_0000017c43ff65d0, C4<0>, C4<0>;
v0000017c432fe870_0 .net "S", 0 0, L_0000017c43ff6c60;  1 drivers
v0000017c433000d0_0 .net "a", 0 0, L_0000017c43fbe6d0;  1 drivers
v0000017c432fe230_0 .net "b", 0 0, L_0000017c43fbedb0;  1 drivers
v0000017c432ffc70_0 .net "c", 0 0, L_0000017c43ff7fa0;  1 drivers
v0000017c432fec30_0 .net "carry_1", 0 0, L_0000017c43ff7750;  1 drivers
v0000017c432ff130_0 .net "carry_2", 0 0, L_0000017c43ff65d0;  1 drivers
v0000017c432ffbd0_0 .net "cin", 0 0, L_0000017c43fbe310;  1 drivers
v0000017c432ffe50_0 .net "sum_1", 0 0, L_0000017c43ff6800;  1 drivers
S_0000017c433373b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43339160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff6800 .functor XOR 1, L_0000017c43fbe6d0, L_0000017c43fbedb0, C4<0>, C4<0>;
L_0000017c43ff7750 .functor AND 1, L_0000017c43fbe6d0, L_0000017c43fbedb0, C4<1>, C4<1>;
v0000017c432ff6d0_0 .net "S", 0 0, L_0000017c43ff6800;  alias, 1 drivers
v0000017c432ff270_0 .net "a", 0 0, L_0000017c43fbe6d0;  alias, 1 drivers
v0000017c432fea50_0 .net "b", 0 0, L_0000017c43fbedb0;  alias, 1 drivers
v0000017c432feb90_0 .net "c", 0 0, L_0000017c43ff7750;  alias, 1 drivers
S_0000017c4333b0a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43339160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff6c60 .functor XOR 1, L_0000017c43ff6800, L_0000017c43fbe310, C4<0>, C4<0>;
L_0000017c43ff65d0 .functor AND 1, L_0000017c43ff6800, L_0000017c43fbe310, C4<1>, C4<1>;
v0000017c432feff0_0 .net "S", 0 0, L_0000017c43ff6c60;  alias, 1 drivers
v0000017c432ff090_0 .net "a", 0 0, L_0000017c43ff6800;  alias, 1 drivers
v0000017c432fe7d0_0 .net "b", 0 0, L_0000017c43fbe310;  alias, 1 drivers
v0000017c432ffdb0_0 .net "c", 0 0, L_0000017c43ff65d0;  alias, 1 drivers
S_0000017c433379f0 .scope generate, "genblk1[25]" "genblk1[25]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d140 .param/l "i" 0 2 243, +C4<011001>;
L_0000017c43ff6bf0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbe3b0, C4<0>, C4<0>;
v0000017c432ffb30_0 .net *"_ivl_1", 0 0, L_0000017c43fbe3b0;  1 drivers
S_0000017c4333abf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433379f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff7de0 .functor OR 1, L_0000017c43ff7e50, L_0000017c43ff7d00, C4<0>, C4<0>;
v0000017c432ff630_0 .net "S", 0 0, L_0000017c43ff7c20;  1 drivers
v0000017c432ff770_0 .net "a", 0 0, L_0000017c43fbdff0;  1 drivers
v0000017c432fe410_0 .net "b", 0 0, L_0000017c43fbd690;  1 drivers
v0000017c432fe9b0_0 .net "c", 0 0, L_0000017c43ff7de0;  1 drivers
v0000017c432ff810_0 .net "carry_1", 0 0, L_0000017c43ff7e50;  1 drivers
v0000017c432ffa90_0 .net "carry_2", 0 0, L_0000017c43ff7d00;  1 drivers
v0000017c432ff9f0_0 .net "cin", 0 0, L_0000017c43fbcfb0;  1 drivers
v0000017c432fd970_0 .net "sum_1", 0 0, L_0000017c43ff76e0;  1 drivers
S_0000017c4333ad80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff76e0 .functor XOR 1, L_0000017c43fbdff0, L_0000017c43fbd690, C4<0>, C4<0>;
L_0000017c43ff7e50 .functor AND 1, L_0000017c43fbdff0, L_0000017c43fbd690, C4<1>, C4<1>;
v0000017c432ff1d0_0 .net "S", 0 0, L_0000017c43ff76e0;  alias, 1 drivers
v0000017c432fff90_0 .net "a", 0 0, L_0000017c43fbdff0;  alias, 1 drivers
v0000017c432ff310_0 .net "b", 0 0, L_0000017c43fbd690;  alias, 1 drivers
v0000017c432ff450_0 .net "c", 0 0, L_0000017c43ff7e50;  alias, 1 drivers
S_0000017c4333af10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7c20 .functor XOR 1, L_0000017c43ff76e0, L_0000017c43fbcfb0, C4<0>, C4<0>;
L_0000017c43ff7d00 .functor AND 1, L_0000017c43ff76e0, L_0000017c43fbcfb0, C4<1>, C4<1>;
v0000017c432fddd0_0 .net "S", 0 0, L_0000017c43ff7c20;  alias, 1 drivers
v0000017c432ff4f0_0 .net "a", 0 0, L_0000017c43ff76e0;  alias, 1 drivers
v0000017c432fe910_0 .net "b", 0 0, L_0000017c43fbcfb0;  alias, 1 drivers
v0000017c432ff590_0 .net "c", 0 0, L_0000017c43ff7d00;  alias, 1 drivers
S_0000017c4333cb30 .scope generate, "genblk1[26]" "genblk1[26]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d000 .param/l "i" 0 2 243, +C4<011010>;
L_0000017c43ff6db0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbef90, C4<0>, C4<0>;
v0000017c43302290_0 .net *"_ivl_1", 0 0, L_0000017c43fbef90;  1 drivers
S_0000017c4333a5b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff6f00 .functor OR 1, L_0000017c43ff6870, L_0000017c43ff7910, C4<0>, C4<0>;
v0000017c43301070_0 .net "S", 0 0, L_0000017c43ff71a0;  1 drivers
v0000017c433005d0_0 .net "a", 0 0, L_0000017c43fbe810;  1 drivers
v0000017c43301750_0 .net "b", 0 0, L_0000017c43fbdeb0;  1 drivers
v0000017c43301110_0 .net "c", 0 0, L_0000017c43ff6f00;  1 drivers
v0000017c433011b0_0 .net "carry_1", 0 0, L_0000017c43ff6870;  1 drivers
v0000017c43300170_0 .net "carry_2", 0 0, L_0000017c43ff7910;  1 drivers
v0000017c43300210_0 .net "cin", 0 0, L_0000017c43fbee50;  1 drivers
v0000017c43301250_0 .net "sum_1", 0 0, L_0000017c43ff7050;  1 drivers
S_0000017c4333a420 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7050 .functor XOR 1, L_0000017c43fbe810, L_0000017c43fbdeb0, C4<0>, C4<0>;
L_0000017c43ff6870 .functor AND 1, L_0000017c43fbe810, L_0000017c43fbdeb0, C4<1>, C4<1>;
v0000017c432fda10_0 .net "S", 0 0, L_0000017c43ff7050;  alias, 1 drivers
v0000017c432fdab0_0 .net "a", 0 0, L_0000017c43fbe810;  alias, 1 drivers
v0000017c432fdbf0_0 .net "b", 0 0, L_0000017c43fbdeb0;  alias, 1 drivers
v0000017c432fdc90_0 .net "c", 0 0, L_0000017c43ff6870;  alias, 1 drivers
S_0000017c43338800 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff71a0 .functor XOR 1, L_0000017c43ff7050, L_0000017c43fbee50, C4<0>, C4<0>;
L_0000017c43ff7910 .functor AND 1, L_0000017c43ff7050, L_0000017c43fbee50, C4<1>, C4<1>;
v0000017c432fdfb0_0 .net "S", 0 0, L_0000017c43ff71a0;  alias, 1 drivers
v0000017c43300850_0 .net "a", 0 0, L_0000017c43ff7050;  alias, 1 drivers
v0000017c43301ed0_0 .net "b", 0 0, L_0000017c43fbee50;  alias, 1 drivers
v0000017c43300c10_0 .net "c", 0 0, L_0000017c43ff7910;  alias, 1 drivers
S_0000017c43338cb0 .scope generate, "genblk1[27]" "genblk1[27]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d0c0 .param/l "i" 0 2 243, +C4<011011>;
L_0000017c43ff66b0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbeef0, C4<0>, C4<0>;
v0000017c43300f30_0 .net *"_ivl_1", 0 0, L_0000017c43fbeef0;  1 drivers
S_0000017c4333ccc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43338cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff7ec0 .functor OR 1, L_0000017c43ff70c0, L_0000017c43ff6640, C4<0>, C4<0>;
v0000017c43301f70_0 .net "S", 0 0, L_0000017c43ff8010;  1 drivers
v0000017c43301930_0 .net "a", 0 0, L_0000017c43fbd4b0;  1 drivers
v0000017c43300ad0_0 .net "b", 0 0, L_0000017c43fbe8b0;  1 drivers
v0000017c43300d50_0 .net "c", 0 0, L_0000017c43ff7ec0;  1 drivers
v0000017c43302470_0 .net "carry_1", 0 0, L_0000017c43ff70c0;  1 drivers
v0000017c43300670_0 .net "carry_2", 0 0, L_0000017c43ff6640;  1 drivers
v0000017c43300710_0 .net "cin", 0 0, L_0000017c43fbd870;  1 drivers
v0000017c433012f0_0 .net "sum_1", 0 0, L_0000017c43ff7a60;  1 drivers
S_0000017c4333b870 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333ccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7a60 .functor XOR 1, L_0000017c43fbd4b0, L_0000017c43fbe8b0, C4<0>, C4<0>;
L_0000017c43ff70c0 .functor AND 1, L_0000017c43fbd4b0, L_0000017c43fbe8b0, C4<1>, C4<1>;
v0000017c43300fd0_0 .net "S", 0 0, L_0000017c43ff7a60;  alias, 1 drivers
v0000017c43300490_0 .net "a", 0 0, L_0000017c43fbd4b0;  alias, 1 drivers
v0000017c433026f0_0 .net "b", 0 0, L_0000017c43fbe8b0;  alias, 1 drivers
v0000017c433016b0_0 .net "c", 0 0, L_0000017c43ff70c0;  alias, 1 drivers
S_0000017c4333b230 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333ccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff8010 .functor XOR 1, L_0000017c43ff7a60, L_0000017c43fbd870, C4<0>, C4<0>;
L_0000017c43ff6640 .functor AND 1, L_0000017c43ff7a60, L_0000017c43fbd870, C4<1>, C4<1>;
v0000017c43300530_0 .net "S", 0 0, L_0000017c43ff8010;  alias, 1 drivers
v0000017c43300df0_0 .net "a", 0 0, L_0000017c43ff7a60;  alias, 1 drivers
v0000017c433003f0_0 .net "b", 0 0, L_0000017c43fbd870;  alias, 1 drivers
v0000017c43301b10_0 .net "c", 0 0, L_0000017c43ff6640;  alias, 1 drivers
S_0000017c43337d10 .scope generate, "genblk1[28]" "genblk1[28]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d080 .param/l "i" 0 2 243, +C4<011100>;
L_0000017c43ff7c90 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbd050, C4<0>, C4<0>;
v0000017c433028d0_0 .net *"_ivl_1", 0 0, L_0000017c43fbd050;  1 drivers
S_0000017c43338990 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43337d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff6d40 .functor OR 1, L_0000017c43ff6cd0, L_0000017c43ff77c0, C4<0>, C4<0>;
v0000017c433020b0_0 .net "S", 0 0, L_0000017c43ff6720;  1 drivers
v0000017c43300e90_0 .net "a", 0 0, L_0000017c43fbd190;  1 drivers
v0000017c43301d90_0 .net "b", 0 0, L_0000017c43fbe590;  1 drivers
v0000017c433019d0_0 .net "c", 0 0, L_0000017c43ff6d40;  1 drivers
v0000017c433023d0_0 .net "carry_1", 0 0, L_0000017c43ff6cd0;  1 drivers
v0000017c43302510_0 .net "carry_2", 0 0, L_0000017c43ff77c0;  1 drivers
v0000017c433025b0_0 .net "cin", 0 0, L_0000017c43fbe450;  1 drivers
v0000017c43300cb0_0 .net "sum_1", 0 0, L_0000017c43ff7f30;  1 drivers
S_0000017c4333b3c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43338990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7f30 .functor XOR 1, L_0000017c43fbd190, L_0000017c43fbe590, C4<0>, C4<0>;
L_0000017c43ff6cd0 .functor AND 1, L_0000017c43fbd190, L_0000017c43fbe590, C4<1>, C4<1>;
v0000017c433008f0_0 .net "S", 0 0, L_0000017c43ff7f30;  alias, 1 drivers
v0000017c433007b0_0 .net "a", 0 0, L_0000017c43fbd190;  alias, 1 drivers
v0000017c43302010_0 .net "b", 0 0, L_0000017c43fbe590;  alias, 1 drivers
v0000017c43300990_0 .net "c", 0 0, L_0000017c43ff6cd0;  alias, 1 drivers
S_0000017c433392f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43338990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff6720 .functor XOR 1, L_0000017c43ff7f30, L_0000017c43fbe450, C4<0>, C4<0>;
L_0000017c43ff77c0 .functor AND 1, L_0000017c43ff7f30, L_0000017c43fbe450, C4<1>, C4<1>;
v0000017c43301cf0_0 .net "S", 0 0, L_0000017c43ff6720;  alias, 1 drivers
v0000017c43300a30_0 .net "a", 0 0, L_0000017c43ff7f30;  alias, 1 drivers
v0000017c43300b70_0 .net "b", 0 0, L_0000017c43fbe450;  alias, 1 drivers
v0000017c43302330_0 .net "c", 0 0, L_0000017c43ff77c0;  alias, 1 drivers
S_0000017c43338e40 .scope generate, "genblk1[29]" "genblk1[29]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c600 .param/l "i" 0 2 243, +C4<011101>;
L_0000017c43ff64f0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbf030, C4<0>, C4<0>;
v0000017c43302150_0 .net *"_ivl_1", 0 0, L_0000017c43fbf030;  1 drivers
S_0000017c4333a740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43338e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff7980 .functor OR 1, L_0000017c43ff6e90, L_0000017c43ff68e0, C4<0>, C4<0>;
v0000017c43301570_0 .net "S", 0 0, L_0000017c43ff7280;  1 drivers
v0000017c43301a70_0 .net "a", 0 0, L_0000017c43fbd0f0;  1 drivers
v0000017c43301610_0 .net "b", 0 0, L_0000017c43fbd230;  1 drivers
v0000017c43301bb0_0 .net "c", 0 0, L_0000017c43ff7980;  1 drivers
v0000017c43301890_0 .net "carry_1", 0 0, L_0000017c43ff6e90;  1 drivers
v0000017c43301c50_0 .net "carry_2", 0 0, L_0000017c43ff68e0;  1 drivers
v0000017c43301e30_0 .net "cin", 0 0, L_0000017c43fbe630;  1 drivers
v0000017c43300350_0 .net "sum_1", 0 0, L_0000017c43ff7210;  1 drivers
S_0000017c433381c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7210 .functor XOR 1, L_0000017c43fbd0f0, L_0000017c43fbd230, C4<0>, C4<0>;
L_0000017c43ff6e90 .functor AND 1, L_0000017c43fbd0f0, L_0000017c43fbd230, C4<1>, C4<1>;
v0000017c43301390_0 .net "S", 0 0, L_0000017c43ff7210;  alias, 1 drivers
v0000017c43302790_0 .net "a", 0 0, L_0000017c43fbd0f0;  alias, 1 drivers
v0000017c43301430_0 .net "b", 0 0, L_0000017c43fbd230;  alias, 1 drivers
v0000017c43302650_0 .net "c", 0 0, L_0000017c43ff6e90;  alias, 1 drivers
S_0000017c43338350 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7280 .functor XOR 1, L_0000017c43ff7210, L_0000017c43fbe630, C4<0>, C4<0>;
L_0000017c43ff68e0 .functor AND 1, L_0000017c43ff7210, L_0000017c43fbe630, C4<1>, C4<1>;
v0000017c433002b0_0 .net "S", 0 0, L_0000017c43ff7280;  alias, 1 drivers
v0000017c433014d0_0 .net "a", 0 0, L_0000017c43ff7210;  alias, 1 drivers
v0000017c43302830_0 .net "b", 0 0, L_0000017c43fbe630;  alias, 1 drivers
v0000017c433017f0_0 .net "c", 0 0, L_0000017c43ff68e0;  alias, 1 drivers
S_0000017c433384e0 .scope generate, "genblk1[30]" "genblk1[30]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323c900 .param/l "i" 0 2 243, +C4<011110>;
L_0000017c43ff7130 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbcdd0, C4<0>, C4<0>;
v0000017c43302970_0 .net *"_ivl_1", 0 0, L_0000017c43fbcdd0;  1 drivers
S_0000017c43338b20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433384e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff72f0 .functor OR 1, L_0000017c43ff6950, L_0000017c43ff74b0, C4<0>, C4<0>;
v0000017c43305030_0 .net "S", 0 0, L_0000017c43ff7520;  1 drivers
v0000017c43303230_0 .net "a", 0 0, L_0000017c43fbe130;  1 drivers
v0000017c433050d0_0 .net "b", 0 0, L_0000017c43fbed10;  1 drivers
v0000017c43303370_0 .net "c", 0 0, L_0000017c43ff72f0;  1 drivers
v0000017c433032d0_0 .net "carry_1", 0 0, L_0000017c43ff6950;  1 drivers
v0000017c43303550_0 .net "carry_2", 0 0, L_0000017c43ff74b0;  1 drivers
v0000017c43304c70_0 .net "cin", 0 0, L_0000017c43fbd2d0;  1 drivers
v0000017c433035f0_0 .net "sum_1", 0 0, L_0000017c43ff6790;  1 drivers
S_0000017c4333cfe0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43338b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff6790 .functor XOR 1, L_0000017c43fbe130, L_0000017c43fbed10, C4<0>, C4<0>;
L_0000017c43ff6950 .functor AND 1, L_0000017c43fbe130, L_0000017c43fbed10, C4<1>, C4<1>;
v0000017c433021f0_0 .net "S", 0 0, L_0000017c43ff6790;  alias, 1 drivers
v0000017c43304590_0 .net "a", 0 0, L_0000017c43fbe130;  alias, 1 drivers
v0000017c433030f0_0 .net "b", 0 0, L_0000017c43fbed10;  alias, 1 drivers
v0000017c43304770_0 .net "c", 0 0, L_0000017c43ff6950;  alias, 1 drivers
S_0000017c4333d170 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43338b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7520 .functor XOR 1, L_0000017c43ff6790, L_0000017c43fbd2d0, C4<0>, C4<0>;
L_0000017c43ff74b0 .functor AND 1, L_0000017c43ff6790, L_0000017c43fbd2d0, C4<1>, C4<1>;
v0000017c43304270_0 .net "S", 0 0, L_0000017c43ff7520;  alias, 1 drivers
v0000017c43304950_0 .net "a", 0 0, L_0000017c43ff6790;  alias, 1 drivers
v0000017c433044f0_0 .net "b", 0 0, L_0000017c43fbd2d0;  alias, 1 drivers
v0000017c43303cd0_0 .net "c", 0 0, L_0000017c43ff74b0;  alias, 1 drivers
S_0000017c4333ba00 .scope generate, "genblk1[31]" "genblk1[31]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d100 .param/l "i" 0 2 243, +C4<011111>;
L_0000017c43ff7830 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbd550, C4<0>, C4<0>;
v0000017c43303910_0 .net *"_ivl_1", 0 0, L_0000017c43fbd550;  1 drivers
S_0000017c43338fd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff79f0 .functor OR 1, L_0000017c43ff78a0, L_0000017c43ff69c0, C4<0>, C4<0>;
v0000017c43303b90_0 .net "S", 0 0, L_0000017c43ff8080;  1 drivers
v0000017c43302fb0_0 .net "a", 0 0, L_0000017c43fbcbf0;  1 drivers
v0000017c43303eb0_0 .net "b", 0 0, L_0000017c43fbdf50;  1 drivers
v0000017c43303f50_0 .net "c", 0 0, L_0000017c43ff79f0;  1 drivers
v0000017c43304630_0 .net "carry_1", 0 0, L_0000017c43ff78a0;  1 drivers
v0000017c43304450_0 .net "carry_2", 0 0, L_0000017c43ff69c0;  1 drivers
v0000017c43304bd0_0 .net "cin", 0 0, L_0000017c43fbdcd0;  1 drivers
v0000017c433034b0_0 .net "sum_1", 0 0, L_0000017c43ff6fe0;  1 drivers
S_0000017c43339480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43338fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff6fe0 .functor XOR 1, L_0000017c43fbcbf0, L_0000017c43fbdf50, C4<0>, C4<0>;
L_0000017c43ff78a0 .functor AND 1, L_0000017c43fbcbf0, L_0000017c43fbdf50, C4<1>, C4<1>;
v0000017c433041d0_0 .net "S", 0 0, L_0000017c43ff6fe0;  alias, 1 drivers
v0000017c43304810_0 .net "a", 0 0, L_0000017c43fbcbf0;  alias, 1 drivers
v0000017c43304d10_0 .net "b", 0 0, L_0000017c43fbdf50;  alias, 1 drivers
v0000017c43304310_0 .net "c", 0 0, L_0000017c43ff78a0;  alias, 1 drivers
S_0000017c4333c4f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43338fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff8080 .functor XOR 1, L_0000017c43ff6fe0, L_0000017c43fbdcd0, C4<0>, C4<0>;
L_0000017c43ff69c0 .functor AND 1, L_0000017c43ff6fe0, L_0000017c43fbdcd0, C4<1>, C4<1>;
v0000017c43303690_0 .net "S", 0 0, L_0000017c43ff8080;  alias, 1 drivers
v0000017c433043b0_0 .net "a", 0 0, L_0000017c43ff6fe0;  alias, 1 drivers
v0000017c43303e10_0 .net "b", 0 0, L_0000017c43fbdcd0;  alias, 1 drivers
v0000017c43303af0_0 .net "c", 0 0, L_0000017c43ff69c0;  alias, 1 drivers
S_0000017c4333a8d0 .scope generate, "genblk1[32]" "genblk1[32]" 2 243, 2 243 0, S_0000017c43331910;
 .timescale 0 0;
P_0000017c4323d180 .param/l "i" 0 2 243, +C4<0100000>;
L_0000017c43ff7ad0 .functor XOR 1, L_0000017c43cf7da0, L_0000017c43fbe950, C4<0>, C4<0>;
v0000017c43304a90_0 .net *"_ivl_1", 0 0, L_0000017c43fbe950;  1 drivers
S_0000017c4333c810 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ff7600 .functor OR 1, L_0000017c43ff6f70, L_0000017c43ff7590, C4<0>, C4<0>;
v0000017c433048b0_0 .net "S", 0 0, L_0000017c43ff7440;  1 drivers
v0000017c433046d0_0 .net "a", 0 0, L_0000017c43fbe270;  1 drivers
v0000017c43303d70_0 .net "b", 0 0, L_0000017c43fbd910;  1 drivers
v0000017c43303ff0_0 .net "c", 0 0, L_0000017c43ff7600;  1 drivers
v0000017c43304db0_0 .net "carry_1", 0 0, L_0000017c43ff6f70;  1 drivers
v0000017c43302e70_0 .net "carry_2", 0 0, L_0000017c43ff7590;  1 drivers
v0000017c43304090_0 .net "cin", 0 0, L_0000017c43fbd730;  1 drivers
v0000017c43303410_0 .net "sum_1", 0 0, L_0000017c43ff73d0;  1 drivers
S_0000017c4333aa60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333c810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff73d0 .functor XOR 1, L_0000017c43fbe270, L_0000017c43fbd910, C4<0>, C4<0>;
L_0000017c43ff6f70 .functor AND 1, L_0000017c43fbe270, L_0000017c43fbd910, C4<1>, C4<1>;
v0000017c43302dd0_0 .net "S", 0 0, L_0000017c43ff73d0;  alias, 1 drivers
v0000017c43302b50_0 .net "a", 0 0, L_0000017c43fbe270;  alias, 1 drivers
v0000017c43304f90_0 .net "b", 0 0, L_0000017c43fbd910;  alias, 1 drivers
v0000017c43303050_0 .net "c", 0 0, L_0000017c43ff6f70;  alias, 1 drivers
S_0000017c4333d300 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333c810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ff7440 .functor XOR 1, L_0000017c43ff73d0, L_0000017c43fbd730, C4<0>, C4<0>;
L_0000017c43ff7590 .functor AND 1, L_0000017c43ff73d0, L_0000017c43fbd730, C4<1>, C4<1>;
v0000017c43303190_0 .net "S", 0 0, L_0000017c43ff7440;  alias, 1 drivers
v0000017c433049f0_0 .net "a", 0 0, L_0000017c43ff73d0;  alias, 1 drivers
v0000017c43303c30_0 .net "b", 0 0, L_0000017c43fbd730;  alias, 1 drivers
v0000017c433039b0_0 .net "c", 0 0, L_0000017c43ff7590;  alias, 1 drivers
S_0000017c43339ac0 .scope module, "k1" "karatsuba_8" 2 24, 2 50 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "X";
    .port_info 1 /INPUT 9 "Y";
    .port_info 2 /OUTPUT 17 "Z";
v0000017c43645b20_0 .net "F1", 16 0, L_0000017c43ce9bc0;  1 drivers
v0000017c43645da0_0 .net "F2", 16 0, L_0000017c43cea2a0;  1 drivers
o0000017c4329bb38 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0000017c43645ee0_0 .net "F3", 16 0, o0000017c4329bb38;  0 drivers
v0000017c43647420_0 .net8 "X", 8 0, RS_0000017c43273458;  alias, 2 drivers
v0000017c436460c0_0 .net "Xl", 4 0, L_0000017c43cafc40;  1 drivers
v0000017c43645f80_0 .net "Xm1", 4 0, L_0000017c43cb1ae0;  1 drivers
v0000017c43646020_0 .net "Xms", 8 0, L_0000017c43ceb560;  1 drivers
v0000017c43646200_0 .net "Xr", 4 0, L_0000017c43caf060;  1 drivers
v0000017c436468e0_0 .net8 "Y", 8 0, RS_0000017c43275d98;  alias, 2 drivers
v0000017c43646480_0 .net "Yl", 4 0, L_0000017c43cad9e0;  1 drivers
v0000017c43647380_0 .net "Ym1", 4 0, L_0000017c43cb0780;  1 drivers
v0000017c43646520_0 .net "Yr", 4 0, L_0000017c43cadbc0;  1 drivers
v0000017c436465c0_0 .net "Z", 16 0, L_0000017c43de99d0;  alias, 1 drivers
v0000017c43646e80_0 .net "Z1", 8 0, L_0000017c43cc2ac0;  1 drivers
v0000017c43646f20_0 .net "Z2", 8 0, L_0000017c43cd8000;  1 drivers
v0000017c43646fc0_0 .net "Z3", 8 0, L_0000017c43ce7140;  1 drivers
v0000017c43647060_0 .net "ZF", 16 0, L_0000017c43de6c30;  1 drivers
v0000017c436476a0_0 .net *"_ivl_1", 3 0, L_0000017c43caede0;  1 drivers
L_0000017c43ced330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43647740_0 .net *"_ivl_11", 0 0, L_0000017c43ced330;  1 drivers
v0000017c43648460_0 .net *"_ivl_13", 3 0, L_0000017c43caf380;  1 drivers
L_0000017c43ced378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43649540_0 .net *"_ivl_17", 0 0, L_0000017c43ced378;  1 drivers
v0000017c43648a00_0 .net *"_ivl_19", 3 0, L_0000017c43caf4c0;  1 drivers
L_0000017c43ced3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4364a120_0 .net *"_ivl_23", 0 0, L_0000017c43ced3c0;  1 drivers
L_0000017c43ced2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43648280_0 .net *"_ivl_5", 0 0, L_0000017c43ced2e8;  1 drivers
v0000017c43649cc0_0 .net *"_ivl_7", 3 0, L_0000017c43caef20;  1 drivers
v0000017c43648780_0 .net "bin", 0 0, L_0000017c43cebba0;  1 drivers
v0000017c43649a40_0 .net "cout1", 0 0, L_0000017c43cb2440;  1 drivers
v0000017c4364a1c0_0 .net "cout2", 0 0, L_0000017c43cb0460;  1 drivers
v0000017c4364a260_0 .net "cout3", 0 0, L_0000017c43ceb240;  1 drivers
v0000017c436492c0_0 .net "cout4", 0 0, L_0000017c43de7c70;  1 drivers
v0000017c43648d20_0 .net "cout5", 0 0, L_0000017c43de9610;  1 drivers
v0000017c43648c80_0 .net "sub_ans", 8 0, L_0000017c43cea3e0;  1 drivers
L_0000017c43caede0 .part RS_0000017c43273458, 4, 4;
L_0000017c43caf060 .concat [ 4 1 0 0], L_0000017c43caede0, L_0000017c43ced2e8;
L_0000017c43caef20 .part RS_0000017c43273458, 0, 4;
L_0000017c43cafc40 .concat [ 4 1 0 0], L_0000017c43caef20, L_0000017c43ced330;
L_0000017c43caf380 .part RS_0000017c43275d98, 4, 4;
L_0000017c43cadbc0 .concat [ 4 1 0 0], L_0000017c43caf380, L_0000017c43ced378;
L_0000017c43caf4c0 .part RS_0000017c43275d98, 0, 4;
L_0000017c43cad9e0 .concat [ 4 1 0 0], L_0000017c43caf4c0, L_0000017c43ced3c0;
S_0000017c4333bd20 .scope module, "add1" "rca_Nbit" 2 64, 2 233 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323d1c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43ced408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c430a75c0 .functor BUFZ 1, L_0000017c43ced408, C4<0>, C4<0>, C4<0>;
v0000017c433089b0_0 .net "S", 4 0, L_0000017c43cb1ae0;  alias, 1 drivers
v0000017c43308230_0 .net *"_ivl_0", 0 0, L_0000017c430a7160;  1 drivers
v0000017c43309950_0 .net *"_ivl_10", 0 0, L_0000017c430a7b70;  1 drivers
v0000017c43309a90_0 .net *"_ivl_20", 0 0, L_0000017c430a84a0;  1 drivers
v0000017c43309d10_0 .net *"_ivl_30", 0 0, L_0000017c430a8200;  1 drivers
v0000017c43309b30_0 .net *"_ivl_40", 0 0, L_0000017c430a6fa0;  1 drivers
v0000017c43309db0_0 .net *"_ivl_56", 0 0, L_0000017c430a75c0;  1 drivers
v0000017c43307ab0_0 .net "a", 4 0, L_0000017c43caf060;  alias, 1 drivers
v0000017c43307b50_0 .net "b", 4 0, L_0000017c43cafc40;  alias, 1 drivers
v0000017c43307bf0_0 .net "b1", 4 0, L_0000017c43cb1c20;  1 drivers
v0000017c43307c90_0 .net "c", 0 0, L_0000017c43cb2440;  alias, 1 drivers
v0000017c43307d30_0 .net "cin", 0 0, L_0000017c43ced408;  1 drivers
v0000017c43307dd0_0 .net "co", 5 0, L_0000017c43cb2800;  1 drivers
L_0000017c43cadc60 .part L_0000017c43cafc40, 0, 1;
L_0000017c43caf560 .part L_0000017c43caf060, 0, 1;
L_0000017c43caee80 .part L_0000017c43cb1c20, 0, 1;
L_0000017c43caf740 .part L_0000017c43cb2800, 0, 1;
L_0000017c43caf100 .part L_0000017c43cafc40, 1, 1;
L_0000017c43caf1a0 .part L_0000017c43caf060, 1, 1;
L_0000017c43caf880 .part L_0000017c43cb1c20, 1, 1;
L_0000017c43cafce0 .part L_0000017c43cb2800, 1, 1;
L_0000017c43cafd80 .part L_0000017c43cafc40, 2, 1;
L_0000017c43cafe20 .part L_0000017c43caf060, 2, 1;
L_0000017c43cb00a0 .part L_0000017c43cb1c20, 2, 1;
L_0000017c43cadd00 .part L_0000017c43cb2800, 2, 1;
L_0000017c43cadda0 .part L_0000017c43cafc40, 3, 1;
L_0000017c43cade40 .part L_0000017c43caf060, 3, 1;
L_0000017c43cae020 .part L_0000017c43cb1c20, 3, 1;
L_0000017c43cb1a40 .part L_0000017c43cb2800, 3, 1;
LS_0000017c43cb1c20_0_0 .concat8 [ 1 1 1 1], L_0000017c430a7160, L_0000017c430a7b70, L_0000017c430a84a0, L_0000017c430a8200;
LS_0000017c43cb1c20_0_4 .concat8 [ 1 0 0 0], L_0000017c430a6fa0;
L_0000017c43cb1c20 .concat8 [ 4 1 0 0], LS_0000017c43cb1c20_0_0, LS_0000017c43cb1c20_0_4;
L_0000017c43cb2260 .part L_0000017c43cafc40, 4, 1;
L_0000017c43cb15e0 .part L_0000017c43caf060, 4, 1;
L_0000017c43cb26c0 .part L_0000017c43cb1c20, 4, 1;
L_0000017c43cb0500 .part L_0000017c43cb2800, 4, 1;
LS_0000017c43cb1ae0_0_0 .concat8 [ 1 1 1 1], L_0000017c430a86d0, L_0000017c430a7390, L_0000017c430a8350, L_0000017c430a76a0;
LS_0000017c43cb1ae0_0_4 .concat8 [ 1 0 0 0], L_0000017c430a7c50;
L_0000017c43cb1ae0 .concat8 [ 4 1 0 0], LS_0000017c43cb1ae0_0_0, LS_0000017c43cb1ae0_0_4;
LS_0000017c43cb2800_0_0 .concat8 [ 1 1 1 1], L_0000017c430a75c0, L_0000017c430a72b0, L_0000017c430a7a90, L_0000017c430a7470;
LS_0000017c43cb2800_0_4 .concat8 [ 1 1 0 0], L_0000017c430a6e50, L_0000017c430a74e0;
L_0000017c43cb2800 .concat8 [ 4 2 0 0], LS_0000017c43cb2800_0_0, LS_0000017c43cb2800_0_4;
L_0000017c43cb2440 .part L_0000017c43cb2800, 5, 1;
S_0000017c4333beb0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4333bd20;
 .timescale 0 0;
P_0000017c4323cc80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c430a7160 .functor XOR 1, L_0000017c43ced408, L_0000017c43cadc60, C4<0>, C4<0>;
v0000017c43307510_0 .net *"_ivl_1", 0 0, L_0000017c43cadc60;  1 drivers
S_0000017c43339610 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a72b0 .functor OR 1, L_0000017c430a6de0, L_0000017c430a7240, C4<0>, C4<0>;
v0000017c43306bb0_0 .net "S", 0 0, L_0000017c430a86d0;  1 drivers
v0000017c43305670_0 .net "a", 0 0, L_0000017c43caf560;  1 drivers
v0000017c43305f30_0 .net "b", 0 0, L_0000017c43caee80;  1 drivers
v0000017c43307470_0 .net "c", 0 0, L_0000017c430a72b0;  1 drivers
v0000017c43305cb0_0 .net "carry_1", 0 0, L_0000017c430a6de0;  1 drivers
v0000017c433075b0_0 .net "carry_2", 0 0, L_0000017c430a7240;  1 drivers
v0000017c43306070_0 .net "cin", 0 0, L_0000017c43caf740;  1 drivers
v0000017c43305ad0_0 .net "sum_1", 0 0, L_0000017c430a71d0;  1 drivers
S_0000017c4333b550 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43339610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a71d0 .functor XOR 1, L_0000017c43caf560, L_0000017c43caee80, C4<0>, C4<0>;
L_0000017c430a6de0 .functor AND 1, L_0000017c43caf560, L_0000017c43caee80, C4<1>, C4<1>;
v0000017c433064d0_0 .net "S", 0 0, L_0000017c430a71d0;  alias, 1 drivers
v0000017c43307330_0 .net "a", 0 0, L_0000017c43caf560;  alias, 1 drivers
v0000017c433078d0_0 .net "b", 0 0, L_0000017c43caee80;  alias, 1 drivers
v0000017c433073d0_0 .net "c", 0 0, L_0000017c430a6de0;  alias, 1 drivers
S_0000017c43337540 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43339610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a86d0 .functor XOR 1, L_0000017c430a71d0, L_0000017c43caf740, C4<0>, C4<0>;
L_0000017c430a7240 .functor AND 1, L_0000017c430a71d0, L_0000017c43caf740, C4<1>, C4<1>;
v0000017c43306ed0_0 .net "S", 0 0, L_0000017c430a86d0;  alias, 1 drivers
v0000017c43306a70_0 .net "a", 0 0, L_0000017c430a71d0;  alias, 1 drivers
v0000017c43306250_0 .net "b", 0 0, L_0000017c43caf740;  alias, 1 drivers
v0000017c433062f0_0 .net "c", 0 0, L_0000017c430a7240;  alias, 1 drivers
S_0000017c4333c9a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4333bd20;
 .timescale 0 0;
P_0000017c4323d240 .param/l "i" 0 2 243, +C4<01>;
L_0000017c430a7b70 .functor XOR 1, L_0000017c43ced408, L_0000017c43caf100, C4<0>, C4<0>;
v0000017c43306750_0 .net *"_ivl_1", 0 0, L_0000017c43caf100;  1 drivers
S_0000017c433397a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333c9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a7a90 .functor OR 1, L_0000017c430a7320, L_0000017c430a7b00, C4<0>, C4<0>;
v0000017c433057b0_0 .net "S", 0 0, L_0000017c430a7390;  1 drivers
v0000017c43306110_0 .net "a", 0 0, L_0000017c43caf1a0;  1 drivers
v0000017c433061b0_0 .net "b", 0 0, L_0000017c43caf880;  1 drivers
v0000017c43306390_0 .net "c", 0 0, L_0000017c430a7a90;  1 drivers
v0000017c43306f70_0 .net "carry_1", 0 0, L_0000017c430a7320;  1 drivers
v0000017c43306e30_0 .net "carry_2", 0 0, L_0000017c430a7b00;  1 drivers
v0000017c433069d0_0 .net "cin", 0 0, L_0000017c43cafce0;  1 drivers
v0000017c43306430_0 .net "sum_1", 0 0, L_0000017c430a7e10;  1 drivers
S_0000017c43337090 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433397a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7e10 .functor XOR 1, L_0000017c43caf1a0, L_0000017c43caf880, C4<0>, C4<0>;
L_0000017c430a7320 .functor AND 1, L_0000017c43caf1a0, L_0000017c43caf880, C4<1>, C4<1>;
v0000017c43307790_0 .net "S", 0 0, L_0000017c430a7e10;  alias, 1 drivers
v0000017c43306610_0 .net "a", 0 0, L_0000017c43caf1a0;  alias, 1 drivers
v0000017c43305a30_0 .net "b", 0 0, L_0000017c43caf880;  alias, 1 drivers
v0000017c43305170_0 .net "c", 0 0, L_0000017c430a7320;  alias, 1 drivers
S_0000017c43337860 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433397a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7390 .functor XOR 1, L_0000017c430a7e10, L_0000017c43cafce0, C4<0>, C4<0>;
L_0000017c430a7b00 .functor AND 1, L_0000017c430a7e10, L_0000017c43cafce0, C4<1>, C4<1>;
v0000017c43305210_0 .net "S", 0 0, L_0000017c430a7390;  alias, 1 drivers
v0000017c43305b70_0 .net "a", 0 0, L_0000017c430a7e10;  alias, 1 drivers
v0000017c43305710_0 .net "b", 0 0, L_0000017c43cafce0;  alias, 1 drivers
v0000017c43305c10_0 .net "c", 0 0, L_0000017c430a7b00;  alias, 1 drivers
S_0000017c43339930 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4333bd20;
 .timescale 0 0;
P_0000017c4323d280 .param/l "i" 0 2 243, +C4<010>;
L_0000017c430a84a0 .functor XOR 1, L_0000017c43ced408, L_0000017c43cafd80, C4<0>, C4<0>;
v0000017c433099f0_0 .net *"_ivl_1", 0 0, L_0000017c43cafd80;  1 drivers
S_0000017c4333b6e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43339930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a7470 .functor OR 1, L_0000017c430a8120, L_0000017c430a8190, C4<0>, C4<0>;
v0000017c43308410_0 .net "S", 0 0, L_0000017c430a8350;  1 drivers
v0000017c43309bd0_0 .net "a", 0 0, L_0000017c43cafe20;  1 drivers
v0000017c43308d70_0 .net "b", 0 0, L_0000017c43cb00a0;  1 drivers
v0000017c43309e50_0 .net "c", 0 0, L_0000017c430a7470;  1 drivers
v0000017c43309c70_0 .net "carry_1", 0 0, L_0000017c430a8120;  1 drivers
v0000017c43309130_0 .net "carry_2", 0 0, L_0000017c430a8190;  1 drivers
v0000017c43308190_0 .net "cin", 0 0, L_0000017c43cadd00;  1 drivers
v0000017c43309310_0 .net "sum_1", 0 0, L_0000017c430a7400;  1 drivers
S_0000017c43339c50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4333b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7400 .functor XOR 1, L_0000017c43cafe20, L_0000017c43cb00a0, C4<0>, C4<0>;
L_0000017c430a8120 .functor AND 1, L_0000017c43cafe20, L_0000017c43cb00a0, C4<1>, C4<1>;
v0000017c433067f0_0 .net "S", 0 0, L_0000017c430a7400;  alias, 1 drivers
v0000017c43306930_0 .net "a", 0 0, L_0000017c43cafe20;  alias, 1 drivers
v0000017c43306d90_0 .net "b", 0 0, L_0000017c43cb00a0;  alias, 1 drivers
v0000017c43308cd0_0 .net "c", 0 0, L_0000017c430a8120;  alias, 1 drivers
S_0000017c43339de0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4333b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8350 .functor XOR 1, L_0000017c430a7400, L_0000017c43cadd00, C4<0>, C4<0>;
L_0000017c430a8190 .functor AND 1, L_0000017c430a7400, L_0000017c43cadd00, C4<1>, C4<1>;
v0000017c433084b0_0 .net "S", 0 0, L_0000017c430a8350;  alias, 1 drivers
v0000017c43309770_0 .net "a", 0 0, L_0000017c430a7400;  alias, 1 drivers
v0000017c43308550_0 .net "b", 0 0, L_0000017c43cadd00;  alias, 1 drivers
v0000017c433093b0_0 .net "c", 0 0, L_0000017c430a8190;  alias, 1 drivers
S_0000017c4333c040 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4333bd20;
 .timescale 0 0;
P_0000017c4323c800 .param/l "i" 0 2 243, +C4<011>;
L_0000017c430a8200 .functor XOR 1, L_0000017c43ced408, L_0000017c43cadda0, C4<0>, C4<0>;
v0000017c43307e70_0 .net *"_ivl_1", 0 0, L_0000017c43cadda0;  1 drivers
S_0000017c43337220 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4333c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a6e50 .functor OR 1, L_0000017c430a7550, L_0000017c430a77f0, C4<0>, C4<0>;
v0000017c43308730_0 .net "S", 0 0, L_0000017c430a76a0;  1 drivers
v0000017c43308eb0_0 .net "a", 0 0, L_0000017c43cade40;  1 drivers
v0000017c43308f50_0 .net "b", 0 0, L_0000017c43cae020;  1 drivers
v0000017c43308870_0 .net "c", 0 0, L_0000017c430a6e50;  1 drivers
v0000017c43308c30_0 .net "carry_1", 0 0, L_0000017c430a7550;  1 drivers
v0000017c43309ef0_0 .net "carry_2", 0 0, L_0000017c430a77f0;  1 drivers
v0000017c433080f0_0 .net "cin", 0 0, L_0000017c43cb1a40;  1 drivers
v0000017c43308910_0 .net "sum_1", 0 0, L_0000017c430a6ec0;  1 drivers
S_0000017c4333c360 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43337220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a6ec0 .functor XOR 1, L_0000017c43cade40, L_0000017c43cae020, C4<0>, C4<0>;
L_0000017c430a7550 .functor AND 1, L_0000017c43cade40, L_0000017c43cae020, C4<1>, C4<1>;
v0000017c43308ff0_0 .net "S", 0 0, L_0000017c430a6ec0;  alias, 1 drivers
v0000017c43307fb0_0 .net "a", 0 0, L_0000017c43cade40;  alias, 1 drivers
v0000017c43309810_0 .net "b", 0 0, L_0000017c43cae020;  alias, 1 drivers
v0000017c43308a50_0 .net "c", 0 0, L_0000017c430a7550;  alias, 1 drivers
S_0000017c43339f70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43337220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a76a0 .functor XOR 1, L_0000017c430a6ec0, L_0000017c43cb1a40, C4<0>, C4<0>;
L_0000017c430a77f0 .functor AND 1, L_0000017c430a6ec0, L_0000017c43cb1a40, C4<1>, C4<1>;
v0000017c43308370_0 .net "S", 0 0, L_0000017c430a76a0;  alias, 1 drivers
v0000017c433087d0_0 .net "a", 0 0, L_0000017c430a6ec0;  alias, 1 drivers
v0000017c43308af0_0 .net "b", 0 0, L_0000017c43cb1a40;  alias, 1 drivers
v0000017c43308b90_0 .net "c", 0 0, L_0000017c430a77f0;  alias, 1 drivers
S_0000017c4334a3b0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4333bd20;
 .timescale 0 0;
P_0000017c4323c6c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c430a6fa0 .functor XOR 1, L_0000017c43ced408, L_0000017c43cb2260, C4<0>, C4<0>;
v0000017c433096d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb2260;  1 drivers
S_0000017c4334b1c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334a3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a74e0 .functor OR 1, L_0000017c430a7010, L_0000017c430a8270, C4<0>, C4<0>;
v0000017c43307970_0 .net "S", 0 0, L_0000017c430a7c50;  1 drivers
v0000017c433082d0_0 .net "a", 0 0, L_0000017c43cb15e0;  1 drivers
v0000017c43308690_0 .net "b", 0 0, L_0000017c43cb26c0;  1 drivers
v0000017c43307a10_0 .net "c", 0 0, L_0000017c430a74e0;  1 drivers
v0000017c433098b0_0 .net "carry_1", 0 0, L_0000017c430a7010;  1 drivers
v0000017c43309590_0 .net "carry_2", 0 0, L_0000017c430a8270;  1 drivers
v0000017c43308050_0 .net "cin", 0 0, L_0000017c43cb0500;  1 drivers
v0000017c43309630_0 .net "sum_1", 0 0, L_0000017c430a7860;  1 drivers
S_0000017c4334a220 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7860 .functor XOR 1, L_0000017c43cb15e0, L_0000017c43cb26c0, C4<0>, C4<0>;
L_0000017c430a7010 .functor AND 1, L_0000017c43cb15e0, L_0000017c43cb26c0, C4<1>, C4<1>;
v0000017c433085f0_0 .net "S", 0 0, L_0000017c430a7860;  alias, 1 drivers
v0000017c43307f10_0 .net "a", 0 0, L_0000017c43cb15e0;  alias, 1 drivers
v0000017c433094f0_0 .net "b", 0 0, L_0000017c43cb26c0;  alias, 1 drivers
v0000017c433091d0_0 .net "c", 0 0, L_0000017c430a7010;  alias, 1 drivers
S_0000017c4334a090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7c50 .functor XOR 1, L_0000017c430a7860, L_0000017c43cb0500, C4<0>, C4<0>;
L_0000017c430a8270 .functor AND 1, L_0000017c430a7860, L_0000017c43cb0500, C4<1>, C4<1>;
v0000017c43308e10_0 .net "S", 0 0, L_0000017c430a7c50;  alias, 1 drivers
v0000017c43309090_0 .net "a", 0 0, L_0000017c430a7860;  alias, 1 drivers
v0000017c43309270_0 .net "b", 0 0, L_0000017c43cb0500;  alias, 1 drivers
v0000017c43309450_0 .net "c", 0 0, L_0000017c430a8270;  alias, 1 drivers
S_0000017c4334b350 .scope module, "add2" "rca_Nbit" 2 65, 2 233 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323d300 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43ced450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c430a6d00 .functor BUFZ 1, L_0000017c43ced450, C4<0>, C4<0>, C4<0>;
v0000017c43372a30_0 .net "S", 4 0, L_0000017c43cb0780;  alias, 1 drivers
v0000017c433720d0_0 .net *"_ivl_0", 0 0, L_0000017c430a7be0;  1 drivers
v0000017c43372b70_0 .net *"_ivl_10", 0 0, L_0000017c430a7780;  1 drivers
v0000017c43373750_0 .net *"_ivl_20", 0 0, L_0000017c430a79b0;  1 drivers
v0000017c43372cb0_0 .net *"_ivl_30", 0 0, L_0000017c430a7da0;  1 drivers
v0000017c43373250_0 .net *"_ivl_40", 0 0, L_0000017c430a7e80;  1 drivers
v0000017c43373110_0 .net *"_ivl_56", 0 0, L_0000017c430a6d00;  1 drivers
v0000017c43371950_0 .net "a", 4 0, L_0000017c43cadbc0;  alias, 1 drivers
v0000017c43372fd0_0 .net "b", 4 0, L_0000017c43cad9e0;  alias, 1 drivers
v0000017c433732f0_0 .net "b1", 4 0, L_0000017c43cb0aa0;  1 drivers
v0000017c43372df0_0 .net "c", 0 0, L_0000017c43cb0460;  alias, 1 drivers
v0000017c43372d50_0 .net "cin", 0 0, L_0000017c43ced450;  1 drivers
v0000017c43372e90_0 .net "co", 5 0, L_0000017c43cb2080;  1 drivers
L_0000017c43cb1180 .part L_0000017c43cad9e0, 0, 1;
L_0000017c43cb0a00 .part L_0000017c43cadbc0, 0, 1;
L_0000017c43cb0320 .part L_0000017c43cb0aa0, 0, 1;
L_0000017c43cb19a0 .part L_0000017c43cb2080, 0, 1;
L_0000017c43cb2620 .part L_0000017c43cad9e0, 1, 1;
L_0000017c43cb0f00 .part L_0000017c43cadbc0, 1, 1;
L_0000017c43cb0820 .part L_0000017c43cb0aa0, 1, 1;
L_0000017c43cb0fa0 .part L_0000017c43cb2080, 1, 1;
L_0000017c43cb2300 .part L_0000017c43cad9e0, 2, 1;
L_0000017c43cb1220 .part L_0000017c43cadbc0, 2, 1;
L_0000017c43cb08c0 .part L_0000017c43cb0aa0, 2, 1;
L_0000017c43cb1f40 .part L_0000017c43cb2080, 2, 1;
L_0000017c43cb1fe0 .part L_0000017c43cad9e0, 3, 1;
L_0000017c43cb1720 .part L_0000017c43cadbc0, 3, 1;
L_0000017c43cb24e0 .part L_0000017c43cb0aa0, 3, 1;
L_0000017c43cb0960 .part L_0000017c43cb2080, 3, 1;
LS_0000017c43cb0aa0_0_0 .concat8 [ 1 1 1 1], L_0000017c430a7be0, L_0000017c430a7780, L_0000017c430a79b0, L_0000017c430a7da0;
LS_0000017c43cb0aa0_0_4 .concat8 [ 1 0 0 0], L_0000017c430a7e80;
L_0000017c43cb0aa0 .concat8 [ 4 1 0 0], LS_0000017c43cb0aa0_0_0, LS_0000017c43cb0aa0_0_4;
L_0000017c43cb1040 .part L_0000017c43cad9e0, 4, 1;
L_0000017c43cb12c0 .part L_0000017c43cadbc0, 4, 1;
L_0000017c43cb06e0 .part L_0000017c43cb0aa0, 4, 1;
L_0000017c43cb1d60 .part L_0000017c43cb2080, 4, 1;
LS_0000017c43cb0780_0_0 .concat8 [ 1 1 1 1], L_0000017c430a8510, L_0000017c430a8890, L_0000017c430a8580, L_0000017c430a8740;
LS_0000017c43cb0780_0_4 .concat8 [ 1 0 0 0], L_0000017c430a8040;
L_0000017c43cb0780 .concat8 [ 4 1 0 0], LS_0000017c43cb0780_0_0, LS_0000017c43cb0780_0_4;
LS_0000017c43cb2080_0_0 .concat8 [ 1 1 1 1], L_0000017c430a6d00, L_0000017c430a82e0, L_0000017c430a7940, L_0000017c430a8430;
LS_0000017c43cb2080_0_4 .concat8 [ 1 1 0 0], L_0000017c430a7f60, L_0000017c430a8820;
L_0000017c43cb2080 .concat8 [ 4 2 0 0], LS_0000017c43cb2080_0_0, LS_0000017c43cb2080_0_4;
L_0000017c43cb0460 .part L_0000017c43cb2080, 5, 1;
S_0000017c43347660 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4334b350;
 .timescale 0 0;
P_0000017c4323c3c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c430a7be0 .functor XOR 1, L_0000017c43ced450, L_0000017c43cb1180, C4<0>, C4<0>;
v0000017c432c95d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb1180;  1 drivers
S_0000017c43348920 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43347660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a82e0 .functor OR 1, L_0000017c430a7630, L_0000017c430a7710, C4<0>, C4<0>;
v0000017c432ca4d0_0 .net "S", 0 0, L_0000017c430a8510;  1 drivers
v0000017c432c9fd0_0 .net "a", 0 0, L_0000017c43cb0a00;  1 drivers
v0000017c432c9850_0 .net "b", 0 0, L_0000017c43cb0320;  1 drivers
v0000017c432c98f0_0 .net "c", 0 0, L_0000017c430a82e0;  1 drivers
v0000017c432cb650_0 .net "carry_1", 0 0, L_0000017c430a7630;  1 drivers
v0000017c432cacf0_0 .net "carry_2", 0 0, L_0000017c430a7710;  1 drivers
v0000017c432c9b70_0 .net "cin", 0 0, L_0000017c43cb19a0;  1 drivers
v0000017c432c9ad0_0 .net "sum_1", 0 0, L_0000017c430a78d0;  1 drivers
S_0000017c433490f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43348920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a78d0 .functor XOR 1, L_0000017c43cb0a00, L_0000017c43cb0320, C4<0>, C4<0>;
L_0000017c430a7630 .functor AND 1, L_0000017c43cb0a00, L_0000017c43cb0320, C4<1>, C4<1>;
v0000017c432cb010_0 .net "S", 0 0, L_0000017c430a78d0;  alias, 1 drivers
v0000017c432c92b0_0 .net "a", 0 0, L_0000017c43cb0a00;  alias, 1 drivers
v0000017c432c9e90_0 .net "b", 0 0, L_0000017c43cb0320;  alias, 1 drivers
v0000017c432ca890_0 .net "c", 0 0, L_0000017c430a7630;  alias, 1 drivers
S_0000017c4334bfd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43348920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8510 .functor XOR 1, L_0000017c430a78d0, L_0000017c43cb19a0, C4<0>, C4<0>;
L_0000017c430a7710 .functor AND 1, L_0000017c430a78d0, L_0000017c43cb19a0, C4<1>, C4<1>;
v0000017c432ca6b0_0 .net "S", 0 0, L_0000017c430a8510;  alias, 1 drivers
v0000017c432cb0b0_0 .net "a", 0 0, L_0000017c430a78d0;  alias, 1 drivers
v0000017c432c9350_0 .net "b", 0 0, L_0000017c43cb19a0;  alias, 1 drivers
v0000017c432cac50_0 .net "c", 0 0, L_0000017c430a7710;  alias, 1 drivers
S_0000017c43349f00 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4334b350;
 .timescale 0 0;
P_0000017c4323c4c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c430a7780 .functor XOR 1, L_0000017c43ced450, L_0000017c43cb2620, C4<0>, C4<0>;
v0000017c432c9d50_0 .net *"_ivl_1", 0 0, L_0000017c43cb2620;  1 drivers
S_0000017c43349730 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43349f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a7940 .functor OR 1, L_0000017c430a83c0, L_0000017c430a7d30, C4<0>, C4<0>;
v0000017c432c9670_0 .net "S", 0 0, L_0000017c430a8890;  1 drivers
v0000017c432c9c10_0 .net "a", 0 0, L_0000017c43cb0f00;  1 drivers
v0000017c432c97b0_0 .net "b", 0 0, L_0000017c43cb0820;  1 drivers
v0000017c432caed0_0 .net "c", 0 0, L_0000017c430a7940;  1 drivers
v0000017c432ca2f0_0 .net "carry_1", 0 0, L_0000017c430a83c0;  1 drivers
v0000017c432cb1f0_0 .net "carry_2", 0 0, L_0000017c430a7d30;  1 drivers
v0000017c432cb290_0 .net "cin", 0 0, L_0000017c43cb0fa0;  1 drivers
v0000017c432ca390_0 .net "sum_1", 0 0, L_0000017c430a85f0;  1 drivers
S_0000017c4334bcb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43349730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a85f0 .functor XOR 1, L_0000017c43cb0f00, L_0000017c43cb0820, C4<0>, C4<0>;
L_0000017c430a83c0 .functor AND 1, L_0000017c43cb0f00, L_0000017c43cb0820, C4<1>, C4<1>;
v0000017c432cad90_0 .net "S", 0 0, L_0000017c430a85f0;  alias, 1 drivers
v0000017c432ca9d0_0 .net "a", 0 0, L_0000017c43cb0f00;  alias, 1 drivers
v0000017c432c9530_0 .net "b", 0 0, L_0000017c43cb0820;  alias, 1 drivers
v0000017c432cab10_0 .net "c", 0 0, L_0000017c430a83c0;  alias, 1 drivers
S_0000017c4334d5b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43349730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8890 .functor XOR 1, L_0000017c430a85f0, L_0000017c43cb0fa0, C4<0>, C4<0>;
L_0000017c430a7d30 .functor AND 1, L_0000017c430a85f0, L_0000017c43cb0fa0, C4<1>, C4<1>;
v0000017c432c9710_0 .net "S", 0 0, L_0000017c430a8890;  alias, 1 drivers
v0000017c432ca430_0 .net "a", 0 0, L_0000017c430a85f0;  alias, 1 drivers
v0000017c432c9990_0 .net "b", 0 0, L_0000017c43cb0fa0;  alias, 1 drivers
v0000017c432caa70_0 .net "c", 0 0, L_0000017c430a7d30;  alias, 1 drivers
S_0000017c4334ab80 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4334b350;
 .timescale 0 0;
P_0000017c4323c680 .param/l "i" 0 2 243, +C4<010>;
L_0000017c430a79b0 .functor XOR 1, L_0000017c43ced450, L_0000017c43cb2300, C4<0>, C4<0>;
v0000017c432ca070_0 .net *"_ivl_1", 0 0, L_0000017c43cb2300;  1 drivers
S_0000017c43348dd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334ab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a8430 .functor OR 1, L_0000017c430a7a20, L_0000017c430a70f0, C4<0>, C4<0>;
v0000017c432cb470_0 .net "S", 0 0, L_0000017c430a8580;  1 drivers
v0000017c432ca930_0 .net "a", 0 0, L_0000017c43cb1220;  1 drivers
v0000017c432c9170_0 .net "b", 0 0, L_0000017c43cb08c0;  1 drivers
v0000017c432c9df0_0 .net "c", 0 0, L_0000017c430a8430;  1 drivers
v0000017c432cb5b0_0 .net "carry_1", 0 0, L_0000017c430a7a20;  1 drivers
v0000017c432ca750_0 .net "carry_2", 0 0, L_0000017c430a70f0;  1 drivers
v0000017c432caf70_0 .net "cin", 0 0, L_0000017c43cb1f40;  1 drivers
v0000017c432cb790_0 .net "sum_1", 0 0, L_0000017c430a7cc0;  1 drivers
S_0000017c43348c40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43348dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7cc0 .functor XOR 1, L_0000017c43cb1220, L_0000017c43cb08c0, C4<0>, C4<0>;
L_0000017c430a7a20 .functor AND 1, L_0000017c43cb1220, L_0000017c43cb08c0, C4<1>, C4<1>;
v0000017c432ca570_0 .net "S", 0 0, L_0000017c430a7cc0;  alias, 1 drivers
v0000017c432cb150_0 .net "a", 0 0, L_0000017c43cb1220;  alias, 1 drivers
v0000017c432cae30_0 .net "b", 0 0, L_0000017c43cb08c0;  alias, 1 drivers
v0000017c432ca610_0 .net "c", 0 0, L_0000017c430a7a20;  alias, 1 drivers
S_0000017c4334cf70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43348dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8580 .functor XOR 1, L_0000017c430a7cc0, L_0000017c43cb1f40, C4<0>, C4<0>;
L_0000017c430a70f0 .functor AND 1, L_0000017c430a7cc0, L_0000017c43cb1f40, C4<1>, C4<1>;
v0000017c432c9cb0_0 .net "S", 0 0, L_0000017c430a8580;  alias, 1 drivers
v0000017c432cb6f0_0 .net "a", 0 0, L_0000017c430a7cc0;  alias, 1 drivers
v0000017c432c9a30_0 .net "b", 0 0, L_0000017c43cb1f40;  alias, 1 drivers
v0000017c432cabb0_0 .net "c", 0 0, L_0000017c430a70f0;  alias, 1 drivers
S_0000017c4334b670 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4334b350;
 .timescale 0 0;
P_0000017c4323c700 .param/l "i" 0 2 243, +C4<011>;
L_0000017c430a7da0 .functor XOR 1, L_0000017c43ced450, L_0000017c43cb1fe0, C4<0>, C4<0>;
v0000017c43373890_0 .net *"_ivl_1", 0 0, L_0000017c43cb1fe0;  1 drivers
S_0000017c43349be0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a7f60 .functor OR 1, L_0000017c430a7ef0, L_0000017c430a87b0, C4<0>, C4<0>;
v0000017c432cb830_0 .net "S", 0 0, L_0000017c430a8740;  1 drivers
v0000017c432ca7f0_0 .net "a", 0 0, L_0000017c43cb1720;  1 drivers
v0000017c432cb8d0_0 .net "b", 0 0, L_0000017c43cb24e0;  1 drivers
v0000017c432c93f0_0 .net "c", 0 0, L_0000017c430a7f60;  1 drivers
v0000017c432c9490_0 .net "carry_1", 0 0, L_0000017c430a7ef0;  1 drivers
v0000017c43372710_0 .net "carry_2", 0 0, L_0000017c430a87b0;  1 drivers
v0000017c43372670_0 .net "cin", 0 0, L_0000017c43cb0960;  1 drivers
v0000017c433731b0_0 .net "sum_1", 0 0, L_0000017c430a8660;  1 drivers
S_0000017c433477f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43349be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8660 .functor XOR 1, L_0000017c43cb1720, L_0000017c43cb24e0, C4<0>, C4<0>;
L_0000017c430a7ef0 .functor AND 1, L_0000017c43cb1720, L_0000017c43cb24e0, C4<1>, C4<1>;
v0000017c432c9210_0 .net "S", 0 0, L_0000017c430a8660;  alias, 1 drivers
v0000017c432c9f30_0 .net "a", 0 0, L_0000017c43cb1720;  alias, 1 drivers
v0000017c432ca250_0 .net "b", 0 0, L_0000017c43cb24e0;  alias, 1 drivers
v0000017c432ca110_0 .net "c", 0 0, L_0000017c430a7ef0;  alias, 1 drivers
S_0000017c4334d100 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43349be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8740 .functor XOR 1, L_0000017c430a8660, L_0000017c43cb0960, C4<0>, C4<0>;
L_0000017c430a87b0 .functor AND 1, L_0000017c430a8660, L_0000017c43cb0960, C4<1>, C4<1>;
v0000017c432cb330_0 .net "S", 0 0, L_0000017c430a8740;  alias, 1 drivers
v0000017c432cb3d0_0 .net "a", 0 0, L_0000017c430a8660;  alias, 1 drivers
v0000017c432ca1b0_0 .net "b", 0 0, L_0000017c43cb0960;  alias, 1 drivers
v0000017c432cb510_0 .net "c", 0 0, L_0000017c430a87b0;  alias, 1 drivers
S_0000017c4334c610 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4334b350;
 .timescale 0 0;
P_0000017c4323c8c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c430a7e80 .functor XOR 1, L_0000017c43ced450, L_0000017c43cb1040, C4<0>, C4<0>;
v0000017c43371590_0 .net *"_ivl_1", 0 0, L_0000017c43cb1040;  1 drivers
S_0000017c43349280 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334c610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a8820 .functor OR 1, L_0000017c430a6f30, L_0000017c430a80b0, C4<0>, C4<0>;
v0000017c433728f0_0 .net "S", 0 0, L_0000017c430a8040;  1 drivers
v0000017c433711d0_0 .net "a", 0 0, L_0000017c43cb12c0;  1 drivers
v0000017c433718b0_0 .net "b", 0 0, L_0000017c43cb06e0;  1 drivers
v0000017c43371270_0 .net "c", 0 0, L_0000017c430a8820;  1 drivers
v0000017c43372850_0 .net "carry_1", 0 0, L_0000017c430a6f30;  1 drivers
v0000017c43372ad0_0 .net "carry_2", 0 0, L_0000017c430a80b0;  1 drivers
v0000017c43371bd0_0 .net "cin", 0 0, L_0000017c43cb1d60;  1 drivers
v0000017c433723f0_0 .net "sum_1", 0 0, L_0000017c430a7fd0;  1 drivers
S_0000017c4334a540 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43349280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7fd0 .functor XOR 1, L_0000017c43cb12c0, L_0000017c43cb06e0, C4<0>, C4<0>;
L_0000017c430a6f30 .functor AND 1, L_0000017c43cb12c0, L_0000017c43cb06e0, C4<1>, C4<1>;
v0000017c43373070_0 .net "S", 0 0, L_0000017c430a7fd0;  alias, 1 drivers
v0000017c43372c10_0 .net "a", 0 0, L_0000017c43cb12c0;  alias, 1 drivers
v0000017c433722b0_0 .net "b", 0 0, L_0000017c43cb06e0;  alias, 1 drivers
v0000017c433727b0_0 .net "c", 0 0, L_0000017c430a6f30;  alias, 1 drivers
S_0000017c4334ad10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43349280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8040 .functor XOR 1, L_0000017c430a7fd0, L_0000017c43cb1d60, C4<0>, C4<0>;
L_0000017c430a80b0 .functor AND 1, L_0000017c430a7fd0, L_0000017c43cb1d60, C4<1>, C4<1>;
v0000017c433736b0_0 .net "S", 0 0, L_0000017c430a8040;  alias, 1 drivers
v0000017c433714f0_0 .net "a", 0 0, L_0000017c430a7fd0;  alias, 1 drivers
v0000017c43372990_0 .net "b", 0 0, L_0000017c43cb1d60;  alias, 1 drivers
v0000017c43371130_0 .net "c", 0 0, L_0000017c430a80b0;  alias, 1 drivers
S_0000017c43349410 .scope module, "add3" "rca_Nbit" 2 74, 2 233 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323c940 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf08e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dacc10 .functor BUFZ 1, L_0000017c43cf08e8, C4<0>, C4<0>, C4<0>;
v0000017c433773f0_0 .net "S", 8 0, L_0000017c43ceb560;  alias, 1 drivers
v0000017c43377b70_0 .net *"_ivl_0", 0 0, L_0000017c43da9720;  1 drivers
v0000017c43378070_0 .net *"_ivl_10", 0 0, L_0000017c43daae50;  1 drivers
v0000017c43377c10_0 .net *"_ivl_20", 0 0, L_0000017c43dab1d0;  1 drivers
v0000017c43377d50_0 .net *"_ivl_30", 0 0, L_0000017c43dab390;  1 drivers
v0000017c4337a2d0_0 .net *"_ivl_40", 0 0, L_0000017c43dabcc0;  1 drivers
v0000017c43379e70_0 .net *"_ivl_50", 0 0, L_0000017c43daccf0;  1 drivers
v0000017c43379290_0 .net *"_ivl_60", 0 0, L_0000017c43dabda0;  1 drivers
v0000017c4337a190_0 .net *"_ivl_70", 0 0, L_0000017c43daca50;  1 drivers
v0000017c43379bf0_0 .net *"_ivl_80", 0 0, L_0000017c43daba90;  1 drivers
v0000017c4337a730_0 .net *"_ivl_96", 0 0, L_0000017c43dacc10;  1 drivers
v0000017c43379fb0_0 .net "a", 8 0, L_0000017c43cc2ac0;  alias, 1 drivers
v0000017c43379010_0 .net "b", 8 0, L_0000017c43cd8000;  alias, 1 drivers
v0000017c43379f10_0 .net "b1", 8 0, L_0000017c43cead40;  1 drivers
v0000017c43378d90_0 .net "c", 0 0, L_0000017c43ceb240;  alias, 1 drivers
v0000017c43379650_0 .net "cin", 0 0, L_0000017c43cf08e8;  1 drivers
v0000017c43378a70_0 .net "co", 9 0, L_0000017c43cea200;  1 drivers
L_0000017c43ce9760 .part L_0000017c43cd8000, 0, 1;
L_0000017c43ce7d20 .part L_0000017c43cc2ac0, 0, 1;
L_0000017c43ce7500 .part L_0000017c43cead40, 0, 1;
L_0000017c43ce85e0 .part L_0000017c43cea200, 0, 1;
L_0000017c43ce7960 .part L_0000017c43cd8000, 1, 1;
L_0000017c43ce8680 .part L_0000017c43cc2ac0, 1, 1;
L_0000017c43ce7640 .part L_0000017c43cead40, 1, 1;
L_0000017c43ce9440 .part L_0000017c43cea200, 1, 1;
L_0000017c43ce98a0 .part L_0000017c43cd8000, 2, 1;
L_0000017c43ce7aa0 .part L_0000017c43cc2ac0, 2, 1;
L_0000017c43ce8720 .part L_0000017c43cead40, 2, 1;
L_0000017c43ce7b40 .part L_0000017c43cea200, 2, 1;
L_0000017c43ce7c80 .part L_0000017c43cd8000, 3, 1;
L_0000017c43ce8860 .part L_0000017c43cc2ac0, 3, 1;
L_0000017c43ce7dc0 .part L_0000017c43cead40, 3, 1;
L_0000017c43ce8540 .part L_0000017c43cea200, 3, 1;
L_0000017c43ce9580 .part L_0000017c43cd8000, 4, 1;
L_0000017c43ce8900 .part L_0000017c43cc2ac0, 4, 1;
L_0000017c43ce9800 .part L_0000017c43cead40, 4, 1;
L_0000017c43ce8a40 .part L_0000017c43cea200, 4, 1;
L_0000017c43ce8ae0 .part L_0000017c43cd8000, 5, 1;
L_0000017c43ce8b80 .part L_0000017c43cc2ac0, 5, 1;
L_0000017c43ce71e0 .part L_0000017c43cead40, 5, 1;
L_0000017c43ce8c20 .part L_0000017c43cea200, 5, 1;
L_0000017c43ce8cc0 .part L_0000017c43cd8000, 6, 1;
L_0000017c43ce8ea0 .part L_0000017c43cc2ac0, 6, 1;
L_0000017c43ce9da0 .part L_0000017c43cead40, 6, 1;
L_0000017c43ceb6a0 .part L_0000017c43cea200, 6, 1;
L_0000017c43ceb600 .part L_0000017c43cd8000, 7, 1;
L_0000017c43ceb740 .part L_0000017c43cc2ac0, 7, 1;
L_0000017c43ce9c60 .part L_0000017c43cead40, 7, 1;
L_0000017c43ceb060 .part L_0000017c43cea200, 7, 1;
LS_0000017c43cead40_0_0 .concat8 [ 1 1 1 1], L_0000017c43da9720, L_0000017c43daae50, L_0000017c43dab1d0, L_0000017c43dab390;
LS_0000017c43cead40_0_4 .concat8 [ 1 1 1 1], L_0000017c43dabcc0, L_0000017c43daccf0, L_0000017c43dabda0, L_0000017c43daca50;
LS_0000017c43cead40_0_8 .concat8 [ 1 0 0 0], L_0000017c43daba90;
L_0000017c43cead40 .concat8 [ 4 4 1 0], LS_0000017c43cead40_0_0, LS_0000017c43cead40_0_4, LS_0000017c43cead40_0_8;
L_0000017c43cebf60 .part L_0000017c43cd8000, 8, 1;
L_0000017c43ceb2e0 .part L_0000017c43cc2ac0, 8, 1;
L_0000017c43ceaca0 .part L_0000017c43cead40, 8, 1;
L_0000017c43ce9f80 .part L_0000017c43cea200, 8, 1;
LS_0000017c43ceb560_0_0 .concat8 [ 1 1 1 1], L_0000017c43daaad0, L_0000017c43dab010, L_0000017c43dac270, L_0000017c43dac0b0;
LS_0000017c43ceb560_0_4 .concat8 [ 1 1 1 1], L_0000017c43dac3c0, L_0000017c43dab710, L_0000017c43dabc50, L_0000017c43dab940;
LS_0000017c43ceb560_0_8 .concat8 [ 1 0 0 0], L_0000017c43dac430;
L_0000017c43ceb560 .concat8 [ 4 4 1 0], LS_0000017c43ceb560_0_0, LS_0000017c43ceb560_0_4, LS_0000017c43ceb560_0_8;
LS_0000017c43cea200_0_0 .concat8 [ 1 1 1 1], L_0000017c43dacc10, L_0000017c43da9800, L_0000017c43da9950, L_0000017c43dac040;
LS_0000017c43cea200_0_4 .concat8 [ 1 1 1 1], L_0000017c43dac120, L_0000017c43dab7f0, L_0000017c43dab550, L_0000017c43dabe10;
LS_0000017c43cea200_0_8 .concat8 [ 1 1 0 0], L_0000017c43dabef0, L_0000017c43dab860;
L_0000017c43cea200 .concat8 [ 4 4 2 0], LS_0000017c43cea200_0_0, LS_0000017c43cea200_0_4, LS_0000017c43cea200_0_8;
L_0000017c43ceb240 .part L_0000017c43cea200, 9, 1;
S_0000017c43348600 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323c9c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da9720 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ce9760, C4<0>, C4<0>;
v0000017c43371630_0 .net *"_ivl_1", 0 0, L_0000017c43ce9760;  1 drivers
S_0000017c4334a6d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43348600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da9800 .functor OR 1, L_0000017c43daaa60, L_0000017c43da98e0, C4<0>, C4<0>;
v0000017c433734d0_0 .net "S", 0 0, L_0000017c43daaad0;  1 drivers
v0000017c43373570_0 .net "a", 0 0, L_0000017c43ce7d20;  1 drivers
v0000017c433716d0_0 .net "b", 0 0, L_0000017c43ce7500;  1 drivers
v0000017c43372490_0 .net "c", 0 0, L_0000017c43da9800;  1 drivers
v0000017c433725d0_0 .net "carry_1", 0 0, L_0000017c43daaa60;  1 drivers
v0000017c43373610_0 .net "carry_2", 0 0, L_0000017c43da98e0;  1 drivers
v0000017c43371c70_0 .net "cin", 0 0, L_0000017c43ce85e0;  1 drivers
v0000017c433737f0_0 .net "sum_1", 0 0, L_0000017c43daa9f0;  1 drivers
S_0000017c4334c7a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa9f0 .functor XOR 1, L_0000017c43ce7d20, L_0000017c43ce7500, C4<0>, C4<0>;
L_0000017c43daaa60 .functor AND 1, L_0000017c43ce7d20, L_0000017c43ce7500, C4<1>, C4<1>;
v0000017c433719f0_0 .net "S", 0 0, L_0000017c43daa9f0;  alias, 1 drivers
v0000017c43371310_0 .net "a", 0 0, L_0000017c43ce7d20;  alias, 1 drivers
v0000017c43371b30_0 .net "b", 0 0, L_0000017c43ce7500;  alias, 1 drivers
v0000017c43371a90_0 .net "c", 0 0, L_0000017c43daaa60;  alias, 1 drivers
S_0000017c43347fc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daaad0 .functor XOR 1, L_0000017c43daa9f0, L_0000017c43ce85e0, C4<0>, C4<0>;
L_0000017c43da98e0 .functor AND 1, L_0000017c43daa9f0, L_0000017c43ce85e0, C4<1>, C4<1>;
v0000017c43372530_0 .net "S", 0 0, L_0000017c43daaad0;  alias, 1 drivers
v0000017c43372f30_0 .net "a", 0 0, L_0000017c43daa9f0;  alias, 1 drivers
v0000017c43373390_0 .net "b", 0 0, L_0000017c43ce85e0;  alias, 1 drivers
v0000017c43373430_0 .net "c", 0 0, L_0000017c43da98e0;  alias, 1 drivers
S_0000017c43347980 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323ca40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43daae50 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ce7960, C4<0>, C4<0>;
v0000017c433740b0_0 .net *"_ivl_1", 0 0, L_0000017c43ce7960;  1 drivers
S_0000017c4334b4e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43347980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da9950 .functor OR 1, L_0000017c43daafa0, L_0000017c43dab080, C4<0>, C4<0>;
v0000017c43371810_0 .net "S", 0 0, L_0000017c43dab010;  1 drivers
v0000017c43371f90_0 .net "a", 0 0, L_0000017c43ce8680;  1 drivers
v0000017c43372030_0 .net "b", 0 0, L_0000017c43ce7640;  1 drivers
v0000017c43372170_0 .net "c", 0 0, L_0000017c43da9950;  1 drivers
v0000017c43372350_0 .net "carry_1", 0 0, L_0000017c43daafa0;  1 drivers
v0000017c43374290_0 .net "carry_2", 0 0, L_0000017c43dab080;  1 drivers
v0000017c43373ed0_0 .net "cin", 0 0, L_0000017c43ce9440;  1 drivers
v0000017c43375e10_0 .net "sum_1", 0 0, L_0000017c43daaec0;  1 drivers
S_0000017c4334b990 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334b4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daaec0 .functor XOR 1, L_0000017c43ce8680, L_0000017c43ce7640, C4<0>, C4<0>;
L_0000017c43daafa0 .functor AND 1, L_0000017c43ce8680, L_0000017c43ce7640, C4<1>, C4<1>;
v0000017c43371d10_0 .net "S", 0 0, L_0000017c43daaec0;  alias, 1 drivers
v0000017c433713b0_0 .net "a", 0 0, L_0000017c43ce8680;  alias, 1 drivers
v0000017c43371450_0 .net "b", 0 0, L_0000017c43ce7640;  alias, 1 drivers
v0000017c43371db0_0 .net "c", 0 0, L_0000017c43daafa0;  alias, 1 drivers
S_0000017c43348f60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334b4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dab010 .functor XOR 1, L_0000017c43daaec0, L_0000017c43ce9440, C4<0>, C4<0>;
L_0000017c43dab080 .functor AND 1, L_0000017c43daaec0, L_0000017c43ce9440, C4<1>, C4<1>;
v0000017c43371e50_0 .net "S", 0 0, L_0000017c43dab010;  alias, 1 drivers
v0000017c43371ef0_0 .net "a", 0 0, L_0000017c43daaec0;  alias, 1 drivers
v0000017c43371770_0 .net "b", 0 0, L_0000017c43ce9440;  alias, 1 drivers
v0000017c43372210_0 .net "c", 0 0, L_0000017c43dab080;  alias, 1 drivers
S_0000017c43348790 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323cac0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dab1d0 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ce98a0, C4<0>, C4<0>;
v0000017c43373cf0_0 .net *"_ivl_1", 0 0, L_0000017c43ce98a0;  1 drivers
S_0000017c433495a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43348790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dac040 .functor OR 1, L_0000017c43da9870, L_0000017c43dac9e0, C4<0>, C4<0>;
v0000017c43376090_0 .net "S", 0 0, L_0000017c43dac270;  1 drivers
v0000017c433741f0_0 .net "a", 0 0, L_0000017c43ce7aa0;  1 drivers
v0000017c43375c30_0 .net "b", 0 0, L_0000017c43ce8720;  1 drivers
v0000017c43374c90_0 .net "c", 0 0, L_0000017c43dac040;  1 drivers
v0000017c43374e70_0 .net "carry_1", 0 0, L_0000017c43da9870;  1 drivers
v0000017c43374d30_0 .net "carry_2", 0 0, L_0000017c43dac9e0;  1 drivers
v0000017c43373d90_0 .net "cin", 0 0, L_0000017c43ce7b40;  1 drivers
v0000017c43374f10_0 .net "sum_1", 0 0, L_0000017c43da9640;  1 drivers
S_0000017c4334bb20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433495a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9640 .functor XOR 1, L_0000017c43ce7aa0, L_0000017c43ce8720, C4<0>, C4<0>;
L_0000017c43da9870 .functor AND 1, L_0000017c43ce7aa0, L_0000017c43ce8720, C4<1>, C4<1>;
v0000017c43375230_0 .net "S", 0 0, L_0000017c43da9640;  alias, 1 drivers
v0000017c43374a10_0 .net "a", 0 0, L_0000017c43ce7aa0;  alias, 1 drivers
v0000017c43374ab0_0 .net "b", 0 0, L_0000017c43ce8720;  alias, 1 drivers
v0000017c43373f70_0 .net "c", 0 0, L_0000017c43da9870;  alias, 1 drivers
S_0000017c43347b10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433495a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac270 .functor XOR 1, L_0000017c43da9640, L_0000017c43ce7b40, C4<0>, C4<0>;
L_0000017c43dac9e0 .functor AND 1, L_0000017c43da9640, L_0000017c43ce7b40, C4<1>, C4<1>;
v0000017c43375050_0 .net "S", 0 0, L_0000017c43dac270;  alias, 1 drivers
v0000017c43374470_0 .net "a", 0 0, L_0000017c43da9640;  alias, 1 drivers
v0000017c43375d70_0 .net "b", 0 0, L_0000017c43ce7b40;  alias, 1 drivers
v0000017c43374dd0_0 .net "c", 0 0, L_0000017c43dac9e0;  alias, 1 drivers
S_0000017c4334cac0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323ca80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43dab390 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ce7c80, C4<0>, C4<0>;
v0000017c43374330_0 .net *"_ivl_1", 0 0, L_0000017c43ce7c80;  1 drivers
S_0000017c43348ab0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dac120 .functor OR 1, L_0000017c43dab8d0, L_0000017c43dabbe0, C4<0>, C4<0>;
v0000017c433754b0_0 .net "S", 0 0, L_0000017c43dac0b0;  1 drivers
v0000017c43374150_0 .net "a", 0 0, L_0000017c43ce8860;  1 drivers
v0000017c433746f0_0 .net "b", 0 0, L_0000017c43ce7dc0;  1 drivers
v0000017c43375410_0 .net "c", 0 0, L_0000017c43dac120;  1 drivers
v0000017c43375a50_0 .net "carry_1", 0 0, L_0000017c43dab8d0;  1 drivers
v0000017c43375b90_0 .net "carry_2", 0 0, L_0000017c43dabbe0;  1 drivers
v0000017c43373a70_0 .net "cin", 0 0, L_0000017c43ce8540;  1 drivers
v0000017c43375af0_0 .net "sum_1", 0 0, L_0000017c43dabf60;  1 drivers
S_0000017c433474d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43348ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dabf60 .functor XOR 1, L_0000017c43ce8860, L_0000017c43ce7dc0, C4<0>, C4<0>;
L_0000017c43dab8d0 .functor AND 1, L_0000017c43ce8860, L_0000017c43ce7dc0, C4<1>, C4<1>;
v0000017c43375eb0_0 .net "S", 0 0, L_0000017c43dabf60;  alias, 1 drivers
v0000017c43374fb0_0 .net "a", 0 0, L_0000017c43ce8860;  alias, 1 drivers
v0000017c433752d0_0 .net "b", 0 0, L_0000017c43ce7dc0;  alias, 1 drivers
v0000017c433759b0_0 .net "c", 0 0, L_0000017c43dab8d0;  alias, 1 drivers
S_0000017c433498c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43348ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac0b0 .functor XOR 1, L_0000017c43dabf60, L_0000017c43ce8540, C4<0>, C4<0>;
L_0000017c43dabbe0 .functor AND 1, L_0000017c43dabf60, L_0000017c43ce8540, C4<1>, C4<1>;
v0000017c433750f0_0 .net "S", 0 0, L_0000017c43dac0b0;  alias, 1 drivers
v0000017c43374830_0 .net "a", 0 0, L_0000017c43dabf60;  alias, 1 drivers
v0000017c43375190_0 .net "b", 0 0, L_0000017c43ce8540;  alias, 1 drivers
v0000017c43375370_0 .net "c", 0 0, L_0000017c43dabbe0;  alias, 1 drivers
S_0000017c4334be40 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323dc00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43dabcc0 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ce9580, C4<0>, C4<0>;
v0000017c43373930_0 .net *"_ivl_1", 0 0, L_0000017c43ce9580;  1 drivers
S_0000017c4334c160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dab7f0 .functor OR 1, L_0000017c43dac7b0, L_0000017c43dacc80, C4<0>, C4<0>;
v0000017c43375730_0 .net "S", 0 0, L_0000017c43dac3c0;  1 drivers
v0000017c43373b10_0 .net "a", 0 0, L_0000017c43ce8900;  1 drivers
v0000017c433757d0_0 .net "b", 0 0, L_0000017c43ce9800;  1 drivers
v0000017c43375870_0 .net "c", 0 0, L_0000017c43dab7f0;  1 drivers
v0000017c43373bb0_0 .net "carry_1", 0 0, L_0000017c43dac7b0;  1 drivers
v0000017c43375910_0 .net "carry_2", 0 0, L_0000017c43dacc80;  1 drivers
v0000017c43375cd0_0 .net "cin", 0 0, L_0000017c43ce8a40;  1 drivers
v0000017c43375f50_0 .net "sum_1", 0 0, L_0000017c43dac740;  1 drivers
S_0000017c4334b800 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac740 .functor XOR 1, L_0000017c43ce8900, L_0000017c43ce9800, C4<0>, C4<0>;
L_0000017c43dac7b0 .functor AND 1, L_0000017c43ce8900, L_0000017c43ce9800, C4<1>, C4<1>;
v0000017c43375550_0 .net "S", 0 0, L_0000017c43dac740;  alias, 1 drivers
v0000017c433755f0_0 .net "a", 0 0, L_0000017c43ce8900;  alias, 1 drivers
v0000017c43375690_0 .net "b", 0 0, L_0000017c43ce9800;  alias, 1 drivers
v0000017c43375ff0_0 .net "c", 0 0, L_0000017c43dac7b0;  alias, 1 drivers
S_0000017c4334c2f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac3c0 .functor XOR 1, L_0000017c43dac740, L_0000017c43ce8a40, C4<0>, C4<0>;
L_0000017c43dacc80 .functor AND 1, L_0000017c43dac740, L_0000017c43ce8a40, C4<1>, C4<1>;
v0000017c433743d0_0 .net "S", 0 0, L_0000017c43dac3c0;  alias, 1 drivers
v0000017c43374510_0 .net "a", 0 0, L_0000017c43dac740;  alias, 1 drivers
v0000017c433745b0_0 .net "b", 0 0, L_0000017c43ce8a40;  alias, 1 drivers
v0000017c43373e30_0 .net "c", 0 0, L_0000017c43dacc80;  alias, 1 drivers
S_0000017c43349a50 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323df40 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43daccf0 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ce8ae0, C4<0>, C4<0>;
v0000017c43378250_0 .net *"_ivl_1", 0 0, L_0000017c43ce8ae0;  1 drivers
S_0000017c43349d70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43349a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dab550 .functor OR 1, L_0000017c43dac890, L_0000017c43dabd30, C4<0>, C4<0>;
v0000017c43374bf0_0 .net "S", 0 0, L_0000017c43dab710;  1 drivers
v0000017c43377990_0 .net "a", 0 0, L_0000017c43ce8b80;  1 drivers
v0000017c43376630_0 .net "b", 0 0, L_0000017c43ce71e0;  1 drivers
v0000017c43378110_0 .net "c", 0 0, L_0000017c43dab550;  1 drivers
v0000017c433781b0_0 .net "carry_1", 0 0, L_0000017c43dac890;  1 drivers
v0000017c43376270_0 .net "carry_2", 0 0, L_0000017c43dabd30;  1 drivers
v0000017c433766d0_0 .net "cin", 0 0, L_0000017c43ce8c20;  1 drivers
v0000017c433775d0_0 .net "sum_1", 0 0, L_0000017c43dac900;  1 drivers
S_0000017c4334a860 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43349d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac900 .functor XOR 1, L_0000017c43ce8b80, L_0000017c43ce71e0, C4<0>, C4<0>;
L_0000017c43dac890 .functor AND 1, L_0000017c43ce8b80, L_0000017c43ce71e0, C4<1>, C4<1>;
v0000017c43374010_0 .net "S", 0 0, L_0000017c43dac900;  alias, 1 drivers
v0000017c433739d0_0 .net "a", 0 0, L_0000017c43ce8b80;  alias, 1 drivers
v0000017c43374790_0 .net "b", 0 0, L_0000017c43ce71e0;  alias, 1 drivers
v0000017c43373c50_0 .net "c", 0 0, L_0000017c43dac890;  alias, 1 drivers
S_0000017c43347e30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43349d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dab710 .functor XOR 1, L_0000017c43dac900, L_0000017c43ce8c20, C4<0>, C4<0>;
L_0000017c43dabd30 .functor AND 1, L_0000017c43dac900, L_0000017c43ce8c20, C4<1>, C4<1>;
v0000017c43374650_0 .net "S", 0 0, L_0000017c43dab710;  alias, 1 drivers
v0000017c433748d0_0 .net "a", 0 0, L_0000017c43dac900;  alias, 1 drivers
v0000017c43374970_0 .net "b", 0 0, L_0000017c43ce8c20;  alias, 1 drivers
v0000017c43374b50_0 .net "c", 0 0, L_0000017c43dabd30;  alias, 1 drivers
S_0000017c4334a9f0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323e000 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43dabda0 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ce8cc0, C4<0>, C4<0>;
v0000017c43376c70_0 .net *"_ivl_1", 0 0, L_0000017c43ce8cc0;  1 drivers
S_0000017c4334aea0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dabe10 .functor OR 1, L_0000017c43dab400, L_0000017c43dacd60, C4<0>, C4<0>;
v0000017c43376810_0 .net "S", 0 0, L_0000017c43dabc50;  1 drivers
v0000017c43377f30_0 .net "a", 0 0, L_0000017c43ce8ea0;  1 drivers
v0000017c43378390_0 .net "b", 0 0, L_0000017c43ce9da0;  1 drivers
v0000017c433778f0_0 .net "c", 0 0, L_0000017c43dabe10;  1 drivers
v0000017c43378430_0 .net "carry_1", 0 0, L_0000017c43dab400;  1 drivers
v0000017c43377a30_0 .net "carry_2", 0 0, L_0000017c43dacd60;  1 drivers
v0000017c43377df0_0 .net "cin", 0 0, L_0000017c43ceb6a0;  1 drivers
v0000017c433772b0_0 .net "sum_1", 0 0, L_0000017c43dabfd0;  1 drivers
S_0000017c4334c480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dabfd0 .functor XOR 1, L_0000017c43ce8ea0, L_0000017c43ce9da0, C4<0>, C4<0>;
L_0000017c43dab400 .functor AND 1, L_0000017c43ce8ea0, L_0000017c43ce9da0, C4<1>, C4<1>;
v0000017c433782f0_0 .net "S", 0 0, L_0000017c43dabfd0;  alias, 1 drivers
v0000017c433761d0_0 .net "a", 0 0, L_0000017c43ce8ea0;  alias, 1 drivers
v0000017c43376a90_0 .net "b", 0 0, L_0000017c43ce9da0;  alias, 1 drivers
v0000017c43376e50_0 .net "c", 0 0, L_0000017c43dab400;  alias, 1 drivers
S_0000017c4334b030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dabc50 .functor XOR 1, L_0000017c43dabfd0, L_0000017c43ceb6a0, C4<0>, C4<0>;
L_0000017c43dacd60 .functor AND 1, L_0000017c43dabfd0, L_0000017c43ceb6a0, C4<1>, C4<1>;
v0000017c43377490_0 .net "S", 0 0, L_0000017c43dabc50;  alias, 1 drivers
v0000017c43376bd0_0 .net "a", 0 0, L_0000017c43dabfd0;  alias, 1 drivers
v0000017c43378570_0 .net "b", 0 0, L_0000017c43ceb6a0;  alias, 1 drivers
v0000017c43377710_0 .net "c", 0 0, L_0000017c43dacd60;  alias, 1 drivers
S_0000017c4334c930 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323d9c0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43daca50 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43ceb600, C4<0>, C4<0>;
v0000017c43377030_0 .net *"_ivl_1", 0 0, L_0000017c43ceb600;  1 drivers
S_0000017c4334cc50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dabef0 .functor OR 1, L_0000017c43dab630, L_0000017c43dabe80, C4<0>, C4<0>;
v0000017c433768b0_0 .net "S", 0 0, L_0000017c43dab940;  1 drivers
v0000017c43378890_0 .net "a", 0 0, L_0000017c43ceb740;  1 drivers
v0000017c43376d10_0 .net "b", 0 0, L_0000017c43ce9c60;  1 drivers
v0000017c433787f0_0 .net "c", 0 0, L_0000017c43dabef0;  1 drivers
v0000017c43376130_0 .net "carry_1", 0 0, L_0000017c43dab630;  1 drivers
v0000017c43376450_0 .net "carry_2", 0 0, L_0000017c43dabe80;  1 drivers
v0000017c43377350_0 .net "cin", 0 0, L_0000017c43ceb060;  1 drivers
v0000017c43376950_0 .net "sum_1", 0 0, L_0000017c43dab320;  1 drivers
S_0000017c4334cde0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dab320 .functor XOR 1, L_0000017c43ceb740, L_0000017c43ce9c60, C4<0>, C4<0>;
L_0000017c43dab630 .functor AND 1, L_0000017c43ceb740, L_0000017c43ce9c60, C4<1>, C4<1>;
v0000017c433784d0_0 .net "S", 0 0, L_0000017c43dab320;  alias, 1 drivers
v0000017c43376310_0 .net "a", 0 0, L_0000017c43ceb740;  alias, 1 drivers
v0000017c433763b0_0 .net "b", 0 0, L_0000017c43ce9c60;  alias, 1 drivers
v0000017c43378750_0 .net "c", 0 0, L_0000017c43dab630;  alias, 1 drivers
S_0000017c4334d290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dab940 .functor XOR 1, L_0000017c43dab320, L_0000017c43ceb060, C4<0>, C4<0>;
L_0000017c43dabe80 .functor AND 1, L_0000017c43dab320, L_0000017c43ceb060, C4<1>, C4<1>;
v0000017c43377850_0 .net "S", 0 0, L_0000017c43dab940;  alias, 1 drivers
v0000017c43377530_0 .net "a", 0 0, L_0000017c43dab320;  alias, 1 drivers
v0000017c43378610_0 .net "b", 0 0, L_0000017c43ceb060;  alias, 1 drivers
v0000017c433786b0_0 .net "c", 0 0, L_0000017c43dabe80;  alias, 1 drivers
S_0000017c43347ca0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43349410;
 .timescale 0 0;
P_0000017c4323d640 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43daba90 .functor XOR 1, L_0000017c43cf08e8, L_0000017c43cebf60, C4<0>, C4<0>;
v0000017c43377210_0 .net *"_ivl_1", 0 0, L_0000017c43cebf60;  1 drivers
S_0000017c43348150 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43347ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dab860 .functor OR 1, L_0000017c43dabb00, L_0000017c43dac2e0, C4<0>, C4<0>;
v0000017c433769f0_0 .net "S", 0 0, L_0000017c43dac430;  1 drivers
v0000017c43376ef0_0 .net "a", 0 0, L_0000017c43ceb2e0;  1 drivers
v0000017c43376b30_0 .net "b", 0 0, L_0000017c43ceaca0;  1 drivers
v0000017c43376f90_0 .net "c", 0 0, L_0000017c43dab860;  1 drivers
v0000017c433770d0_0 .net "carry_1", 0 0, L_0000017c43dabb00;  1 drivers
v0000017c43377170_0 .net "carry_2", 0 0, L_0000017c43dac2e0;  1 drivers
v0000017c43377fd0_0 .net "cin", 0 0, L_0000017c43ce9f80;  1 drivers
v0000017c43377cb0_0 .net "sum_1", 0 0, L_0000017c43dab9b0;  1 drivers
S_0000017c4334d420 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43348150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dab9b0 .functor XOR 1, L_0000017c43ceb2e0, L_0000017c43ceaca0, C4<0>, C4<0>;
L_0000017c43dabb00 .functor AND 1, L_0000017c43ceb2e0, L_0000017c43ceaca0, C4<1>, C4<1>;
v0000017c43377ad0_0 .net "S", 0 0, L_0000017c43dab9b0;  alias, 1 drivers
v0000017c43377670_0 .net "a", 0 0, L_0000017c43ceb2e0;  alias, 1 drivers
v0000017c433764f0_0 .net "b", 0 0, L_0000017c43ceaca0;  alias, 1 drivers
v0000017c43376590_0 .net "c", 0 0, L_0000017c43dabb00;  alias, 1 drivers
S_0000017c4334d740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43348150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac430 .functor XOR 1, L_0000017c43dab9b0, L_0000017c43ce9f80, C4<0>, C4<0>;
L_0000017c43dac2e0 .functor AND 1, L_0000017c43dab9b0, L_0000017c43ce9f80, C4<1>, C4<1>;
v0000017c43377e90_0 .net "S", 0 0, L_0000017c43dac430;  alias, 1 drivers
v0000017c43376db0_0 .net "a", 0 0, L_0000017c43dab9b0;  alias, 1 drivers
v0000017c43376770_0 .net "b", 0 0, L_0000017c43ce9f80;  alias, 1 drivers
v0000017c433777b0_0 .net "c", 0 0, L_0000017c43dac2e0;  alias, 1 drivers
S_0000017c433482e0 .scope module, "add4" "rca_Nbit" 2 88, 2 233 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323da40 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf0a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db14b0 .functor BUFZ 1, L_0000017c43cf0a98, C4<0>, C4<0>, C4<0>;
v0000017c43383290_0 .net "S", 16 0, L_0000017c43de6c30;  alias, 1 drivers
v0000017c43384eb0_0 .net *"_ivl_0", 0 0, L_0000017c43dae8f0;  1 drivers
v0000017c43383790_0 .net *"_ivl_10", 0 0, L_0000017c43dae420;  1 drivers
v0000017c43383f10_0 .net *"_ivl_100", 0 0, L_0000017c43daf060;  1 drivers
v0000017c433847d0_0 .net *"_ivl_110", 0 0, L_0000017c43dafc30;  1 drivers
v0000017c43383970_0 .net *"_ivl_120", 0 0, L_0000017c43daeb20;  1 drivers
v0000017c43382b10_0 .net *"_ivl_130", 0 0, L_0000017c43dafae0;  1 drivers
v0000017c43383330_0 .net *"_ivl_140", 0 0, L_0000017c43daeb90;  1 drivers
v0000017c43383fb0_0 .net *"_ivl_150", 0 0, L_0000017c43daec00;  1 drivers
v0000017c433833d0_0 .net *"_ivl_160", 0 0, L_0000017c43dafa70;  1 drivers
v0000017c433842d0_0 .net *"_ivl_176", 0 0, L_0000017c43db14b0;  1 drivers
v0000017c43382ed0_0 .net *"_ivl_20", 0 0, L_0000017c43dadaf0;  1 drivers
v0000017c43384050_0 .net *"_ivl_30", 0 0, L_0000017c43dadd90;  1 drivers
v0000017c43383ab0_0 .net *"_ivl_40", 0 0, L_0000017c43dae810;  1 drivers
v0000017c43384910_0 .net *"_ivl_50", 0 0, L_0000017c43dacf90;  1 drivers
v0000017c43382e30_0 .net *"_ivl_60", 0 0, L_0000017c43daf0d0;  1 drivers
v0000017c43382bb0_0 .net *"_ivl_70", 0 0, L_0000017c43db01e0;  1 drivers
v0000017c43382c50_0 .net *"_ivl_80", 0 0, L_0000017c43daec70;  1 drivers
v0000017c43382d90_0 .net *"_ivl_90", 0 0, L_0000017c43daff40;  1 drivers
v0000017c433865d0_0 .net "a", 16 0, L_0000017c43ce9bc0;  alias, 1 drivers
v0000017c433862b0_0 .net "b", 16 0, L_0000017c43cea2a0;  alias, 1 drivers
v0000017c433871b0_0 .net "b1", 16 0, L_0000017c43de6410;  1 drivers
v0000017c43386cb0_0 .net "c", 0 0, L_0000017c43de7c70;  alias, 1 drivers
v0000017c43386350_0 .net "cin", 0 0, L_0000017c43cf0a98;  1 drivers
v0000017c43385770_0 .net "co", 17 0, L_0000017c43de8850;  1 drivers
L_0000017c43cea340 .part L_0000017c43cea2a0, 0, 1;
L_0000017c43cea480 .part L_0000017c43ce9bc0, 0, 1;
L_0000017c43de4430 .part L_0000017c43de6410, 0, 1;
L_0000017c43de4390 .part L_0000017c43de8850, 0, 1;
L_0000017c43de5d30 .part L_0000017c43cea2a0, 1, 1;
L_0000017c43de5330 .part L_0000017c43ce9bc0, 1, 1;
L_0000017c43de6050 .part L_0000017c43de6410, 1, 1;
L_0000017c43de44d0 .part L_0000017c43de8850, 1, 1;
L_0000017c43de4570 .part L_0000017c43cea2a0, 2, 1;
L_0000017c43de3e90 .part L_0000017c43ce9bc0, 2, 1;
L_0000017c43de3f30 .part L_0000017c43de6410, 2, 1;
L_0000017c43de62d0 .part L_0000017c43de8850, 2, 1;
L_0000017c43de56f0 .part L_0000017c43cea2a0, 3, 1;
L_0000017c43de4250 .part L_0000017c43ce9bc0, 3, 1;
L_0000017c43de51f0 .part L_0000017c43de6410, 3, 1;
L_0000017c43de4610 .part L_0000017c43de8850, 3, 1;
L_0000017c43de47f0 .part L_0000017c43cea2a0, 4, 1;
L_0000017c43de46b0 .part L_0000017c43ce9bc0, 4, 1;
L_0000017c43de4890 .part L_0000017c43de6410, 4, 1;
L_0000017c43de3fd0 .part L_0000017c43de8850, 4, 1;
L_0000017c43de60f0 .part L_0000017c43cea2a0, 5, 1;
L_0000017c43de4750 .part L_0000017c43ce9bc0, 5, 1;
L_0000017c43de4930 .part L_0000017c43de6410, 5, 1;
L_0000017c43de4a70 .part L_0000017c43de8850, 5, 1;
L_0000017c43de42f0 .part L_0000017c43cea2a0, 6, 1;
L_0000017c43de5470 .part L_0000017c43ce9bc0, 6, 1;
L_0000017c43de49d0 .part L_0000017c43de6410, 6, 1;
L_0000017c43de4070 .part L_0000017c43de8850, 6, 1;
L_0000017c43de4bb0 .part L_0000017c43cea2a0, 7, 1;
L_0000017c43de5790 .part L_0000017c43ce9bc0, 7, 1;
L_0000017c43de4b10 .part L_0000017c43de6410, 7, 1;
L_0000017c43de4110 .part L_0000017c43de8850, 7, 1;
L_0000017c43de64b0 .part L_0000017c43cea2a0, 8, 1;
L_0000017c43de4c50 .part L_0000017c43ce9bc0, 8, 1;
L_0000017c43de4cf0 .part L_0000017c43de6410, 8, 1;
L_0000017c43de4d90 .part L_0000017c43de8850, 8, 1;
L_0000017c43de5c90 .part L_0000017c43cea2a0, 9, 1;
L_0000017c43de4e30 .part L_0000017c43ce9bc0, 9, 1;
L_0000017c43de5ab0 .part L_0000017c43de6410, 9, 1;
L_0000017c43de5dd0 .part L_0000017c43de8850, 9, 1;
L_0000017c43de4ed0 .part L_0000017c43cea2a0, 10, 1;
L_0000017c43de53d0 .part L_0000017c43ce9bc0, 10, 1;
L_0000017c43de41b0 .part L_0000017c43de6410, 10, 1;
L_0000017c43de4f70 .part L_0000017c43de8850, 10, 1;
L_0000017c43de5010 .part L_0000017c43cea2a0, 11, 1;
L_0000017c43de58d0 .part L_0000017c43ce9bc0, 11, 1;
L_0000017c43de5e70 .part L_0000017c43de6410, 11, 1;
L_0000017c43de5b50 .part L_0000017c43de8850, 11, 1;
L_0000017c43de50b0 .part L_0000017c43cea2a0, 12, 1;
L_0000017c43de5290 .part L_0000017c43ce9bc0, 12, 1;
L_0000017c43de5150 .part L_0000017c43de6410, 12, 1;
L_0000017c43de5510 .part L_0000017c43de8850, 12, 1;
L_0000017c43de55b0 .part L_0000017c43cea2a0, 13, 1;
L_0000017c43de5830 .part L_0000017c43ce9bc0, 13, 1;
L_0000017c43de3df0 .part L_0000017c43de6410, 13, 1;
L_0000017c43de5650 .part L_0000017c43de8850, 13, 1;
L_0000017c43de5970 .part L_0000017c43cea2a0, 14, 1;
L_0000017c43de5a10 .part L_0000017c43ce9bc0, 14, 1;
L_0000017c43de5f10 .part L_0000017c43de6410, 14, 1;
L_0000017c43de6230 .part L_0000017c43de8850, 14, 1;
L_0000017c43de5fb0 .part L_0000017c43cea2a0, 15, 1;
L_0000017c43de5bf0 .part L_0000017c43ce9bc0, 15, 1;
L_0000017c43de6190 .part L_0000017c43de6410, 15, 1;
L_0000017c43de6370 .part L_0000017c43de8850, 15, 1;
LS_0000017c43de6410_0_0 .concat8 [ 1 1 1 1], L_0000017c43dae8f0, L_0000017c43dae420, L_0000017c43dadaf0, L_0000017c43dadd90;
LS_0000017c43de6410_0_4 .concat8 [ 1 1 1 1], L_0000017c43dae810, L_0000017c43dacf90, L_0000017c43daf0d0, L_0000017c43db01e0;
LS_0000017c43de6410_0_8 .concat8 [ 1 1 1 1], L_0000017c43daec70, L_0000017c43daff40, L_0000017c43daf060, L_0000017c43dafc30;
LS_0000017c43de6410_0_12 .concat8 [ 1 1 1 1], L_0000017c43daeb20, L_0000017c43dafae0, L_0000017c43daeb90, L_0000017c43daec00;
LS_0000017c43de6410_0_16 .concat8 [ 1 0 0 0], L_0000017c43dafa70;
LS_0000017c43de6410_1_0 .concat8 [ 4 4 4 4], LS_0000017c43de6410_0_0, LS_0000017c43de6410_0_4, LS_0000017c43de6410_0_8, LS_0000017c43de6410_0_12;
LS_0000017c43de6410_1_4 .concat8 [ 1 0 0 0], LS_0000017c43de6410_0_16;
L_0000017c43de6410 .concat8 [ 16 1 0 0], LS_0000017c43de6410_1_0, LS_0000017c43de6410_1_4;
L_0000017c43de7ef0 .part L_0000017c43cea2a0, 16, 1;
L_0000017c43de6730 .part L_0000017c43ce9bc0, 16, 1;
L_0000017c43de7130 .part L_0000017c43de6410, 16, 1;
L_0000017c43de87b0 .part L_0000017c43de8850, 16, 1;
LS_0000017c43de6c30_0_0 .concat8 [ 1 1 1 1], L_0000017c43dad930, L_0000017c43dae500, L_0000017c43dae180, L_0000017c43dade70;
LS_0000017c43de6c30_0_4 .concat8 [ 1 1 1 1], L_0000017c43dae880, L_0000017c43db0170, L_0000017c43dafd10, L_0000017c43db0090;
LS_0000017c43de6c30_0_8 .concat8 [ 1 1 1 1], L_0000017c43daeea0, L_0000017c43daece0, L_0000017c43db0020, L_0000017c43daf140;
LS_0000017c43de6c30_0_12 .concat8 [ 1 1 1 1], L_0000017c43dafdf0, L_0000017c43dafed0, L_0000017c43db03a0, L_0000017c43daf300;
LS_0000017c43de6c30_0_16 .concat8 [ 1 0 0 0], L_0000017c43db1440;
LS_0000017c43de6c30_1_0 .concat8 [ 4 4 4 4], LS_0000017c43de6c30_0_0, LS_0000017c43de6c30_0_4, LS_0000017c43de6c30_0_8, LS_0000017c43de6c30_0_12;
LS_0000017c43de6c30_1_4 .concat8 [ 1 0 0 0], LS_0000017c43de6c30_0_16;
L_0000017c43de6c30 .concat8 [ 16 1 0 0], LS_0000017c43de6c30_1_0, LS_0000017c43de6c30_1_4;
LS_0000017c43de8850_0_0 .concat8 [ 1 1 1 1], L_0000017c43db14b0, L_0000017c43dad230, L_0000017c43dada10, L_0000017c43dae5e0;
LS_0000017c43de8850_0_4 .concat8 [ 1 1 1 1], L_0000017c43dadee0, L_0000017c43daceb0, L_0000017c43db0480, L_0000017c43daee30;
LS_0000017c43de8850_0_8 .concat8 [ 1 1 1 1], L_0000017c43db0410, L_0000017c43daf450, L_0000017c43daef80, L_0000017c43daf5a0;
LS_0000017c43de8850_0_12 .concat8 [ 1 1 1 1], L_0000017c43db0100, L_0000017c43db0330, L_0000017c43daedc0, L_0000017c43daeab0;
LS_0000017c43de8850_0_16 .concat8 [ 1 1 0 0], L_0000017c43dafa00, L_0000017c43db0c60;
LS_0000017c43de8850_1_0 .concat8 [ 4 4 4 4], LS_0000017c43de8850_0_0, LS_0000017c43de8850_0_4, LS_0000017c43de8850_0_8, LS_0000017c43de8850_0_12;
LS_0000017c43de8850_1_4 .concat8 [ 2 0 0 0], LS_0000017c43de8850_0_16;
L_0000017c43de8850 .concat8 [ 16 2 0 0], LS_0000017c43de8850_1_0, LS_0000017c43de8850_1_4;
L_0000017c43de7c70 .part L_0000017c43de8850, 17, 1;
S_0000017c43348470 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323ddc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dae8f0 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43cea340, C4<0>, C4<0>;
v0000017c4337af50_0 .net *"_ivl_1", 0 0, L_0000017c43cea340;  1 drivers
S_0000017c4334ea00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43348470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dad230 .functor OR 1, L_0000017c43dae9d0, L_0000017c43dad9a0, C4<0>, C4<0>;
v0000017c43378cf0_0 .net "S", 0 0, L_0000017c43dad930;  1 drivers
v0000017c4337ab90_0 .net "a", 0 0, L_0000017c43cea480;  1 drivers
v0000017c43378e30_0 .net "b", 0 0, L_0000017c43de4430;  1 drivers
v0000017c4337ac30_0 .net "c", 0 0, L_0000017c43dad230;  1 drivers
v0000017c4337a230_0 .net "carry_1", 0 0, L_0000017c43dae9d0;  1 drivers
v0000017c4337a5f0_0 .net "carry_2", 0 0, L_0000017c43dad9a0;  1 drivers
v0000017c433793d0_0 .net "cin", 0 0, L_0000017c43de4390;  1 drivers
v0000017c4337a370_0 .net "sum_1", 0 0, L_0000017c43dad8c0;  1 drivers
S_0000017c4334eeb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad8c0 .functor XOR 1, L_0000017c43cea480, L_0000017c43de4430, C4<0>, C4<0>;
L_0000017c43dae9d0 .functor AND 1, L_0000017c43cea480, L_0000017c43de4430, C4<1>, C4<1>;
v0000017c4337ad70_0 .net "S", 0 0, L_0000017c43dad8c0;  alias, 1 drivers
v0000017c43379dd0_0 .net "a", 0 0, L_0000017c43cea480;  alias, 1 drivers
v0000017c4337aff0_0 .net "b", 0 0, L_0000017c43de4430;  alias, 1 drivers
v0000017c43379d30_0 .net "c", 0 0, L_0000017c43dae9d0;  alias, 1 drivers
S_0000017c4334f040 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad930 .functor XOR 1, L_0000017c43dad8c0, L_0000017c43de4390, C4<0>, C4<0>;
L_0000017c43dad9a0 .functor AND 1, L_0000017c43dad8c0, L_0000017c43de4390, C4<1>, C4<1>;
v0000017c4337a050_0 .net "S", 0 0, L_0000017c43dad930;  alias, 1 drivers
v0000017c4337a0f0_0 .net "a", 0 0, L_0000017c43dad8c0;  alias, 1 drivers
v0000017c4337a410_0 .net "b", 0 0, L_0000017c43de4390;  alias, 1 drivers
v0000017c43379330_0 .net "c", 0 0, L_0000017c43dad9a0;  alias, 1 drivers
S_0000017c4334da60 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323e140 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43dae420 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de5d30, C4<0>, C4<0>;
v0000017c4337aaf0_0 .net *"_ivl_1", 0 0, L_0000017c43de5d30;  1 drivers
S_0000017c4334e870 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dada10 .functor OR 1, L_0000017c43dadd20, L_0000017c43dae110, C4<0>, C4<0>;
v0000017c4337b090_0 .net "S", 0 0, L_0000017c43dae500;  1 drivers
v0000017c4337a910_0 .net "a", 0 0, L_0000017c43de5330;  1 drivers
v0000017c43379150_0 .net "b", 0 0, L_0000017c43de6050;  1 drivers
v0000017c433796f0_0 .net "c", 0 0, L_0000017c43dada10;  1 drivers
v0000017c43379470_0 .net "carry_1", 0 0, L_0000017c43dadd20;  1 drivers
v0000017c4337aa50_0 .net "carry_2", 0 0, L_0000017c43dae110;  1 drivers
v0000017c4337a9b0_0 .net "cin", 0 0, L_0000017c43de44d0;  1 drivers
v0000017c4337aeb0_0 .net "sum_1", 0 0, L_0000017c43dae490;  1 drivers
S_0000017c4334eb90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dae490 .functor XOR 1, L_0000017c43de5330, L_0000017c43de6050, C4<0>, C4<0>;
L_0000017c43dadd20 .functor AND 1, L_0000017c43de5330, L_0000017c43de6050, C4<1>, C4<1>;
v0000017c4337a4b0_0 .net "S", 0 0, L_0000017c43dae490;  alias, 1 drivers
v0000017c4337ae10_0 .net "a", 0 0, L_0000017c43de5330;  alias, 1 drivers
v0000017c4337a550_0 .net "b", 0 0, L_0000017c43de6050;  alias, 1 drivers
v0000017c4337a690_0 .net "c", 0 0, L_0000017c43dadd20;  alias, 1 drivers
S_0000017c4334ed20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dae500 .functor XOR 1, L_0000017c43dae490, L_0000017c43de44d0, C4<0>, C4<0>;
L_0000017c43dae110 .functor AND 1, L_0000017c43dae490, L_0000017c43de44d0, C4<1>, C4<1>;
v0000017c43378ed0_0 .net "S", 0 0, L_0000017c43dae500;  alias, 1 drivers
v0000017c4337a7d0_0 .net "a", 0 0, L_0000017c43dae490;  alias, 1 drivers
v0000017c43379830_0 .net "b", 0 0, L_0000017c43de44d0;  alias, 1 drivers
v0000017c4337a870_0 .net "c", 0 0, L_0000017c43dae110;  alias, 1 drivers
S_0000017c4334f1d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323e280 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dadaf0 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de4570, C4<0>, C4<0>;
v0000017c43379c90_0 .net *"_ivl_1", 0 0, L_0000017c43de4570;  1 drivers
S_0000017c4334d8d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dae5e0 .functor OR 1, L_0000017c43dadbd0, L_0000017c43dae650, C4<0>, C4<0>;
v0000017c433798d0_0 .net "S", 0 0, L_0000017c43dae180;  1 drivers
v0000017c43378bb0_0 .net "a", 0 0, L_0000017c43de3e90;  1 drivers
v0000017c43379970_0 .net "b", 0 0, L_0000017c43de3f30;  1 drivers
v0000017c43378c50_0 .net "c", 0 0, L_0000017c43dae5e0;  1 drivers
v0000017c43378f70_0 .net "carry_1", 0 0, L_0000017c43dadbd0;  1 drivers
v0000017c433791f0_0 .net "carry_2", 0 0, L_0000017c43dae650;  1 drivers
v0000017c43379a10_0 .net "cin", 0 0, L_0000017c43de62d0;  1 drivers
v0000017c43379ab0_0 .net "sum_1", 0 0, L_0000017c43dadb60;  1 drivers
S_0000017c4334dbf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dadb60 .functor XOR 1, L_0000017c43de3e90, L_0000017c43de3f30, C4<0>, C4<0>;
L_0000017c43dadbd0 .functor AND 1, L_0000017c43de3e90, L_0000017c43de3f30, C4<1>, C4<1>;
v0000017c4337acd0_0 .net "S", 0 0, L_0000017c43dadb60;  alias, 1 drivers
v0000017c43378930_0 .net "a", 0 0, L_0000017c43de3e90;  alias, 1 drivers
v0000017c433789d0_0 .net "b", 0 0, L_0000017c43de3f30;  alias, 1 drivers
v0000017c43378b10_0 .net "c", 0 0, L_0000017c43dadbd0;  alias, 1 drivers
S_0000017c4334dd80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dae180 .functor XOR 1, L_0000017c43dadb60, L_0000017c43de62d0, C4<0>, C4<0>;
L_0000017c43dae650 .functor AND 1, L_0000017c43dadb60, L_0000017c43de62d0, C4<1>, C4<1>;
v0000017c43379510_0 .net "S", 0 0, L_0000017c43dae180;  alias, 1 drivers
v0000017c433790b0_0 .net "a", 0 0, L_0000017c43dadb60;  alias, 1 drivers
v0000017c433795b0_0 .net "b", 0 0, L_0000017c43de62d0;  alias, 1 drivers
v0000017c43379790_0 .net "c", 0 0, L_0000017c43dae650;  alias, 1 drivers
S_0000017c4334e3c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323e180 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43dadd90 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de56f0, C4<0>, C4<0>;
v0000017c4337bbd0_0 .net *"_ivl_1", 0 0, L_0000017c43de56f0;  1 drivers
S_0000017c4334e230 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dadee0 .functor OR 1, L_0000017c43dadc40, L_0000017c43dad0e0, C4<0>, C4<0>;
v0000017c4337ba90_0 .net "S", 0 0, L_0000017c43dade70;  1 drivers
v0000017c4337be50_0 .net "a", 0 0, L_0000017c43de4250;  1 drivers
v0000017c4337d890_0 .net "b", 0 0, L_0000017c43de51f0;  1 drivers
v0000017c4337b9f0_0 .net "c", 0 0, L_0000017c43dadee0;  1 drivers
v0000017c4337cc10_0 .net "carry_1", 0 0, L_0000017c43dadc40;  1 drivers
v0000017c4337c2b0_0 .net "carry_2", 0 0, L_0000017c43dad0e0;  1 drivers
v0000017c4337d570_0 .net "cin", 0 0, L_0000017c43de4610;  1 drivers
v0000017c4337d610_0 .net "sum_1", 0 0, L_0000017c43dae260;  1 drivers
S_0000017c4334df10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dae260 .functor XOR 1, L_0000017c43de4250, L_0000017c43de51f0, C4<0>, C4<0>;
L_0000017c43dadc40 .functor AND 1, L_0000017c43de4250, L_0000017c43de51f0, C4<1>, C4<1>;
v0000017c43379b50_0 .net "S", 0 0, L_0000017c43dae260;  alias, 1 drivers
v0000017c4337ce90_0 .net "a", 0 0, L_0000017c43de4250;  alias, 1 drivers
v0000017c4337ca30_0 .net "b", 0 0, L_0000017c43de51f0;  alias, 1 drivers
v0000017c4337c210_0 .net "c", 0 0, L_0000017c43dadc40;  alias, 1 drivers
S_0000017c4334e6e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dade70 .functor XOR 1, L_0000017c43dae260, L_0000017c43de4610, C4<0>, C4<0>;
L_0000017c43dad0e0 .functor AND 1, L_0000017c43dae260, L_0000017c43de4610, C4<1>, C4<1>;
v0000017c4337c710_0 .net "S", 0 0, L_0000017c43dade70;  alias, 1 drivers
v0000017c4337c7b0_0 .net "a", 0 0, L_0000017c43dae260;  alias, 1 drivers
v0000017c4337c850_0 .net "b", 0 0, L_0000017c43de4610;  alias, 1 drivers
v0000017c4337bc70_0 .net "c", 0 0, L_0000017c43dad0e0;  alias, 1 drivers
S_0000017c4334e0a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323d680 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43dae810 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de47f0, C4<0>, C4<0>;
v0000017c4337b130_0 .net *"_ivl_1", 0 0, L_0000017c43de47f0;  1 drivers
S_0000017c4334e550 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4334e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daceb0 .functor OR 1, L_0000017c43dae2d0, L_0000017c43dade00, C4<0>, C4<0>;
v0000017c4337d7f0_0 .net "S", 0 0, L_0000017c43dae880;  1 drivers
v0000017c4337c990_0 .net "a", 0 0, L_0000017c43de46b0;  1 drivers
v0000017c4337d070_0 .net "b", 0 0, L_0000017c43de4890;  1 drivers
v0000017c4337b310_0 .net "c", 0 0, L_0000017c43daceb0;  1 drivers
v0000017c4337b810_0 .net "carry_1", 0 0, L_0000017c43dae2d0;  1 drivers
v0000017c4337d4d0_0 .net "carry_2", 0 0, L_0000017c43dade00;  1 drivers
v0000017c4337cd50_0 .net "cin", 0 0, L_0000017c43de3fd0;  1 drivers
v0000017c4337bdb0_0 .net "sum_1", 0 0, L_0000017c43dad150;  1 drivers
S_0000017c433b76c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4334e550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad150 .functor XOR 1, L_0000017c43de46b0, L_0000017c43de4890, C4<0>, C4<0>;
L_0000017c43dae2d0 .functor AND 1, L_0000017c43de46b0, L_0000017c43de4890, C4<1>, C4<1>;
v0000017c4337c8f0_0 .net "S", 0 0, L_0000017c43dad150;  alias, 1 drivers
v0000017c4337d750_0 .net "a", 0 0, L_0000017c43de46b0;  alias, 1 drivers
v0000017c4337ccb0_0 .net "b", 0 0, L_0000017c43de4890;  alias, 1 drivers
v0000017c4337b950_0 .net "c", 0 0, L_0000017c43dae2d0;  alias, 1 drivers
S_0000017c433b44c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4334e550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dae880 .functor XOR 1, L_0000017c43dad150, L_0000017c43de3fd0, C4<0>, C4<0>;
L_0000017c43dade00 .functor AND 1, L_0000017c43dad150, L_0000017c43de3fd0, C4<1>, C4<1>;
v0000017c4337d6b0_0 .net "S", 0 0, L_0000017c43dae880;  alias, 1 drivers
v0000017c4337d2f0_0 .net "a", 0 0, L_0000017c43dad150;  alias, 1 drivers
v0000017c4337bef0_0 .net "b", 0 0, L_0000017c43de3fd0;  alias, 1 drivers
v0000017c4337c670_0 .net "c", 0 0, L_0000017c43dade00;  alias, 1 drivers
S_0000017c433b8ca0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323de80 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43dacf90 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de60f0, C4<0>, C4<0>;
v0000017c4337c490_0 .net *"_ivl_1", 0 0, L_0000017c43de60f0;  1 drivers
S_0000017c433b47e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b8ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0480 .functor OR 1, L_0000017c43dad1c0, L_0000017c43db05d0, C4<0>, C4<0>;
v0000017c4337d390_0 .net "S", 0 0, L_0000017c43db0170;  1 drivers
v0000017c4337b3b0_0 .net "a", 0 0, L_0000017c43de4750;  1 drivers
v0000017c4337c350_0 .net "b", 0 0, L_0000017c43de4930;  1 drivers
v0000017c4337d110_0 .net "c", 0 0, L_0000017c43db0480;  1 drivers
v0000017c4337bd10_0 .net "carry_1", 0 0, L_0000017c43dad1c0;  1 drivers
v0000017c4337b6d0_0 .net "carry_2", 0 0, L_0000017c43db05d0;  1 drivers
v0000017c4337c5d0_0 .net "cin", 0 0, L_0000017c43de4a70;  1 drivers
v0000017c4337b770_0 .net "sum_1", 0 0, L_0000017c43dad070;  1 drivers
S_0000017c433b87f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad070 .functor XOR 1, L_0000017c43de4750, L_0000017c43de4930, C4<0>, C4<0>;
L_0000017c43dad1c0 .functor AND 1, L_0000017c43de4750, L_0000017c43de4930, C4<1>, C4<1>;
v0000017c4337b4f0_0 .net "S", 0 0, L_0000017c43dad070;  alias, 1 drivers
v0000017c4337c530_0 .net "a", 0 0, L_0000017c43de4750;  alias, 1 drivers
v0000017c4337cf30_0 .net "b", 0 0, L_0000017c43de4930;  alias, 1 drivers
v0000017c4337cdf0_0 .net "c", 0 0, L_0000017c43dad1c0;  alias, 1 drivers
S_0000017c433b4330 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0170 .functor XOR 1, L_0000017c43dad070, L_0000017c43de4a70, C4<0>, C4<0>;
L_0000017c43db05d0 .functor AND 1, L_0000017c43dad070, L_0000017c43de4a70, C4<1>, C4<1>;
v0000017c4337bb30_0 .net "S", 0 0, L_0000017c43db0170;  alias, 1 drivers
v0000017c4337b1d0_0 .net "a", 0 0, L_0000017c43dad070;  alias, 1 drivers
v0000017c4337b270_0 .net "b", 0 0, L_0000017c43de4a70;  alias, 1 drivers
v0000017c4337c3f0_0 .net "c", 0 0, L_0000017c43db05d0;  alias, 1 drivers
S_0000017c433b4c90 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323de00 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43daf0d0 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de42f0, C4<0>, C4<0>;
v0000017c4337e150_0 .net *"_ivl_1", 0 0, L_0000017c43de42f0;  1 drivers
S_0000017c433b7530 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b4c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daee30 .functor OR 1, L_0000017c43daf3e0, L_0000017c43daf4c0, C4<0>, C4<0>;
v0000017c4337b630_0 .net "S", 0 0, L_0000017c43dafd10;  1 drivers
v0000017c4337d430_0 .net "a", 0 0, L_0000017c43de5470;  1 drivers
v0000017c4337b8b0_0 .net "b", 0 0, L_0000017c43de49d0;  1 drivers
v0000017c4337c030_0 .net "c", 0 0, L_0000017c43daee30;  1 drivers
v0000017c4337c0d0_0 .net "carry_1", 0 0, L_0000017c43daf3e0;  1 drivers
v0000017c4337c170_0 .net "carry_2", 0 0, L_0000017c43daf4c0;  1 drivers
v0000017c4337eab0_0 .net "cin", 0 0, L_0000017c43de4070;  1 drivers
v0000017c4337e0b0_0 .net "sum_1", 0 0, L_0000017c43daf8b0;  1 drivers
S_0000017c433b8660 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf8b0 .functor XOR 1, L_0000017c43de5470, L_0000017c43de49d0, C4<0>, C4<0>;
L_0000017c43daf3e0 .functor AND 1, L_0000017c43de5470, L_0000017c43de49d0, C4<1>, C4<1>;
v0000017c4337b450_0 .net "S", 0 0, L_0000017c43daf8b0;  alias, 1 drivers
v0000017c4337cad0_0 .net "a", 0 0, L_0000017c43de5470;  alias, 1 drivers
v0000017c4337b590_0 .net "b", 0 0, L_0000017c43de49d0;  alias, 1 drivers
v0000017c4337cb70_0 .net "c", 0 0, L_0000017c43daf3e0;  alias, 1 drivers
S_0000017c433b8980 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dafd10 .functor XOR 1, L_0000017c43daf8b0, L_0000017c43de4070, C4<0>, C4<0>;
L_0000017c43daf4c0 .functor AND 1, L_0000017c43daf8b0, L_0000017c43de4070, C4<1>, C4<1>;
v0000017c4337cfd0_0 .net "S", 0 0, L_0000017c43dafd10;  alias, 1 drivers
v0000017c4337d1b0_0 .net "a", 0 0, L_0000017c43daf8b0;  alias, 1 drivers
v0000017c4337d250_0 .net "b", 0 0, L_0000017c43de4070;  alias, 1 drivers
v0000017c4337bf90_0 .net "c", 0 0, L_0000017c43daf4c0;  alias, 1 drivers
S_0000017c433b41a0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323dc40 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43db01e0 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de4bb0, C4<0>, C4<0>;
v0000017c4337e010_0 .net *"_ivl_1", 0 0, L_0000017c43de4bb0;  1 drivers
S_0000017c433b8020 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b41a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0410 .functor OR 1, L_0000017c43dafe60, L_0000017c43db0250, C4<0>, C4<0>;
v0000017c4337ed30_0 .net "S", 0 0, L_0000017c43db0090;  1 drivers
v0000017c4337f870_0 .net "a", 0 0, L_0000017c43de5790;  1 drivers
v0000017c4337f410_0 .net "b", 0 0, L_0000017c43de4b10;  1 drivers
v0000017c4337ebf0_0 .net "c", 0 0, L_0000017c43db0410;  1 drivers
v0000017c4337fd70_0 .net "carry_1", 0 0, L_0000017c43dafe60;  1 drivers
v0000017c4337fb90_0 .net "carry_2", 0 0, L_0000017c43db0250;  1 drivers
v0000017c4337fe10_0 .net "cin", 0 0, L_0000017c43de4110;  1 drivers
v0000017c4337f550_0 .net "sum_1", 0 0, L_0000017c43daeff0;  1 drivers
S_0000017c433b3e80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daeff0 .functor XOR 1, L_0000017c43de5790, L_0000017c43de4b10, C4<0>, C4<0>;
L_0000017c43dafe60 .functor AND 1, L_0000017c43de5790, L_0000017c43de4b10, C4<1>, C4<1>;
v0000017c4337eb50_0 .net "S", 0 0, L_0000017c43daeff0;  alias, 1 drivers
v0000017c4337f9b0_0 .net "a", 0 0, L_0000017c43de5790;  alias, 1 drivers
v0000017c4337f4b0_0 .net "b", 0 0, L_0000017c43de4b10;  alias, 1 drivers
v0000017c4337e510_0 .net "c", 0 0, L_0000017c43dafe60;  alias, 1 drivers
S_0000017c433b6720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0090 .functor XOR 1, L_0000017c43daeff0, L_0000017c43de4110, C4<0>, C4<0>;
L_0000017c43db0250 .functor AND 1, L_0000017c43daeff0, L_0000017c43de4110, C4<1>, C4<1>;
v0000017c4337f190_0 .net "S", 0 0, L_0000017c43db0090;  alias, 1 drivers
v0000017c4337f2d0_0 .net "a", 0 0, L_0000017c43daeff0;  alias, 1 drivers
v0000017c4337e330_0 .net "b", 0 0, L_0000017c43de4110;  alias, 1 drivers
v0000017c4337e470_0 .net "c", 0 0, L_0000017c43db0250;  alias, 1 drivers
S_0000017c433b6d60 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323d580 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43daec70 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de64b0, C4<0>, C4<0>;
v0000017c4337e290_0 .net *"_ivl_1", 0 0, L_0000017c43de64b0;  1 drivers
S_0000017c433b4650 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daf450 .functor OR 1, L_0000017c43daf920, L_0000017c43daef10, C4<0>, C4<0>;
v0000017c4337f690_0 .net "S", 0 0, L_0000017c43daeea0;  1 drivers
v0000017c4337e1f0_0 .net "a", 0 0, L_0000017c43de4c50;  1 drivers
v0000017c4337e6f0_0 .net "b", 0 0, L_0000017c43de4cf0;  1 drivers
v0000017c4337f050_0 .net "c", 0 0, L_0000017c43daf450;  1 drivers
v0000017c4337faf0_0 .net "carry_1", 0 0, L_0000017c43daf920;  1 drivers
v0000017c4337fc30_0 .net "carry_2", 0 0, L_0000017c43daef10;  1 drivers
v0000017c4337da70_0 .net "cin", 0 0, L_0000017c43de4d90;  1 drivers
v0000017c4337fcd0_0 .net "sum_1", 0 0, L_0000017c43daf7d0;  1 drivers
S_0000017c433b3070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf7d0 .functor XOR 1, L_0000017c43de4c50, L_0000017c43de4cf0, C4<0>, C4<0>;
L_0000017c43daf920 .functor AND 1, L_0000017c43de4c50, L_0000017c43de4cf0, C4<1>, C4<1>;
v0000017c4337feb0_0 .net "S", 0 0, L_0000017c43daf7d0;  alias, 1 drivers
v0000017c4337ee70_0 .net "a", 0 0, L_0000017c43de4c50;  alias, 1 drivers
v0000017c4337f370_0 .net "b", 0 0, L_0000017c43de4cf0;  alias, 1 drivers
v0000017c4337fa50_0 .net "c", 0 0, L_0000017c43daf920;  alias, 1 drivers
S_0000017c433b4970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daeea0 .functor XOR 1, L_0000017c43daf7d0, L_0000017c43de4d90, C4<0>, C4<0>;
L_0000017c43daef10 .functor AND 1, L_0000017c43daf7d0, L_0000017c43de4d90, C4<1>, C4<1>;
v0000017c4337ef10_0 .net "S", 0 0, L_0000017c43daeea0;  alias, 1 drivers
v0000017c4337e5b0_0 .net "a", 0 0, L_0000017c43daf7d0;  alias, 1 drivers
v0000017c4337f5f0_0 .net "b", 0 0, L_0000017c43de4d90;  alias, 1 drivers
v0000017c4337f230_0 .net "c", 0 0, L_0000017c43daef10;  alias, 1 drivers
S_0000017c433b7850 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323d840 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43daff40 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de5c90, C4<0>, C4<0>;
v0000017c4337dbb0_0 .net *"_ivl_1", 0 0, L_0000017c43de5c90;  1 drivers
S_0000017c433b7e90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b7850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daef80 .functor OR 1, L_0000017c43daea40, L_0000017c43daf530, C4<0>, C4<0>;
v0000017c4337f910_0 .net "S", 0 0, L_0000017c43daece0;  1 drivers
v0000017c4337ff50_0 .net "a", 0 0, L_0000017c43de4e30;  1 drivers
v0000017c4337fff0_0 .net "b", 0 0, L_0000017c43de5ab0;  1 drivers
v0000017c43380090_0 .net "c", 0 0, L_0000017c43daef80;  1 drivers
v0000017c4337d930_0 .net "carry_1", 0 0, L_0000017c43daea40;  1 drivers
v0000017c4337f0f0_0 .net "carry_2", 0 0, L_0000017c43daf530;  1 drivers
v0000017c4337d9d0_0 .net "cin", 0 0, L_0000017c43de5dd0;  1 drivers
v0000017c4337db10_0 .net "sum_1", 0 0, L_0000017c43daf290;  1 drivers
S_0000017c433b4b00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf290 .functor XOR 1, L_0000017c43de4e30, L_0000017c43de5ab0, C4<0>, C4<0>;
L_0000017c43daea40 .functor AND 1, L_0000017c43de4e30, L_0000017c43de5ab0, C4<1>, C4<1>;
v0000017c4337f730_0 .net "S", 0 0, L_0000017c43daf290;  alias, 1 drivers
v0000017c4337ec90_0 .net "a", 0 0, L_0000017c43de4e30;  alias, 1 drivers
v0000017c4337efb0_0 .net "b", 0 0, L_0000017c43de5ab0;  alias, 1 drivers
v0000017c4337e650_0 .net "c", 0 0, L_0000017c43daea40;  alias, 1 drivers
S_0000017c433b92e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daece0 .functor XOR 1, L_0000017c43daf290, L_0000017c43de5dd0, C4<0>, C4<0>;
L_0000017c43daf530 .functor AND 1, L_0000017c43daf290, L_0000017c43de5dd0, C4<1>, C4<1>;
v0000017c4337e3d0_0 .net "S", 0 0, L_0000017c43daece0;  alias, 1 drivers
v0000017c4337e790_0 .net "a", 0 0, L_0000017c43daf290;  alias, 1 drivers
v0000017c4337f7d0_0 .net "b", 0 0, L_0000017c43de5dd0;  alias, 1 drivers
v0000017c4337e830_0 .net "c", 0 0, L_0000017c43daf530;  alias, 1 drivers
S_0000017c433b81b0 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323e200 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43daf060 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de4ed0, C4<0>, C4<0>;
v0000017c433803b0_0 .net *"_ivl_1", 0 0, L_0000017c43de4ed0;  1 drivers
S_0000017c433b4e20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b81b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daf5a0 .functor OR 1, L_0000017c43daf990, L_0000017c43dafb50, C4<0>, C4<0>;
v0000017c4337ded0_0 .net "S", 0 0, L_0000017c43db0020;  1 drivers
v0000017c4337df70_0 .net "a", 0 0, L_0000017c43de53d0;  1 drivers
v0000017c43380270_0 .net "b", 0 0, L_0000017c43de41b0;  1 drivers
v0000017c433818f0_0 .net "c", 0 0, L_0000017c43daf5a0;  1 drivers
v0000017c43382070_0 .net "carry_1", 0 0, L_0000017c43daf990;  1 drivers
v0000017c43380310_0 .net "carry_2", 0 0, L_0000017c43dafb50;  1 drivers
v0000017c43380810_0 .net "cin", 0 0, L_0000017c43de4f70;  1 drivers
v0000017c43382110_0 .net "sum_1", 0 0, L_0000017c43daffb0;  1 drivers
S_0000017c433b68b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daffb0 .functor XOR 1, L_0000017c43de53d0, L_0000017c43de41b0, C4<0>, C4<0>;
L_0000017c43daf990 .functor AND 1, L_0000017c43de53d0, L_0000017c43de41b0, C4<1>, C4<1>;
v0000017c4337dc50_0 .net "S", 0 0, L_0000017c43daffb0;  alias, 1 drivers
v0000017c4337e8d0_0 .net "a", 0 0, L_0000017c43de53d0;  alias, 1 drivers
v0000017c4337e970_0 .net "b", 0 0, L_0000017c43de41b0;  alias, 1 drivers
v0000017c4337dcf0_0 .net "c", 0 0, L_0000017c43daf990;  alias, 1 drivers
S_0000017c433b5aa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0020 .functor XOR 1, L_0000017c43daffb0, L_0000017c43de4f70, C4<0>, C4<0>;
L_0000017c43dafb50 .functor AND 1, L_0000017c43daffb0, L_0000017c43de4f70, C4<1>, C4<1>;
v0000017c4337ea10_0 .net "S", 0 0, L_0000017c43db0020;  alias, 1 drivers
v0000017c4337dd90_0 .net "a", 0 0, L_0000017c43daffb0;  alias, 1 drivers
v0000017c4337de30_0 .net "b", 0 0, L_0000017c43de4f70;  alias, 1 drivers
v0000017c4337edd0_0 .net "c", 0 0, L_0000017c43dafb50;  alias, 1 drivers
S_0000017c433b5140 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323d6c0 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43dafc30 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de5010, C4<0>, C4<0>;
v0000017c433809f0_0 .net *"_ivl_1", 0 0, L_0000017c43de5010;  1 drivers
S_0000017c433b3200 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b5140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0100 .functor OR 1, L_0000017c43dafbc0, L_0000017c43dafca0, C4<0>, C4<0>;
v0000017c433813f0_0 .net "S", 0 0, L_0000017c43daf140;  1 drivers
v0000017c43380950_0 .net "a", 0 0, L_0000017c43de58d0;  1 drivers
v0000017c43381990_0 .net "b", 0 0, L_0000017c43de5e70;  1 drivers
v0000017c43380630_0 .net "c", 0 0, L_0000017c43db0100;  1 drivers
v0000017c43381350_0 .net "carry_1", 0 0, L_0000017c43dafbc0;  1 drivers
v0000017c433821b0_0 .net "carry_2", 0 0, L_0000017c43dafca0;  1 drivers
v0000017c43380bd0_0 .net "cin", 0 0, L_0000017c43de5b50;  1 drivers
v0000017c43381a30_0 .net "sum_1", 0 0, L_0000017c43daf370;  1 drivers
S_0000017c433b4fb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b3200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf370 .functor XOR 1, L_0000017c43de58d0, L_0000017c43de5e70, C4<0>, C4<0>;
L_0000017c43dafbc0 .functor AND 1, L_0000017c43de58d0, L_0000017c43de5e70, C4<1>, C4<1>;
v0000017c43382430_0 .net "S", 0 0, L_0000017c43daf370;  alias, 1 drivers
v0000017c43380590_0 .net "a", 0 0, L_0000017c43de58d0;  alias, 1 drivers
v0000017c43382750_0 .net "b", 0 0, L_0000017c43de5e70;  alias, 1 drivers
v0000017c43380f90_0 .net "c", 0 0, L_0000017c43dafbc0;  alias, 1 drivers
S_0000017c433b6ef0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b3200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf140 .functor XOR 1, L_0000017c43daf370, L_0000017c43de5b50, C4<0>, C4<0>;
L_0000017c43dafca0 .functor AND 1, L_0000017c43daf370, L_0000017c43de5b50, C4<1>, C4<1>;
v0000017c433808b0_0 .net "S", 0 0, L_0000017c43daf140;  alias, 1 drivers
v0000017c43381710_0 .net "a", 0 0, L_0000017c43daf370;  alias, 1 drivers
v0000017c43381cb0_0 .net "b", 0 0, L_0000017c43de5b50;  alias, 1 drivers
v0000017c433806d0_0 .net "c", 0 0, L_0000017c43dafca0;  alias, 1 drivers
S_0000017c433b79e0 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323d880 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43daeb20 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de50b0, C4<0>, C4<0>;
v0000017c43382890_0 .net *"_ivl_1", 0 0, L_0000017c43de50b0;  1 drivers
S_0000017c433b6590 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0330 .functor OR 1, L_0000017c43db04f0, L_0000017c43dafd80, C4<0>, C4<0>;
v0000017c433827f0_0 .net "S", 0 0, L_0000017c43dafdf0;  1 drivers
v0000017c43380b30_0 .net "a", 0 0, L_0000017c43de5290;  1 drivers
v0000017c43381f30_0 .net "b", 0 0, L_0000017c43de5150;  1 drivers
v0000017c43382250_0 .net "c", 0 0, L_0000017c43db0330;  1 drivers
v0000017c43380770_0 .net "carry_1", 0 0, L_0000017c43db04f0;  1 drivers
v0000017c43382610_0 .net "carry_2", 0 0, L_0000017c43dafd80;  1 drivers
v0000017c43381670_0 .net "cin", 0 0, L_0000017c43de5510;  1 drivers
v0000017c433826b0_0 .net "sum_1", 0 0, L_0000017c43db02c0;  1 drivers
S_0000017c433b7b70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b6590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db02c0 .functor XOR 1, L_0000017c43de5290, L_0000017c43de5150, C4<0>, C4<0>;
L_0000017c43db04f0 .functor AND 1, L_0000017c43de5290, L_0000017c43de5150, C4<1>, C4<1>;
v0000017c43382390_0 .net "S", 0 0, L_0000017c43db02c0;  alias, 1 drivers
v0000017c433822f0_0 .net "a", 0 0, L_0000017c43de5290;  alias, 1 drivers
v0000017c433801d0_0 .net "b", 0 0, L_0000017c43de5150;  alias, 1 drivers
v0000017c43380a90_0 .net "c", 0 0, L_0000017c43db04f0;  alias, 1 drivers
S_0000017c433b7080 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b6590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dafdf0 .functor XOR 1, L_0000017c43db02c0, L_0000017c43de5510, C4<0>, C4<0>;
L_0000017c43dafd80 .functor AND 1, L_0000017c43db02c0, L_0000017c43de5510, C4<1>, C4<1>;
v0000017c433824d0_0 .net "S", 0 0, L_0000017c43dafdf0;  alias, 1 drivers
v0000017c43381490_0 .net "a", 0 0, L_0000017c43db02c0;  alias, 1 drivers
v0000017c43380c70_0 .net "b", 0 0, L_0000017c43de5510;  alias, 1 drivers
v0000017c43382570_0 .net "c", 0 0, L_0000017c43dafd80;  alias, 1 drivers
S_0000017c433b52d0 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323e0c0 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43dafae0 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de55b0, C4<0>, C4<0>;
v0000017c433815d0_0 .net *"_ivl_1", 0 0, L_0000017c43de55b0;  1 drivers
S_0000017c433b8e30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b52d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daedc0 .functor OR 1, L_0000017c43daed50, L_0000017c43daf680, C4<0>, C4<0>;
v0000017c43381e90_0 .net "S", 0 0, L_0000017c43dafed0;  1 drivers
v0000017c43381ad0_0 .net "a", 0 0, L_0000017c43de5830;  1 drivers
v0000017c43380ef0_0 .net "b", 0 0, L_0000017c43de3df0;  1 drivers
v0000017c433810d0_0 .net "c", 0 0, L_0000017c43daedc0;  1 drivers
v0000017c43381170_0 .net "carry_1", 0 0, L_0000017c43daed50;  1 drivers
v0000017c43381210_0 .net "carry_2", 0 0, L_0000017c43daf680;  1 drivers
v0000017c433812b0_0 .net "cin", 0 0, L_0000017c43de5650;  1 drivers
v0000017c43381530_0 .net "sum_1", 0 0, L_0000017c43daf610;  1 drivers
S_0000017c433b7d00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b8e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf610 .functor XOR 1, L_0000017c43de5830, L_0000017c43de3df0, C4<0>, C4<0>;
L_0000017c43daed50 .functor AND 1, L_0000017c43de5830, L_0000017c43de3df0, C4<1>, C4<1>;
v0000017c43381030_0 .net "S", 0 0, L_0000017c43daf610;  alias, 1 drivers
v0000017c43380450_0 .net "a", 0 0, L_0000017c43de5830;  alias, 1 drivers
v0000017c43380130_0 .net "b", 0 0, L_0000017c43de3df0;  alias, 1 drivers
v0000017c433817b0_0 .net "c", 0 0, L_0000017c43daed50;  alias, 1 drivers
S_0000017c433b7210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b8e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dafed0 .functor XOR 1, L_0000017c43daf610, L_0000017c43de5650, C4<0>, C4<0>;
L_0000017c43daf680 .functor AND 1, L_0000017c43daf610, L_0000017c43de5650, C4<1>, C4<1>;
v0000017c433804f0_0 .net "S", 0 0, L_0000017c43dafed0;  alias, 1 drivers
v0000017c43380db0_0 .net "a", 0 0, L_0000017c43daf610;  alias, 1 drivers
v0000017c43380d10_0 .net "b", 0 0, L_0000017c43de5650;  alias, 1 drivers
v0000017c43380e50_0 .net "c", 0 0, L_0000017c43daf680;  alias, 1 drivers
S_0000017c433b39d0 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323de40 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43daeb90 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de5970, C4<0>, C4<0>;
v0000017c43385090_0 .net *"_ivl_1", 0 0, L_0000017c43de5970;  1 drivers
S_0000017c433b5460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b39d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daeab0 .functor OR 1, L_0000017c43daf760, L_0000017c43db0560, C4<0>, C4<0>;
v0000017c43384870_0 .net "S", 0 0, L_0000017c43db03a0;  1 drivers
v0000017c43383510_0 .net "a", 0 0, L_0000017c43de5a10;  1 drivers
v0000017c433844b0_0 .net "b", 0 0, L_0000017c43de5f10;  1 drivers
v0000017c43384190_0 .net "c", 0 0, L_0000017c43daeab0;  1 drivers
v0000017c43384b90_0 .net "carry_1", 0 0, L_0000017c43daf760;  1 drivers
v0000017c43384af0_0 .net "carry_2", 0 0, L_0000017c43db0560;  1 drivers
v0000017c43384d70_0 .net "cin", 0 0, L_0000017c43de6230;  1 drivers
v0000017c43383470_0 .net "sum_1", 0 0, L_0000017c43daf6f0;  1 drivers
S_0000017c433b73a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b5460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf6f0 .functor XOR 1, L_0000017c43de5a10, L_0000017c43de5f10, C4<0>, C4<0>;
L_0000017c43daf760 .functor AND 1, L_0000017c43de5a10, L_0000017c43de5f10, C4<1>, C4<1>;
v0000017c43381850_0 .net "S", 0 0, L_0000017c43daf6f0;  alias, 1 drivers
v0000017c43381b70_0 .net "a", 0 0, L_0000017c43de5a10;  alias, 1 drivers
v0000017c43381c10_0 .net "b", 0 0, L_0000017c43de5f10;  alias, 1 drivers
v0000017c43381d50_0 .net "c", 0 0, L_0000017c43daf760;  alias, 1 drivers
S_0000017c433b55f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b5460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db03a0 .functor XOR 1, L_0000017c43daf6f0, L_0000017c43de6230, C4<0>, C4<0>;
L_0000017c43db0560 .functor AND 1, L_0000017c43daf6f0, L_0000017c43de6230, C4<1>, C4<1>;
v0000017c43381df0_0 .net "S", 0 0, L_0000017c43db03a0;  alias, 1 drivers
v0000017c43381fd0_0 .net "a", 0 0, L_0000017c43daf6f0;  alias, 1 drivers
v0000017c433831f0_0 .net "b", 0 0, L_0000017c43de6230;  alias, 1 drivers
v0000017c43384a50_0 .net "c", 0 0, L_0000017c43db0560;  alias, 1 drivers
S_0000017c433b5780 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323d5c0 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43daec00 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de5fb0, C4<0>, C4<0>;
v0000017c43384550_0 .net *"_ivl_1", 0 0, L_0000017c43de5fb0;  1 drivers
S_0000017c433b6a40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b5780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dafa00 .functor OR 1, L_0000017c43daf220, L_0000017c43daf840, C4<0>, C4<0>;
v0000017c433838d0_0 .net "S", 0 0, L_0000017c43daf300;  1 drivers
v0000017c43383b50_0 .net "a", 0 0, L_0000017c43de5bf0;  1 drivers
v0000017c43383bf0_0 .net "b", 0 0, L_0000017c43de6190;  1 drivers
v0000017c43384370_0 .net "c", 0 0, L_0000017c43dafa00;  1 drivers
v0000017c43384230_0 .net "carry_1", 0 0, L_0000017c43daf220;  1 drivers
v0000017c43384410_0 .net "carry_2", 0 0, L_0000017c43daf840;  1 drivers
v0000017c433845f0_0 .net "cin", 0 0, L_0000017c43de6370;  1 drivers
v0000017c43383650_0 .net "sum_1", 0 0, L_0000017c43daf1b0;  1 drivers
S_0000017c433b3b60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf1b0 .functor XOR 1, L_0000017c43de5bf0, L_0000017c43de6190, C4<0>, C4<0>;
L_0000017c43daf220 .functor AND 1, L_0000017c43de5bf0, L_0000017c43de6190, C4<1>, C4<1>;
v0000017c43383830_0 .net "S", 0 0, L_0000017c43daf1b0;  alias, 1 drivers
v0000017c43384f50_0 .net "a", 0 0, L_0000017c43de5bf0;  alias, 1 drivers
v0000017c43382cf0_0 .net "b", 0 0, L_0000017c43de6190;  alias, 1 drivers
v0000017c43384c30_0 .net "c", 0 0, L_0000017c43daf220;  alias, 1 drivers
S_0000017c433b5910 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daf300 .functor XOR 1, L_0000017c43daf1b0, L_0000017c43de6370, C4<0>, C4<0>;
L_0000017c43daf840 .functor AND 1, L_0000017c43daf1b0, L_0000017c43de6370, C4<1>, C4<1>;
v0000017c43382930_0 .net "S", 0 0, L_0000017c43daf300;  alias, 1 drivers
v0000017c433830b0_0 .net "a", 0 0, L_0000017c43daf1b0;  alias, 1 drivers
v0000017c433829d0_0 .net "b", 0 0, L_0000017c43de6370;  alias, 1 drivers
v0000017c433835b0_0 .net "c", 0 0, L_0000017c43daf840;  alias, 1 drivers
S_0000017c433b8340 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c433482e0;
 .timescale 0 0;
P_0000017c4323dec0 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43dafa70 .functor XOR 1, L_0000017c43cf0a98, L_0000017c43de7ef0, C4<0>, C4<0>;
v0000017c433840f0_0 .net *"_ivl_1", 0 0, L_0000017c43de7ef0;  1 drivers
S_0000017c433b5c30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0c60 .functor OR 1, L_0000017c43db1de0, L_0000017c43db1bb0, C4<0>, C4<0>;
v0000017c43383c90_0 .net "S", 0 0, L_0000017c43db1440;  1 drivers
v0000017c43383010_0 .net "a", 0 0, L_0000017c43de6730;  1 drivers
v0000017c43384e10_0 .net "b", 0 0, L_0000017c43de7130;  1 drivers
v0000017c43383dd0_0 .net "c", 0 0, L_0000017c43db0c60;  1 drivers
v0000017c43383d30_0 .net "carry_1", 0 0, L_0000017c43db1de0;  1 drivers
v0000017c43383e70_0 .net "carry_2", 0 0, L_0000017c43db1bb0;  1 drivers
v0000017c433849b0_0 .net "cin", 0 0, L_0000017c43de87b0;  1 drivers
v0000017c43384ff0_0 .net "sum_1", 0 0, L_0000017c43db13d0;  1 drivers
S_0000017c433b8fc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db13d0 .functor XOR 1, L_0000017c43de6730, L_0000017c43de7130, C4<0>, C4<0>;
L_0000017c43db1de0 .functor AND 1, L_0000017c43de6730, L_0000017c43de7130, C4<1>, C4<1>;
v0000017c43382f70_0 .net "S", 0 0, L_0000017c43db13d0;  alias, 1 drivers
v0000017c43383a10_0 .net "a", 0 0, L_0000017c43de6730;  alias, 1 drivers
v0000017c433836f0_0 .net "b", 0 0, L_0000017c43de7130;  alias, 1 drivers
v0000017c43384cd0_0 .net "c", 0 0, L_0000017c43db1de0;  alias, 1 drivers
S_0000017c433b84d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1440 .functor XOR 1, L_0000017c43db13d0, L_0000017c43de87b0, C4<0>, C4<0>;
L_0000017c43db1bb0 .functor AND 1, L_0000017c43db13d0, L_0000017c43de87b0, C4<1>, C4<1>;
v0000017c43384690_0 .net "S", 0 0, L_0000017c43db1440;  alias, 1 drivers
v0000017c43383150_0 .net "a", 0 0, L_0000017c43db13d0;  alias, 1 drivers
v0000017c43384730_0 .net "b", 0 0, L_0000017c43de87b0;  alias, 1 drivers
v0000017c43382a70_0 .net "c", 0 0, L_0000017c43db1bb0;  alias, 1 drivers
S_0000017c433b6bd0 .scope module, "add5" "rca_Nbit" 2 89, 2 233 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323dcc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf0ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db2e80 .functor BUFZ 1, L_0000017c43cf0ae0, C4<0>, C4<0>, C4<0>;
v0000017c4338f4f0_0 .net "S", 16 0, L_0000017c43de99d0;  alias, 1 drivers
v0000017c43391430_0 .net *"_ivl_0", 0 0, L_0000017c43db0b10;  1 drivers
v0000017c433908f0_0 .net *"_ivl_10", 0 0, L_0000017c43db1130;  1 drivers
v0000017c43390e90_0 .net *"_ivl_100", 0 0, L_0000017c43db2860;  1 drivers
v0000017c43390f30_0 .net *"_ivl_110", 0 0, L_0000017c43db2a20;  1 drivers
v0000017c4338f8b0_0 .net *"_ivl_120", 0 0, L_0000017c43db25c0;  1 drivers
v0000017c4338f270_0 .net *"_ivl_130", 0 0, L_0000017c43db3040;  1 drivers
v0000017c4338fc70_0 .net *"_ivl_140", 0 0, L_0000017c43db36d0;  1 drivers
v0000017c43391610_0 .net *"_ivl_150", 0 0, L_0000017c43db2c50;  1 drivers
v0000017c43390170_0 .net *"_ivl_160", 0 0, L_0000017c43db3b30;  1 drivers
v0000017c43390490_0 .net *"_ivl_176", 0 0, L_0000017c43db2e80;  1 drivers
v0000017c43390fd0_0 .net *"_ivl_20", 0 0, L_0000017c43db1a60;  1 drivers
v0000017c43391110_0 .net *"_ivl_30", 0 0, L_0000017c43db0e90;  1 drivers
v0000017c433916b0_0 .net *"_ivl_40", 0 0, L_0000017c43db11a0;  1 drivers
v0000017c4338f310_0 .net *"_ivl_50", 0 0, L_0000017c43db0f70;  1 drivers
v0000017c4338fe50_0 .net *"_ivl_60", 0 0, L_0000017c43db1ec0;  1 drivers
v0000017c4338f810_0 .net *"_ivl_70", 0 0, L_0000017c43db1910;  1 drivers
v0000017c4338f3b0_0 .net *"_ivl_80", 0 0, L_0000017c43db1c20;  1 drivers
v0000017c4338f450_0 .net *"_ivl_90", 0 0, L_0000017c43db16e0;  1 drivers
v0000017c4338f6d0_0 .net "a", 16 0, L_0000017c43de6c30;  alias, 1 drivers
v0000017c4338fdb0_0 .net "b", 16 0, o0000017c4329bb38;  alias, 0 drivers
v0000017c4338fef0_0 .net "b1", 16 0, L_0000017c43deaf10;  1 drivers
v0000017c4338ff90_0 .net "c", 0 0, L_0000017c43de9610;  alias, 1 drivers
v0000017c43390030_0 .net "cin", 0 0, L_0000017c43cf0ae0;  1 drivers
v0000017c43390210_0 .net "co", 17 0, L_0000017c43dea010;  1 drivers
L_0000017c43de7310 .part o0000017c4329bb38, 0, 1;
L_0000017c43de8ad0 .part L_0000017c43de6c30, 0, 1;
L_0000017c43de6d70 .part L_0000017c43deaf10, 0, 1;
L_0000017c43de6e10 .part L_0000017c43dea010, 0, 1;
L_0000017c43de85d0 .part o0000017c4329bb38, 1, 1;
L_0000017c43de8210 .part L_0000017c43de6c30, 1, 1;
L_0000017c43de7bd0 .part L_0000017c43deaf10, 1, 1;
L_0000017c43de7950 .part L_0000017c43dea010, 1, 1;
L_0000017c43de67d0 .part o0000017c4329bb38, 2, 1;
L_0000017c43de82b0 .part L_0000017c43de6c30, 2, 1;
L_0000017c43de8b70 .part L_0000017c43deaf10, 2, 1;
L_0000017c43de79f0 .part L_0000017c43dea010, 2, 1;
L_0000017c43de6eb0 .part o0000017c4329bb38, 3, 1;
L_0000017c43de8710 .part L_0000017c43de6c30, 3, 1;
L_0000017c43de6f50 .part L_0000017c43deaf10, 3, 1;
L_0000017c43de6ff0 .part L_0000017c43dea010, 3, 1;
L_0000017c43de80d0 .part o0000017c4329bb38, 4, 1;
L_0000017c43de6550 .part L_0000017c43de6c30, 4, 1;
L_0000017c43de88f0 .part L_0000017c43deaf10, 4, 1;
L_0000017c43de8990 .part L_0000017c43dea010, 4, 1;
L_0000017c43de69b0 .part o0000017c4329bb38, 5, 1;
L_0000017c43de7e50 .part L_0000017c43de6c30, 5, 1;
L_0000017c43de6a50 .part L_0000017c43deaf10, 5, 1;
L_0000017c43de83f0 .part L_0000017c43dea010, 5, 1;
L_0000017c43de7d10 .part o0000017c4329bb38, 6, 1;
L_0000017c43de76d0 .part L_0000017c43de6c30, 6, 1;
L_0000017c43de8670 .part L_0000017c43deaf10, 6, 1;
L_0000017c43de73b0 .part L_0000017c43dea010, 6, 1;
L_0000017c43de6910 .part o0000017c4329bb38, 7, 1;
L_0000017c43de7590 .part L_0000017c43de6c30, 7, 1;
L_0000017c43de71d0 .part L_0000017c43deaf10, 7, 1;
L_0000017c43de7a90 .part L_0000017c43dea010, 7, 1;
L_0000017c43de8c10 .part o0000017c4329bb38, 8, 1;
L_0000017c43de8cb0 .part L_0000017c43de6c30, 8, 1;
L_0000017c43de7810 .part L_0000017c43deaf10, 8, 1;
L_0000017c43de8350 .part L_0000017c43dea010, 8, 1;
L_0000017c43de7630 .part o0000017c4329bb38, 9, 1;
L_0000017c43de78b0 .part L_0000017c43de6c30, 9, 1;
L_0000017c43de6cd0 .part L_0000017c43deaf10, 9, 1;
L_0000017c43de7f90 .part L_0000017c43dea010, 9, 1;
L_0000017c43de7090 .part o0000017c4329bb38, 10, 1;
L_0000017c43de7270 .part L_0000017c43de6c30, 10, 1;
L_0000017c43de7770 .part L_0000017c43deaf10, 10, 1;
L_0000017c43de6690 .part L_0000017c43dea010, 10, 1;
L_0000017c43de6b90 .part o0000017c4329bb38, 11, 1;
L_0000017c43de6af0 .part L_0000017c43de6c30, 11, 1;
L_0000017c43de7450 .part L_0000017c43deaf10, 11, 1;
L_0000017c43de7b30 .part L_0000017c43dea010, 11, 1;
L_0000017c43de65f0 .part o0000017c4329bb38, 12, 1;
L_0000017c43de6870 .part L_0000017c43de6c30, 12, 1;
L_0000017c43de74f0 .part L_0000017c43deaf10, 12, 1;
L_0000017c43de8490 .part L_0000017c43dea010, 12, 1;
L_0000017c43de8030 .part o0000017c4329bb38, 13, 1;
L_0000017c43de8170 .part L_0000017c43de6c30, 13, 1;
L_0000017c43de8530 .part L_0000017c43deaf10, 13, 1;
L_0000017c43deae70 .part L_0000017c43dea010, 13, 1;
L_0000017c43deaab0 .part o0000017c4329bb38, 14, 1;
L_0000017c43deab50 .part L_0000017c43de6c30, 14, 1;
L_0000017c43de9110 .part L_0000017c43deaf10, 14, 1;
L_0000017c43de9430 .part L_0000017c43dea010, 14, 1;
L_0000017c43dea650 .part o0000017c4329bb38, 15, 1;
L_0000017c43de9d90 .part L_0000017c43de6c30, 15, 1;
L_0000017c43de8e90 .part L_0000017c43deaf10, 15, 1;
L_0000017c43de9890 .part L_0000017c43dea010, 15, 1;
LS_0000017c43deaf10_0_0 .concat8 [ 1 1 1 1], L_0000017c43db0b10, L_0000017c43db1130, L_0000017c43db1a60, L_0000017c43db0e90;
LS_0000017c43deaf10_0_4 .concat8 [ 1 1 1 1], L_0000017c43db11a0, L_0000017c43db0f70, L_0000017c43db1ec0, L_0000017c43db1910;
LS_0000017c43deaf10_0_8 .concat8 [ 1 1 1 1], L_0000017c43db1c20, L_0000017c43db16e0, L_0000017c43db2860, L_0000017c43db2a20;
LS_0000017c43deaf10_0_12 .concat8 [ 1 1 1 1], L_0000017c43db25c0, L_0000017c43db3040, L_0000017c43db36d0, L_0000017c43db2c50;
LS_0000017c43deaf10_0_16 .concat8 [ 1 0 0 0], L_0000017c43db3b30;
LS_0000017c43deaf10_1_0 .concat8 [ 4 4 4 4], LS_0000017c43deaf10_0_0, LS_0000017c43deaf10_0_4, LS_0000017c43deaf10_0_8, LS_0000017c43deaf10_0_12;
LS_0000017c43deaf10_1_4 .concat8 [ 1 0 0 0], LS_0000017c43deaf10_0_16;
L_0000017c43deaf10 .concat8 [ 16 1 0 0], LS_0000017c43deaf10_1_0, LS_0000017c43deaf10_1_4;
L_0000017c43deac90 .part o0000017c4329bb38, 16, 1;
L_0000017c43de9ed0 .part L_0000017c43de6c30, 16, 1;
L_0000017c43deb370 .part L_0000017c43deaf10, 16, 1;
L_0000017c43de9f70 .part L_0000017c43dea010, 16, 1;
LS_0000017c43de99d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43db0a30, L_0000017c43db1c90, L_0000017c43db1830, L_0000017c43db08e0;
LS_0000017c43de99d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43db1ad0, L_0000017c43db1050, L_0000017c43db1280, L_0000017c43db1fa0;
LS_0000017c43de99d0_0_8 .concat8 [ 1 1 1 1], L_0000017c43db06b0, L_0000017c43db1b40, L_0000017c43db26a0, L_0000017c43db3820;
LS_0000017c43de99d0_0_12 .concat8 [ 1 1 1 1], L_0000017c43db29b0, L_0000017c43db2a90, L_0000017c43db2b70, L_0000017c43db2d30;
LS_0000017c43de99d0_0_16 .concat8 [ 1 0 0 0], L_0000017c43db2da0;
LS_0000017c43de99d0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43de99d0_0_0, LS_0000017c43de99d0_0_4, LS_0000017c43de99d0_0_8, LS_0000017c43de99d0_0_12;
LS_0000017c43de99d0_1_4 .concat8 [ 1 0 0 0], LS_0000017c43de99d0_0_16;
L_0000017c43de99d0 .concat8 [ 16 1 0 0], LS_0000017c43de99d0_1_0, LS_0000017c43de99d0_1_4;
LS_0000017c43dea010_0_0 .concat8 [ 1 1 1 1], L_0000017c43db2e80, L_0000017c43db0cd0, L_0000017c43db0800, L_0000017c43db0aa0;
LS_0000017c43dea010_0_4 .concat8 [ 1 1 1 1], L_0000017c43db0f00, L_0000017c43db0fe0, L_0000017c43db1210, L_0000017c43db0d40;
LS_0000017c43dea010_0_8 .concat8 [ 1 1 1 1], L_0000017c43db12f0, L_0000017c43db0950, L_0000017c43db34a0, L_0000017c43db2710;
LS_0000017c43dea010_0_12 .concat8 [ 1 1 1 1], L_0000017c43db3900, L_0000017c43db3270, L_0000017c43db2400, L_0000017c43db3970;
LS_0000017c43dea010_0_16 .concat8 [ 1 1 0 0], L_0000017c43db32e0, L_0000017c43db3c10;
LS_0000017c43dea010_1_0 .concat8 [ 4 4 4 4], LS_0000017c43dea010_0_0, LS_0000017c43dea010_0_4, LS_0000017c43dea010_0_8, LS_0000017c43dea010_0_12;
LS_0000017c43dea010_1_4 .concat8 [ 2 0 0 0], LS_0000017c43dea010_0_16;
L_0000017c43dea010 .concat8 [ 16 2 0 0], LS_0000017c43dea010_1_0, LS_0000017c43dea010_1_4;
L_0000017c43de9610 .part L_0000017c43dea010, 17, 1;
S_0000017c433b8b10 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323d740 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db0b10 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de7310, C4<0>, C4<0>;
v0000017c43386e90_0 .net *"_ivl_1", 0 0, L_0000017c43de7310;  1 drivers
S_0000017c433b9150 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b8b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0cd0 .functor OR 1, L_0000017c43db1f30, L_0000017c43db1520, C4<0>, C4<0>;
v0000017c433858b0_0 .net "S", 0 0, L_0000017c43db0a30;  1 drivers
v0000017c43385130_0 .net "a", 0 0, L_0000017c43de8ad0;  1 drivers
v0000017c43385c70_0 .net "b", 0 0, L_0000017c43de6d70;  1 drivers
v0000017c43387610_0 .net "c", 0 0, L_0000017c43db0cd0;  1 drivers
v0000017c43387250_0 .net "carry_1", 0 0, L_0000017c43db1f30;  1 drivers
v0000017c43387570_0 .net "carry_2", 0 0, L_0000017c43db1520;  1 drivers
v0000017c43386490_0 .net "cin", 0 0, L_0000017c43de6e10;  1 drivers
v0000017c43385810_0 .net "sum_1", 0 0, L_0000017c43db10c0;  1 drivers
S_0000017c433b5dc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b9150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db10c0 .functor XOR 1, L_0000017c43de8ad0, L_0000017c43de6d70, C4<0>, C4<0>;
L_0000017c43db1f30 .functor AND 1, L_0000017c43de8ad0, L_0000017c43de6d70, C4<1>, C4<1>;
v0000017c433863f0_0 .net "S", 0 0, L_0000017c43db10c0;  alias, 1 drivers
v0000017c43386670_0 .net "a", 0 0, L_0000017c43de8ad0;  alias, 1 drivers
v0000017c43386530_0 .net "b", 0 0, L_0000017c43de6d70;  alias, 1 drivers
v0000017c43386c10_0 .net "c", 0 0, L_0000017c43db1f30;  alias, 1 drivers
S_0000017c433b3390 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b9150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0a30 .functor XOR 1, L_0000017c43db10c0, L_0000017c43de6e10, C4<0>, C4<0>;
L_0000017c43db1520 .functor AND 1, L_0000017c43db10c0, L_0000017c43de6e10, C4<1>, C4<1>;
v0000017c43386990_0 .net "S", 0 0, L_0000017c43db0a30;  alias, 1 drivers
v0000017c43387890_0 .net "a", 0 0, L_0000017c43db10c0;  alias, 1 drivers
v0000017c433856d0_0 .net "b", 0 0, L_0000017c43de6e10;  alias, 1 drivers
v0000017c43386710_0 .net "c", 0 0, L_0000017c43db1520;  alias, 1 drivers
S_0000017c433b5f50 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323df00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db1130 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de85d0, C4<0>, C4<0>;
v0000017c43385d10_0 .net *"_ivl_1", 0 0, L_0000017c43de85d0;  1 drivers
S_0000017c433b4010 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b5f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0800 .functor OR 1, L_0000017c43db0bf0, L_0000017c43db1670, C4<0>, C4<0>;
v0000017c43385310_0 .net "S", 0 0, L_0000017c43db1c90;  1 drivers
v0000017c43387750_0 .net "a", 0 0, L_0000017c43de8210;  1 drivers
v0000017c43385950_0 .net "b", 0 0, L_0000017c43de7bd0;  1 drivers
v0000017c43386f30_0 .net "c", 0 0, L_0000017c43db0800;  1 drivers
v0000017c433874d0_0 .net "carry_1", 0 0, L_0000017c43db0bf0;  1 drivers
v0000017c43385630_0 .net "carry_2", 0 0, L_0000017c43db1670;  1 drivers
v0000017c43385a90_0 .net "cin", 0 0, L_0000017c43de7950;  1 drivers
v0000017c43385b30_0 .net "sum_1", 0 0, L_0000017c43db1d00;  1 drivers
S_0000017c433b60e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1d00 .functor XOR 1, L_0000017c43de8210, L_0000017c43de7bd0, C4<0>, C4<0>;
L_0000017c43db0bf0 .functor AND 1, L_0000017c43de8210, L_0000017c43de7bd0, C4<1>, C4<1>;
v0000017c43385db0_0 .net "S", 0 0, L_0000017c43db1d00;  alias, 1 drivers
v0000017c43387390_0 .net "a", 0 0, L_0000017c43de8210;  alias, 1 drivers
v0000017c433872f0_0 .net "b", 0 0, L_0000017c43de7bd0;  alias, 1 drivers
v0000017c433851d0_0 .net "c", 0 0, L_0000017c43db0bf0;  alias, 1 drivers
S_0000017c433b3520 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1c90 .functor XOR 1, L_0000017c43db1d00, L_0000017c43de7950, C4<0>, C4<0>;
L_0000017c43db1670 .functor AND 1, L_0000017c43db1d00, L_0000017c43de7950, C4<1>, C4<1>;
v0000017c433859f0_0 .net "S", 0 0, L_0000017c43db1c90;  alias, 1 drivers
v0000017c43387430_0 .net "a", 0 0, L_0000017c43db1d00;  alias, 1 drivers
v0000017c433867b0_0 .net "b", 0 0, L_0000017c43de7950;  alias, 1 drivers
v0000017c43385bd0_0 .net "c", 0 0, L_0000017c43db1670;  alias, 1 drivers
S_0000017c433b6270 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323df80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db1a60 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de67d0, C4<0>, C4<0>;
v0000017c433854f0_0 .net *"_ivl_1", 0 0, L_0000017c43de67d0;  1 drivers
S_0000017c433b6400 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b6270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0aa0 .functor OR 1, L_0000017c43db2010, L_0000017c43db1590, C4<0>, C4<0>;
v0000017c43386df0_0 .net "S", 0 0, L_0000017c43db1830;  1 drivers
v0000017c43387070_0 .net "a", 0 0, L_0000017c43de82b0;  1 drivers
v0000017c43385f90_0 .net "b", 0 0, L_0000017c43de8b70;  1 drivers
v0000017c433877f0_0 .net "c", 0 0, L_0000017c43db0aa0;  1 drivers
v0000017c43385270_0 .net "carry_1", 0 0, L_0000017c43db2010;  1 drivers
v0000017c433868f0_0 .net "carry_2", 0 0, L_0000017c43db1590;  1 drivers
v0000017c433853b0_0 .net "cin", 0 0, L_0000017c43de79f0;  1 drivers
v0000017c43385450_0 .net "sum_1", 0 0, L_0000017c43db1e50;  1 drivers
S_0000017c433b36b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1e50 .functor XOR 1, L_0000017c43de82b0, L_0000017c43de8b70, C4<0>, C4<0>;
L_0000017c43db2010 .functor AND 1, L_0000017c43de82b0, L_0000017c43de8b70, C4<1>, C4<1>;
v0000017c43386b70_0 .net "S", 0 0, L_0000017c43db1e50;  alias, 1 drivers
v0000017c43386850_0 .net "a", 0 0, L_0000017c43de82b0;  alias, 1 drivers
v0000017c43386d50_0 .net "b", 0 0, L_0000017c43de8b70;  alias, 1 drivers
v0000017c43385e50_0 .net "c", 0 0, L_0000017c43db2010;  alias, 1 drivers
S_0000017c433b3840 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1830 .functor XOR 1, L_0000017c43db1e50, L_0000017c43de79f0, C4<0>, C4<0>;
L_0000017c43db1590 .functor AND 1, L_0000017c43db1e50, L_0000017c43de79f0, C4<1>, C4<1>;
v0000017c433876b0_0 .net "S", 0 0, L_0000017c43db1830;  alias, 1 drivers
v0000017c43387110_0 .net "a", 0 0, L_0000017c43db1e50;  alias, 1 drivers
v0000017c43385ef0_0 .net "b", 0 0, L_0000017c43de79f0;  alias, 1 drivers
v0000017c43386fd0_0 .net "c", 0 0, L_0000017c43db1590;  alias, 1 drivers
S_0000017c433b3cf0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323dc80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43db0e90 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de6eb0, C4<0>, C4<0>;
v0000017c433894b0_0 .net *"_ivl_1", 0 0, L_0000017c43de6eb0;  1 drivers
S_0000017c433bad70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0f00 .functor OR 1, L_0000017c43db0720, L_0000017c43db21d0, C4<0>, C4<0>;
v0000017c43389190_0 .net "S", 0 0, L_0000017c43db08e0;  1 drivers
v0000017c43387ed0_0 .net "a", 0 0, L_0000017c43de8710;  1 drivers
v0000017c43388bf0_0 .net "b", 0 0, L_0000017c43de6f50;  1 drivers
v0000017c433880b0_0 .net "c", 0 0, L_0000017c43db0f00;  1 drivers
v0000017c43389b90_0 .net "carry_1", 0 0, L_0000017c43db0720;  1 drivers
v0000017c4338a090_0 .net "carry_2", 0 0, L_0000017c43db21d0;  1 drivers
v0000017c43388e70_0 .net "cin", 0 0, L_0000017c43de6ff0;  1 drivers
v0000017c43389910_0 .net "sum_1", 0 0, L_0000017c43db20f0;  1 drivers
S_0000017c433ba730 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db20f0 .functor XOR 1, L_0000017c43de8710, L_0000017c43de6f50, C4<0>, C4<0>;
L_0000017c43db0720 .functor AND 1, L_0000017c43de8710, L_0000017c43de6f50, C4<1>, C4<1>;
v0000017c43385590_0 .net "S", 0 0, L_0000017c43db20f0;  alias, 1 drivers
v0000017c43386030_0 .net "a", 0 0, L_0000017c43de8710;  alias, 1 drivers
v0000017c433860d0_0 .net "b", 0 0, L_0000017c43de6f50;  alias, 1 drivers
v0000017c43386170_0 .net "c", 0 0, L_0000017c43db0720;  alias, 1 drivers
S_0000017c433b9470 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db08e0 .functor XOR 1, L_0000017c43db20f0, L_0000017c43de6ff0, C4<0>, C4<0>;
L_0000017c43db21d0 .functor AND 1, L_0000017c43db20f0, L_0000017c43de6ff0, C4<1>, C4<1>;
v0000017c43386210_0 .net "S", 0 0, L_0000017c43db08e0;  alias, 1 drivers
v0000017c43386a30_0 .net "a", 0 0, L_0000017c43db20f0;  alias, 1 drivers
v0000017c43386ad0_0 .net "b", 0 0, L_0000017c43de6ff0;  alias, 1 drivers
v0000017c43388f10_0 .net "c", 0 0, L_0000017c43db21d0;  alias, 1 drivers
S_0000017c433ba0f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323d8c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43db11a0 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de80d0, C4<0>, C4<0>;
v0000017c43389cd0_0 .net *"_ivl_1", 0 0, L_0000017c43de80d0;  1 drivers
S_0000017c433b9920 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433ba0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0fe0 .functor OR 1, L_0000017c43db1d70, L_0000017c43db17c0, C4<0>, C4<0>;
v0000017c43388510_0 .net "S", 0 0, L_0000017c43db1ad0;  1 drivers
v0000017c43387e30_0 .net "a", 0 0, L_0000017c43de6550;  1 drivers
v0000017c43389d70_0 .net "b", 0 0, L_0000017c43de88f0;  1 drivers
v0000017c43389c30_0 .net "c", 0 0, L_0000017c43db0fe0;  1 drivers
v0000017c43389e10_0 .net "carry_1", 0 0, L_0000017c43db1d70;  1 drivers
v0000017c43388fb0_0 .net "carry_2", 0 0, L_0000017c43db17c0;  1 drivers
v0000017c43388330_0 .net "cin", 0 0, L_0000017c43de8990;  1 drivers
v0000017c43389f50_0 .net "sum_1", 0 0, L_0000017c43db0b80;  1 drivers
S_0000017c433ba280 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0b80 .functor XOR 1, L_0000017c43de6550, L_0000017c43de88f0, C4<0>, C4<0>;
L_0000017c43db1d70 .functor AND 1, L_0000017c43de6550, L_0000017c43de88f0, C4<1>, C4<1>;
v0000017c43389a50_0 .net "S", 0 0, L_0000017c43db0b80;  alias, 1 drivers
v0000017c43388ab0_0 .net "a", 0 0, L_0000017c43de6550;  alias, 1 drivers
v0000017c43388470_0 .net "b", 0 0, L_0000017c43de88f0;  alias, 1 drivers
v0000017c433892d0_0 .net "c", 0 0, L_0000017c43db1d70;  alias, 1 drivers
S_0000017c433ba5a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1ad0 .functor XOR 1, L_0000017c43db0b80, L_0000017c43de8990, C4<0>, C4<0>;
L_0000017c43db17c0 .functor AND 1, L_0000017c43db0b80, L_0000017c43de8990, C4<1>, C4<1>;
v0000017c43389af0_0 .net "S", 0 0, L_0000017c43db1ad0;  alias, 1 drivers
v0000017c433879d0_0 .net "a", 0 0, L_0000017c43db0b80;  alias, 1 drivers
v0000017c43388290_0 .net "b", 0 0, L_0000017c43de8990;  alias, 1 drivers
v0000017c43388650_0 .net "c", 0 0, L_0000017c43db17c0;  alias, 1 drivers
S_0000017c433ba8c0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323d700 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43db0f70 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de69b0, C4<0>, C4<0>;
v0000017c43389730_0 .net *"_ivl_1", 0 0, L_0000017c43de69b0;  1 drivers
S_0000017c433baa50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433ba8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db1210 .functor OR 1, L_0000017c43db0790, L_0000017c43db2160, C4<0>, C4<0>;
v0000017c43387930_0 .net "S", 0 0, L_0000017c43db1050;  1 drivers
v0000017c433899b0_0 .net "a", 0 0, L_0000017c43de7e50;  1 drivers
v0000017c43388150_0 .net "b", 0 0, L_0000017c43de6a50;  1 drivers
v0000017c433897d0_0 .net "c", 0 0, L_0000017c43db1210;  1 drivers
v0000017c43387a70_0 .net "carry_1", 0 0, L_0000017c43db0790;  1 drivers
v0000017c43387b10_0 .net "carry_2", 0 0, L_0000017c43db2160;  1 drivers
v0000017c433895f0_0 .net "cin", 0 0, L_0000017c43de83f0;  1 drivers
v0000017c43389050_0 .net "sum_1", 0 0, L_0000017c43db1600;  1 drivers
S_0000017c433b9dd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433baa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1600 .functor XOR 1, L_0000017c43de7e50, L_0000017c43de6a50, C4<0>, C4<0>;
L_0000017c43db0790 .functor AND 1, L_0000017c43de7e50, L_0000017c43de6a50, C4<1>, C4<1>;
v0000017c433885b0_0 .net "S", 0 0, L_0000017c43db1600;  alias, 1 drivers
v0000017c43389eb0_0 .net "a", 0 0, L_0000017c43de7e50;  alias, 1 drivers
v0000017c43388c90_0 .net "b", 0 0, L_0000017c43de6a50;  alias, 1 drivers
v0000017c43389230_0 .net "c", 0 0, L_0000017c43db0790;  alias, 1 drivers
S_0000017c433babe0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433baa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1050 .functor XOR 1, L_0000017c43db1600, L_0000017c43de83f0, C4<0>, C4<0>;
L_0000017c43db2160 .functor AND 1, L_0000017c43db1600, L_0000017c43de83f0, C4<1>, C4<1>;
v0000017c43389370_0 .net "S", 0 0, L_0000017c43db1050;  alias, 1 drivers
v0000017c43389690_0 .net "a", 0 0, L_0000017c43db1600;  alias, 1 drivers
v0000017c433890f0_0 .net "b", 0 0, L_0000017c43de83f0;  alias, 1 drivers
v0000017c43389ff0_0 .net "c", 0 0, L_0000017c43db2160;  alias, 1 drivers
S_0000017c433ba410 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323e040 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43db1ec0 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de7d10, C4<0>, C4<0>;
v0000017c43388010_0 .net *"_ivl_1", 0 0, L_0000017c43de7d10;  1 drivers
S_0000017c433b9600 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433ba410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0d40 .functor OR 1, L_0000017c43db0e20, L_0000017c43db18a0, C4<0>, C4<0>;
v0000017c43388830_0 .net "S", 0 0, L_0000017c43db1280;  1 drivers
v0000017c43387c50_0 .net "a", 0 0, L_0000017c43de76d0;  1 drivers
v0000017c433883d0_0 .net "b", 0 0, L_0000017c43de8670;  1 drivers
v0000017c43389870_0 .net "c", 0 0, L_0000017c43db0d40;  1 drivers
v0000017c433888d0_0 .net "carry_1", 0 0, L_0000017c43db0e20;  1 drivers
v0000017c43387d90_0 .net "carry_2", 0 0, L_0000017c43db18a0;  1 drivers
v0000017c43387f70_0 .net "cin", 0 0, L_0000017c43de73b0;  1 drivers
v0000017c43388dd0_0 .net "sum_1", 0 0, L_0000017c43db0870;  1 drivers
S_0000017c433b9ab0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0870 .functor XOR 1, L_0000017c43de76d0, L_0000017c43de8670, C4<0>, C4<0>;
L_0000017c43db0e20 .functor AND 1, L_0000017c43de76d0, L_0000017c43de8670, C4<1>, C4<1>;
v0000017c43389410_0 .net "S", 0 0, L_0000017c43db0870;  alias, 1 drivers
v0000017c43389550_0 .net "a", 0 0, L_0000017c43de76d0;  alias, 1 drivers
v0000017c43387bb0_0 .net "b", 0 0, L_0000017c43de8670;  alias, 1 drivers
v0000017c433881f0_0 .net "c", 0 0, L_0000017c43db0e20;  alias, 1 drivers
S_0000017c433b9790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1280 .functor XOR 1, L_0000017c43db0870, L_0000017c43de73b0, C4<0>, C4<0>;
L_0000017c43db18a0 .functor AND 1, L_0000017c43db0870, L_0000017c43de73b0, C4<1>, C4<1>;
v0000017c433886f0_0 .net "S", 0 0, L_0000017c43db1280;  alias, 1 drivers
v0000017c43388790_0 .net "a", 0 0, L_0000017c43db0870;  alias, 1 drivers
v0000017c43387cf0_0 .net "b", 0 0, L_0000017c43de73b0;  alias, 1 drivers
v0000017c43388d30_0 .net "c", 0 0, L_0000017c43db18a0;  alias, 1 drivers
S_0000017c433b9c40 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323da80 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43db1910 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de6910, C4<0>, C4<0>;
v0000017c4338bc10_0 .net *"_ivl_1", 0 0, L_0000017c43de6910;  1 drivers
S_0000017c433b9f60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433b9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db12f0 .functor OR 1, L_0000017c43db09c0, L_0000017c43db2080, C4<0>, C4<0>;
v0000017c4338be90_0 .net "S", 0 0, L_0000017c43db1fa0;  1 drivers
v0000017c4338bad0_0 .net "a", 0 0, L_0000017c43de7590;  1 drivers
v0000017c4338b210_0 .net "b", 0 0, L_0000017c43de71d0;  1 drivers
v0000017c4338b2b0_0 .net "c", 0 0, L_0000017c43db12f0;  1 drivers
v0000017c4338ad10_0 .net "carry_1", 0 0, L_0000017c43db09c0;  1 drivers
v0000017c4338c070_0 .net "carry_2", 0 0, L_0000017c43db2080;  1 drivers
v0000017c4338bb70_0 .net "cin", 0 0, L_0000017c43de7a90;  1 drivers
v0000017c4338b710_0 .net "sum_1", 0 0, L_0000017c43db0db0;  1 drivers
S_0000017c433c1b50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433b9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0db0 .functor XOR 1, L_0000017c43de7590, L_0000017c43de71d0, C4<0>, C4<0>;
L_0000017c43db09c0 .functor AND 1, L_0000017c43de7590, L_0000017c43de71d0, C4<1>, C4<1>;
v0000017c43388970_0 .net "S", 0 0, L_0000017c43db0db0;  alias, 1 drivers
v0000017c43388a10_0 .net "a", 0 0, L_0000017c43de7590;  alias, 1 drivers
v0000017c43388b50_0 .net "b", 0 0, L_0000017c43de71d0;  alias, 1 drivers
v0000017c4338b990_0 .net "c", 0 0, L_0000017c43db09c0;  alias, 1 drivers
S_0000017c433c2960 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433b9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1fa0 .functor XOR 1, L_0000017c43db0db0, L_0000017c43de7a90, C4<0>, C4<0>;
L_0000017c43db2080 .functor AND 1, L_0000017c43db0db0, L_0000017c43de7a90, C4<1>, C4<1>;
v0000017c4338ba30_0 .net "S", 0 0, L_0000017c43db1fa0;  alias, 1 drivers
v0000017c4338a630_0 .net "a", 0 0, L_0000017c43db0db0;  alias, 1 drivers
v0000017c4338c110_0 .net "b", 0 0, L_0000017c43de7a90;  alias, 1 drivers
v0000017c4338ae50_0 .net "c", 0 0, L_0000017c43db2080;  alias, 1 drivers
S_0000017c433c2e10 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323d780 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43db1c20 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de8c10, C4<0>, C4<0>;
v0000017c4338adb0_0 .net *"_ivl_1", 0 0, L_0000017c43de8c10;  1 drivers
S_0000017c433c2fa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c2e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db0950 .functor OR 1, L_0000017c43db1360, L_0000017c43db1980, C4<0>, C4<0>;
v0000017c4338a8b0_0 .net "S", 0 0, L_0000017c43db06b0;  1 drivers
v0000017c4338a130_0 .net "a", 0 0, L_0000017c43de8cb0;  1 drivers
v0000017c4338ac70_0 .net "b", 0 0, L_0000017c43de7810;  1 drivers
v0000017c4338c610_0 .net "c", 0 0, L_0000017c43db0950;  1 drivers
v0000017c4338c1b0_0 .net "carry_1", 0 0, L_0000017c43db1360;  1 drivers
v0000017c4338c570_0 .net "carry_2", 0 0, L_0000017c43db1980;  1 drivers
v0000017c4338b3f0_0 .net "cin", 0 0, L_0000017c43de8350;  1 drivers
v0000017c4338a810_0 .net "sum_1", 0 0, L_0000017c43db0640;  1 drivers
S_0000017c433c1ce0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db0640 .functor XOR 1, L_0000017c43de8cb0, L_0000017c43de7810, C4<0>, C4<0>;
L_0000017c43db1360 .functor AND 1, L_0000017c43de8cb0, L_0000017c43de7810, C4<1>, C4<1>;
v0000017c4338b350_0 .net "S", 0 0, L_0000017c43db0640;  alias, 1 drivers
v0000017c4338b670_0 .net "a", 0 0, L_0000017c43de8cb0;  alias, 1 drivers
v0000017c4338b530_0 .net "b", 0 0, L_0000017c43de7810;  alias, 1 drivers
v0000017c4338bcb0_0 .net "c", 0 0, L_0000017c43db1360;  alias, 1 drivers
S_0000017c433c16a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db06b0 .functor XOR 1, L_0000017c43db0640, L_0000017c43de8350, C4<0>, C4<0>;
L_0000017c43db1980 .functor AND 1, L_0000017c43db0640, L_0000017c43de8350, C4<1>, C4<1>;
v0000017c4338bd50_0 .net "S", 0 0, L_0000017c43db06b0;  alias, 1 drivers
v0000017c4338c890_0 .net "a", 0 0, L_0000017c43db0640;  alias, 1 drivers
v0000017c4338a6d0_0 .net "b", 0 0, L_0000017c43de8350;  alias, 1 drivers
v0000017c4338b7b0_0 .net "c", 0 0, L_0000017c43db1980;  alias, 1 drivers
S_0000017c433c2af0 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323dd00 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43db16e0 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de7630, C4<0>, C4<0>;
v0000017c4338b030_0 .net *"_ivl_1", 0 0, L_0000017c43de7630;  1 drivers
S_0000017c433c1830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c2af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db34a0 .functor OR 1, L_0000017c43db19f0, L_0000017c43db2b00, C4<0>, C4<0>;
v0000017c4338c4d0_0 .net "S", 0 0, L_0000017c43db1b40;  1 drivers
v0000017c4338b5d0_0 .net "a", 0 0, L_0000017c43de78b0;  1 drivers
v0000017c4338b850_0 .net "b", 0 0, L_0000017c43de6cd0;  1 drivers
v0000017c4338bfd0_0 .net "c", 0 0, L_0000017c43db34a0;  1 drivers
v0000017c4338af90_0 .net "carry_1", 0 0, L_0000017c43db19f0;  1 drivers
v0000017c4338a950_0 .net "carry_2", 0 0, L_0000017c43db2b00;  1 drivers
v0000017c4338c6b0_0 .net "cin", 0 0, L_0000017c43de7f90;  1 drivers
v0000017c4338a1d0_0 .net "sum_1", 0 0, L_0000017c43db1750;  1 drivers
S_0000017c433c1e70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c1830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1750 .functor XOR 1, L_0000017c43de78b0, L_0000017c43de6cd0, C4<0>, C4<0>;
L_0000017c43db19f0 .functor AND 1, L_0000017c43de78b0, L_0000017c43de6cd0, C4<1>, C4<1>;
v0000017c4338aef0_0 .net "S", 0 0, L_0000017c43db1750;  alias, 1 drivers
v0000017c4338c250_0 .net "a", 0 0, L_0000017c43de78b0;  alias, 1 drivers
v0000017c4338c390_0 .net "b", 0 0, L_0000017c43de6cd0;  alias, 1 drivers
v0000017c4338c2f0_0 .net "c", 0 0, L_0000017c43db19f0;  alias, 1 drivers
S_0000017c433c27d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c1830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db1b40 .functor XOR 1, L_0000017c43db1750, L_0000017c43de7f90, C4<0>, C4<0>;
L_0000017c43db2b00 .functor AND 1, L_0000017c43db1750, L_0000017c43de7f90, C4<1>, C4<1>;
v0000017c4338bf30_0 .net "S", 0 0, L_0000017c43db1b40;  alias, 1 drivers
v0000017c4338a270_0 .net "a", 0 0, L_0000017c43db1750;  alias, 1 drivers
v0000017c4338b8f0_0 .net "b", 0 0, L_0000017c43de7f90;  alias, 1 drivers
v0000017c4338bdf0_0 .net "c", 0 0, L_0000017c43db2b00;  alias, 1 drivers
S_0000017c433c2190 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323d3c0 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43db2860 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de7090, C4<0>, C4<0>;
v0000017c4338df10_0 .net *"_ivl_1", 0 0, L_0000017c43de7090;  1 drivers
S_0000017c433c2320 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c2190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db2710 .functor OR 1, L_0000017c43db3890, L_0000017c43db2320, C4<0>, C4<0>;
v0000017c4338a450_0 .net "S", 0 0, L_0000017c43db26a0;  1 drivers
v0000017c4338a9f0_0 .net "a", 0 0, L_0000017c43de7270;  1 drivers
v0000017c4338a590_0 .net "b", 0 0, L_0000017c43de7770;  1 drivers
v0000017c4338b0d0_0 .net "c", 0 0, L_0000017c43db2710;  1 drivers
v0000017c4338aa90_0 .net "carry_1", 0 0, L_0000017c43db3890;  1 drivers
v0000017c4338ab30_0 .net "carry_2", 0 0, L_0000017c43db2320;  1 drivers
v0000017c4338b170_0 .net "cin", 0 0, L_0000017c43de6690;  1 drivers
v0000017c4338abd0_0 .net "sum_1", 0 0, L_0000017c43db33c0;  1 drivers
S_0000017c433c19c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db33c0 .functor XOR 1, L_0000017c43de7270, L_0000017c43de7770, C4<0>, C4<0>;
L_0000017c43db3890 .functor AND 1, L_0000017c43de7270, L_0000017c43de7770, C4<1>, C4<1>;
v0000017c4338c430_0 .net "S", 0 0, L_0000017c43db33c0;  alias, 1 drivers
v0000017c4338b490_0 .net "a", 0 0, L_0000017c43de7270;  alias, 1 drivers
v0000017c4338c750_0 .net "b", 0 0, L_0000017c43de7770;  alias, 1 drivers
v0000017c4338c7f0_0 .net "c", 0 0, L_0000017c43db3890;  alias, 1 drivers
S_0000017c433c2c80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db26a0 .functor XOR 1, L_0000017c43db33c0, L_0000017c43de6690, C4<0>, C4<0>;
L_0000017c43db2320 .functor AND 1, L_0000017c43db33c0, L_0000017c43de6690, C4<1>, C4<1>;
v0000017c4338a4f0_0 .net "S", 0 0, L_0000017c43db26a0;  alias, 1 drivers
v0000017c4338a310_0 .net "a", 0 0, L_0000017c43db33c0;  alias, 1 drivers
v0000017c4338a3b0_0 .net "b", 0 0, L_0000017c43de6690;  alias, 1 drivers
v0000017c4338a770_0 .net "c", 0 0, L_0000017c43db2320;  alias, 1 drivers
S_0000017c433c2000 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323dfc0 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43db2a20 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de6b90, C4<0>, C4<0>;
v0000017c4338d290_0 .net *"_ivl_1", 0 0, L_0000017c43de6b90;  1 drivers
S_0000017c433c24b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db3900 .functor OR 1, L_0000017c43db2940, L_0000017c43db2be0, C4<0>, C4<0>;
v0000017c4338d010_0 .net "S", 0 0, L_0000017c43db3820;  1 drivers
v0000017c4338ecd0_0 .net "a", 0 0, L_0000017c43de6af0;  1 drivers
v0000017c4338ddd0_0 .net "b", 0 0, L_0000017c43de7450;  1 drivers
v0000017c4338dfb0_0 .net "c", 0 0, L_0000017c43db3900;  1 drivers
v0000017c4338de70_0 .net "carry_1", 0 0, L_0000017c43db2940;  1 drivers
v0000017c4338d650_0 .net "carry_2", 0 0, L_0000017c43db2be0;  1 drivers
v0000017c4338eaf0_0 .net "cin", 0 0, L_0000017c43de7b30;  1 drivers
v0000017c4338d1f0_0 .net "sum_1", 0 0, L_0000017c43db3c80;  1 drivers
S_0000017c433c2640 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db3c80 .functor XOR 1, L_0000017c43de6af0, L_0000017c43de7450, C4<0>, C4<0>;
L_0000017c43db2940 .functor AND 1, L_0000017c43de6af0, L_0000017c43de7450, C4<1>, C4<1>;
v0000017c4338da10_0 .net "S", 0 0, L_0000017c43db3c80;  alias, 1 drivers
v0000017c4338d470_0 .net "a", 0 0, L_0000017c43de6af0;  alias, 1 drivers
v0000017c4338ea50_0 .net "b", 0 0, L_0000017c43de7450;  alias, 1 drivers
v0000017c4338eb90_0 .net "c", 0 0, L_0000017c43db2940;  alias, 1 drivers
S_0000017c433bd370 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db3820 .functor XOR 1, L_0000017c43db3c80, L_0000017c43de7b30, C4<0>, C4<0>;
L_0000017c43db2be0 .functor AND 1, L_0000017c43db3c80, L_0000017c43de7b30, C4<1>, C4<1>;
v0000017c4338d0b0_0 .net "S", 0 0, L_0000017c43db3820;  alias, 1 drivers
v0000017c4338e730_0 .net "a", 0 0, L_0000017c43db3c80;  alias, 1 drivers
v0000017c4338ca70_0 .net "b", 0 0, L_0000017c43de7b30;  alias, 1 drivers
v0000017c4338e0f0_0 .net "c", 0 0, L_0000017c43db2be0;  alias, 1 drivers
S_0000017c433bcec0 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323d900 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43db25c0 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de65f0, C4<0>, C4<0>;
v0000017c4338e550_0 .net *"_ivl_1", 0 0, L_0000017c43de65f0;  1 drivers
S_0000017c433c11f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bcec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db3270 .functor OR 1, L_0000017c43db3510, L_0000017c43db2630, C4<0>, C4<0>;
v0000017c4338d3d0_0 .net "S", 0 0, L_0000017c43db29b0;  1 drivers
v0000017c4338ced0_0 .net "a", 0 0, L_0000017c43de6870;  1 drivers
v0000017c4338e690_0 .net "b", 0 0, L_0000017c43de74f0;  1 drivers
v0000017c4338e370_0 .net "c", 0 0, L_0000017c43db3270;  1 drivers
v0000017c4338e9b0_0 .net "carry_1", 0 0, L_0000017c43db3510;  1 drivers
v0000017c4338e4b0_0 .net "carry_2", 0 0, L_0000017c43db2630;  1 drivers
v0000017c4338dab0_0 .net "cin", 0 0, L_0000017c43de8490;  1 drivers
v0000017c4338cf70_0 .net "sum_1", 0 0, L_0000017c43db2780;  1 drivers
S_0000017c433c0bb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c11f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db2780 .functor XOR 1, L_0000017c43de6870, L_0000017c43de74f0, C4<0>, C4<0>;
L_0000017c43db3510 .functor AND 1, L_0000017c43de6870, L_0000017c43de74f0, C4<1>, C4<1>;
v0000017c4338e190_0 .net "S", 0 0, L_0000017c43db2780;  alias, 1 drivers
v0000017c4338ccf0_0 .net "a", 0 0, L_0000017c43de6870;  alias, 1 drivers
v0000017c4338e2d0_0 .net "b", 0 0, L_0000017c43de74f0;  alias, 1 drivers
v0000017c4338e050_0 .net "c", 0 0, L_0000017c43db3510;  alias, 1 drivers
S_0000017c433c0ed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c11f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db29b0 .functor XOR 1, L_0000017c43db2780, L_0000017c43de8490, C4<0>, C4<0>;
L_0000017c43db2630 .functor AND 1, L_0000017c43db2780, L_0000017c43de8490, C4<1>, C4<1>;
v0000017c4338dbf0_0 .net "S", 0 0, L_0000017c43db29b0;  alias, 1 drivers
v0000017c4338d150_0 .net "a", 0 0, L_0000017c43db2780;  alias, 1 drivers
v0000017c4338e230_0 .net "b", 0 0, L_0000017c43de8490;  alias, 1 drivers
v0000017c4338ce30_0 .net "c", 0 0, L_0000017c43db2630;  alias, 1 drivers
S_0000017c433bec70 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323d800 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43db3040 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43de8030, C4<0>, C4<0>;
v0000017c4338ed70_0 .net *"_ivl_1", 0 0, L_0000017c43de8030;  1 drivers
S_0000017c433be950 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db2400 .functor OR 1, L_0000017c43db3d60, L_0000017c43db3ac0, C4<0>, C4<0>;
v0000017c4338cd90_0 .net "S", 0 0, L_0000017c43db2a90;  1 drivers
v0000017c4338e5f0_0 .net "a", 0 0, L_0000017c43de8170;  1 drivers
v0000017c4338d6f0_0 .net "b", 0 0, L_0000017c43de8530;  1 drivers
v0000017c4338e910_0 .net "c", 0 0, L_0000017c43db2400;  1 drivers
v0000017c4338d790_0 .net "carry_1", 0 0, L_0000017c43db3d60;  1 drivers
v0000017c4338d830_0 .net "carry_2", 0 0, L_0000017c43db3ac0;  1 drivers
v0000017c4338ef50_0 .net "cin", 0 0, L_0000017c43deae70;  1 drivers
v0000017c4338c930_0 .net "sum_1", 0 0, L_0000017c43db27f0;  1 drivers
S_0000017c433c1060 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433be950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db27f0 .functor XOR 1, L_0000017c43de8170, L_0000017c43de8530, C4<0>, C4<0>;
L_0000017c43db3d60 .functor AND 1, L_0000017c43de8170, L_0000017c43de8530, C4<1>, C4<1>;
v0000017c4338e7d0_0 .net "S", 0 0, L_0000017c43db27f0;  alias, 1 drivers
v0000017c4338ec30_0 .net "a", 0 0, L_0000017c43de8170;  alias, 1 drivers
v0000017c4338e410_0 .net "b", 0 0, L_0000017c43de8530;  alias, 1 drivers
v0000017c4338d330_0 .net "c", 0 0, L_0000017c43db3d60;  alias, 1 drivers
S_0000017c433be630 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433be950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db2a90 .functor XOR 1, L_0000017c43db27f0, L_0000017c43deae70, C4<0>, C4<0>;
L_0000017c43db3ac0 .functor AND 1, L_0000017c43db27f0, L_0000017c43deae70, C4<1>, C4<1>;
v0000017c4338d510_0 .net "S", 0 0, L_0000017c43db2a90;  alias, 1 drivers
v0000017c4338e870_0 .net "a", 0 0, L_0000017c43db27f0;  alias, 1 drivers
v0000017c4338d5b0_0 .net "b", 0 0, L_0000017c43deae70;  alias, 1 drivers
v0000017c4338d8d0_0 .net "c", 0 0, L_0000017c43db3ac0;  alias, 1 drivers
S_0000017c433c0570 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323e1c0 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43db36d0 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43deaab0, C4<0>, C4<0>;
v0000017c433914d0_0 .net *"_ivl_1", 0 0, L_0000017c43deaab0;  1 drivers
S_0000017c433c0700 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db3970 .functor OR 1, L_0000017c43db28d0, L_0000017c43db2cc0, C4<0>, C4<0>;
v0000017c4338cb10_0 .net "S", 0 0, L_0000017c43db2b70;  1 drivers
v0000017c4338db50_0 .net "a", 0 0, L_0000017c43deab50;  1 drivers
v0000017c4338dc90_0 .net "b", 0 0, L_0000017c43de9110;  1 drivers
v0000017c4338dd30_0 .net "c", 0 0, L_0000017c43db3970;  1 drivers
v0000017c4338f590_0 .net "carry_1", 0 0, L_0000017c43db28d0;  1 drivers
v0000017c43391750_0 .net "carry_2", 0 0, L_0000017c43db2cc0;  1 drivers
v0000017c43390530_0 .net "cin", 0 0, L_0000017c43de9430;  1 drivers
v0000017c433905d0_0 .net "sum_1", 0 0, L_0000017c43db30b0;  1 drivers
S_0000017c433bf8f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c0700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db30b0 .functor XOR 1, L_0000017c43deab50, L_0000017c43de9110, C4<0>, C4<0>;
L_0000017c43db28d0 .functor AND 1, L_0000017c43deab50, L_0000017c43de9110, C4<1>, C4<1>;
v0000017c4338cc50_0 .net "S", 0 0, L_0000017c43db30b0;  alias, 1 drivers
v0000017c4338eeb0_0 .net "a", 0 0, L_0000017c43deab50;  alias, 1 drivers
v0000017c4338ee10_0 .net "b", 0 0, L_0000017c43de9110;  alias, 1 drivers
v0000017c4338eff0_0 .net "c", 0 0, L_0000017c43db28d0;  alias, 1 drivers
S_0000017c433c0250 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c0700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db2b70 .functor XOR 1, L_0000017c43db30b0, L_0000017c43de9430, C4<0>, C4<0>;
L_0000017c43db2cc0 .functor AND 1, L_0000017c43db30b0, L_0000017c43de9430, C4<1>, C4<1>;
v0000017c4338d970_0 .net "S", 0 0, L_0000017c43db2b70;  alias, 1 drivers
v0000017c4338cbb0_0 .net "a", 0 0, L_0000017c43db30b0;  alias, 1 drivers
v0000017c4338f090_0 .net "b", 0 0, L_0000017c43de9430;  alias, 1 drivers
v0000017c4338c9d0_0 .net "c", 0 0, L_0000017c43db2cc0;  alias, 1 drivers
S_0000017c433bf2b0 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323dd40 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43db2c50 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43dea650, C4<0>, C4<0>;
v0000017c4338fa90_0 .net *"_ivl_1", 0 0, L_0000017c43dea650;  1 drivers
S_0000017c433c1380 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bf2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db32e0 .functor OR 1, L_0000017c43db3ba0, L_0000017c43db39e0, C4<0>, C4<0>;
v0000017c4338fd10_0 .net "S", 0 0, L_0000017c43db2d30;  1 drivers
v0000017c43390cb0_0 .net "a", 0 0, L_0000017c43de9d90;  1 drivers
v0000017c43390990_0 .net "b", 0 0, L_0000017c43de8e90;  1 drivers
v0000017c43390ad0_0 .net "c", 0 0, L_0000017c43db32e0;  1 drivers
v0000017c433912f0_0 .net "carry_1", 0 0, L_0000017c43db3ba0;  1 drivers
v0000017c4338f1d0_0 .net "carry_2", 0 0, L_0000017c43db39e0;  1 drivers
v0000017c43390670_0 .net "cin", 0 0, L_0000017c43de9890;  1 drivers
v0000017c433900d0_0 .net "sum_1", 0 0, L_0000017c43db3cf0;  1 drivers
S_0000017c433bc0b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c1380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db3cf0 .functor XOR 1, L_0000017c43de9d90, L_0000017c43de8e90, C4<0>, C4<0>;
L_0000017c43db3ba0 .functor AND 1, L_0000017c43de9d90, L_0000017c43de8e90, C4<1>, C4<1>;
v0000017c4338f950_0 .net "S", 0 0, L_0000017c43db3cf0;  alias, 1 drivers
v0000017c43391390_0 .net "a", 0 0, L_0000017c43de9d90;  alias, 1 drivers
v0000017c43391890_0 .net "b", 0 0, L_0000017c43de8e90;  alias, 1 drivers
v0000017c43390350_0 .net "c", 0 0, L_0000017c43db3ba0;  alias, 1 drivers
S_0000017c433bef90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c1380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db2d30 .functor XOR 1, L_0000017c43db3cf0, L_0000017c43de9890, C4<0>, C4<0>;
L_0000017c43db39e0 .functor AND 1, L_0000017c43db3cf0, L_0000017c43de9890, C4<1>, C4<1>;
v0000017c4338f770_0 .net "S", 0 0, L_0000017c43db2d30;  alias, 1 drivers
v0000017c4338f9f0_0 .net "a", 0 0, L_0000017c43db3cf0;  alias, 1 drivers
v0000017c43391250_0 .net "b", 0 0, L_0000017c43de9890;  alias, 1 drivers
v0000017c433902b0_0 .net "c", 0 0, L_0000017c43db39e0;  alias, 1 drivers
S_0000017c433bbf20 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c433b6bd0;
 .timescale 0 0;
P_0000017c4323e240 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43db3b30 .functor XOR 1, L_0000017c43cf0ae0, L_0000017c43deac90, C4<0>, C4<0>;
v0000017c4338f130_0 .net *"_ivl_1", 0 0, L_0000017c43deac90;  1 drivers
S_0000017c433be4a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bbf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db3c10 .functor OR 1, L_0000017c43db3350, L_0000017c43db2e10, C4<0>, C4<0>;
v0000017c433917f0_0 .net "S", 0 0, L_0000017c43db2da0;  1 drivers
v0000017c433907b0_0 .net "a", 0 0, L_0000017c43de9ed0;  1 drivers
v0000017c43391070_0 .net "b", 0 0, L_0000017c43deb370;  1 drivers
v0000017c43390c10_0 .net "c", 0 0, L_0000017c43db3c10;  1 drivers
v0000017c4338f630_0 .net "carry_1", 0 0, L_0000017c43db3350;  1 drivers
v0000017c43391570_0 .net "carry_2", 0 0, L_0000017c43db2e10;  1 drivers
v0000017c4338fbd0_0 .net "cin", 0 0, L_0000017c43de9f70;  1 drivers
v0000017c43390850_0 .net "sum_1", 0 0, L_0000017c43db24e0;  1 drivers
S_0000017c433bcd30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433be4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db24e0 .functor XOR 1, L_0000017c43de9ed0, L_0000017c43deb370, C4<0>, C4<0>;
L_0000017c43db3350 .functor AND 1, L_0000017c43de9ed0, L_0000017c43deb370, C4<1>, C4<1>;
v0000017c43390710_0 .net "S", 0 0, L_0000017c43db24e0;  alias, 1 drivers
v0000017c433903f0_0 .net "a", 0 0, L_0000017c43de9ed0;  alias, 1 drivers
v0000017c433911b0_0 .net "b", 0 0, L_0000017c43deb370;  alias, 1 drivers
v0000017c43390d50_0 .net "c", 0 0, L_0000017c43db3350;  alias, 1 drivers
S_0000017c433be7c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433be4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db2da0 .functor XOR 1, L_0000017c43db24e0, L_0000017c43de9f70, C4<0>, C4<0>;
L_0000017c43db2e10 .functor AND 1, L_0000017c43db24e0, L_0000017c43de9f70, C4<1>, C4<1>;
v0000017c43390df0_0 .net "S", 0 0, L_0000017c43db2da0;  alias, 1 drivers
v0000017c43390a30_0 .net "a", 0 0, L_0000017c43db24e0;  alias, 1 drivers
v0000017c43390b70_0 .net "b", 0 0, L_0000017c43de9f70;  alias, 1 drivers
v0000017c4338fb30_0 .net "c", 0 0, L_0000017c43db2e10;  alias, 1 drivers
S_0000017c433bc560 .scope module, "k1" "karatsuba_4" 2 69, 2 96 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c4346deb0_0 .net "F1", 8 0, L_0000017c43cc0e00;  1 drivers
v0000017c4346d730_0 .net "F2", 8 0, L_0000017c43cbf140;  1 drivers
o0000017c433ceb88 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c4346c330_0 .net "F3", 8 0, o0000017c433ceb88;  0 drivers
v0000017c4346dff0_0 .net "X", 4 0, L_0000017c43caf060;  alias, 1 drivers
v0000017c4346d5f0_0 .net "Xl", 2 0, L_0000017c43cb0d20;  1 drivers
v0000017c4346cfb0_0 .net "Xm1", 2 0, L_0000017c43cb21c0;  1 drivers
v0000017c4346d870_0 .net "Xms", 4 0, L_0000017c43cc0040;  1 drivers
v0000017c4346bb10_0 .net "Xr", 2 0, L_0000017c43cb28a0;  1 drivers
v0000017c4346d4b0_0 .net "Y", 4 0, L_0000017c43cadbc0;  alias, 1 drivers
v0000017c4346d550_0 .net "Yl", 2 0, L_0000017c43cb03c0;  1 drivers
v0000017c4346cdd0_0 .net "Ym1", 2 0, L_0000017c43cb4f60;  1 drivers
v0000017c4346c150_0 .net "Yr", 2 0, L_0000017c43cb2760;  1 drivers
v0000017c4346d690_0 .net "Z", 8 0, L_0000017c43cc2ac0;  alias, 1 drivers
v0000017c4346e090_0 .net "Z1", 4 0, L_0000017c43cb7260;  1 drivers
v0000017c4346c1f0_0 .net "Z2", 4 0, L_0000017c43cbc300;  1 drivers
v0000017c4346c8d0_0 .net "Z3", 4 0, L_0000017c43cbea60;  1 drivers
v0000017c4346bbb0_0 .net "ZF", 8 0, L_0000017c43cc1ee0;  1 drivers
v0000017c4346c790_0 .net *"_ivl_1", 1 0, L_0000017c43cb0b40;  1 drivers
L_0000017c43ced4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4346dc30_0 .net *"_ivl_11", 0 0, L_0000017c43ced4e0;  1 drivers
v0000017c4346bd90_0 .net *"_ivl_13", 1 0, L_0000017c43cb0be0;  1 drivers
L_0000017c43ced528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4346ba70_0 .net *"_ivl_17", 0 0, L_0000017c43ced528;  1 drivers
v0000017c4346c970_0 .net *"_ivl_19", 1 0, L_0000017c43cb0e60;  1 drivers
L_0000017c43ced570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4346bc50_0 .net *"_ivl_23", 0 0, L_0000017c43ced570;  1 drivers
L_0000017c43ced498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4346d190_0 .net *"_ivl_5", 0 0, L_0000017c43ced498;  1 drivers
v0000017c4346ca10_0 .net *"_ivl_7", 1 0, L_0000017c43cb1680;  1 drivers
v0000017c4346c290_0 .net "bin", 0 0, L_0000017c43cc1800;  1 drivers
v0000017c4346d910_0 .net "cout1", 0 0, L_0000017c43cb1400;  1 drivers
v0000017c4346c510_0 .net "cout2", 0 0, L_0000017c43cb3de0;  1 drivers
v0000017c4346d9b0_0 .net "cout3", 0 0, L_0000017c43cc1760;  1 drivers
v0000017c4346be30_0 .net "cout4", 0 0, L_0000017c43cc3880;  1 drivers
v0000017c4346d230_0 .net "cout5", 0 0, L_0000017c43cc1c60;  1 drivers
v0000017c4346d2d0_0 .net "sub_ans", 4 0, L_0000017c43cbf3c0;  1 drivers
L_0000017c43cb0b40 .part L_0000017c43caf060, 2, 2;
L_0000017c43cb28a0 .concat [ 2 1 0 0], L_0000017c43cb0b40, L_0000017c43ced498;
L_0000017c43cb1680 .part L_0000017c43caf060, 0, 2;
L_0000017c43cb0d20 .concat [ 2 1 0 0], L_0000017c43cb1680, L_0000017c43ced4e0;
L_0000017c43cb0be0 .part L_0000017c43cadbc0, 2, 2;
L_0000017c43cb2760 .concat [ 2 1 0 0], L_0000017c43cb0be0, L_0000017c43ced528;
L_0000017c43cb0e60 .part L_0000017c43cadbc0, 0, 2;
L_0000017c43cb03c0 .concat [ 2 1 0 0], L_0000017c43cb0e60, L_0000017c43ced570;
S_0000017c433bfa80 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323d940 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ced5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d37c70 .functor BUFZ 1, L_0000017c43ced5b8, C4<0>, C4<0>, C4<0>;
v0000017c43393eb0_0 .net "S", 2 0, L_0000017c43cb21c0;  alias, 1 drivers
v0000017c43393410_0 .net *"_ivl_0", 0 0, L_0000017c430a6d70;  1 drivers
v0000017c43393690_0 .net *"_ivl_10", 0 0, L_0000017c430a8c80;  1 drivers
v0000017c43393870_0 .net *"_ivl_20", 0 0, L_0000017c430a8b30;  1 drivers
v0000017c43391930_0 .net *"_ivl_36", 0 0, L_0000017c43d37c70;  1 drivers
v0000017c43393910_0 .net "a", 2 0, L_0000017c43cb28a0;  alias, 1 drivers
v0000017c43391e30_0 .net "b", 2 0, L_0000017c43cb0d20;  alias, 1 drivers
v0000017c43393f50_0 .net "b1", 2 0, L_0000017c43cb0280;  1 drivers
v0000017c433919d0_0 .net "c", 0 0, L_0000017c43cb1400;  alias, 1 drivers
v0000017c43391d90_0 .net "cin", 0 0, L_0000017c43ced5b8;  1 drivers
v0000017c433939b0_0 .net "co", 3 0, L_0000017c43cb0dc0;  1 drivers
L_0000017c43cb2580 .part L_0000017c43cb0d20, 0, 1;
L_0000017c43cb1540 .part L_0000017c43cb28a0, 0, 1;
L_0000017c43cb2120 .part L_0000017c43cb0280, 0, 1;
L_0000017c43cb0c80 .part L_0000017c43cb0dc0, 0, 1;
L_0000017c43cb01e0 .part L_0000017c43cb0d20, 1, 1;
L_0000017c43cb10e0 .part L_0000017c43cb28a0, 1, 1;
L_0000017c43cb17c0 .part L_0000017c43cb0280, 1, 1;
L_0000017c43cb0140 .part L_0000017c43cb0dc0, 1, 1;
L_0000017c43cb0280 .concat8 [ 1 1 1 0], L_0000017c430a6d70, L_0000017c430a8c80, L_0000017c430a8b30;
L_0000017c43cb1cc0 .part L_0000017c43cb0d20, 2, 1;
L_0000017c43cb05a0 .part L_0000017c43cb28a0, 2, 1;
L_0000017c43cb1360 .part L_0000017c43cb0280, 2, 1;
L_0000017c43cb0640 .part L_0000017c43cb0dc0, 2, 1;
L_0000017c43cb21c0 .concat8 [ 1 1 1 0], L_0000017c430a8ba0, L_0000017c430a8dd0, L_0000017c430a8970;
L_0000017c43cb0dc0 .concat8 [ 1 1 1 1], L_0000017c43d37c70, L_0000017c430a8cf0, L_0000017c430a8900, L_0000017c430a8f90;
L_0000017c43cb1400 .part L_0000017c43cb0dc0, 3, 1;
S_0000017c433be310 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433bfa80;
 .timescale 0 0;
P_0000017c4323e100 .param/l "i" 0 2 243, +C4<00>;
L_0000017c430a6d70 .functor XOR 1, L_0000017c43ced5b8, L_0000017c43cb2580, C4<0>, C4<0>;
v0000017c43392e70_0 .net *"_ivl_1", 0 0, L_0000017c43cb2580;  1 drivers
S_0000017c433bf760 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433be310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a8cf0 .functor OR 1, L_0000017c430a8a50, L_0000017c430a89e0, C4<0>, C4<0>;
v0000017c433920b0_0 .net "S", 0 0, L_0000017c430a8ba0;  1 drivers
v0000017c43392f10_0 .net "a", 0 0, L_0000017c43cb1540;  1 drivers
v0000017c433934b0_0 .net "b", 0 0, L_0000017c43cb2120;  1 drivers
v0000017c43391ed0_0 .net "c", 0 0, L_0000017c430a8cf0;  1 drivers
v0000017c43393e10_0 .net "carry_1", 0 0, L_0000017c430a8a50;  1 drivers
v0000017c43392bf0_0 .net "carry_2", 0 0, L_0000017c430a89e0;  1 drivers
v0000017c43392c90_0 .net "cin", 0 0, L_0000017c43cb0c80;  1 drivers
v0000017c43392150_0 .net "sum_1", 0 0, L_0000017c430a7080;  1 drivers
S_0000017c433bb8e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bf760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a7080 .functor XOR 1, L_0000017c43cb1540, L_0000017c43cb2120, C4<0>, C4<0>;
L_0000017c430a8a50 .functor AND 1, L_0000017c43cb1540, L_0000017c43cb2120, C4<1>, C4<1>;
v0000017c43393ff0_0 .net "S", 0 0, L_0000017c430a7080;  alias, 1 drivers
v0000017c433921f0_0 .net "a", 0 0, L_0000017c43cb1540;  alias, 1 drivers
v0000017c43394090_0 .net "b", 0 0, L_0000017c43cb2120;  alias, 1 drivers
v0000017c43392330_0 .net "c", 0 0, L_0000017c430a8a50;  alias, 1 drivers
S_0000017c433c0a20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bf760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8ba0 .functor XOR 1, L_0000017c430a7080, L_0000017c43cb0c80, C4<0>, C4<0>;
L_0000017c430a89e0 .functor AND 1, L_0000017c430a7080, L_0000017c43cb0c80, C4<1>, C4<1>;
v0000017c43391cf0_0 .net "S", 0 0, L_0000017c430a8ba0;  alias, 1 drivers
v0000017c43392d30_0 .net "a", 0 0, L_0000017c430a7080;  alias, 1 drivers
v0000017c43393cd0_0 .net "b", 0 0, L_0000017c43cb0c80;  alias, 1 drivers
v0000017c43393a50_0 .net "c", 0 0, L_0000017c430a89e0;  alias, 1 drivers
S_0000017c433bd050 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c433bfa80;
 .timescale 0 0;
P_0000017c4323e2c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c430a8c80 .functor XOR 1, L_0000017c43ced5b8, L_0000017c43cb01e0, C4<0>, C4<0>;
v0000017c43392510_0 .net *"_ivl_1", 0 0, L_0000017c43cb01e0;  1 drivers
S_0000017c433bc3d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bd050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a8900 .functor OR 1, L_0000017c430a8ac0, L_0000017c430a8e40, C4<0>, C4<0>;
v0000017c43392010_0 .net "S", 0 0, L_0000017c430a8dd0;  1 drivers
v0000017c43393d70_0 .net "a", 0 0, L_0000017c43cb10e0;  1 drivers
v0000017c43392dd0_0 .net "b", 0 0, L_0000017c43cb17c0;  1 drivers
v0000017c43392fb0_0 .net "c", 0 0, L_0000017c430a8900;  1 drivers
v0000017c43393050_0 .net "carry_1", 0 0, L_0000017c430a8ac0;  1 drivers
v0000017c43392650_0 .net "carry_2", 0 0, L_0000017c430a8e40;  1 drivers
v0000017c43393c30_0 .net "cin", 0 0, L_0000017c43cb0140;  1 drivers
v0000017c433923d0_0 .net "sum_1", 0 0, L_0000017c430a8d60;  1 drivers
S_0000017c433bfc10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8d60 .functor XOR 1, L_0000017c43cb10e0, L_0000017c43cb17c0, C4<0>, C4<0>;
L_0000017c430a8ac0 .functor AND 1, L_0000017c43cb10e0, L_0000017c43cb17c0, C4<1>, C4<1>;
v0000017c43392a10_0 .net "S", 0 0, L_0000017c430a8d60;  alias, 1 drivers
v0000017c43392470_0 .net "a", 0 0, L_0000017c43cb10e0;  alias, 1 drivers
v0000017c43393af0_0 .net "b", 0 0, L_0000017c43cb17c0;  alias, 1 drivers
v0000017c43393b90_0 .net "c", 0 0, L_0000017c430a8ac0;  alias, 1 drivers
S_0000017c433bd500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8dd0 .functor XOR 1, L_0000017c430a8d60, L_0000017c43cb0140, C4<0>, C4<0>;
L_0000017c430a8e40 .functor AND 1, L_0000017c430a8d60, L_0000017c43cb0140, C4<1>, C4<1>;
v0000017c43392290_0 .net "S", 0 0, L_0000017c430a8dd0;  alias, 1 drivers
v0000017c43393730_0 .net "a", 0 0, L_0000017c430a8d60;  alias, 1 drivers
v0000017c43391a70_0 .net "b", 0 0, L_0000017c43cb0140;  alias, 1 drivers
v0000017c433930f0_0 .net "c", 0 0, L_0000017c430a8e40;  alias, 1 drivers
S_0000017c433bd1e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c433bfa80;
 .timescale 0 0;
P_0000017c4323d540 .param/l "i" 0 2 243, +C4<010>;
L_0000017c430a8b30 .functor XOR 1, L_0000017c43ced5b8, L_0000017c43cb1cc0, C4<0>, C4<0>;
v0000017c433932d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb1cc0;  1 drivers
S_0000017c433bdcd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bd1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c430a8f90 .functor OR 1, L_0000017c430a8f20, L_0000017c430a8c10, C4<0>, C4<0>;
v0000017c43391b10_0 .net "S", 0 0, L_0000017c430a8970;  1 drivers
v0000017c43393550_0 .net "a", 0 0, L_0000017c43cb05a0;  1 drivers
v0000017c43391f70_0 .net "b", 0 0, L_0000017c43cb1360;  1 drivers
v0000017c43392830_0 .net "c", 0 0, L_0000017c430a8f90;  1 drivers
v0000017c43392ab0_0 .net "carry_1", 0 0, L_0000017c430a8f20;  1 drivers
v0000017c43392b50_0 .net "carry_2", 0 0, L_0000017c430a8c10;  1 drivers
v0000017c433928d0_0 .net "cin", 0 0, L_0000017c43cb0640;  1 drivers
v0000017c43392970_0 .net "sum_1", 0 0, L_0000017c430a8eb0;  1 drivers
S_0000017c433bb430 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bdcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8eb0 .functor XOR 1, L_0000017c43cb05a0, L_0000017c43cb1360, C4<0>, C4<0>;
L_0000017c430a8f20 .functor AND 1, L_0000017c43cb05a0, L_0000017c43cb1360, C4<1>, C4<1>;
v0000017c433925b0_0 .net "S", 0 0, L_0000017c430a8eb0;  alias, 1 drivers
v0000017c433935f0_0 .net "a", 0 0, L_0000017c43cb05a0;  alias, 1 drivers
v0000017c43393370_0 .net "b", 0 0, L_0000017c43cb1360;  alias, 1 drivers
v0000017c433926f0_0 .net "c", 0 0, L_0000017c430a8f20;  alias, 1 drivers
S_0000017c433beae0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bdcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c430a8970 .functor XOR 1, L_0000017c430a8eb0, L_0000017c43cb0640, C4<0>, C4<0>;
L_0000017c430a8c10 .functor AND 1, L_0000017c430a8eb0, L_0000017c43cb0640, C4<1>, C4<1>;
v0000017c433937d0_0 .net "S", 0 0, L_0000017c430a8970;  alias, 1 drivers
v0000017c43393190_0 .net "a", 0 0, L_0000017c430a8eb0;  alias, 1 drivers
v0000017c43392790_0 .net "b", 0 0, L_0000017c43cb0640;  alias, 1 drivers
v0000017c43393230_0 .net "c", 0 0, L_0000017c430a8c10;  alias, 1 drivers
S_0000017c433bbc00 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323e300 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ced600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d38140 .functor BUFZ 1, L_0000017c43ced600, C4<0>, C4<0>, C4<0>;
v0000017c43394bd0_0 .net "S", 2 0, L_0000017c43cb4f60;  alias, 1 drivers
v0000017c43394630_0 .net *"_ivl_0", 0 0, L_0000017c43d378f0;  1 drivers
v0000017c43394450_0 .net *"_ivl_10", 0 0, L_0000017c43d385a0;  1 drivers
v0000017c433946d0_0 .net *"_ivl_20", 0 0, L_0000017c43d37110;  1 drivers
v0000017c43394a90_0 .net *"_ivl_36", 0 0, L_0000017c43d38140;  1 drivers
v0000017c43394db0_0 .net "a", 2 0, L_0000017c43cb2760;  alias, 1 drivers
v0000017c43395490_0 .net "b", 2 0, L_0000017c43cb03c0;  alias, 1 drivers
v0000017c43394ef0_0 .net "b1", 2 0, L_0000017c43cb3160;  1 drivers
v0000017c43394f90_0 .net "c", 0 0, L_0000017c43cb3de0;  alias, 1 drivers
v0000017c43395030_0 .net "cin", 0 0, L_0000017c43ced600;  1 drivers
v0000017c43395350_0 .net "co", 3 0, L_0000017c43cb3a20;  1 drivers
L_0000017c43cb14a0 .part L_0000017c43cb03c0, 0, 1;
L_0000017c43cb1860 .part L_0000017c43cb2760, 0, 1;
L_0000017c43cb1900 .part L_0000017c43cb3160, 0, 1;
L_0000017c43cb1b80 .part L_0000017c43cb3a20, 0, 1;
L_0000017c43cb1e00 .part L_0000017c43cb03c0, 1, 1;
L_0000017c43cb1ea0 .part L_0000017c43cb2760, 1, 1;
L_0000017c43cb23a0 .part L_0000017c43cb3160, 1, 1;
L_0000017c43cb2f80 .part L_0000017c43cb3a20, 1, 1;
L_0000017c43cb3160 .concat8 [ 1 1 1 0], L_0000017c43d378f0, L_0000017c43d385a0, L_0000017c43d37110;
L_0000017c43cb4a60 .part L_0000017c43cb03c0, 2, 1;
L_0000017c43cb3480 .part L_0000017c43cb2760, 2, 1;
L_0000017c43cb3d40 .part L_0000017c43cb3160, 2, 1;
L_0000017c43cb3ca0 .part L_0000017c43cb3a20, 2, 1;
L_0000017c43cb4f60 .concat8 [ 1 1 1 0], L_0000017c43d38ae0, L_0000017c43d375e0, L_0000017c43d377a0;
L_0000017c43cb3a20 .concat8 [ 1 1 1 1], L_0000017c43d38140, L_0000017c43d38370, L_0000017c43d379d0, L_0000017c43d37810;
L_0000017c43cb3de0 .part L_0000017c43cb3a20, 3, 1;
S_0000017c433c0d40 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433bbc00;
 .timescale 0 0;
P_0000017c4323e340 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d378f0 .functor XOR 1, L_0000017c43ced600, L_0000017c43cb14a0, C4<0>, C4<0>;
v0000017c43396610_0 .net *"_ivl_1", 0 0, L_0000017c43cb14a0;  1 drivers
S_0000017c433bee00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d38370 .functor OR 1, L_0000017c43d38300, L_0000017c43d376c0, C4<0>, C4<0>;
v0000017c43394770_0 .net "S", 0 0, L_0000017c43d38ae0;  1 drivers
v0000017c43395670_0 .net "a", 0 0, L_0000017c43cb1860;  1 drivers
v0000017c43395710_0 .net "b", 0 0, L_0000017c43cb1900;  1 drivers
v0000017c433957b0_0 .net "c", 0 0, L_0000017c43d38370;  1 drivers
v0000017c43395ad0_0 .net "carry_1", 0 0, L_0000017c43d38300;  1 drivers
v0000017c43395b70_0 .net "carry_2", 0 0, L_0000017c43d376c0;  1 drivers
v0000017c433962f0_0 .net "cin", 0 0, L_0000017c43cb1b80;  1 drivers
v0000017c43396570_0 .net "sum_1", 0 0, L_0000017c43d38bc0;  1 drivers
S_0000017c433bc6f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38bc0 .functor XOR 1, L_0000017c43cb1860, L_0000017c43cb1900, C4<0>, C4<0>;
L_0000017c43d38300 .functor AND 1, L_0000017c43cb1860, L_0000017c43cb1900, C4<1>, C4<1>;
v0000017c43391bb0_0 .net "S", 0 0, L_0000017c43d38bc0;  alias, 1 drivers
v0000017c43391c50_0 .net "a", 0 0, L_0000017c43cb1860;  alias, 1 drivers
v0000017c43395990_0 .net "b", 0 0, L_0000017c43cb1900;  alias, 1 drivers
v0000017c43394810_0 .net "c", 0 0, L_0000017c43d38300;  alias, 1 drivers
S_0000017c433be180 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38ae0 .functor XOR 1, L_0000017c43d38bc0, L_0000017c43cb1b80, C4<0>, C4<0>;
L_0000017c43d376c0 .functor AND 1, L_0000017c43d38bc0, L_0000017c43cb1b80, C4<1>, C4<1>;
v0000017c43395a30_0 .net "S", 0 0, L_0000017c43d38ae0;  alias, 1 drivers
v0000017c433955d0_0 .net "a", 0 0, L_0000017c43d38bc0;  alias, 1 drivers
v0000017c433952b0_0 .net "b", 0 0, L_0000017c43cb1b80;  alias, 1 drivers
v0000017c433961b0_0 .net "c", 0 0, L_0000017c43d376c0;  alias, 1 drivers
S_0000017c433c00c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c433bbc00;
 .timescale 0 0;
P_0000017c4323d380 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d385a0 .functor XOR 1, L_0000017c43ced600, L_0000017c43cb1e00, C4<0>, C4<0>;
v0000017c43394130_0 .net *"_ivl_1", 0 0, L_0000017c43cb1e00;  1 drivers
S_0000017c433c1510 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d379d0 .functor OR 1, L_0000017c43d37f10, L_0000017c43d37570, C4<0>, C4<0>;
v0000017c433953f0_0 .net "S", 0 0, L_0000017c43d375e0;  1 drivers
v0000017c43395cb0_0 .net "a", 0 0, L_0000017c43cb1ea0;  1 drivers
v0000017c433948b0_0 .net "b", 0 0, L_0000017c43cb23a0;  1 drivers
v0000017c43395d50_0 .net "c", 0 0, L_0000017c43d379d0;  1 drivers
v0000017c43395e90_0 .net "carry_1", 0 0, L_0000017c43d37f10;  1 drivers
v0000017c43394d10_0 .net "carry_2", 0 0, L_0000017c43d37570;  1 drivers
v0000017c43395f30_0 .net "cin", 0 0, L_0000017c43cb2f80;  1 drivers
v0000017c43395fd0_0 .net "sum_1", 0 0, L_0000017c43d38b50;  1 drivers
S_0000017c433bb2a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38b50 .functor XOR 1, L_0000017c43cb1ea0, L_0000017c43cb23a0, C4<0>, C4<0>;
L_0000017c43d37f10 .functor AND 1, L_0000017c43cb1ea0, L_0000017c43cb23a0, C4<1>, C4<1>;
v0000017c43394b30_0 .net "S", 0 0, L_0000017c43d38b50;  alias, 1 drivers
v0000017c433966b0_0 .net "a", 0 0, L_0000017c43cb1ea0;  alias, 1 drivers
v0000017c433944f0_0 .net "b", 0 0, L_0000017c43cb23a0;  alias, 1 drivers
v0000017c43395c10_0 .net "c", 0 0, L_0000017c43d37f10;  alias, 1 drivers
S_0000017c433bb5c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c1510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d375e0 .functor XOR 1, L_0000017c43d38b50, L_0000017c43cb2f80, C4<0>, C4<0>;
L_0000017c43d37570 .functor AND 1, L_0000017c43d38b50, L_0000017c43cb2f80, C4<1>, C4<1>;
v0000017c43395df0_0 .net "S", 0 0, L_0000017c43d375e0;  alias, 1 drivers
v0000017c43395850_0 .net "a", 0 0, L_0000017c43d38b50;  alias, 1 drivers
v0000017c43396750_0 .net "b", 0 0, L_0000017c43cb2f80;  alias, 1 drivers
v0000017c433958f0_0 .net "c", 0 0, L_0000017c43d37570;  alias, 1 drivers
S_0000017c433bc880 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c433bbc00;
 .timescale 0 0;
P_0000017c4323d400 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d37110 .functor XOR 1, L_0000017c43ced600, L_0000017c43cb4a60, C4<0>, C4<0>;
v0000017c433943b0_0 .net *"_ivl_1", 0 0, L_0000017c43cb4a60;  1 drivers
S_0000017c433c0890 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bc880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d37810 .functor OR 1, L_0000017c43d373b0, L_0000017c43d37ce0, C4<0>, C4<0>;
v0000017c43396430_0 .net "S", 0 0, L_0000017c43d377a0;  1 drivers
v0000017c43396890_0 .net "a", 0 0, L_0000017c43cb3480;  1 drivers
v0000017c433941d0_0 .net "b", 0 0, L_0000017c43cb3d40;  1 drivers
v0000017c43394270_0 .net "c", 0 0, L_0000017c43d37810;  1 drivers
v0000017c433949f0_0 .net "carry_1", 0 0, L_0000017c43d373b0;  1 drivers
v0000017c43394c70_0 .net "carry_2", 0 0, L_0000017c43d37ce0;  1 drivers
v0000017c43394310_0 .net "cin", 0 0, L_0000017c43cb3ca0;  1 drivers
v0000017c43394590_0 .net "sum_1", 0 0, L_0000017c43d37260;  1 drivers
S_0000017c433bb750 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c0890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d37260 .functor XOR 1, L_0000017c43cb3480, L_0000017c43cb3d40, C4<0>, C4<0>;
L_0000017c43d373b0 .functor AND 1, L_0000017c43cb3480, L_0000017c43cb3d40, C4<1>, C4<1>;
v0000017c43394e50_0 .net "S", 0 0, L_0000017c43d37260;  alias, 1 drivers
v0000017c43396070_0 .net "a", 0 0, L_0000017c43cb3480;  alias, 1 drivers
v0000017c433967f0_0 .net "b", 0 0, L_0000017c43cb3d40;  alias, 1 drivers
v0000017c43396110_0 .net "c", 0 0, L_0000017c43d373b0;  alias, 1 drivers
S_0000017c433c03e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c0890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d377a0 .functor XOR 1, L_0000017c43d37260, L_0000017c43cb3ca0, C4<0>, C4<0>;
L_0000017c43d37ce0 .functor AND 1, L_0000017c43d37260, L_0000017c43cb3ca0, C4<1>, C4<1>;
v0000017c43394950_0 .net "S", 0 0, L_0000017c43d377a0;  alias, 1 drivers
v0000017c433964d0_0 .net "a", 0 0, L_0000017c43d37260;  alias, 1 drivers
v0000017c43396250_0 .net "b", 0 0, L_0000017c43cb3ca0;  alias, 1 drivers
v0000017c43396390_0 .net "c", 0 0, L_0000017c43d37ce0;  alias, 1 drivers
S_0000017c433bf120 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323d600 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cee3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d434a0 .functor BUFZ 1, L_0000017c43cee3c8, C4<0>, C4<0>, C4<0>;
v0000017c4339ac10_0 .net "S", 4 0, L_0000017c43cc0040;  alias, 1 drivers
v0000017c4339ad50_0 .net *"_ivl_0", 0 0, L_0000017c43d41280;  1 drivers
v0000017c4339a710_0 .net *"_ivl_10", 0 0, L_0000017c43d413d0;  1 drivers
v0000017c4339b1b0_0 .net *"_ivl_20", 0 0, L_0000017c43d41d70;  1 drivers
v0000017c4339b250_0 .net *"_ivl_30", 0 0, L_0000017c43d42b00;  1 drivers
v0000017c4339ae90_0 .net *"_ivl_40", 0 0, L_0000017c43d42940;  1 drivers
v0000017c4339a8f0_0 .net *"_ivl_56", 0 0, L_0000017c43d434a0;  1 drivers
v0000017c43399a90_0 .net "a", 4 0, L_0000017c43cb7260;  alias, 1 drivers
v0000017c43399d10_0 .net "b", 4 0, L_0000017c43cbc300;  alias, 1 drivers
v0000017c43399db0_0 .net "b1", 4 0, L_0000017c43cc16c0;  1 drivers
v0000017c433994f0_0 .net "c", 0 0, L_0000017c43cc1760;  alias, 1 drivers
v0000017c4339a210_0 .net "cin", 0 0, L_0000017c43cee3c8;  1 drivers
v0000017c43399f90_0 .net "co", 5 0, L_0000017c43cbf280;  1 drivers
L_0000017c43cbcc60 .part L_0000017c43cbc300, 0, 1;
L_0000017c43cbe380 .part L_0000017c43cb7260, 0, 1;
L_0000017c43cbce40 .part L_0000017c43cc16c0, 0, 1;
L_0000017c43cbd3e0 .part L_0000017c43cbf280, 0, 1;
L_0000017c43cbd480 .part L_0000017c43cbc300, 1, 1;
L_0000017c43cbec40 .part L_0000017c43cb7260, 1, 1;
L_0000017c43cbd520 .part L_0000017c43cc16c0, 1, 1;
L_0000017c43cbe420 .part L_0000017c43cbf280, 1, 1;
L_0000017c43cbcee0 .part L_0000017c43cbc300, 2, 1;
L_0000017c43cbd840 .part L_0000017c43cb7260, 2, 1;
L_0000017c43cbd980 .part L_0000017c43cc16c0, 2, 1;
L_0000017c43cbdac0 .part L_0000017c43cbf280, 2, 1;
L_0000017c43cbe600 .part L_0000017c43cbc300, 3, 1;
L_0000017c43cbe6a0 .part L_0000017c43cb7260, 3, 1;
L_0000017c43cbfc80 .part L_0000017c43cc16c0, 3, 1;
L_0000017c43cc1120 .part L_0000017c43cbf280, 3, 1;
LS_0000017c43cc16c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d41280, L_0000017c43d413d0, L_0000017c43d41d70, L_0000017c43d42b00;
LS_0000017c43cc16c0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d42940;
L_0000017c43cc16c0 .concat8 [ 4 1 0 0], LS_0000017c43cc16c0_0_0, LS_0000017c43cc16c0_0_4;
L_0000017c43cc0860 .part L_0000017c43cbc300, 4, 1;
L_0000017c43cc09a0 .part L_0000017c43cb7260, 4, 1;
L_0000017c43cc0b80 .part L_0000017c43cc16c0, 4, 1;
L_0000017c43cc0ae0 .part L_0000017c43cbf280, 4, 1;
LS_0000017c43cc0040_0_0 .concat8 [ 1 1 1 1], L_0000017c43d41130, L_0000017c43d40a30, L_0000017c43d42b70, L_0000017c43d421d0;
LS_0000017c43cc0040_0_4 .concat8 [ 1 0 0 0], L_0000017c43d41de0;
L_0000017c43cc0040 .concat8 [ 4 1 0 0], LS_0000017c43cc0040_0_0, LS_0000017c43cc0040_0_4;
LS_0000017c43cbf280_0_0 .concat8 [ 1 1 1 1], L_0000017c43d434a0, L_0000017c43d40640, L_0000017c43d40e20, L_0000017c43d42470;
LS_0000017c43cbf280_0_4 .concat8 [ 1 1 0 0], L_0000017c43d42d30, L_0000017c43d42240;
L_0000017c43cbf280 .concat8 [ 4 2 0 0], LS_0000017c43cbf280_0_0, LS_0000017c43cbf280_0_4;
L_0000017c43cc1760 .part L_0000017c43cbf280, 5, 1;
S_0000017c433bca10 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433bf120;
 .timescale 0 0;
P_0000017c4323d7c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d41280 .functor XOR 1, L_0000017c43cee3c8, L_0000017c43cbcc60, C4<0>, C4<0>;
v0000017c43398f50_0 .net *"_ivl_1", 0 0, L_0000017c43cbcc60;  1 drivers
S_0000017c433bdff0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d40640 .functor OR 1, L_0000017c43d40560, L_0000017c43d41360, C4<0>, C4<0>;
v0000017c43398ff0_0 .net "S", 0 0, L_0000017c43d41130;  1 drivers
v0000017c43397d30_0 .net "a", 0 0, L_0000017c43cbe380;  1 drivers
v0000017c43398870_0 .net "b", 0 0, L_0000017c43cbce40;  1 drivers
v0000017c43398410_0 .net "c", 0 0, L_0000017c43d40640;  1 drivers
v0000017c43396e30_0 .net "carry_1", 0 0, L_0000017c43d40560;  1 drivers
v0000017c43398d70_0 .net "carry_2", 0 0, L_0000017c43d41360;  1 drivers
v0000017c433973d0_0 .net "cin", 0 0, L_0000017c43cbd3e0;  1 drivers
v0000017c43397dd0_0 .net "sum_1", 0 0, L_0000017c43d40480;  1 drivers
S_0000017c433bd690 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40480 .functor XOR 1, L_0000017c43cbe380, L_0000017c43cbce40, C4<0>, C4<0>;
L_0000017c43d40560 .functor AND 1, L_0000017c43cbe380, L_0000017c43cbce40, C4<1>, C4<1>;
v0000017c433950d0_0 .net "S", 0 0, L_0000017c43d40480;  alias, 1 drivers
v0000017c43395530_0 .net "a", 0 0, L_0000017c43cbe380;  alias, 1 drivers
v0000017c43395170_0 .net "b", 0 0, L_0000017c43cbce40;  alias, 1 drivers
v0000017c43395210_0 .net "c", 0 0, L_0000017c43d40560;  alias, 1 drivers
S_0000017c433bf440 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bdff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41130 .functor XOR 1, L_0000017c43d40480, L_0000017c43cbd3e0, C4<0>, C4<0>;
L_0000017c43d41360 .functor AND 1, L_0000017c43d40480, L_0000017c43cbd3e0, C4<1>, C4<1>;
v0000017c433984b0_0 .net "S", 0 0, L_0000017c43d41130;  alias, 1 drivers
v0000017c43398190_0 .net "a", 0 0, L_0000017c43d40480;  alias, 1 drivers
v0000017c433982d0_0 .net "b", 0 0, L_0000017c43cbd3e0;  alias, 1 drivers
v0000017c43397330_0 .net "c", 0 0, L_0000017c43d41360;  alias, 1 drivers
S_0000017c433bbd90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c433bf120;
 .timescale 0 0;
P_0000017c4323d440 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d413d0 .functor XOR 1, L_0000017c43cee3c8, L_0000017c43cbd480, C4<0>, C4<0>;
v0000017c43398690_0 .net *"_ivl_1", 0 0, L_0000017c43cbd480;  1 drivers
S_0000017c433bf5d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d40e20 .functor OR 1, L_0000017c43d409c0, L_0000017c43d40d40, C4<0>, C4<0>;
v0000017c43399090_0 .net "S", 0 0, L_0000017c43d40a30;  1 drivers
v0000017c43398550_0 .net "a", 0 0, L_0000017c43cbec40;  1 drivers
v0000017c43397150_0 .net "b", 0 0, L_0000017c43cbd520;  1 drivers
v0000017c433976f0_0 .net "c", 0 0, L_0000017c43d40e20;  1 drivers
v0000017c43397470_0 .net "carry_1", 0 0, L_0000017c43d409c0;  1 drivers
v0000017c43398a50_0 .net "carry_2", 0 0, L_0000017c43d40d40;  1 drivers
v0000017c433987d0_0 .net "cin", 0 0, L_0000017c43cbe420;  1 drivers
v0000017c43398eb0_0 .net "sum_1", 0 0, L_0000017c43d40720;  1 drivers
S_0000017c433bfda0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bf5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40720 .functor XOR 1, L_0000017c43cbec40, L_0000017c43cbd520, C4<0>, C4<0>;
L_0000017c43d409c0 .functor AND 1, L_0000017c43cbec40, L_0000017c43cbd520, C4<1>, C4<1>;
v0000017c43397e70_0 .net "S", 0 0, L_0000017c43d40720;  alias, 1 drivers
v0000017c43398e10_0 .net "a", 0 0, L_0000017c43cbec40;  alias, 1 drivers
v0000017c43397f10_0 .net "b", 0 0, L_0000017c43cbd520;  alias, 1 drivers
v0000017c43398370_0 .net "c", 0 0, L_0000017c43d409c0;  alias, 1 drivers
S_0000017c433bff30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bf5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40a30 .functor XOR 1, L_0000017c43d40720, L_0000017c43cbe420, C4<0>, C4<0>;
L_0000017c43d40d40 .functor AND 1, L_0000017c43d40720, L_0000017c43cbe420, C4<1>, C4<1>;
v0000017c43396d90_0 .net "S", 0 0, L_0000017c43d40a30;  alias, 1 drivers
v0000017c43397fb0_0 .net "a", 0 0, L_0000017c43d40720;  alias, 1 drivers
v0000017c43397510_0 .net "b", 0 0, L_0000017c43cbe420;  alias, 1 drivers
v0000017c433985f0_0 .net "c", 0 0, L_0000017c43d40d40;  alias, 1 drivers
S_0000017c433bba70 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c433bf120;
 .timescale 0 0;
P_0000017c4323d480 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d41d70 .functor XOR 1, L_0000017c43cee3c8, L_0000017c43cbcee0, C4<0>, C4<0>;
v0000017c43397970_0 .net *"_ivl_1", 0 0, L_0000017c43cbcee0;  1 drivers
S_0000017c433bc240 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d42470 .functor OR 1, L_0000017c43d43200, L_0000017c43d429b0, C4<0>, C4<0>;
v0000017c43397830_0 .net "S", 0 0, L_0000017c43d42b70;  1 drivers
v0000017c433969d0_0 .net "a", 0 0, L_0000017c43cbd840;  1 drivers
v0000017c433978d0_0 .net "b", 0 0, L_0000017c43cbd980;  1 drivers
v0000017c43396930_0 .net "c", 0 0, L_0000017c43d42470;  1 drivers
v0000017c43398730_0 .net "carry_1", 0 0, L_0000017c43d43200;  1 drivers
v0000017c43398910_0 .net "carry_2", 0 0, L_0000017c43d429b0;  1 drivers
v0000017c43398b90_0 .net "cin", 0 0, L_0000017c43cbdac0;  1 drivers
v0000017c43397010_0 .net "sum_1", 0 0, L_0000017c43d42010;  1 drivers
S_0000017c433bcba0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bc240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d42010 .functor XOR 1, L_0000017c43cbd840, L_0000017c43cbd980, C4<0>, C4<0>;
L_0000017c43d43200 .functor AND 1, L_0000017c43cbd840, L_0000017c43cbd980, C4<1>, C4<1>;
v0000017c43398cd0_0 .net "S", 0 0, L_0000017c43d42010;  alias, 1 drivers
v0000017c43398050_0 .net "a", 0 0, L_0000017c43cbd840;  alias, 1 drivers
v0000017c433980f0_0 .net "b", 0 0, L_0000017c43cbd980;  alias, 1 drivers
v0000017c43398230_0 .net "c", 0 0, L_0000017c43d43200;  alias, 1 drivers
S_0000017c433bd820 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bc240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d42b70 .functor XOR 1, L_0000017c43d42010, L_0000017c43cbdac0, C4<0>, C4<0>;
L_0000017c43d429b0 .functor AND 1, L_0000017c43d42010, L_0000017c43cbdac0, C4<1>, C4<1>;
v0000017c433975b0_0 .net "S", 0 0, L_0000017c43d42b70;  alias, 1 drivers
v0000017c433970b0_0 .net "a", 0 0, L_0000017c43d42010;  alias, 1 drivers
v0000017c43397650_0 .net "b", 0 0, L_0000017c43cbdac0;  alias, 1 drivers
v0000017c43397790_0 .net "c", 0 0, L_0000017c43d429b0;  alias, 1 drivers
S_0000017c433bd9b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c433bf120;
 .timescale 0 0;
P_0000017c4323d4c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d42b00 .functor XOR 1, L_0000017c43cee3c8, L_0000017c43cbe600, C4<0>, C4<0>;
v0000017c43397c90_0 .net *"_ivl_1", 0 0, L_0000017c43cbe600;  1 drivers
S_0000017c433bdb40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433bd9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d42d30 .functor OR 1, L_0000017c43d42780, L_0000017c43d43120, C4<0>, C4<0>;
v0000017c43397ab0_0 .net "S", 0 0, L_0000017c43d421d0;  1 drivers
v0000017c43396cf0_0 .net "a", 0 0, L_0000017c43cbe6a0;  1 drivers
v0000017c43396ed0_0 .net "b", 0 0, L_0000017c43cbfc80;  1 drivers
v0000017c43397b50_0 .net "c", 0 0, L_0000017c43d42d30;  1 drivers
v0000017c43396f70_0 .net "carry_1", 0 0, L_0000017c43d42780;  1 drivers
v0000017c433971f0_0 .net "carry_2", 0 0, L_0000017c43d43120;  1 drivers
v0000017c43397290_0 .net "cin", 0 0, L_0000017c43cc1120;  1 drivers
v0000017c43397bf0_0 .net "sum_1", 0 0, L_0000017c43d43040;  1 drivers
S_0000017c433bde60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433bdb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43040 .functor XOR 1, L_0000017c43cbe6a0, L_0000017c43cbfc80, C4<0>, C4<0>;
L_0000017c43d42780 .functor AND 1, L_0000017c43cbe6a0, L_0000017c43cbfc80, C4<1>, C4<1>;
v0000017c433989b0_0 .net "S", 0 0, L_0000017c43d43040;  alias, 1 drivers
v0000017c43397a10_0 .net "a", 0 0, L_0000017c43cbe6a0;  alias, 1 drivers
v0000017c43398af0_0 .net "b", 0 0, L_0000017c43cbfc80;  alias, 1 drivers
v0000017c43398c30_0 .net "c", 0 0, L_0000017c43d42780;  alias, 1 drivers
S_0000017c433c8930 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433bdb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d421d0 .functor XOR 1, L_0000017c43d43040, L_0000017c43cc1120, C4<0>, C4<0>;
L_0000017c43d43120 .functor AND 1, L_0000017c43d43040, L_0000017c43cc1120, C4<1>, C4<1>;
v0000017c43396a70_0 .net "S", 0 0, L_0000017c43d421d0;  alias, 1 drivers
v0000017c43396b10_0 .net "a", 0 0, L_0000017c43d43040;  alias, 1 drivers
v0000017c43396bb0_0 .net "b", 0 0, L_0000017c43cc1120;  alias, 1 drivers
v0000017c43396c50_0 .net "c", 0 0, L_0000017c43d43120;  alias, 1 drivers
S_0000017c433c34d0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c433bf120;
 .timescale 0 0;
P_0000017c4323d980 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d42940 .functor XOR 1, L_0000017c43cee3c8, L_0000017c43cc0860, C4<0>, C4<0>;
v0000017c4339a490_0 .net *"_ivl_1", 0 0, L_0000017c43cc0860;  1 drivers
S_0000017c433c69f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c34d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d42240 .functor OR 1, L_0000017c43d42be0, L_0000017c43d42f60, C4<0>, C4<0>;
v0000017c4339afd0_0 .net "S", 0 0, L_0000017c43d41de0;  1 drivers
v0000017c43399270_0 .net "a", 0 0, L_0000017c43cc09a0;  1 drivers
v0000017c43399e50_0 .net "b", 0 0, L_0000017c43cc0b80;  1 drivers
v0000017c4339a850_0 .net "c", 0 0, L_0000017c43d42240;  1 drivers
v0000017c4339a670_0 .net "carry_1", 0 0, L_0000017c43d42be0;  1 drivers
v0000017c4339b570_0 .net "carry_2", 0 0, L_0000017c43d42f60;  1 drivers
v0000017c4339af30_0 .net "cin", 0 0, L_0000017c43cc0ae0;  1 drivers
v0000017c4339b6b0_0 .net "sum_1", 0 0, L_0000017c43d42da0;  1 drivers
S_0000017c433c4f60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c69f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d42da0 .functor XOR 1, L_0000017c43cc09a0, L_0000017c43cc0b80, C4<0>, C4<0>;
L_0000017c43d42be0 .functor AND 1, L_0000017c43cc09a0, L_0000017c43cc0b80, C4<1>, C4<1>;
v0000017c4339a990_0 .net "S", 0 0, L_0000017c43d42da0;  alias, 1 drivers
v0000017c43399810_0 .net "a", 0 0, L_0000017c43cc09a0;  alias, 1 drivers
v0000017c4339ab70_0 .net "b", 0 0, L_0000017c43cc0b80;  alias, 1 drivers
v0000017c4339aa30_0 .net "c", 0 0, L_0000017c43d42be0;  alias, 1 drivers
S_0000017c433c55a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c69f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41de0 .functor XOR 1, L_0000017c43d42da0, L_0000017c43cc0ae0, C4<0>, C4<0>;
L_0000017c43d42f60 .functor AND 1, L_0000017c43d42da0, L_0000017c43cc0ae0, C4<1>, C4<1>;
v0000017c4339b750_0 .net "S", 0 0, L_0000017c43d41de0;  alias, 1 drivers
v0000017c4339acb0_0 .net "a", 0 0, L_0000017c43d42da0;  alias, 1 drivers
v0000017c43399950_0 .net "b", 0 0, L_0000017c43cc0ae0;  alias, 1 drivers
v0000017c43399ef0_0 .net "c", 0 0, L_0000017c43d42f60;  alias, 1 drivers
S_0000017c433c8de0 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323d500 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cee578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d441c0 .functor BUFZ 1, L_0000017c43cee578, C4<0>, C4<0>, C4<0>;
v0000017c433a07f0_0 .net "S", 8 0, L_0000017c43cc1ee0;  alias, 1 drivers
v0000017c4339e130_0 .net *"_ivl_0", 0 0, L_0000017c43d42630;  1 drivers
v0000017c4339f8f0_0 .net *"_ivl_10", 0 0, L_0000017c43d41bb0;  1 drivers
v0000017c4339ea90_0 .net *"_ivl_20", 0 0, L_0000017c43d428d0;  1 drivers
v0000017c4339e4f0_0 .net *"_ivl_30", 0 0, L_0000017c43d43d60;  1 drivers
v0000017c4339f170_0 .net *"_ivl_40", 0 0, L_0000017c43d44930;  1 drivers
v0000017c4339e590_0 .net *"_ivl_50", 0 0, L_0000017c43d450a0;  1 drivers
v0000017c4339e630_0 .net *"_ivl_60", 0 0, L_0000017c43d43b30;  1 drivers
v0000017c4339e6d0_0 .net *"_ivl_70", 0 0, L_0000017c43d43f20;  1 drivers
v0000017c433a0f70_0 .net *"_ivl_80", 0 0, L_0000017c43d44cb0;  1 drivers
v0000017c433a1a10_0 .net *"_ivl_96", 0 0, L_0000017c43d441c0;  1 drivers
v0000017c433a1470_0 .net "a", 8 0, L_0000017c43cc0e00;  alias, 1 drivers
v0000017c433a2a50_0 .net "b", 8 0, L_0000017c43cbf140;  alias, 1 drivers
v0000017c433a2b90_0 .net "b1", 8 0, L_0000017c43cc3920;  1 drivers
v0000017c433a2af0_0 .net "c", 0 0, L_0000017c43cc3880;  alias, 1 drivers
v0000017c433a1650_0 .net "cin", 0 0, L_0000017c43cee578;  1 drivers
v0000017c433a16f0_0 .net "co", 9 0, L_0000017c43cc32e0;  1 drivers
L_0000017c43cbfd20 .part L_0000017c43cbf140, 0, 1;
L_0000017c43cbffa0 .part L_0000017c43cc0e00, 0, 1;
L_0000017c43cc0360 .part L_0000017c43cc3920, 0, 1;
L_0000017c43cc0400 .part L_0000017c43cc32e0, 0, 1;
L_0000017c43cbf460 .part L_0000017c43cbf140, 1, 1;
L_0000017c43cbf1e0 .part L_0000017c43cc0e00, 1, 1;
L_0000017c43cbf500 .part L_0000017c43cc3920, 1, 1;
L_0000017c43cbf6e0 .part L_0000017c43cc32e0, 1, 1;
L_0000017c43cc0ea0 .part L_0000017c43cbf140, 2, 1;
L_0000017c43cc04a0 .part L_0000017c43cc0e00, 2, 1;
L_0000017c43cc14e0 .part L_0000017c43cc3920, 2, 1;
L_0000017c43cc0f40 .part L_0000017c43cc32e0, 2, 1;
L_0000017c43cc0fe0 .part L_0000017c43cbf140, 3, 1;
L_0000017c43cc05e0 .part L_0000017c43cc0e00, 3, 1;
L_0000017c43cc1080 .part L_0000017c43cc3920, 3, 1;
L_0000017c43cbf8c0 .part L_0000017c43cc32e0, 3, 1;
L_0000017c43cc11c0 .part L_0000017c43cbf140, 4, 1;
L_0000017c43cc0680 .part L_0000017c43cc0e00, 4, 1;
L_0000017c43cc1580 .part L_0000017c43cc3920, 4, 1;
L_0000017c43cbf960 .part L_0000017c43cc32e0, 4, 1;
L_0000017c43cbfa00 .part L_0000017c43cbf140, 5, 1;
L_0000017c43cc07c0 .part L_0000017c43cc0e00, 5, 1;
L_0000017c43cc1620 .part L_0000017c43cc3920, 5, 1;
L_0000017c43cbfb40 .part L_0000017c43cc32e0, 5, 1;
L_0000017c43cc3b00 .part L_0000017c43cbf140, 6, 1;
L_0000017c43cc2d40 .part L_0000017c43cc0e00, 6, 1;
L_0000017c43cc2c00 .part L_0000017c43cc3920, 6, 1;
L_0000017c43cc37e0 .part L_0000017c43cc32e0, 6, 1;
L_0000017c43cc2de0 .part L_0000017c43cbf140, 7, 1;
L_0000017c43cc2020 .part L_0000017c43cc0e00, 7, 1;
L_0000017c43cc3240 .part L_0000017c43cc3920, 7, 1;
L_0000017c43cc1a80 .part L_0000017c43cc32e0, 7, 1;
LS_0000017c43cc3920_0_0 .concat8 [ 1 1 1 1], L_0000017c43d42630, L_0000017c43d41bb0, L_0000017c43d428d0, L_0000017c43d43d60;
LS_0000017c43cc3920_0_4 .concat8 [ 1 1 1 1], L_0000017c43d44930, L_0000017c43d450a0, L_0000017c43d43b30, L_0000017c43d43f20;
LS_0000017c43cc3920_0_8 .concat8 [ 1 0 0 0], L_0000017c43d44cb0;
L_0000017c43cc3920 .concat8 [ 4 4 1 0], LS_0000017c43cc3920_0_0, LS_0000017c43cc3920_0_4, LS_0000017c43cc3920_0_8;
L_0000017c43cc20c0 .part L_0000017c43cbf140, 8, 1;
L_0000017c43cc2160 .part L_0000017c43cc0e00, 8, 1;
L_0000017c43cc3560 .part L_0000017c43cc3920, 8, 1;
L_0000017c43cc3380 .part L_0000017c43cc32e0, 8, 1;
LS_0000017c43cc1ee0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d41910, L_0000017c43d41c90, L_0000017c43d43dd0, L_0000017c43d43e40;
LS_0000017c43cc1ee0_0_4 .concat8 [ 1 1 1 1], L_0000017c43d43eb0, L_0000017c43d43ac0, L_0000017c43d44150, L_0000017c43d43820;
LS_0000017c43cc1ee0_0_8 .concat8 [ 1 0 0 0], L_0000017c43d43740;
L_0000017c43cc1ee0 .concat8 [ 4 4 1 0], LS_0000017c43cc1ee0_0_0, LS_0000017c43cc1ee0_0_4, LS_0000017c43cc1ee0_0_8;
LS_0000017c43cc32e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d441c0, L_0000017c43d41b40, L_0000017c43d41f30, L_0000017c43d43900;
LS_0000017c43cc32e0_0_4 .concat8 [ 1 1 1 1], L_0000017c43d44070, L_0000017c43d436d0, L_0000017c43d445b0, L_0000017c43d44620;
LS_0000017c43cc32e0_0_8 .concat8 [ 1 1 0 0], L_0000017c43d44d90, L_0000017c43d43f90;
L_0000017c43cc32e0 .concat8 [ 4 4 2 0], LS_0000017c43cc32e0_0_0, LS_0000017c43cc32e0_0_4, LS_0000017c43cc32e0_0_8;
L_0000017c43cc3880 .part L_0000017c43cc32e0, 9, 1;
S_0000017c433c4dd0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323da00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d42630 .functor XOR 1, L_0000017c43cee578, L_0000017c43cbfd20, C4<0>, C4<0>;
v0000017c4339b4d0_0 .net *"_ivl_1", 0 0, L_0000017c43cbfd20;  1 drivers
S_0000017c433c42e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d41b40 .functor OR 1, L_0000017c43d41ad0, L_0000017c43d426a0, C4<0>, C4<0>;
v0000017c4339a530_0 .net "S", 0 0, L_0000017c43d41910;  1 drivers
v0000017c4339b2f0_0 .net "a", 0 0, L_0000017c43cbffa0;  1 drivers
v0000017c43399bd0_0 .net "b", 0 0, L_0000017c43cc0360;  1 drivers
v0000017c4339b7f0_0 .net "c", 0 0, L_0000017c43d41b40;  1 drivers
v0000017c433998b0_0 .net "carry_1", 0 0, L_0000017c43d41ad0;  1 drivers
v0000017c4339b390_0 .net "carry_2", 0 0, L_0000017c43d426a0;  1 drivers
v0000017c4339b430_0 .net "cin", 0 0, L_0000017c43cc0400;  1 drivers
v0000017c4339b890_0 .net "sum_1", 0 0, L_0000017c43d43430;  1 drivers
S_0000017c433c4920 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c42e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43430 .functor XOR 1, L_0000017c43cbffa0, L_0000017c43cc0360, C4<0>, C4<0>;
L_0000017c43d41ad0 .functor AND 1, L_0000017c43cbffa0, L_0000017c43cc0360, C4<1>, C4<1>;
v0000017c4339a030_0 .net "S", 0 0, L_0000017c43d43430;  alias, 1 drivers
v0000017c4339adf0_0 .net "a", 0 0, L_0000017c43cbffa0;  alias, 1 drivers
v0000017c4339aad0_0 .net "b", 0 0, L_0000017c43cc0360;  alias, 1 drivers
v0000017c4339b070_0 .net "c", 0 0, L_0000017c43d41ad0;  alias, 1 drivers
S_0000017c433c4790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c42e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41910 .functor XOR 1, L_0000017c43d43430, L_0000017c43cc0400, C4<0>, C4<0>;
L_0000017c43d426a0 .functor AND 1, L_0000017c43d43430, L_0000017c43cc0400, C4<1>, C4<1>;
v0000017c43399b30_0 .net "S", 0 0, L_0000017c43d41910;  alias, 1 drivers
v0000017c4339b110_0 .net "a", 0 0, L_0000017c43d43430;  alias, 1 drivers
v0000017c4339a0d0_0 .net "b", 0 0, L_0000017c43cc0400;  alias, 1 drivers
v0000017c43399630_0 .net "c", 0 0, L_0000017c43d426a0;  alias, 1 drivers
S_0000017c433c6860 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323dac0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d41bb0 .functor XOR 1, L_0000017c43cee578, L_0000017c43cbf460, C4<0>, C4<0>;
v0000017c433996d0_0 .net *"_ivl_1", 0 0, L_0000017c43cbf460;  1 drivers
S_0000017c433c7e40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c6860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d41f30 .functor OR 1, L_0000017c43d41c20, L_0000017c43d42710, C4<0>, C4<0>;
v0000017c4339b610_0 .net "S", 0 0, L_0000017c43d41c90;  1 drivers
v0000017c433991d0_0 .net "a", 0 0, L_0000017c43cbf1e0;  1 drivers
v0000017c4339a3f0_0 .net "b", 0 0, L_0000017c43cbf500;  1 drivers
v0000017c43399310_0 .net "c", 0 0, L_0000017c43d41f30;  1 drivers
v0000017c433999f0_0 .net "carry_1", 0 0, L_0000017c43d41c20;  1 drivers
v0000017c433993b0_0 .net "carry_2", 0 0, L_0000017c43d42710;  1 drivers
v0000017c43399450_0 .net "cin", 0 0, L_0000017c43cbf6e0;  1 drivers
v0000017c4339a5d0_0 .net "sum_1", 0 0, L_0000017c43d42860;  1 drivers
S_0000017c433c63b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d42860 .functor XOR 1, L_0000017c43cbf1e0, L_0000017c43cbf500, C4<0>, C4<0>;
L_0000017c43d41c20 .functor AND 1, L_0000017c43cbf1e0, L_0000017c43cbf500, C4<1>, C4<1>;
v0000017c4339a170_0 .net "S", 0 0, L_0000017c43d42860;  alias, 1 drivers
v0000017c43399590_0 .net "a", 0 0, L_0000017c43cbf1e0;  alias, 1 drivers
v0000017c4339a7b0_0 .net "b", 0 0, L_0000017c43cbf500;  alias, 1 drivers
v0000017c4339a2b0_0 .net "c", 0 0, L_0000017c43d41c20;  alias, 1 drivers
S_0000017c433c7030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41c90 .functor XOR 1, L_0000017c43d42860, L_0000017c43cbf6e0, C4<0>, C4<0>;
L_0000017c43d42710 .functor AND 1, L_0000017c43d42860, L_0000017c43cbf6e0, C4<1>, C4<1>;
v0000017c43399130_0 .net "S", 0 0, L_0000017c43d41c90;  alias, 1 drivers
v0000017c43399770_0 .net "a", 0 0, L_0000017c43d42860;  alias, 1 drivers
v0000017c4339a350_0 .net "b", 0 0, L_0000017c43cbf6e0;  alias, 1 drivers
v0000017c43399c70_0 .net "c", 0 0, L_0000017c43d42710;  alias, 1 drivers
S_0000017c433c8f70 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323db00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d428d0 .functor XOR 1, L_0000017c43cee578, L_0000017c43cc0ea0, C4<0>, C4<0>;
v0000017c4339c3d0_0 .net *"_ivl_1", 0 0, L_0000017c43cc0ea0;  1 drivers
S_0000017c433c6b80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c8f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d43900 .functor OR 1, L_0000017c43d44000, L_0000017c43d43ba0, C4<0>, C4<0>;
v0000017c4339d4b0_0 .net "S", 0 0, L_0000017c43d43dd0;  1 drivers
v0000017c4339bed0_0 .net "a", 0 0, L_0000017c43cc04a0;  1 drivers
v0000017c4339cc90_0 .net "b", 0 0, L_0000017c43cc14e0;  1 drivers
v0000017c4339cd30_0 .net "c", 0 0, L_0000017c43d43900;  1 drivers
v0000017c4339d730_0 .net "carry_1", 0 0, L_0000017c43d44000;  1 drivers
v0000017c4339cfb0_0 .net "carry_2", 0 0, L_0000017c43d43ba0;  1 drivers
v0000017c4339d190_0 .net "cin", 0 0, L_0000017c43cc0f40;  1 drivers
v0000017c4339b930_0 .net "sum_1", 0 0, L_0000017c43d420f0;  1 drivers
S_0000017c433c87a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d420f0 .functor XOR 1, L_0000017c43cc04a0, L_0000017c43cc14e0, C4<0>, C4<0>;
L_0000017c43d44000 .functor AND 1, L_0000017c43cc04a0, L_0000017c43cc14e0, C4<1>, C4<1>;
v0000017c4339e090_0 .net "S", 0 0, L_0000017c43d420f0;  alias, 1 drivers
v0000017c4339c330_0 .net "a", 0 0, L_0000017c43cc04a0;  alias, 1 drivers
v0000017c4339c0b0_0 .net "b", 0 0, L_0000017c43cc14e0;  alias, 1 drivers
v0000017c4339c470_0 .net "c", 0 0, L_0000017c43d44000;  alias, 1 drivers
S_0000017c433c9420 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43dd0 .functor XOR 1, L_0000017c43d420f0, L_0000017c43cc0f40, C4<0>, C4<0>;
L_0000017c43d43ba0 .functor AND 1, L_0000017c43d420f0, L_0000017c43cc0f40, C4<1>, C4<1>;
v0000017c4339dcd0_0 .net "S", 0 0, L_0000017c43d43dd0;  alias, 1 drivers
v0000017c4339da50_0 .net "a", 0 0, L_0000017c43d420f0;  alias, 1 drivers
v0000017c4339c290_0 .net "b", 0 0, L_0000017c43cc0f40;  alias, 1 drivers
v0000017c4339d5f0_0 .net "c", 0 0, L_0000017c43d43ba0;  alias, 1 drivers
S_0000017c433c7990 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323db40 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d43d60 .functor XOR 1, L_0000017c43cee578, L_0000017c43cc0fe0, C4<0>, C4<0>;
v0000017c4339dc30_0 .net *"_ivl_1", 0 0, L_0000017c43cc0fe0;  1 drivers
S_0000017c433c8610 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c7990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d44070 .functor OR 1, L_0000017c43d44bd0, L_0000017c43d44af0, C4<0>, C4<0>;
v0000017c4339cdd0_0 .net "S", 0 0, L_0000017c43d43e40;  1 drivers
v0000017c4339cab0_0 .net "a", 0 0, L_0000017c43cc05e0;  1 drivers
v0000017c4339d9b0_0 .net "b", 0 0, L_0000017c43cc1080;  1 drivers
v0000017c4339d690_0 .net "c", 0 0, L_0000017c43d44070;  1 drivers
v0000017c4339cbf0_0 .net "carry_1", 0 0, L_0000017c43d44bd0;  1 drivers
v0000017c4339c510_0 .net "carry_2", 0 0, L_0000017c43d44af0;  1 drivers
v0000017c4339ce70_0 .net "cin", 0 0, L_0000017c43cbf8c0;  1 drivers
v0000017c4339c5b0_0 .net "sum_1", 0 0, L_0000017c43d44690;  1 drivers
S_0000017c433c6090 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d44690 .functor XOR 1, L_0000017c43cc05e0, L_0000017c43cc1080, C4<0>, C4<0>;
L_0000017c43d44bd0 .functor AND 1, L_0000017c43cc05e0, L_0000017c43cc1080, C4<1>, C4<1>;
v0000017c4339c150_0 .net "S", 0 0, L_0000017c43d44690;  alias, 1 drivers
v0000017c4339cf10_0 .net "a", 0 0, L_0000017c43cc05e0;  alias, 1 drivers
v0000017c4339d550_0 .net "b", 0 0, L_0000017c43cc1080;  alias, 1 drivers
v0000017c4339bf70_0 .net "c", 0 0, L_0000017c43d44bd0;  alias, 1 drivers
S_0000017c433c6540 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43e40 .functor XOR 1, L_0000017c43d44690, L_0000017c43cbf8c0, C4<0>, C4<0>;
L_0000017c43d44af0 .functor AND 1, L_0000017c43d44690, L_0000017c43cbf8c0, C4<1>, C4<1>;
v0000017c4339db90_0 .net "S", 0 0, L_0000017c43d43e40;  alias, 1 drivers
v0000017c4339b9d0_0 .net "a", 0 0, L_0000017c43d44690;  alias, 1 drivers
v0000017c4339cb50_0 .net "b", 0 0, L_0000017c43cbf8c0;  alias, 1 drivers
v0000017c4339d910_0 .net "c", 0 0, L_0000017c43d44af0;  alias, 1 drivers
S_0000017c433c50f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323db80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d44930 .functor XOR 1, L_0000017c43cee578, L_0000017c43cc11c0, C4<0>, C4<0>;
v0000017c4339d410_0 .net *"_ivl_1", 0 0, L_0000017c43cc11c0;  1 drivers
S_0000017c433c3660 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d436d0 .functor OR 1, L_0000017c43d45030, L_0000017c43d439e0, C4<0>, C4<0>;
v0000017c4339d050_0 .net "S", 0 0, L_0000017c43d43eb0;  1 drivers
v0000017c4339deb0_0 .net "a", 0 0, L_0000017c43cc0680;  1 drivers
v0000017c4339d230_0 .net "b", 0 0, L_0000017c43cc1580;  1 drivers
v0000017c4339d2d0_0 .net "c", 0 0, L_0000017c43d436d0;  1 drivers
v0000017c4339c650_0 .net "carry_1", 0 0, L_0000017c43d45030;  1 drivers
v0000017c4339c8d0_0 .net "carry_2", 0 0, L_0000017c43d439e0;  1 drivers
v0000017c4339d370_0 .net "cin", 0 0, L_0000017c43cbf960;  1 drivers
v0000017c4339c830_0 .net "sum_1", 0 0, L_0000017c43d43970;  1 drivers
S_0000017c433c82f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43970 .functor XOR 1, L_0000017c43cc0680, L_0000017c43cc1580, C4<0>, C4<0>;
L_0000017c43d45030 .functor AND 1, L_0000017c43cc0680, L_0000017c43cc1580, C4<1>, C4<1>;
v0000017c4339be30_0 .net "S", 0 0, L_0000017c43d43970;  alias, 1 drivers
v0000017c4339dd70_0 .net "a", 0 0, L_0000017c43cc0680;  alias, 1 drivers
v0000017c4339de10_0 .net "b", 0 0, L_0000017c43cc1580;  alias, 1 drivers
v0000017c4339bd90_0 .net "c", 0 0, L_0000017c43d45030;  alias, 1 drivers
S_0000017c433c9290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43eb0 .functor XOR 1, L_0000017c43d43970, L_0000017c43cbf960, C4<0>, C4<0>;
L_0000017c43d439e0 .functor AND 1, L_0000017c43d43970, L_0000017c43cbf960, C4<1>, C4<1>;
v0000017c4339d7d0_0 .net "S", 0 0, L_0000017c43d43eb0;  alias, 1 drivers
v0000017c4339daf0_0 .net "a", 0 0, L_0000017c43d43970;  alias, 1 drivers
v0000017c4339d0f0_0 .net "b", 0 0, L_0000017c43cbf960;  alias, 1 drivers
v0000017c4339c010_0 .net "c", 0 0, L_0000017c43d439e0;  alias, 1 drivers
S_0000017c433c7cb0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323dd80 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43d450a0 .functor XOR 1, L_0000017c43cee578, L_0000017c43cbfa00, C4<0>, C4<0>;
v0000017c4339eef0_0 .net *"_ivl_1", 0 0, L_0000017c43cbfa00;  1 drivers
S_0000017c433c95b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d445b0 .functor OR 1, L_0000017c43d43c10, L_0000017c43d44e00, C4<0>, C4<0>;
v0000017c4339bcf0_0 .net "S", 0 0, L_0000017c43d43ac0;  1 drivers
v0000017c4339c6f0_0 .net "a", 0 0, L_0000017c43cc07c0;  1 drivers
v0000017c4339c790_0 .net "b", 0 0, L_0000017c43cc1620;  1 drivers
v0000017c4339c970_0 .net "c", 0 0, L_0000017c43d445b0;  1 drivers
v0000017c4339ca10_0 .net "carry_1", 0 0, L_0000017c43d43c10;  1 drivers
v0000017c433a0250_0 .net "carry_2", 0 0, L_0000017c43d44e00;  1 drivers
v0000017c4339e9f0_0 .net "cin", 0 0, L_0000017c43cbfb40;  1 drivers
v0000017c4339fe90_0 .net "sum_1", 0 0, L_0000017c43d43a50;  1 drivers
S_0000017c433c4470 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c95b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43a50 .functor XOR 1, L_0000017c43cc07c0, L_0000017c43cc1620, C4<0>, C4<0>;
L_0000017c43d43c10 .functor AND 1, L_0000017c43cc07c0, L_0000017c43cc1620, C4<1>, C4<1>;
v0000017c4339df50_0 .net "S", 0 0, L_0000017c43d43a50;  alias, 1 drivers
v0000017c4339c1f0_0 .net "a", 0 0, L_0000017c43cc07c0;  alias, 1 drivers
v0000017c4339d870_0 .net "b", 0 0, L_0000017c43cc1620;  alias, 1 drivers
v0000017c4339ba70_0 .net "c", 0 0, L_0000017c43d43c10;  alias, 1 drivers
S_0000017c433c7b20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c95b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43ac0 .functor XOR 1, L_0000017c43d43a50, L_0000017c43cbfb40, C4<0>, C4<0>;
L_0000017c43d44e00 .functor AND 1, L_0000017c43d43a50, L_0000017c43cbfb40, C4<1>, C4<1>;
v0000017c4339bc50_0 .net "S", 0 0, L_0000017c43d43ac0;  alias, 1 drivers
v0000017c4339dff0_0 .net "a", 0 0, L_0000017c43d43a50;  alias, 1 drivers
v0000017c4339bb10_0 .net "b", 0 0, L_0000017c43cbfb40;  alias, 1 drivers
v0000017c4339bbb0_0 .net "c", 0 0, L_0000017c43d44e00;  alias, 1 drivers
S_0000017c433c7800 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323dbc0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43d43b30 .functor XOR 1, L_0000017c43cee578, L_0000017c43cc3b00, C4<0>, C4<0>;
v0000017c4339f710_0 .net *"_ivl_1", 0 0, L_0000017c43cc3b00;  1 drivers
S_0000017c433c66d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d44620 .functor OR 1, L_0000017c43d43c80, L_0000017c43d43cf0, C4<0>, C4<0>;
v0000017c4339ed10_0 .net "S", 0 0, L_0000017c43d44150;  1 drivers
v0000017c4339fc10_0 .net "a", 0 0, L_0000017c43cc2d40;  1 drivers
v0000017c4339edb0_0 .net "b", 0 0, L_0000017c43cc2c00;  1 drivers
v0000017c4339f210_0 .net "c", 0 0, L_0000017c43d44620;  1 drivers
v0000017c4339ef90_0 .net "carry_1", 0 0, L_0000017c43d43c80;  1 drivers
v0000017c4339e270_0 .net "carry_2", 0 0, L_0000017c43d43cf0;  1 drivers
v0000017c433a0390_0 .net "cin", 0 0, L_0000017c43cc37e0;  1 drivers
v0000017c4339f990_0 .net "sum_1", 0 0, L_0000017c43d440e0;  1 drivers
S_0000017c433c8c50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d440e0 .functor XOR 1, L_0000017c43cc2d40, L_0000017c43cc2c00, C4<0>, C4<0>;
L_0000017c43d43c80 .functor AND 1, L_0000017c43cc2d40, L_0000017c43cc2c00, C4<1>, C4<1>;
v0000017c433a04d0_0 .net "S", 0 0, L_0000017c43d440e0;  alias, 1 drivers
v0000017c433a0570_0 .net "a", 0 0, L_0000017c43cc2d40;  alias, 1 drivers
v0000017c4339e8b0_0 .net "b", 0 0, L_0000017c43cc2c00;  alias, 1 drivers
v0000017c4339e1d0_0 .net "c", 0 0, L_0000017c43d43c80;  alias, 1 drivers
S_0000017c433c6d10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d44150 .functor XOR 1, L_0000017c43d440e0, L_0000017c43cc37e0, C4<0>, C4<0>;
L_0000017c43d43cf0 .functor AND 1, L_0000017c43d440e0, L_0000017c43cc37e0, C4<1>, C4<1>;
v0000017c433a01b0_0 .net "S", 0 0, L_0000017c43d44150;  alias, 1 drivers
v0000017c433a02f0_0 .net "a", 0 0, L_0000017c43d440e0;  alias, 1 drivers
v0000017c433a0610_0 .net "b", 0 0, L_0000017c43cc37e0;  alias, 1 drivers
v0000017c4339fcb0_0 .net "c", 0 0, L_0000017c43d43cf0;  alias, 1 drivers
S_0000017c433c4c40 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323ed40 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43d43f20 .functor XOR 1, L_0000017c43cee578, L_0000017c43cc2de0, C4<0>, C4<0>;
v0000017c4339f490_0 .net *"_ivl_1", 0 0, L_0000017c43cc2de0;  1 drivers
S_0000017c433c6ea0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d44d90 .functor OR 1, L_0000017c43d44460, L_0000017c43d43660, C4<0>, C4<0>;
v0000017c4339fa30_0 .net "S", 0 0, L_0000017c43d43820;  1 drivers
v0000017c4339fb70_0 .net "a", 0 0, L_0000017c43cc2020;  1 drivers
v0000017c4339eb30_0 .net "b", 0 0, L_0000017c43cc3240;  1 drivers
v0000017c4339fd50_0 .net "c", 0 0, L_0000017c43d44d90;  1 drivers
v0000017c4339f530_0 .net "carry_1", 0 0, L_0000017c43d44460;  1 drivers
v0000017c4339e3b0_0 .net "carry_2", 0 0, L_0000017c43d43660;  1 drivers
v0000017c4339f5d0_0 .net "cin", 0 0, L_0000017c43cc1a80;  1 drivers
v0000017c4339fdf0_0 .net "sum_1", 0 0, L_0000017c43d44a10;  1 drivers
S_0000017c433c4ab0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c6ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d44a10 .functor XOR 1, L_0000017c43cc2020, L_0000017c43cc3240, C4<0>, C4<0>;
L_0000017c43d44460 .functor AND 1, L_0000017c43cc2020, L_0000017c43cc3240, C4<1>, C4<1>;
v0000017c433a0890_0 .net "S", 0 0, L_0000017c43d44a10;  alias, 1 drivers
v0000017c4339f350_0 .net "a", 0 0, L_0000017c43cc2020;  alias, 1 drivers
v0000017c433a0110_0 .net "b", 0 0, L_0000017c43cc3240;  alias, 1 drivers
v0000017c4339e310_0 .net "c", 0 0, L_0000017c43d44460;  alias, 1 drivers
S_0000017c433c6220 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c6ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43820 .functor XOR 1, L_0000017c43d44a10, L_0000017c43cc1a80, C4<0>, C4<0>;
L_0000017c43d43660 .functor AND 1, L_0000017c43d44a10, L_0000017c43cc1a80, C4<1>, C4<1>;
v0000017c433a0430_0 .net "S", 0 0, L_0000017c43d43820;  alias, 1 drivers
v0000017c4339f2b0_0 .net "a", 0 0, L_0000017c43d44a10;  alias, 1 drivers
v0000017c4339ec70_0 .net "b", 0 0, L_0000017c43cc1a80;  alias, 1 drivers
v0000017c4339fad0_0 .net "c", 0 0, L_0000017c43d43660;  alias, 1 drivers
S_0000017c433c8ac0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c433c8de0;
 .timescale 0 0;
P_0000017c4323ee40 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43d44cb0 .functor XOR 1, L_0000017c43cee578, L_0000017c43cc20c0, C4<0>, C4<0>;
v0000017c4339e950_0 .net *"_ivl_1", 0 0, L_0000017c43cc20c0;  1 drivers
S_0000017c433c5a50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c8ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d43f90 .functor OR 1, L_0000017c43d44c40, L_0000017c43d44f50, C4<0>, C4<0>;
v0000017c4339f850_0 .net "S", 0 0, L_0000017c43d43740;  1 drivers
v0000017c4339f670_0 .net "a", 0 0, L_0000017c43cc2160;  1 drivers
v0000017c433a0070_0 .net "b", 0 0, L_0000017c43cc3560;  1 drivers
v0000017c4339f030_0 .net "c", 0 0, L_0000017c43d43f90;  1 drivers
v0000017c4339e810_0 .net "carry_1", 0 0, L_0000017c43d44c40;  1 drivers
v0000017c4339e450_0 .net "carry_2", 0 0, L_0000017c43d44f50;  1 drivers
v0000017c433a0750_0 .net "cin", 0 0, L_0000017c43cc3380;  1 drivers
v0000017c4339e770_0 .net "sum_1", 0 0, L_0000017c43d435f0;  1 drivers
S_0000017c433c3e30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d435f0 .functor XOR 1, L_0000017c43cc2160, L_0000017c43cc3560, C4<0>, C4<0>;
L_0000017c43d44c40 .functor AND 1, L_0000017c43cc2160, L_0000017c43cc3560, C4<1>, C4<1>;
v0000017c4339f7b0_0 .net "S", 0 0, L_0000017c43d435f0;  alias, 1 drivers
v0000017c4339ebd0_0 .net "a", 0 0, L_0000017c43cc2160;  alias, 1 drivers
v0000017c4339ffd0_0 .net "b", 0 0, L_0000017c43cc3560;  alias, 1 drivers
v0000017c433a06b0_0 .net "c", 0 0, L_0000017c43d44c40;  alias, 1 drivers
S_0000017c433c9100 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43740 .functor XOR 1, L_0000017c43d435f0, L_0000017c43cc3380, C4<0>, C4<0>;
L_0000017c43d44f50 .functor AND 1, L_0000017c43d435f0, L_0000017c43cc3380, C4<1>, C4<1>;
v0000017c4339ff30_0 .net "S", 0 0, L_0000017c43d43740;  alias, 1 drivers
v0000017c4339ee50_0 .net "a", 0 0, L_0000017c43d435f0;  alias, 1 drivers
v0000017c4339f0d0_0 .net "b", 0 0, L_0000017c43cc3380;  alias, 1 drivers
v0000017c4339f3f0_0 .net "c", 0 0, L_0000017c43d44f50;  alias, 1 drivers
S_0000017c433c7fd0 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323e840 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cee5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d457a0 .functor BUFZ 1, L_0000017c43cee5c0, C4<0>, C4<0>, C4<0>;
v0000017c433a7cd0_0 .net "S", 8 0, L_0000017c43cc2ac0;  alias, 1 drivers
v0000017c433a63d0_0 .net *"_ivl_0", 0 0, L_0000017c43d437b0;  1 drivers
v0000017c433a77d0_0 .net *"_ivl_10", 0 0, L_0000017c43d444d0;  1 drivers
v0000017c433a59d0_0 .net *"_ivl_20", 0 0, L_0000017c43d44fc0;  1 drivers
v0000017c433a6290_0 .net *"_ivl_30", 0 0, L_0000017c43d44b60;  1 drivers
v0000017c433a6650_0 .net *"_ivl_40", 0 0, L_0000017c43d44ee0;  1 drivers
v0000017c433a7870_0 .net *"_ivl_50", 0 0, L_0000017c43d46680;  1 drivers
v0000017c433a66f0_0 .net *"_ivl_60", 0 0, L_0000017c43d463e0;  1 drivers
v0000017c433a68d0_0 .net *"_ivl_70", 0 0, L_0000017c43d46370;  1 drivers
v0000017c433a6970_0 .net *"_ivl_80", 0 0, L_0000017c43d45500;  1 drivers
v0000017c433a5f70_0 .net *"_ivl_96", 0 0, L_0000017c43d457a0;  1 drivers
v0000017c433a70f0_0 .net "a", 8 0, L_0000017c43cc1ee0;  alias, 1 drivers
v0000017c433a7190_0 .net "b", 8 0, o0000017c433ceb88;  alias, 0 drivers
v0000017c433a7410_0 .net "b1", 8 0, L_0000017c43cc3ec0;  1 drivers
v0000017c433a6790_0 .net "c", 0 0, L_0000017c43cc1c60;  alias, 1 drivers
v0000017c433a6ab0_0 .net "cin", 0 0, L_0000017c43cee5c0;  1 drivers
v0000017c433a7ff0_0 .net "co", 9 0, L_0000017c43cc19e0;  1 drivers
L_0000017c43cc23e0 .part o0000017c433ceb88, 0, 1;
L_0000017c43cc3420 .part L_0000017c43cc1ee0, 0, 1;
L_0000017c43cc3e20 .part L_0000017c43cc3ec0, 0, 1;
L_0000017c43cc2b60 .part L_0000017c43cc19e0, 0, 1;
L_0000017c43cc1f80 .part o0000017c433ceb88, 1, 1;
L_0000017c43cc2e80 .part L_0000017c43cc1ee0, 1, 1;
L_0000017c43cc36a0 .part L_0000017c43cc3ec0, 1, 1;
L_0000017c43cc40a0 .part L_0000017c43cc19e0, 1, 1;
L_0000017c43cc2200 .part o0000017c433ceb88, 2, 1;
L_0000017c43cc39c0 .part L_0000017c43cc1ee0, 2, 1;
L_0000017c43cc34c0 .part L_0000017c43cc3ec0, 2, 1;
L_0000017c43cc3ba0 .part L_0000017c43cc19e0, 2, 1;
L_0000017c43cc2340 .part o0000017c433ceb88, 3, 1;
L_0000017c43cc2a20 .part L_0000017c43cc1ee0, 3, 1;
L_0000017c43cc2700 .part L_0000017c43cc3ec0, 3, 1;
L_0000017c43cc1940 .part L_0000017c43cc19e0, 3, 1;
L_0000017c43cc27a0 .part o0000017c433ceb88, 4, 1;
L_0000017c43cc22a0 .part L_0000017c43cc1ee0, 4, 1;
L_0000017c43cc3c40 .part L_0000017c43cc3ec0, 4, 1;
L_0000017c43cc2480 .part L_0000017c43cc19e0, 4, 1;
L_0000017c43cc2520 .part o0000017c433ceb88, 5, 1;
L_0000017c43cc2f20 .part L_0000017c43cc1ee0, 5, 1;
L_0000017c43cc3600 .part L_0000017c43cc3ec0, 5, 1;
L_0000017c43cc25c0 .part L_0000017c43cc19e0, 5, 1;
L_0000017c43cc28e0 .part o0000017c433ceb88, 6, 1;
L_0000017c43cc3740 .part L_0000017c43cc1ee0, 6, 1;
L_0000017c43cc3a60 .part L_0000017c43cc3ec0, 6, 1;
L_0000017c43cc3ce0 .part L_0000017c43cc19e0, 6, 1;
L_0000017c43cc2660 .part o0000017c433ceb88, 7, 1;
L_0000017c43cc1b20 .part L_0000017c43cc1ee0, 7, 1;
L_0000017c43cc1bc0 .part L_0000017c43cc3ec0, 7, 1;
L_0000017c43cc3d80 .part L_0000017c43cc19e0, 7, 1;
LS_0000017c43cc3ec0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d437b0, L_0000017c43d444d0, L_0000017c43d44fc0, L_0000017c43d44b60;
LS_0000017c43cc3ec0_0_4 .concat8 [ 1 1 1 1], L_0000017c43d44ee0, L_0000017c43d46680, L_0000017c43d463e0, L_0000017c43d46370;
LS_0000017c43cc3ec0_0_8 .concat8 [ 1 0 0 0], L_0000017c43d45500;
L_0000017c43cc3ec0 .concat8 [ 4 4 1 0], LS_0000017c43cc3ec0_0_0, LS_0000017c43cc3ec0_0_4, LS_0000017c43cc3ec0_0_8;
L_0000017c43cc3f60 .part o0000017c433ceb88, 8, 1;
L_0000017c43cc2840 .part L_0000017c43cc1ee0, 8, 1;
L_0000017c43cc2980 .part L_0000017c43cc3ec0, 8, 1;
L_0000017c43cc4000 .part L_0000017c43cc19e0, 8, 1;
LS_0000017c43cc2ac0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d44e70, L_0000017c43d449a0, L_0000017c43d44d20, L_0000017c43d43580;
LS_0000017c43cc2ac0_0_4 .concat8 [ 1 1 1 1], L_0000017c43d45180, L_0000017c43d468b0, L_0000017c43d45c70, L_0000017c43d45b90;
LS_0000017c43cc2ac0_0_8 .concat8 [ 1 0 0 0], L_0000017c43d452d0;
L_0000017c43cc2ac0 .concat8 [ 4 4 1 0], LS_0000017c43cc2ac0_0_0, LS_0000017c43cc2ac0_0_4, LS_0000017c43cc2ac0_0_8;
LS_0000017c43cc19e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d457a0, L_0000017c43d44380, L_0000017c43d44770, L_0000017c43d448c0;
LS_0000017c43cc19e0_0_4 .concat8 [ 1 1 1 1], L_0000017c43d45650, L_0000017c43d46290, L_0000017c43d46300, L_0000017c43d46140;
LS_0000017c43cc19e0_0_8 .concat8 [ 1 1 0 0], L_0000017c43d46450, L_0000017c43d45570;
L_0000017c43cc19e0 .concat8 [ 4 4 2 0], LS_0000017c43cc19e0_0_0, LS_0000017c43cc19e0_0_4, LS_0000017c43cc19e0_0_8;
L_0000017c43cc1c60 .part L_0000017c43cc19e0, 9, 1;
S_0000017c433c71c0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323ee80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d437b0 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc23e0, C4<0>, C4<0>;
v0000017c433a1e70_0 .net *"_ivl_1", 0 0, L_0000017c43cc23e0;  1 drivers
S_0000017c433c8160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c71c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d44380 .functor OR 1, L_0000017c43d442a0, L_0000017c43d44310, C4<0>, C4<0>;
v0000017c433a10b0_0 .net "S", 0 0, L_0000017c43d44e70;  1 drivers
v0000017c433a1f10_0 .net "a", 0 0, L_0000017c43cc3420;  1 drivers
v0000017c433a24b0_0 .net "b", 0 0, L_0000017c43cc3e20;  1 drivers
v0000017c433a0ed0_0 .net "c", 0 0, L_0000017c43d44380;  1 drivers
v0000017c433a2e10_0 .net "carry_1", 0 0, L_0000017c43d442a0;  1 drivers
v0000017c433a1bf0_0 .net "carry_2", 0 0, L_0000017c43d44310;  1 drivers
v0000017c433a1c90_0 .net "cin", 0 0, L_0000017c43cc2b60;  1 drivers
v0000017c433a1150_0 .net "sum_1", 0 0, L_0000017c43d44230;  1 drivers
S_0000017c433c3b10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d44230 .functor XOR 1, L_0000017c43cc3420, L_0000017c43cc3e20, C4<0>, C4<0>;
L_0000017c43d442a0 .functor AND 1, L_0000017c43cc3420, L_0000017c43cc3e20, C4<1>, C4<1>;
v0000017c433a2ff0_0 .net "S", 0 0, L_0000017c43d44230;  alias, 1 drivers
v0000017c433a11f0_0 .net "a", 0 0, L_0000017c43cc3420;  alias, 1 drivers
v0000017c433a3090_0 .net "b", 0 0, L_0000017c43cc3e20;  alias, 1 drivers
v0000017c433a1330_0 .net "c", 0 0, L_0000017c43d442a0;  alias, 1 drivers
S_0000017c433c9740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d44e70 .functor XOR 1, L_0000017c43d44230, L_0000017c43cc2b60, C4<0>, C4<0>;
L_0000017c43d44310 .functor AND 1, L_0000017c43d44230, L_0000017c43cc2b60, C4<1>, C4<1>;
v0000017c433a0cf0_0 .net "S", 0 0, L_0000017c43d44e70;  alias, 1 drivers
v0000017c433a1d30_0 .net "a", 0 0, L_0000017c43d44230;  alias, 1 drivers
v0000017c433a2cd0_0 .net "b", 0 0, L_0000017c43cc2b60;  alias, 1 drivers
v0000017c433a2c30_0 .net "c", 0 0, L_0000017c43d44310;  alias, 1 drivers
S_0000017c433c8480 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323ed80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d444d0 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc1f80, C4<0>, C4<0>;
v0000017c433a2050_0 .net *"_ivl_1", 0 0, L_0000017c43cc1f80;  1 drivers
S_0000017c433c37f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c8480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d44770 .functor OR 1, L_0000017c43d44540, L_0000017c43d44700, C4<0>, C4<0>;
v0000017c433a0e30_0 .net "S", 0 0, L_0000017c43d449a0;  1 drivers
v0000017c433a2eb0_0 .net "a", 0 0, L_0000017c43cc2e80;  1 drivers
v0000017c433a2f50_0 .net "b", 0 0, L_0000017c43cc36a0;  1 drivers
v0000017c433a0d90_0 .net "c", 0 0, L_0000017c43d44770;  1 drivers
v0000017c433a1fb0_0 .net "carry_1", 0 0, L_0000017c43d44540;  1 drivers
v0000017c433a1830_0 .net "carry_2", 0 0, L_0000017c43d44700;  1 drivers
v0000017c433a0b10_0 .net "cin", 0 0, L_0000017c43cc40a0;  1 drivers
v0000017c433a1010_0 .net "sum_1", 0 0, L_0000017c43d443f0;  1 drivers
S_0000017c433c3980 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c37f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d443f0 .functor XOR 1, L_0000017c43cc2e80, L_0000017c43cc36a0, C4<0>, C4<0>;
L_0000017c43d44540 .functor AND 1, L_0000017c43cc2e80, L_0000017c43cc36a0, C4<1>, C4<1>;
v0000017c433a1ab0_0 .net "S", 0 0, L_0000017c43d443f0;  alias, 1 drivers
v0000017c433a1510_0 .net "a", 0 0, L_0000017c43cc2e80;  alias, 1 drivers
v0000017c433a22d0_0 .net "b", 0 0, L_0000017c43cc36a0;  alias, 1 drivers
v0000017c433a0a70_0 .net "c", 0 0, L_0000017c43d44540;  alias, 1 drivers
S_0000017c433c74e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c37f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d449a0 .functor XOR 1, L_0000017c43d443f0, L_0000017c43cc40a0, C4<0>, C4<0>;
L_0000017c43d44700 .functor AND 1, L_0000017c43d443f0, L_0000017c43cc40a0, C4<1>, C4<1>;
v0000017c433a2d70_0 .net "S", 0 0, L_0000017c43d449a0;  alias, 1 drivers
v0000017c433a1dd0_0 .net "a", 0 0, L_0000017c43d443f0;  alias, 1 drivers
v0000017c433a09d0_0 .net "b", 0 0, L_0000017c43cc40a0;  alias, 1 drivers
v0000017c433a0930_0 .net "c", 0 0, L_0000017c43d44700;  alias, 1 drivers
S_0000017c433c3ca0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323ef00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d44fc0 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc2200, C4<0>, C4<0>;
v0000017c433a25f0_0 .net *"_ivl_1", 0 0, L_0000017c43cc2200;  1 drivers
S_0000017c433c5280 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c3ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d448c0 .functor OR 1, L_0000017c43d44850, L_0000017c43d43890, C4<0>, C4<0>;
v0000017c433a1290_0 .net "S", 0 0, L_0000017c43d44d20;  1 drivers
v0000017c433a2230_0 .net "a", 0 0, L_0000017c43cc39c0;  1 drivers
v0000017c433a2870_0 .net "b", 0 0, L_0000017c43cc34c0;  1 drivers
v0000017c433a15b0_0 .net "c", 0 0, L_0000017c43d448c0;  1 drivers
v0000017c433a1970_0 .net "carry_1", 0 0, L_0000017c43d44850;  1 drivers
v0000017c433a2370_0 .net "carry_2", 0 0, L_0000017c43d43890;  1 drivers
v0000017c433a2550_0 .net "cin", 0 0, L_0000017c43cc3ba0;  1 drivers
v0000017c433a2410_0 .net "sum_1", 0 0, L_0000017c43d447e0;  1 drivers
S_0000017c433c7350 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c5280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d447e0 .functor XOR 1, L_0000017c43cc39c0, L_0000017c43cc34c0, C4<0>, C4<0>;
L_0000017c43d44850 .functor AND 1, L_0000017c43cc39c0, L_0000017c43cc34c0, C4<1>, C4<1>;
v0000017c433a13d0_0 .net "S", 0 0, L_0000017c43d447e0;  alias, 1 drivers
v0000017c433a18d0_0 .net "a", 0 0, L_0000017c43cc39c0;  alias, 1 drivers
v0000017c433a1b50_0 .net "b", 0 0, L_0000017c43cc34c0;  alias, 1 drivers
v0000017c433a20f0_0 .net "c", 0 0, L_0000017c43d44850;  alias, 1 drivers
S_0000017c433c7670 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c5280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d44d20 .functor XOR 1, L_0000017c43d447e0, L_0000017c43cc3ba0, C4<0>, C4<0>;
L_0000017c43d43890 .functor AND 1, L_0000017c43d447e0, L_0000017c43cc3ba0, C4<1>, C4<1>;
v0000017c433a0bb0_0 .net "S", 0 0, L_0000017c43d44d20;  alias, 1 drivers
v0000017c433a0c50_0 .net "a", 0 0, L_0000017c43d447e0;  alias, 1 drivers
v0000017c433a1790_0 .net "b", 0 0, L_0000017c43cc3ba0;  alias, 1 drivers
v0000017c433a2190_0 .net "c", 0 0, L_0000017c43d43890;  alias, 1 drivers
S_0000017c433c3fc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323eec0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d44b60 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc2340, C4<0>, C4<0>;
v0000017c433a42b0_0 .net *"_ivl_1", 0 0, L_0000017c43cc2340;  1 drivers
S_0000017c433c5410 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c3fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d45650 .functor OR 1, L_0000017c43d44a80, L_0000017c43d45e30, C4<0>, C4<0>;
v0000017c433a5390_0 .net "S", 0 0, L_0000017c43d43580;  1 drivers
v0000017c433a5890_0 .net "a", 0 0, L_0000017c43cc2a20;  1 drivers
v0000017c433a4350_0 .net "b", 0 0, L_0000017c43cc2700;  1 drivers
v0000017c433a5110_0 .net "c", 0 0, L_0000017c43d45650;  1 drivers
v0000017c433a3bd0_0 .net "carry_1", 0 0, L_0000017c43d44a80;  1 drivers
v0000017c433a36d0_0 .net "carry_2", 0 0, L_0000017c43d45e30;  1 drivers
v0000017c433a45d0_0 .net "cin", 0 0, L_0000017c43cc1940;  1 drivers
v0000017c433a3770_0 .net "sum_1", 0 0, L_0000017c43d43510;  1 drivers
S_0000017c433c4150 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43510 .functor XOR 1, L_0000017c43cc2a20, L_0000017c43cc2700, C4<0>, C4<0>;
L_0000017c43d44a80 .functor AND 1, L_0000017c43cc2a20, L_0000017c43cc2700, C4<1>, C4<1>;
v0000017c433a2690_0 .net "S", 0 0, L_0000017c43d43510;  alias, 1 drivers
v0000017c433a2730_0 .net "a", 0 0, L_0000017c43cc2a20;  alias, 1 drivers
v0000017c433a27d0_0 .net "b", 0 0, L_0000017c43cc2700;  alias, 1 drivers
v0000017c433a2910_0 .net "c", 0 0, L_0000017c43d44a80;  alias, 1 drivers
S_0000017c433c5730 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43580 .functor XOR 1, L_0000017c43d43510, L_0000017c43cc1940, C4<0>, C4<0>;
L_0000017c43d45e30 .functor AND 1, L_0000017c43d43510, L_0000017c43cc1940, C4<1>, C4<1>;
v0000017c433a29b0_0 .net "S", 0 0, L_0000017c43d43580;  alias, 1 drivers
v0000017c433a57f0_0 .net "a", 0 0, L_0000017c43d43510;  alias, 1 drivers
v0000017c433a5610_0 .net "b", 0 0, L_0000017c43cc1940;  alias, 1 drivers
v0000017c433a43f0_0 .net "c", 0 0, L_0000017c43d45e30;  alias, 1 drivers
S_0000017c433c58c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323e880 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d44ee0 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc27a0, C4<0>, C4<0>;
v0000017c433a56b0_0 .net *"_ivl_1", 0 0, L_0000017c43cc27a0;  1 drivers
S_0000017c433c4600 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c58c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46290 .functor OR 1, L_0000017c43d45ce0, L_0000017c43d45b20, C4<0>, C4<0>;
v0000017c433a4f30_0 .net "S", 0 0, L_0000017c43d45180;  1 drivers
v0000017c433a47b0_0 .net "a", 0 0, L_0000017c43cc22a0;  1 drivers
v0000017c433a3d10_0 .net "b", 0 0, L_0000017c43cc3c40;  1 drivers
v0000017c433a4fd0_0 .net "c", 0 0, L_0000017c43d46290;  1 drivers
v0000017c433a48f0_0 .net "carry_1", 0 0, L_0000017c43d45ce0;  1 drivers
v0000017c433a3270_0 .net "carry_2", 0 0, L_0000017c43d45b20;  1 drivers
v0000017c433a4670_0 .net "cin", 0 0, L_0000017c43cc2480;  1 drivers
v0000017c433a3e50_0 .net "sum_1", 0 0, L_0000017c43d45260;  1 drivers
S_0000017c433c5be0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45260 .functor XOR 1, L_0000017c43cc22a0, L_0000017c43cc3c40, C4<0>, C4<0>;
L_0000017c43d45ce0 .functor AND 1, L_0000017c43cc22a0, L_0000017c43cc3c40, C4<1>, C4<1>;
v0000017c433a52f0_0 .net "S", 0 0, L_0000017c43d45260;  alias, 1 drivers
v0000017c433a4530_0 .net "a", 0 0, L_0000017c43cc22a0;  alias, 1 drivers
v0000017c433a31d0_0 .net "b", 0 0, L_0000017c43cc3c40;  alias, 1 drivers
v0000017c433a3130_0 .net "c", 0 0, L_0000017c43d45ce0;  alias, 1 drivers
S_0000017c433c5d70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45180 .functor XOR 1, L_0000017c43d45260, L_0000017c43cc2480, C4<0>, C4<0>;
L_0000017c43d45b20 .functor AND 1, L_0000017c43d45260, L_0000017c43cc2480, C4<1>, C4<1>;
v0000017c433a3c70_0 .net "S", 0 0, L_0000017c43d45180;  alias, 1 drivers
v0000017c433a5570_0 .net "a", 0 0, L_0000017c43d45260;  alias, 1 drivers
v0000017c433a4710_0 .net "b", 0 0, L_0000017c43cc2480;  alias, 1 drivers
v0000017c433a4030_0 .net "c", 0 0, L_0000017c43d45b20;  alias, 1 drivers
S_0000017c433c5f00 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323eac0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43d46680 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc2520, C4<0>, C4<0>;
v0000017c433a3950_0 .net *"_ivl_1", 0 0, L_0000017c43cc2520;  1 drivers
S_0000017c433c9a60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c5f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46300 .functor OR 1, L_0000017c43d451f0, L_0000017c43d45a40, C4<0>, C4<0>;
v0000017c433a4850_0 .net "S", 0 0, L_0000017c43d468b0;  1 drivers
v0000017c433a4990_0 .net "a", 0 0, L_0000017c43cc2f20;  1 drivers
v0000017c433a4b70_0 .net "b", 0 0, L_0000017c43cc3600;  1 drivers
v0000017c433a4a30_0 .net "c", 0 0, L_0000017c43d46300;  1 drivers
v0000017c433a4e90_0 .net "carry_1", 0 0, L_0000017c43d451f0;  1 drivers
v0000017c433a3f90_0 .net "carry_2", 0 0, L_0000017c43d45a40;  1 drivers
v0000017c433a40d0_0 .net "cin", 0 0, L_0000017c43cc25c0;  1 drivers
v0000017c433a3810_0 .net "sum_1", 0 0, L_0000017c43d46610;  1 drivers
S_0000017c433ca3c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46610 .functor XOR 1, L_0000017c43cc2f20, L_0000017c43cc3600, C4<0>, C4<0>;
L_0000017c43d451f0 .functor AND 1, L_0000017c43cc2f20, L_0000017c43cc3600, C4<1>, C4<1>;
v0000017c433a3db0_0 .net "S", 0 0, L_0000017c43d46610;  alias, 1 drivers
v0000017c433a51b0_0 .net "a", 0 0, L_0000017c43cc2f20;  alias, 1 drivers
v0000017c433a5750_0 .net "b", 0 0, L_0000017c43cc3600;  alias, 1 drivers
v0000017c433a4cb0_0 .net "c", 0 0, L_0000017c43d451f0;  alias, 1 drivers
S_0000017c433cad20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d468b0 .functor XOR 1, L_0000017c43d46610, L_0000017c43cc25c0, C4<0>, C4<0>;
L_0000017c43d45a40 .functor AND 1, L_0000017c43d46610, L_0000017c43cc25c0, C4<1>, C4<1>;
v0000017c433a4490_0 .net "S", 0 0, L_0000017c43d468b0;  alias, 1 drivers
v0000017c433a3310_0 .net "a", 0 0, L_0000017c43d46610;  alias, 1 drivers
v0000017c433a3ef0_0 .net "b", 0 0, L_0000017c43cc25c0;  alias, 1 drivers
v0000017c433a33b0_0 .net "c", 0 0, L_0000017c43d45a40;  alias, 1 drivers
S_0000017c433caeb0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323e6c0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43d463e0 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc28e0, C4<0>, C4<0>;
v0000017c433a3a90_0 .net *"_ivl_1", 0 0, L_0000017c43cc28e0;  1 drivers
S_0000017c433cb040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433caeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46140 .functor OR 1, L_0000017c43d46840, L_0000017c43d466f0, C4<0>, C4<0>;
v0000017c433a34f0_0 .net "S", 0 0, L_0000017c43d45c70;  1 drivers
v0000017c433a5250_0 .net "a", 0 0, L_0000017c43cc3740;  1 drivers
v0000017c433a5430_0 .net "b", 0 0, L_0000017c43cc3a60;  1 drivers
v0000017c433a4210_0 .net "c", 0 0, L_0000017c43d46140;  1 drivers
v0000017c433a3590_0 .net "carry_1", 0 0, L_0000017c43d46840;  1 drivers
v0000017c433a3630_0 .net "carry_2", 0 0, L_0000017c43d466f0;  1 drivers
v0000017c433a38b0_0 .net "cin", 0 0, L_0000017c43cc3ce0;  1 drivers
v0000017c433a39f0_0 .net "sum_1", 0 0, L_0000017c43d453b0;  1 drivers
S_0000017c433ca0a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433cb040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d453b0 .functor XOR 1, L_0000017c43cc3740, L_0000017c43cc3a60, C4<0>, C4<0>;
L_0000017c43d46840 .functor AND 1, L_0000017c43cc3740, L_0000017c43cc3a60, C4<1>, C4<1>;
v0000017c433a4ad0_0 .net "S", 0 0, L_0000017c43d453b0;  alias, 1 drivers
v0000017c433a3450_0 .net "a", 0 0, L_0000017c43cc3740;  alias, 1 drivers
v0000017c433a4df0_0 .net "b", 0 0, L_0000017c43cc3a60;  alias, 1 drivers
v0000017c433a4170_0 .net "c", 0 0, L_0000017c43d46840;  alias, 1 drivers
S_0000017c433c98d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433cb040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45c70 .functor XOR 1, L_0000017c43d453b0, L_0000017c43cc3ce0, C4<0>, C4<0>;
L_0000017c43d466f0 .functor AND 1, L_0000017c43d453b0, L_0000017c43cc3ce0, C4<1>, C4<1>;
v0000017c433a54d0_0 .net "S", 0 0, L_0000017c43d45c70;  alias, 1 drivers
v0000017c433a4c10_0 .net "a", 0 0, L_0000017c43d453b0;  alias, 1 drivers
v0000017c433a4d50_0 .net "b", 0 0, L_0000017c43cc3ce0;  alias, 1 drivers
v0000017c433a5070_0 .net "c", 0 0, L_0000017c43d466f0;  alias, 1 drivers
S_0000017c433c9bf0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323e680 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43d46370 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc2660, C4<0>, C4<0>;
v0000017c433a6d30_0 .net *"_ivl_1", 0 0, L_0000017c43cc2660;  1 drivers
S_0000017c433cab90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433c9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46450 .functor OR 1, L_0000017c43d46220, L_0000017c43d45420, C4<0>, C4<0>;
v0000017c433a6470_0 .net "S", 0 0, L_0000017c43d45b90;  1 drivers
v0000017c433a72d0_0 .net "a", 0 0, L_0000017c43cc1b20;  1 drivers
v0000017c433a5a70_0 .net "b", 0 0, L_0000017c43cc1bc0;  1 drivers
v0000017c433a65b0_0 .net "c", 0 0, L_0000017c43d46450;  1 drivers
v0000017c433a7050_0 .net "carry_1", 0 0, L_0000017c43d46220;  1 drivers
v0000017c433a6510_0 .net "carry_2", 0 0, L_0000017c43d45420;  1 drivers
v0000017c433a6330_0 .net "cin", 0 0, L_0000017c43cc3d80;  1 drivers
v0000017c433a7af0_0 .net "sum_1", 0 0, L_0000017c43d46ca0;  1 drivers
S_0000017c433ca230 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433cab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46ca0 .functor XOR 1, L_0000017c43cc1b20, L_0000017c43cc1bc0, C4<0>, C4<0>;
L_0000017c43d46220 .functor AND 1, L_0000017c43cc1b20, L_0000017c43cc1bc0, C4<1>, C4<1>;
v0000017c433a3b30_0 .net "S", 0 0, L_0000017c43d46ca0;  alias, 1 drivers
v0000017c433a7730_0 .net "a", 0 0, L_0000017c43cc1b20;  alias, 1 drivers
v0000017c433a6fb0_0 .net "b", 0 0, L_0000017c43cc1bc0;  alias, 1 drivers
v0000017c433a6010_0 .net "c", 0 0, L_0000017c43d46220;  alias, 1 drivers
S_0000017c433cb1d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433cab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45b90 .functor XOR 1, L_0000017c43d46ca0, L_0000017c43cc3d80, C4<0>, C4<0>;
L_0000017c43d45420 .functor AND 1, L_0000017c43d46ca0, L_0000017c43cc3d80, C4<1>, C4<1>;
v0000017c433a5ed0_0 .net "S", 0 0, L_0000017c43d45b90;  alias, 1 drivers
v0000017c433a7690_0 .net "a", 0 0, L_0000017c43d46ca0;  alias, 1 drivers
v0000017c433a7230_0 .net "b", 0 0, L_0000017c43cc3d80;  alias, 1 drivers
v0000017c433a6a10_0 .net "c", 0 0, L_0000017c43d45420;  alias, 1 drivers
S_0000017c433ca550 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c433c7fd0;
 .timescale 0 0;
P_0000017c4323e580 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43d45500 .functor XOR 1, L_0000017c43cee5c0, L_0000017c43cc3f60, C4<0>, C4<0>;
v0000017c433a5e30_0 .net *"_ivl_1", 0 0, L_0000017c43cc3f60;  1 drivers
S_0000017c433c9d80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c433ca550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d45570 .functor OR 1, L_0000017c43d459d0, L_0000017c43d45d50, C4<0>, C4<0>;
v0000017c433a8090_0 .net "S", 0 0, L_0000017c43d452d0;  1 drivers
v0000017c433a61f0_0 .net "a", 0 0, L_0000017c43cc2840;  1 drivers
v0000017c433a7c30_0 .net "b", 0 0, L_0000017c43cc2980;  1 drivers
v0000017c433a6c90_0 .net "c", 0 0, L_0000017c43d45570;  1 drivers
v0000017c433a6e70_0 .net "carry_1", 0 0, L_0000017c43d459d0;  1 drivers
v0000017c433a6dd0_0 .net "carry_2", 0 0, L_0000017c43d45d50;  1 drivers
v0000017c433a5d90_0 .net "cin", 0 0, L_0000017c43cc4000;  1 drivers
v0000017c433a6f10_0 .net "sum_1", 0 0, L_0000017c43d464c0;  1 drivers
S_0000017c433ca6e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c433c9d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d464c0 .functor XOR 1, L_0000017c43cc2840, L_0000017c43cc2980, C4<0>, C4<0>;
L_0000017c43d459d0 .functor AND 1, L_0000017c43cc2840, L_0000017c43cc2980, C4<1>, C4<1>;
v0000017c433a6830_0 .net "S", 0 0, L_0000017c43d464c0;  alias, 1 drivers
v0000017c433a7f50_0 .net "a", 0 0, L_0000017c43cc2840;  alias, 1 drivers
v0000017c433a5cf0_0 .net "b", 0 0, L_0000017c43cc2980;  alias, 1 drivers
v0000017c433a7b90_0 .net "c", 0 0, L_0000017c43d459d0;  alias, 1 drivers
S_0000017c433c9f10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c433c9d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d452d0 .functor XOR 1, L_0000017c43d464c0, L_0000017c43cc4000, C4<0>, C4<0>;
L_0000017c43d45d50 .functor AND 1, L_0000017c43d464c0, L_0000017c43cc4000, C4<1>, C4<1>;
v0000017c433a5930_0 .net "S", 0 0, L_0000017c43d452d0;  alias, 1 drivers
v0000017c433a60b0_0 .net "a", 0 0, L_0000017c43d464c0;  alias, 1 drivers
v0000017c433a7d70_0 .net "b", 0 0, L_0000017c43cc4000;  alias, 1 drivers
v0000017c433a6150_0 .net "c", 0 0, L_0000017c43d45d50;  alias, 1 drivers
S_0000017c433ca870 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43447530_0 .net "F1", 4 0, L_0000017c43cb2940;  1 drivers
v0000017c43446b30_0 .net "F2", 4 0, L_0000017c43cb3c00;  1 drivers
o0000017c433d3628 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43448070_0 .net "F3", 4 0, o0000017c433d3628;  0 drivers
v0000017c43448430_0 .net "X", 2 0, L_0000017c43cb28a0;  alias, 1 drivers
v0000017c43447490_0 .net "Xl", 0 0, L_0000017c43cb3e80;  1 drivers
o0000017c433d3a48 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43446bd0_0 .net "Xm", 0 0, o0000017c433d3a48;  0 drivers
v0000017c434475d0_0 .net "Xm1", 0 0, L_0000017c43d372d0;  1 drivers
v0000017c43448570_0 .net "Xms", 2 0, L_0000017c43cb3020;  1 drivers
v0000017c43447710_0 .net "Xr", 0 0, L_0000017c43cb4380;  1 drivers
v0000017c43447030_0 .net "Y", 2 0, L_0000017c43cb2760;  alias, 1 drivers
v0000017c43448750_0 .net "Yl", 0 0, L_0000017c43cb3200;  1 drivers
o0000017c433d3a78 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c434464f0_0 .net "Ym", 0 0, o0000017c433d3a78;  0 drivers
v0000017c43447f30_0 .net "Ym1", 0 0, L_0000017c43d37f80;  1 drivers
v0000017c43447a30_0 .net "Yr", 0 0, L_0000017c43cb3f20;  1 drivers
v0000017c434477b0_0 .net "Z", 4 0, L_0000017c43cb7260;  alias, 1 drivers
v0000017c43446c70_0 .net "Z1", 2 0, L_0000017c43cb3fc0;  1 drivers
v0000017c43447d50_0 .net "Z2", 2 0, L_0000017c43cb3700;  1 drivers
v0000017c434478f0_0 .net "Z3", 2 0, L_0000017c43cb4060;  1 drivers
v0000017c43446130_0 .net "ZF", 4 0, L_0000017c43cb5820;  1 drivers
v0000017c434468b0_0 .net "bin", 0 0, L_0000017c43cb3980;  1 drivers
v0000017c43448610_0 .net "cout1", 0 0, L_0000017c43cb4ba0;  1 drivers
v0000017c43446810_0 .net "cout2", 0 0, L_0000017c43cb2d00;  1 drivers
v0000017c43446d10_0 .net "cout3", 0 0, L_0000017c43cb2a80;  1 drivers
v0000017c43447ad0_0 .net "cout4", 0 0, L_0000017c43cb5140;  1 drivers
v0000017c43446db0_0 .net "cout5", 0 0, L_0000017c43cb5780;  1 drivers
v0000017c434473f0_0 .net "sub_ans", 2 0, L_0000017c43cb4d80;  1 drivers
L_0000017c43cb4380 .part L_0000017c43cb28a0, 1, 1;
L_0000017c43cb3e80 .part L_0000017c43cb28a0, 0, 1;
L_0000017c43cb3f20 .part L_0000017c43cb2760, 1, 1;
L_0000017c43cb3200 .part L_0000017c43cb2760, 0, 1;
S_0000017c433caa00 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323efc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43ced648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d37960 .functor BUFZ 1, L_0000017c43ced648, C4<0>, C4<0>, C4<0>;
v0000017c433aa7f0_0 .net "S", 0 0, L_0000017c43d372d0;  alias, 1 drivers
v0000017c433a9490_0 .net *"_ivl_7", 0 0, L_0000017c43d37960;  1 drivers
v0000017c433a93f0_0 .net "a", 0 0, L_0000017c43cb4380;  alias, 1 drivers
v0000017c433a97b0_0 .net "b", 0 0, L_0000017c43cb3e80;  alias, 1 drivers
v0000017c433a8810_0 .net "b1", 0 0, L_0000017c43d38760;  1 drivers
v0000017c433a9350_0 .net "c", 0 0, L_0000017c43cb4ba0;  alias, 1 drivers
v0000017c433a8590_0 .net "cin", 0 0, L_0000017c43ced648;  1 drivers
v0000017c433a8e50_0 .net "co", 1 0, L_0000017c43cb4ec0;  1 drivers
L_0000017c43cb50a0 .part L_0000017c43cb4ec0, 0, 1;
L_0000017c43cb4ec0 .concat8 [ 1 1 0 0], L_0000017c43d37960, L_0000017c43d38610;
L_0000017c43cb4ba0 .part L_0000017c43cb4ec0, 1, 1;
S_0000017c4341fce0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c433caa00;
 .timescale 0 0;
P_0000017c4323ef40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d38760 .functor XOR 1, L_0000017c43ced648, L_0000017c43cb3e80, C4<0>, C4<0>;
S_0000017c4341fe70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4341fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d38610 .functor OR 1, L_0000017c43d37650, L_0000017c43d371f0, C4<0>, C4<0>;
v0000017c433a79b0_0 .net "S", 0 0, L_0000017c43d372d0;  alias, 1 drivers
v0000017c433a5bb0_0 .net "a", 0 0, L_0000017c43cb4380;  alias, 1 drivers
v0000017c433a7a50_0 .net "b", 0 0, L_0000017c43d38760;  alias, 1 drivers
v0000017c433a5c50_0 .net "c", 0 0, L_0000017c43d38610;  1 drivers
v0000017c433a7e10_0 .net "carry_1", 0 0, L_0000017c43d37650;  1 drivers
v0000017c433a7eb0_0 .net "carry_2", 0 0, L_0000017c43d371f0;  1 drivers
v0000017c433a84f0_0 .net "cin", 0 0, L_0000017c43cb50a0;  1 drivers
v0000017c433a88b0_0 .net "sum_1", 0 0, L_0000017c43d38220;  1 drivers
S_0000017c43421450 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4341fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38220 .functor XOR 1, L_0000017c43cb4380, L_0000017c43d38760, C4<0>, C4<0>;
L_0000017c43d37650 .functor AND 1, L_0000017c43cb4380, L_0000017c43d38760, C4<1>, C4<1>;
v0000017c433a7550_0 .net "S", 0 0, L_0000017c43d38220;  alias, 1 drivers
v0000017c433a7370_0 .net "a", 0 0, L_0000017c43cb4380;  alias, 1 drivers
v0000017c433a7910_0 .net "b", 0 0, L_0000017c43d38760;  alias, 1 drivers
v0000017c433a74b0_0 .net "c", 0 0, L_0000017c43d37650;  alias, 1 drivers
S_0000017c43420190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4341fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d372d0 .functor XOR 1, L_0000017c43d38220, L_0000017c43cb50a0, C4<0>, C4<0>;
L_0000017c43d371f0 .functor AND 1, L_0000017c43d38220, L_0000017c43cb50a0, C4<1>, C4<1>;
v0000017c433a6b50_0 .net "S", 0 0, L_0000017c43d372d0;  alias, 1 drivers
v0000017c433a5b10_0 .net "a", 0 0, L_0000017c43d38220;  alias, 1 drivers
v0000017c433a6bf0_0 .net "b", 0 0, L_0000017c43cb50a0;  alias, 1 drivers
v0000017c433a75f0_0 .net "c", 0 0, L_0000017c43d371f0;  alias, 1 drivers
S_0000017c43422260 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f080 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43ced690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d37340 .functor BUFZ 1, L_0000017c43ced690, C4<0>, C4<0>, C4<0>;
v0000017c433a9670_0 .net "S", 0 0, L_0000017c43d37f80;  alias, 1 drivers
v0000017c433aa250_0 .net *"_ivl_7", 0 0, L_0000017c43d37340;  1 drivers
v0000017c433aa4d0_0 .net "a", 0 0, L_0000017c43cb3f20;  alias, 1 drivers
v0000017c433a9ad0_0 .net "b", 0 0, L_0000017c43cb3200;  alias, 1 drivers
v0000017c433a9710_0 .net "b1", 0 0, L_0000017c43d37b90;  1 drivers
v0000017c433a8130_0 .net "c", 0 0, L_0000017c43cb2d00;  alias, 1 drivers
v0000017c433a9990_0 .net "cin", 0 0, L_0000017c43ced690;  1 drivers
v0000017c433a9850_0 .net "co", 1 0, L_0000017c43cb3340;  1 drivers
L_0000017c43cb32a0 .part L_0000017c43cb3340, 0, 1;
L_0000017c43cb3340 .concat8 [ 1 1 0 0], L_0000017c43d37340, L_0000017c43d38c30;
L_0000017c43cb2d00 .part L_0000017c43cb3340, 1, 1;
S_0000017c434215e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43422260;
 .timescale 0 0;
P_0000017c4323ec00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d37b90 .functor XOR 1, L_0000017c43ced690, L_0000017c43cb3200, C4<0>, C4<0>;
S_0000017c4341f9c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d38c30 .functor OR 1, L_0000017c43d381b0, L_0000017c43d37730, C4<0>, C4<0>;
v0000017c433a95d0_0 .net "S", 0 0, L_0000017c43d37f80;  alias, 1 drivers
v0000017c433a89f0_0 .net "a", 0 0, L_0000017c43cb3f20;  alias, 1 drivers
v0000017c433aa890_0 .net "b", 0 0, L_0000017c43d37b90;  alias, 1 drivers
v0000017c433a8bd0_0 .net "c", 0 0, L_0000017c43d38c30;  1 drivers
v0000017c433a8a90_0 .net "carry_1", 0 0, L_0000017c43d381b0;  1 drivers
v0000017c433a8d10_0 .net "carry_2", 0 0, L_0000017c43d37730;  1 drivers
v0000017c433aa430_0 .net "cin", 0 0, L_0000017c43cb32a0;  1 drivers
v0000017c433a8db0_0 .net "sum_1", 0 0, L_0000017c43d38a00;  1 drivers
S_0000017c43423070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4341f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38a00 .functor XOR 1, L_0000017c43cb3f20, L_0000017c43d37b90, C4<0>, C4<0>;
L_0000017c43d381b0 .functor AND 1, L_0000017c43cb3f20, L_0000017c43d37b90, C4<1>, C4<1>;
v0000017c433a83b0_0 .net "S", 0 0, L_0000017c43d38a00;  alias, 1 drivers
v0000017c433a8b30_0 .net "a", 0 0, L_0000017c43cb3f20;  alias, 1 drivers
v0000017c433aa2f0_0 .net "b", 0 0, L_0000017c43d37b90;  alias, 1 drivers
v0000017c433a9f30_0 .net "c", 0 0, L_0000017c43d381b0;  alias, 1 drivers
S_0000017c43425140 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4341f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d37f80 .functor XOR 1, L_0000017c43d38a00, L_0000017c43cb32a0, C4<0>, C4<0>;
L_0000017c43d37730 .functor AND 1, L_0000017c43d38a00, L_0000017c43cb32a0, C4<1>, C4<1>;
v0000017c433a9a30_0 .net "S", 0 0, L_0000017c43d37f80;  alias, 1 drivers
v0000017c433aa110_0 .net "a", 0 0, L_0000017c43d38a00;  alias, 1 drivers
v0000017c433a9cb0_0 .net "b", 0 0, L_0000017c43cb32a0;  alias, 1 drivers
v0000017c433a9530_0 .net "c", 0 0, L_0000017c43d37730;  alias, 1 drivers
S_0000017c43424c90 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f340 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ced888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d37490 .functor BUFZ 1, L_0000017c43ced888, C4<0>, C4<0>, C4<0>;
v0000017c433aae30_0 .net "S", 2 0, L_0000017c43cb3020;  alias, 1 drivers
v0000017c433ab790_0 .net *"_ivl_0", 0 0, L_0000017c43d37a40;  1 drivers
v0000017c433acc30_0 .net *"_ivl_10", 0 0, L_0000017c43d37420;  1 drivers
v0000017c433ab290_0 .net *"_ivl_20", 0 0, L_0000017c43d37c00;  1 drivers
v0000017c433ac5f0_0 .net *"_ivl_36", 0 0, L_0000017c43d37490;  1 drivers
v0000017c433abf10_0 .net "a", 2 0, L_0000017c43cb3fc0;  alias, 1 drivers
v0000017c433ac730_0 .net "b", 2 0, L_0000017c43cb3700;  alias, 1 drivers
v0000017c433aaed0_0 .net "b1", 2 0, L_0000017c43cb41a0;  1 drivers
v0000017c433abd30_0 .net "c", 0 0, L_0000017c43cb2a80;  alias, 1 drivers
v0000017c433abfb0_0 .net "cin", 0 0, L_0000017c43ced888;  1 drivers
v0000017c433ac7d0_0 .net "co", 3 0, L_0000017c43cb30c0;  1 drivers
L_0000017c43cb3660 .part L_0000017c43cb3700, 0, 1;
L_0000017c43cb2da0 .part L_0000017c43cb3fc0, 0, 1;
L_0000017c43cb37a0 .part L_0000017c43cb41a0, 0, 1;
L_0000017c43cb4880 .part L_0000017c43cb30c0, 0, 1;
L_0000017c43cb4240 .part L_0000017c43cb3700, 1, 1;
L_0000017c43cb4100 .part L_0000017c43cb3fc0, 1, 1;
L_0000017c43cb4e20 .part L_0000017c43cb41a0, 1, 1;
L_0000017c43cb3b60 .part L_0000017c43cb30c0, 1, 1;
L_0000017c43cb41a0 .concat8 [ 1 1 1 0], L_0000017c43d37a40, L_0000017c43d37420, L_0000017c43d37c00;
L_0000017c43cb5000 .part L_0000017c43cb3700, 2, 1;
L_0000017c43cb4740 .part L_0000017c43cb3fc0, 2, 1;
L_0000017c43cb46a0 .part L_0000017c43cb41a0, 2, 1;
L_0000017c43cb2bc0 .part L_0000017c43cb30c0, 2, 1;
L_0000017c43cb3020 .concat8 [ 1 1 1 0], L_0000017c43d388b0, L_0000017c43d38450, L_0000017c43d386f0;
L_0000017c43cb30c0 .concat8 [ 1 1 1 1], L_0000017c43d37490, L_0000017c43d37180, L_0000017c43d37500, L_0000017c43d38840;
L_0000017c43cb2a80 .part L_0000017c43cb30c0, 3, 1;
S_0000017c43424650 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43424c90;
 .timescale 0 0;
P_0000017c4323edc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d37a40 .functor XOR 1, L_0000017c43ced888, L_0000017c43cb3660, C4<0>, C4<0>;
v0000017c433a9d50_0 .net *"_ivl_1", 0 0, L_0000017c43cb3660;  1 drivers
S_0000017c43424010 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43424650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d37180 .functor OR 1, L_0000017c43d37ab0, L_0000017c43d384c0, C4<0>, C4<0>;
v0000017c433a8630_0 .net "S", 0 0, L_0000017c43d388b0;  1 drivers
v0000017c433aa570_0 .net "a", 0 0, L_0000017c43cb2da0;  1 drivers
v0000017c433aa610_0 .net "b", 0 0, L_0000017c43cb37a0;  1 drivers
v0000017c433a86d0_0 .net "c", 0 0, L_0000017c43d37180;  1 drivers
v0000017c433a9c10_0 .net "carry_1", 0 0, L_0000017c43d37ab0;  1 drivers
v0000017c433a9030_0 .net "carry_2", 0 0, L_0000017c43d384c0;  1 drivers
v0000017c433aa6b0_0 .net "cin", 0 0, L_0000017c43cb4880;  1 drivers
v0000017c433a8950_0 .net "sum_1", 0 0, L_0000017c43d380d0;  1 drivers
S_0000017c434247e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43424010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d380d0 .functor XOR 1, L_0000017c43cb2da0, L_0000017c43cb37a0, C4<0>, C4<0>;
L_0000017c43d37ab0 .functor AND 1, L_0000017c43cb2da0, L_0000017c43cb37a0, C4<1>, C4<1>;
v0000017c433a92b0_0 .net "S", 0 0, L_0000017c43d380d0;  alias, 1 drivers
v0000017c433a8c70_0 .net "a", 0 0, L_0000017c43cb2da0;  alias, 1 drivers
v0000017c433a9b70_0 .net "b", 0 0, L_0000017c43cb37a0;  alias, 1 drivers
v0000017c433a8270_0 .net "c", 0 0, L_0000017c43d37ab0;  alias, 1 drivers
S_0000017c434236b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43424010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d388b0 .functor XOR 1, L_0000017c43d380d0, L_0000017c43cb4880, C4<0>, C4<0>;
L_0000017c43d384c0 .functor AND 1, L_0000017c43d380d0, L_0000017c43cb4880, C4<1>, C4<1>;
v0000017c433aa390_0 .net "S", 0 0, L_0000017c43d388b0;  alias, 1 drivers
v0000017c433a98f0_0 .net "a", 0 0, L_0000017c43d380d0;  alias, 1 drivers
v0000017c433a81d0_0 .net "b", 0 0, L_0000017c43cb4880;  alias, 1 drivers
v0000017c433a8310_0 .net "c", 0 0, L_0000017c43d384c0;  alias, 1 drivers
S_0000017c43424330 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43424c90;
 .timescale 0 0;
P_0000017c4323ef80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d37420 .functor XOR 1, L_0000017c43ced888, L_0000017c43cb4240, C4<0>, C4<0>;
v0000017c433abe70_0 .net *"_ivl_1", 0 0, L_0000017c43cb4240;  1 drivers
S_0000017c43420960 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43424330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d37500 .functor OR 1, L_0000017c43d37b20, L_0000017c43d38ca0, C4<0>, C4<0>;
v0000017c433a9210_0 .net "S", 0 0, L_0000017c43d38450;  1 drivers
v0000017c433aa750_0 .net "a", 0 0, L_0000017c43cb4100;  1 drivers
v0000017c433a9fd0_0 .net "b", 0 0, L_0000017c43cb4e20;  1 drivers
v0000017c433aa070_0 .net "c", 0 0, L_0000017c43d37500;  1 drivers
v0000017c433aa1b0_0 .net "carry_1", 0 0, L_0000017c43d37b20;  1 drivers
v0000017c433abb50_0 .net "carry_2", 0 0, L_0000017c43d38ca0;  1 drivers
v0000017c433ab010_0 .net "cin", 0 0, L_0000017c43cb3b60;  1 drivers
v0000017c433aad90_0 .net "sum_1", 0 0, L_0000017c43d38530;  1 drivers
S_0000017c43422bc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43420960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38530 .functor XOR 1, L_0000017c43cb4100, L_0000017c43cb4e20, C4<0>, C4<0>;
L_0000017c43d37b20 .functor AND 1, L_0000017c43cb4100, L_0000017c43cb4e20, C4<1>, C4<1>;
v0000017c433a8ef0_0 .net "S", 0 0, L_0000017c43d38530;  alias, 1 drivers
v0000017c433a90d0_0 .net "a", 0 0, L_0000017c43cb4100;  alias, 1 drivers
v0000017c433a9df0_0 .net "b", 0 0, L_0000017c43cb4e20;  alias, 1 drivers
v0000017c433a9e90_0 .net "c", 0 0, L_0000017c43d37b20;  alias, 1 drivers
S_0000017c43422a30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43420960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38450 .functor XOR 1, L_0000017c43d38530, L_0000017c43cb3b60, C4<0>, C4<0>;
L_0000017c43d38ca0 .functor AND 1, L_0000017c43d38530, L_0000017c43cb3b60, C4<1>, C4<1>;
v0000017c433a8450_0 .net "S", 0 0, L_0000017c43d38450;  alias, 1 drivers
v0000017c433a8f90_0 .net "a", 0 0, L_0000017c43d38530;  alias, 1 drivers
v0000017c433a8770_0 .net "b", 0 0, L_0000017c43cb3b60;  alias, 1 drivers
v0000017c433a9170_0 .net "c", 0 0, L_0000017c43d38ca0;  alias, 1 drivers
S_0000017c43421130 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43424c90;
 .timescale 0 0;
P_0000017c4323f2c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d37c00 .functor XOR 1, L_0000017c43ced888, L_0000017c43cb5000, C4<0>, C4<0>;
v0000017c433ac410_0 .net *"_ivl_1", 0 0, L_0000017c43cb5000;  1 drivers
S_0000017c4341f830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43421130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d38840 .functor OR 1, L_0000017c43d38a70, L_0000017c43d37dc0, C4<0>, C4<0>;
v0000017c433abdd0_0 .net "S", 0 0, L_0000017c43d386f0;  1 drivers
v0000017c433ab650_0 .net "a", 0 0, L_0000017c43cb4740;  1 drivers
v0000017c433aacf0_0 .net "b", 0 0, L_0000017c43cb46a0;  1 drivers
v0000017c433abc90_0 .net "c", 0 0, L_0000017c43d38840;  1 drivers
v0000017c433ab0b0_0 .net "carry_1", 0 0, L_0000017c43d38a70;  1 drivers
v0000017c433ac690_0 .net "carry_2", 0 0, L_0000017c43d37dc0;  1 drivers
v0000017c433ac4b0_0 .net "cin", 0 0, L_0000017c43cb2bc0;  1 drivers
v0000017c433ab330_0 .net "sum_1", 0 0, L_0000017c43d37d50;  1 drivers
S_0000017c43421900 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4341f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d37d50 .functor XOR 1, L_0000017c43cb4740, L_0000017c43cb46a0, C4<0>, C4<0>;
L_0000017c43d38a70 .functor AND 1, L_0000017c43cb4740, L_0000017c43cb46a0, C4<1>, C4<1>;
v0000017c433aca50_0 .net "S", 0 0, L_0000017c43d37d50;  alias, 1 drivers
v0000017c433acb90_0 .net "a", 0 0, L_0000017c43cb4740;  alias, 1 drivers
v0000017c433acaf0_0 .net "b", 0 0, L_0000017c43cb46a0;  alias, 1 drivers
v0000017c433aabb0_0 .net "c", 0 0, L_0000017c43d38a70;  alias, 1 drivers
S_0000017c434252d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4341f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d386f0 .functor XOR 1, L_0000017c43d37d50, L_0000017c43cb2bc0, C4<0>, C4<0>;
L_0000017c43d37dc0 .functor AND 1, L_0000017c43d37d50, L_0000017c43cb2bc0, C4<1>, C4<1>;
v0000017c433aaa70_0 .net "S", 0 0, L_0000017c43d386f0;  alias, 1 drivers
v0000017c433ac0f0_0 .net "a", 0 0, L_0000017c43d37d50;  alias, 1 drivers
v0000017c433ac550_0 .net "b", 0 0, L_0000017c43cb2bc0;  alias, 1 drivers
v0000017c433ac230_0 .net "c", 0 0, L_0000017c43d37dc0;  alias, 1 drivers
S_0000017c43422d50 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f040 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43ceda38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d39d40 .functor BUFZ 1, L_0000017c43ceda38, C4<0>, C4<0>, C4<0>;
v0000017c433ad3b0_0 .net "S", 4 0, L_0000017c43cb5820;  alias, 1 drivers
v0000017c433ad450_0 .net *"_ivl_0", 0 0, L_0000017c43d39330;  1 drivers
v0000017c433ad4f0_0 .net *"_ivl_10", 0 0, L_0000017c43d3a750;  1 drivers
v0000017c433ad630_0 .net *"_ivl_20", 0 0, L_0000017c43d39800;  1 drivers
v0000017c433ad8b0_0 .net *"_ivl_30", 0 0, L_0000017c43d396b0;  1 drivers
v0000017c433ad950_0 .net *"_ivl_40", 0 0, L_0000017c43d39e90;  1 drivers
v0000017c433adc70_0 .net *"_ivl_56", 0 0, L_0000017c43d39d40;  1 drivers
v0000017c433ad9f0_0 .net "a", 4 0, L_0000017c43cb2940;  alias, 1 drivers
v0000017c433ae030_0 .net "b", 4 0, L_0000017c43cb3c00;  alias, 1 drivers
v0000017c433ae0d0_0 .net "b1", 4 0, L_0000017c43cb5be0;  1 drivers
v0000017c433ae170_0 .net "c", 0 0, L_0000017c43cb5140;  alias, 1 drivers
v0000017c433b12d0_0 .net "cin", 0 0, L_0000017c43ceda38;  1 drivers
v0000017c433b0e70_0 .net "co", 5 0, L_0000017c43cb6a40;  1 drivers
L_0000017c43cb2c60 .part L_0000017c43cb3c00, 0, 1;
L_0000017c43cb4920 .part L_0000017c43cb2940, 0, 1;
L_0000017c43cb49c0 .part L_0000017c43cb5be0, 0, 1;
L_0000017c43cb4b00 .part L_0000017c43cb6a40, 0, 1;
L_0000017c43cb5c80 .part L_0000017c43cb3c00, 1, 1;
L_0000017c43cb5320 .part L_0000017c43cb2940, 1, 1;
L_0000017c43cb5e60 .part L_0000017c43cb5be0, 1, 1;
L_0000017c43cb69a0 .part L_0000017c43cb6a40, 1, 1;
L_0000017c43cb6040 .part L_0000017c43cb3c00, 2, 1;
L_0000017c43cb5aa0 .part L_0000017c43cb2940, 2, 1;
L_0000017c43cb7760 .part L_0000017c43cb5be0, 2, 1;
L_0000017c43cb71c0 .part L_0000017c43cb6a40, 2, 1;
L_0000017c43cb65e0 .part L_0000017c43cb3c00, 3, 1;
L_0000017c43cb76c0 .part L_0000017c43cb2940, 3, 1;
L_0000017c43cb5500 .part L_0000017c43cb5be0, 3, 1;
L_0000017c43cb73a0 .part L_0000017c43cb6a40, 3, 1;
LS_0000017c43cb5be0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d39330, L_0000017c43d3a750, L_0000017c43d39800, L_0000017c43d396b0;
LS_0000017c43cb5be0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d39e90;
L_0000017c43cb5be0 .concat8 [ 4 1 0 0], LS_0000017c43cb5be0_0_0, LS_0000017c43cb5be0_0_4;
L_0000017c43cb5d20 .part L_0000017c43cb3c00, 4, 1;
L_0000017c43cb5dc0 .part L_0000017c43cb2940, 4, 1;
L_0000017c43cb6b80 .part L_0000017c43cb5be0, 4, 1;
L_0000017c43cb6220 .part L_0000017c43cb6a40, 4, 1;
LS_0000017c43cb5820_0_0 .concat8 [ 1 1 1 1], L_0000017c43d39020, L_0000017c43d39b10, L_0000017c43d39bf0, L_0000017c43d38d10;
LS_0000017c43cb5820_0_4 .concat8 [ 1 0 0 0], L_0000017c43d39a30;
L_0000017c43cb5820 .concat8 [ 4 1 0 0], LS_0000017c43cb5820_0_0, LS_0000017c43cb5820_0_4;
LS_0000017c43cb6a40_0_0 .concat8 [ 1 1 1 1], L_0000017c43d39d40, L_0000017c43d39950, L_0000017c43d393a0, L_0000017c43d39640;
LS_0000017c43cb6a40_0_4 .concat8 [ 1 1 0 0], L_0000017c43d399c0, L_0000017c43d39090;
L_0000017c43cb6a40 .concat8 [ 4 2 0 0], LS_0000017c43cb6a40_0_0, LS_0000017c43cb6a40_0_4;
L_0000017c43cb5140 .part L_0000017c43cb6a40, 5, 1;
S_0000017c43423390 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43422d50;
 .timescale 0 0;
P_0000017c4323f000 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d39330 .functor XOR 1, L_0000017c43ceda38, L_0000017c43cb2c60, C4<0>, C4<0>;
v0000017c433ace10_0 .net *"_ivl_1", 0 0, L_0000017c43cb2c60;  1 drivers
S_0000017c43420c80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43423390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d39950 .functor OR 1, L_0000017c43d39f70, L_0000017c43d39480, C4<0>, C4<0>;
v0000017c433ac370_0 .net "S", 0 0, L_0000017c43d39020;  1 drivers
v0000017c433ac9b0_0 .net "a", 0 0, L_0000017c43cb4920;  1 drivers
v0000017c433accd0_0 .net "b", 0 0, L_0000017c43cb49c0;  1 drivers
v0000017c433ab470_0 .net "c", 0 0, L_0000017c43d39950;  1 drivers
v0000017c433acf50_0 .net "carry_1", 0 0, L_0000017c43d39f70;  1 drivers
v0000017c433ab150_0 .net "carry_2", 0 0, L_0000017c43d39480;  1 drivers
v0000017c433aaf70_0 .net "cin", 0 0, L_0000017c43cb4b00;  1 drivers
v0000017c433acd70_0 .net "sum_1", 0 0, L_0000017c43d38fb0;  1 drivers
S_0000017c434223f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43420c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38fb0 .functor XOR 1, L_0000017c43cb4920, L_0000017c43cb49c0, C4<0>, C4<0>;
L_0000017c43d39f70 .functor AND 1, L_0000017c43cb4920, L_0000017c43cb49c0, C4<1>, C4<1>;
v0000017c433ac870_0 .net "S", 0 0, L_0000017c43d38fb0;  alias, 1 drivers
v0000017c433ab510_0 .net "a", 0 0, L_0000017c43cb4920;  alias, 1 drivers
v0000017c433ac910_0 .net "b", 0 0, L_0000017c43cb49c0;  alias, 1 drivers
v0000017c433ac190_0 .net "c", 0 0, L_0000017c43d39f70;  alias, 1 drivers
S_0000017c43425460 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43420c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39020 .functor XOR 1, L_0000017c43d38fb0, L_0000017c43cb4b00, C4<0>, C4<0>;
L_0000017c43d39480 .functor AND 1, L_0000017c43d38fb0, L_0000017c43cb4b00, C4<1>, C4<1>;
v0000017c433ac050_0 .net "S", 0 0, L_0000017c43d39020;  alias, 1 drivers
v0000017c433ab3d0_0 .net "a", 0 0, L_0000017c43d38fb0;  alias, 1 drivers
v0000017c433ac2d0_0 .net "b", 0 0, L_0000017c43cb4b00;  alias, 1 drivers
v0000017c433ab5b0_0 .net "c", 0 0, L_0000017c43d39480;  alias, 1 drivers
S_0000017c43423e80 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43422d50;
 .timescale 0 0;
P_0000017c4323e700 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3a750 .functor XOR 1, L_0000017c43ceda38, L_0000017c43cb5c80, C4<0>, C4<0>;
v0000017c433af750_0 .net *"_ivl_1", 0 0, L_0000017c43cb5c80;  1 drivers
S_0000017c434207d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43423e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d393a0 .functor OR 1, L_0000017c43d3a4b0, L_0000017c43d3a2f0, C4<0>, C4<0>;
v0000017c433ab8d0_0 .net "S", 0 0, L_0000017c43d39b10;  1 drivers
v0000017c433aa930_0 .net "a", 0 0, L_0000017c43cb5320;  1 drivers
v0000017c433ab970_0 .net "b", 0 0, L_0000017c43cb5e60;  1 drivers
v0000017c433aa9d0_0 .net "c", 0 0, L_0000017c43d393a0;  1 drivers
v0000017c433aba10_0 .net "carry_1", 0 0, L_0000017c43d3a4b0;  1 drivers
v0000017c433abab0_0 .net "carry_2", 0 0, L_0000017c43d3a2f0;  1 drivers
v0000017c433abbf0_0 .net "cin", 0 0, L_0000017c43cb69a0;  1 drivers
v0000017c433add10_0 .net "sum_1", 0 0, L_0000017c43d39aa0;  1 drivers
S_0000017c434255f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434207d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39aa0 .functor XOR 1, L_0000017c43cb5320, L_0000017c43cb5e60, C4<0>, C4<0>;
L_0000017c43d3a4b0 .functor AND 1, L_0000017c43cb5320, L_0000017c43cb5e60, C4<1>, C4<1>;
v0000017c433aab10_0 .net "S", 0 0, L_0000017c43d39aa0;  alias, 1 drivers
v0000017c433aceb0_0 .net "a", 0 0, L_0000017c43cb5320;  alias, 1 drivers
v0000017c433ab6f0_0 .net "b", 0 0, L_0000017c43cb5e60;  alias, 1 drivers
v0000017c433ab1f0_0 .net "c", 0 0, L_0000017c43d3a4b0;  alias, 1 drivers
S_0000017c4341fb50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434207d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39b10 .functor XOR 1, L_0000017c43d39aa0, L_0000017c43cb69a0, C4<0>, C4<0>;
L_0000017c43d3a2f0 .functor AND 1, L_0000017c43d39aa0, L_0000017c43cb69a0, C4<1>, C4<1>;
v0000017c433acff0_0 .net "S", 0 0, L_0000017c43d39b10;  alias, 1 drivers
v0000017c433aac50_0 .net "a", 0 0, L_0000017c43d39aa0;  alias, 1 drivers
v0000017c433ad090_0 .net "b", 0 0, L_0000017c43cb69a0;  alias, 1 drivers
v0000017c433ab830_0 .net "c", 0 0, L_0000017c43d3a2f0;  alias, 1 drivers
S_0000017c434228a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43422d50;
 .timescale 0 0;
P_0000017c4323f0c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d39800 .functor XOR 1, L_0000017c43ceda38, L_0000017c43cb6040, C4<0>, C4<0>;
v0000017c433aead0_0 .net *"_ivl_1", 0 0, L_0000017c43cb6040;  1 drivers
S_0000017c43424fb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434228a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d39640 .functor OR 1, L_0000017c43d3a210, L_0000017c43d391e0, C4<0>, C4<0>;
v0000017c433ae210_0 .net "S", 0 0, L_0000017c43d39bf0;  1 drivers
v0000017c433ae2b0_0 .net "a", 0 0, L_0000017c43cb5aa0;  1 drivers
v0000017c433ad770_0 .net "b", 0 0, L_0000017c43cb7760;  1 drivers
v0000017c433ae670_0 .net "c", 0 0, L_0000017c43d39640;  1 drivers
v0000017c433addb0_0 .net "carry_1", 0 0, L_0000017c43d3a210;  1 drivers
v0000017c433aecb0_0 .net "carry_2", 0 0, L_0000017c43d391e0;  1 drivers
v0000017c433adef0_0 .net "cin", 0 0, L_0000017c43cb71c0;  1 drivers
v0000017c433ae850_0 .net "sum_1", 0 0, L_0000017c43d39b80;  1 drivers
S_0000017c43423840 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43424fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39b80 .functor XOR 1, L_0000017c43cb5aa0, L_0000017c43cb7760, C4<0>, C4<0>;
L_0000017c43d3a210 .functor AND 1, L_0000017c43cb5aa0, L_0000017c43cb7760, C4<1>, C4<1>;
v0000017c433ada90_0 .net "S", 0 0, L_0000017c43d39b80;  alias, 1 drivers
v0000017c433ae990_0 .net "a", 0 0, L_0000017c43cb5aa0;  alias, 1 drivers
v0000017c433ad6d0_0 .net "b", 0 0, L_0000017c43cb7760;  alias, 1 drivers
v0000017c433ae3f0_0 .net "c", 0 0, L_0000017c43d3a210;  alias, 1 drivers
S_0000017c43420af0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43424fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39bf0 .functor XOR 1, L_0000017c43d39b80, L_0000017c43cb71c0, C4<0>, C4<0>;
L_0000017c43d391e0 .functor AND 1, L_0000017c43d39b80, L_0000017c43cb71c0, C4<1>, C4<1>;
v0000017c433af110_0 .net "S", 0 0, L_0000017c43d39bf0;  alias, 1 drivers
v0000017c433ade50_0 .net "a", 0 0, L_0000017c43d39b80;  alias, 1 drivers
v0000017c433aea30_0 .net "b", 0 0, L_0000017c43cb71c0;  alias, 1 drivers
v0000017c433ae5d0_0 .net "c", 0 0, L_0000017c43d391e0;  alias, 1 drivers
S_0000017c43420000 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43422d50;
 .timescale 0 0;
P_0000017c4323eb80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d396b0 .functor XOR 1, L_0000017c43ceda38, L_0000017c43cb65e0, C4<0>, C4<0>;
v0000017c433ad1d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb65e0;  1 drivers
S_0000017c43420e10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43420000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d399c0 .functor OR 1, L_0000017c43d39fe0, L_0000017c43d39410, C4<0>, C4<0>;
v0000017c433ae710_0 .net "S", 0 0, L_0000017c43d38d10;  1 drivers
v0000017c433aeb70_0 .net "a", 0 0, L_0000017c43cb76c0;  1 drivers
v0000017c433af250_0 .net "b", 0 0, L_0000017c43cb5500;  1 drivers
v0000017c433af570_0 .net "c", 0 0, L_0000017c43d399c0;  1 drivers
v0000017c433ae490_0 .net "carry_1", 0 0, L_0000017c43d39fe0;  1 drivers
v0000017c433ae530_0 .net "carry_2", 0 0, L_0000017c43d39410;  1 drivers
v0000017c433aec10_0 .net "cin", 0 0, L_0000017c43cb73a0;  1 drivers
v0000017c433ae7b0_0 .net "sum_1", 0 0, L_0000017c43d3a8a0;  1 drivers
S_0000017c43422580 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43420e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3a8a0 .functor XOR 1, L_0000017c43cb76c0, L_0000017c43cb5500, C4<0>, C4<0>;
L_0000017c43d39fe0 .functor AND 1, L_0000017c43cb76c0, L_0000017c43cb5500, C4<1>, C4<1>;
v0000017c433af390_0 .net "S", 0 0, L_0000017c43d3a8a0;  alias, 1 drivers
v0000017c433ad590_0 .net "a", 0 0, L_0000017c43cb76c0;  alias, 1 drivers
v0000017c433ad310_0 .net "b", 0 0, L_0000017c43cb5500;  alias, 1 drivers
v0000017c433af7f0_0 .net "c", 0 0, L_0000017c43d39fe0;  alias, 1 drivers
S_0000017c43423520 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43420e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38d10 .functor XOR 1, L_0000017c43d3a8a0, L_0000017c43cb73a0, C4<0>, C4<0>;
L_0000017c43d39410 .functor AND 1, L_0000017c43d3a8a0, L_0000017c43cb73a0, C4<1>, C4<1>;
v0000017c433adbd0_0 .net "S", 0 0, L_0000017c43d38d10;  alias, 1 drivers
v0000017c433aefd0_0 .net "a", 0 0, L_0000017c43d3a8a0;  alias, 1 drivers
v0000017c433af1b0_0 .net "b", 0 0, L_0000017c43cb73a0;  alias, 1 drivers
v0000017c433ae350_0 .net "c", 0 0, L_0000017c43d39410;  alias, 1 drivers
S_0000017c434239d0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43422d50;
 .timescale 0 0;
P_0000017c4323f100 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d39e90 .functor XOR 1, L_0000017c43ceda38, L_0000017c43cb5d20, C4<0>, C4<0>;
v0000017c433ad810_0 .net *"_ivl_1", 0 0, L_0000017c43cb5d20;  1 drivers
S_0000017c43424970 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434239d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d39090 .functor OR 1, L_0000017c43d39f00, L_0000017c43d39560, C4<0>, C4<0>;
v0000017c433ae8f0_0 .net "S", 0 0, L_0000017c43d39a30;  1 drivers
v0000017c433af070_0 .net "a", 0 0, L_0000017c43cb5dc0;  1 drivers
v0000017c433af4d0_0 .net "b", 0 0, L_0000017c43cb6b80;  1 drivers
v0000017c433af610_0 .net "c", 0 0, L_0000017c43d39090;  1 drivers
v0000017c433af6b0_0 .net "carry_1", 0 0, L_0000017c43d39f00;  1 drivers
v0000017c433af890_0 .net "carry_2", 0 0, L_0000017c43d39560;  1 drivers
v0000017c433ad130_0 .net "cin", 0 0, L_0000017c43cb6220;  1 drivers
v0000017c433ad270_0 .net "sum_1", 0 0, L_0000017c43d38d80;  1 drivers
S_0000017c43423200 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43424970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38d80 .functor XOR 1, L_0000017c43cb5dc0, L_0000017c43cb6b80, C4<0>, C4<0>;
L_0000017c43d39f00 .functor AND 1, L_0000017c43cb5dc0, L_0000017c43cb6b80, C4<1>, C4<1>;
v0000017c433af430_0 .net "S", 0 0, L_0000017c43d38d80;  alias, 1 drivers
v0000017c433af2f0_0 .net "a", 0 0, L_0000017c43cb5dc0;  alias, 1 drivers
v0000017c433aed50_0 .net "b", 0 0, L_0000017c43cb6b80;  alias, 1 drivers
v0000017c433adf90_0 .net "c", 0 0, L_0000017c43d39f00;  alias, 1 drivers
S_0000017c43422ee0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43424970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39a30 .functor XOR 1, L_0000017c43d38d80, L_0000017c43cb6220, C4<0>, C4<0>;
L_0000017c43d39560 .functor AND 1, L_0000017c43d38d80, L_0000017c43cb6220, C4<1>, C4<1>;
v0000017c433aedf0_0 .net "S", 0 0, L_0000017c43d39a30;  alias, 1 drivers
v0000017c433aee90_0 .net "a", 0 0, L_0000017c43d38d80;  alias, 1 drivers
v0000017c433adb30_0 .net "b", 0 0, L_0000017c43cb6220;  alias, 1 drivers
v0000017c433aef30_0 .net "c", 0 0, L_0000017c43d39560;  alias, 1 drivers
S_0000017c434212c0 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323ee00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43ceda80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3c3c0 .functor BUFZ 1, L_0000017c43ceda80, C4<0>, C4<0>, C4<0>;
v0000017c434425d0_0 .net "S", 4 0, L_0000017c43cb7260;  alias, 1 drivers
v0000017c43443250_0 .net *"_ivl_0", 0 0, L_0000017c43d3a360;  1 drivers
v0000017c43442170_0 .net *"_ivl_10", 0 0, L_0000017c43d3a600;  1 drivers
v0000017c434427b0_0 .net *"_ivl_20", 0 0, L_0000017c43d39e20;  1 drivers
v0000017c43441ef0_0 .net *"_ivl_30", 0 0, L_0000017c43d3a6e0;  1 drivers
v0000017c434437f0_0 .net *"_ivl_40", 0 0, L_0000017c43d3a830;  1 drivers
v0000017c43443610_0 .net *"_ivl_56", 0 0, L_0000017c43d3c3c0;  1 drivers
v0000017c43442850_0 .net "a", 4 0, L_0000017c43cb5820;  alias, 1 drivers
v0000017c43442f30_0 .net "b", 4 0, o0000017c433d3628;  alias, 0 drivers
v0000017c43443390_0 .net "b1", 4 0, L_0000017c43cb7080;  1 drivers
v0000017c43441130_0 .net "c", 0 0, L_0000017c43cb5780;  alias, 1 drivers
v0000017c434428f0_0 .net "cin", 0 0, L_0000017c43ceda80;  1 drivers
v0000017c43443110_0 .net "co", 5 0, L_0000017c43cb6f40;  1 drivers
L_0000017c43cb56e0 .part o0000017c433d3628, 0, 1;
L_0000017c43cb5960 .part L_0000017c43cb5820, 0, 1;
L_0000017c43cb6c20 .part L_0000017c43cb7080, 0, 1;
L_0000017c43cb6ae0 .part L_0000017c43cb6f40, 0, 1;
L_0000017c43cb5f00 .part o0000017c433d3628, 1, 1;
L_0000017c43cb64a0 .part L_0000017c43cb5820, 1, 1;
L_0000017c43cb7800 .part L_0000017c43cb7080, 1, 1;
L_0000017c43cb5fa0 .part L_0000017c43cb6f40, 1, 1;
L_0000017c43cb6360 .part o0000017c433d3628, 2, 1;
L_0000017c43cb6cc0 .part L_0000017c43cb5820, 2, 1;
L_0000017c43cb6d60 .part L_0000017c43cb7080, 2, 1;
L_0000017c43cb60e0 .part L_0000017c43cb6f40, 2, 1;
L_0000017c43cb6180 .part o0000017c433d3628, 3, 1;
L_0000017c43cb62c0 .part L_0000017c43cb5820, 3, 1;
L_0000017c43cb53c0 .part L_0000017c43cb7080, 3, 1;
L_0000017c43cb6400 .part L_0000017c43cb6f40, 3, 1;
LS_0000017c43cb7080_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3a360, L_0000017c43d3a600, L_0000017c43d39e20, L_0000017c43d3a6e0;
LS_0000017c43cb7080_0_4 .concat8 [ 1 0 0 0], L_0000017c43d3a830;
L_0000017c43cb7080 .concat8 [ 4 1 0 0], LS_0000017c43cb7080_0_0, LS_0000017c43cb7080_0_4;
L_0000017c43cb5a00 .part o0000017c433d3628, 4, 1;
L_0000017c43cb6e00 .part L_0000017c43cb5820, 4, 1;
L_0000017c43cb6fe0 .part L_0000017c43cb7080, 4, 1;
L_0000017c43cb7120 .part L_0000017c43cb6f40, 4, 1;
LS_0000017c43cb7260_0_0 .concat8 [ 1 1 1 1], L_0000017c43d38e60, L_0000017c43d3a130, L_0000017c43d3a0c0, L_0000017c43d3ad70;
LS_0000017c43cb7260_0_4 .concat8 [ 1 0 0 0], L_0000017c43d3abb0;
L_0000017c43cb7260 .concat8 [ 4 1 0 0], LS_0000017c43cb7260_0_0, LS_0000017c43cb7260_0_4;
LS_0000017c43cb6f40_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3c3c0, L_0000017c43d39250, L_0000017c43d39db0, L_0000017c43d3a670;
LS_0000017c43cb6f40_0_4 .concat8 [ 1 1 0 0], L_0000017c43d3b320, L_0000017c43d3be80;
L_0000017c43cb6f40 .concat8 [ 4 2 0 0], LS_0000017c43cb6f40_0_0, LS_0000017c43cb6f40_0_4;
L_0000017c43cb5780 .part L_0000017c43cb6f40, 5, 1;
S_0000017c43420640 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434212c0;
 .timescale 0 0;
P_0000017c4323e900 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3a360 .functor XOR 1, L_0000017c43ceda80, L_0000017c43cb56e0, C4<0>, C4<0>;
v0000017c433b0d30_0 .net *"_ivl_1", 0 0, L_0000017c43cb56e0;  1 drivers
S_0000017c43420fa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43420640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d39250 .functor OR 1, L_0000017c43d3a440, L_0000017c43d3a7c0, C4<0>, C4<0>;
v0000017c433b0c90_0 .net "S", 0 0, L_0000017c43d38e60;  1 drivers
v0000017c433b0150_0 .net "a", 0 0, L_0000017c43cb5960;  1 drivers
v0000017c433b1f50_0 .net "b", 0 0, L_0000017c43cb6c20;  1 drivers
v0000017c433b0330_0 .net "c", 0 0, L_0000017c43d39250;  1 drivers
v0000017c433b03d0_0 .net "carry_1", 0 0, L_0000017c43d3a440;  1 drivers
v0000017c433b0470_0 .net "carry_2", 0 0, L_0000017c43d3a7c0;  1 drivers
v0000017c433b1af0_0 .net "cin", 0 0, L_0000017c43cb6ae0;  1 drivers
v0000017c433b0510_0 .net "sum_1", 0 0, L_0000017c43d38df0;  1 drivers
S_0000017c43425780 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43420fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38df0 .functor XOR 1, L_0000017c43cb5960, L_0000017c43cb6c20, C4<0>, C4<0>;
L_0000017c43d3a440 .functor AND 1, L_0000017c43cb5960, L_0000017c43cb6c20, C4<1>, C4<1>;
v0000017c433afbb0_0 .net "S", 0 0, L_0000017c43d38df0;  alias, 1 drivers
v0000017c433b0290_0 .net "a", 0 0, L_0000017c43cb5960;  alias, 1 drivers
v0000017c433b19b0_0 .net "b", 0 0, L_0000017c43cb6c20;  alias, 1 drivers
v0000017c433b15f0_0 .net "c", 0 0, L_0000017c43d3a440;  alias, 1 drivers
S_0000017c43425910 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43420fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38e60 .functor XOR 1, L_0000017c43d38df0, L_0000017c43cb6ae0, C4<0>, C4<0>;
L_0000017c43d3a7c0 .functor AND 1, L_0000017c43d38df0, L_0000017c43cb6ae0, C4<1>, C4<1>;
v0000017c433b10f0_0 .net "S", 0 0, L_0000017c43d38e60;  alias, 1 drivers
v0000017c433b17d0_0 .net "a", 0 0, L_0000017c43d38df0;  alias, 1 drivers
v0000017c433b1410_0 .net "b", 0 0, L_0000017c43cb6ae0;  alias, 1 drivers
v0000017c433b0bf0_0 .net "c", 0 0, L_0000017c43d3a7c0;  alias, 1 drivers
S_0000017c43424b00 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434212c0;
 .timescale 0 0;
P_0000017c4323f1c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3a600 .functor XOR 1, L_0000017c43ceda80, L_0000017c43cb5f00, C4<0>, C4<0>;
v0000017c433b0fb0_0 .net *"_ivl_1", 0 0, L_0000017c43cb5f00;  1 drivers
S_0000017c43423b60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43424b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d39db0 .functor OR 1, L_0000017c43d3a520, L_0000017c43d39c60, C4<0>, C4<0>;
v0000017c433b1b90_0 .net "S", 0 0, L_0000017c43d3a130;  1 drivers
v0000017c433b0dd0_0 .net "a", 0 0, L_0000017c43cb64a0;  1 drivers
v0000017c433b0650_0 .net "b", 0 0, L_0000017c43cb7800;  1 drivers
v0000017c433b1c30_0 .net "c", 0 0, L_0000017c43d39db0;  1 drivers
v0000017c433b1370_0 .net "carry_1", 0 0, L_0000017c43d3a520;  1 drivers
v0000017c433b06f0_0 .net "carry_2", 0 0, L_0000017c43d39c60;  1 drivers
v0000017c433b1e10_0 .net "cin", 0 0, L_0000017c43cb5fa0;  1 drivers
v0000017c433b1eb0_0 .net "sum_1", 0 0, L_0000017c43d39100;  1 drivers
S_0000017c43423cf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43423b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39100 .functor XOR 1, L_0000017c43cb64a0, L_0000017c43cb7800, C4<0>, C4<0>;
L_0000017c43d3a520 .functor AND 1, L_0000017c43cb64a0, L_0000017c43cb7800, C4<1>, C4<1>;
v0000017c433b1cd0_0 .net "S", 0 0, L_0000017c43d39100;  alias, 1 drivers
v0000017c433b0b50_0 .net "a", 0 0, L_0000017c43cb64a0;  alias, 1 drivers
v0000017c433b1690_0 .net "b", 0 0, L_0000017c43cb7800;  alias, 1 drivers
v0000017c433b0f10_0 .net "c", 0 0, L_0000017c43d3a520;  alias, 1 drivers
S_0000017c43422710 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43423b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3a130 .functor XOR 1, L_0000017c43d39100, L_0000017c43cb5fa0, C4<0>, C4<0>;
L_0000017c43d39c60 .functor AND 1, L_0000017c43d39100, L_0000017c43cb5fa0, C4<1>, C4<1>;
v0000017c433b05b0_0 .net "S", 0 0, L_0000017c43d3a130;  alias, 1 drivers
v0000017c433afe30_0 .net "a", 0 0, L_0000017c43d39100;  alias, 1 drivers
v0000017c433b1550_0 .net "b", 0 0, L_0000017c43cb5fa0;  alias, 1 drivers
v0000017c433b1190_0 .net "c", 0 0, L_0000017c43d39c60;  alias, 1 drivers
S_0000017c434241a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434212c0;
 .timescale 0 0;
P_0000017c4323f140 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d39e20 .functor XOR 1, L_0000017c43ceda80, L_0000017c43cb6360, C4<0>, C4<0>;
v0000017c433b08d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb6360;  1 drivers
S_0000017c434244c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434241a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3a670 .functor OR 1, L_0000017c43d3a3d0, L_0000017c43d3a1a0, C4<0>, C4<0>;
v0000017c433b1910_0 .net "S", 0 0, L_0000017c43d3a0c0;  1 drivers
v0000017c433b01f0_0 .net "a", 0 0, L_0000017c43cb6cc0;  1 drivers
v0000017c433b1730_0 .net "b", 0 0, L_0000017c43cb6d60;  1 drivers
v0000017c433afb10_0 .net "c", 0 0, L_0000017c43d3a670;  1 drivers
v0000017c433b1a50_0 .net "carry_1", 0 0, L_0000017c43d3a3d0;  1 drivers
v0000017c433af9d0_0 .net "carry_2", 0 0, L_0000017c43d3a1a0;  1 drivers
v0000017c433b0830_0 .net "cin", 0 0, L_0000017c43cb60e0;  1 drivers
v0000017c433afed0_0 .net "sum_1", 0 0, L_0000017c43d3a050;  1 drivers
S_0000017c43421770 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434244c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3a050 .functor XOR 1, L_0000017c43cb6cc0, L_0000017c43cb6d60, C4<0>, C4<0>;
L_0000017c43d3a3d0 .functor AND 1, L_0000017c43cb6cc0, L_0000017c43cb6d60, C4<1>, C4<1>;
v0000017c433b1d70_0 .net "S", 0 0, L_0000017c43d3a050;  alias, 1 drivers
v0000017c433b1050_0 .net "a", 0 0, L_0000017c43cb6cc0;  alias, 1 drivers
v0000017c433b1230_0 .net "b", 0 0, L_0000017c43cb6d60;  alias, 1 drivers
v0000017c433aff70_0 .net "c", 0 0, L_0000017c43d3a3d0;  alias, 1 drivers
S_0000017c43424e20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434244c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3a0c0 .functor XOR 1, L_0000017c43d3a050, L_0000017c43cb60e0, C4<0>, C4<0>;
L_0000017c43d3a1a0 .functor AND 1, L_0000017c43d3a050, L_0000017c43cb60e0, C4<1>, C4<1>;
v0000017c433b0790_0 .net "S", 0 0, L_0000017c43d3a0c0;  alias, 1 drivers
v0000017c433b1870_0 .net "a", 0 0, L_0000017c43d3a050;  alias, 1 drivers
v0000017c433af930_0 .net "b", 0 0, L_0000017c43cb60e0;  alias, 1 drivers
v0000017c433b14b0_0 .net "c", 0 0, L_0000017c43d3a1a0;  alias, 1 drivers
S_0000017c4341f6a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434212c0;
 .timescale 0 0;
P_0000017c4323e440 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d3a6e0 .functor XOR 1, L_0000017c43ceda80, L_0000017c43cb6180, C4<0>, C4<0>;
v0000017c43443890_0 .net *"_ivl_1", 0 0, L_0000017c43cb6180;  1 drivers
S_0000017c43420320 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4341f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3b320 .functor OR 1, L_0000017c43d38f40, L_0000017c43d3ade0, C4<0>, C4<0>;
v0000017c433b0ab0_0 .net "S", 0 0, L_0000017c43d3ad70;  1 drivers
v0000017c43442710_0 .net "a", 0 0, L_0000017c43cb62c0;  1 drivers
v0000017c43441b30_0 .net "b", 0 0, L_0000017c43cb53c0;  1 drivers
v0000017c43441a90_0 .net "c", 0 0, L_0000017c43d3b320;  1 drivers
v0000017c434416d0_0 .net "carry_1", 0 0, L_0000017c43d38f40;  1 drivers
v0000017c43442490_0 .net "carry_2", 0 0, L_0000017c43d3ade0;  1 drivers
v0000017c434423f0_0 .net "cin", 0 0, L_0000017c43cb6400;  1 drivers
v0000017c43442530_0 .net "sum_1", 0 0, L_0000017c43d38ed0;  1 drivers
S_0000017c43421a90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43420320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38ed0 .functor XOR 1, L_0000017c43cb62c0, L_0000017c43cb53c0, C4<0>, C4<0>;
L_0000017c43d38f40 .functor AND 1, L_0000017c43cb62c0, L_0000017c43cb53c0, C4<1>, C4<1>;
v0000017c433afd90_0 .net "S", 0 0, L_0000017c43d38ed0;  alias, 1 drivers
v0000017c433afa70_0 .net "a", 0 0, L_0000017c43cb62c0;  alias, 1 drivers
v0000017c433b0970_0 .net "b", 0 0, L_0000017c43cb53c0;  alias, 1 drivers
v0000017c433afc50_0 .net "c", 0 0, L_0000017c43d38f40;  alias, 1 drivers
S_0000017c43421c20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43420320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ad70 .functor XOR 1, L_0000017c43d38ed0, L_0000017c43cb6400, C4<0>, C4<0>;
L_0000017c43d3ade0 .functor AND 1, L_0000017c43d38ed0, L_0000017c43cb6400, C4<1>, C4<1>;
v0000017c433b0a10_0 .net "S", 0 0, L_0000017c43d3ad70;  alias, 1 drivers
v0000017c433b00b0_0 .net "a", 0 0, L_0000017c43d38ed0;  alias, 1 drivers
v0000017c433afcf0_0 .net "b", 0 0, L_0000017c43cb6400;  alias, 1 drivers
v0000017c433b0010_0 .net "c", 0 0, L_0000017c43d3ade0;  alias, 1 drivers
S_0000017c434204b0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434212c0;
 .timescale 0 0;
P_0000017c4323e7c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d3a830 .functor XOR 1, L_0000017c43ceda80, L_0000017c43cb5a00, C4<0>, C4<0>;
v0000017c43443750_0 .net *"_ivl_1", 0 0, L_0000017c43cb5a00;  1 drivers
S_0000017c43421db0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434204b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3be80 .functor OR 1, L_0000017c43d3c350, L_0000017c43d3b710, C4<0>, C4<0>;
v0000017c43441810_0 .net "S", 0 0, L_0000017c43d3abb0;  1 drivers
v0000017c43442d50_0 .net "a", 0 0, L_0000017c43cb6e00;  1 drivers
v0000017c434418b0_0 .net "b", 0 0, L_0000017c43cb6fe0;  1 drivers
v0000017c43442e90_0 .net "c", 0 0, L_0000017c43d3be80;  1 drivers
v0000017c43442df0_0 .net "carry_1", 0 0, L_0000017c43d3c350;  1 drivers
v0000017c434431b0_0 .net "carry_2", 0 0, L_0000017c43d3b710;  1 drivers
v0000017c43441950_0 .net "cin", 0 0, L_0000017c43cb7120;  1 drivers
v0000017c43441e50_0 .net "sum_1", 0 0, L_0000017c43d3c040;  1 drivers
S_0000017c43421f40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43421db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3c040 .functor XOR 1, L_0000017c43cb6e00, L_0000017c43cb6fe0, C4<0>, C4<0>;
L_0000017c43d3c350 .functor AND 1, L_0000017c43cb6e00, L_0000017c43cb6fe0, C4<1>, C4<1>;
v0000017c43442cb0_0 .net "S", 0 0, L_0000017c43d3c040;  alias, 1 drivers
v0000017c43441d10_0 .net "a", 0 0, L_0000017c43cb6e00;  alias, 1 drivers
v0000017c43443070_0 .net "b", 0 0, L_0000017c43cb6fe0;  alias, 1 drivers
v0000017c43441db0_0 .net "c", 0 0, L_0000017c43d3c350;  alias, 1 drivers
S_0000017c434220d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43421db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3abb0 .functor XOR 1, L_0000017c43d3c040, L_0000017c43cb7120, C4<0>, C4<0>;
L_0000017c43d3b710 .functor AND 1, L_0000017c43d3c040, L_0000017c43cb7120, C4<1>, C4<1>;
v0000017c43441bd0_0 .net "S", 0 0, L_0000017c43d3abb0;  alias, 1 drivers
v0000017c43442ad0_0 .net "a", 0 0, L_0000017c43d3c040;  alias, 1 drivers
v0000017c43442670_0 .net "b", 0 0, L_0000017c43cb7120;  alias, 1 drivers
v0000017c43441c70_0 .net "c", 0 0, L_0000017c43d3b710;  alias, 1 drivers
S_0000017c43428e30 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d38680 .functor AND 1, L_0000017c43cb4380, L_0000017c43cb3f20, C4<1>, C4<1>;
v0000017c43442a30_0 .net "X", 0 0, L_0000017c43cb4380;  alias, 1 drivers
v0000017c434432f0_0 .net "Y", 0 0, L_0000017c43cb3f20;  alias, 1 drivers
v0000017c43443430_0 .net "Z", 2 0, L_0000017c43cb3fc0;  alias, 1 drivers
L_0000017c43ced6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43441f90_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ced6d8;  1 drivers
L_0000017c43ced720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434434d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ced720;  1 drivers
v0000017c43442990_0 .net *"_ivl_9", 0 0, L_0000017c43d38680;  1 drivers
L_0000017c43cb3fc0 .concat8 [ 1 1 1 0], L_0000017c43d38680, L_0000017c43ced720, L_0000017c43ced6d8;
S_0000017c4342b090 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d37880 .functor AND 1, L_0000017c43cb3e80, L_0000017c43cb3200, C4<1>, C4<1>;
v0000017c43442030_0 .net "X", 0 0, L_0000017c43cb3e80;  alias, 1 drivers
v0000017c43442b70_0 .net "Y", 0 0, L_0000017c43cb3200;  alias, 1 drivers
v0000017c43442c10_0 .net "Z", 2 0, L_0000017c43cb3700;  alias, 1 drivers
L_0000017c43ced768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43442fd0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ced768;  1 drivers
L_0000017c43ced7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43443570_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ced7b0;  1 drivers
v0000017c434436b0_0 .net *"_ivl_9", 0 0, L_0000017c43d37880;  1 drivers
L_0000017c43cb3700 .concat8 [ 1 1 1 0], L_0000017c43d37880, L_0000017c43ced7b0, L_0000017c43ced768;
S_0000017c4342b220 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d383e0 .functor AND 1, o0000017c433d3a48, o0000017c433d3a78, C4<1>, C4<1>;
v0000017c434411d0_0 .net "X", 0 0, o0000017c433d3a48;  alias, 0 drivers
v0000017c434420d0_0 .net "Y", 0 0, o0000017c433d3a78;  alias, 0 drivers
v0000017c43441270_0 .net "Z", 2 0, L_0000017c43cb4060;  alias, 1 drivers
L_0000017c43ced7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434414f0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ced7f8;  1 drivers
L_0000017c43ced840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43441310_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ced840;  1 drivers
v0000017c43442210_0 .net *"_ivl_9", 0 0, L_0000017c43d383e0;  1 drivers
L_0000017c43cb4060 .concat8 [ 1 1 1 0], L_0000017c43d383e0, L_0000017c43ced840, L_0000017c43ced7f8;
S_0000017c4342a280 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af17d0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af1808 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af1840 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c434413b0_0 .net *"_ivl_0", 4 0, L_0000017c43cb35c0;  1 drivers
L_0000017c43ced918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43441450_0 .net *"_ivl_3", 1 0, L_0000017c43ced918;  1 drivers
v0000017c43441590_0 .net *"_ivl_6", 2 0, L_0000017c43cb3ac0;  1 drivers
L_0000017c43ced960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43441630_0 .net *"_ivl_8", 1 0, L_0000017c43ced960;  1 drivers
v0000017c43441770_0 .net "a", 2 0, L_0000017c43cb3fc0;  alias, 1 drivers
v0000017c434422b0_0 .net "a_out", 4 0, L_0000017c43cb2940;  alias, 1 drivers
L_0000017c43cb35c0 .concat [ 3 2 0 0], L_0000017c43cb3fc0, L_0000017c43ced918;
L_0000017c43cb3ac0 .part L_0000017c43cb35c0, 0, 3;
L_0000017c43cb2940 .concat [ 2 3 0 0], L_0000017c43ced960, L_0000017c43cb3ac0;
S_0000017c4342b9f0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af0120 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af0158 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af0190 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c434419f0_0 .net *"_ivl_0", 4 0, L_0000017c43cb47e0;  1 drivers
L_0000017c43ced9a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43442350_0 .net *"_ivl_3", 1 0, L_0000017c43ced9a8;  1 drivers
v0000017c43445730_0 .net *"_ivl_6", 3 0, L_0000017c43cb29e0;  1 drivers
L_0000017c43ced9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43444330_0 .net *"_ivl_8", 0 0, L_0000017c43ced9f0;  1 drivers
v0000017c43445af0_0 .net "a", 2 0, L_0000017c43cb4d80;  alias, 1 drivers
v0000017c434455f0_0 .net "a_out", 4 0, L_0000017c43cb3c00;  alias, 1 drivers
L_0000017c43cb47e0 .concat [ 3 2 0 0], L_0000017c43cb4d80, L_0000017c43ced9a8;
L_0000017c43cb29e0 .part L_0000017c43cb47e0, 0, 4;
L_0000017c43cb3c00 .concat [ 1 4 0 0], L_0000017c43ced9f0, L_0000017c43cb29e0;
S_0000017c4342b540 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c433ca870;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f200 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ced8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d39720 .functor BUFZ 1, L_0000017c43ced8d0, C4<0>, C4<0>, C4<0>;
v0000017c43445690_0 .net "S", 2 0, L_0000017c43cb4d80;  alias, 1 drivers
v0000017c43444790_0 .net *"_ivl_0", 0 0, L_0000017c43d38290;  1 drivers
v0000017c43445910_0 .net *"_ivl_10", 0 0, L_0000017c43d387d0;  1 drivers
v0000017c43444970_0 .net *"_ivl_20", 0 0, L_0000017c43d39790;  1 drivers
v0000017c43444a10_0 .net *"_ivl_36", 0 0, L_0000017c43d39720;  1 drivers
v0000017c43445230_0 .net "a", 2 0, L_0000017c43cb4060;  alias, 1 drivers
v0000017c434459b0_0 .net "b", 2 0, L_0000017c43cb3020;  alias, 1 drivers
v0000017c43445370_0 .net "b1", 2 0, L_0000017c43cb4420;  1 drivers
v0000017c43445410_0 .net "c", 0 0, L_0000017c43cb3980;  alias, 1 drivers
v0000017c43447990_0 .net "cin", 0 0, L_0000017c43ced8d0;  1 drivers
v0000017c43448390_0 .net "co", 3 0, L_0000017c43cb4600;  1 drivers
L_0000017c43cb42e0 .part L_0000017c43cb3020, 0, 1;
L_0000017c43cb2e40 .part L_0000017c43cb4060, 0, 1;
L_0000017c43cb4c40 .part L_0000017c43cb4420, 0, 1;
L_0000017c43cb33e0 .part L_0000017c43cb4600, 0, 1;
L_0000017c43cb38e0 .part L_0000017c43cb3020, 1, 1;
L_0000017c43cb3520 .part L_0000017c43cb4060, 1, 1;
L_0000017c43cb2b20 .part L_0000017c43cb4420, 1, 1;
L_0000017c43cb3840 .part L_0000017c43cb4600, 1, 1;
L_0000017c43cb4420 .concat8 [ 1 1 1 0], L_0000017c43d38290, L_0000017c43d387d0, L_0000017c43d39790;
L_0000017c43cb2ee0 .part L_0000017c43cb3020, 2, 1;
L_0000017c43cb4ce0 .part L_0000017c43cb4060, 2, 1;
L_0000017c43cb44c0 .part L_0000017c43cb4420, 2, 1;
L_0000017c43cb4560 .part L_0000017c43cb4600, 2, 1;
L_0000017c43cb4d80 .concat8 [ 1 1 1 0], L_0000017c43d37ea0, L_0000017c43d39cd0, L_0000017c43d395d0;
L_0000017c43cb4600 .concat8 [ 1 1 1 1], L_0000017c43d39720, L_0000017c43d37ff0, L_0000017c43d3a590, L_0000017c43d398e0;
L_0000017c43cb3980 .part L_0000017c43cb4600, 3, 1;
S_0000017c4342aa50 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4342b540;
 .timescale 0 0;
P_0000017c4323f240 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d38290 .functor XOR 1, L_0000017c43ced8d0, L_0000017c43cb42e0, C4<0>, C4<0>;
v0000017c43444e70_0 .net *"_ivl_1", 0 0, L_0000017c43cb42e0;  1 drivers
S_0000017c43429f60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d37ff0 .functor OR 1, L_0000017c43d38920, L_0000017c43d38990, C4<0>, C4<0>;
v0000017c43444150_0 .net "S", 0 0, L_0000017c43d37ea0;  1 drivers
v0000017c43445870_0 .net "a", 0 0, L_0000017c43cb2e40;  1 drivers
v0000017c434454b0_0 .net "b", 0 0, L_0000017c43cb4c40;  1 drivers
v0000017c43443ed0_0 .net "c", 0 0, L_0000017c43d37ff0;  1 drivers
v0000017c43445e10_0 .net "carry_1", 0 0, L_0000017c43d38920;  1 drivers
v0000017c43444bf0_0 .net "carry_2", 0 0, L_0000017c43d38990;  1 drivers
v0000017c43444dd0_0 .net "cin", 0 0, L_0000017c43cb33e0;  1 drivers
v0000017c43444290_0 .net "sum_1", 0 0, L_0000017c43d37e30;  1 drivers
S_0000017c434284d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43429f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d37e30 .functor XOR 1, L_0000017c43cb2e40, L_0000017c43cb4c40, C4<0>, C4<0>;
L_0000017c43d38920 .functor AND 1, L_0000017c43cb2e40, L_0000017c43cb4c40, C4<1>, C4<1>;
v0000017c43444c90_0 .net "S", 0 0, L_0000017c43d37e30;  alias, 1 drivers
v0000017c434441f0_0 .net "a", 0 0, L_0000017c43cb2e40;  alias, 1 drivers
v0000017c43446090_0 .net "b", 0 0, L_0000017c43cb4c40;  alias, 1 drivers
v0000017c434443d0_0 .net "c", 0 0, L_0000017c43d38920;  alias, 1 drivers
S_0000017c4342b3b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43429f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d37ea0 .functor XOR 1, L_0000017c43d37e30, L_0000017c43cb33e0, C4<0>, C4<0>;
L_0000017c43d38990 .functor AND 1, L_0000017c43d37e30, L_0000017c43cb33e0, C4<1>, C4<1>;
v0000017c43443cf0_0 .net "S", 0 0, L_0000017c43d37ea0;  alias, 1 drivers
v0000017c43444d30_0 .net "a", 0 0, L_0000017c43d37e30;  alias, 1 drivers
v0000017c43445cd0_0 .net "b", 0 0, L_0000017c43cb33e0;  alias, 1 drivers
v0000017c43445a50_0 .net "c", 0 0, L_0000017c43d38990;  alias, 1 drivers
S_0000017c4342abe0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4342b540;
 .timescale 0 0;
P_0000017c4323f280 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d387d0 .functor XOR 1, L_0000017c43ced8d0, L_0000017c43cb38e0, C4<0>, C4<0>;
v0000017c43445050_0 .net *"_ivl_1", 0 0, L_0000017c43cb38e0;  1 drivers
S_0000017c4342a410 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342abe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3a590 .functor OR 1, L_0000017c43d392c0, L_0000017c43d39870, C4<0>, C4<0>;
v0000017c43443e30_0 .net "S", 0 0, L_0000017c43d39cd0;  1 drivers
v0000017c43445d70_0 .net "a", 0 0, L_0000017c43cb3520;  1 drivers
v0000017c43445c30_0 .net "b", 0 0, L_0000017c43cb2b20;  1 drivers
v0000017c43443d90_0 .net "c", 0 0, L_0000017c43d3a590;  1 drivers
v0000017c43444fb0_0 .net "carry_1", 0 0, L_0000017c43d392c0;  1 drivers
v0000017c43444830_0 .net "carry_2", 0 0, L_0000017c43d39870;  1 drivers
v0000017c43445eb0_0 .net "cin", 0 0, L_0000017c43cb3840;  1 drivers
v0000017c43444010_0 .net "sum_1", 0 0, L_0000017c43d38060;  1 drivers
S_0000017c4342ad70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342a410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d38060 .functor XOR 1, L_0000017c43cb3520, L_0000017c43cb2b20, C4<0>, C4<0>;
L_0000017c43d392c0 .functor AND 1, L_0000017c43cb3520, L_0000017c43cb2b20, C4<1>, C4<1>;
v0000017c43444ab0_0 .net "S", 0 0, L_0000017c43d38060;  alias, 1 drivers
v0000017c43444470_0 .net "a", 0 0, L_0000017c43cb3520;  alias, 1 drivers
v0000017c434452d0_0 .net "b", 0 0, L_0000017c43cb2b20;  alias, 1 drivers
v0000017c43443a70_0 .net "c", 0 0, L_0000017c43d392c0;  alias, 1 drivers
S_0000017c43429ab0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342a410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d39cd0 .functor XOR 1, L_0000017c43d38060, L_0000017c43cb3840, C4<0>, C4<0>;
L_0000017c43d39870 .functor AND 1, L_0000017c43d38060, L_0000017c43cb3840, C4<1>, C4<1>;
v0000017c43445b90_0 .net "S", 0 0, L_0000017c43d39cd0;  alias, 1 drivers
v0000017c43444f10_0 .net "a", 0 0, L_0000017c43d38060;  alias, 1 drivers
v0000017c434439d0_0 .net "b", 0 0, L_0000017c43cb3840;  alias, 1 drivers
v0000017c43443930_0 .net "c", 0 0, L_0000017c43d39870;  alias, 1 drivers
S_0000017c4342a730 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4342b540;
 .timescale 0 0;
P_0000017c4323f300 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d39790 .functor XOR 1, L_0000017c43ced8d0, L_0000017c43cb2ee0, C4<0>, C4<0>;
v0000017c43445190_0 .net *"_ivl_1", 0 0, L_0000017c43cb2ee0;  1 drivers
S_0000017c43426d60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342a730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d398e0 .functor OR 1, L_0000017c43d39170, L_0000017c43d394f0, C4<0>, C4<0>;
v0000017c434445b0_0 .net "S", 0 0, L_0000017c43d395d0;  1 drivers
v0000017c43445f50_0 .net "a", 0 0, L_0000017c43cb4ce0;  1 drivers
v0000017c43445ff0_0 .net "b", 0 0, L_0000017c43cb44c0;  1 drivers
v0000017c43443f70_0 .net "c", 0 0, L_0000017c43d398e0;  1 drivers
v0000017c434457d0_0 .net "carry_1", 0 0, L_0000017c43d39170;  1 drivers
v0000017c43444650_0 .net "carry_2", 0 0, L_0000017c43d394f0;  1 drivers
v0000017c43445550_0 .net "cin", 0 0, L_0000017c43cb4560;  1 drivers
v0000017c434446f0_0 .net "sum_1", 0 0, L_0000017c43d3a280;  1 drivers
S_0000017c43428fc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43426d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3a280 .functor XOR 1, L_0000017c43cb4ce0, L_0000017c43cb44c0, C4<0>, C4<0>;
L_0000017c43d39170 .functor AND 1, L_0000017c43cb4ce0, L_0000017c43cb44c0, C4<1>, C4<1>;
v0000017c43444510_0 .net "S", 0 0, L_0000017c43d3a280;  alias, 1 drivers
v0000017c434448d0_0 .net "a", 0 0, L_0000017c43cb4ce0;  alias, 1 drivers
v0000017c43444b50_0 .net "b", 0 0, L_0000017c43cb44c0;  alias, 1 drivers
v0000017c434450f0_0 .net "c", 0 0, L_0000017c43d39170;  alias, 1 drivers
S_0000017c43429150 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43426d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d395d0 .functor XOR 1, L_0000017c43d3a280, L_0000017c43cb4560, C4<0>, C4<0>;
L_0000017c43d394f0 .functor AND 1, L_0000017c43d3a280, L_0000017c43cb4560, C4<1>, C4<1>;
v0000017c43443b10_0 .net "S", 0 0, L_0000017c43d395d0;  alias, 1 drivers
v0000017c434440b0_0 .net "a", 0 0, L_0000017c43d3a280;  alias, 1 drivers
v0000017c43443bb0_0 .net "b", 0 0, L_0000017c43cb4560;  alias, 1 drivers
v0000017c43443c50_0 .net "c", 0 0, L_0000017c43d394f0;  alias, 1 drivers
S_0000017c43428980 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c434551d0_0 .net "F1", 4 0, L_0000017c43cb7a80;  1 drivers
v0000017c43456d50_0 .net "F2", 4 0, L_0000017c43cb7940;  1 drivers
o0000017c433d9688 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43456df0_0 .net "F3", 4 0, o0000017c433d9688;  0 drivers
v0000017c43457390_0 .net "X", 2 0, L_0000017c43cb0d20;  alias, 1 drivers
v0000017c43457110_0 .net "Xl", 0 0, L_0000017c43cb5b40;  1 drivers
o0000017c433d9aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43455950_0 .net "Xm", 0 0, o0000017c433d9aa8;  0 drivers
v0000017c434568f0_0 .net "Xm1", 0 0, L_0000017c43d3ac20;  1 drivers
v0000017c43457070_0 .net "Xms", 2 0, L_0000017c43cb8840;  1 drivers
v0000017c43455310_0 .net "Xr", 0 0, L_0000017c43cb78a0;  1 drivers
v0000017c43457430_0 .net "Y", 2 0, L_0000017c43cb03c0;  alias, 1 drivers
v0000017c43455c70_0 .net "Yl", 0 0, L_0000017c43cb58c0;  1 drivers
o0000017c433d9ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43456e90_0 .net "Ym", 0 0, o0000017c433d9ad8;  0 drivers
v0000017c434574d0_0 .net "Ym1", 0 0, L_0000017c43d3bb70;  1 drivers
v0000017c434553b0_0 .net "Yr", 0 0, L_0000017c43cb6540;  1 drivers
v0000017c43455630_0 .net "Z", 4 0, L_0000017c43cbc300;  alias, 1 drivers
v0000017c43455770_0 .net "Z1", 2 0, L_0000017c43cb6860;  1 drivers
v0000017c434558b0_0 .net "Z2", 2 0, L_0000017c43cb6900;  1 drivers
v0000017c434559f0_0 .net "Z3", 2 0, L_0000017c43cb5460;  1 drivers
v0000017c43455d10_0 .net "ZF", 4 0, L_0000017c43cb8520;  1 drivers
v0000017c43456170_0 .net "bin", 0 0, L_0000017c43cb80c0;  1 drivers
v0000017c43456350_0 .net "cout1", 0 0, L_0000017c43cb6720;  1 drivers
v0000017c434563f0_0 .net "cout2", 0 0, L_0000017c43cb5280;  1 drivers
v0000017c434585b0_0 .net "cout3", 0 0, L_0000017c43cb87a0;  1 drivers
v0000017c43458650_0 .net "cout4", 0 0, L_0000017c43cb7da0;  1 drivers
v0000017c43458010_0 .net "cout5", 0 0, L_0000017c43cbc440;  1 drivers
v0000017c43457d90_0 .net "sub_ans", 2 0, L_0000017c43cb8d40;  1 drivers
L_0000017c43cb78a0 .part L_0000017c43cb0d20, 1, 1;
L_0000017c43cb5b40 .part L_0000017c43cb0d20, 0, 1;
L_0000017c43cb6540 .part L_0000017c43cb03c0, 1, 1;
L_0000017c43cb58c0 .part L_0000017c43cb03c0, 0, 1;
S_0000017c434292e0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323ebc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cedac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3c430 .functor BUFZ 1, L_0000017c43cedac8, C4<0>, C4<0>, C4<0>;
v0000017c43447fd0_0 .net "S", 0 0, L_0000017c43d3ac20;  alias, 1 drivers
v0000017c43446630_0 .net *"_ivl_7", 0 0, L_0000017c43d3c430;  1 drivers
v0000017c43446f90_0 .net "a", 0 0, L_0000017c43cb78a0;  alias, 1 drivers
v0000017c434486b0_0 .net "b", 0 0, L_0000017c43cb5b40;  alias, 1 drivers
v0000017c43448110_0 .net "b1", 0 0, L_0000017c43d3bb00;  1 drivers
v0000017c434470d0_0 .net "c", 0 0, L_0000017c43cb6720;  alias, 1 drivers
v0000017c434481b0_0 .net "cin", 0 0, L_0000017c43cedac8;  1 drivers
v0000017c434487f0_0 .net "co", 1 0, L_0000017c43cb6ea0;  1 drivers
L_0000017c43cb6680 .part L_0000017c43cb6ea0, 0, 1;
L_0000017c43cb6ea0 .concat8 [ 1 1 0 0], L_0000017c43d3c430, L_0000017c43d3aad0;
L_0000017c43cb6720 .part L_0000017c43cb6ea0, 1, 1;
S_0000017c43427530 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434292e0;
 .timescale 0 0;
P_0000017c4323e3c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3bb00 .functor XOR 1, L_0000017c43cedac8, L_0000017c43cb5b40, C4<0>, C4<0>;
S_0000017c43425c30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43427530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3aad0 .functor OR 1, L_0000017c43d3bef0, L_0000017c43d3ba90, C4<0>, C4<0>;
v0000017c43447670_0 .net "S", 0 0, L_0000017c43d3ac20;  alias, 1 drivers
v0000017c43446e50_0 .net "a", 0 0, L_0000017c43cb78a0;  alias, 1 drivers
v0000017c43446590_0 .net "b", 0 0, L_0000017c43d3bb00;  alias, 1 drivers
v0000017c43447850_0 .net "c", 0 0, L_0000017c43d3aad0;  1 drivers
v0000017c43446950_0 .net "carry_1", 0 0, L_0000017c43d3bef0;  1 drivers
v0000017c43447e90_0 .net "carry_2", 0 0, L_0000017c43d3ba90;  1 drivers
v0000017c43447cb0_0 .net "cin", 0 0, L_0000017c43cb6680;  1 drivers
v0000017c43446ef0_0 .net "sum_1", 0 0, L_0000017c43d3b2b0;  1 drivers
S_0000017c43427d00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43425c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3b2b0 .functor XOR 1, L_0000017c43cb78a0, L_0000017c43d3bb00, C4<0>, C4<0>;
L_0000017c43d3bef0 .functor AND 1, L_0000017c43cb78a0, L_0000017c43d3bb00, C4<1>, C4<1>;
v0000017c43448250_0 .net "S", 0 0, L_0000017c43d3b2b0;  alias, 1 drivers
v0000017c434484d0_0 .net "a", 0 0, L_0000017c43cb78a0;  alias, 1 drivers
v0000017c434482f0_0 .net "b", 0 0, L_0000017c43d3bb00;  alias, 1 drivers
v0000017c434463b0_0 .net "c", 0 0, L_0000017c43d3bef0;  alias, 1 drivers
S_0000017c4342b6d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43425c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ac20 .functor XOR 1, L_0000017c43d3b2b0, L_0000017c43cb6680, C4<0>, C4<0>;
L_0000017c43d3ba90 .functor AND 1, L_0000017c43d3b2b0, L_0000017c43cb6680, C4<1>, C4<1>;
v0000017c43446270_0 .net "S", 0 0, L_0000017c43d3ac20;  alias, 1 drivers
v0000017c43447b70_0 .net "a", 0 0, L_0000017c43d3b2b0;  alias, 1 drivers
v0000017c43447df0_0 .net "b", 0 0, L_0000017c43cb6680;  alias, 1 drivers
v0000017c43447c10_0 .net "c", 0 0, L_0000017c43d3ba90;  alias, 1 drivers
S_0000017c43428b10 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323eb40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cedb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3bbe0 .functor BUFZ 1, L_0000017c43cedb10, C4<0>, C4<0>, C4<0>;
v0000017c43449290_0 .net "S", 0 0, L_0000017c43d3bb70;  alias, 1 drivers
v0000017c4344ae10_0 .net *"_ivl_7", 0 0, L_0000017c43d3bbe0;  1 drivers
v0000017c43449c90_0 .net "a", 0 0, L_0000017c43cb6540;  alias, 1 drivers
v0000017c434490b0_0 .net "b", 0 0, L_0000017c43cb58c0;  alias, 1 drivers
v0000017c4344a230_0 .net "b1", 0 0, L_0000017c43d3b940;  1 drivers
v0000017c43449e70_0 .net "c", 0 0, L_0000017c43cb5280;  alias, 1 drivers
v0000017c4344a910_0 .net "cin", 0 0, L_0000017c43cedb10;  1 drivers
v0000017c4344a9b0_0 .net "co", 1 0, L_0000017c43cb7300;  1 drivers
L_0000017c43cb67c0 .part L_0000017c43cb7300, 0, 1;
L_0000017c43cb7300 .concat8 [ 1 1 0 0], L_0000017c43d3bbe0, L_0000017c43d3bf60;
L_0000017c43cb5280 .part L_0000017c43cb7300, 1, 1;
S_0000017c4342b860 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43428b10;
 .timescale 0 0;
P_0000017c4323e5c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3b940 .functor XOR 1, L_0000017c43cedb10, L_0000017c43cb58c0, C4<0>, C4<0>;
S_0000017c43426590 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3bf60 .functor OR 1, L_0000017c43d3aec0, L_0000017c43d3bd30, C4<0>, C4<0>;
v0000017c43447170_0 .net "S", 0 0, L_0000017c43d3bb70;  alias, 1 drivers
v0000017c43447210_0 .net "a", 0 0, L_0000017c43cb6540;  alias, 1 drivers
v0000017c434472b0_0 .net "b", 0 0, L_0000017c43d3b940;  alias, 1 drivers
v0000017c43447350_0 .net "c", 0 0, L_0000017c43d3bf60;  1 drivers
v0000017c4344ac30_0 .net "carry_1", 0 0, L_0000017c43d3aec0;  1 drivers
v0000017c4344a190_0 .net "carry_2", 0 0, L_0000017c43d3bd30;  1 drivers
v0000017c43449970_0 .net "cin", 0 0, L_0000017c43cb67c0;  1 drivers
v0000017c434495b0_0 .net "sum_1", 0 0, L_0000017c43d3b9b0;  1 drivers
S_0000017c43429790 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43426590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3b9b0 .functor XOR 1, L_0000017c43cb6540, L_0000017c43d3b940, C4<0>, C4<0>;
L_0000017c43d3aec0 .functor AND 1, L_0000017c43cb6540, L_0000017c43d3b940, C4<1>, C4<1>;
v0000017c43448890_0 .net "S", 0 0, L_0000017c43d3b9b0;  alias, 1 drivers
v0000017c434461d0_0 .net "a", 0 0, L_0000017c43cb6540;  alias, 1 drivers
v0000017c43446310_0 .net "b", 0 0, L_0000017c43d3b940;  alias, 1 drivers
v0000017c43446450_0 .net "c", 0 0, L_0000017c43d3aec0;  alias, 1 drivers
S_0000017c43426400 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43426590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3bb70 .functor XOR 1, L_0000017c43d3b9b0, L_0000017c43cb67c0, C4<0>, C4<0>;
L_0000017c43d3bd30 .functor AND 1, L_0000017c43d3b9b0, L_0000017c43cb67c0, C4<1>, C4<1>;
v0000017c434469f0_0 .net "S", 0 0, L_0000017c43d3bb70;  alias, 1 drivers
v0000017c434466d0_0 .net "a", 0 0, L_0000017c43d3b9b0;  alias, 1 drivers
v0000017c43446770_0 .net "b", 0 0, L_0000017c43cb67c0;  alias, 1 drivers
v0000017c43446a90_0 .net "c", 0 0, L_0000017c43d3bd30;  alias, 1 drivers
S_0000017c43426a40 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323e740 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cedd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3bcc0 .functor BUFZ 1, L_0000017c43cedd08, C4<0>, C4<0>, C4<0>;
v0000017c43449a10_0 .net "S", 2 0, L_0000017c43cb8840;  alias, 1 drivers
v0000017c4344bd10_0 .net *"_ivl_0", 0 0, L_0000017c43d3bfd0;  1 drivers
v0000017c4344c710_0 .net *"_ivl_10", 0 0, L_0000017c43d3b470;  1 drivers
v0000017c4344d390_0 .net *"_ivl_20", 0 0, L_0000017c43d3a910;  1 drivers
v0000017c4344d2f0_0 .net *"_ivl_36", 0 0, L_0000017c43d3bcc0;  1 drivers
v0000017c4344cad0_0 .net "a", 2 0, L_0000017c43cb6860;  alias, 1 drivers
v0000017c4344c670_0 .net "b", 2 0, L_0000017c43cb6900;  alias, 1 drivers
v0000017c4344bb30_0 .net "b1", 2 0, L_0000017c43cb9b00;  1 drivers
v0000017c4344ca30_0 .net "c", 0 0, L_0000017c43cb87a0;  alias, 1 drivers
v0000017c4344bdb0_0 .net "cin", 0 0, L_0000017c43cedd08;  1 drivers
v0000017c4344d430_0 .net "co", 3 0, L_0000017c43cb9380;  1 drivers
L_0000017c43cb7440 .part L_0000017c43cb6900, 0, 1;
L_0000017c43cb74e0 .part L_0000017c43cb6860, 0, 1;
L_0000017c43cb7580 .part L_0000017c43cb9b00, 0, 1;
L_0000017c43cb7620 .part L_0000017c43cb9380, 0, 1;
L_0000017c43cb51e0 .part L_0000017c43cb6900, 1, 1;
L_0000017c43cb55a0 .part L_0000017c43cb6860, 1, 1;
L_0000017c43cb5640 .part L_0000017c43cb9b00, 1, 1;
L_0000017c43cb7f80 .part L_0000017c43cb9380, 1, 1;
L_0000017c43cb9b00 .concat8 [ 1 1 1 0], L_0000017c43d3bfd0, L_0000017c43d3b470, L_0000017c43d3a910;
L_0000017c43cb8020 .part L_0000017c43cb6900, 2, 1;
L_0000017c43cb79e0 .part L_0000017c43cb6860, 2, 1;
L_0000017c43cb8de0 .part L_0000017c43cb9b00, 2, 1;
L_0000017c43cba000 .part L_0000017c43cb9380, 2, 1;
L_0000017c43cb8840 .concat8 [ 1 1 1 0], L_0000017c43d3ab40, L_0000017c43d3bc50, L_0000017c43d3c120;
L_0000017c43cb9380 .concat8 [ 1 1 1 1], L_0000017c43d3bcc0, L_0000017c43d3b860, L_0000017c43d3af30, L_0000017c43d3b080;
L_0000017c43cb87a0 .part L_0000017c43cb9380, 3, 1;
S_0000017c43428660 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43426a40;
 .timescale 0 0;
P_0000017c4323e400 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3bfd0 .functor XOR 1, L_0000017c43cedd08, L_0000017c43cb7440, C4<0>, C4<0>;
v0000017c43449510_0 .net *"_ivl_1", 0 0, L_0000017c43cb7440;  1 drivers
S_0000017c43429470 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43428660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3b860 .functor OR 1, L_0000017c43d3b010, L_0000017c43d3ac90, C4<0>, C4<0>;
v0000017c43449010_0 .net "S", 0 0, L_0000017c43d3ab40;  1 drivers
v0000017c4344a730_0 .net "a", 0 0, L_0000017c43cb74e0;  1 drivers
v0000017c43449fb0_0 .net "b", 0 0, L_0000017c43cb7580;  1 drivers
v0000017c43449470_0 .net "c", 0 0, L_0000017c43d3b860;  1 drivers
v0000017c4344a550_0 .net "carry_1", 0 0, L_0000017c43d3b010;  1 drivers
v0000017c4344a0f0_0 .net "carry_2", 0 0, L_0000017c43d3ac90;  1 drivers
v0000017c4344a5f0_0 .net "cin", 0 0, L_0000017c43cb7620;  1 drivers
v0000017c43449ab0_0 .net "sum_1", 0 0, L_0000017c43d3b400;  1 drivers
S_0000017c43429920 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43429470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3b400 .functor XOR 1, L_0000017c43cb74e0, L_0000017c43cb7580, C4<0>, C4<0>;
L_0000017c43d3b010 .functor AND 1, L_0000017c43cb74e0, L_0000017c43cb7580, C4<1>, C4<1>;
v0000017c4344aaf0_0 .net "S", 0 0, L_0000017c43d3b400;  alias, 1 drivers
v0000017c4344ab90_0 .net "a", 0 0, L_0000017c43cb74e0;  alias, 1 drivers
v0000017c43449d30_0 .net "b", 0 0, L_0000017c43cb7580;  alias, 1 drivers
v0000017c434489d0_0 .net "c", 0 0, L_0000017c43d3b010;  alias, 1 drivers
S_0000017c43427850 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43429470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ab40 .functor XOR 1, L_0000017c43d3b400, L_0000017c43cb7620, C4<0>, C4<0>;
L_0000017c43d3ac90 .functor AND 1, L_0000017c43d3b400, L_0000017c43cb7620, C4<1>, C4<1>;
v0000017c43449dd0_0 .net "S", 0 0, L_0000017c43d3ab40;  alias, 1 drivers
v0000017c434493d0_0 .net "a", 0 0, L_0000017c43d3b400;  alias, 1 drivers
v0000017c4344ad70_0 .net "b", 0 0, L_0000017c43cb7620;  alias, 1 drivers
v0000017c43449f10_0 .net "c", 0 0, L_0000017c43d3ac90;  alias, 1 drivers
S_0000017c434276c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43426a40;
 .timescale 0 0;
P_0000017c4323e480 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3b470 .functor XOR 1, L_0000017c43cedd08, L_0000017c43cb51e0, C4<0>, C4<0>;
v0000017c4344a4b0_0 .net *"_ivl_1", 0 0, L_0000017c43cb51e0;  1 drivers
S_0000017c43426bd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434276c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3af30 .functor OR 1, L_0000017c43d3b1d0, L_0000017c43d3ae50, C4<0>, C4<0>;
v0000017c4344acd0_0 .net "S", 0 0, L_0000017c43d3bc50;  1 drivers
v0000017c4344aa50_0 .net "a", 0 0, L_0000017c43cb55a0;  1 drivers
v0000017c43448c50_0 .net "b", 0 0, L_0000017c43cb5640;  1 drivers
v0000017c4344a2d0_0 .net "c", 0 0, L_0000017c43d3af30;  1 drivers
v0000017c4344a370_0 .net "carry_1", 0 0, L_0000017c43d3b1d0;  1 drivers
v0000017c4344aeb0_0 .net "carry_2", 0 0, L_0000017c43d3ae50;  1 drivers
v0000017c43448cf0_0 .net "cin", 0 0, L_0000017c43cb7f80;  1 drivers
v0000017c4344a410_0 .net "sum_1", 0 0, L_0000017c43d3ba20;  1 drivers
S_0000017c43429600 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43426bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ba20 .functor XOR 1, L_0000017c43cb55a0, L_0000017c43cb5640, C4<0>, C4<0>;
L_0000017c43d3b1d0 .functor AND 1, L_0000017c43cb55a0, L_0000017c43cb5640, C4<1>, C4<1>;
v0000017c4344a050_0 .net "S", 0 0, L_0000017c43d3ba20;  alias, 1 drivers
v0000017c43448a70_0 .net "a", 0 0, L_0000017c43cb55a0;  alias, 1 drivers
v0000017c43449150_0 .net "b", 0 0, L_0000017c43cb5640;  alias, 1 drivers
v0000017c43448b10_0 .net "c", 0 0, L_0000017c43d3b1d0;  alias, 1 drivers
S_0000017c434287f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43426bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3bc50 .functor XOR 1, L_0000017c43d3ba20, L_0000017c43cb7f80, C4<0>, C4<0>;
L_0000017c43d3ae50 .functor AND 1, L_0000017c43d3ba20, L_0000017c43cb7f80, C4<1>, C4<1>;
v0000017c434491f0_0 .net "S", 0 0, L_0000017c43d3bc50;  alias, 1 drivers
v0000017c4344a7d0_0 .net "a", 0 0, L_0000017c43d3ba20;  alias, 1 drivers
v0000017c43448bb0_0 .net "b", 0 0, L_0000017c43cb7f80;  alias, 1 drivers
v0000017c4344a870_0 .net "c", 0 0, L_0000017c43d3ae50;  alias, 1 drivers
S_0000017c43427080 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43426a40;
 .timescale 0 0;
P_0000017c4323e4c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d3a910 .functor XOR 1, L_0000017c43cedd08, L_0000017c43cb8020, C4<0>, C4<0>;
v0000017c434498d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb8020;  1 drivers
S_0000017c43427210 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43427080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3b080 .functor OR 1, L_0000017c43d3b780, L_0000017c43d3b4e0, C4<0>, C4<0>;
v0000017c43448e30_0 .net "S", 0 0, L_0000017c43d3c120;  1 drivers
v0000017c43448ed0_0 .net "a", 0 0, L_0000017c43cb79e0;  1 drivers
v0000017c43449b50_0 .net "b", 0 0, L_0000017c43cb8de0;  1 drivers
v0000017c43448f70_0 .net "c", 0 0, L_0000017c43d3b080;  1 drivers
v0000017c43449650_0 .net "carry_1", 0 0, L_0000017c43d3b780;  1 drivers
v0000017c434496f0_0 .net "carry_2", 0 0, L_0000017c43d3b4e0;  1 drivers
v0000017c43449790_0 .net "cin", 0 0, L_0000017c43cba000;  1 drivers
v0000017c43449830_0 .net "sum_1", 0 0, L_0000017c43d3be10;  1 drivers
S_0000017c4342bb80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43427210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3be10 .functor XOR 1, L_0000017c43cb79e0, L_0000017c43cb8de0, C4<0>, C4<0>;
L_0000017c43d3b780 .functor AND 1, L_0000017c43cb79e0, L_0000017c43cb8de0, C4<1>, C4<1>;
v0000017c43448d90_0 .net "S", 0 0, L_0000017c43d3be10;  alias, 1 drivers
v0000017c4344a690_0 .net "a", 0 0, L_0000017c43cb79e0;  alias, 1 drivers
v0000017c4344af50_0 .net "b", 0 0, L_0000017c43cb8de0;  alias, 1 drivers
v0000017c4344aff0_0 .net "c", 0 0, L_0000017c43d3b780;  alias, 1 drivers
S_0000017c43426ef0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43427210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3c120 .functor XOR 1, L_0000017c43d3be10, L_0000017c43cba000, C4<0>, C4<0>;
L_0000017c43d3b4e0 .functor AND 1, L_0000017c43d3be10, L_0000017c43cba000, C4<1>, C4<1>;
v0000017c43449330_0 .net "S", 0 0, L_0000017c43d3c120;  alias, 1 drivers
v0000017c4344b090_0 .net "a", 0 0, L_0000017c43d3be10;  alias, 1 drivers
v0000017c43448930_0 .net "b", 0 0, L_0000017c43cba000;  alias, 1 drivers
v0000017c43449bf0_0 .net "c", 0 0, L_0000017c43d3b4e0;  alias, 1 drivers
S_0000017c4342bd10 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323e500 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cedeb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3c900 .functor BUFZ 1, L_0000017c43cedeb8, C4<0>, C4<0>, C4<0>;
v0000017c4344edd0_0 .net "S", 4 0, L_0000017c43cb8520;  alias, 1 drivers
v0000017c4344f7d0_0 .net *"_ivl_0", 0 0, L_0000017c43d3cf90;  1 drivers
v0000017c4344f5f0_0 .net *"_ivl_10", 0 0, L_0000017c43d3c510;  1 drivers
v0000017c4344e510_0 .net *"_ivl_20", 0 0, L_0000017c43d3d700;  1 drivers
v0000017c43450090_0 .net *"_ivl_30", 0 0, L_0000017c43d3cdd0;  1 drivers
v0000017c4344f690_0 .net *"_ivl_40", 0 0, L_0000017c43d3d9a0;  1 drivers
v0000017c4344e5b0_0 .net *"_ivl_56", 0 0, L_0000017c43d3c900;  1 drivers
v0000017c4344e8d0_0 .net "a", 4 0, L_0000017c43cb7a80;  alias, 1 drivers
v0000017c4344ebf0_0 .net "b", 4 0, L_0000017c43cb7940;  alias, 1 drivers
v0000017c4344de30_0 .net "b1", 4 0, L_0000017c43cb9e20;  1 drivers
v0000017c4344f0f0_0 .net "c", 0 0, L_0000017c43cb7da0;  alias, 1 drivers
v0000017c4344f230_0 .net "cin", 0 0, L_0000017c43cedeb8;  1 drivers
v0000017c4344f730_0 .net "co", 5 0, L_0000017c43cb7c60;  1 drivers
L_0000017c43cb8e80 .part L_0000017c43cb7940, 0, 1;
L_0000017c43cb92e0 .part L_0000017c43cb7a80, 0, 1;
L_0000017c43cb8700 .part L_0000017c43cb9e20, 0, 1;
L_0000017c43cb8fc0 .part L_0000017c43cb7c60, 0, 1;
L_0000017c43cb8160 .part L_0000017c43cb7940, 1, 1;
L_0000017c43cb9a60 .part L_0000017c43cb7a80, 1, 1;
L_0000017c43cb8200 .part L_0000017c43cb9e20, 1, 1;
L_0000017c43cb9420 .part L_0000017c43cb7c60, 1, 1;
L_0000017c43cb8980 .part L_0000017c43cb7940, 2, 1;
L_0000017c43cb94c0 .part L_0000017c43cb7a80, 2, 1;
L_0000017c43cb9ba0 .part L_0000017c43cb9e20, 2, 1;
L_0000017c43cb7b20 .part L_0000017c43cb7c60, 2, 1;
L_0000017c43cb8ca0 .part L_0000017c43cb7940, 3, 1;
L_0000017c43cb8ac0 .part L_0000017c43cb7a80, 3, 1;
L_0000017c43cb9d80 .part L_0000017c43cb9e20, 3, 1;
L_0000017c43cb9600 .part L_0000017c43cb7c60, 3, 1;
LS_0000017c43cb9e20_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3cf90, L_0000017c43d3c510, L_0000017c43d3d700, L_0000017c43d3cdd0;
LS_0000017c43cb9e20_0_4 .concat8 [ 1 0 0 0], L_0000017c43d3d9a0;
L_0000017c43cb9e20 .concat8 [ 4 1 0 0], LS_0000017c43cb9e20_0_0, LS_0000017c43cb9e20_0_4;
L_0000017c43cb9740 .part L_0000017c43cb7940, 4, 1;
L_0000017c43cb7d00 .part L_0000017c43cb7a80, 4, 1;
L_0000017c43cb8c00 .part L_0000017c43cb9e20, 4, 1;
L_0000017c43cb97e0 .part L_0000017c43cb7c60, 4, 1;
LS_0000017c43cb8520_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3e030, L_0000017c43d3d5b0, L_0000017c43d3cc80, L_0000017c43d3d7e0;
LS_0000017c43cb8520_0_4 .concat8 [ 1 0 0 0], L_0000017c43d3cf20;
L_0000017c43cb8520 .concat8 [ 4 1 0 0], LS_0000017c43cb8520_0_0, LS_0000017c43cb8520_0_4;
LS_0000017c43cb7c60_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3c900, L_0000017c43d3d2a0, L_0000017c43d3dcb0, L_0000017c43d3ceb0;
LS_0000017c43cb7c60_0_4 .concat8 [ 1 1 0 0], L_0000017c43d3dbd0, L_0000017c43d3c660;
L_0000017c43cb7c60 .concat8 [ 4 2 0 0], LS_0000017c43cb7c60_0_0, LS_0000017c43cb7c60_0_4;
L_0000017c43cb7da0 .part L_0000017c43cb7c60, 5, 1;
S_0000017c43425aa0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4342bd10;
 .timescale 0 0;
P_0000017c4323e600 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3cf90 .functor XOR 1, L_0000017c43cedeb8, L_0000017c43cb8e80, C4<0>, C4<0>;
v0000017c4344b3b0_0 .net *"_ivl_1", 0 0, L_0000017c43cb8e80;  1 drivers
S_0000017c43429c40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43425aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3d2a0 .functor OR 1, L_0000017c43d3d380, L_0000017c43d3d770, C4<0>, C4<0>;
v0000017c4344d110_0 .net "S", 0 0, L_0000017c43d3e030;  1 drivers
v0000017c4344d750_0 .net "a", 0 0, L_0000017c43cb92e0;  1 drivers
v0000017c4344ccb0_0 .net "b", 0 0, L_0000017c43cb8700;  1 drivers
v0000017c4344b950_0 .net "c", 0 0, L_0000017c43d3d2a0;  1 drivers
v0000017c4344c210_0 .net "carry_1", 0 0, L_0000017c43d3d380;  1 drivers
v0000017c4344bc70_0 .net "carry_2", 0 0, L_0000017c43d3d770;  1 drivers
v0000017c4344b9f0_0 .net "cin", 0 0, L_0000017c43cb8fc0;  1 drivers
v0000017c4344c490_0 .net "sum_1", 0 0, L_0000017c43d3dfc0;  1 drivers
S_0000017c4342a0f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43429c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3dfc0 .functor XOR 1, L_0000017c43cb92e0, L_0000017c43cb8700, C4<0>, C4<0>;
L_0000017c43d3d380 .functor AND 1, L_0000017c43cb92e0, L_0000017c43cb8700, C4<1>, C4<1>;
v0000017c4344cdf0_0 .net "S", 0 0, L_0000017c43d3dfc0;  alias, 1 drivers
v0000017c4344c5d0_0 .net "a", 0 0, L_0000017c43cb92e0;  alias, 1 drivers
v0000017c4344d570_0 .net "b", 0 0, L_0000017c43cb8700;  alias, 1 drivers
v0000017c4344c7b0_0 .net "c", 0 0, L_0000017c43d3d380;  alias, 1 drivers
S_0000017c43428ca0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43429c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3e030 .functor XOR 1, L_0000017c43d3dfc0, L_0000017c43cb8fc0, C4<0>, C4<0>;
L_0000017c43d3d770 .functor AND 1, L_0000017c43d3dfc0, L_0000017c43cb8fc0, C4<1>, C4<1>;
v0000017c4344c030_0 .net "S", 0 0, L_0000017c43d3e030;  alias, 1 drivers
v0000017c4344b590_0 .net "a", 0 0, L_0000017c43d3dfc0;  alias, 1 drivers
v0000017c4344c850_0 .net "b", 0 0, L_0000017c43cb8fc0;  alias, 1 drivers
v0000017c4344c8f0_0 .net "c", 0 0, L_0000017c43d3d770;  alias, 1 drivers
S_0000017c4342a5a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4342bd10;
 .timescale 0 0;
P_0000017c4323e640 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3c510 .functor XOR 1, L_0000017c43cedeb8, L_0000017c43cb8160, C4<0>, C4<0>;
v0000017c4344ce90_0 .net *"_ivl_1", 0 0, L_0000017c43cb8160;  1 drivers
S_0000017c43425dc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3dcb0 .functor OR 1, L_0000017c43d3db60, L_0000017c43d3c5f0, C4<0>, C4<0>;
v0000017c4344b8b0_0 .net "S", 0 0, L_0000017c43d3d5b0;  1 drivers
v0000017c4344d890_0 .net "a", 0 0, L_0000017c43cb9a60;  1 drivers
v0000017c4344be50_0 .net "b", 0 0, L_0000017c43cb8200;  1 drivers
v0000017c4344d610_0 .net "c", 0 0, L_0000017c43d3dcb0;  1 drivers
v0000017c4344d1b0_0 .net "carry_1", 0 0, L_0000017c43d3db60;  1 drivers
v0000017c4344d6b0_0 .net "carry_2", 0 0, L_0000017c43d3c5f0;  1 drivers
v0000017c4344c350_0 .net "cin", 0 0, L_0000017c43cb9420;  1 drivers
v0000017c4344b810_0 .net "sum_1", 0 0, L_0000017c43d3c820;  1 drivers
S_0000017c4342a8c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43425dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3c820 .functor XOR 1, L_0000017c43cb9a60, L_0000017c43cb8200, C4<0>, C4<0>;
L_0000017c43d3db60 .functor AND 1, L_0000017c43cb9a60, L_0000017c43cb8200, C4<1>, C4<1>;
v0000017c4344c2b0_0 .net "S", 0 0, L_0000017c43d3c820;  alias, 1 drivers
v0000017c4344c990_0 .net "a", 0 0, L_0000017c43cb9a60;  alias, 1 drivers
v0000017c4344c530_0 .net "b", 0 0, L_0000017c43cb8200;  alias, 1 drivers
v0000017c4344cc10_0 .net "c", 0 0, L_0000017c43d3db60;  alias, 1 drivers
S_0000017c43425f50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43425dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d5b0 .functor XOR 1, L_0000017c43d3c820, L_0000017c43cb9420, C4<0>, C4<0>;
L_0000017c43d3c5f0 .functor AND 1, L_0000017c43d3c820, L_0000017c43cb9420, C4<1>, C4<1>;
v0000017c4344cb70_0 .net "S", 0 0, L_0000017c43d3d5b0;  alias, 1 drivers
v0000017c4344cd50_0 .net "a", 0 0, L_0000017c43d3c820;  alias, 1 drivers
v0000017c4344c3f0_0 .net "b", 0 0, L_0000017c43cb9420;  alias, 1 drivers
v0000017c4344cf30_0 .net "c", 0 0, L_0000017c43d3c5f0;  alias, 1 drivers
S_0000017c434279e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4342bd10;
 .timescale 0 0;
P_0000017c4323e780 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d3d700 .functor XOR 1, L_0000017c43cedeb8, L_0000017c43cb8980, C4<0>, C4<0>;
v0000017c4344c0d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb8980;  1 drivers
S_0000017c434260e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434279e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3ceb0 .functor OR 1, L_0000017c43d3c7b0, L_0000017c43d3c6d0, C4<0>, C4<0>;
v0000017c4344b4f0_0 .net "S", 0 0, L_0000017c43d3cc80;  1 drivers
v0000017c4344bf90_0 .net "a", 0 0, L_0000017c43cb94c0;  1 drivers
v0000017c4344b270_0 .net "b", 0 0, L_0000017c43cb9ba0;  1 drivers
v0000017c4344b630_0 .net "c", 0 0, L_0000017c43d3ceb0;  1 drivers
v0000017c4344b310_0 .net "carry_1", 0 0, L_0000017c43d3c7b0;  1 drivers
v0000017c4344ba90_0 .net "carry_2", 0 0, L_0000017c43d3c6d0;  1 drivers
v0000017c4344b450_0 .net "cin", 0 0, L_0000017c43cb7b20;  1 drivers
v0000017c4344b6d0_0 .net "sum_1", 0 0, L_0000017c43d3d3f0;  1 drivers
S_0000017c4342af00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434260e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d3f0 .functor XOR 1, L_0000017c43cb94c0, L_0000017c43cb9ba0, C4<0>, C4<0>;
L_0000017c43d3c7b0 .functor AND 1, L_0000017c43cb94c0, L_0000017c43cb9ba0, C4<1>, C4<1>;
v0000017c4344cfd0_0 .net "S", 0 0, L_0000017c43d3d3f0;  alias, 1 drivers
v0000017c4344d070_0 .net "a", 0 0, L_0000017c43cb94c0;  alias, 1 drivers
v0000017c4344d7f0_0 .net "b", 0 0, L_0000017c43cb9ba0;  alias, 1 drivers
v0000017c4344d4d0_0 .net "c", 0 0, L_0000017c43d3c7b0;  alias, 1 drivers
S_0000017c43426720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434260e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3cc80 .functor XOR 1, L_0000017c43d3d3f0, L_0000017c43cb7b20, C4<0>, C4<0>;
L_0000017c43d3c6d0 .functor AND 1, L_0000017c43d3d3f0, L_0000017c43cb7b20, C4<1>, C4<1>;
v0000017c4344d250_0 .net "S", 0 0, L_0000017c43d3cc80;  alias, 1 drivers
v0000017c4344bef0_0 .net "a", 0 0, L_0000017c43d3d3f0;  alias, 1 drivers
v0000017c4344b130_0 .net "b", 0 0, L_0000017c43cb7b20;  alias, 1 drivers
v0000017c4344b1d0_0 .net "c", 0 0, L_0000017c43d3c6d0;  alias, 1 drivers
S_0000017c434268b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4342bd10;
 .timescale 0 0;
P_0000017c4323e800 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d3cdd0 .functor XOR 1, L_0000017c43cedeb8, L_0000017c43cb8ca0, C4<0>, C4<0>;
v0000017c4344f050_0 .net *"_ivl_1", 0 0, L_0000017c43cb8ca0;  1 drivers
S_0000017c43429dd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434268b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3dbd0 .functor OR 1, L_0000017c43d3cac0, L_0000017c43d3d930, C4<0>, C4<0>;
v0000017c4344f4b0_0 .net "S", 0 0, L_0000017c43d3d7e0;  1 drivers
v0000017c4344df70_0 .net "a", 0 0, L_0000017c43cb8ac0;  1 drivers
v0000017c4344e1f0_0 .net "b", 0 0, L_0000017c43cb9d80;  1 drivers
v0000017c4344fa50_0 .net "c", 0 0, L_0000017c43d3dbd0;  1 drivers
v0000017c4344eab0_0 .net "carry_1", 0 0, L_0000017c43d3cac0;  1 drivers
v0000017c4344e0b0_0 .net "carry_2", 0 0, L_0000017c43d3d930;  1 drivers
v0000017c4344f870_0 .net "cin", 0 0, L_0000017c43cb9600;  1 drivers
v0000017c4344f2d0_0 .net "sum_1", 0 0, L_0000017c43d3c740;  1 drivers
S_0000017c434273a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43429dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3c740 .functor XOR 1, L_0000017c43cb8ac0, L_0000017c43cb9d80, C4<0>, C4<0>;
L_0000017c43d3cac0 .functor AND 1, L_0000017c43cb8ac0, L_0000017c43cb9d80, C4<1>, C4<1>;
v0000017c4344c170_0 .net "S", 0 0, L_0000017c43d3c740;  alias, 1 drivers
v0000017c4344b770_0 .net "a", 0 0, L_0000017c43cb8ac0;  alias, 1 drivers
v0000017c4344bbd0_0 .net "b", 0 0, L_0000017c43cb9d80;  alias, 1 drivers
v0000017c4344fff0_0 .net "c", 0 0, L_0000017c43d3cac0;  alias, 1 drivers
S_0000017c43426270 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43429dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d7e0 .functor XOR 1, L_0000017c43d3c740, L_0000017c43cb9600, C4<0>, C4<0>;
L_0000017c43d3d930 .functor AND 1, L_0000017c43d3c740, L_0000017c43cb9600, C4<1>, C4<1>;
v0000017c4344efb0_0 .net "S", 0 0, L_0000017c43d3d7e0;  alias, 1 drivers
v0000017c4344e010_0 .net "a", 0 0, L_0000017c43d3c740;  alias, 1 drivers
v0000017c4344ee70_0 .net "b", 0 0, L_0000017c43cb9600;  alias, 1 drivers
v0000017c4344dd90_0 .net "c", 0 0, L_0000017c43d3d930;  alias, 1 drivers
S_0000017c43427b70 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4342bd10;
 .timescale 0 0;
P_0000017c4323e8c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d3d9a0 .functor XOR 1, L_0000017c43cedeb8, L_0000017c43cb9740, C4<0>, C4<0>;
v0000017c4344f190_0 .net *"_ivl_1", 0 0, L_0000017c43cb9740;  1 drivers
S_0000017c43427e90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43427b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3c660 .functor OR 1, L_0000017c43d3cd60, L_0000017c43d3d000, C4<0>, C4<0>;
v0000017c4344e330_0 .net "S", 0 0, L_0000017c43d3cf20;  1 drivers
v0000017c4344fc30_0 .net "a", 0 0, L_0000017c43cb7d00;  1 drivers
v0000017c4344ec90_0 .net "b", 0 0, L_0000017c43cb8c00;  1 drivers
v0000017c4344e3d0_0 .net "c", 0 0, L_0000017c43d3c660;  1 drivers
v0000017c4344ed30_0 .net "carry_1", 0 0, L_0000017c43d3cd60;  1 drivers
v0000017c4344f410_0 .net "carry_2", 0 0, L_0000017c43d3d000;  1 drivers
v0000017c4344db10_0 .net "cin", 0 0, L_0000017c43cb97e0;  1 drivers
v0000017c4344e830_0 .net "sum_1", 0 0, L_0000017c43d3c890;  1 drivers
S_0000017c43428020 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43427e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3c890 .functor XOR 1, L_0000017c43cb7d00, L_0000017c43cb8c00, C4<0>, C4<0>;
L_0000017c43d3cd60 .functor AND 1, L_0000017c43cb7d00, L_0000017c43cb8c00, C4<1>, C4<1>;
v0000017c4344ea10_0 .net "S", 0 0, L_0000017c43d3c890;  alias, 1 drivers
v0000017c4344eb50_0 .net "a", 0 0, L_0000017c43cb7d00;  alias, 1 drivers
v0000017c4344e150_0 .net "b", 0 0, L_0000017c43cb8c00;  alias, 1 drivers
v0000017c4344ef10_0 .net "c", 0 0, L_0000017c43d3cd60;  alias, 1 drivers
S_0000017c434281b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43427e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3cf20 .functor XOR 1, L_0000017c43d3c890, L_0000017c43cb97e0, C4<0>, C4<0>;
L_0000017c43d3d000 .functor AND 1, L_0000017c43d3c890, L_0000017c43cb97e0, C4<1>, C4<1>;
v0000017c4344e470_0 .net "S", 0 0, L_0000017c43d3cf20;  alias, 1 drivers
v0000017c4344fd70_0 .net "a", 0 0, L_0000017c43d3c890;  alias, 1 drivers
v0000017c4344e290_0 .net "b", 0 0, L_0000017c43cb97e0;  alias, 1 drivers
v0000017c4344d9d0_0 .net "c", 0 0, L_0000017c43d3d000;  alias, 1 drivers
S_0000017c43428340 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323e940 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cedf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3de00 .functor BUFZ 1, L_0000017c43cedf00, C4<0>, C4<0>, C4<0>;
v0000017c43453bf0_0 .net "S", 4 0, L_0000017c43cbc300;  alias, 1 drivers
v0000017c43454410_0 .net *"_ivl_0", 0 0, L_0000017c43d3e0a0;  1 drivers
v0000017c43454910_0 .net *"_ivl_10", 0 0, L_0000017c43d3c9e0;  1 drivers
v0000017c434529d0_0 .net *"_ivl_20", 0 0, L_0000017c43d3cba0;  1 drivers
v0000017c43452a70_0 .net *"_ivl_30", 0 0, L_0000017c43d3d070;  1 drivers
v0000017c43453a10_0 .net *"_ivl_40", 0 0, L_0000017c43d3d0e0;  1 drivers
v0000017c43453470_0 .net *"_ivl_56", 0 0, L_0000017c43d3de00;  1 drivers
v0000017c43454a50_0 .net "a", 4 0, L_0000017c43cb8520;  alias, 1 drivers
v0000017c43454b90_0 .net "b", 4 0, o0000017c433d9688;  alias, 0 drivers
v0000017c43454af0_0 .net "b1", 4 0, L_0000017c43cbb220;  1 drivers
v0000017c43453d30_0 .net "c", 0 0, L_0000017c43cbc440;  alias, 1 drivers
v0000017c43453330_0 .net "cin", 0 0, L_0000017c43cedf00;  1 drivers
v0000017c43452cf0_0 .net "co", 5 0, L_0000017c43cbaa00;  1 drivers
L_0000017c43cb7e40 .part o0000017c433d9688, 0, 1;
L_0000017c43cb8f20 .part L_0000017c43cb8520, 0, 1;
L_0000017c43cb82a0 .part L_0000017c43cbb220, 0, 1;
L_0000017c43cb8340 .part L_0000017c43cbaa00, 0, 1;
L_0000017c43cb8480 .part o0000017c433d9688, 1, 1;
L_0000017c43cb9060 .part L_0000017c43cb8520, 1, 1;
L_0000017c43cb85c0 .part L_0000017c43cbb220, 1, 1;
L_0000017c43cb9100 .part L_0000017c43cbaa00, 1, 1;
L_0000017c43cb91a0 .part o0000017c433d9688, 2, 1;
L_0000017c43cba960 .part L_0000017c43cb8520, 2, 1;
L_0000017c43cbc260 .part L_0000017c43cbb220, 2, 1;
L_0000017c43cba3c0 .part L_0000017c43cbaa00, 2, 1;
L_0000017c43cbc3a0 .part o0000017c433d9688, 3, 1;
L_0000017c43cba5a0 .part L_0000017c43cb8520, 3, 1;
L_0000017c43cbafa0 .part L_0000017c43cbb220, 3, 1;
L_0000017c43cbb720 .part L_0000017c43cbaa00, 3, 1;
LS_0000017c43cbb220_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3e0a0, L_0000017c43d3c9e0, L_0000017c43d3cba0, L_0000017c43d3d070;
LS_0000017c43cbb220_0_4 .concat8 [ 1 0 0 0], L_0000017c43d3d0e0;
L_0000017c43cbb220 .concat8 [ 4 1 0 0], LS_0000017c43cbb220_0_0, LS_0000017c43cbb220_0_4;
L_0000017c43cbb7c0 .part o0000017c433d9688, 4, 1;
L_0000017c43cbb180 .part L_0000017c43cb8520, 4, 1;
L_0000017c43cbac80 .part L_0000017c43cbb220, 4, 1;
L_0000017c43cbb2c0 .part L_0000017c43cbaa00, 4, 1;
LS_0000017c43cbc300_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3ca50, L_0000017c43d3cb30, L_0000017c43d3d690, L_0000017c43d3d850;
LS_0000017c43cbc300_0_4 .concat8 [ 1 0 0 0], L_0000017c43d3d1c0;
L_0000017c43cbc300 .concat8 [ 4 1 0 0], LS_0000017c43cbc300_0_0, LS_0000017c43cbc300_0_4;
LS_0000017c43cbaa00_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3de00, L_0000017c43d3da10, L_0000017c43d3d310, L_0000017c43d3cc10;
LS_0000017c43cbaa00_0_4 .concat8 [ 1 1 0 0], L_0000017c43d3ce40, L_0000017c43d3dd90;
L_0000017c43cbaa00 .concat8 [ 4 2 0 0], LS_0000017c43cbaa00_0_0, LS_0000017c43cbaa00_0_4;
L_0000017c43cbc440 .part L_0000017c43cbaa00, 5, 1;
S_0000017c4342d160 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43428340;
 .timescale 0 0;
P_0000017c4323e980 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3e0a0 .functor XOR 1, L_0000017c43cedf00, L_0000017c43cb7e40, C4<0>, C4<0>;
v0000017c4344da70_0 .net *"_ivl_1", 0 0, L_0000017c43cb7e40;  1 drivers
S_0000017c4342ed80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342d160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3da10 .functor OR 1, L_0000017c43d3d230, L_0000017c43d3c970, C4<0>, C4<0>;
v0000017c4344feb0_0 .net "S", 0 0, L_0000017c43d3ca50;  1 drivers
v0000017c4344f9b0_0 .net "a", 0 0, L_0000017c43cb8f20;  1 drivers
v0000017c4344faf0_0 .net "b", 0 0, L_0000017c43cb82a0;  1 drivers
v0000017c4344e790_0 .net "c", 0 0, L_0000017c43d3da10;  1 drivers
v0000017c4344e970_0 .net "carry_1", 0 0, L_0000017c43d3d230;  1 drivers
v0000017c4344fb90_0 .net "carry_2", 0 0, L_0000017c43d3c970;  1 drivers
v0000017c4344ff50_0 .net "cin", 0 0, L_0000017c43cb8340;  1 drivers
v0000017c4344d930_0 .net "sum_1", 0 0, L_0000017c43d3dd20;  1 drivers
S_0000017c4342e740 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3dd20 .functor XOR 1, L_0000017c43cb8f20, L_0000017c43cb82a0, C4<0>, C4<0>;
L_0000017c43d3d230 .functor AND 1, L_0000017c43cb8f20, L_0000017c43cb82a0, C4<1>, C4<1>;
v0000017c4344f550_0 .net "S", 0 0, L_0000017c43d3dd20;  alias, 1 drivers
v0000017c4344fe10_0 .net "a", 0 0, L_0000017c43cb8f20;  alias, 1 drivers
v0000017c4344f910_0 .net "b", 0 0, L_0000017c43cb82a0;  alias, 1 drivers
v0000017c4344e650_0 .net "c", 0 0, L_0000017c43d3d230;  alias, 1 drivers
S_0000017c4342c030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ca50 .functor XOR 1, L_0000017c43d3dd20, L_0000017c43cb8340, C4<0>, C4<0>;
L_0000017c43d3c970 .functor AND 1, L_0000017c43d3dd20, L_0000017c43cb8340, C4<1>, C4<1>;
v0000017c4344fcd0_0 .net "S", 0 0, L_0000017c43d3ca50;  alias, 1 drivers
v0000017c4344f370_0 .net "a", 0 0, L_0000017c43d3dd20;  alias, 1 drivers
v0000017c4344e6f0_0 .net "b", 0 0, L_0000017c43cb8340;  alias, 1 drivers
v0000017c4344dcf0_0 .net "c", 0 0, L_0000017c43d3c970;  alias, 1 drivers
S_0000017c4342d480 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43428340;
 .timescale 0 0;
P_0000017c4323ec40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3c9e0 .functor XOR 1, L_0000017c43cedf00, L_0000017c43cb8480, C4<0>, C4<0>;
v0000017c43450950_0 .net *"_ivl_1", 0 0, L_0000017c43cb8480;  1 drivers
S_0000017c4342cb20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3d310 .functor OR 1, L_0000017c43d3dee0, L_0000017c43d3da80, C4<0>, C4<0>;
v0000017c43450a90_0 .net "S", 0 0, L_0000017c43d3cb30;  1 drivers
v0000017c43450d10_0 .net "a", 0 0, L_0000017c43cb9060;  1 drivers
v0000017c43451c10_0 .net "b", 0 0, L_0000017c43cb85c0;  1 drivers
v0000017c43450db0_0 .net "c", 0 0, L_0000017c43d3d310;  1 drivers
v0000017c43452750_0 .net "carry_1", 0 0, L_0000017c43d3dee0;  1 drivers
v0000017c43450f90_0 .net "carry_2", 0 0, L_0000017c43d3da80;  1 drivers
v0000017c434524d0_0 .net "cin", 0 0, L_0000017c43cb9100;  1 drivers
v0000017c43452430_0 .net "sum_1", 0 0, L_0000017c43d3ccf0;  1 drivers
S_0000017c4342df70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ccf0 .functor XOR 1, L_0000017c43cb9060, L_0000017c43cb85c0, C4<0>, C4<0>;
L_0000017c43d3dee0 .functor AND 1, L_0000017c43cb9060, L_0000017c43cb85c0, C4<1>, C4<1>;
v0000017c4344dbb0_0 .net "S", 0 0, L_0000017c43d3ccf0;  alias, 1 drivers
v0000017c4344dc50_0 .net "a", 0 0, L_0000017c43cb9060;  alias, 1 drivers
v0000017c4344ded0_0 .net "b", 0 0, L_0000017c43cb85c0;  alias, 1 drivers
v0000017c43452890_0 .net "c", 0 0, L_0000017c43d3dee0;  alias, 1 drivers
S_0000017c4342cfd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3cb30 .functor XOR 1, L_0000017c43d3ccf0, L_0000017c43cb9100, C4<0>, C4<0>;
L_0000017c43d3da80 .functor AND 1, L_0000017c43d3ccf0, L_0000017c43cb9100, C4<1>, C4<1>;
v0000017c43451cb0_0 .net "S", 0 0, L_0000017c43d3cb30;  alias, 1 drivers
v0000017c43450770_0 .net "a", 0 0, L_0000017c43d3ccf0;  alias, 1 drivers
v0000017c43450270_0 .net "b", 0 0, L_0000017c43cb9100;  alias, 1 drivers
v0000017c43452610_0 .net "c", 0 0, L_0000017c43d3da80;  alias, 1 drivers
S_0000017c4342ccb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43428340;
 .timescale 0 0;
P_0000017c4323e9c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d3cba0 .functor XOR 1, L_0000017c43cedf00, L_0000017c43cb91a0, C4<0>, C4<0>;
v0000017c434506d0_0 .net *"_ivl_1", 0 0, L_0000017c43cb91a0;  1 drivers
S_0000017c4342d930 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3cc10 .functor OR 1, L_0000017c43d3d460, L_0000017c43d3c580, C4<0>, C4<0>;
v0000017c43451710_0 .net "S", 0 0, L_0000017c43d3d690;  1 drivers
v0000017c43451850_0 .net "a", 0 0, L_0000017c43cba960;  1 drivers
v0000017c43450c70_0 .net "b", 0 0, L_0000017c43cbc260;  1 drivers
v0000017c43452570_0 .net "c", 0 0, L_0000017c43d3cc10;  1 drivers
v0000017c43451ad0_0 .net "carry_1", 0 0, L_0000017c43d3d460;  1 drivers
v0000017c43451670_0 .net "carry_2", 0 0, L_0000017c43d3c580;  1 drivers
v0000017c434501d0_0 .net "cin", 0 0, L_0000017c43cba3c0;  1 drivers
v0000017c43451530_0 .net "sum_1", 0 0, L_0000017c43d3d4d0;  1 drivers
S_0000017c4342e8d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d4d0 .functor XOR 1, L_0000017c43cba960, L_0000017c43cbc260, C4<0>, C4<0>;
L_0000017c43d3d460 .functor AND 1, L_0000017c43cba960, L_0000017c43cbc260, C4<1>, C4<1>;
v0000017c43451990_0 .net "S", 0 0, L_0000017c43d3d4d0;  alias, 1 drivers
v0000017c43450630_0 .net "a", 0 0, L_0000017c43cba960;  alias, 1 drivers
v0000017c43452110_0 .net "b", 0 0, L_0000017c43cbc260;  alias, 1 drivers
v0000017c43450e50_0 .net "c", 0 0, L_0000017c43d3d460;  alias, 1 drivers
S_0000017c4342e5b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d690 .functor XOR 1, L_0000017c43d3d4d0, L_0000017c43cba3c0, C4<0>, C4<0>;
L_0000017c43d3c580 .functor AND 1, L_0000017c43d3d4d0, L_0000017c43cba3c0, C4<1>, C4<1>;
v0000017c434521b0_0 .net "S", 0 0, L_0000017c43d3d690;  alias, 1 drivers
v0000017c43451d50_0 .net "a", 0 0, L_0000017c43d3d4d0;  alias, 1 drivers
v0000017c43450ef0_0 .net "b", 0 0, L_0000017c43cba3c0;  alias, 1 drivers
v0000017c43452070_0 .net "c", 0 0, L_0000017c43d3c580;  alias, 1 drivers
S_0000017c4342dac0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43428340;
 .timescale 0 0;
P_0000017c4323ec80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d3d070 .functor XOR 1, L_0000017c43cedf00, L_0000017c43cbc3a0, C4<0>, C4<0>;
v0000017c43452250_0 .net *"_ivl_1", 0 0, L_0000017c43cbc3a0;  1 drivers
S_0000017c4342dc50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3ce40 .functor OR 1, L_0000017c43d3daf0, L_0000017c43d3d8c0, C4<0>, C4<0>;
v0000017c43450590_0 .net "S", 0 0, L_0000017c43d3d850;  1 drivers
v0000017c434518f0_0 .net "a", 0 0, L_0000017c43cba5a0;  1 drivers
v0000017c434515d0_0 .net "b", 0 0, L_0000017c43cbafa0;  1 drivers
v0000017c43451df0_0 .net "c", 0 0, L_0000017c43d3ce40;  1 drivers
v0000017c43450310_0 .net "carry_1", 0 0, L_0000017c43d3daf0;  1 drivers
v0000017c434508b0_0 .net "carry_2", 0 0, L_0000017c43d3d8c0;  1 drivers
v0000017c434527f0_0 .net "cin", 0 0, L_0000017c43cbb720;  1 drivers
v0000017c43450130_0 .net "sum_1", 0 0, L_0000017c43d3d620;  1 drivers
S_0000017c4342f0a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d620 .functor XOR 1, L_0000017c43cba5a0, L_0000017c43cbafa0, C4<0>, C4<0>;
L_0000017c43d3daf0 .functor AND 1, L_0000017c43cba5a0, L_0000017c43cbafa0, C4<1>, C4<1>;
v0000017c43451f30_0 .net "S", 0 0, L_0000017c43d3d620;  alias, 1 drivers
v0000017c434517b0_0 .net "a", 0 0, L_0000017c43cba5a0;  alias, 1 drivers
v0000017c43450bd0_0 .net "b", 0 0, L_0000017c43cbafa0;  alias, 1 drivers
v0000017c43451fd0_0 .net "c", 0 0, L_0000017c43d3daf0;  alias, 1 drivers
S_0000017c4342dde0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d850 .functor XOR 1, L_0000017c43d3d620, L_0000017c43cbb720, C4<0>, C4<0>;
L_0000017c43d3d8c0 .functor AND 1, L_0000017c43d3d620, L_0000017c43cbb720, C4<1>, C4<1>;
v0000017c43450810_0 .net "S", 0 0, L_0000017c43d3d850;  alias, 1 drivers
v0000017c43451e90_0 .net "a", 0 0, L_0000017c43d3d620;  alias, 1 drivers
v0000017c43451030_0 .net "b", 0 0, L_0000017c43cbb720;  alias, 1 drivers
v0000017c434510d0_0 .net "c", 0 0, L_0000017c43d3d8c0;  alias, 1 drivers
S_0000017c4342ebf0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43428340;
 .timescale 0 0;
P_0000017c4323ea00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d3d0e0 .functor XOR 1, L_0000017c43cedf00, L_0000017c43cbb7c0, C4<0>, C4<0>;
v0000017c43454370_0 .net *"_ivl_1", 0 0, L_0000017c43cbb7c0;  1 drivers
S_0000017c4342ea60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3dd90 .functor OR 1, L_0000017c43d3de70, L_0000017c43d3dc40, C4<0>, C4<0>;
v0000017c43450450_0 .net "S", 0 0, L_0000017c43d3d1c0;  1 drivers
v0000017c434512b0_0 .net "a", 0 0, L_0000017c43cbb180;  1 drivers
v0000017c43451170_0 .net "b", 0 0, L_0000017c43cbac80;  1 drivers
v0000017c43450b30_0 .net "c", 0 0, L_0000017c43d3dd90;  1 drivers
v0000017c43451210_0 .net "carry_1", 0 0, L_0000017c43d3de70;  1 drivers
v0000017c434504f0_0 .net "carry_2", 0 0, L_0000017c43d3dc40;  1 drivers
v0000017c43451350_0 .net "cin", 0 0, L_0000017c43cbb2c0;  1 drivers
v0000017c434513f0_0 .net "sum_1", 0 0, L_0000017c43d3d150;  1 drivers
S_0000017c4342e420 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d150 .functor XOR 1, L_0000017c43cbb180, L_0000017c43cbac80, C4<0>, C4<0>;
L_0000017c43d3de70 .functor AND 1, L_0000017c43cbb180, L_0000017c43cbac80, C4<1>, C4<1>;
v0000017c434522f0_0 .net "S", 0 0, L_0000017c43d3d150;  alias, 1 drivers
v0000017c434503b0_0 .net "a", 0 0, L_0000017c43cbb180;  alias, 1 drivers
v0000017c43451a30_0 .net "b", 0 0, L_0000017c43cbac80;  alias, 1 drivers
v0000017c43452390_0 .net "c", 0 0, L_0000017c43d3de70;  alias, 1 drivers
S_0000017c4342ef10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3d1c0 .functor XOR 1, L_0000017c43d3d150, L_0000017c43cbb2c0, C4<0>, C4<0>;
L_0000017c43d3dc40 .functor AND 1, L_0000017c43d3d150, L_0000017c43cbb2c0, C4<1>, C4<1>;
v0000017c43451490_0 .net "S", 0 0, L_0000017c43d3d1c0;  alias, 1 drivers
v0000017c434509f0_0 .net "a", 0 0, L_0000017c43d3d150;  alias, 1 drivers
v0000017c434526b0_0 .net "b", 0 0, L_0000017c43cbb2c0;  alias, 1 drivers
v0000017c43451b70_0 .net "c", 0 0, L_0000017c43d3dc40;  alias, 1 drivers
S_0000017c4342e100 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d3c4a0 .functor AND 1, L_0000017c43cb78a0, L_0000017c43cb6540, C4<1>, C4<1>;
v0000017c43454550_0 .net "X", 0 0, L_0000017c43cb78a0;  alias, 1 drivers
v0000017c43452b10_0 .net "Y", 0 0, L_0000017c43cb6540;  alias, 1 drivers
v0000017c43453010_0 .net "Z", 2 0, L_0000017c43cb6860;  alias, 1 drivers
L_0000017c43cedb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43452d90_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cedb58;  1 drivers
L_0000017c43cedba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434535b0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cedba0;  1 drivers
v0000017c434530b0_0 .net *"_ivl_9", 0 0, L_0000017c43d3c4a0;  1 drivers
L_0000017c43cb6860 .concat8 [ 1 1 1 0], L_0000017c43d3c4a0, L_0000017c43cedba0, L_0000017c43cedb58;
S_0000017c4342c990 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d3b390 .functor AND 1, L_0000017c43cb5b40, L_0000017c43cb58c0, C4<1>, C4<1>;
v0000017c434544b0_0 .net "X", 0 0, L_0000017c43cb5b40;  alias, 1 drivers
v0000017c434549b0_0 .net "Y", 0 0, L_0000017c43cb58c0;  alias, 1 drivers
v0000017c434536f0_0 .net "Z", 2 0, L_0000017c43cb6900;  alias, 1 drivers
L_0000017c43cedbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434545f0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cedbe8;  1 drivers
L_0000017c43cedc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43453650_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cedc30;  1 drivers
v0000017c43453dd0_0 .net *"_ivl_9", 0 0, L_0000017c43d3b390;  1 drivers
L_0000017c43cb6900 .concat8 [ 1 1 1 0], L_0000017c43d3b390, L_0000017c43cedc30, L_0000017c43cedbe8;
S_0000017c4342ce40 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d3c0b0 .functor AND 1, o0000017c433d9aa8, o0000017c433d9ad8, C4<1>, C4<1>;
v0000017c43453c90_0 .net "X", 0 0, o0000017c433d9aa8;  alias, 0 drivers
v0000017c43453f10_0 .net "Y", 0 0, o0000017c433d9ad8;  alias, 0 drivers
v0000017c434533d0_0 .net "Z", 2 0, L_0000017c43cb5460;  alias, 1 drivers
L_0000017c43cedc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43454ff0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cedc78;  1 drivers
L_0000017c43cedcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43454e10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cedcc0;  1 drivers
v0000017c43453e70_0 .net *"_ivl_9", 0 0, L_0000017c43d3c0b0;  1 drivers
L_0000017c43cb5460 .concat8 [ 1 1 1 0], L_0000017c43d3c0b0, L_0000017c43cedcc0, L_0000017c43cedc78;
S_0000017c4342e290 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af0960 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af0998 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af09d0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43454690_0 .net *"_ivl_0", 4 0, L_0000017c43cb8660;  1 drivers
L_0000017c43cedd98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c434531f0_0 .net *"_ivl_3", 1 0, L_0000017c43cedd98;  1 drivers
v0000017c43454730_0 .net *"_ivl_6", 2 0, L_0000017c43cba0a0;  1 drivers
L_0000017c43cedde0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43452f70_0 .net *"_ivl_8", 1 0, L_0000017c43cedde0;  1 drivers
v0000017c43453fb0_0 .net "a", 2 0, L_0000017c43cb6860;  alias, 1 drivers
v0000017c43452bb0_0 .net "a_out", 4 0, L_0000017c43cb7a80;  alias, 1 drivers
L_0000017c43cb8660 .concat [ 3 2 0 0], L_0000017c43cb6860, L_0000017c43cedd98;
L_0000017c43cba0a0 .part L_0000017c43cb8660, 0, 3;
L_0000017c43cb7a80 .concat [ 2 3 0 0], L_0000017c43cedde0, L_0000017c43cba0a0;
S_0000017c4342f230 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af1930 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af1968 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af19a0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43454050_0 .net *"_ivl_0", 4 0, L_0000017c43cb9240;  1 drivers
L_0000017c43cede28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43453290_0 .net *"_ivl_3", 1 0, L_0000017c43cede28;  1 drivers
v0000017c43452e30_0 .net *"_ivl_6", 3 0, L_0000017c43cb9880;  1 drivers
L_0000017c43cede70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434540f0_0 .net *"_ivl_8", 0 0, L_0000017c43cede70;  1 drivers
v0000017c43454190_0 .net "a", 2 0, L_0000017c43cb8d40;  alias, 1 drivers
v0000017c43454230_0 .net "a_out", 4 0, L_0000017c43cb7940;  alias, 1 drivers
L_0000017c43cb9240 .concat [ 3 2 0 0], L_0000017c43cb8d40, L_0000017c43cede28;
L_0000017c43cb9880 .part L_0000017c43cb9240, 0, 4;
L_0000017c43cb7940 .concat [ 1 4 0 0], L_0000017c43cede70, L_0000017c43cb9880;
S_0000017c4342f3c0 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43428980;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f500 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cedd50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3df50 .functor BUFZ 1, L_0000017c43cedd50, C4<0>, C4<0>, C4<0>;
v0000017c43455bd0_0 .net "S", 2 0, L_0000017c43cb8d40;  alias, 1 drivers
v0000017c43456fd0_0 .net *"_ivl_0", 0 0, L_0000017c43d3b8d0;  1 drivers
v0000017c43455130_0 .net *"_ivl_10", 0 0, L_0000017c43d3a980;  1 drivers
v0000017c43455f90_0 .net *"_ivl_20", 0 0, L_0000017c43d3b160;  1 drivers
v0000017c43455810_0 .net *"_ivl_36", 0 0, L_0000017c43d3df50;  1 drivers
v0000017c43456ad0_0 .net "a", 2 0, L_0000017c43cb5460;  alias, 1 drivers
v0000017c43457250_0 .net "b", 2 0, L_0000017c43cb8840;  alias, 1 drivers
v0000017c43457890_0 .net "b1", 2 0, L_0000017c43cb7ee0;  1 drivers
v0000017c434560d0_0 .net "c", 0 0, L_0000017c43cb80c0;  alias, 1 drivers
v0000017c43455590_0 .net "cin", 0 0, L_0000017c43cedd50;  1 drivers
v0000017c43456b70_0 .net "co", 3 0, L_0000017c43cb96a0;  1 drivers
L_0000017c43cb9920 .part L_0000017c43cb8840, 0, 1;
L_0000017c43cb8a20 .part L_0000017c43cb5460, 0, 1;
L_0000017c43cb9ec0 .part L_0000017c43cb7ee0, 0, 1;
L_0000017c43cb9560 .part L_0000017c43cb96a0, 0, 1;
L_0000017c43cb9c40 .part L_0000017c43cb8840, 1, 1;
L_0000017c43cb9ce0 .part L_0000017c43cb5460, 1, 1;
L_0000017c43cb99c0 .part L_0000017c43cb7ee0, 1, 1;
L_0000017c43cb9f60 .part L_0000017c43cb96a0, 1, 1;
L_0000017c43cb7ee0 .concat8 [ 1 1 1 0], L_0000017c43d3b8d0, L_0000017c43d3a980, L_0000017c43d3b160;
L_0000017c43cb8b60 .part L_0000017c43cb8840, 2, 1;
L_0000017c43cb83e0 .part L_0000017c43cb5460, 2, 1;
L_0000017c43cb7bc0 .part L_0000017c43cb7ee0, 2, 1;
L_0000017c43cb88e0 .part L_0000017c43cb96a0, 2, 1;
L_0000017c43cb8d40 .concat8 [ 1 1 1 0], L_0000017c43d3bda0, L_0000017c43d3c270, L_0000017c43d3b550;
L_0000017c43cb96a0 .concat8 [ 1 1 1 1], L_0000017c43d3df50, L_0000017c43d3c2e0, L_0000017c43d3b0f0, L_0000017c43d3b630;
L_0000017c43cb80c0 .part L_0000017c43cb96a0, 3, 1;
S_0000017c4342d610 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4342f3c0;
 .timescale 0 0;
P_0000017c4323f800 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3b8d0 .functor XOR 1, L_0000017c43cedd50, L_0000017c43cb9920, C4<0>, C4<0>;
v0000017c43453830_0 .net *"_ivl_1", 0 0, L_0000017c43cb9920;  1 drivers
S_0000017c4342d2f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3c2e0 .functor OR 1, L_0000017c43d3c190, L_0000017c43d3a9f0, C4<0>, C4<0>;
v0000017c43454f50_0 .net "S", 0 0, L_0000017c43d3bda0;  1 drivers
v0000017c43452ed0_0 .net "a", 0 0, L_0000017c43cb8a20;  1 drivers
v0000017c43454c30_0 .net "b", 0 0, L_0000017c43cb9ec0;  1 drivers
v0000017c43454cd0_0 .net "c", 0 0, L_0000017c43d3c2e0;  1 drivers
v0000017c43454eb0_0 .net "carry_1", 0 0, L_0000017c43d3c190;  1 drivers
v0000017c43455090_0 .net "carry_2", 0 0, L_0000017c43d3a9f0;  1 drivers
v0000017c43452930_0 .net "cin", 0 0, L_0000017c43cb9560;  1 drivers
v0000017c43453790_0 .net "sum_1", 0 0, L_0000017c43d3afa0;  1 drivers
S_0000017c4342d7a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342d2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3afa0 .functor XOR 1, L_0000017c43cb8a20, L_0000017c43cb9ec0, C4<0>, C4<0>;
L_0000017c43d3c190 .functor AND 1, L_0000017c43cb8a20, L_0000017c43cb9ec0, C4<1>, C4<1>;
v0000017c43453510_0 .net "S", 0 0, L_0000017c43d3afa0;  alias, 1 drivers
v0000017c43454d70_0 .net "a", 0 0, L_0000017c43cb8a20;  alias, 1 drivers
v0000017c43453150_0 .net "b", 0 0, L_0000017c43cb9ec0;  alias, 1 drivers
v0000017c43452c50_0 .net "c", 0 0, L_0000017c43d3c190;  alias, 1 drivers
S_0000017c4342bea0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342d2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3bda0 .functor XOR 1, L_0000017c43d3afa0, L_0000017c43cb9560, C4<0>, C4<0>;
L_0000017c43d3a9f0 .functor AND 1, L_0000017c43d3afa0, L_0000017c43cb9560, C4<1>, C4<1>;
v0000017c43453ab0_0 .net "S", 0 0, L_0000017c43d3bda0;  alias, 1 drivers
v0000017c434542d0_0 .net "a", 0 0, L_0000017c43d3afa0;  alias, 1 drivers
v0000017c434547d0_0 .net "b", 0 0, L_0000017c43cb9560;  alias, 1 drivers
v0000017c43454870_0 .net "c", 0 0, L_0000017c43d3a9f0;  alias, 1 drivers
S_0000017c4342c1c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4342f3c0;
 .timescale 0 0;
P_0000017c4323f9c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3a980 .functor XOR 1, L_0000017c43cedd50, L_0000017c43cb9c40, C4<0>, C4<0>;
v0000017c43455e50_0 .net *"_ivl_1", 0 0, L_0000017c43cb9c40;  1 drivers
S_0000017c4342c350 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342c1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3b0f0 .functor OR 1, L_0000017c43d3b240, L_0000017c43d3aa60, C4<0>, C4<0>;
v0000017c434554f0_0 .net "S", 0 0, L_0000017c43d3c270;  1 drivers
v0000017c43455450_0 .net "a", 0 0, L_0000017c43cb9ce0;  1 drivers
v0000017c434576b0_0 .net "b", 0 0, L_0000017c43cb99c0;  1 drivers
v0000017c43456670_0 .net "c", 0 0, L_0000017c43d3b0f0;  1 drivers
v0000017c43457570_0 .net "carry_1", 0 0, L_0000017c43d3b240;  1 drivers
v0000017c43456530_0 .net "carry_2", 0 0, L_0000017c43d3aa60;  1 drivers
v0000017c43456a30_0 .net "cin", 0 0, L_0000017c43cb9f60;  1 drivers
v0000017c43456c10_0 .net "sum_1", 0 0, L_0000017c43d3c200;  1 drivers
S_0000017c4342c4e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4342c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3c200 .functor XOR 1, L_0000017c43cb9ce0, L_0000017c43cb99c0, C4<0>, C4<0>;
L_0000017c43d3b240 .functor AND 1, L_0000017c43cb9ce0, L_0000017c43cb99c0, C4<1>, C4<1>;
v0000017c434538d0_0 .net "S", 0 0, L_0000017c43d3c200;  alias, 1 drivers
v0000017c43453970_0 .net "a", 0 0, L_0000017c43cb9ce0;  alias, 1 drivers
v0000017c43453b50_0 .net "b", 0 0, L_0000017c43cb99c0;  alias, 1 drivers
v0000017c43457750_0 .net "c", 0 0, L_0000017c43d3b240;  alias, 1 drivers
S_0000017c4342c670 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4342c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3c270 .functor XOR 1, L_0000017c43d3c200, L_0000017c43cb9f60, C4<0>, C4<0>;
L_0000017c43d3aa60 .functor AND 1, L_0000017c43d3c200, L_0000017c43cb9f60, C4<1>, C4<1>;
v0000017c43456850_0 .net "S", 0 0, L_0000017c43d3c270;  alias, 1 drivers
v0000017c43456490_0 .net "a", 0 0, L_0000017c43d3c200;  alias, 1 drivers
v0000017c43457610_0 .net "b", 0 0, L_0000017c43cb9f60;  alias, 1 drivers
v0000017c434572f0_0 .net "c", 0 0, L_0000017c43d3aa60;  alias, 1 drivers
S_0000017c4342c800 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4342f3c0;
 .timescale 0 0;
P_0000017c4323f680 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d3b160 .functor XOR 1, L_0000017c43cedd50, L_0000017c43cb8b60, C4<0>, C4<0>;
v0000017c434571b0_0 .net *"_ivl_1", 0 0, L_0000017c43cb8b60;  1 drivers
S_0000017c434a8a70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4342c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3b630 .functor OR 1, L_0000017c43d3ad00, L_0000017c43d3b5c0, C4<0>, C4<0>;
v0000017c43456f30_0 .net "S", 0 0, L_0000017c43d3b550;  1 drivers
v0000017c434567b0_0 .net "a", 0 0, L_0000017c43cb83e0;  1 drivers
v0000017c434562b0_0 .net "b", 0 0, L_0000017c43cb7bc0;  1 drivers
v0000017c434577f0_0 .net "c", 0 0, L_0000017c43d3b630;  1 drivers
v0000017c43456030_0 .net "carry_1", 0 0, L_0000017c43d3ad00;  1 drivers
v0000017c43455ef0_0 .net "carry_2", 0 0, L_0000017c43d3b5c0;  1 drivers
v0000017c43455270_0 .net "cin", 0 0, L_0000017c43cb88e0;  1 drivers
v0000017c434556d0_0 .net "sum_1", 0 0, L_0000017c43d3b7f0;  1 drivers
S_0000017c434a77b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3b7f0 .functor XOR 1, L_0000017c43cb83e0, L_0000017c43cb7bc0, C4<0>, C4<0>;
L_0000017c43d3ad00 .functor AND 1, L_0000017c43cb83e0, L_0000017c43cb7bc0, C4<1>, C4<1>;
v0000017c43456cb0_0 .net "S", 0 0, L_0000017c43d3b7f0;  alias, 1 drivers
v0000017c43455db0_0 .net "a", 0 0, L_0000017c43cb83e0;  alias, 1 drivers
v0000017c43456210_0 .net "b", 0 0, L_0000017c43cb7bc0;  alias, 1 drivers
v0000017c434565d0_0 .net "c", 0 0, L_0000017c43d3ad00;  alias, 1 drivers
S_0000017c434a7c60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3b550 .functor XOR 1, L_0000017c43d3b7f0, L_0000017c43cb88e0, C4<0>, C4<0>;
L_0000017c43d3b5c0 .functor AND 1, L_0000017c43d3b7f0, L_0000017c43cb88e0, C4<1>, C4<1>;
v0000017c43456710_0 .net "S", 0 0, L_0000017c43d3b550;  alias, 1 drivers
v0000017c43455b30_0 .net "a", 0 0, L_0000017c43d3b7f0;  alias, 1 drivers
v0000017c43455a90_0 .net "b", 0 0, L_0000017c43cb88e0;  alias, 1 drivers
v0000017c43456990_0 .net "c", 0 0, L_0000017c43d3b5c0;  alias, 1 drivers
S_0000017c434a7490 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43468370_0 .net "F1", 4 0, L_0000017c43cba1e0;  1 drivers
v0000017c43468cd0_0 .net "F2", 4 0, L_0000017c43cbece0;  1 drivers
o0000017c433df718 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c434675b0_0 .net "F3", 4 0, o0000017c433df718;  0 drivers
v0000017c43467010_0 .net "X", 2 0, L_0000017c43cb21c0;  alias, 1 drivers
v0000017c43468550_0 .net "Xl", 0 0, L_0000017c43cbc080;  1 drivers
o0000017c433dfb38 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43468eb0_0 .net "Xm", 0 0, o0000017c433dfb38;  0 drivers
v0000017c43468690_0 .net "Xm1", 0 0, L_0000017c43d3e8f0;  1 drivers
v0000017c43466f70_0 .net "Xms", 2 0, L_0000017c43cbc580;  1 drivers
v0000017c43467b50_0 .net "Xr", 0 0, L_0000017c43cba320;  1 drivers
v0000017c43467290_0 .net "Y", 2 0, L_0000017c43cb4f60;  alias, 1 drivers
v0000017c43467510_0 .net "Yl", 0 0, L_0000017c43cbb900;  1 drivers
o0000017c433dfb68 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43468e10_0 .net "Ym", 0 0, o0000017c433dfb68;  0 drivers
v0000017c43467650_0 .net "Ym1", 0 0, L_0000017c43d3edc0;  1 drivers
v0000017c43466d90_0 .net "Yr", 0 0, L_0000017c43cba500;  1 drivers
v0000017c43466cf0_0 .net "Z", 4 0, L_0000017c43cbea60;  alias, 1 drivers
v0000017c43467dd0_0 .net "Z1", 2 0, L_0000017c43cbc4e0;  1 drivers
v0000017c43467e70_0 .net "Z2", 2 0, L_0000017c43cbb860;  1 drivers
v0000017c43468190_0 .net "Z3", 2 0, L_0000017c43cbb040;  1 drivers
v0000017c43467970_0 .net "ZF", 4 0, L_0000017c43cbe920;  1 drivers
v0000017c434671f0_0 .net "bin", 0 0, L_0000017c43cba8c0;  1 drivers
v0000017c43468730_0 .net "cout1", 0 0, L_0000017c43cbb4a0;  1 drivers
v0000017c434673d0_0 .net "cout2", 0 0, L_0000017c43cba460;  1 drivers
v0000017c434687d0_0 .net "cout3", 0 0, L_0000017c43cbbe00;  1 drivers
v0000017c43468ff0_0 .net "cout4", 0 0, L_0000017c43cbd0c0;  1 drivers
v0000017c43468410_0 .net "cout5", 0 0, L_0000017c43cbeba0;  1 drivers
v0000017c43467c90_0 .net "sub_ans", 2 0, L_0000017c43cba140;  1 drivers
L_0000017c43cba320 .part L_0000017c43cb21c0, 1, 1;
L_0000017c43cbc080 .part L_0000017c43cb21c0, 0, 1;
L_0000017c43cba500 .part L_0000017c43cb4f60, 1, 1;
L_0000017c43cbb900 .part L_0000017c43cb4f60, 0, 1;
S_0000017c434a69a0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f6c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cedf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3f3e0 .functor BUFZ 1, L_0000017c43cedf48, C4<0>, C4<0>, C4<0>;
v0000017c43459050_0 .net "S", 0 0, L_0000017c43d3e8f0;  alias, 1 drivers
v0000017c43459af0_0 .net *"_ivl_7", 0 0, L_0000017c43d3f3e0;  1 drivers
v0000017c43459370_0 .net "a", 0 0, L_0000017c43cba320;  alias, 1 drivers
v0000017c434579d0_0 .net "b", 0 0, L_0000017c43cbc080;  alias, 1 drivers
v0000017c43458d30_0 .net "b1", 0 0, L_0000017c43d3d540;  1 drivers
v0000017c43458290_0 .net "c", 0 0, L_0000017c43cbb4a0;  alias, 1 drivers
v0000017c43459410_0 .net "cin", 0 0, L_0000017c43cedf48;  1 drivers
v0000017c43457ed0_0 .net "co", 1 0, L_0000017c43cbaaa0;  1 drivers
L_0000017c43cbad20 .part L_0000017c43cbaaa0, 0, 1;
L_0000017c43cbaaa0 .concat8 [ 1 1 0 0], L_0000017c43d3f3e0, L_0000017c43d3fbc0;
L_0000017c43cbb4a0 .part L_0000017c43cbaaa0, 1, 1;
S_0000017c434a82a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a69a0;
 .timescale 0 0;
P_0000017c432402c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3d540 .functor XOR 1, L_0000017c43cedf48, L_0000017c43cbc080, C4<0>, C4<0>;
S_0000017c434a96f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3fbc0 .functor OR 1, L_0000017c43d3e7a0, L_0000017c43d3ece0, C4<0>, C4<0>;
v0000017c434594b0_0 .net "S", 0 0, L_0000017c43d3e8f0;  alias, 1 drivers
v0000017c43457f70_0 .net "a", 0 0, L_0000017c43cba320;  alias, 1 drivers
v0000017c434581f0_0 .net "b", 0 0, L_0000017c43d3d540;  alias, 1 drivers
v0000017c43459a50_0 .net "c", 0 0, L_0000017c43d3fbc0;  1 drivers
v0000017c43458b50_0 .net "carry_1", 0 0, L_0000017c43d3e7a0;  1 drivers
v0000017c434580b0_0 .net "carry_2", 0 0, L_0000017c43d3ece0;  1 drivers
v0000017c43459870_0 .net "cin", 0 0, L_0000017c43cbad20;  1 drivers
v0000017c434592d0_0 .net "sum_1", 0 0, L_0000017c43d3ec70;  1 drivers
S_0000017c434a7df0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ec70 .functor XOR 1, L_0000017c43cba320, L_0000017c43d3d540, C4<0>, C4<0>;
L_0000017c43d3e7a0 .functor AND 1, L_0000017c43cba320, L_0000017c43d3d540, C4<1>, C4<1>;
v0000017c434586f0_0 .net "S", 0 0, L_0000017c43d3ec70;  alias, 1 drivers
v0000017c43459690_0 .net "a", 0 0, L_0000017c43cba320;  alias, 1 drivers
v0000017c43458330_0 .net "b", 0 0, L_0000017c43d3d540;  alias, 1 drivers
v0000017c43459ff0_0 .net "c", 0 0, L_0000017c43d3e7a0;  alias, 1 drivers
S_0000017c434a9560 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3e8f0 .functor XOR 1, L_0000017c43d3ec70, L_0000017c43cbad20, C4<0>, C4<0>;
L_0000017c43d3ece0 .functor AND 1, L_0000017c43d3ec70, L_0000017c43cbad20, C4<1>, C4<1>;
v0000017c43458fb0_0 .net "S", 0 0, L_0000017c43d3e8f0;  alias, 1 drivers
v0000017c43458ab0_0 .net "a", 0 0, L_0000017c43d3ec70;  alias, 1 drivers
v0000017c43459f50_0 .net "b", 0 0, L_0000017c43cbad20;  alias, 1 drivers
v0000017c43457e30_0 .net "c", 0 0, L_0000017c43d3ece0;  alias, 1 drivers
S_0000017c434a6fe0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f440 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cedf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3f220 .functor BUFZ 1, L_0000017c43cedf90, C4<0>, C4<0>, C4<0>;
v0000017c43458150_0 .net "S", 0 0, L_0000017c43d3edc0;  alias, 1 drivers
v0000017c43458c90_0 .net *"_ivl_7", 0 0, L_0000017c43d3f220;  1 drivers
v0000017c434599b0_0 .net "a", 0 0, L_0000017c43cba500;  alias, 1 drivers
v0000017c43458bf0_0 .net "b", 0 0, L_0000017c43cbb900;  alias, 1 drivers
v0000017c43458470_0 .net "b1", 0 0, L_0000017c43d3fc30;  1 drivers
v0000017c43458790_0 .net "c", 0 0, L_0000017c43cba460;  alias, 1 drivers
v0000017c4345a090_0 .net "cin", 0 0, L_0000017c43cedf90;  1 drivers
v0000017c43458830_0 .net "co", 1 0, L_0000017c43cbabe0;  1 drivers
L_0000017c43cbab40 .part L_0000017c43cbabe0, 0, 1;
L_0000017c43cbabe0 .concat8 [ 1 1 0 0], L_0000017c43d3f220, L_0000017c43d3e570;
L_0000017c43cba460 .part L_0000017c43cbabe0, 1, 1;
S_0000017c434a7620 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a6fe0;
 .timescale 0 0;
P_0000017c4323fd40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3fc30 .functor XOR 1, L_0000017c43cedf90, L_0000017c43cbb900, C4<0>, C4<0>;
S_0000017c434a9880 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3e570 .functor OR 1, L_0000017c43d3fae0, L_0000017c43d3f370, C4<0>, C4<0>;
v0000017c43459d70_0 .net "S", 0 0, L_0000017c43d3edc0;  alias, 1 drivers
v0000017c43459730_0 .net "a", 0 0, L_0000017c43cba500;  alias, 1 drivers
v0000017c43458510_0 .net "b", 0 0, L_0000017c43d3fc30;  alias, 1 drivers
v0000017c43459e10_0 .net "c", 0 0, L_0000017c43d3e570;  1 drivers
v0000017c434597d0_0 .net "carry_1", 0 0, L_0000017c43d3fae0;  1 drivers
v0000017c43459230_0 .net "carry_2", 0 0, L_0000017c43d3f370;  1 drivers
v0000017c43459910_0 .net "cin", 0 0, L_0000017c43cbab40;  1 drivers
v0000017c43459eb0_0 .net "sum_1", 0 0, L_0000017c43d3f300;  1 drivers
S_0000017c434aa370 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f300 .functor XOR 1, L_0000017c43cba500, L_0000017c43d3fc30, C4<0>, C4<0>;
L_0000017c43d3fae0 .functor AND 1, L_0000017c43cba500, L_0000017c43d3fc30, C4<1>, C4<1>;
v0000017c43459550_0 .net "S", 0 0, L_0000017c43d3f300;  alias, 1 drivers
v0000017c434583d0_0 .net "a", 0 0, L_0000017c43cba500;  alias, 1 drivers
v0000017c434595f0_0 .net "b", 0 0, L_0000017c43d3fc30;  alias, 1 drivers
v0000017c43457930_0 .net "c", 0 0, L_0000017c43d3fae0;  alias, 1 drivers
S_0000017c434a8750 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3edc0 .functor XOR 1, L_0000017c43d3f300, L_0000017c43cbab40, C4<0>, C4<0>;
L_0000017c43d3f370 .functor AND 1, L_0000017c43d3f300, L_0000017c43cbab40, C4<1>, C4<1>;
v0000017c43459b90_0 .net "S", 0 0, L_0000017c43d3edc0;  alias, 1 drivers
v0000017c43459c30_0 .net "a", 0 0, L_0000017c43d3f300;  alias, 1 drivers
v0000017c43459cd0_0 .net "b", 0 0, L_0000017c43cbab40;  alias, 1 drivers
v0000017c43457bb0_0 .net "c", 0 0, L_0000017c43d3f370;  alias, 1 drivers
S_0000017c434a6680 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f780 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cee188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3f290 .functor BUFZ 1, L_0000017c43cee188, C4<0>, C4<0>, C4<0>;
v0000017c4345c6b0_0 .net "S", 2 0, L_0000017c43cbc580;  alias, 1 drivers
v0000017c4345a310_0 .net *"_ivl_0", 0 0, L_0000017c43d3f840;  1 drivers
v0000017c4345c7f0_0 .net *"_ivl_10", 0 0, L_0000017c43d3f680;  1 drivers
v0000017c4345a630_0 .net *"_ivl_20", 0 0, L_0000017c43d3f8b0;  1 drivers
v0000017c4345c890_0 .net *"_ivl_36", 0 0, L_0000017c43d3f290;  1 drivers
v0000017c4345b0d0_0 .net "a", 2 0, L_0000017c43cbc4e0;  alias, 1 drivers
v0000017c4345bfd0_0 .net "b", 2 0, L_0000017c43cbb860;  alias, 1 drivers
v0000017c4345c110_0 .net "b1", 2 0, L_0000017c43cbc760;  1 drivers
v0000017c4345b350_0 .net "c", 0 0, L_0000017c43cbbe00;  alias, 1 drivers
v0000017c4345b170_0 .net "cin", 0 0, L_0000017c43cee188;  1 drivers
v0000017c4345a130_0 .net "co", 3 0, L_0000017c43cba640;  1 drivers
L_0000017c43cbc120 .part L_0000017c43cbb860, 0, 1;
L_0000017c43cbb9a0 .part L_0000017c43cbc4e0, 0, 1;
L_0000017c43cbba40 .part L_0000017c43cbc760, 0, 1;
L_0000017c43cbbd60 .part L_0000017c43cba640, 0, 1;
L_0000017c43cbaf00 .part L_0000017c43cbb860, 1, 1;
L_0000017c43cbbae0 .part L_0000017c43cbc4e0, 1, 1;
L_0000017c43cba280 .part L_0000017c43cbc760, 1, 1;
L_0000017c43cbadc0 .part L_0000017c43cba640, 1, 1;
L_0000017c43cbc760 .concat8 [ 1 1 1 0], L_0000017c43d3f840, L_0000017c43d3f680, L_0000017c43d3f8b0;
L_0000017c43cba820 .part L_0000017c43cbb860, 2, 1;
L_0000017c43cbbb80 .part L_0000017c43cbc4e0, 2, 1;
L_0000017c43cbbc20 .part L_0000017c43cbc760, 2, 1;
L_0000017c43cbbcc0 .part L_0000017c43cba640, 2, 1;
L_0000017c43cbc580 .concat8 [ 1 1 1 0], L_0000017c43d3e730, L_0000017c43d3fca0, L_0000017c43d3ed50;
L_0000017c43cba640 .concat8 [ 1 1 1 1], L_0000017c43d3f290, L_0000017c43d3e5e0, L_0000017c43d3eea0, L_0000017c43d3fa70;
L_0000017c43cbbe00 .part L_0000017c43cba640, 3, 1;
S_0000017c434a7940 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a6680;
 .timescale 0 0;
P_0000017c4323f7c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3f840 .functor XOR 1, L_0000017c43cee188, L_0000017c43cbc120, C4<0>, C4<0>;
v0000017c4345a9f0_0 .net *"_ivl_1", 0 0, L_0000017c43cbc120;  1 drivers
S_0000017c434ac5d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a7940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3e5e0 .functor OR 1, L_0000017c43d3e6c0, L_0000017c43d3e2d0, C4<0>, C4<0>;
v0000017c434590f0_0 .net "S", 0 0, L_0000017c43d3e730;  1 drivers
v0000017c43457b10_0 .net "a", 0 0, L_0000017c43cbb9a0;  1 drivers
v0000017c43459190_0 .net "b", 0 0, L_0000017c43cbba40;  1 drivers
v0000017c43457cf0_0 .net "c", 0 0, L_0000017c43d3e5e0;  1 drivers
v0000017c4345c2f0_0 .net "carry_1", 0 0, L_0000017c43d3e6c0;  1 drivers
v0000017c4345c390_0 .net "carry_2", 0 0, L_0000017c43d3e2d0;  1 drivers
v0000017c4345a8b0_0 .net "cin", 0 0, L_0000017c43cbbd60;  1 drivers
v0000017c4345b670_0 .net "sum_1", 0 0, L_0000017c43d3f990;  1 drivers
S_0000017c434a7300 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ac5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f990 .functor XOR 1, L_0000017c43cbb9a0, L_0000017c43cbba40, C4<0>, C4<0>;
L_0000017c43d3e6c0 .functor AND 1, L_0000017c43cbb9a0, L_0000017c43cbba40, C4<1>, C4<1>;
v0000017c434588d0_0 .net "S", 0 0, L_0000017c43d3f990;  alias, 1 drivers
v0000017c43457c50_0 .net "a", 0 0, L_0000017c43cbb9a0;  alias, 1 drivers
v0000017c43458dd0_0 .net "b", 0 0, L_0000017c43cbba40;  alias, 1 drivers
v0000017c43458970_0 .net "c", 0 0, L_0000017c43d3e6c0;  alias, 1 drivers
S_0000017c434aa1e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ac5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3e730 .functor XOR 1, L_0000017c43d3f990, L_0000017c43cbbd60, C4<0>, C4<0>;
L_0000017c43d3e2d0 .functor AND 1, L_0000017c43d3f990, L_0000017c43cbbd60, C4<1>, C4<1>;
v0000017c43458a10_0 .net "S", 0 0, L_0000017c43d3e730;  alias, 1 drivers
v0000017c43458e70_0 .net "a", 0 0, L_0000017c43d3f990;  alias, 1 drivers
v0000017c43457a70_0 .net "b", 0 0, L_0000017c43cbbd60;  alias, 1 drivers
v0000017c43458f10_0 .net "c", 0 0, L_0000017c43d3e2d0;  alias, 1 drivers
S_0000017c434a7170 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434a6680;
 .timescale 0 0;
P_0000017c4323fc00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3f680 .functor XOR 1, L_0000017c43cee188, L_0000017c43cbaf00, C4<0>, C4<0>;
v0000017c4345adb0_0 .net *"_ivl_1", 0 0, L_0000017c43cbaf00;  1 drivers
S_0000017c434abf90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a7170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3eea0 .functor OR 1, L_0000017c43d3ef80, L_0000017c43d3f450, C4<0>, C4<0>;
v0000017c4345b030_0 .net "S", 0 0, L_0000017c43d3fca0;  1 drivers
v0000017c4345ad10_0 .net "a", 0 0, L_0000017c43cbbae0;  1 drivers
v0000017c4345a4f0_0 .net "b", 0 0, L_0000017c43cba280;  1 drivers
v0000017c4345b530_0 .net "c", 0 0, L_0000017c43d3eea0;  1 drivers
v0000017c4345b5d0_0 .net "carry_1", 0 0, L_0000017c43d3ef80;  1 drivers
v0000017c4345c430_0 .net "carry_2", 0 0, L_0000017c43d3f450;  1 drivers
v0000017c4345ab30_0 .net "cin", 0 0, L_0000017c43cbadc0;  1 drivers
v0000017c4345aa90_0 .net "sum_1", 0 0, L_0000017c43d3fb50;  1 drivers
S_0000017c434a7f80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434abf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3fb50 .functor XOR 1, L_0000017c43cbbae0, L_0000017c43cba280, C4<0>, C4<0>;
L_0000017c43d3ef80 .functor AND 1, L_0000017c43cbbae0, L_0000017c43cba280, C4<1>, C4<1>;
v0000017c4345a810_0 .net "S", 0 0, L_0000017c43d3fb50;  alias, 1 drivers
v0000017c4345bf30_0 .net "a", 0 0, L_0000017c43cbbae0;  alias, 1 drivers
v0000017c4345b710_0 .net "b", 0 0, L_0000017c43cba280;  alias, 1 drivers
v0000017c4345abd0_0 .net "c", 0 0, L_0000017c43d3ef80;  alias, 1 drivers
S_0000017c434aacd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434abf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3fca0 .functor XOR 1, L_0000017c43d3fb50, L_0000017c43cbadc0, C4<0>, C4<0>;
L_0000017c43d3f450 .functor AND 1, L_0000017c43d3fb50, L_0000017c43cbadc0, C4<1>, C4<1>;
v0000017c4345ae50_0 .net "S", 0 0, L_0000017c43d3fca0;  alias, 1 drivers
v0000017c4345a950_0 .net "a", 0 0, L_0000017c43d3fb50;  alias, 1 drivers
v0000017c4345be90_0 .net "b", 0 0, L_0000017c43cbadc0;  alias, 1 drivers
v0000017c4345ac70_0 .net "c", 0 0, L_0000017c43d3f450;  alias, 1 drivers
S_0000017c434ac760 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434a6680;
 .timescale 0 0;
P_0000017c4323fb40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d3f8b0 .functor XOR 1, L_0000017c43cee188, L_0000017c43cba820, C4<0>, C4<0>;
v0000017c4345bad0_0 .net *"_ivl_1", 0 0, L_0000017c43cba820;  1 drivers
S_0000017c434a93d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ac760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3fa70 .functor OR 1, L_0000017c43d3f1b0, L_0000017c43d3fa00, C4<0>, C4<0>;
v0000017c4345c4d0_0 .net "S", 0 0, L_0000017c43d3ed50;  1 drivers
v0000017c4345c570_0 .net "a", 0 0, L_0000017c43cbbb80;  1 drivers
v0000017c4345c610_0 .net "b", 0 0, L_0000017c43cbbc20;  1 drivers
v0000017c4345b8f0_0 .net "c", 0 0, L_0000017c43d3fa70;  1 drivers
v0000017c4345a1d0_0 .net "carry_1", 0 0, L_0000017c43d3f1b0;  1 drivers
v0000017c4345b990_0 .net "carry_2", 0 0, L_0000017c43d3fa00;  1 drivers
v0000017c4345ba30_0 .net "cin", 0 0, L_0000017c43cbbcc0;  1 drivers
v0000017c4345af90_0 .net "sum_1", 0 0, L_0000017c43d3f920;  1 drivers
S_0000017c434a6cc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f920 .functor XOR 1, L_0000017c43cbbb80, L_0000017c43cbbc20, C4<0>, C4<0>;
L_0000017c43d3f1b0 .functor AND 1, L_0000017c43cbbb80, L_0000017c43cbbc20, C4<1>, C4<1>;
v0000017c4345c750_0 .net "S", 0 0, L_0000017c43d3f920;  alias, 1 drivers
v0000017c4345a590_0 .net "a", 0 0, L_0000017c43cbbb80;  alias, 1 drivers
v0000017c4345aef0_0 .net "b", 0 0, L_0000017c43cbbc20;  alias, 1 drivers
v0000017c4345a6d0_0 .net "c", 0 0, L_0000017c43d3f1b0;  alias, 1 drivers
S_0000017c434a7ad0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a93d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ed50 .functor XOR 1, L_0000017c43d3f920, L_0000017c43cbbcc0, C4<0>, C4<0>;
L_0000017c43d3fa00 .functor AND 1, L_0000017c43d3f920, L_0000017c43cbbcc0, C4<1>, C4<1>;
v0000017c4345b2b0_0 .net "S", 0 0, L_0000017c43d3ed50;  alias, 1 drivers
v0000017c4345a770_0 .net "a", 0 0, L_0000017c43d3f920;  alias, 1 drivers
v0000017c4345b7b0_0 .net "b", 0 0, L_0000017c43cbbcc0;  alias, 1 drivers
v0000017c4345b850_0 .net "c", 0 0, L_0000017c43d3fa00;  alias, 1 drivers
S_0000017c434a9a10 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240200 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cee338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3fdf0 .functor BUFZ 1, L_0000017c43cee338, C4<0>, C4<0>, C4<0>;
v0000017c434611b0_0 .net "S", 4 0, L_0000017c43cbe920;  alias, 1 drivers
v0000017c4345fd10_0 .net *"_ivl_0", 0 0, L_0000017c43d3e490;  1 drivers
v0000017c4345fdb0_0 .net *"_ivl_10", 0 0, L_0000017c43d3e880;  1 drivers
v0000017c43461750_0 .net *"_ivl_20", 0 0, L_0000017c43d3fed0;  1 drivers
v0000017c4345ff90_0 .net *"_ivl_30", 0 0, L_0000017c43d40cd0;  1 drivers
v0000017c43461430_0 .net *"_ivl_40", 0 0, L_0000017c43d408e0;  1 drivers
v0000017c43460990_0 .net *"_ivl_56", 0 0, L_0000017c43d3fdf0;  1 drivers
v0000017c434603f0_0 .net "a", 4 0, L_0000017c43cba1e0;  alias, 1 drivers
v0000017c43460710_0 .net "b", 4 0, L_0000017c43cbece0;  alias, 1 drivers
v0000017c4345fb30_0 .net "b1", 4 0, L_0000017c43cbdc00;  1 drivers
v0000017c434617f0_0 .net "c", 0 0, L_0000017c43cbd0c0;  alias, 1 drivers
v0000017c43460a30_0 .net "cin", 0 0, L_0000017c43cee338;  1 drivers
v0000017c43460490_0 .net "co", 5 0, L_0000017c43cbeec0;  1 drivers
L_0000017c43cbdca0 .part L_0000017c43cbece0, 0, 1;
L_0000017c43cbe7e0 .part L_0000017c43cba1e0, 0, 1;
L_0000017c43cbe4c0 .part L_0000017c43cbdc00, 0, 1;
L_0000017c43cbe740 .part L_0000017c43cbeec0, 0, 1;
L_0000017c43cbda20 .part L_0000017c43cbece0, 1, 1;
L_0000017c43cbd340 .part L_0000017c43cba1e0, 1, 1;
L_0000017c43cbe1a0 .part L_0000017c43cbdc00, 1, 1;
L_0000017c43cbcf80 .part L_0000017c43cbeec0, 1, 1;
L_0000017c43cbed80 .part L_0000017c43cbece0, 2, 1;
L_0000017c43cbd020 .part L_0000017c43cba1e0, 2, 1;
L_0000017c43cbd8e0 .part L_0000017c43cbdc00, 2, 1;
L_0000017c43cbee20 .part L_0000017c43cbeec0, 2, 1;
L_0000017c43cbdb60 .part L_0000017c43cbece0, 3, 1;
L_0000017c43cbef60 .part L_0000017c43cba1e0, 3, 1;
L_0000017c43cbcd00 .part L_0000017c43cbdc00, 3, 1;
L_0000017c43cbdf20 .part L_0000017c43cbeec0, 3, 1;
LS_0000017c43cbdc00_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3e490, L_0000017c43d3e880, L_0000017c43d3fed0, L_0000017c43d40cd0;
LS_0000017c43cbdc00_0_4 .concat8 [ 1 0 0 0], L_0000017c43d408e0;
L_0000017c43cbdc00 .concat8 [ 4 1 0 0], LS_0000017c43cbdc00_0_0, LS_0000017c43cbdc00_0_4;
L_0000017c43cbe240 .part L_0000017c43cbece0, 4, 1;
L_0000017c43cbd660 .part L_0000017c43cba1e0, 4, 1;
L_0000017c43cbdfc0 .part L_0000017c43cbdc00, 4, 1;
L_0000017c43cbf000 .part L_0000017c43cbeec0, 4, 1;
LS_0000017c43cbe920_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3f7d0, L_0000017c43d3f140, L_0000017c43d40b10, L_0000017c43d40800;
LS_0000017c43cbe920_0_4 .concat8 [ 1 0 0 0], L_0000017c43d3fe60;
L_0000017c43cbe920 .concat8 [ 4 1 0 0], LS_0000017c43cbe920_0_0, LS_0000017c43cbe920_0_4;
LS_0000017c43cbeec0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d3fdf0, L_0000017c43d3e500, L_0000017c43d40330, L_0000017c43d403a0;
LS_0000017c43cbeec0_0_4 .concat8 [ 1 1 0 0], L_0000017c43d41830, L_0000017c43d40f00;
L_0000017c43cbeec0 .concat8 [ 4 2 0 0], LS_0000017c43cbeec0_0_0, LS_0000017c43cbeec0_0_4;
L_0000017c43cbd0c0 .part L_0000017c43cbeec0, 5, 1;
S_0000017c434a8110 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a9a10;
 .timescale 0 0;
P_0000017c4323fd80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3e490 .functor XOR 1, L_0000017c43cee338, L_0000017c43cbdca0, C4<0>, C4<0>;
v0000017c4345cf70_0 .net *"_ivl_1", 0 0, L_0000017c43cbdca0;  1 drivers
S_0000017c434a9ba0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a8110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3e500 .functor OR 1, L_0000017c43d3ec00, L_0000017c43d3ee30, C4<0>, C4<0>;
v0000017c4345bc10_0 .net "S", 0 0, L_0000017c43d3f7d0;  1 drivers
v0000017c4345bcb0_0 .net "a", 0 0, L_0000017c43cbe7e0;  1 drivers
v0000017c4345bd50_0 .net "b", 0 0, L_0000017c43cbe4c0;  1 drivers
v0000017c4345bdf0_0 .net "c", 0 0, L_0000017c43d3e500;  1 drivers
v0000017c4345c1b0_0 .net "carry_1", 0 0, L_0000017c43d3ec00;  1 drivers
v0000017c4345c250_0 .net "carry_2", 0 0, L_0000017c43d3ee30;  1 drivers
v0000017c4345da10_0 .net "cin", 0 0, L_0000017c43cbe740;  1 drivers
v0000017c4345ccf0_0 .net "sum_1", 0 0, L_0000017c43d3f760;  1 drivers
S_0000017c434ab4a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f760 .functor XOR 1, L_0000017c43cbe7e0, L_0000017c43cbe4c0, C4<0>, C4<0>;
L_0000017c43d3ec00 .functor AND 1, L_0000017c43cbe7e0, L_0000017c43cbe4c0, C4<1>, C4<1>;
v0000017c4345a270_0 .net "S", 0 0, L_0000017c43d3f760;  alias, 1 drivers
v0000017c4345b210_0 .net "a", 0 0, L_0000017c43cbe7e0;  alias, 1 drivers
v0000017c4345b3f0_0 .net "b", 0 0, L_0000017c43cbe4c0;  alias, 1 drivers
v0000017c4345b490_0 .net "c", 0 0, L_0000017c43d3ec00;  alias, 1 drivers
S_0000017c434ac120 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f7d0 .functor XOR 1, L_0000017c43d3f760, L_0000017c43cbe740, C4<0>, C4<0>;
L_0000017c43d3ee30 .functor AND 1, L_0000017c43d3f760, L_0000017c43cbe740, C4<1>, C4<1>;
v0000017c4345a3b0_0 .net "S", 0 0, L_0000017c43d3f7d0;  alias, 1 drivers
v0000017c4345bb70_0 .net "a", 0 0, L_0000017c43d3f760;  alias, 1 drivers
v0000017c4345a450_0 .net "b", 0 0, L_0000017c43cbe740;  alias, 1 drivers
v0000017c4345c070_0 .net "c", 0 0, L_0000017c43d3ee30;  alias, 1 drivers
S_0000017c434a6b30 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434a9a10;
 .timescale 0 0;
P_0000017c4323f900 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3e880 .functor XOR 1, L_0000017c43cee338, L_0000017c43cbda20, C4<0>, C4<0>;
v0000017c4345eb90_0 .net *"_ivl_1", 0 0, L_0000017c43cbda20;  1 drivers
S_0000017c434aa820 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d40330 .functor OR 1, L_0000017c43d3f0d0, L_0000017c43d41590, C4<0>, C4<0>;
v0000017c4345e690_0 .net "S", 0 0, L_0000017c43d3f140;  1 drivers
v0000017c4345d470_0 .net "a", 0 0, L_0000017c43cbd340;  1 drivers
v0000017c4345e910_0 .net "b", 0 0, L_0000017c43cbe1a0;  1 drivers
v0000017c4345ef50_0 .net "c", 0 0, L_0000017c43d40330;  1 drivers
v0000017c4345c930_0 .net "carry_1", 0 0, L_0000017c43d3f0d0;  1 drivers
v0000017c4345d010_0 .net "carry_2", 0 0, L_0000017c43d41590;  1 drivers
v0000017c4345ea50_0 .net "cin", 0 0, L_0000017c43cbcf80;  1 drivers
v0000017c4345d6f0_0 .net "sum_1", 0 0, L_0000017c43d3f060;  1 drivers
S_0000017c434abae0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434aa820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f060 .functor XOR 1, L_0000017c43cbd340, L_0000017c43cbe1a0, C4<0>, C4<0>;
L_0000017c43d3f0d0 .functor AND 1, L_0000017c43cbd340, L_0000017c43cbe1a0, C4<1>, C4<1>;
v0000017c4345dbf0_0 .net "S", 0 0, L_0000017c43d3f060;  alias, 1 drivers
v0000017c4345e730_0 .net "a", 0 0, L_0000017c43cbd340;  alias, 1 drivers
v0000017c4345e5f0_0 .net "b", 0 0, L_0000017c43cbe1a0;  alias, 1 drivers
v0000017c4345ddd0_0 .net "c", 0 0, L_0000017c43d3f0d0;  alias, 1 drivers
S_0000017c434a8430 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434aa820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f140 .functor XOR 1, L_0000017c43d3f060, L_0000017c43cbcf80, C4<0>, C4<0>;
L_0000017c43d41590 .functor AND 1, L_0000017c43d3f060, L_0000017c43cbcf80, C4<1>, C4<1>;
v0000017c4345e9b0_0 .net "S", 0 0, L_0000017c43d3f140;  alias, 1 drivers
v0000017c4345ed70_0 .net "a", 0 0, L_0000017c43d3f060;  alias, 1 drivers
v0000017c4345d830_0 .net "b", 0 0, L_0000017c43cbcf80;  alias, 1 drivers
v0000017c4345cd90_0 .net "c", 0 0, L_0000017c43d41590;  alias, 1 drivers
S_0000017c434ab950 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434a9a10;
 .timescale 0 0;
P_0000017c4323f740 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d3fed0 .functor XOR 1, L_0000017c43cee338, L_0000017c43cbed80, C4<0>, C4<0>;
v0000017c4345d330_0 .net *"_ivl_1", 0 0, L_0000017c43cbed80;  1 drivers
S_0000017c434abc70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ab950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d403a0 .functor OR 1, L_0000017c43d406b0, L_0000017c43d40250, C4<0>, C4<0>;
v0000017c4345eeb0_0 .net "S", 0 0, L_0000017c43d40b10;  1 drivers
v0000017c4345ce30_0 .net "a", 0 0, L_0000017c43cbd020;  1 drivers
v0000017c4345eff0_0 .net "b", 0 0, L_0000017c43cbd8e0;  1 drivers
v0000017c4345d790_0 .net "c", 0 0, L_0000017c43d403a0;  1 drivers
v0000017c4345f090_0 .net "carry_1", 0 0, L_0000017c43d406b0;  1 drivers
v0000017c4345eaf0_0 .net "carry_2", 0 0, L_0000017c43d40250;  1 drivers
v0000017c4345e190_0 .net "cin", 0 0, L_0000017c43cbee20;  1 drivers
v0000017c4345d970_0 .net "sum_1", 0 0, L_0000017c43d41440;  1 drivers
S_0000017c434ac2b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434abc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41440 .functor XOR 1, L_0000017c43cbd020, L_0000017c43cbd8e0, C4<0>, C4<0>;
L_0000017c43d406b0 .functor AND 1, L_0000017c43cbd020, L_0000017c43cbd8e0, C4<1>, C4<1>;
v0000017c4345ee10_0 .net "S", 0 0, L_0000017c43d41440;  alias, 1 drivers
v0000017c4345dc90_0 .net "a", 0 0, L_0000017c43cbd020;  alias, 1 drivers
v0000017c4345d0b0_0 .net "b", 0 0, L_0000017c43cbd8e0;  alias, 1 drivers
v0000017c4345ecd0_0 .net "c", 0 0, L_0000017c43d406b0;  alias, 1 drivers
S_0000017c434a8f20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434abc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40b10 .functor XOR 1, L_0000017c43d41440, L_0000017c43cbee20, C4<0>, C4<0>;
L_0000017c43d40250 .functor AND 1, L_0000017c43d41440, L_0000017c43cbee20, C4<1>, C4<1>;
v0000017c4345dd30_0 .net "S", 0 0, L_0000017c43d40b10;  alias, 1 drivers
v0000017c4345ec30_0 .net "a", 0 0, L_0000017c43d41440;  alias, 1 drivers
v0000017c4345e7d0_0 .net "b", 0 0, L_0000017c43cbee20;  alias, 1 drivers
v0000017c4345cb10_0 .net "c", 0 0, L_0000017c43d40250;  alias, 1 drivers
S_0000017c434a85c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434a9a10;
 .timescale 0 0;
P_0000017c4323fb80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d40cd0 .functor XOR 1, L_0000017c43cee338, L_0000017c43cbdb60, C4<0>, C4<0>;
v0000017c4345e0f0_0 .net *"_ivl_1", 0 0, L_0000017c43cbdb60;  1 drivers
S_0000017c434a9d30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d41830 .functor OR 1, L_0000017c43d41600, L_0000017c43d417c0, C4<0>, C4<0>;
v0000017c4345ca70_0 .net "S", 0 0, L_0000017c43d40800;  1 drivers
v0000017c4345cbb0_0 .net "a", 0 0, L_0000017c43cbef60;  1 drivers
v0000017c4345cc50_0 .net "b", 0 0, L_0000017c43cbcd00;  1 drivers
v0000017c4345dfb0_0 .net "c", 0 0, L_0000017c43d41830;  1 drivers
v0000017c4345d290_0 .net "carry_1", 0 0, L_0000017c43d41600;  1 drivers
v0000017c4345e050_0 .net "carry_2", 0 0, L_0000017c43d417c0;  1 drivers
v0000017c4345e230_0 .net "cin", 0 0, L_0000017c43cbdf20;  1 drivers
v0000017c4345d510_0 .net "sum_1", 0 0, L_0000017c43d40e90;  1 drivers
S_0000017c434a6e50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40e90 .functor XOR 1, L_0000017c43cbef60, L_0000017c43cbcd00, C4<0>, C4<0>;
L_0000017c43d41600 .functor AND 1, L_0000017c43cbef60, L_0000017c43cbcd00, C4<1>, C4<1>;
v0000017c4345c9d0_0 .net "S", 0 0, L_0000017c43d40e90;  alias, 1 drivers
v0000017c4345ced0_0 .net "a", 0 0, L_0000017c43cbef60;  alias, 1 drivers
v0000017c4345d3d0_0 .net "b", 0 0, L_0000017c43cbcd00;  alias, 1 drivers
v0000017c4345d150_0 .net "c", 0 0, L_0000017c43d41600;  alias, 1 drivers
S_0000017c434a88e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40800 .functor XOR 1, L_0000017c43d40e90, L_0000017c43cbdf20, C4<0>, C4<0>;
L_0000017c43d417c0 .functor AND 1, L_0000017c43d40e90, L_0000017c43cbdf20, C4<1>, C4<1>;
v0000017c4345dab0_0 .net "S", 0 0, L_0000017c43d40800;  alias, 1 drivers
v0000017c4345d1f0_0 .net "a", 0 0, L_0000017c43d40e90;  alias, 1 drivers
v0000017c4345de70_0 .net "b", 0 0, L_0000017c43cbdf20;  alias, 1 drivers
v0000017c4345df10_0 .net "c", 0 0, L_0000017c43d417c0;  alias, 1 drivers
S_0000017c434ac440 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434a9a10;
 .timescale 0 0;
P_0000017c4323f480 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d408e0 .functor XOR 1, L_0000017c43cee338, L_0000017c43cbe240, C4<0>, C4<0>;
v0000017c43460df0_0 .net *"_ivl_1", 0 0, L_0000017c43cbe240;  1 drivers
S_0000017c434a64f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ac440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d40f00 .functor OR 1, L_0000017c43d418a0, L_0000017c43d40aa0, C4<0>, C4<0>;
v0000017c4345db50_0 .net "S", 0 0, L_0000017c43d3fe60;  1 drivers
v0000017c4345e410_0 .net "a", 0 0, L_0000017c43cbd660;  1 drivers
v0000017c43460c10_0 .net "b", 0 0, L_0000017c43cbdfc0;  1 drivers
v0000017c4345f4f0_0 .net "c", 0 0, L_0000017c43d40f00;  1 drivers
v0000017c434605d0_0 .net "carry_1", 0 0, L_0000017c43d418a0;  1 drivers
v0000017c4345fe50_0 .net "carry_2", 0 0, L_0000017c43d40aa0;  1 drivers
v0000017c4345f810_0 .net "cin", 0 0, L_0000017c43cbf000;  1 drivers
v0000017c4345f590_0 .net "sum_1", 0 0, L_0000017c43d41750;  1 drivers
S_0000017c434a8c00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41750 .functor XOR 1, L_0000017c43cbd660, L_0000017c43cbdfc0, C4<0>, C4<0>;
L_0000017c43d418a0 .functor AND 1, L_0000017c43cbd660, L_0000017c43cbdfc0, C4<1>, C4<1>;
v0000017c4345e4b0_0 .net "S", 0 0, L_0000017c43d41750;  alias, 1 drivers
v0000017c4345d5b0_0 .net "a", 0 0, L_0000017c43cbd660;  alias, 1 drivers
v0000017c4345d8d0_0 .net "b", 0 0, L_0000017c43cbdfc0;  alias, 1 drivers
v0000017c4345e2d0_0 .net "c", 0 0, L_0000017c43d418a0;  alias, 1 drivers
S_0000017c434a6810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3fe60 .functor XOR 1, L_0000017c43d41750, L_0000017c43cbf000, C4<0>, C4<0>;
L_0000017c43d40aa0 .functor AND 1, L_0000017c43d41750, L_0000017c43cbf000, C4<1>, C4<1>;
v0000017c4345e370_0 .net "S", 0 0, L_0000017c43d3fe60;  alias, 1 drivers
v0000017c4345e550_0 .net "a", 0 0, L_0000017c43d41750;  alias, 1 drivers
v0000017c4345d650_0 .net "b", 0 0, L_0000017c43cbf000;  alias, 1 drivers
v0000017c4345e870_0 .net "c", 0 0, L_0000017c43d40aa0;  alias, 1 drivers
S_0000017c434a8d90 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323fbc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cee380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d402c0 .functor BUFZ 1, L_0000017c43cee380, C4<0>, C4<0>, C4<0>;
v0000017c434619d0_0 .net "S", 4 0, L_0000017c43cbea60;  alias, 1 drivers
v0000017c43462790_0 .net *"_ivl_0", 0 0, L_0000017c43d40db0;  1 drivers
v0000017c434630f0_0 .net *"_ivl_10", 0 0, L_0000017c43d405d0;  1 drivers
v0000017c43461bb0_0 .net *"_ivl_20", 0 0, L_0000017c43d40b80;  1 drivers
v0000017c43462c90_0 .net *"_ivl_30", 0 0, L_0000017c43d3ffb0;  1 drivers
v0000017c43462b50_0 .net *"_ivl_40", 0 0, L_0000017c43d40bf0;  1 drivers
v0000017c43463190_0 .net *"_ivl_56", 0 0, L_0000017c43d402c0;  1 drivers
v0000017c43463370_0 .net "a", 4 0, L_0000017c43cbe920;  alias, 1 drivers
v0000017c43463230_0 .net "b", 4 0, o0000017c433df718;  alias, 0 drivers
v0000017c43463550_0 .net "b1", 4 0, L_0000017c43cbe880;  1 drivers
v0000017c43462970_0 .net "c", 0 0, L_0000017c43cbeba0;  alias, 1 drivers
v0000017c43462010_0 .net "cin", 0 0, L_0000017c43cee380;  1 drivers
v0000017c43461c50_0 .net "co", 5 0, L_0000017c43cbeb00;  1 drivers
L_0000017c43cbca80 .part o0000017c433df718, 0, 1;
L_0000017c43cbdde0 .part L_0000017c43cbe920, 0, 1;
L_0000017c43cbd5c0 .part L_0000017c43cbe880, 0, 1;
L_0000017c43cbe560 .part L_0000017c43cbeb00, 0, 1;
L_0000017c43cbd200 .part o0000017c433df718, 1, 1;
L_0000017c43cbdd40 .part L_0000017c43cbe920, 1, 1;
L_0000017c43cbde80 .part L_0000017c43cbe880, 1, 1;
L_0000017c43cbd2a0 .part L_0000017c43cbeb00, 1, 1;
L_0000017c43cbcb20 .part o0000017c433df718, 2, 1;
L_0000017c43cbf0a0 .part L_0000017c43cbe920, 2, 1;
L_0000017c43cbe9c0 .part L_0000017c43cbe880, 2, 1;
L_0000017c43cbd700 .part L_0000017c43cbeb00, 2, 1;
L_0000017c43cbc940 .part o0000017c433df718, 3, 1;
L_0000017c43cbcda0 .part L_0000017c43cbe920, 3, 1;
L_0000017c43cbe2e0 .part L_0000017c43cbe880, 3, 1;
L_0000017c43cbe060 .part L_0000017c43cbeb00, 3, 1;
LS_0000017c43cbe880_0_0 .concat8 [ 1 1 1 1], L_0000017c43d40db0, L_0000017c43d405d0, L_0000017c43d40b80, L_0000017c43d3ffb0;
LS_0000017c43cbe880_0_4 .concat8 [ 1 0 0 0], L_0000017c43d40bf0;
L_0000017c43cbe880 .concat8 [ 4 1 0 0], LS_0000017c43cbe880_0_0, LS_0000017c43cbe880_0_4;
L_0000017c43cbc9e0 .part o0000017c433df718, 4, 1;
L_0000017c43cbd7a0 .part L_0000017c43cbe920, 4, 1;
L_0000017c43cbe100 .part L_0000017c43cbe880, 4, 1;
L_0000017c43cbcbc0 .part L_0000017c43cbeb00, 4, 1;
LS_0000017c43cbea60_0_0 .concat8 [ 1 1 1 1], L_0000017c43d410c0, L_0000017c43d40870, L_0000017c43d3ff40, L_0000017c43d40790;
LS_0000017c43cbea60_0_4 .concat8 [ 1 0 0 0], L_0000017c43d401e0;
L_0000017c43cbea60 .concat8 [ 4 1 0 0], LS_0000017c43cbea60_0_0, LS_0000017c43cbea60_0_4;
LS_0000017c43cbeb00_0_0 .concat8 [ 1 1 1 1], L_0000017c43d402c0, L_0000017c43d41670, L_0000017c43d416e0, L_0000017c43d41520;
LS_0000017c43cbeb00_0_4 .concat8 [ 1 1 0 0], L_0000017c43d40950, L_0000017c43d41050;
L_0000017c43cbeb00 .concat8 [ 4 2 0 0], LS_0000017c43cbeb00_0_0, LS_0000017c43cbeb00_0_4;
L_0000017c43cbeba0 .part L_0000017c43cbeb00, 5, 1;
S_0000017c434ab630 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a8d90;
 .timescale 0 0;
P_0000017c4323fdc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d40db0 .functor XOR 1, L_0000017c43cee380, L_0000017c43cbca80, C4<0>, C4<0>;
v0000017c43460670_0 .net *"_ivl_1", 0 0, L_0000017c43cbca80;  1 drivers
S_0000017c434aae60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ab630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d41670 .functor OR 1, L_0000017c43d3fd10, L_0000017c43d40f70, C4<0>, C4<0>;
v0000017c4345f630_0 .net "S", 0 0, L_0000017c43d410c0;  1 drivers
v0000017c43461570_0 .net "a", 0 0, L_0000017c43cbdde0;  1 drivers
v0000017c43461390_0 .net "b", 0 0, L_0000017c43cbd5c0;  1 drivers
v0000017c4345f6d0_0 .net "c", 0 0, L_0000017c43d41670;  1 drivers
v0000017c434607b0_0 .net "carry_1", 0 0, L_0000017c43d3fd10;  1 drivers
v0000017c43460030_0 .net "carry_2", 0 0, L_0000017c43d40f70;  1 drivers
v0000017c434616b0_0 .net "cin", 0 0, L_0000017c43cbe560;  1 drivers
v0000017c4345f8b0_0 .net "sum_1", 0 0, L_0000017c43d414b0;  1 drivers
S_0000017c434ab7c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434aae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d414b0 .functor XOR 1, L_0000017c43cbdde0, L_0000017c43cbd5c0, C4<0>, C4<0>;
L_0000017c43d3fd10 .functor AND 1, L_0000017c43cbdde0, L_0000017c43cbd5c0, C4<1>, C4<1>;
v0000017c434602b0_0 .net "S", 0 0, L_0000017c43d414b0;  alias, 1 drivers
v0000017c4345fc70_0 .net "a", 0 0, L_0000017c43cbdde0;  alias, 1 drivers
v0000017c43460ad0_0 .net "b", 0 0, L_0000017c43cbd5c0;  alias, 1 drivers
v0000017c4345f270_0 .net "c", 0 0, L_0000017c43d3fd10;  alias, 1 drivers
S_0000017c434aa500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434aae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d410c0 .functor XOR 1, L_0000017c43d414b0, L_0000017c43cbe560, C4<0>, C4<0>;
L_0000017c43d40f70 .functor AND 1, L_0000017c43d414b0, L_0000017c43cbe560, C4<1>, C4<1>;
v0000017c434612f0_0 .net "S", 0 0, L_0000017c43d410c0;  alias, 1 drivers
v0000017c43460530_0 .net "a", 0 0, L_0000017c43d414b0;  alias, 1 drivers
v0000017c4345f1d0_0 .net "b", 0 0, L_0000017c43cbe560;  alias, 1 drivers
v0000017c43461890_0 .net "c", 0 0, L_0000017c43d40f70;  alias, 1 drivers
S_0000017c434ab180 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434a8d90;
 .timescale 0 0;
P_0000017c4323ff00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d405d0 .functor XOR 1, L_0000017c43cee380, L_0000017c43cbd200, C4<0>, C4<0>;
v0000017c43460210_0 .net *"_ivl_1", 0 0, L_0000017c43cbd200;  1 drivers
S_0000017c434a90b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ab180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d416e0 .functor OR 1, L_0000017c43d412f0, L_0000017c43d40fe0, C4<0>, C4<0>;
v0000017c4345fef0_0 .net "S", 0 0, L_0000017c43d40870;  1 drivers
v0000017c43461610_0 .net "a", 0 0, L_0000017c43cbdd40;  1 drivers
v0000017c43460b70_0 .net "b", 0 0, L_0000017c43cbde80;  1 drivers
v0000017c43460cb0_0 .net "c", 0 0, L_0000017c43d416e0;  1 drivers
v0000017c43460170_0 .net "carry_1", 0 0, L_0000017c43d412f0;  1 drivers
v0000017c4345f770_0 .net "carry_2", 0 0, L_0000017c43d40fe0;  1 drivers
v0000017c43460d50_0 .net "cin", 0 0, L_0000017c43cbd2a0;  1 drivers
v0000017c43460fd0_0 .net "sum_1", 0 0, L_0000017c43d404f0;  1 drivers
S_0000017c434a9ec0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d404f0 .functor XOR 1, L_0000017c43cbdd40, L_0000017c43cbde80, C4<0>, C4<0>;
L_0000017c43d412f0 .functor AND 1, L_0000017c43cbdd40, L_0000017c43cbde80, C4<1>, C4<1>;
v0000017c4345fbd0_0 .net "S", 0 0, L_0000017c43d404f0;  alias, 1 drivers
v0000017c434600d0_0 .net "a", 0 0, L_0000017c43cbdd40;  alias, 1 drivers
v0000017c43460350_0 .net "b", 0 0, L_0000017c43cbde80;  alias, 1 drivers
v0000017c43460850_0 .net "c", 0 0, L_0000017c43d412f0;  alias, 1 drivers
S_0000017c434aa050 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40870 .functor XOR 1, L_0000017c43d404f0, L_0000017c43cbd2a0, C4<0>, C4<0>;
L_0000017c43d40fe0 .functor AND 1, L_0000017c43d404f0, L_0000017c43cbd2a0, C4<1>, C4<1>;
v0000017c4345f310_0 .net "S", 0 0, L_0000017c43d40870;  alias, 1 drivers
v0000017c43460f30_0 .net "a", 0 0, L_0000017c43d404f0;  alias, 1 drivers
v0000017c43460e90_0 .net "b", 0 0, L_0000017c43cbd2a0;  alias, 1 drivers
v0000017c434608f0_0 .net "c", 0 0, L_0000017c43d40fe0;  alias, 1 drivers
S_0000017c434a9240 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434a8d90;
 .timescale 0 0;
P_0000017c4323f3c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d40b80 .functor XOR 1, L_0000017c43cee380, L_0000017c43cbcb20, C4<0>, C4<0>;
v0000017c43461cf0_0 .net *"_ivl_1", 0 0, L_0000017c43cbcb20;  1 drivers
S_0000017c434aa690 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d41520 .functor OR 1, L_0000017c43d41210, L_0000017c43d40170, C4<0>, C4<0>;
v0000017c4345f9f0_0 .net "S", 0 0, L_0000017c43d3ff40;  1 drivers
v0000017c4345fa90_0 .net "a", 0 0, L_0000017c43cbf0a0;  1 drivers
v0000017c43461a70_0 .net "b", 0 0, L_0000017c43cbe9c0;  1 drivers
v0000017c434635f0_0 .net "c", 0 0, L_0000017c43d41520;  1 drivers
v0000017c43463690_0 .net "carry_1", 0 0, L_0000017c43d41210;  1 drivers
v0000017c43461b10_0 .net "carry_2", 0 0, L_0000017c43d40170;  1 drivers
v0000017c43462290_0 .net "cin", 0 0, L_0000017c43cbd700;  1 drivers
v0000017c434626f0_0 .net "sum_1", 0 0, L_0000017c43d411a0;  1 drivers
S_0000017c434aa9b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434aa690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d411a0 .functor XOR 1, L_0000017c43cbf0a0, L_0000017c43cbe9c0, C4<0>, C4<0>;
L_0000017c43d41210 .functor AND 1, L_0000017c43cbf0a0, L_0000017c43cbe9c0, C4<1>, C4<1>;
v0000017c4345f130_0 .net "S", 0 0, L_0000017c43d411a0;  alias, 1 drivers
v0000017c434614d0_0 .net "a", 0 0, L_0000017c43cbf0a0;  alias, 1 drivers
v0000017c43461070_0 .net "b", 0 0, L_0000017c43cbe9c0;  alias, 1 drivers
v0000017c43461110_0 .net "c", 0 0, L_0000017c43d41210;  alias, 1 drivers
S_0000017c434aab40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434aa690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3ff40 .functor XOR 1, L_0000017c43d411a0, L_0000017c43cbd700, C4<0>, C4<0>;
L_0000017c43d40170 .functor AND 1, L_0000017c43d411a0, L_0000017c43cbd700, C4<1>, C4<1>;
v0000017c4345f3b0_0 .net "S", 0 0, L_0000017c43d3ff40;  alias, 1 drivers
v0000017c43461250_0 .net "a", 0 0, L_0000017c43d411a0;  alias, 1 drivers
v0000017c4345f950_0 .net "b", 0 0, L_0000017c43cbd700;  alias, 1 drivers
v0000017c4345f450_0 .net "c", 0 0, L_0000017c43d40170;  alias, 1 drivers
S_0000017c434aaff0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434a8d90;
 .timescale 0 0;
P_0000017c4323f400 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d3ffb0 .functor XOR 1, L_0000017c43cee380, L_0000017c43cbc940, C4<0>, C4<0>;
v0000017c43463d70_0 .net *"_ivl_1", 0 0, L_0000017c43cbc940;  1 drivers
S_0000017c434ab310 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434aaff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d40950 .functor OR 1, L_0000017c43d3fd80, L_0000017c43d40020, C4<0>, C4<0>;
v0000017c434621f0_0 .net "S", 0 0, L_0000017c43d40790;  1 drivers
v0000017c43463a50_0 .net "a", 0 0, L_0000017c43cbcda0;  1 drivers
v0000017c43462ab0_0 .net "b", 0 0, L_0000017c43cbe2e0;  1 drivers
v0000017c43462470_0 .net "c", 0 0, L_0000017c43d40950;  1 drivers
v0000017c43462e70_0 .net "carry_1", 0 0, L_0000017c43d3fd80;  1 drivers
v0000017c43462f10_0 .net "carry_2", 0 0, L_0000017c43d40020;  1 drivers
v0000017c434634b0_0 .net "cin", 0 0, L_0000017c43cbe060;  1 drivers
v0000017c434625b0_0 .net "sum_1", 0 0, L_0000017c43d40410;  1 drivers
S_0000017c434abe00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ab310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40410 .functor XOR 1, L_0000017c43cbcda0, L_0000017c43cbe2e0, C4<0>, C4<0>;
L_0000017c43d3fd80 .functor AND 1, L_0000017c43cbcda0, L_0000017c43cbe2e0, C4<1>, C4<1>;
v0000017c43462330_0 .net "S", 0 0, L_0000017c43d40410;  alias, 1 drivers
v0000017c43463ff0_0 .net "a", 0 0, L_0000017c43cbcda0;  alias, 1 drivers
v0000017c43463e10_0 .net "b", 0 0, L_0000017c43cbe2e0;  alias, 1 drivers
v0000017c43462bf0_0 .net "c", 0 0, L_0000017c43d3fd80;  alias, 1 drivers
S_0000017c434acda0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ab310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40790 .functor XOR 1, L_0000017c43d40410, L_0000017c43cbe060, C4<0>, C4<0>;
L_0000017c43d40020 .functor AND 1, L_0000017c43d40410, L_0000017c43cbe060, C4<1>, C4<1>;
v0000017c43463f50_0 .net "S", 0 0, L_0000017c43d40790;  alias, 1 drivers
v0000017c43461d90_0 .net "a", 0 0, L_0000017c43d40410;  alias, 1 drivers
v0000017c434623d0_0 .net "b", 0 0, L_0000017c43cbe060;  alias, 1 drivers
v0000017c43461ed0_0 .net "c", 0 0, L_0000017c43d40020;  alias, 1 drivers
S_0000017c434ae380 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434a8d90;
 .timescale 0 0;
P_0000017c4323f840 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d40bf0 .functor XOR 1, L_0000017c43cee380, L_0000017c43cbc9e0, C4<0>, C4<0>;
v0000017c434637d0_0 .net *"_ivl_1", 0 0, L_0000017c43cbc9e0;  1 drivers
S_0000017c434af320 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ae380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d41050 .functor OR 1, L_0000017c43d40100, L_0000017c43d40c60, C4<0>, C4<0>;
v0000017c43462650_0 .net "S", 0 0, L_0000017c43d401e0;  1 drivers
v0000017c43464090_0 .net "a", 0 0, L_0000017c43cbd7a0;  1 drivers
v0000017c43463050_0 .net "b", 0 0, L_0000017c43cbe100;  1 drivers
v0000017c434628d0_0 .net "c", 0 0, L_0000017c43d41050;  1 drivers
v0000017c43461930_0 .net "carry_1", 0 0, L_0000017c43d40100;  1 drivers
v0000017c43461e30_0 .net "carry_2", 0 0, L_0000017c43d40c60;  1 drivers
v0000017c43463730_0 .net "cin", 0 0, L_0000017c43cbcbc0;  1 drivers
v0000017c43463b90_0 .net "sum_1", 0 0, L_0000017c43d40090;  1 drivers
S_0000017c434acf30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434af320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d40090 .functor XOR 1, L_0000017c43cbd7a0, L_0000017c43cbe100, C4<0>, C4<0>;
L_0000017c43d40100 .functor AND 1, L_0000017c43cbd7a0, L_0000017c43cbe100, C4<1>, C4<1>;
v0000017c43462510_0 .net "S", 0 0, L_0000017c43d40090;  alias, 1 drivers
v0000017c43463eb0_0 .net "a", 0 0, L_0000017c43cbd7a0;  alias, 1 drivers
v0000017c43462fb0_0 .net "b", 0 0, L_0000017c43cbe100;  alias, 1 drivers
v0000017c43462830_0 .net "c", 0 0, L_0000017c43d40100;  alias, 1 drivers
S_0000017c434af190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434af320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d401e0 .functor XOR 1, L_0000017c43d40090, L_0000017c43cbcbc0, C4<0>, C4<0>;
L_0000017c43d40c60 .functor AND 1, L_0000017c43d40090, L_0000017c43cbcbc0, C4<1>, C4<1>;
v0000017c43462d30_0 .net "S", 0 0, L_0000017c43d401e0;  alias, 1 drivers
v0000017c43462dd0_0 .net "a", 0 0, L_0000017c43d40090;  alias, 1 drivers
v0000017c43463870_0 .net "b", 0 0, L_0000017c43cbcbc0;  alias, 1 drivers
v0000017c43463410_0 .net "c", 0 0, L_0000017c43d40c60;  alias, 1 drivers
S_0000017c434adbb0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d3f610 .functor AND 1, L_0000017c43cba320, L_0000017c43cba500, C4<1>, C4<1>;
v0000017c43462150_0 .net "X", 0 0, L_0000017c43cba320;  alias, 1 drivers
v0000017c434632d0_0 .net "Y", 0 0, L_0000017c43cba500;  alias, 1 drivers
v0000017c43463c30_0 .net "Z", 2 0, L_0000017c43cbc4e0;  alias, 1 drivers
L_0000017c43cedfd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43463af0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cedfd8;  1 drivers
L_0000017c43cee020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43463910_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cee020;  1 drivers
v0000017c43461f70_0 .net *"_ivl_9", 0 0, L_0000017c43d3f610;  1 drivers
L_0000017c43cbc4e0 .concat8 [ 1 1 1 0], L_0000017c43d3f610, L_0000017c43cee020, L_0000017c43cedfd8;
S_0000017c434aca80 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d3ea40 .functor AND 1, L_0000017c43cbc080, L_0000017c43cbb900, C4<1>, C4<1>;
v0000017c434620b0_0 .net "X", 0 0, L_0000017c43cbc080;  alias, 1 drivers
v0000017c434639b0_0 .net "Y", 0 0, L_0000017c43cbb900;  alias, 1 drivers
v0000017c43462a10_0 .net "Z", 2 0, L_0000017c43cbb860;  alias, 1 drivers
L_0000017c43cee068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43463cd0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cee068;  1 drivers
L_0000017c43cee0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43464db0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cee0b0;  1 drivers
v0000017c43464810_0 .net *"_ivl_9", 0 0, L_0000017c43d3ea40;  1 drivers
L_0000017c43cbb860 .concat8 [ 1 1 1 0], L_0000017c43d3ea40, L_0000017c43cee0b0, L_0000017c43cee068;
S_0000017c434af7d0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d3e1f0 .functor AND 1, o0000017c433dfb38, o0000017c433dfb68, C4<1>, C4<1>;
v0000017c43465030_0 .net "X", 0 0, o0000017c433dfb38;  alias, 0 drivers
v0000017c434661b0_0 .net "Y", 0 0, o0000017c433dfb68;  alias, 0 drivers
v0000017c43464ef0_0 .net "Z", 2 0, L_0000017c43cbb040;  alias, 1 drivers
L_0000017c43cee0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43465c10_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cee0f8;  1 drivers
L_0000017c43cee140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43464e50_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cee140;  1 drivers
v0000017c43465530_0 .net *"_ivl_9", 0 0, L_0000017c43d3e1f0;  1 drivers
L_0000017c43cbb040 .concat8 [ 1 1 1 0], L_0000017c43d3e1f0, L_0000017c43cee140, L_0000017c43cee0f8;
S_0000017c434ad700 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af19e0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af1a18 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af1a50 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c434646d0_0 .net *"_ivl_0", 4 0, L_0000017c43cbbfe0;  1 drivers
L_0000017c43cee218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43464770_0 .net *"_ivl_3", 1 0, L_0000017c43cee218;  1 drivers
v0000017c43465f30_0 .net *"_ivl_6", 2 0, L_0000017c43cbc8a0;  1 drivers
L_0000017c43cee260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43464450_0 .net *"_ivl_8", 1 0, L_0000017c43cee260;  1 drivers
v0000017c434655d0_0 .net "a", 2 0, L_0000017c43cbc4e0;  alias, 1 drivers
v0000017c434650d0_0 .net "a_out", 4 0, L_0000017c43cba1e0;  alias, 1 drivers
L_0000017c43cbbfe0 .concat [ 3 2 0 0], L_0000017c43cbc4e0, L_0000017c43cee218;
L_0000017c43cbc8a0 .part L_0000017c43cbbfe0, 0, 3;
L_0000017c43cba1e0 .concat [ 2 3 0 0], L_0000017c43cee260, L_0000017c43cbc8a0;
S_0000017c434ae9c0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af0ac0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af0af8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af0b30 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c434652b0_0 .net *"_ivl_0", 4 0, L_0000017c43cba780;  1 drivers
L_0000017c43cee2a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43466070_0 .net *"_ivl_3", 1 0, L_0000017c43cee2a8;  1 drivers
v0000017c43465710_0 .net *"_ivl_6", 3 0, L_0000017c43cbd160;  1 drivers
L_0000017c43cee2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43464f90_0 .net *"_ivl_8", 0 0, L_0000017c43cee2f0;  1 drivers
v0000017c43466390_0 .net "a", 2 0, L_0000017c43cba140;  alias, 1 drivers
v0000017c43464b30_0 .net "a_out", 4 0, L_0000017c43cbece0;  alias, 1 drivers
L_0000017c43cba780 .concat [ 3 2 0 0], L_0000017c43cba140, L_0000017c43cee2a8;
L_0000017c43cbd160 .part L_0000017c43cba780, 0, 4;
L_0000017c43cbece0 .concat [ 1 4 0 0], L_0000017c43cee2f0, L_0000017c43cbd160;
S_0000017c434ae510 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c434a7490;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f4c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cee1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d3e420 .functor BUFZ 1, L_0000017c43cee1d0, C4<0>, C4<0>, C4<0>;
v0000017c43466930_0 .net "S", 2 0, L_0000017c43cba140;  alias, 1 drivers
v0000017c43467150_0 .net *"_ivl_0", 0 0, L_0000017c43d3f530;  1 drivers
v0000017c43468910_0 .net *"_ivl_10", 0 0, L_0000017c43d3e180;  1 drivers
v0000017c43468a50_0 .net *"_ivl_20", 0 0, L_0000017c43d3eff0;  1 drivers
v0000017c43468b90_0 .net *"_ivl_36", 0 0, L_0000017c43d3e420;  1 drivers
v0000017c43468c30_0 .net "a", 2 0, L_0000017c43cbb040;  alias, 1 drivers
v0000017c43467d30_0 .net "b", 2 0, L_0000017c43cbc580;  alias, 1 drivers
v0000017c434684b0_0 .net "b1", 2 0, L_0000017c43cbbf40;  1 drivers
v0000017c43468d70_0 .net "c", 0 0, L_0000017c43cba8c0;  alias, 1 drivers
v0000017c434685f0_0 .net "cin", 0 0, L_0000017c43cee1d0;  1 drivers
v0000017c43466a70_0 .net "co", 3 0, L_0000017c43cbb400;  1 drivers
L_0000017c43cbc1c0 .part L_0000017c43cbc580, 0, 1;
L_0000017c43cbb540 .part L_0000017c43cbb040, 0, 1;
L_0000017c43cbae60 .part L_0000017c43cbbf40, 0, 1;
L_0000017c43cbbea0 .part L_0000017c43cbb400, 0, 1;
L_0000017c43cbb0e0 .part L_0000017c43cbc580, 1, 1;
L_0000017c43cbb360 .part L_0000017c43cbb040, 1, 1;
L_0000017c43cbc620 .part L_0000017c43cbbf40, 1, 1;
L_0000017c43cba6e0 .part L_0000017c43cbb400, 1, 1;
L_0000017c43cbbf40 .concat8 [ 1 1 1 0], L_0000017c43d3f530, L_0000017c43d3e180, L_0000017c43d3eff0;
L_0000017c43cbb5e0 .part L_0000017c43cbc580, 2, 1;
L_0000017c43cbb680 .part L_0000017c43cbb040, 2, 1;
L_0000017c43cbc6c0 .part L_0000017c43cbbf40, 2, 1;
L_0000017c43cbc800 .part L_0000017c43cbb400, 2, 1;
L_0000017c43cba140 .concat8 [ 1 1 1 0], L_0000017c43d3f5a0, L_0000017c43d3e810, L_0000017c43d3e340;
L_0000017c43cbb400 .concat8 [ 1 1 1 1], L_0000017c43d3e420, L_0000017c43d3ef10, L_0000017c43d3f4c0, L_0000017c43d3f6f0;
L_0000017c43cba8c0 .part L_0000017c43cbb400, 3, 1;
S_0000017c434af960 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434ae510;
 .timescale 0 0;
P_0000017c43240240 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d3f530 .functor XOR 1, L_0000017c43cee1d0, L_0000017c43cbc1c0, C4<0>, C4<0>;
v0000017c434649f0_0 .net *"_ivl_1", 0 0, L_0000017c43cbc1c0;  1 drivers
S_0000017c434ae6a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434af960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3ef10 .functor OR 1, L_0000017c43d3e110, L_0000017c43d3e960, C4<0>, C4<0>;
v0000017c43465350_0 .net "S", 0 0, L_0000017c43d3f5a0;  1 drivers
v0000017c434653f0_0 .net "a", 0 0, L_0000017c43cbb540;  1 drivers
v0000017c43465b70_0 .net "b", 0 0, L_0000017c43cbae60;  1 drivers
v0000017c43465490_0 .net "c", 0 0, L_0000017c43d3ef10;  1 drivers
v0000017c43465e90_0 .net "carry_1", 0 0, L_0000017c43d3e110;  1 drivers
v0000017c43464d10_0 .net "carry_2", 0 0, L_0000017c43d3e960;  1 drivers
v0000017c43464bd0_0 .net "cin", 0 0, L_0000017c43cbbea0;  1 drivers
v0000017c43464950_0 .net "sum_1", 0 0, L_0000017c43d3e3b0;  1 drivers
S_0000017c434acc10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ae6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3e3b0 .functor XOR 1, L_0000017c43cbb540, L_0000017c43cbae60, C4<0>, C4<0>;
L_0000017c43d3e110 .functor AND 1, L_0000017c43cbb540, L_0000017c43cbae60, C4<1>, C4<1>;
v0000017c43466750_0 .net "S", 0 0, L_0000017c43d3e3b0;  alias, 1 drivers
v0000017c434644f0_0 .net "a", 0 0, L_0000017c43cbb540;  alias, 1 drivers
v0000017c43466430_0 .net "b", 0 0, L_0000017c43cbae60;  alias, 1 drivers
v0000017c43465670_0 .net "c", 0 0, L_0000017c43d3e110;  alias, 1 drivers
S_0000017c434af4b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ae6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3f5a0 .functor XOR 1, L_0000017c43d3e3b0, L_0000017c43cbbea0, C4<0>, C4<0>;
L_0000017c43d3e960 .functor AND 1, L_0000017c43d3e3b0, L_0000017c43cbbea0, C4<1>, C4<1>;
v0000017c434648b0_0 .net "S", 0 0, L_0000017c43d3f5a0;  alias, 1 drivers
v0000017c43466890_0 .net "a", 0 0, L_0000017c43d3e3b0;  alias, 1 drivers
v0000017c43464c70_0 .net "b", 0 0, L_0000017c43cbbea0;  alias, 1 drivers
v0000017c43466610_0 .net "c", 0 0, L_0000017c43d3e960;  alias, 1 drivers
S_0000017c434af640 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434ae510;
 .timescale 0 0;
P_0000017c432400c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d3e180 .functor XOR 1, L_0000017c43cee1d0, L_0000017c43cbb0e0, C4<0>, C4<0>;
v0000017c43465fd0_0 .net *"_ivl_1", 0 0, L_0000017c43cbb0e0;  1 drivers
S_0000017c434afaf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434af640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3f4c0 .functor OR 1, L_0000017c43d3e650, L_0000017c43d3eab0, C4<0>, C4<0>;
v0000017c434658f0_0 .net "S", 0 0, L_0000017c43d3e810;  1 drivers
v0000017c43465990_0 .net "a", 0 0, L_0000017c43cbb360;  1 drivers
v0000017c43465a30_0 .net "b", 0 0, L_0000017c43cbc620;  1 drivers
v0000017c43465ad0_0 .net "c", 0 0, L_0000017c43d3f4c0;  1 drivers
v0000017c434664d0_0 .net "carry_1", 0 0, L_0000017c43d3e650;  1 drivers
v0000017c43465cb0_0 .net "carry_2", 0 0, L_0000017c43d3eab0;  1 drivers
v0000017c43465d50_0 .net "cin", 0 0, L_0000017c43cba6e0;  1 drivers
v0000017c43465df0_0 .net "sum_1", 0 0, L_0000017c43d3eb20;  1 drivers
S_0000017c434ad0c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434afaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3eb20 .functor XOR 1, L_0000017c43cbb360, L_0000017c43cbc620, C4<0>, C4<0>;
L_0000017c43d3e650 .functor AND 1, L_0000017c43cbb360, L_0000017c43cbc620, C4<1>, C4<1>;
v0000017c43464590_0 .net "S", 0 0, L_0000017c43d3eb20;  alias, 1 drivers
v0000017c43464630_0 .net "a", 0 0, L_0000017c43cbb360;  alias, 1 drivers
v0000017c434666b0_0 .net "b", 0 0, L_0000017c43cbc620;  alias, 1 drivers
v0000017c434657b0_0 .net "c", 0 0, L_0000017c43d3e650;  alias, 1 drivers
S_0000017c434aeb50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434afaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3e810 .functor XOR 1, L_0000017c43d3eb20, L_0000017c43cba6e0, C4<0>, C4<0>;
L_0000017c43d3eab0 .functor AND 1, L_0000017c43d3eb20, L_0000017c43cba6e0, C4<1>, C4<1>;
v0000017c43464a90_0 .net "S", 0 0, L_0000017c43d3e810;  alias, 1 drivers
v0000017c43465170_0 .net "a", 0 0, L_0000017c43d3eb20;  alias, 1 drivers
v0000017c43465210_0 .net "b", 0 0, L_0000017c43cba6e0;  alias, 1 drivers
v0000017c43465850_0 .net "c", 0 0, L_0000017c43d3eab0;  alias, 1 drivers
S_0000017c434ae1f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434ae510;
 .timescale 0 0;
P_0000017c4323ff80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d3eff0 .functor XOR 1, L_0000017c43cee1d0, L_0000017c43cbb5e0, C4<0>, C4<0>;
v0000017c43468230_0 .net *"_ivl_1", 0 0, L_0000017c43cbb5e0;  1 drivers
S_0000017c434aee70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ae1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d3f6f0 .functor OR 1, L_0000017c43d3e260, L_0000017c43d3eb90, C4<0>, C4<0>;
v0000017c43464310_0 .net "S", 0 0, L_0000017c43d3e340;  1 drivers
v0000017c434643b0_0 .net "a", 0 0, L_0000017c43cbb680;  1 drivers
v0000017c43467f10_0 .net "b", 0 0, L_0000017c43cbc6c0;  1 drivers
v0000017c43468050_0 .net "c", 0 0, L_0000017c43d3f6f0;  1 drivers
v0000017c434682d0_0 .net "carry_1", 0 0, L_0000017c43d3e260;  1 drivers
v0000017c43467330_0 .net "carry_2", 0 0, L_0000017c43d3eb90;  1 drivers
v0000017c43468af0_0 .net "cin", 0 0, L_0000017c43cbc800;  1 drivers
v0000017c434670b0_0 .net "sum_1", 0 0, L_0000017c43d3e9d0;  1 drivers
S_0000017c434afc80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434aee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3e9d0 .functor XOR 1, L_0000017c43cbb680, L_0000017c43cbc6c0, C4<0>, C4<0>;
L_0000017c43d3e260 .functor AND 1, L_0000017c43cbb680, L_0000017c43cbc6c0, C4<1>, C4<1>;
v0000017c43466110_0 .net "S", 0 0, L_0000017c43d3e9d0;  alias, 1 drivers
v0000017c43466250_0 .net "a", 0 0, L_0000017c43cbb680;  alias, 1 drivers
v0000017c434662f0_0 .net "b", 0 0, L_0000017c43cbc6c0;  alias, 1 drivers
v0000017c43466570_0 .net "c", 0 0, L_0000017c43d3e260;  alias, 1 drivers
S_0000017c434ad890 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434aee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d3e340 .functor XOR 1, L_0000017c43d3e9d0, L_0000017c43cbc800, C4<0>, C4<0>;
L_0000017c43d3eb90 .functor AND 1, L_0000017c43d3e9d0, L_0000017c43cbc800, C4<1>, C4<1>;
v0000017c434667f0_0 .net "S", 0 0, L_0000017c43d3e340;  alias, 1 drivers
v0000017c43464130_0 .net "a", 0 0, L_0000017c43d3e9d0;  alias, 1 drivers
v0000017c434641d0_0 .net "b", 0 0, L_0000017c43cbc800;  alias, 1 drivers
v0000017c43464270_0 .net "c", 0 0, L_0000017c43d3eb90;  alias, 1 drivers
S_0000017c434ad250 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c42af0cd0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af0d08 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c42af0d40 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c43468870_0 .net *"_ivl_0", 8 0, L_0000017c43cc18a0;  1 drivers
L_0000017c43cee458 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c434689b0_0 .net *"_ivl_3", 3 0, L_0000017c43cee458;  1 drivers
v0000017c43467470_0 .net *"_ivl_6", 4 0, L_0000017c43cc0d60;  1 drivers
L_0000017c43cee4a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43468f50_0 .net *"_ivl_8", 3 0, L_0000017c43cee4a0;  1 drivers
v0000017c434676f0_0 .net "a", 4 0, L_0000017c43cb7260;  alias, 1 drivers
v0000017c43469090_0 .net "a_out", 8 0, L_0000017c43cc0e00;  alias, 1 drivers
L_0000017c43cc18a0 .concat [ 5 4 0 0], L_0000017c43cb7260, L_0000017c43cee458;
L_0000017c43cc0d60 .part L_0000017c43cc18a0, 0, 5;
L_0000017c43cc0e00 .concat [ 4 5 0 0], L_0000017c43cee4a0, L_0000017c43cc0d60;
S_0000017c434af000 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c42af1bf0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af1c28 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c42af1c60 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43467fb0_0 .net *"_ivl_0", 8 0, L_0000017c43cc0540;  1 drivers
L_0000017c43cee4e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43467790_0 .net *"_ivl_3", 3 0, L_0000017c43cee4e8;  1 drivers
v0000017c434669d0_0 .net *"_ivl_6", 6 0, L_0000017c43cbf820;  1 drivers
L_0000017c43cee530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43466b10_0 .net *"_ivl_8", 1 0, L_0000017c43cee530;  1 drivers
v0000017c434680f0_0 .net "a", 4 0, L_0000017c43cbf3c0;  alias, 1 drivers
v0000017c43466bb0_0 .net "a_out", 8 0, L_0000017c43cbf140;  alias, 1 drivers
L_0000017c43cc0540 .concat [ 5 4 0 0], L_0000017c43cbf3c0, L_0000017c43cee4e8;
L_0000017c43cbf820 .part L_0000017c43cc0540, 0, 7;
L_0000017c43cbf140 .concat [ 2 7 0 0], L_0000017c43cee530, L_0000017c43cbf820;
S_0000017c434ad3e0 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c433bc560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f980 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cee410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d43350 .functor BUFZ 1, L_0000017c43cee410, C4<0>, C4<0>, C4<0>;
v0000017c4346c470_0 .net "S", 4 0, L_0000017c43cbf3c0;  alias, 1 drivers
v0000017c4346c3d0_0 .net *"_ivl_0", 0 0, L_0000017c43d42a20;  1 drivers
v0000017c4346de10_0 .net *"_ivl_10", 0 0, L_0000017c43d433c0;  1 drivers
v0000017c4346c010_0 .net *"_ivl_20", 0 0, L_0000017c43d42390;  1 drivers
v0000017c4346d370_0 .net *"_ivl_30", 0 0, L_0000017c43d42cc0;  1 drivers
v0000017c4346cc90_0 .net *"_ivl_40", 0 0, L_0000017c43d432e0;  1 drivers
v0000017c4346cf10_0 .net *"_ivl_56", 0 0, L_0000017c43d43350;  1 drivers
v0000017c4346b9d0_0 .net "a", 4 0, L_0000017c43cbea60;  alias, 1 drivers
v0000017c4346c0b0_0 .net "b", 4 0, L_0000017c43cc0040;  alias, 1 drivers
v0000017c4346b930_0 .net "b1", 4 0, L_0000017c43cc1260;  1 drivers
v0000017c4346bf70_0 .net "c", 0 0, L_0000017c43cc1800;  alias, 1 drivers
v0000017c4346da50_0 .net "cin", 0 0, L_0000017c43cee410;  1 drivers
v0000017c4346c6f0_0 .net "co", 5 0, L_0000017c43cbfaa0;  1 drivers
L_0000017c43cbfe60 .part L_0000017c43cc0040, 0, 1;
L_0000017c43cc0c20 .part L_0000017c43cbea60, 0, 1;
L_0000017c43cc1300 .part L_0000017c43cc1260, 0, 1;
L_0000017c43cc00e0 .part L_0000017c43cbfaa0, 0, 1;
L_0000017c43cc0180 .part L_0000017c43cc0040, 1, 1;
L_0000017c43cbfdc0 .part L_0000017c43cbea60, 1, 1;
L_0000017c43cc0220 .part L_0000017c43cc1260, 1, 1;
L_0000017c43cc0a40 .part L_0000017c43cbfaa0, 1, 1;
L_0000017c43cc0cc0 .part L_0000017c43cc0040, 2, 1;
L_0000017c43cbf780 .part L_0000017c43cbea60, 2, 1;
L_0000017c43cbf5a0 .part L_0000017c43cc1260, 2, 1;
L_0000017c43cbf320 .part L_0000017c43cbfaa0, 2, 1;
L_0000017c43cc0720 .part L_0000017c43cc0040, 3, 1;
L_0000017c43cc13a0 .part L_0000017c43cbea60, 3, 1;
L_0000017c43cbf640 .part L_0000017c43cc1260, 3, 1;
L_0000017c43cc1440 .part L_0000017c43cbfaa0, 3, 1;
LS_0000017c43cc1260_0_0 .concat8 [ 1 1 1 1], L_0000017c43d42a20, L_0000017c43d433c0, L_0000017c43d42390, L_0000017c43d42cc0;
LS_0000017c43cc1260_0_4 .concat8 [ 1 0 0 0], L_0000017c43d432e0;
L_0000017c43cc1260 .concat8 [ 4 1 0 0], LS_0000017c43cc1260_0_0, LS_0000017c43cc1260_0_4;
L_0000017c43cc02c0 .part L_0000017c43cc0040, 4, 1;
L_0000017c43cc0900 .part L_0000017c43cbea60, 4, 1;
L_0000017c43cbfbe0 .part L_0000017c43cc1260, 4, 1;
L_0000017c43cbff00 .part L_0000017c43cbfaa0, 4, 1;
LS_0000017c43cbf3c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d422b0, L_0000017c43d42080, L_0000017c43d42550, L_0000017c43d419f0;
LS_0000017c43cbf3c0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d430b0;
L_0000017c43cbf3c0 .concat8 [ 4 1 0 0], LS_0000017c43cbf3c0_0_0, LS_0000017c43cbf3c0_0_4;
LS_0000017c43cbfaa0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d43350, L_0000017c43d42a90, L_0000017c43d42400, L_0000017c43d42fd0;
LS_0000017c43cbfaa0_0_4 .concat8 [ 1 1 0 0], L_0000017c43d41ec0, L_0000017c43d42160;
L_0000017c43cbfaa0 .concat8 [ 4 2 0 0], LS_0000017c43cbfaa0_0_0, LS_0000017c43cbfaa0_0_4;
L_0000017c43cc1800 .part L_0000017c43cbfaa0, 5, 1;
S_0000017c434ad570 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434ad3e0;
 .timescale 0 0;
P_0000017c4323fc40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d42a20 .functor XOR 1, L_0000017c43cee410, L_0000017c43cbfe60, C4<0>, C4<0>;
v0000017c43469270_0 .net *"_ivl_1", 0 0, L_0000017c43cbfe60;  1 drivers
S_0000017c434ae830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ad570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d42a90 .functor OR 1, L_0000017c43d42320, L_0000017c43d427f0, C4<0>, C4<0>;
v0000017c43469e50_0 .net "S", 0 0, L_0000017c43d422b0;  1 drivers
v0000017c4346a990_0 .net "a", 0 0, L_0000017c43cc0c20;  1 drivers
v0000017c4346a5d0_0 .net "b", 0 0, L_0000017c43cc1300;  1 drivers
v0000017c4346a2b0_0 .net "c", 0 0, L_0000017c43d42a90;  1 drivers
v0000017c434699f0_0 .net "carry_1", 0 0, L_0000017c43d42320;  1 drivers
v0000017c4346b250_0 .net "carry_2", 0 0, L_0000017c43d427f0;  1 drivers
v0000017c4346a350_0 .net "cin", 0 0, L_0000017c43cc00e0;  1 drivers
v0000017c43469d10_0 .net "sum_1", 0 0, L_0000017c43d41fa0;  1 drivers
S_0000017c434afe10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ae830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41fa0 .functor XOR 1, L_0000017c43cc0c20, L_0000017c43cc1300, C4<0>, C4<0>;
L_0000017c43d42320 .functor AND 1, L_0000017c43cc0c20, L_0000017c43cc1300, C4<1>, C4<1>;
v0000017c43467830_0 .net "S", 0 0, L_0000017c43d41fa0;  alias, 1 drivers
v0000017c43466c50_0 .net "a", 0 0, L_0000017c43cc0c20;  alias, 1 drivers
v0000017c434678d0_0 .net "b", 0 0, L_0000017c43cc1300;  alias, 1 drivers
v0000017c43466e30_0 .net "c", 0 0, L_0000017c43d42320;  alias, 1 drivers
S_0000017c434ae060 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ae830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d422b0 .functor XOR 1, L_0000017c43d41fa0, L_0000017c43cc00e0, C4<0>, C4<0>;
L_0000017c43d427f0 .functor AND 1, L_0000017c43d41fa0, L_0000017c43cc00e0, C4<1>, C4<1>;
v0000017c43466ed0_0 .net "S", 0 0, L_0000017c43d422b0;  alias, 1 drivers
v0000017c43467a10_0 .net "a", 0 0, L_0000017c43d41fa0;  alias, 1 drivers
v0000017c43467ab0_0 .net "b", 0 0, L_0000017c43cc00e0;  alias, 1 drivers
v0000017c43467bf0_0 .net "c", 0 0, L_0000017c43d427f0;  alias, 1 drivers
S_0000017c434aece0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434ad3e0;
 .timescale 0 0;
P_0000017c4323f880 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d433c0 .functor XOR 1, L_0000017c43cee410, L_0000017c43cc0180, C4<0>, C4<0>;
v0000017c4346a3f0_0 .net *"_ivl_1", 0 0, L_0000017c43cc0180;  1 drivers
S_0000017c434ac8f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434aece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d42400 .functor OR 1, L_0000017c43d43190, L_0000017c43d42e80, C4<0>, C4<0>;
v0000017c4346afd0_0 .net "S", 0 0, L_0000017c43d42080;  1 drivers
v0000017c4346adf0_0 .net "a", 0 0, L_0000017c43cbfdc0;  1 drivers
v0000017c4346a670_0 .net "b", 0 0, L_0000017c43cc0220;  1 drivers
v0000017c4346b610_0 .net "c", 0 0, L_0000017c43d42400;  1 drivers
v0000017c434698b0_0 .net "carry_1", 0 0, L_0000017c43d43190;  1 drivers
v0000017c4346ae90_0 .net "carry_2", 0 0, L_0000017c43d42e80;  1 drivers
v0000017c4346b6b0_0 .net "cin", 0 0, L_0000017c43cc0a40;  1 drivers
v0000017c4346b1b0_0 .net "sum_1", 0 0, L_0000017c43d41e50;  1 drivers
S_0000017c434ada20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ac8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41e50 .functor XOR 1, L_0000017c43cbfdc0, L_0000017c43cc0220, C4<0>, C4<0>;
L_0000017c43d43190 .functor AND 1, L_0000017c43cbfdc0, L_0000017c43cc0220, C4<1>, C4<1>;
v0000017c4346aa30_0 .net "S", 0 0, L_0000017c43d41e50;  alias, 1 drivers
v0000017c43469db0_0 .net "a", 0 0, L_0000017c43cbfdc0;  alias, 1 drivers
v0000017c43469630_0 .net "b", 0 0, L_0000017c43cc0220;  alias, 1 drivers
v0000017c4346b570_0 .net "c", 0 0, L_0000017c43d43190;  alias, 1 drivers
S_0000017c434add40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ac8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d42080 .functor XOR 1, L_0000017c43d41e50, L_0000017c43cc0a40, C4<0>, C4<0>;
L_0000017c43d42e80 .functor AND 1, L_0000017c43d41e50, L_0000017c43cc0a40, C4<1>, C4<1>;
v0000017c4346b750_0 .net "S", 0 0, L_0000017c43d42080;  alias, 1 drivers
v0000017c43469810_0 .net "a", 0 0, L_0000017c43d41e50;  alias, 1 drivers
v0000017c4346af30_0 .net "b", 0 0, L_0000017c43cc0a40;  alias, 1 drivers
v0000017c4346a710_0 .net "c", 0 0, L_0000017c43d42e80;  alias, 1 drivers
S_0000017c434aded0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434ad3e0;
 .timescale 0 0;
P_0000017c4323ffc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d42390 .functor XOR 1, L_0000017c43cee410, L_0000017c43cc0cc0, C4<0>, C4<0>;
v0000017c4346a8f0_0 .net *"_ivl_1", 0 0, L_0000017c43cc0cc0;  1 drivers
S_0000017c434a0280 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434aded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d42fd0 .functor OR 1, L_0000017c43d42c50, L_0000017c43d425c0, C4<0>, C4<0>;
v0000017c4346a490_0 .net "S", 0 0, L_0000017c43d42550;  1 drivers
v0000017c43469950_0 .net "a", 0 0, L_0000017c43cbf780;  1 drivers
v0000017c4346b4d0_0 .net "b", 0 0, L_0000017c43cbf5a0;  1 drivers
v0000017c4346a7b0_0 .net "c", 0 0, L_0000017c43d42fd0;  1 drivers
v0000017c4346a530_0 .net "carry_1", 0 0, L_0000017c43d42c50;  1 drivers
v0000017c43469a90_0 .net "carry_2", 0 0, L_0000017c43d425c0;  1 drivers
v0000017c43469590_0 .net "cin", 0 0, L_0000017c43cbf320;  1 drivers
v0000017c4346a850_0 .net "sum_1", 0 0, L_0000017c43d424e0;  1 drivers
S_0000017c434a6040 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d424e0 .functor XOR 1, L_0000017c43cbf780, L_0000017c43cbf5a0, C4<0>, C4<0>;
L_0000017c43d42c50 .functor AND 1, L_0000017c43cbf780, L_0000017c43cbf5a0, C4<1>, C4<1>;
v0000017c43469770_0 .net "S", 0 0, L_0000017c43d424e0;  alias, 1 drivers
v0000017c4346a210_0 .net "a", 0 0, L_0000017c43cbf780;  alias, 1 drivers
v0000017c43469c70_0 .net "b", 0 0, L_0000017c43cbf5a0;  alias, 1 drivers
v0000017c4346b2f0_0 .net "c", 0 0, L_0000017c43d42c50;  alias, 1 drivers
S_0000017c434a5550 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d42550 .functor XOR 1, L_0000017c43d424e0, L_0000017c43cbf320, C4<0>, C4<0>;
L_0000017c43d425c0 .functor AND 1, L_0000017c43d424e0, L_0000017c43cbf320, C4<1>, C4<1>;
v0000017c43469b30_0 .net "S", 0 0, L_0000017c43d42550;  alias, 1 drivers
v0000017c4346b390_0 .net "a", 0 0, L_0000017c43d424e0;  alias, 1 drivers
v0000017c4346b070_0 .net "b", 0 0, L_0000017c43cbf320;  alias, 1 drivers
v0000017c43469310_0 .net "c", 0 0, L_0000017c43d425c0;  alias, 1 drivers
S_0000017c434a13b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434ad3e0;
 .timescale 0 0;
P_0000017c4323f8c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d42cc0 .functor XOR 1, L_0000017c43cee410, L_0000017c43cc0720, C4<0>, C4<0>;
v0000017c434693b0_0 .net *"_ivl_1", 0 0, L_0000017c43cc0720;  1 drivers
S_0000017c434a0be0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a13b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d41ec0 .functor OR 1, L_0000017c43d41980, L_0000017c43d42e10, C4<0>, C4<0>;
v0000017c4346b110_0 .net "S", 0 0, L_0000017c43d419f0;  1 drivers
v0000017c4346b430_0 .net "a", 0 0, L_0000017c43cc13a0;  1 drivers
v0000017c4346b7f0_0 .net "b", 0 0, L_0000017c43cbf640;  1 drivers
v0000017c4346b890_0 .net "c", 0 0, L_0000017c43d41ec0;  1 drivers
v0000017c43469130_0 .net "carry_1", 0 0, L_0000017c43d41980;  1 drivers
v0000017c4346a030_0 .net "carry_2", 0 0, L_0000017c43d42e10;  1 drivers
v0000017c434691d0_0 .net "cin", 0 0, L_0000017c43cc1440;  1 drivers
v0000017c43469f90_0 .net "sum_1", 0 0, L_0000017c43d43270;  1 drivers
S_0000017c434a32f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d43270 .functor XOR 1, L_0000017c43cc13a0, L_0000017c43cbf640, C4<0>, C4<0>;
L_0000017c43d41980 .functor AND 1, L_0000017c43cc13a0, L_0000017c43cbf640, C4<1>, C4<1>;
v0000017c43469bd0_0 .net "S", 0 0, L_0000017c43d43270;  alias, 1 drivers
v0000017c4346aad0_0 .net "a", 0 0, L_0000017c43cc13a0;  alias, 1 drivers
v0000017c4346ab70_0 .net "b", 0 0, L_0000017c43cbf640;  alias, 1 drivers
v0000017c4346ac10_0 .net "c", 0 0, L_0000017c43d41980;  alias, 1 drivers
S_0000017c434a61d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d419f0 .functor XOR 1, L_0000017c43d43270, L_0000017c43cc1440, C4<0>, C4<0>;
L_0000017c43d42e10 .functor AND 1, L_0000017c43d43270, L_0000017c43cc1440, C4<1>, C4<1>;
v0000017c434696d0_0 .net "S", 0 0, L_0000017c43d419f0;  alias, 1 drivers
v0000017c4346acb0_0 .net "a", 0 0, L_0000017c43d43270;  alias, 1 drivers
v0000017c43469ef0_0 .net "b", 0 0, L_0000017c43cc1440;  alias, 1 drivers
v0000017c4346ad50_0 .net "c", 0 0, L_0000017c43d42e10;  alias, 1 drivers
S_0000017c434a2b20 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434ad3e0;
 .timescale 0 0;
P_0000017c4323fa80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d432e0 .functor XOR 1, L_0000017c43cee410, L_0000017c43cc02c0, C4<0>, C4<0>;
v0000017c4346dd70_0 .net *"_ivl_1", 0 0, L_0000017c43cc02c0;  1 drivers
S_0000017c434a4f10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a2b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d42160 .functor OR 1, L_0000017c43d42ef0, L_0000017c43d41a60, C4<0>, C4<0>;
v0000017c4346c830_0 .net "S", 0 0, L_0000017c43d430b0;  1 drivers
v0000017c4346df50_0 .net "a", 0 0, L_0000017c43cc0900;  1 drivers
v0000017c4346bcf0_0 .net "b", 0 0, L_0000017c43cbfbe0;  1 drivers
v0000017c4346db90_0 .net "c", 0 0, L_0000017c43d42160;  1 drivers
v0000017c4346d050_0 .net "carry_1", 0 0, L_0000017c43d42ef0;  1 drivers
v0000017c4346cbf0_0 .net "carry_2", 0 0, L_0000017c43d41a60;  1 drivers
v0000017c4346d7d0_0 .net "cin", 0 0, L_0000017c43cbff00;  1 drivers
v0000017c4346d0f0_0 .net "sum_1", 0 0, L_0000017c43d41d00;  1 drivers
S_0000017c434a0410 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d41d00 .functor XOR 1, L_0000017c43cc0900, L_0000017c43cbfbe0, C4<0>, C4<0>;
L_0000017c43d42ef0 .functor AND 1, L_0000017c43cc0900, L_0000017c43cbfbe0, C4<1>, C4<1>;
v0000017c43469450_0 .net "S", 0 0, L_0000017c43d41d00;  alias, 1 drivers
v0000017c4346a0d0_0 .net "a", 0 0, L_0000017c43cc0900;  alias, 1 drivers
v0000017c434694f0_0 .net "b", 0 0, L_0000017c43cbfbe0;  alias, 1 drivers
v0000017c4346a170_0 .net "c", 0 0, L_0000017c43d42ef0;  alias, 1 drivers
S_0000017c434a6360 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d430b0 .functor XOR 1, L_0000017c43d41d00, L_0000017c43cbff00, C4<0>, C4<0>;
L_0000017c43d41a60 .functor AND 1, L_0000017c43d41d00, L_0000017c43cbff00, C4<1>, C4<1>;
v0000017c4346d410_0 .net "S", 0 0, L_0000017c43d430b0;  alias, 1 drivers
v0000017c4346cab0_0 .net "a", 0 0, L_0000017c43d41d00;  alias, 1 drivers
v0000017c4346ce70_0 .net "b", 0 0, L_0000017c43cbff00;  alias, 1 drivers
v0000017c4346cd30_0 .net "c", 0 0, L_0000017c43d41a60;  alias, 1 drivers
S_0000017c434a48d0 .scope module, "k2" "karatsuba_4" 2 70, 2 96 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c4351e870_0 .net "F1", 8 0, L_0000017c43cd2100;  1 drivers
v0000017c4351d510_0 .net "F2", 8 0, L_0000017c43cd2560;  1 drivers
o0000017c433eb1a8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c4351e910_0 .net "F3", 8 0, o0000017c433eb1a8;  0 drivers
v0000017c4351e2d0_0 .net "X", 4 0, L_0000017c43cafc40;  alias, 1 drivers
v0000017c4351e9b0_0 .net "Xl", 2 0, L_0000017c43cc1e40;  1 drivers
v0000017c4351ddd0_0 .net "Xm1", 2 0, L_0000017c43cc5180;  1 drivers
v0000017c4351d3d0_0 .net "Xms", 4 0, L_0000017c43cd2e20;  1 drivers
v0000017c4351ea50_0 .net "Xr", 2 0, L_0000017c43cc1d00;  1 drivers
v0000017c4351d330_0 .net "Y", 4 0, L_0000017c43cad9e0;  alias, 1 drivers
v0000017c4351d650_0 .net "Yl", 2 0, L_0000017c43cc31a0;  1 drivers
v0000017c4351e4b0_0 .net "Ym1", 2 0, L_0000017c43cc4d20;  1 drivers
v0000017c4351eaf0_0 .net "Yr", 2 0, L_0000017c43cc3060;  1 drivers
v0000017c4351d6f0_0 .net "Z", 8 0, L_0000017c43cd8000;  alias, 1 drivers
v0000017c4351ec30_0 .net "Z1", 4 0, L_0000017c43cca860;  1 drivers
v0000017c4351ce30_0 .net "Z2", 4 0, L_0000017c43ccc7a0;  1 drivers
v0000017c4351ccf0_0 .net "Z3", 4 0, L_0000017c43cd10c0;  1 drivers
v0000017c4351de70_0 .net "ZF", 8 0, L_0000017c43cd3320;  1 drivers
v0000017c4351dfb0_0 .net *"_ivl_1", 1 0, L_0000017c43cc2ca0;  1 drivers
L_0000017c43cee650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4351d830_0 .net *"_ivl_11", 0 0, L_0000017c43cee650;  1 drivers
v0000017c4351e690_0 .net *"_ivl_13", 1 0, L_0000017c43cc2fc0;  1 drivers
L_0000017c43cee698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4351e050_0 .net *"_ivl_17", 0 0, L_0000017c43cee698;  1 drivers
v0000017c4351d970_0 .net *"_ivl_19", 1 0, L_0000017c43cc3100;  1 drivers
L_0000017c43cee6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4351d470_0 .net *"_ivl_23", 0 0, L_0000017c43cee6e0;  1 drivers
L_0000017c43cee608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4351eff0_0 .net *"_ivl_5", 0 0, L_0000017c43cee608;  1 drivers
v0000017c4351ee10_0 .net *"_ivl_7", 1 0, L_0000017c43cc1da0;  1 drivers
v0000017c4351e0f0_0 .net "bin", 0 0, L_0000017c43cd1e80;  1 drivers
v0000017c4351e190_0 .net "cout1", 0 0, L_0000017c43cc4dc0;  1 drivers
v0000017c4351d150_0 .net "cout2", 0 0, L_0000017c43cc4320;  1 drivers
v0000017c4351e370_0 .net "cout3", 0 0, L_0000017c43cd2420;  1 drivers
v0000017c4351e410_0 .net "cout4", 0 0, L_0000017c43cd4d60;  1 drivers
v0000017c4351ecd0_0 .net "cout5", 0 0, L_0000017c43cd7ce0;  1 drivers
v0000017c4351ef50_0 .net "sub_ans", 4 0, L_0000017c43cd18e0;  1 drivers
L_0000017c43cc2ca0 .part L_0000017c43cafc40, 2, 2;
L_0000017c43cc1d00 .concat [ 2 1 0 0], L_0000017c43cc2ca0, L_0000017c43cee608;
L_0000017c43cc1da0 .part L_0000017c43cafc40, 0, 2;
L_0000017c43cc1e40 .concat [ 2 1 0 0], L_0000017c43cc1da0, L_0000017c43cee650;
L_0000017c43cc2fc0 .part L_0000017c43cad9e0, 2, 2;
L_0000017c43cc3060 .concat [ 2 1 0 0], L_0000017c43cc2fc0, L_0000017c43cee698;
L_0000017c43cc3100 .part L_0000017c43cad9e0, 0, 2;
L_0000017c43cc31a0 .concat [ 2 1 0 0], L_0000017c43cc3100, L_0000017c43cee6e0;
S_0000017c434a3610 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240000 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cee728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d46760 .functor BUFZ 1, L_0000017c43cee728, C4<0>, C4<0>, C4<0>;
v0000017c4346e630_0 .net "S", 2 0, L_0000017c43cc5180;  alias, 1 drivers
v0000017c4346e270_0 .net *"_ivl_0", 0 0, L_0000017c43d45c00;  1 drivers
v0000017c4346e9f0_0 .net *"_ivl_10", 0 0, L_0000017c43d45f80;  1 drivers
v0000017c4346e3b0_0 .net *"_ivl_20", 0 0, L_0000017c43d45730;  1 drivers
v0000017c4346eef0_0 .net *"_ivl_36", 0 0, L_0000017c43d46760;  1 drivers
v0000017c43470430_0 .net "a", 2 0, L_0000017c43cc1d00;  alias, 1 drivers
v0000017c4346ef90_0 .net "b", 2 0, L_0000017c43cc1e40;  alias, 1 drivers
v0000017c434707f0_0 .net "b1", 2 0, L_0000017c43cc5680;  1 drivers
v0000017c4346f0d0_0 .net "c", 0 0, L_0000017c43cc4dc0;  alias, 1 drivers
v0000017c4346e1d0_0 .net "cin", 0 0, L_0000017c43cee728;  1 drivers
v0000017c4346f2b0_0 .net "co", 3 0, L_0000017c43cc5f40;  1 drivers
L_0000017c43cc55e0 .part L_0000017c43cc1e40, 0, 1;
L_0000017c43cc4460 .part L_0000017c43cc1d00, 0, 1;
L_0000017c43cc4f00 .part L_0000017c43cc5680, 0, 1;
L_0000017c43cc5540 .part L_0000017c43cc5f40, 0, 1;
L_0000017c43cc4aa0 .part L_0000017c43cc1e40, 1, 1;
L_0000017c43cc50e0 .part L_0000017c43cc1d00, 1, 1;
L_0000017c43cc64e0 .part L_0000017c43cc5680, 1, 1;
L_0000017c43cc5900 .part L_0000017c43cc5f40, 1, 1;
L_0000017c43cc5680 .concat8 [ 1 1 1 0], L_0000017c43d45c00, L_0000017c43d45f80, L_0000017c43d45730;
L_0000017c43cc6300 .part L_0000017c43cc1e40, 2, 1;
L_0000017c43cc4be0 .part L_0000017c43cc1d00, 2, 1;
L_0000017c43cc5fe0 .part L_0000017c43cc5680, 2, 1;
L_0000017c43cc4820 .part L_0000017c43cc5f40, 2, 1;
L_0000017c43cc5180 .concat8 [ 1 1 1 0], L_0000017c43d46530, L_0000017c43d461b0, L_0000017c43d45110;
L_0000017c43cc5f40 .concat8 [ 1 1 1 1], L_0000017c43d46760, L_0000017c43d46a00, L_0000017c43d45880, L_0000017c43d46920;
L_0000017c43cc4dc0 .part L_0000017c43cc5f40, 3, 1;
S_0000017c434a4420 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a3610;
 .timescale 0 0;
P_0000017c4323fe80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d45c00 .functor XOR 1, L_0000017c43cee728, L_0000017c43cc55e0, C4<0>, C4<0>;
v0000017c43470110_0 .net *"_ivl_1", 0 0, L_0000017c43cc55e0;  1 drivers
S_0000017c434a21c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a4420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46a00 .functor OR 1, L_0000017c43d45ab0, L_0000017c43d465a0, C4<0>, C4<0>;
v0000017c4346eb30_0 .net "S", 0 0, L_0000017c43d46530;  1 drivers
v0000017c4346ea90_0 .net "a", 0 0, L_0000017c43cc4460;  1 drivers
v0000017c4346fa30_0 .net "b", 0 0, L_0000017c43cc4f00;  1 drivers
v0000017c4346e6d0_0 .net "c", 0 0, L_0000017c43d46a00;  1 drivers
v0000017c4346f490_0 .net "carry_1", 0 0, L_0000017c43d45ab0;  1 drivers
v0000017c4346e950_0 .net "carry_2", 0 0, L_0000017c43d465a0;  1 drivers
v0000017c4346f7b0_0 .net "cin", 0 0, L_0000017c43cc5540;  1 drivers
v0000017c4346f850_0 .net "sum_1", 0 0, L_0000017c43d46c30;  1 drivers
S_0000017c434a45b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46c30 .functor XOR 1, L_0000017c43cc4460, L_0000017c43cc4f00, C4<0>, C4<0>;
L_0000017c43d45ab0 .functor AND 1, L_0000017c43cc4460, L_0000017c43cc4f00, C4<1>, C4<1>;
v0000017c4346daf0_0 .net "S", 0 0, L_0000017c43d46c30;  alias, 1 drivers
v0000017c4346cb50_0 .net "a", 0 0, L_0000017c43cc4460;  alias, 1 drivers
v0000017c4346dcd0_0 .net "b", 0 0, L_0000017c43cc4f00;  alias, 1 drivers
v0000017c4346bed0_0 .net "c", 0 0, L_0000017c43d45ab0;  alias, 1 drivers
S_0000017c434a2030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46530 .functor XOR 1, L_0000017c43d46c30, L_0000017c43cc5540, C4<0>, C4<0>;
L_0000017c43d465a0 .functor AND 1, L_0000017c43d46c30, L_0000017c43cc5540, C4<1>, C4<1>;
v0000017c4346c5b0_0 .net "S", 0 0, L_0000017c43d46530;  alias, 1 drivers
v0000017c4346c650_0 .net "a", 0 0, L_0000017c43d46c30;  alias, 1 drivers
v0000017c4346f990_0 .net "b", 0 0, L_0000017c43cc5540;  alias, 1 drivers
v0000017c4346f170_0 .net "c", 0 0, L_0000017c43d465a0;  alias, 1 drivers
S_0000017c434a3de0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434a3610;
 .timescale 0 0;
P_0000017c43240040 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d45f80 .functor XOR 1, L_0000017c43cee728, L_0000017c43cc4aa0, C4<0>, C4<0>;
v0000017c4346ffd0_0 .net *"_ivl_1", 0 0, L_0000017c43cc4aa0;  1 drivers
S_0000017c434a16d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a3de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d45880 .functor OR 1, L_0000017c43d45dc0, L_0000017c43d45ea0, C4<0>, C4<0>;
v0000017c4346f710_0 .net "S", 0 0, L_0000017c43d461b0;  1 drivers
v0000017c4346f530_0 .net "a", 0 0, L_0000017c43cc50e0;  1 drivers
v0000017c4346fc10_0 .net "b", 0 0, L_0000017c43cc64e0;  1 drivers
v0000017c4346ec70_0 .net "c", 0 0, L_0000017c43d45880;  1 drivers
v0000017c43470750_0 .net "carry_1", 0 0, L_0000017c43d45dc0;  1 drivers
v0000017c4346e810_0 .net "carry_2", 0 0, L_0000017c43d45ea0;  1 drivers
v0000017c4346e4f0_0 .net "cin", 0 0, L_0000017c43cc5900;  1 drivers
v0000017c4346fd50_0 .net "sum_1", 0 0, L_0000017c43d45810;  1 drivers
S_0000017c434a2cb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a16d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45810 .functor XOR 1, L_0000017c43cc50e0, L_0000017c43cc64e0, C4<0>, C4<0>;
L_0000017c43d45dc0 .functor AND 1, L_0000017c43cc50e0, L_0000017c43cc64e0, C4<1>, C4<1>;
v0000017c43470070_0 .net "S", 0 0, L_0000017c43d45810;  alias, 1 drivers
v0000017c4346ed10_0 .net "a", 0 0, L_0000017c43cc50e0;  alias, 1 drivers
v0000017c4346fcb0_0 .net "b", 0 0, L_0000017c43cc64e0;  alias, 1 drivers
v0000017c4346fad0_0 .net "c", 0 0, L_0000017c43d45dc0;  alias, 1 drivers
S_0000017c434a5b90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a16d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d461b0 .functor XOR 1, L_0000017c43d45810, L_0000017c43cc5900, C4<0>, C4<0>;
L_0000017c43d45ea0 .functor AND 1, L_0000017c43d45810, L_0000017c43cc5900, C4<1>, C4<1>;
v0000017c4346f670_0 .net "S", 0 0, L_0000017c43d461b0;  alias, 1 drivers
v0000017c4346ebd0_0 .net "a", 0 0, L_0000017c43d45810;  alias, 1 drivers
v0000017c4346fb70_0 .net "b", 0 0, L_0000017c43cc5900;  alias, 1 drivers
v0000017c4346edb0_0 .net "c", 0 0, L_0000017c43d45ea0;  alias, 1 drivers
S_0000017c434a4a60 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434a3610;
 .timescale 0 0;
P_0000017c4323f700 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d45730 .functor XOR 1, L_0000017c43cee728, L_0000017c43cc6300, C4<0>, C4<0>;
v0000017c434701b0_0 .net *"_ivl_1", 0 0, L_0000017c43cc6300;  1 drivers
S_0000017c434a1220 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a4a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46920 .functor OR 1, L_0000017c43d46bc0, L_0000017c43d45490, C4<0>, C4<0>;
v0000017c4346f5d0_0 .net "S", 0 0, L_0000017c43d45110;  1 drivers
v0000017c43470610_0 .net "a", 0 0, L_0000017c43cc4be0;  1 drivers
v0000017c434702f0_0 .net "b", 0 0, L_0000017c43cc5fe0;  1 drivers
v0000017c4346fe90_0 .net "c", 0 0, L_0000017c43d46920;  1 drivers
v0000017c4346ee50_0 .net "carry_1", 0 0, L_0000017c43d46bc0;  1 drivers
v0000017c4346ff30_0 .net "carry_2", 0 0, L_0000017c43d45490;  1 drivers
v0000017c4346e310_0 .net "cin", 0 0, L_0000017c43cc4820;  1 drivers
v0000017c4346e8b0_0 .net "sum_1", 0 0, L_0000017c43d456c0;  1 drivers
S_0000017c434a5d20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a1220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d456c0 .functor XOR 1, L_0000017c43cc4be0, L_0000017c43cc5fe0, C4<0>, C4<0>;
L_0000017c43d46bc0 .functor AND 1, L_0000017c43cc4be0, L_0000017c43cc5fe0, C4<1>, C4<1>;
v0000017c43470570_0 .net "S", 0 0, L_0000017c43d456c0;  alias, 1 drivers
v0000017c4346f030_0 .net "a", 0 0, L_0000017c43cc4be0;  alias, 1 drivers
v0000017c4346e590_0 .net "b", 0 0, L_0000017c43cc5fe0;  alias, 1 drivers
v0000017c4346f8f0_0 .net "c", 0 0, L_0000017c43d46bc0;  alias, 1 drivers
S_0000017c434a1d10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a1220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45110 .functor XOR 1, L_0000017c43d456c0, L_0000017c43cc4820, C4<0>, C4<0>;
L_0000017c43d45490 .functor AND 1, L_0000017c43d456c0, L_0000017c43cc4820, C4<1>, C4<1>;
v0000017c4346fdf0_0 .net "S", 0 0, L_0000017c43d45110;  alias, 1 drivers
v0000017c4346e130_0 .net "a", 0 0, L_0000017c43d456c0;  alias, 1 drivers
v0000017c4346e770_0 .net "b", 0 0, L_0000017c43cc4820;  alias, 1 drivers
v0000017c4346f210_0 .net "c", 0 0, L_0000017c43d45490;  alias, 1 drivers
S_0000017c434a4bf0 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323fa00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cee770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d47f00 .functor BUFZ 1, L_0000017c43cee770, C4<0>, C4<0>, C4<0>;
v0000017c43472230_0 .net "S", 2 0, L_0000017c43cc4d20;  alias, 1 drivers
v0000017c43471330_0 .net *"_ivl_0", 0 0, L_0000017c43d46060;  1 drivers
v0000017c43470ed0_0 .net *"_ivl_10", 0 0, L_0000017c43d458f0;  1 drivers
v0000017c43470f70_0 .net *"_ivl_20", 0 0, L_0000017c43d460d0;  1 drivers
v0000017c43471c90_0 .net *"_ivl_36", 0 0, L_0000017c43d47f00;  1 drivers
v0000017c434722d0_0 .net "a", 2 0, L_0000017c43cc3060;  alias, 1 drivers
v0000017c434725f0_0 .net "b", 2 0, L_0000017c43cc31a0;  alias, 1 drivers
v0000017c43472ff0_0 .net "b1", 2 0, L_0000017c43cc61c0;  1 drivers
v0000017c434713d0_0 .net "c", 0 0, L_0000017c43cc4320;  alias, 1 drivers
v0000017c43471470_0 .net "cin", 0 0, L_0000017c43cee770;  1 drivers
v0000017c43472690_0 .net "co", 3 0, L_0000017c43cc5ea0;  1 drivers
L_0000017c43cc5ae0 .part L_0000017c43cc31a0, 0, 1;
L_0000017c43cc4280 .part L_0000017c43cc3060, 0, 1;
L_0000017c43cc4780 .part L_0000017c43cc61c0, 0, 1;
L_0000017c43cc4e60 .part L_0000017c43cc5ea0, 0, 1;
L_0000017c43cc5220 .part L_0000017c43cc31a0, 1, 1;
L_0000017c43cc4500 .part L_0000017c43cc3060, 1, 1;
L_0000017c43cc5cc0 .part L_0000017c43cc61c0, 1, 1;
L_0000017c43cc4fa0 .part L_0000017c43cc5ea0, 1, 1;
L_0000017c43cc61c0 .concat8 [ 1 1 1 0], L_0000017c43d46060, L_0000017c43d458f0, L_0000017c43d460d0;
L_0000017c43cc52c0 .part L_0000017c43cc31a0, 2, 1;
L_0000017c43cc6080 .part L_0000017c43cc3060, 2, 1;
L_0000017c43cc5e00 .part L_0000017c43cc61c0, 2, 1;
L_0000017c43cc6120 .part L_0000017c43cc5ea0, 2, 1;
L_0000017c43cc4d20 .concat8 [ 1 1 1 0], L_0000017c43d45f10, L_0000017c43d46990, L_0000017c43d47560;
L_0000017c43cc5ea0 .concat8 [ 1 1 1 1], L_0000017c43d47f00, L_0000017c43d455e0, L_0000017c43d46ae0, L_0000017c43d47720;
L_0000017c43cc4320 .part L_0000017c43cc5ea0, 3, 1;
S_0000017c434a5eb0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a4bf0;
 .timescale 0 0;
P_0000017c4323fc80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d46060 .functor XOR 1, L_0000017c43cee770, L_0000017c43cc5ae0, C4<0>, C4<0>;
v0000017c43471e70_0 .net *"_ivl_1", 0 0, L_0000017c43cc5ae0;  1 drivers
S_0000017c434a1540 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d455e0 .functor OR 1, L_0000017c43d467d0, L_0000017c43d46a70, C4<0>, C4<0>;
v0000017c43472af0_0 .net "S", 0 0, L_0000017c43d45f10;  1 drivers
v0000017c43472b90_0 .net "a", 0 0, L_0000017c43cc4280;  1 drivers
v0000017c43471d30_0 .net "b", 0 0, L_0000017c43cc4780;  1 drivers
v0000017c434709d0_0 .net "c", 0 0, L_0000017c43d455e0;  1 drivers
v0000017c43471dd0_0 .net "carry_1", 0 0, L_0000017c43d467d0;  1 drivers
v0000017c43472870_0 .net "carry_2", 0 0, L_0000017c43d46a70;  1 drivers
v0000017c43471510_0 .net "cin", 0 0, L_0000017c43cc4e60;  1 drivers
v0000017c43472c30_0 .net "sum_1", 0 0, L_0000017c43d45340;  1 drivers
S_0000017c434a3480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45340 .functor XOR 1, L_0000017c43cc4280, L_0000017c43cc4780, C4<0>, C4<0>;
L_0000017c43d467d0 .functor AND 1, L_0000017c43cc4280, L_0000017c43cc4780, C4<1>, C4<1>;
v0000017c4346f350_0 .net "S", 0 0, L_0000017c43d45340;  alias, 1 drivers
v0000017c4346f3f0_0 .net "a", 0 0, L_0000017c43cc4280;  alias, 1 drivers
v0000017c43470250_0 .net "b", 0 0, L_0000017c43cc4780;  alias, 1 drivers
v0000017c43470390_0 .net "c", 0 0, L_0000017c43d467d0;  alias, 1 drivers
S_0000017c434a53c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d45f10 .functor XOR 1, L_0000017c43d45340, L_0000017c43cc4e60, C4<0>, C4<0>;
L_0000017c43d46a70 .functor AND 1, L_0000017c43d45340, L_0000017c43cc4e60, C4<1>, C4<1>;
v0000017c434704d0_0 .net "S", 0 0, L_0000017c43d45f10;  alias, 1 drivers
v0000017c434706b0_0 .net "a", 0 0, L_0000017c43d45340;  alias, 1 drivers
v0000017c43470890_0 .net "b", 0 0, L_0000017c43cc4e60;  alias, 1 drivers
v0000017c4346e450_0 .net "c", 0 0, L_0000017c43d46a70;  alias, 1 drivers
S_0000017c434a37a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434a4bf0;
 .timescale 0 0;
P_0000017c43240300 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d458f0 .functor XOR 1, L_0000017c43cee770, L_0000017c43cc5220, C4<0>, C4<0>;
v0000017c43472e10_0 .net *"_ivl_1", 0 0, L_0000017c43cc5220;  1 drivers
S_0000017c434a0a50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46ae0 .functor OR 1, L_0000017c43d45960, L_0000017c43d45ff0, C4<0>, C4<0>;
v0000017c43471f10_0 .net "S", 0 0, L_0000017c43d46990;  1 drivers
v0000017c43470a70_0 .net "a", 0 0, L_0000017c43cc4500;  1 drivers
v0000017c43471150_0 .net "b", 0 0, L_0000017c43cc5cc0;  1 drivers
v0000017c43470b10_0 .net "c", 0 0, L_0000017c43d46ae0;  1 drivers
v0000017c434724b0_0 .net "carry_1", 0 0, L_0000017c43d45960;  1 drivers
v0000017c434711f0_0 .net "carry_2", 0 0, L_0000017c43d45ff0;  1 drivers
v0000017c43471a10_0 .net "cin", 0 0, L_0000017c43cc4fa0;  1 drivers
v0000017c43472910_0 .net "sum_1", 0 0, L_0000017c43d46b50;  1 drivers
S_0000017c434a3930 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a0a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46b50 .functor XOR 1, L_0000017c43cc4500, L_0000017c43cc5cc0, C4<0>, C4<0>;
L_0000017c43d45960 .functor AND 1, L_0000017c43cc4500, L_0000017c43cc5cc0, C4<1>, C4<1>;
v0000017c43472550_0 .net "S", 0 0, L_0000017c43d46b50;  alias, 1 drivers
v0000017c434720f0_0 .net "a", 0 0, L_0000017c43cc4500;  alias, 1 drivers
v0000017c43470930_0 .net "b", 0 0, L_0000017c43cc5cc0;  alias, 1 drivers
v0000017c434710b0_0 .net "c", 0 0, L_0000017c43d45960;  alias, 1 drivers
S_0000017c434a4d80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a0a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46990 .functor XOR 1, L_0000017c43d46b50, L_0000017c43cc4fa0, C4<0>, C4<0>;
L_0000017c43d45ff0 .functor AND 1, L_0000017c43d46b50, L_0000017c43cc4fa0, C4<1>, C4<1>;
v0000017c43471bf0_0 .net "S", 0 0, L_0000017c43d46990;  alias, 1 drivers
v0000017c43472190_0 .net "a", 0 0, L_0000017c43d46b50;  alias, 1 drivers
v0000017c43471010_0 .net "b", 0 0, L_0000017c43cc4fa0;  alias, 1 drivers
v0000017c43472370_0 .net "c", 0 0, L_0000017c43d45ff0;  alias, 1 drivers
S_0000017c434a50a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434a4bf0;
 .timescale 0 0;
P_0000017c4323fa40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d460d0 .functor XOR 1, L_0000017c43cee770, L_0000017c43cc52c0, C4<0>, C4<0>;
v0000017c43471970_0 .net *"_ivl_1", 0 0, L_0000017c43cc52c0;  1 drivers
S_0000017c434a00f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a50a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d47720 .functor OR 1, L_0000017c43d474f0, L_0000017c43d48130, C4<0>, C4<0>;
v0000017c43471b50_0 .net "S", 0 0, L_0000017c43d47560;  1 drivers
v0000017c43471290_0 .net "a", 0 0, L_0000017c43cc6080;  1 drivers
v0000017c43471650_0 .net "b", 0 0, L_0000017c43cc5e00;  1 drivers
v0000017c43472410_0 .net "c", 0 0, L_0000017c43d47720;  1 drivers
v0000017c43470e30_0 .net "carry_1", 0 0, L_0000017c43d474f0;  1 drivers
v0000017c43472f50_0 .net "carry_2", 0 0, L_0000017c43d48130;  1 drivers
v0000017c43472050_0 .net "cin", 0 0, L_0000017c43cc6120;  1 drivers
v0000017c434716f0_0 .net "sum_1", 0 0, L_0000017c43d47870;  1 drivers
S_0000017c434a05a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47870 .functor XOR 1, L_0000017c43cc6080, L_0000017c43cc5e00, C4<0>, C4<0>;
L_0000017c43d474f0 .functor AND 1, L_0000017c43cc6080, L_0000017c43cc5e00, C4<1>, C4<1>;
v0000017c43470c50_0 .net "S", 0 0, L_0000017c43d47870;  alias, 1 drivers
v0000017c43472eb0_0 .net "a", 0 0, L_0000017c43cc6080;  alias, 1 drivers
v0000017c43471fb0_0 .net "b", 0 0, L_0000017c43cc5e00;  alias, 1 drivers
v0000017c434729b0_0 .net "c", 0 0, L_0000017c43d474f0;  alias, 1 drivers
S_0000017c434a5230 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a00f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47560 .functor XOR 1, L_0000017c43d47870, L_0000017c43cc6120, C4<0>, C4<0>;
L_0000017c43d48130 .functor AND 1, L_0000017c43d47870, L_0000017c43cc6120, C4<1>, C4<1>;
v0000017c434715b0_0 .net "S", 0 0, L_0000017c43d47560;  alias, 1 drivers
v0000017c43471ab0_0 .net "a", 0 0, L_0000017c43d47870;  alias, 1 drivers
v0000017c43470d90_0 .net "b", 0 0, L_0000017c43cc6120;  alias, 1 drivers
v0000017c43470bb0_0 .net "c", 0 0, L_0000017c43d48130;  alias, 1 drivers
S_0000017c434a56e0 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323fec0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cef538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d51ac0 .functor BUFZ 1, L_0000017c43cef538, C4<0>, C4<0>, C4<0>;
v0000017c43477910_0 .net "S", 4 0, L_0000017c43cd2e20;  alias, 1 drivers
v0000017c43476dd0_0 .net *"_ivl_0", 0 0, L_0000017c43d504e0;  1 drivers
v0000017c43478090_0 .net *"_ivl_10", 0 0, L_0000017c43d51120;  1 drivers
v0000017c43477690_0 .net *"_ivl_20", 0 0, L_0000017c43d509b0;  1 drivers
v0000017c434763d0_0 .net *"_ivl_30", 0 0, L_0000017c43d50ef0;  1 drivers
v0000017c43477e10_0 .net *"_ivl_40", 0 0, L_0000017c43d50f60;  1 drivers
v0000017c434768d0_0 .net *"_ivl_56", 0 0, L_0000017c43d51ac0;  1 drivers
v0000017c43475e30_0 .net "a", 4 0, L_0000017c43cca860;  alias, 1 drivers
v0000017c43476f10_0 .net "b", 4 0, L_0000017c43ccc7a0;  alias, 1 drivers
v0000017c434777d0_0 .net "b1", 4 0, L_0000017c43cd29c0;  1 drivers
v0000017c43476470_0 .net "c", 0 0, L_0000017c43cd2420;  alias, 1 drivers
v0000017c43476510_0 .net "cin", 0 0, L_0000017c43cef538;  1 drivers
v0000017c43476010_0 .net "co", 5 0, L_0000017c43cd2ec0;  1 drivers
L_0000017c43cd0da0 .part L_0000017c43ccc7a0, 0, 1;
L_0000017c43cd1160 .part L_0000017c43cca860, 0, 1;
L_0000017c43cd1340 .part L_0000017c43cd29c0, 0, 1;
L_0000017c43cd2880 .part L_0000017c43cd2ec0, 0, 1;
L_0000017c43cd2920 .part L_0000017c43ccc7a0, 1, 1;
L_0000017c43cd1980 .part L_0000017c43cca860, 1, 1;
L_0000017c43cd1ac0 .part L_0000017c43cd29c0, 1, 1;
L_0000017c43cd1b60 .part L_0000017c43cd2ec0, 1, 1;
L_0000017c43cd2b00 .part L_0000017c43ccc7a0, 2, 1;
L_0000017c43cd1200 .part L_0000017c43cca860, 2, 1;
L_0000017c43cd0c60 .part L_0000017c43cd29c0, 2, 1;
L_0000017c43cd12a0 .part L_0000017c43cd2ec0, 2, 1;
L_0000017c43cd2740 .part L_0000017c43ccc7a0, 3, 1;
L_0000017c43cd1700 .part L_0000017c43cca860, 3, 1;
L_0000017c43cd0d00 .part L_0000017c43cd29c0, 3, 1;
L_0000017c43cd2a60 .part L_0000017c43cd2ec0, 3, 1;
LS_0000017c43cd29c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d504e0, L_0000017c43d51120, L_0000017c43d509b0, L_0000017c43d50ef0;
LS_0000017c43cd29c0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d50f60;
L_0000017c43cd29c0 .concat8 [ 4 1 0 0], LS_0000017c43cd29c0_0_0, LS_0000017c43cd29c0_0_4;
L_0000017c43cd13e0 .part L_0000017c43ccc7a0, 4, 1;
L_0000017c43cd1520 .part L_0000017c43cca860, 4, 1;
L_0000017c43cd27e0 .part L_0000017c43cd29c0, 4, 1;
L_0000017c43cd1c00 .part L_0000017c43cd2ec0, 4, 1;
LS_0000017c43cd2e20_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4fad0, L_0000017c43d50630, L_0000017c43d50da0, L_0000017c43d51270;
LS_0000017c43cd2e20_0_4 .concat8 [ 1 0 0 0], L_0000017c43d517b0;
L_0000017c43cd2e20 .concat8 [ 4 1 0 0], LS_0000017c43cd2e20_0_0, LS_0000017c43cd2e20_0_4;
LS_0000017c43cd2ec0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d51ac0, L_0000017c43d50160, L_0000017c43d50cc0, L_0000017c43d50e80;
LS_0000017c43cd2ec0_0_4 .concat8 [ 1 1 0 0], L_0000017c43d51430, L_0000017c43d51820;
L_0000017c43cd2ec0 .concat8 [ 4 2 0 0], LS_0000017c43cd2ec0_0_0, LS_0000017c43cd2ec0_0_4;
L_0000017c43cd2420 .part L_0000017c43cd2ec0, 5, 1;
S_0000017c434a5870 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a56e0;
 .timescale 0 0;
P_0000017c4323fe00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d504e0 .functor XOR 1, L_0000017c43cef538, L_0000017c43cd0da0, C4<0>, C4<0>;
v0000017c43473bd0_0 .net *"_ivl_1", 0 0, L_0000017c43cd0da0;  1 drivers
S_0000017c434a2350 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d50160 .functor OR 1, L_0000017c43d51040, L_0000017c43d51350, C4<0>, C4<0>;
v0000017c43472d70_0 .net "S", 0 0, L_0000017c43d4fad0;  1 drivers
v0000017c434718d0_0 .net "a", 0 0, L_0000017c43cd1160;  1 drivers
v0000017c434743f0_0 .net "b", 0 0, L_0000017c43cd1340;  1 drivers
v0000017c43474f30_0 .net "c", 0 0, L_0000017c43d50160;  1 drivers
v0000017c43475110_0 .net "carry_1", 0 0, L_0000017c43d51040;  1 drivers
v0000017c434742b0_0 .net "carry_2", 0 0, L_0000017c43d51350;  1 drivers
v0000017c434738b0_0 .net "cin", 0 0, L_0000017c43cd2880;  1 drivers
v0000017c43475570_0 .net "sum_1", 0 0, L_0000017c43d4fa60;  1 drivers
S_0000017c434a1ea0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4fa60 .functor XOR 1, L_0000017c43cd1160, L_0000017c43cd1340, C4<0>, C4<0>;
L_0000017c43d51040 .functor AND 1, L_0000017c43cd1160, L_0000017c43cd1340, C4<1>, C4<1>;
v0000017c43472730_0 .net "S", 0 0, L_0000017c43d4fa60;  alias, 1 drivers
v0000017c434727d0_0 .net "a", 0 0, L_0000017c43cd1160;  alias, 1 drivers
v0000017c43471790_0 .net "b", 0 0, L_0000017c43cd1340;  alias, 1 drivers
v0000017c43472a50_0 .net "c", 0 0, L_0000017c43d51040;  alias, 1 drivers
S_0000017c434a2e40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4fad0 .functor XOR 1, L_0000017c43d4fa60, L_0000017c43cd2880, C4<0>, C4<0>;
L_0000017c43d51350 .functor AND 1, L_0000017c43d4fa60, L_0000017c43cd2880, C4<1>, C4<1>;
v0000017c43472cd0_0 .net "S", 0 0, L_0000017c43d4fad0;  alias, 1 drivers
v0000017c43471830_0 .net "a", 0 0, L_0000017c43d4fa60;  alias, 1 drivers
v0000017c43470cf0_0 .net "b", 0 0, L_0000017c43cd2880;  alias, 1 drivers
v0000017c43473090_0 .net "c", 0 0, L_0000017c43d51350;  alias, 1 drivers
S_0000017c434a0730 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434a56e0;
 .timescale 0 0;
P_0000017c4323f640 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d51120 .functor XOR 1, L_0000017c43cef538, L_0000017c43cd2920, C4<0>, C4<0>;
v0000017c43473310_0 .net *"_ivl_1", 0 0, L_0000017c43cd2920;  1 drivers
S_0000017c434a4290 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a0730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d50cc0 .functor OR 1, L_0000017c43d505c0, L_0000017c43d508d0, C4<0>, C4<0>;
v0000017c43475430_0 .net "S", 0 0, L_0000017c43d50630;  1 drivers
v0000017c434754d0_0 .net "a", 0 0, L_0000017c43cd1980;  1 drivers
v0000017c43473450_0 .net "b", 0 0, L_0000017c43cd1ac0;  1 drivers
v0000017c43473d10_0 .net "c", 0 0, L_0000017c43d50cc0;  1 drivers
v0000017c434734f0_0 .net "carry_1", 0 0, L_0000017c43d505c0;  1 drivers
v0000017c43473590_0 .net "carry_2", 0 0, L_0000017c43d508d0;  1 drivers
v0000017c43474df0_0 .net "cin", 0 0, L_0000017c43cd1b60;  1 drivers
v0000017c43473270_0 .net "sum_1", 0 0, L_0000017c43d50240;  1 drivers
S_0000017c434a5a00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50240 .functor XOR 1, L_0000017c43cd1980, L_0000017c43cd1ac0, C4<0>, C4<0>;
L_0000017c43d505c0 .functor AND 1, L_0000017c43cd1980, L_0000017c43cd1ac0, C4<1>, C4<1>;
v0000017c43473c70_0 .net "S", 0 0, L_0000017c43d50240;  alias, 1 drivers
v0000017c43474ad0_0 .net "a", 0 0, L_0000017c43cd1980;  alias, 1 drivers
v0000017c43473130_0 .net "b", 0 0, L_0000017c43cd1ac0;  alias, 1 drivers
v0000017c43473770_0 .net "c", 0 0, L_0000017c43d505c0;  alias, 1 drivers
S_0000017c434a3ac0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50630 .functor XOR 1, L_0000017c43d50240, L_0000017c43cd1b60, C4<0>, C4<0>;
L_0000017c43d508d0 .functor AND 1, L_0000017c43d50240, L_0000017c43cd1b60, C4<1>, C4<1>;
v0000017c43475390_0 .net "S", 0 0, L_0000017c43d50630;  alias, 1 drivers
v0000017c434752f0_0 .net "a", 0 0, L_0000017c43d50240;  alias, 1 drivers
v0000017c434733b0_0 .net "b", 0 0, L_0000017c43cd1b60;  alias, 1 drivers
v0000017c43473b30_0 .net "c", 0 0, L_0000017c43d508d0;  alias, 1 drivers
S_0000017c434a08c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434a56e0;
 .timescale 0 0;
P_0000017c4323fe40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d509b0 .functor XOR 1, L_0000017c43cef538, L_0000017c43cd2b00, C4<0>, C4<0>;
v0000017c43474030_0 .net *"_ivl_1", 0 0, L_0000017c43cd2b00;  1 drivers
S_0000017c434a2fd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d50e80 .functor OR 1, L_0000017c43d50d30, L_0000017c43d4fb40, C4<0>, C4<0>;
v0000017c43473f90_0 .net "S", 0 0, L_0000017c43d50da0;  1 drivers
v0000017c434757f0_0 .net "a", 0 0, L_0000017c43cd1200;  1 drivers
v0000017c43475610_0 .net "b", 0 0, L_0000017c43cd0c60;  1 drivers
v0000017c43474530_0 .net "c", 0 0, L_0000017c43d50e80;  1 drivers
v0000017c434745d0_0 .net "carry_1", 0 0, L_0000017c43d50d30;  1 drivers
v0000017c43473950_0 .net "carry_2", 0 0, L_0000017c43d4fb40;  1 drivers
v0000017c43473630_0 .net "cin", 0 0, L_0000017c43cd12a0;  1 drivers
v0000017c43474670_0 .net "sum_1", 0 0, L_0000017c43d50a20;  1 drivers
S_0000017c434a3160 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a2fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50a20 .functor XOR 1, L_0000017c43cd1200, L_0000017c43cd0c60, C4<0>, C4<0>;
L_0000017c43d50d30 .functor AND 1, L_0000017c43cd1200, L_0000017c43cd0c60, C4<1>, C4<1>;
v0000017c43473810_0 .net "S", 0 0, L_0000017c43d50a20;  alias, 1 drivers
v0000017c43474350_0 .net "a", 0 0, L_0000017c43cd1200;  alias, 1 drivers
v0000017c43473a90_0 .net "b", 0 0, L_0000017c43cd0c60;  alias, 1 drivers
v0000017c43473db0_0 .net "c", 0 0, L_0000017c43d50d30;  alias, 1 drivers
S_0000017c434a0d70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a2fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50da0 .functor XOR 1, L_0000017c43d50a20, L_0000017c43cd12a0, C4<0>, C4<0>;
L_0000017c43d4fb40 .functor AND 1, L_0000017c43d50a20, L_0000017c43cd12a0, C4<1>, C4<1>;
v0000017c43473ef0_0 .net "S", 0 0, L_0000017c43d50da0;  alias, 1 drivers
v0000017c43473e50_0 .net "a", 0 0, L_0000017c43d50a20;  alias, 1 drivers
v0000017c43474990_0 .net "b", 0 0, L_0000017c43cd12a0;  alias, 1 drivers
v0000017c43474490_0 .net "c", 0 0, L_0000017c43d4fb40;  alias, 1 drivers
S_0000017c434a0f00 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434a56e0;
 .timescale 0 0;
P_0000017c43240080 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d50ef0 .functor XOR 1, L_0000017c43cef538, L_0000017c43cd2740, C4<0>, C4<0>;
v0000017c43474fd0_0 .net *"_ivl_1", 0 0, L_0000017c43cd2740;  1 drivers
S_0000017c434a1860 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d51430 .functor OR 1, L_0000017c43d51200, L_0000017c43d513c0, C4<0>, C4<0>;
v0000017c434747b0_0 .net "S", 0 0, L_0000017c43d51270;  1 drivers
v0000017c43474850_0 .net "a", 0 0, L_0000017c43cd1700;  1 drivers
v0000017c43474c10_0 .net "b", 0 0, L_0000017c43cd0d00;  1 drivers
v0000017c434748f0_0 .net "c", 0 0, L_0000017c43d51430;  1 drivers
v0000017c43475750_0 .net "carry_1", 0 0, L_0000017c43d51200;  1 drivers
v0000017c434739f0_0 .net "carry_2", 0 0, L_0000017c43d513c0;  1 drivers
v0000017c434736d0_0 .net "cin", 0 0, L_0000017c43cd2a60;  1 drivers
v0000017c43474d50_0 .net "sum_1", 0 0, L_0000017c43d50fd0;  1 drivers
S_0000017c434a3c50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a1860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50fd0 .functor XOR 1, L_0000017c43cd1700, L_0000017c43cd0d00, C4<0>, C4<0>;
L_0000017c43d51200 .functor AND 1, L_0000017c43cd1700, L_0000017c43cd0d00, C4<1>, C4<1>;
v0000017c43475070_0 .net "S", 0 0, L_0000017c43d50fd0;  alias, 1 drivers
v0000017c434740d0_0 .net "a", 0 0, L_0000017c43cd1700;  alias, 1 drivers
v0000017c43474cb0_0 .net "b", 0 0, L_0000017c43cd0d00;  alias, 1 drivers
v0000017c43474a30_0 .net "c", 0 0, L_0000017c43d51200;  alias, 1 drivers
S_0000017c434a1090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a1860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d51270 .functor XOR 1, L_0000017c43d50fd0, L_0000017c43cd2a60, C4<0>, C4<0>;
L_0000017c43d513c0 .functor AND 1, L_0000017c43d50fd0, L_0000017c43cd2a60, C4<1>, C4<1>;
v0000017c43474710_0 .net "S", 0 0, L_0000017c43d51270;  alias, 1 drivers
v0000017c43474170_0 .net "a", 0 0, L_0000017c43d50fd0;  alias, 1 drivers
v0000017c43474b70_0 .net "b", 0 0, L_0000017c43cd2a60;  alias, 1 drivers
v0000017c43474210_0 .net "c", 0 0, L_0000017c43d513c0;  alias, 1 drivers
S_0000017c434a19f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434a56e0;
 .timescale 0 0;
P_0000017c4323fb00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d50f60 .functor XOR 1, L_0000017c43cef538, L_0000017c43cd13e0, C4<0>, C4<0>;
v0000017c43477550_0 .net *"_ivl_1", 0 0, L_0000017c43cd13e0;  1 drivers
S_0000017c434a1b80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a19f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d51820 .functor OR 1, L_0000017c43d4f980, L_0000017c43d51c80, C4<0>, C4<0>;
v0000017c43477d70_0 .net "S", 0 0, L_0000017c43d517b0;  1 drivers
v0000017c43477b90_0 .net "a", 0 0, L_0000017c43cd1520;  1 drivers
v0000017c43475d90_0 .net "b", 0 0, L_0000017c43cd27e0;  1 drivers
v0000017c43475b10_0 .net "c", 0 0, L_0000017c43d51820;  1 drivers
v0000017c43476830_0 .net "carry_1", 0 0, L_0000017c43d4f980;  1 drivers
v0000017c43477f50_0 .net "carry_2", 0 0, L_0000017c43d51c80;  1 drivers
v0000017c43475cf0_0 .net "cin", 0 0, L_0000017c43cd1c00;  1 drivers
v0000017c43477730_0 .net "sum_1", 0 0, L_0000017c43d4f910;  1 drivers
S_0000017c434a24e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4f910 .functor XOR 1, L_0000017c43cd1520, L_0000017c43cd27e0, C4<0>, C4<0>;
L_0000017c43d4f980 .functor AND 1, L_0000017c43cd1520, L_0000017c43cd27e0, C4<1>, C4<1>;
v0000017c434756b0_0 .net "S", 0 0, L_0000017c43d4f910;  alias, 1 drivers
v0000017c43474e90_0 .net "a", 0 0, L_0000017c43cd1520;  alias, 1 drivers
v0000017c434751b0_0 .net "b", 0 0, L_0000017c43cd27e0;  alias, 1 drivers
v0000017c43475250_0 .net "c", 0 0, L_0000017c43d4f980;  alias, 1 drivers
S_0000017c434a2670 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d517b0 .functor XOR 1, L_0000017c43d4f910, L_0000017c43cd1c00, C4<0>, C4<0>;
L_0000017c43d51c80 .functor AND 1, L_0000017c43d4f910, L_0000017c43cd1c00, C4<1>, C4<1>;
v0000017c43475890_0 .net "S", 0 0, L_0000017c43d517b0;  alias, 1 drivers
v0000017c434731d0_0 .net "a", 0 0, L_0000017c43d4f910;  alias, 1 drivers
v0000017c43475f70_0 .net "b", 0 0, L_0000017c43cd1c00;  alias, 1 drivers
v0000017c43476a10_0 .net "c", 0 0, L_0000017c43d51c80;  alias, 1 drivers
S_0000017c434a2800 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240100 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cef6e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d53730 .functor BUFZ 1, L_0000017c43cef6e8, C4<0>, C4<0>, C4<0>;
v0000017c4347b510_0 .net "S", 8 0, L_0000017c43cd3320;  alias, 1 drivers
v0000017c4347b6f0_0 .net *"_ivl_0", 0 0, L_0000017c43d52700;  1 drivers
v0000017c4347b790_0 .net *"_ivl_10", 0 0, L_0000017c43d52f50;  1 drivers
v0000017c4347c5f0_0 .net *"_ivl_20", 0 0, L_0000017c43d52b60;  1 drivers
v0000017c4347b830_0 .net *"_ivl_30", 0 0, L_0000017c43d529a0;  1 drivers
v0000017c4347c050_0 .net *"_ivl_40", 0 0, L_0000017c43d51f20;  1 drivers
v0000017c4347c2d0_0 .net *"_ivl_50", 0 0, L_0000017c43d54220;  1 drivers
v0000017c4347b970_0 .net *"_ivl_60", 0 0, L_0000017c43d535e0;  1 drivers
v0000017c4347c690_0 .net *"_ivl_70", 0 0, L_0000017c43d53c00;  1 drivers
v0000017c4347ba10_0 .net *"_ivl_80", 0 0, L_0000017c43d54300;  1 drivers
v0000017c4347ceb0_0 .net *"_ivl_96", 0 0, L_0000017c43d53730;  1 drivers
v0000017c4347c7d0_0 .net "a", 8 0, L_0000017c43cd2100;  alias, 1 drivers
v0000017c4347cff0_0 .net "b", 8 0, L_0000017c43cd2560;  alias, 1 drivers
v0000017c4347d090_0 .net "b1", 8 0, L_0000017c43cd3140;  1 drivers
v0000017c4347a930_0 .net "c", 0 0, L_0000017c43cd4d60;  alias, 1 drivers
v0000017c4347ef30_0 .net "cin", 0 0, L_0000017c43cef6e8;  1 drivers
v0000017c4347d8b0_0 .net "co", 9 0, L_0000017c43cd5300;  1 drivers
L_0000017c43cd2600 .part L_0000017c43cd2560, 0, 1;
L_0000017c43cd3280 .part L_0000017c43cd2100, 0, 1;
L_0000017c43cd5620 .part L_0000017c43cd3140, 0, 1;
L_0000017c43cd4220 .part L_0000017c43cd5300, 0, 1;
L_0000017c43cd4b80 .part L_0000017c43cd2560, 1, 1;
L_0000017c43cd4e00 .part L_0000017c43cd2100, 1, 1;
L_0000017c43cd3aa0 .part L_0000017c43cd3140, 1, 1;
L_0000017c43cd3c80 .part L_0000017c43cd5300, 1, 1;
L_0000017c43cd4180 .part L_0000017c43cd2560, 2, 1;
L_0000017c43cd4ea0 .part L_0000017c43cd2100, 2, 1;
L_0000017c43cd5800 .part L_0000017c43cd3140, 2, 1;
L_0000017c43cd3b40 .part L_0000017c43cd5300, 2, 1;
L_0000017c43cd4c20 .part L_0000017c43cd2560, 3, 1;
L_0000017c43cd3d20 .part L_0000017c43cd2100, 3, 1;
L_0000017c43cd3be0 .part L_0000017c43cd3140, 3, 1;
L_0000017c43cd3820 .part L_0000017c43cd5300, 3, 1;
L_0000017c43cd4f40 .part L_0000017c43cd2560, 4, 1;
L_0000017c43cd40e0 .part L_0000017c43cd2100, 4, 1;
L_0000017c43cd56c0 .part L_0000017c43cd3140, 4, 1;
L_0000017c43cd3500 .part L_0000017c43cd5300, 4, 1;
L_0000017c43cd42c0 .part L_0000017c43cd2560, 5, 1;
L_0000017c43cd3780 .part L_0000017c43cd2100, 5, 1;
L_0000017c43cd3dc0 .part L_0000017c43cd3140, 5, 1;
L_0000017c43cd53a0 .part L_0000017c43cd5300, 5, 1;
L_0000017c43cd51c0 .part L_0000017c43cd2560, 6, 1;
L_0000017c43cd35a0 .part L_0000017c43cd2100, 6, 1;
L_0000017c43cd3960 .part L_0000017c43cd3140, 6, 1;
L_0000017c43cd3e60 .part L_0000017c43cd5300, 6, 1;
L_0000017c43cd38c0 .part L_0000017c43cd2560, 7, 1;
L_0000017c43cd58a0 .part L_0000017c43cd2100, 7, 1;
L_0000017c43cd4720 .part L_0000017c43cd3140, 7, 1;
L_0000017c43cd49a0 .part L_0000017c43cd5300, 7, 1;
LS_0000017c43cd3140_0_0 .concat8 [ 1 1 1 1], L_0000017c43d52700, L_0000017c43d52f50, L_0000017c43d52b60, L_0000017c43d529a0;
LS_0000017c43cd3140_0_4 .concat8 [ 1 1 1 1], L_0000017c43d51f20, L_0000017c43d54220, L_0000017c43d535e0, L_0000017c43d53c00;
LS_0000017c43cd3140_0_8 .concat8 [ 1 0 0 0], L_0000017c43d54300;
L_0000017c43cd3140 .concat8 [ 4 4 1 0], LS_0000017c43cd3140_0_0, LS_0000017c43cd3140_0_4, LS_0000017c43cd3140_0_8;
L_0000017c43cd3a00 .part L_0000017c43cd2560, 8, 1;
L_0000017c43cd4cc0 .part L_0000017c43cd2100, 8, 1;
L_0000017c43cd5260 .part L_0000017c43cd3140, 8, 1;
L_0000017c43cd4fe0 .part L_0000017c43cd5300, 8, 1;
LS_0000017c43cd3320_0_0 .concat8 [ 1 1 1 1], L_0000017c43d52620, L_0000017c43d52540, L_0000017c43d52770, L_0000017c43d52bd0;
LS_0000017c43cd3320_0_4 .concat8 [ 1 1 1 1], L_0000017c43d521c0, L_0000017c43d53570, L_0000017c43d54060, L_0000017c43d53d50;
LS_0000017c43cd3320_0_8 .concat8 [ 1 0 0 0], L_0000017c43d53650;
L_0000017c43cd3320 .concat8 [ 4 4 1 0], LS_0000017c43cd3320_0_0, LS_0000017c43cd3320_0_4, LS_0000017c43cd3320_0_8;
LS_0000017c43cd5300_0_0 .concat8 [ 1 1 1 1], L_0000017c43d53730, L_0000017c43d52c40, L_0000017c43d52ee0, L_0000017c43d52930;
LS_0000017c43cd5300_0_4 .concat8 [ 1 1 1 1], L_0000017c43d51580, L_0000017c43d536c0, L_0000017c43d53ff0, L_0000017c43d53110;
LS_0000017c43cd5300_0_8 .concat8 [ 1 1 0 0], L_0000017c43d53ab0, L_0000017c43d54680;
L_0000017c43cd5300 .concat8 [ 4 4 2 0], LS_0000017c43cd5300_0_0, LS_0000017c43cd5300_0_4, LS_0000017c43cd5300_0_8;
L_0000017c43cd4d60 .part L_0000017c43cd5300, 9, 1;
S_0000017c434a3f70 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c4323f540 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d52700 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd2600, C4<0>, C4<0>;
v0000017c43476970_0 .net *"_ivl_1", 0 0, L_0000017c43cd2600;  1 drivers
S_0000017c434a2990 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434a3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d52c40 .functor OR 1, L_0000017c43d52150, L_0000017c43d52d20, C4<0>, C4<0>;
v0000017c434779b0_0 .net "S", 0 0, L_0000017c43d52620;  1 drivers
v0000017c434766f0_0 .net "a", 0 0, L_0000017c43cd3280;  1 drivers
v0000017c43477cd0_0 .net "b", 0 0, L_0000017c43cd5620;  1 drivers
v0000017c434760b0_0 .net "c", 0 0, L_0000017c43d52c40;  1 drivers
v0000017c43476150_0 .net "carry_1", 0 0, L_0000017c43d52150;  1 drivers
v0000017c43476e70_0 .net "carry_2", 0 0, L_0000017c43d52d20;  1 drivers
v0000017c43476790_0 .net "cin", 0 0, L_0000017c43cd4220;  1 drivers
v0000017c43475930_0 .net "sum_1", 0 0, L_0000017c43d52070;  1 drivers
S_0000017c434a4100 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434a2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52070 .functor XOR 1, L_0000017c43cd3280, L_0000017c43cd5620, C4<0>, C4<0>;
L_0000017c43d52150 .functor AND 1, L_0000017c43cd3280, L_0000017c43cd5620, C4<1>, C4<1>;
v0000017c434775f0_0 .net "S", 0 0, L_0000017c43d52070;  alias, 1 drivers
v0000017c434765b0_0 .net "a", 0 0, L_0000017c43cd3280;  alias, 1 drivers
v0000017c43477eb0_0 .net "b", 0 0, L_0000017c43cd5620;  alias, 1 drivers
v0000017c43476c90_0 .net "c", 0 0, L_0000017c43d52150;  alias, 1 drivers
S_0000017c434a4740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434a2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52620 .functor XOR 1, L_0000017c43d52070, L_0000017c43cd4220, C4<0>, C4<0>;
L_0000017c43d52d20 .functor AND 1, L_0000017c43d52070, L_0000017c43cd4220, C4<1>, C4<1>;
v0000017c43476650_0 .net "S", 0 0, L_0000017c43d52620;  alias, 1 drivers
v0000017c43475ed0_0 .net "a", 0 0, L_0000017c43d52070;  alias, 1 drivers
v0000017c43476d30_0 .net "b", 0 0, L_0000017c43cd4220;  alias, 1 drivers
v0000017c43477c30_0 .net "c", 0 0, L_0000017c43d52d20;  alias, 1 drivers
S_0000017c434bc120 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c43240340 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d52f50 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd4b80, C4<0>, C4<0>;
v0000017c434761f0_0 .net *"_ivl_1", 0 0, L_0000017c43cd4b80;  1 drivers
S_0000017c434ba690 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d52ee0 .functor OR 1, L_0000017c43d52e70, L_0000017c43d525b0, C4<0>, C4<0>;
v0000017c43476fb0_0 .net "S", 0 0, L_0000017c43d52540;  1 drivers
v0000017c434770f0_0 .net "a", 0 0, L_0000017c43cd4e00;  1 drivers
v0000017c43477190_0 .net "b", 0 0, L_0000017c43cd3aa0;  1 drivers
v0000017c43477ff0_0 .net "c", 0 0, L_0000017c43d52ee0;  1 drivers
v0000017c434772d0_0 .net "carry_1", 0 0, L_0000017c43d52e70;  1 drivers
v0000017c43477230_0 .net "carry_2", 0 0, L_0000017c43d525b0;  1 drivers
v0000017c434759d0_0 .net "cin", 0 0, L_0000017c43cd3c80;  1 drivers
v0000017c43477370_0 .net "sum_1", 0 0, L_0000017c43d52af0;  1 drivers
S_0000017c434bc2b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52af0 .functor XOR 1, L_0000017c43cd4e00, L_0000017c43cd3aa0, C4<0>, C4<0>;
L_0000017c43d52e70 .functor AND 1, L_0000017c43cd4e00, L_0000017c43cd3aa0, C4<1>, C4<1>;
v0000017c43477050_0 .net "S", 0 0, L_0000017c43d52af0;  alias, 1 drivers
v0000017c43477a50_0 .net "a", 0 0, L_0000017c43cd4e00;  alias, 1 drivers
v0000017c43476ab0_0 .net "b", 0 0, L_0000017c43cd3aa0;  alias, 1 drivers
v0000017c43476b50_0 .net "c", 0 0, L_0000017c43d52e70;  alias, 1 drivers
S_0000017c434bbf90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52540 .functor XOR 1, L_0000017c43d52af0, L_0000017c43cd3c80, C4<0>, C4<0>;
L_0000017c43d525b0 .functor AND 1, L_0000017c43d52af0, L_0000017c43cd3c80, C4<1>, C4<1>;
v0000017c43477af0_0 .net "S", 0 0, L_0000017c43d52540;  alias, 1 drivers
v0000017c434774b0_0 .net "a", 0 0, L_0000017c43d52af0;  alias, 1 drivers
v0000017c43476bf0_0 .net "b", 0 0, L_0000017c43cd3c80;  alias, 1 drivers
v0000017c43477870_0 .net "c", 0 0, L_0000017c43d525b0;  alias, 1 drivers
S_0000017c434ba820 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c43240140 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d52b60 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd4180, C4<0>, C4<0>;
v0000017c4347a750_0 .net *"_ivl_1", 0 0, L_0000017c43cd4180;  1 drivers
S_0000017c434bbae0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434ba820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d52930 .functor OR 1, L_0000017c43d522a0, L_0000017c43d528c0, C4<0>, C4<0>;
v0000017c43478810_0 .net "S", 0 0, L_0000017c43d52770;  1 drivers
v0000017c4347a4d0_0 .net "a", 0 0, L_0000017c43cd4ea0;  1 drivers
v0000017c43479cb0_0 .net "b", 0 0, L_0000017c43cd5800;  1 drivers
v0000017c434786d0_0 .net "c", 0 0, L_0000017c43d52930;  1 drivers
v0000017c4347a610_0 .net "carry_1", 0 0, L_0000017c43d522a0;  1 drivers
v0000017c434793f0_0 .net "carry_2", 0 0, L_0000017c43d528c0;  1 drivers
v0000017c43479490_0 .net "cin", 0 0, L_0000017c43cd3b40;  1 drivers
v0000017c43478950_0 .net "sum_1", 0 0, L_0000017c43d51970;  1 drivers
S_0000017c434ba050 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d51970 .functor XOR 1, L_0000017c43cd4ea0, L_0000017c43cd5800, C4<0>, C4<0>;
L_0000017c43d522a0 .functor AND 1, L_0000017c43cd4ea0, L_0000017c43cd5800, C4<1>, C4<1>;
v0000017c43477410_0 .net "S", 0 0, L_0000017c43d51970;  alias, 1 drivers
v0000017c43475a70_0 .net "a", 0 0, L_0000017c43cd4ea0;  alias, 1 drivers
v0000017c43475bb0_0 .net "b", 0 0, L_0000017c43cd5800;  alias, 1 drivers
v0000017c43475c50_0 .net "c", 0 0, L_0000017c43d522a0;  alias, 1 drivers
S_0000017c434bcda0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52770 .functor XOR 1, L_0000017c43d51970, L_0000017c43cd3b40, C4<0>, C4<0>;
L_0000017c43d528c0 .functor AND 1, L_0000017c43d51970, L_0000017c43cd3b40, C4<1>, C4<1>;
v0000017c43476290_0 .net "S", 0 0, L_0000017c43d52770;  alias, 1 drivers
v0000017c43476330_0 .net "a", 0 0, L_0000017c43d51970;  alias, 1 drivers
v0000017c43479670_0 .net "b", 0 0, L_0000017c43cd3b40;  alias, 1 drivers
v0000017c43479030_0 .net "c", 0 0, L_0000017c43d528c0;  alias, 1 drivers
S_0000017c434bc5d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c4323f580 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d529a0 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd4c20, C4<0>, C4<0>;
v0000017c43479850_0 .net *"_ivl_1", 0 0, L_0000017c43cd4c20;  1 drivers
S_0000017c434ba9b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bc5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d51580 .functor OR 1, L_0000017c43d515f0, L_0000017c43d530a0, C4<0>, C4<0>;
v0000017c4347a430_0 .net "S", 0 0, L_0000017c43d52bd0;  1 drivers
v0000017c434795d0_0 .net "a", 0 0, L_0000017c43cd3d20;  1 drivers
v0000017c43478bd0_0 .net "b", 0 0, L_0000017c43cd3be0;  1 drivers
v0000017c4347a6b0_0 .net "c", 0 0, L_0000017c43d51580;  1 drivers
v0000017c43479c10_0 .net "carry_1", 0 0, L_0000017c43d515f0;  1 drivers
v0000017c43478b30_0 .net "carry_2", 0 0, L_0000017c43d530a0;  1 drivers
v0000017c4347a7f0_0 .net "cin", 0 0, L_0000017c43cd3820;  1 drivers
v0000017c4347a890_0 .net "sum_1", 0 0, L_0000017c43d52a80;  1 drivers
S_0000017c434b8c00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ba9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52a80 .functor XOR 1, L_0000017c43cd3d20, L_0000017c43cd3be0, C4<0>, C4<0>;
L_0000017c43d515f0 .functor AND 1, L_0000017c43cd3d20, L_0000017c43cd3be0, C4<1>, C4<1>;
v0000017c434792b0_0 .net "S", 0 0, L_0000017c43d52a80;  alias, 1 drivers
v0000017c43478770_0 .net "a", 0 0, L_0000017c43cd3d20;  alias, 1 drivers
v0000017c43479710_0 .net "b", 0 0, L_0000017c43cd3be0;  alias, 1 drivers
v0000017c434797b0_0 .net "c", 0 0, L_0000017c43d515f0;  alias, 1 drivers
S_0000017c434bcc10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ba9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52bd0 .functor XOR 1, L_0000017c43d52a80, L_0000017c43cd3820, C4<0>, C4<0>;
L_0000017c43d530a0 .functor AND 1, L_0000017c43d52a80, L_0000017c43cd3820, C4<1>, C4<1>;
v0000017c4347a570_0 .net "S", 0 0, L_0000017c43d52bd0;  alias, 1 drivers
v0000017c434788b0_0 .net "a", 0 0, L_0000017c43d52a80;  alias, 1 drivers
v0000017c434781d0_0 .net "b", 0 0, L_0000017c43cd3820;  alias, 1 drivers
v0000017c43479530_0 .net "c", 0 0, L_0000017c43d530a0;  alias, 1 drivers
S_0000017c434bbc70 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c43240180 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d51f20 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd4f40, C4<0>, C4<0>;
v0000017c43478db0_0 .net *"_ivl_1", 0 0, L_0000017c43cd4f40;  1 drivers
S_0000017c434bab40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bbc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d536c0 .functor OR 1, L_0000017c43d51740, L_0000017c43d52230, C4<0>, C4<0>;
v0000017c4347a1b0_0 .net "S", 0 0, L_0000017c43d521c0;  1 drivers
v0000017c43478a90_0 .net "a", 0 0, L_0000017c43cd40e0;  1 drivers
v0000017c43479fd0_0 .net "b", 0 0, L_0000017c43cd56c0;  1 drivers
v0000017c43478310_0 .net "c", 0 0, L_0000017c43d536c0;  1 drivers
v0000017c4347a2f0_0 .net "carry_1", 0 0, L_0000017c43d51740;  1 drivers
v0000017c43479a30_0 .net "carry_2", 0 0, L_0000017c43d52230;  1 drivers
v0000017c43478d10_0 .net "cin", 0 0, L_0000017c43cd3500;  1 drivers
v0000017c434784f0_0 .net "sum_1", 0 0, L_0000017c43d51d60;  1 drivers
S_0000017c434b8750 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d51d60 .functor XOR 1, L_0000017c43cd40e0, L_0000017c43cd56c0, C4<0>, C4<0>;
L_0000017c43d51740 .functor AND 1, L_0000017c43cd40e0, L_0000017c43cd56c0, C4<1>, C4<1>;
v0000017c43478130_0 .net "S", 0 0, L_0000017c43d51d60;  alias, 1 drivers
v0000017c434798f0_0 .net "a", 0 0, L_0000017c43cd40e0;  alias, 1 drivers
v0000017c43479990_0 .net "b", 0 0, L_0000017c43cd56c0;  alias, 1 drivers
v0000017c434789f0_0 .net "c", 0 0, L_0000017c43d51740;  alias, 1 drivers
S_0000017c434ba500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d521c0 .functor XOR 1, L_0000017c43d51d60, L_0000017c43cd3500, C4<0>, C4<0>;
L_0000017c43d52230 .functor AND 1, L_0000017c43d51d60, L_0000017c43cd3500, C4<1>, C4<1>;
v0000017c43478c70_0 .net "S", 0 0, L_0000017c43d521c0;  alias, 1 drivers
v0000017c4347a110_0 .net "a", 0 0, L_0000017c43d51d60;  alias, 1 drivers
v0000017c43478270_0 .net "b", 0 0, L_0000017c43cd3500;  alias, 1 drivers
v0000017c43479d50_0 .net "c", 0 0, L_0000017c43d52230;  alias, 1 drivers
S_0000017c434bc440 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c432401c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43d54220 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd42c0, C4<0>, C4<0>;
v0000017c43479350_0 .net *"_ivl_1", 0 0, L_0000017c43cd42c0;  1 drivers
S_0000017c434bd570 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bc440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d53ff0 .functor OR 1, L_0000017c43d53f10, L_0000017c43d53f80, C4<0>, C4<0>;
v0000017c43478630_0 .net "S", 0 0, L_0000017c43d53570;  1 drivers
v0000017c43479df0_0 .net "a", 0 0, L_0000017c43cd3780;  1 drivers
v0000017c43479b70_0 .net "b", 0 0, L_0000017c43cd3dc0;  1 drivers
v0000017c43478ef0_0 .net "c", 0 0, L_0000017c43d53ff0;  1 drivers
v0000017c43478f90_0 .net "carry_1", 0 0, L_0000017c43d53f10;  1 drivers
v0000017c434790d0_0 .net "carry_2", 0 0, L_0000017c43d53f80;  1 drivers
v0000017c43479170_0 .net "cin", 0 0, L_0000017c43cd53a0;  1 drivers
v0000017c43479210_0 .net "sum_1", 0 0, L_0000017c43d54ae0;  1 drivers
S_0000017c434b85c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bd570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54ae0 .functor XOR 1, L_0000017c43cd3780, L_0000017c43cd3dc0, C4<0>, C4<0>;
L_0000017c43d53f10 .functor AND 1, L_0000017c43cd3780, L_0000017c43cd3dc0, C4<1>, C4<1>;
v0000017c4347a250_0 .net "S", 0 0, L_0000017c43d54ae0;  alias, 1 drivers
v0000017c43478e50_0 .net "a", 0 0, L_0000017c43cd3780;  alias, 1 drivers
v0000017c4347a070_0 .net "b", 0 0, L_0000017c43cd3dc0;  alias, 1 drivers
v0000017c434783b0_0 .net "c", 0 0, L_0000017c43d53f10;  alias, 1 drivers
S_0000017c434b8f20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bd570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53570 .functor XOR 1, L_0000017c43d54ae0, L_0000017c43cd53a0, C4<0>, C4<0>;
L_0000017c43d53f80 .functor AND 1, L_0000017c43d54ae0, L_0000017c43cd53a0, C4<1>, C4<1>;
v0000017c43478450_0 .net "S", 0 0, L_0000017c43d53570;  alias, 1 drivers
v0000017c43478590_0 .net "a", 0 0, L_0000017c43d54ae0;  alias, 1 drivers
v0000017c43479ad0_0 .net "b", 0 0, L_0000017c43cd53a0;  alias, 1 drivers
v0000017c4347a390_0 .net "c", 0 0, L_0000017c43d53f80;  alias, 1 drivers
S_0000017c434bb950 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c43240280 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43d535e0 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd51c0, C4<0>, C4<0>;
v0000017c4347b5b0_0 .net *"_ivl_1", 0 0, L_0000017c43cd51c0;  1 drivers
S_0000017c434bacd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bb950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d53110 .functor OR 1, L_0000017c43d53a40, L_0000017c43d543e0, C4<0>, C4<0>;
v0000017c4347c190_0 .net "S", 0 0, L_0000017c43d54060;  1 drivers
v0000017c4347bdd0_0 .net "a", 0 0, L_0000017c43cd35a0;  1 drivers
v0000017c4347bab0_0 .net "b", 0 0, L_0000017c43cd3960;  1 drivers
v0000017c4347c9b0_0 .net "c", 0 0, L_0000017c43d53110;  1 drivers
v0000017c4347ca50_0 .net "carry_1", 0 0, L_0000017c43d53a40;  1 drivers
v0000017c4347bb50_0 .net "carry_2", 0 0, L_0000017c43d543e0;  1 drivers
v0000017c4347af70_0 .net "cin", 0 0, L_0000017c43cd3e60;  1 drivers
v0000017c4347c870_0 .net "sum_1", 0 0, L_0000017c43d531f0;  1 drivers
S_0000017c434b8d90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bacd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d531f0 .functor XOR 1, L_0000017c43cd35a0, L_0000017c43cd3960, C4<0>, C4<0>;
L_0000017c43d53a40 .functor AND 1, L_0000017c43cd35a0, L_0000017c43cd3960, C4<1>, C4<1>;
v0000017c43479e90_0 .net "S", 0 0, L_0000017c43d531f0;  alias, 1 drivers
v0000017c43479f30_0 .net "a", 0 0, L_0000017c43cd35a0;  alias, 1 drivers
v0000017c4347ccd0_0 .net "b", 0 0, L_0000017c43cd3960;  alias, 1 drivers
v0000017c4347c4b0_0 .net "c", 0 0, L_0000017c43d53a40;  alias, 1 drivers
S_0000017c434b8430 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bacd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54060 .functor XOR 1, L_0000017c43d531f0, L_0000017c43cd3e60, C4<0>, C4<0>;
L_0000017c43d543e0 .functor AND 1, L_0000017c43d531f0, L_0000017c43cd3e60, C4<1>, C4<1>;
v0000017c4347b150_0 .net "S", 0 0, L_0000017c43d54060;  alias, 1 drivers
v0000017c4347ac50_0 .net "a", 0 0, L_0000017c43d531f0;  alias, 1 drivers
v0000017c4347bd30_0 .net "b", 0 0, L_0000017c43cd3e60;  alias, 1 drivers
v0000017c4347b1f0_0 .net "c", 0 0, L_0000017c43d543e0;  alias, 1 drivers
S_0000017c434bb630 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c4323f380 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43d53c00 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd38c0, C4<0>, C4<0>;
v0000017c4347c370_0 .net *"_ivl_1", 0 0, L_0000017c43cd38c0;  1 drivers
S_0000017c434b88e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bb630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d53ab0 .functor OR 1, L_0000017c43d53880, L_0000017c43d54290, C4<0>, C4<0>;
v0000017c4347c910_0 .net "S", 0 0, L_0000017c43d53d50;  1 drivers
v0000017c4347bbf0_0 .net "a", 0 0, L_0000017c43cd58a0;  1 drivers
v0000017c4347b650_0 .net "b", 0 0, L_0000017c43cd4720;  1 drivers
v0000017c4347b010_0 .net "c", 0 0, L_0000017c43d53ab0;  1 drivers
v0000017c4347b470_0 .net "carry_1", 0 0, L_0000017c43d53880;  1 drivers
v0000017c4347ce10_0 .net "carry_2", 0 0, L_0000017c43d54290;  1 drivers
v0000017c4347caf0_0 .net "cin", 0 0, L_0000017c43cd49a0;  1 drivers
v0000017c4347b8d0_0 .net "sum_1", 0 0, L_0000017c43d533b0;  1 drivers
S_0000017c434b90b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d533b0 .functor XOR 1, L_0000017c43cd58a0, L_0000017c43cd4720, C4<0>, C4<0>;
L_0000017c43d53880 .functor AND 1, L_0000017c43cd58a0, L_0000017c43cd4720, C4<1>, C4<1>;
v0000017c4347b290_0 .net "S", 0 0, L_0000017c43d533b0;  alias, 1 drivers
v0000017c4347cc30_0 .net "a", 0 0, L_0000017c43cd58a0;  alias, 1 drivers
v0000017c4347bc90_0 .net "b", 0 0, L_0000017c43cd4720;  alias, 1 drivers
v0000017c4347b3d0_0 .net "c", 0 0, L_0000017c43d53880;  alias, 1 drivers
S_0000017c434b7ad0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53d50 .functor XOR 1, L_0000017c43d533b0, L_0000017c43cd49a0, C4<0>, C4<0>;
L_0000017c43d54290 .functor AND 1, L_0000017c43d533b0, L_0000017c43cd49a0, C4<1>, C4<1>;
v0000017c4347cf50_0 .net "S", 0 0, L_0000017c43d53d50;  alias, 1 drivers
v0000017c4347acf0_0 .net "a", 0 0, L_0000017c43d533b0;  alias, 1 drivers
v0000017c4347cb90_0 .net "b", 0 0, L_0000017c43cd49a0;  alias, 1 drivers
v0000017c4347be70_0 .net "c", 0 0, L_0000017c43d54290;  alias, 1 drivers
S_0000017c434bae60 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c434a2800;
 .timescale 0 0;
P_0000017c4323f5c0 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43d54300 .functor XOR 1, L_0000017c43cef6e8, L_0000017c43cd3a00, C4<0>, C4<0>;
v0000017c4347aed0_0 .net *"_ivl_1", 0 0, L_0000017c43cd3a00;  1 drivers
S_0000017c434bb4a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d54680 .functor OR 1, L_0000017c43d54370, L_0000017c43d54450, C4<0>, C4<0>;
v0000017c4347abb0_0 .net "S", 0 0, L_0000017c43d53650;  1 drivers
v0000017c4347c0f0_0 .net "a", 0 0, L_0000017c43cd4cc0;  1 drivers
v0000017c4347c550_0 .net "b", 0 0, L_0000017c43cd5260;  1 drivers
v0000017c4347c230_0 .net "c", 0 0, L_0000017c43d54680;  1 drivers
v0000017c4347c410_0 .net "carry_1", 0 0, L_0000017c43d54370;  1 drivers
v0000017c4347ae30_0 .net "carry_2", 0 0, L_0000017c43d54450;  1 drivers
v0000017c4347bf10_0 .net "cin", 0 0, L_0000017c43cd4fe0;  1 drivers
v0000017c4347bfb0_0 .net "sum_1", 0 0, L_0000017c43d53b20;  1 drivers
S_0000017c434bbe00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bb4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53b20 .functor XOR 1, L_0000017c43cd4cc0, L_0000017c43cd5260, C4<0>, C4<0>;
L_0000017c43d54370 .functor AND 1, L_0000017c43cd4cc0, L_0000017c43cd5260, C4<1>, C4<1>;
v0000017c4347b0b0_0 .net "S", 0 0, L_0000017c43d53b20;  alias, 1 drivers
v0000017c4347a9d0_0 .net "a", 0 0, L_0000017c43cd4cc0;  alias, 1 drivers
v0000017c4347aa70_0 .net "b", 0 0, L_0000017c43cd5260;  alias, 1 drivers
v0000017c4347cd70_0 .net "c", 0 0, L_0000017c43d54370;  alias, 1 drivers
S_0000017c434bc8f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bb4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53650 .functor XOR 1, L_0000017c43d53b20, L_0000017c43cd4fe0, C4<0>, C4<0>;
L_0000017c43d54450 .functor AND 1, L_0000017c43d53b20, L_0000017c43cd4fe0, C4<1>, C4<1>;
v0000017c4347ab10_0 .net "S", 0 0, L_0000017c43d53650;  alias, 1 drivers
v0000017c4347c730_0 .net "a", 0 0, L_0000017c43d53b20;  alias, 1 drivers
v0000017c4347b330_0 .net "b", 0 0, L_0000017c43cd4fe0;  alias, 1 drivers
v0000017c4347ad90_0 .net "c", 0 0, L_0000017c43d54450;  alias, 1 drivers
S_0000017c434b8110 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4323f600 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cef730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d55fe0 .functor BUFZ 1, L_0000017c43cef730, C4<0>, C4<0>, C4<0>;
v0000017c434e75f0_0 .net "S", 8 0, L_0000017c43cd8000;  alias, 1 drivers
v0000017c434e6fb0_0 .net *"_ivl_0", 0 0, L_0000017c43d53180;  1 drivers
v0000017c434e7690_0 .net *"_ivl_10", 0 0, L_0000017c43d544c0;  1 drivers
v0000017c434e60b0_0 .net *"_ivl_20", 0 0, L_0000017c43d53ce0;  1 drivers
v0000017c434e7ff0_0 .net *"_ivl_30", 0 0, L_0000017c43d53dc0;  1 drivers
v0000017c434e6650_0 .net *"_ivl_40", 0 0, L_0000017c43d53c70;  1 drivers
v0000017c434e6a10_0 .net *"_ivl_50", 0 0, L_0000017c43d54a00;  1 drivers
v0000017c434e5d90_0 .net *"_ivl_60", 0 0, L_0000017c43d54ca0;  1 drivers
v0000017c434e5b10_0 .net *"_ivl_70", 0 0, L_0000017c43d55020;  1 drivers
v0000017c434e5f70_0 .net *"_ivl_80", 0 0, L_0000017c43d55720;  1 drivers
v0000017c434e6b50_0 .net *"_ivl_96", 0 0, L_0000017c43d55fe0;  1 drivers
v0000017c434e6290_0 .net "a", 8 0, L_0000017c43cd3320;  alias, 1 drivers
v0000017c434e6510_0 .net "b", 8 0, o0000017c433eb1a8;  alias, 0 drivers
v0000017c434e7730_0 .net "b1", 8 0, L_0000017c43cd77e0;  1 drivers
v0000017c434e6830_0 .net "c", 0 0, L_0000017c43cd7ce0;  alias, 1 drivers
v0000017c434e8090_0 .net "cin", 0 0, L_0000017c43cef730;  1 drivers
v0000017c434e6dd0_0 .net "co", 9 0, L_0000017c43cd6a20;  1 drivers
L_0000017c43cd5440 .part o0000017c433eb1a8, 0, 1;
L_0000017c43cd4540 .part L_0000017c43cd3320, 0, 1;
L_0000017c43cd44a0 .part L_0000017c43cd77e0, 0, 1;
L_0000017c43cd3f00 .part L_0000017c43cd6a20, 0, 1;
L_0000017c43cd4860 .part o0000017c433eb1a8, 1, 1;
L_0000017c43cd4a40 .part L_0000017c43cd3320, 1, 1;
L_0000017c43cd5080 .part L_0000017c43cd77e0, 1, 1;
L_0000017c43cd5760 .part L_0000017c43cd6a20, 1, 1;
L_0000017c43cd36e0 .part o0000017c433eb1a8, 2, 1;
L_0000017c43cd3fa0 .part L_0000017c43cd3320, 2, 1;
L_0000017c43cd4680 .part L_0000017c43cd77e0, 2, 1;
L_0000017c43cd54e0 .part L_0000017c43cd6a20, 2, 1;
L_0000017c43cd5120 .part o0000017c433eb1a8, 3, 1;
L_0000017c43cd4040 .part L_0000017c43cd3320, 3, 1;
L_0000017c43cd4360 .part L_0000017c43cd77e0, 3, 1;
L_0000017c43cd4400 .part L_0000017c43cd6a20, 3, 1;
L_0000017c43cd5580 .part o0000017c433eb1a8, 4, 1;
L_0000017c43cd4900 .part L_0000017c43cd3320, 4, 1;
L_0000017c43cd47c0 .part L_0000017c43cd77e0, 4, 1;
L_0000017c43cd45e0 .part L_0000017c43cd6a20, 4, 1;
L_0000017c43cd4ae0 .part o0000017c433eb1a8, 5, 1;
L_0000017c43cd3640 .part L_0000017c43cd3320, 5, 1;
L_0000017c43cd31e0 .part L_0000017c43cd77e0, 5, 1;
L_0000017c43cd33c0 .part L_0000017c43cd6a20, 5, 1;
L_0000017c43cd3460 .part o0000017c433eb1a8, 6, 1;
L_0000017c43cd80a0 .part L_0000017c43cd3320, 6, 1;
L_0000017c43cd6f20 .part L_0000017c43cd77e0, 6, 1;
L_0000017c43cd62a0 .part L_0000017c43cd6a20, 6, 1;
L_0000017c43cd5b20 .part o0000017c433eb1a8, 7, 1;
L_0000017c43cd6840 .part L_0000017c43cd3320, 7, 1;
L_0000017c43cd7b00 .part L_0000017c43cd77e0, 7, 1;
L_0000017c43cd5ee0 .part L_0000017c43cd6a20, 7, 1;
LS_0000017c43cd77e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d53180, L_0000017c43d544c0, L_0000017c43d53ce0, L_0000017c43d53dc0;
LS_0000017c43cd77e0_0_4 .concat8 [ 1 1 1 1], L_0000017c43d53c70, L_0000017c43d54a00, L_0000017c43d54ca0, L_0000017c43d55020;
LS_0000017c43cd77e0_0_8 .concat8 [ 1 0 0 0], L_0000017c43d55720;
L_0000017c43cd77e0 .concat8 [ 4 4 1 0], LS_0000017c43cd77e0_0_0, LS_0000017c43cd77e0_0_4, LS_0000017c43cd77e0_0_8;
L_0000017c43cd7f60 .part o0000017c433eb1a8, 8, 1;
L_0000017c43cd68e0 .part L_0000017c43cd3320, 8, 1;
L_0000017c43cd6980 .part L_0000017c43cd77e0, 8, 1;
L_0000017c43cd5f80 .part L_0000017c43cd6a20, 8, 1;
LS_0000017c43cd8000_0_0 .concat8 [ 1 1 1 1], L_0000017c43d537a0, L_0000017c43d53810, L_0000017c43d54990, L_0000017c43d54140;
LS_0000017c43cd8000_0_4 .concat8 [ 1 1 1 1], L_0000017c43d53260, L_0000017c43d54bc0, L_0000017c43d55950, L_0000017c43d54e60;
LS_0000017c43cd8000_0_8 .concat8 [ 1 0 0 0], L_0000017c43d551e0;
L_0000017c43cd8000 .concat8 [ 4 4 1 0], LS_0000017c43cd8000_0_0, LS_0000017c43cd8000_0_4, LS_0000017c43cd8000_0_8;
LS_0000017c43cd6a20_0_0 .concat8 [ 1 1 1 1], L_0000017c43d55fe0, L_0000017c43d53960, L_0000017c43d53b90, L_0000017c43d541b0;
LS_0000017c43cd6a20_0_4 .concat8 [ 1 1 1 1], L_0000017c43d546f0, L_0000017c43d54920, L_0000017c43d53340, L_0000017c43d556b0;
LS_0000017c43cd6a20_0_8 .concat8 [ 1 1 0 0], L_0000017c43d567c0, L_0000017c43d56590;
L_0000017c43cd6a20 .concat8 [ 4 4 2 0], LS_0000017c43cd6a20_0_0, LS_0000017c43cd6a20_0_4, LS_0000017c43cd6a20_0_8;
L_0000017c43cd7ce0 .part L_0000017c43cd6a20, 9, 1;
S_0000017c434bc760 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43240700 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d53180 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd5440, C4<0>, C4<0>;
v0000017c4347edf0_0 .net *"_ivl_1", 0 0, L_0000017c43cd5440;  1 drivers
S_0000017c434bca80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bc760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d53960 .functor OR 1, L_0000017c43d53420, L_0000017c43d547d0, C4<0>, C4<0>;
v0000017c4347f570_0 .net "S", 0 0, L_0000017c43d537a0;  1 drivers
v0000017c4347e8f0_0 .net "a", 0 0, L_0000017c43cd4540;  1 drivers
v0000017c4347e030_0 .net "b", 0 0, L_0000017c43cd44a0;  1 drivers
v0000017c4347f750_0 .net "c", 0 0, L_0000017c43d53960;  1 drivers
v0000017c4347d4f0_0 .net "carry_1", 0 0, L_0000017c43d53420;  1 drivers
v0000017c4347e990_0 .net "carry_2", 0 0, L_0000017c43d547d0;  1 drivers
v0000017c4347ea30_0 .net "cin", 0 0, L_0000017c43cd3f00;  1 drivers
v0000017c4347e5d0_0 .net "sum_1", 0 0, L_0000017c43d540d0;  1 drivers
S_0000017c434b9240 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d540d0 .functor XOR 1, L_0000017c43cd4540, L_0000017c43cd44a0, C4<0>, C4<0>;
L_0000017c43d53420 .functor AND 1, L_0000017c43cd4540, L_0000017c43cd44a0, C4<1>, C4<1>;
v0000017c4347e710_0 .net "S", 0 0, L_0000017c43d540d0;  alias, 1 drivers
v0000017c4347e7b0_0 .net "a", 0 0, L_0000017c43cd4540;  alias, 1 drivers
v0000017c4347e850_0 .net "b", 0 0, L_0000017c43cd44a0;  alias, 1 drivers
v0000017c4347dc70_0 .net "c", 0 0, L_0000017c43d53420;  alias, 1 drivers
S_0000017c434baff0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d537a0 .functor XOR 1, L_0000017c43d540d0, L_0000017c43cd3f00, C4<0>, C4<0>;
L_0000017c43d547d0 .functor AND 1, L_0000017c43d540d0, L_0000017c43cd3f00, C4<1>, C4<1>;
v0000017c4347e530_0 .net "S", 0 0, L_0000017c43d537a0;  alias, 1 drivers
v0000017c4347f070_0 .net "a", 0 0, L_0000017c43d540d0;  alias, 1 drivers
v0000017c4347ec10_0 .net "b", 0 0, L_0000017c43cd3f00;  alias, 1 drivers
v0000017c4347e2b0_0 .net "c", 0 0, L_0000017c43d547d0;  alias, 1 drivers
S_0000017c434b8a70 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43240640 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d544c0 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd4860, C4<0>, C4<0>;
v0000017c4347ee90_0 .net *"_ivl_1", 0 0, L_0000017c43cd4860;  1 drivers
S_0000017c434bb7c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d53b90 .functor OR 1, L_0000017c43d545a0, L_0000017c43d54760, C4<0>, C4<0>;
v0000017c4347f7f0_0 .net "S", 0 0, L_0000017c43d53810;  1 drivers
v0000017c4347f610_0 .net "a", 0 0, L_0000017c43cd4a40;  1 drivers
v0000017c4347e3f0_0 .net "b", 0 0, L_0000017c43cd5080;  1 drivers
v0000017c4347efd0_0 .net "c", 0 0, L_0000017c43d53b90;  1 drivers
v0000017c4347d950_0 .net "carry_1", 0 0, L_0000017c43d545a0;  1 drivers
v0000017c4347ed50_0 .net "carry_2", 0 0, L_0000017c43d54760;  1 drivers
v0000017c4347e670_0 .net "cin", 0 0, L_0000017c43cd5760;  1 drivers
v0000017c4347f890_0 .net "sum_1", 0 0, L_0000017c43d54530;  1 drivers
S_0000017c434b9d30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bb7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54530 .functor XOR 1, L_0000017c43cd4a40, L_0000017c43cd5080, C4<0>, C4<0>;
L_0000017c43d545a0 .functor AND 1, L_0000017c43cd4a40, L_0000017c43cd5080, C4<1>, C4<1>;
v0000017c4347d810_0 .net "S", 0 0, L_0000017c43d54530;  alias, 1 drivers
v0000017c4347da90_0 .net "a", 0 0, L_0000017c43cd4a40;  alias, 1 drivers
v0000017c4347dd10_0 .net "b", 0 0, L_0000017c43cd5080;  alias, 1 drivers
v0000017c4347ecb0_0 .net "c", 0 0, L_0000017c43d545a0;  alias, 1 drivers
S_0000017c434bb180 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bb7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53810 .functor XOR 1, L_0000017c43d54530, L_0000017c43cd5760, C4<0>, C4<0>;
L_0000017c43d54760 .functor AND 1, L_0000017c43d54530, L_0000017c43cd5760, C4<1>, C4<1>;
v0000017c4347db30_0 .net "S", 0 0, L_0000017c43d53810;  alias, 1 drivers
v0000017c4347ead0_0 .net "a", 0 0, L_0000017c43d54530;  alias, 1 drivers
v0000017c4347f390_0 .net "b", 0 0, L_0000017c43cd5760;  alias, 1 drivers
v0000017c4347eb70_0 .net "c", 0 0, L_0000017c43d54760;  alias, 1 drivers
S_0000017c434bcf30 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43240740 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d53ce0 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd36e0, C4<0>, C4<0>;
v0000017c4347d450_0 .net *"_ivl_1", 0 0, L_0000017c43cd36e0;  1 drivers
S_0000017c434bd0c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bcf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d541b0 .functor OR 1, L_0000017c43d54610, L_0000017c43d539d0, C4<0>, C4<0>;
v0000017c4347f6b0_0 .net "S", 0 0, L_0000017c43d54990;  1 drivers
v0000017c4347d130_0 .net "a", 0 0, L_0000017c43cd3fa0;  1 drivers
v0000017c4347e0d0_0 .net "b", 0 0, L_0000017c43cd4680;  1 drivers
v0000017c4347d1d0_0 .net "c", 0 0, L_0000017c43d541b0;  1 drivers
v0000017c4347d590_0 .net "carry_1", 0 0, L_0000017c43d54610;  1 drivers
v0000017c4347d270_0 .net "carry_2", 0 0, L_0000017c43d539d0;  1 drivers
v0000017c4347d310_0 .net "cin", 0 0, L_0000017c43cd54e0;  1 drivers
v0000017c4347d3b0_0 .net "sum_1", 0 0, L_0000017c43d538f0;  1 drivers
S_0000017c434b93d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d538f0 .functor XOR 1, L_0000017c43cd3fa0, L_0000017c43cd4680, C4<0>, C4<0>;
L_0000017c43d54610 .functor AND 1, L_0000017c43cd3fa0, L_0000017c43cd4680, C4<1>, C4<1>;
v0000017c4347f110_0 .net "S", 0 0, L_0000017c43d538f0;  alias, 1 drivers
v0000017c4347f1b0_0 .net "a", 0 0, L_0000017c43cd3fa0;  alias, 1 drivers
v0000017c4347f250_0 .net "b", 0 0, L_0000017c43cd4680;  alias, 1 drivers
v0000017c4347ddb0_0 .net "c", 0 0, L_0000017c43d54610;  alias, 1 drivers
S_0000017c434bb310 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54990 .functor XOR 1, L_0000017c43d538f0, L_0000017c43cd54e0, C4<0>, C4<0>;
L_0000017c43d539d0 .functor AND 1, L_0000017c43d538f0, L_0000017c43cd54e0, C4<1>, C4<1>;
v0000017c4347f2f0_0 .net "S", 0 0, L_0000017c43d54990;  alias, 1 drivers
v0000017c4347f430_0 .net "a", 0 0, L_0000017c43d538f0;  alias, 1 drivers
v0000017c4347f4d0_0 .net "b", 0 0, L_0000017c43cd54e0;  alias, 1 drivers
v0000017c4347e350_0 .net "c", 0 0, L_0000017c43d539d0;  alias, 1 drivers
S_0000017c434b9560 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43241340 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d53dc0 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd5120, C4<0>, C4<0>;
v0000017c434810f0_0 .net *"_ivl_1", 0 0, L_0000017c43cd5120;  1 drivers
S_0000017c434bd250 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b9560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d546f0 .functor OR 1, L_0000017c43d53500, L_0000017c43d548b0, C4<0>, C4<0>;
v0000017c4347def0_0 .net "S", 0 0, L_0000017c43d54140;  1 drivers
v0000017c4347df90_0 .net "a", 0 0, L_0000017c43cd4040;  1 drivers
v0000017c4347e490_0 .net "b", 0 0, L_0000017c43cd4360;  1 drivers
v0000017c43481370_0 .net "c", 0 0, L_0000017c43d546f0;  1 drivers
v0000017c434819b0_0 .net "carry_1", 0 0, L_0000017c43d53500;  1 drivers
v0000017c434815f0_0 .net "carry_2", 0 0, L_0000017c43d548b0;  1 drivers
v0000017c43481d70_0 .net "cin", 0 0, L_0000017c43cd4400;  1 drivers
v0000017c43480470_0 .net "sum_1", 0 0, L_0000017c43d53ea0;  1 drivers
S_0000017c434bd3e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53ea0 .functor XOR 1, L_0000017c43cd4040, L_0000017c43cd4360, C4<0>, C4<0>;
L_0000017c43d53500 .functor AND 1, L_0000017c43cd4040, L_0000017c43cd4360, C4<1>, C4<1>;
v0000017c4347e170_0 .net "S", 0 0, L_0000017c43d53ea0;  alias, 1 drivers
v0000017c4347d630_0 .net "a", 0 0, L_0000017c43cd4040;  alias, 1 drivers
v0000017c4347d6d0_0 .net "b", 0 0, L_0000017c43cd4360;  alias, 1 drivers
v0000017c4347d770_0 .net "c", 0 0, L_0000017c43d53500;  alias, 1 drivers
S_0000017c434bd700 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bd250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54140 .functor XOR 1, L_0000017c43d53ea0, L_0000017c43cd4400, C4<0>, C4<0>;
L_0000017c43d548b0 .functor AND 1, L_0000017c43d53ea0, L_0000017c43cd4400, C4<1>, C4<1>;
v0000017c4347d9f0_0 .net "S", 0 0, L_0000017c43d54140;  alias, 1 drivers
v0000017c4347dbd0_0 .net "a", 0 0, L_0000017c43d53ea0;  alias, 1 drivers
v0000017c4347e210_0 .net "b", 0 0, L_0000017c43cd4400;  alias, 1 drivers
v0000017c4347de50_0 .net "c", 0 0, L_0000017c43d548b0;  alias, 1 drivers
S_0000017c434bd890 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43240880 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d53c70 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd5580, C4<0>, C4<0>;
v0000017c43481690_0 .net *"_ivl_1", 0 0, L_0000017c43cd5580;  1 drivers
S_0000017c434b96f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bd890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d54920 .functor OR 1, L_0000017c43d54b50, L_0000017c43d54840, C4<0>, C4<0>;
v0000017c43481730_0 .net "S", 0 0, L_0000017c43d53260;  1 drivers
v0000017c4347fb10_0 .net "a", 0 0, L_0000017c43cd4900;  1 drivers
v0000017c434812d0_0 .net "b", 0 0, L_0000017c43cd47c0;  1 drivers
v0000017c4347fc50_0 .net "c", 0 0, L_0000017c43d54920;  1 drivers
v0000017c43480d30_0 .net "carry_1", 0 0, L_0000017c43d54b50;  1 drivers
v0000017c434805b0_0 .net "carry_2", 0 0, L_0000017c43d54840;  1 drivers
v0000017c4347ff70_0 .net "cin", 0 0, L_0000017c43cd45e0;  1 drivers
v0000017c4347fcf0_0 .net "sum_1", 0 0, L_0000017c43d53e30;  1 drivers
S_0000017c434b7940 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53e30 .functor XOR 1, L_0000017c43cd4900, L_0000017c43cd47c0, C4<0>, C4<0>;
L_0000017c43d54b50 .functor AND 1, L_0000017c43cd4900, L_0000017c43cd47c0, C4<1>, C4<1>;
v0000017c434814b0_0 .net "S", 0 0, L_0000017c43d53e30;  alias, 1 drivers
v0000017c4347fa70_0 .net "a", 0 0, L_0000017c43cd4900;  alias, 1 drivers
v0000017c43480650_0 .net "b", 0 0, L_0000017c43cd47c0;  alias, 1 drivers
v0000017c43480fb0_0 .net "c", 0 0, L_0000017c43d54b50;  alias, 1 drivers
S_0000017c434b7c60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53260 .functor XOR 1, L_0000017c43d53e30, L_0000017c43cd45e0, C4<0>, C4<0>;
L_0000017c43d54840 .functor AND 1, L_0000017c43d53e30, L_0000017c43cd45e0, C4<1>, C4<1>;
v0000017c43480c90_0 .net "S", 0 0, L_0000017c43d53260;  alias, 1 drivers
v0000017c43481410_0 .net "a", 0 0, L_0000017c43d53e30;  alias, 1 drivers
v0000017c43481c30_0 .net "b", 0 0, L_0000017c43cd45e0;  alias, 1 drivers
v0000017c43481550_0 .net "c", 0 0, L_0000017c43d54840;  alias, 1 drivers
S_0000017c434b7620 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43240900 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43d54a00 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd4ae0, C4<0>, C4<0>;
v0000017c43481050_0 .net *"_ivl_1", 0 0, L_0000017c43cd4ae0;  1 drivers
S_0000017c434b77b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d53340 .functor OR 1, L_0000017c43d54a70, L_0000017c43d54c30, C4<0>, C4<0>;
v0000017c434801f0_0 .net "S", 0 0, L_0000017c43d54bc0;  1 drivers
v0000017c43481910_0 .net "a", 0 0, L_0000017c43cd3640;  1 drivers
v0000017c4347f9d0_0 .net "b", 0 0, L_0000017c43cd31e0;  1 drivers
v0000017c43481a50_0 .net "c", 0 0, L_0000017c43d53340;  1 drivers
v0000017c43481af0_0 .net "carry_1", 0 0, L_0000017c43d54a70;  1 drivers
v0000017c43481190_0 .net "carry_2", 0 0, L_0000017c43d54c30;  1 drivers
v0000017c43481b90_0 .net "cin", 0 0, L_0000017c43cd33c0;  1 drivers
v0000017c43481e10_0 .net "sum_1", 0 0, L_0000017c43d532d0;  1 drivers
S_0000017c434b7df0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b77b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d532d0 .functor XOR 1, L_0000017c43cd3640, L_0000017c43cd31e0, C4<0>, C4<0>;
L_0000017c43d54a70 .functor AND 1, L_0000017c43cd3640, L_0000017c43cd31e0, C4<1>, C4<1>;
v0000017c43480dd0_0 .net "S", 0 0, L_0000017c43d532d0;  alias, 1 drivers
v0000017c43480790_0 .net "a", 0 0, L_0000017c43cd3640;  alias, 1 drivers
v0000017c434817d0_0 .net "b", 0 0, L_0000017c43cd31e0;  alias, 1 drivers
v0000017c43480e70_0 .net "c", 0 0, L_0000017c43d54a70;  alias, 1 drivers
S_0000017c434b7f80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b77b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54bc0 .functor XOR 1, L_0000017c43d532d0, L_0000017c43cd33c0, C4<0>, C4<0>;
L_0000017c43d54c30 .functor AND 1, L_0000017c43d532d0, L_0000017c43cd33c0, C4<1>, C4<1>;
v0000017c43481cd0_0 .net "S", 0 0, L_0000017c43d54bc0;  alias, 1 drivers
v0000017c43480b50_0 .net "a", 0 0, L_0000017c43d532d0;  alias, 1 drivers
v0000017c43481870_0 .net "b", 0 0, L_0000017c43cd33c0;  alias, 1 drivers
v0000017c43480f10_0 .net "c", 0 0, L_0000017c43d54c30;  alias, 1 drivers
S_0000017c434b82a0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c432408c0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43d54ca0 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd3460, C4<0>, C4<0>;
v0000017c43480510_0 .net *"_ivl_1", 0 0, L_0000017c43cd3460;  1 drivers
S_0000017c434b9880 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d556b0 .functor OR 1, L_0000017c43d55480, L_0000017c43d55e90, C4<0>, C4<0>;
v0000017c4347fe30_0 .net "S", 0 0, L_0000017c43d55950;  1 drivers
v0000017c4347fed0_0 .net "a", 0 0, L_0000017c43cd80a0;  1 drivers
v0000017c43480010_0 .net "b", 0 0, L_0000017c43cd6f20;  1 drivers
v0000017c434800b0_0 .net "c", 0 0, L_0000017c43d556b0;  1 drivers
v0000017c43480290_0 .net "carry_1", 0 0, L_0000017c43d55480;  1 drivers
v0000017c43480330_0 .net "carry_2", 0 0, L_0000017c43d55e90;  1 drivers
v0000017c43480ab0_0 .net "cin", 0 0, L_0000017c43cd62a0;  1 drivers
v0000017c434803d0_0 .net "sum_1", 0 0, L_0000017c43d53490;  1 drivers
S_0000017c434b9a10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d53490 .functor XOR 1, L_0000017c43cd80a0, L_0000017c43cd6f20, C4<0>, C4<0>;
L_0000017c43d55480 .functor AND 1, L_0000017c43cd80a0, L_0000017c43cd6f20, C4<1>, C4<1>;
v0000017c4347fbb0_0 .net "S", 0 0, L_0000017c43d53490;  alias, 1 drivers
v0000017c43481230_0 .net "a", 0 0, L_0000017c43cd80a0;  alias, 1 drivers
v0000017c43481eb0_0 .net "b", 0 0, L_0000017c43cd6f20;  alias, 1 drivers
v0000017c43481f50_0 .net "c", 0 0, L_0000017c43d55480;  alias, 1 drivers
S_0000017c434b9ba0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55950 .functor XOR 1, L_0000017c43d53490, L_0000017c43cd62a0, C4<0>, C4<0>;
L_0000017c43d55e90 .functor AND 1, L_0000017c43d53490, L_0000017c43cd62a0, C4<1>, C4<1>;
v0000017c4347f930_0 .net "S", 0 0, L_0000017c43d55950;  alias, 1 drivers
v0000017c434806f0_0 .net "a", 0 0, L_0000017c43d53490;  alias, 1 drivers
v0000017c4347fd90_0 .net "b", 0 0, L_0000017c43cd62a0;  alias, 1 drivers
v0000017c43480150_0 .net "c", 0 0, L_0000017c43d55e90;  alias, 1 drivers
S_0000017c434b9ec0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43240e00 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43d55020 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd5b20, C4<0>, C4<0>;
v0000017c434e6010_0 .net *"_ivl_1", 0 0, L_0000017c43cd5b20;  1 drivers
S_0000017c434ba1e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b9ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d567c0 .functor OR 1, L_0000017c43d55f00, L_0000017c43d552c0, C4<0>, C4<0>;
v0000017c434e6d30_0 .net "S", 0 0, L_0000017c43d54e60;  1 drivers
v0000017c434e7870_0 .net "a", 0 0, L_0000017c43cd6840;  1 drivers
v0000017c434e7410_0 .net "b", 0 0, L_0000017c43cd7b00;  1 drivers
v0000017c434e6ab0_0 .net "c", 0 0, L_0000017c43d567c0;  1 drivers
v0000017c434e7d70_0 .net "carry_1", 0 0, L_0000017c43d55f00;  1 drivers
v0000017c434e7b90_0 .net "carry_2", 0 0, L_0000017c43d552c0;  1 drivers
v0000017c434e7eb0_0 .net "cin", 0 0, L_0000017c43cd5ee0;  1 drivers
v0000017c434e74b0_0 .net "sum_1", 0 0, L_0000017c43d55f70;  1 drivers
S_0000017c434ba370 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434ba1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55f70 .functor XOR 1, L_0000017c43cd6840, L_0000017c43cd7b00, C4<0>, C4<0>;
L_0000017c43d55f00 .functor AND 1, L_0000017c43cd6840, L_0000017c43cd7b00, C4<1>, C4<1>;
v0000017c43480830_0 .net "S", 0 0, L_0000017c43d55f70;  alias, 1 drivers
v0000017c434808d0_0 .net "a", 0 0, L_0000017c43cd6840;  alias, 1 drivers
v0000017c43480970_0 .net "b", 0 0, L_0000017c43cd7b00;  alias, 1 drivers
v0000017c43480a10_0 .net "c", 0 0, L_0000017c43d55f00;  alias, 1 drivers
S_0000017c434be9c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434ba1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54e60 .functor XOR 1, L_0000017c43d55f70, L_0000017c43cd5ee0, C4<0>, C4<0>;
L_0000017c43d552c0 .functor AND 1, L_0000017c43d55f70, L_0000017c43cd5ee0, C4<1>, C4<1>;
v0000017c43480bf0_0 .net "S", 0 0, L_0000017c43d54e60;  alias, 1 drivers
v0000017c434e7e10_0 .net "a", 0 0, L_0000017c43d55f70;  alias, 1 drivers
v0000017c434e7910_0 .net "b", 0 0, L_0000017c43cd5ee0;  alias, 1 drivers
v0000017c434e72d0_0 .net "c", 0 0, L_0000017c43d552c0;  alias, 1 drivers
S_0000017c434bfaf0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c434b8110;
 .timescale 0 0;
P_0000017c43240b80 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43d55720 .functor XOR 1, L_0000017c43cef730, L_0000017c43cd7f60, C4<0>, C4<0>;
v0000017c434e7cd0_0 .net *"_ivl_1", 0 0, L_0000017c43cd7f60;  1 drivers
S_0000017c434c02c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bfaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d56590 .functor OR 1, L_0000017c43d56210, L_0000017c43d562f0, C4<0>, C4<0>;
v0000017c434e7550_0 .net "S", 0 0, L_0000017c43d551e0;  1 drivers
v0000017c434e6150_0 .net "a", 0 0, L_0000017c43cd68e0;  1 drivers
v0000017c434e66f0_0 .net "b", 0 0, L_0000017c43cd6980;  1 drivers
v0000017c434e7050_0 .net "c", 0 0, L_0000017c43d56590;  1 drivers
v0000017c434e7a50_0 .net "carry_1", 0 0, L_0000017c43d56210;  1 drivers
v0000017c434e7c30_0 .net "carry_2", 0 0, L_0000017c43d562f0;  1 drivers
v0000017c434e5a70_0 .net "cin", 0 0, L_0000017c43cd5f80;  1 drivers
v0000017c434e7af0_0 .net "sum_1", 0 0, L_0000017c43d55790;  1 drivers
S_0000017c434bda20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434c02c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55790 .functor XOR 1, L_0000017c43cd68e0, L_0000017c43cd6980, C4<0>, C4<0>;
L_0000017c43d56210 .functor AND 1, L_0000017c43cd68e0, L_0000017c43cd6980, C4<1>, C4<1>;
v0000017c434e7f50_0 .net "S", 0 0, L_0000017c43d55790;  alias, 1 drivers
v0000017c434e6e70_0 .net "a", 0 0, L_0000017c43cd68e0;  alias, 1 drivers
v0000017c434e7370_0 .net "b", 0 0, L_0000017c43cd6980;  alias, 1 drivers
v0000017c434e79b0_0 .net "c", 0 0, L_0000017c43d56210;  alias, 1 drivers
S_0000017c434be510 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434c02c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d551e0 .functor XOR 1, L_0000017c43d55790, L_0000017c43cd5f80, C4<0>, C4<0>;
L_0000017c43d562f0 .functor AND 1, L_0000017c43d55790, L_0000017c43cd5f80, C4<1>, C4<1>;
v0000017c434e6f10_0 .net "S", 0 0, L_0000017c43d551e0;  alias, 1 drivers
v0000017c434e6790_0 .net "a", 0 0, L_0000017c43d55790;  alias, 1 drivers
v0000017c434e65b0_0 .net "b", 0 0, L_0000017c43cd5f80;  alias, 1 drivers
v0000017c434e68d0_0 .net "c", 0 0, L_0000017c43d562f0;  alias, 1 drivers
S_0000017c434bded0 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c434f4bb0_0 .net "F1", 4 0, L_0000017c43cc6b20;  1 drivers
v0000017c434f4c50_0 .net "F2", 4 0, L_0000017c43cc7160;  1 drivers
o0000017c433efc48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c434f4ed0_0 .net "F3", 4 0, o0000017c433efc48;  0 drivers
v0000017c434f4f70_0 .net "X", 2 0, L_0000017c43cc1d00;  alias, 1 drivers
v0000017c434f8530_0 .net "Xl", 0 0, L_0000017c43cc48c0;  1 drivers
o0000017c433f0068 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c434f8cb0_0 .net "Xm", 0 0, o0000017c433f0068;  0 drivers
v0000017c434f92f0_0 .net "Xm1", 0 0, L_0000017c43d47c60;  1 drivers
v0000017c434f9570_0 .net "Xms", 2 0, L_0000017c43cc6580;  1 drivers
v0000017c434f8df0_0 .net "Xr", 0 0, L_0000017c43cc45a0;  1 drivers
v0000017c434f7d10_0 .net "Y", 2 0, L_0000017c43cc3060;  alias, 1 drivers
v0000017c434f9610_0 .net "Yl", 0 0, L_0000017c43cc54a0;  1 drivers
o0000017c433f0098 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c434f8d50_0 .net "Ym", 0 0, o0000017c433f0098;  0 drivers
v0000017c434f7310_0 .net "Ym1", 0 0, L_0000017c43d46df0;  1 drivers
v0000017c434f8a30_0 .net "Yr", 0 0, L_0000017c43cc68a0;  1 drivers
v0000017c434f8c10_0 .net "Z", 4 0, L_0000017c43cca860;  alias, 1 drivers
v0000017c434f74f0_0 .net "Z1", 2 0, L_0000017c43cc4c80;  1 drivers
v0000017c434f85d0_0 .net "Z2", 2 0, L_0000017c43cc6440;  1 drivers
v0000017c434f8210_0 .net "Z3", 2 0, L_0000017c43cc5400;  1 drivers
v0000017c434f7590_0 .net "ZF", 4 0, L_0000017c43cc73e0;  1 drivers
v0000017c434f7270_0 .net "bin", 0 0, L_0000017c43cc9000;  1 drivers
v0000017c434f9390_0 .net "cout1", 0 0, L_0000017c43cc46e0;  1 drivers
v0000017c434f7770_0 .net "cout2", 0 0, L_0000017c43cc5360;  1 drivers
v0000017c434f8030_0 .net "cout3", 0 0, L_0000017c43cc6800;  1 drivers
v0000017c434f73b0_0 .net "cout4", 0 0, L_0000017c43cc8ce0;  1 drivers
v0000017c434f7a90_0 .net "cout5", 0 0, L_0000017c43cca0e0;  1 drivers
v0000017c434f7ef0_0 .net "sub_ans", 2 0, L_0000017c43cc82e0;  1 drivers
L_0000017c43cc45a0 .part L_0000017c43cc1d00, 1, 1;
L_0000017c43cc48c0 .part L_0000017c43cc1d00, 0, 1;
L_0000017c43cc68a0 .part L_0000017c43cc3060, 1, 1;
L_0000017c43cc54a0 .part L_0000017c43cc3060, 0, 1;
S_0000017c434bfc80 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240f80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cee7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d47800 .functor BUFZ 1, L_0000017c43cee7b8, C4<0>, C4<0>, C4<0>;
v0000017c434e5ed0_0 .net "S", 0 0, L_0000017c43d47c60;  alias, 1 drivers
v0000017c434e63d0_0 .net *"_ivl_7", 0 0, L_0000017c43d47800;  1 drivers
v0000017c434ea4d0_0 .net "a", 0 0, L_0000017c43cc45a0;  alias, 1 drivers
v0000017c434e8a90_0 .net "b", 0 0, L_0000017c43cc48c0;  alias, 1 drivers
v0000017c434e9990_0 .net "b1", 0 0, L_0000017c43d488a0;  1 drivers
v0000017c434e93f0_0 .net "c", 0 0, L_0000017c43cc46e0;  alias, 1 drivers
v0000017c434e9490_0 .net "cin", 0 0, L_0000017c43cee7b8;  1 drivers
v0000017c434e8950_0 .net "co", 1 0, L_0000017c43cc5a40;  1 drivers
L_0000017c43cc5040 .part L_0000017c43cc5a40, 0, 1;
L_0000017c43cc5a40 .concat8 [ 1 1 0 0], L_0000017c43d47800, L_0000017c43d46e60;
L_0000017c43cc46e0 .part L_0000017c43cc5a40, 1, 1;
S_0000017c434bfe10 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434bfc80;
 .timescale 0 0;
P_0000017c43240b00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d488a0 .functor XOR 1, L_0000017c43cee7b8, L_0000017c43cc48c0, C4<0>, C4<0>;
S_0000017c434be6a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bfe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d46e60 .functor OR 1, L_0000017c43d47790, L_0000017c43d47f70, C4<0>, C4<0>;
v0000017c434e59d0_0 .net "S", 0 0, L_0000017c43d47c60;  alias, 1 drivers
v0000017c434e5bb0_0 .net "a", 0 0, L_0000017c43cc45a0;  alias, 1 drivers
v0000017c434e6330_0 .net "b", 0 0, L_0000017c43d488a0;  alias, 1 drivers
v0000017c434e6470_0 .net "c", 0 0, L_0000017c43d46e60;  1 drivers
v0000017c434e5c50_0 .net "carry_1", 0 0, L_0000017c43d47790;  1 drivers
v0000017c434e7230_0 .net "carry_2", 0 0, L_0000017c43d47f70;  1 drivers
v0000017c434e5cf0_0 .net "cin", 0 0, L_0000017c43cc5040;  1 drivers
v0000017c434e5e30_0 .net "sum_1", 0 0, L_0000017c43d47e20;  1 drivers
S_0000017c434bf320 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434be6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47e20 .functor XOR 1, L_0000017c43cc45a0, L_0000017c43d488a0, C4<0>, C4<0>;
L_0000017c43d47790 .functor AND 1, L_0000017c43cc45a0, L_0000017c43d488a0, C4<1>, C4<1>;
v0000017c434e6970_0 .net "S", 0 0, L_0000017c43d47e20;  alias, 1 drivers
v0000017c434e6bf0_0 .net "a", 0 0, L_0000017c43cc45a0;  alias, 1 drivers
v0000017c434e7190_0 .net "b", 0 0, L_0000017c43d488a0;  alias, 1 drivers
v0000017c434e70f0_0 .net "c", 0 0, L_0000017c43d47790;  alias, 1 drivers
S_0000017c434bf190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434be6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47c60 .functor XOR 1, L_0000017c43d47e20, L_0000017c43cc5040, C4<0>, C4<0>;
L_0000017c43d47f70 .functor AND 1, L_0000017c43d47e20, L_0000017c43cc5040, C4<1>, C4<1>;
v0000017c434e77d0_0 .net "S", 0 0, L_0000017c43d47c60;  alias, 1 drivers
v0000017c434e6c90_0 .net "a", 0 0, L_0000017c43d47e20;  alias, 1 drivers
v0000017c434e61f0_0 .net "b", 0 0, L_0000017c43cc5040;  alias, 1 drivers
v0000017c434e5930_0 .net "c", 0 0, L_0000017c43d47f70;  alias, 1 drivers
S_0000017c434be830 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241040 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cee800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d476b0 .functor BUFZ 1, L_0000017c43cee800, C4<0>, C4<0>, C4<0>;
v0000017c434e98f0_0 .net "S", 0 0, L_0000017c43d46df0;  alias, 1 drivers
v0000017c434e92b0_0 .net *"_ivl_7", 0 0, L_0000017c43d476b0;  1 drivers
v0000017c434ea570_0 .net "a", 0 0, L_0000017c43cc68a0;  alias, 1 drivers
v0000017c434e8c70_0 .net "b", 0 0, L_0000017c43cc54a0;  alias, 1 drivers
v0000017c434ea610_0 .net "b1", 0 0, L_0000017c43d48280;  1 drivers
v0000017c434e90d0_0 .net "c", 0 0, L_0000017c43cc5360;  alias, 1 drivers
v0000017c434e9b70_0 .net "cin", 0 0, L_0000017c43cee800;  1 drivers
v0000017c434e9030_0 .net "co", 1 0, L_0000017c43cc6260;  1 drivers
L_0000017c43cc4b40 .part L_0000017c43cc6260, 0, 1;
L_0000017c43cc6260 .concat8 [ 1 1 0 0], L_0000017c43d476b0, L_0000017c43d47100;
L_0000017c43cc5360 .part L_0000017c43cc6260, 1, 1;
S_0000017c434c0130 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434be830;
 .timescale 0 0;
P_0000017c43240a80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d48280 .functor XOR 1, L_0000017c43cee800, L_0000017c43cc54a0, C4<0>, C4<0>;
S_0000017c434bf4b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434c0130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d47100 .functor OR 1, L_0000017c43d475d0, L_0000017c43d478e0, C4<0>, C4<0>;
v0000017c434ea390_0 .net "S", 0 0, L_0000017c43d46df0;  alias, 1 drivers
v0000017c434e8590_0 .net "a", 0 0, L_0000017c43cc68a0;  alias, 1 drivers
v0000017c434e8310_0 .net "b", 0 0, L_0000017c43d48280;  alias, 1 drivers
v0000017c434ea750_0 .net "c", 0 0, L_0000017c43d47100;  1 drivers
v0000017c434ea7f0_0 .net "carry_1", 0 0, L_0000017c43d475d0;  1 drivers
v0000017c434e84f0_0 .net "carry_2", 0 0, L_0000017c43d478e0;  1 drivers
v0000017c434e9a30_0 .net "cin", 0 0, L_0000017c43cc4b40;  1 drivers
v0000017c434e9710_0 .net "sum_1", 0 0, L_0000017c43d47170;  1 drivers
S_0000017c434beb50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47170 .functor XOR 1, L_0000017c43cc68a0, L_0000017c43d48280, C4<0>, C4<0>;
L_0000017c43d475d0 .functor AND 1, L_0000017c43cc68a0, L_0000017c43d48280, C4<1>, C4<1>;
v0000017c434e9ad0_0 .net "S", 0 0, L_0000017c43d47170;  alias, 1 drivers
v0000017c434e8270_0 .net "a", 0 0, L_0000017c43cc68a0;  alias, 1 drivers
v0000017c434e8db0_0 .net "b", 0 0, L_0000017c43d48280;  alias, 1 drivers
v0000017c434e9c10_0 .net "c", 0 0, L_0000017c43d475d0;  alias, 1 drivers
S_0000017c434bffa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46df0 .functor XOR 1, L_0000017c43d47170, L_0000017c43cc4b40, C4<0>, C4<0>;
L_0000017c43d478e0 .functor AND 1, L_0000017c43d47170, L_0000017c43cc4b40, C4<1>, C4<1>;
v0000017c434e81d0_0 .net "S", 0 0, L_0000017c43d46df0;  alias, 1 drivers
v0000017c434ea890_0 .net "a", 0 0, L_0000017c43d47170;  alias, 1 drivers
v0000017c434e89f0_0 .net "b", 0 0, L_0000017c43cc4b40;  alias, 1 drivers
v0000017c434ea430_0 .net "c", 0 0, L_0000017c43d478e0;  alias, 1 drivers
S_0000017c434bee70 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240940 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cee9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d479c0 .functor BUFZ 1, L_0000017c43cee9f8, C4<0>, C4<0>, C4<0>;
v0000017c434eaed0_0 .net "S", 2 0, L_0000017c43cc6580;  alias, 1 drivers
v0000017c434eaf70_0 .net *"_ivl_0", 0 0, L_0000017c43d472c0;  1 drivers
v0000017c434ec730_0 .net *"_ivl_10", 0 0, L_0000017c43d47b10;  1 drivers
v0000017c434eac50_0 .net *"_ivl_20", 0 0, L_0000017c43d48440;  1 drivers
v0000017c434ebdd0_0 .net *"_ivl_36", 0 0, L_0000017c43d479c0;  1 drivers
v0000017c434eb8d0_0 .net "a", 2 0, L_0000017c43cc4c80;  alias, 1 drivers
v0000017c434eb650_0 .net "b", 2 0, L_0000017c43cc6440;  alias, 1 drivers
v0000017c434ec230_0 .net "b1", 2 0, L_0000017c43cc59a0;  1 drivers
v0000017c434ebf10_0 .net "c", 0 0, L_0000017c43cc6800;  alias, 1 drivers
v0000017c434ebab0_0 .net "cin", 0 0, L_0000017c43cee9f8;  1 drivers
v0000017c434eb1f0_0 .net "co", 3 0, L_0000017c43cc6620;  1 drivers
L_0000017c43cc5720 .part L_0000017c43cc6440, 0, 1;
L_0000017c43cc43c0 .part L_0000017c43cc4c80, 0, 1;
L_0000017c43cc4640 .part L_0000017c43cc59a0, 0, 1;
L_0000017c43cc57c0 .part L_0000017c43cc6620, 0, 1;
L_0000017c43cc4960 .part L_0000017c43cc6440, 1, 1;
L_0000017c43cc5b80 .part L_0000017c43cc4c80, 1, 1;
L_0000017c43cc5860 .part L_0000017c43cc59a0, 1, 1;
L_0000017c43cc63a0 .part L_0000017c43cc6620, 1, 1;
L_0000017c43cc59a0 .concat8 [ 1 1 1 0], L_0000017c43d472c0, L_0000017c43d47b10, L_0000017c43d48440;
L_0000017c43cc66c0 .part L_0000017c43cc6440, 2, 1;
L_0000017c43cc6760 .part L_0000017c43cc4c80, 2, 1;
L_0000017c43cc5c20 .part L_0000017c43cc59a0, 2, 1;
L_0000017c43cc5d60 .part L_0000017c43cc6620, 2, 1;
L_0000017c43cc6580 .concat8 [ 1 1 1 0], L_0000017c43d47e90, L_0000017c43d47950, L_0000017c43d47a30;
L_0000017c43cc6620 .concat8 [ 1 1 1 1], L_0000017c43d479c0, L_0000017c43d48750, L_0000017c43d47b80, L_0000017c43d47bf0;
L_0000017c43cc6800 .part L_0000017c43cc6620, 3, 1;
S_0000017c434c0450 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434bee70;
 .timescale 0 0;
P_0000017c43240e80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d472c0 .functor XOR 1, L_0000017c43cee9f8, L_0000017c43cc5720, C4<0>, C4<0>;
v0000017c434e8130_0 .net *"_ivl_1", 0 0, L_0000017c43cc5720;  1 drivers
S_0000017c434c0770 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434c0450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d48750 .functor OR 1, L_0000017c43d46ed0, L_0000017c43d47fe0, C4<0>, C4<0>;
v0000017c434e8810_0 .net "S", 0 0, L_0000017c43d47e90;  1 drivers
v0000017c434e8bd0_0 .net "a", 0 0, L_0000017c43cc43c0;  1 drivers
v0000017c434e88b0_0 .net "b", 0 0, L_0000017c43cc4640;  1 drivers
v0000017c434e8450_0 .net "c", 0 0, L_0000017c43d48750;  1 drivers
v0000017c434e8d10_0 .net "carry_1", 0 0, L_0000017c43d46ed0;  1 drivers
v0000017c434e9e90_0 .net "carry_2", 0 0, L_0000017c43d47fe0;  1 drivers
v0000017c434e8e50_0 .net "cin", 0 0, L_0000017c43cc57c0;  1 drivers
v0000017c434e9f30_0 .net "sum_1", 0 0, L_0000017c43d48210;  1 drivers
S_0000017c434c05e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434c0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d48210 .functor XOR 1, L_0000017c43cc43c0, L_0000017c43cc4640, C4<0>, C4<0>;
L_0000017c43d46ed0 .functor AND 1, L_0000017c43cc43c0, L_0000017c43cc4640, C4<1>, C4<1>;
v0000017c434ea6b0_0 .net "S", 0 0, L_0000017c43d48210;  alias, 1 drivers
v0000017c434ea2f0_0 .net "a", 0 0, L_0000017c43cc43c0;  alias, 1 drivers
v0000017c434e83b0_0 .net "b", 0 0, L_0000017c43cc4640;  alias, 1 drivers
v0000017c434e8b30_0 .net "c", 0 0, L_0000017c43d46ed0;  alias, 1 drivers
S_0000017c434c0900 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434c0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47e90 .functor XOR 1, L_0000017c43d48210, L_0000017c43cc57c0, C4<0>, C4<0>;
L_0000017c43d47fe0 .functor AND 1, L_0000017c43d48210, L_0000017c43cc57c0, C4<1>, C4<1>;
v0000017c434e9cb0_0 .net "S", 0 0, L_0000017c43d47e90;  alias, 1 drivers
v0000017c434e9d50_0 .net "a", 0 0, L_0000017c43d48210;  alias, 1 drivers
v0000017c434e9df0_0 .net "b", 0 0, L_0000017c43cc57c0;  alias, 1 drivers
v0000017c434ea110_0 .net "c", 0 0, L_0000017c43d47fe0;  alias, 1 drivers
S_0000017c434c0a90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434bee70;
 .timescale 0 0;
P_0000017c43240980 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d47b10 .functor XOR 1, L_0000017c43cee9f8, L_0000017c43cc4960, C4<0>, C4<0>;
v0000017c434e9850_0 .net *"_ivl_1", 0 0, L_0000017c43cc4960;  1 drivers
S_0000017c434bece0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434c0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d47b80 .functor OR 1, L_0000017c43d471e0, L_0000017c43d47db0, C4<0>, C4<0>;
v0000017c434e8770_0 .net "S", 0 0, L_0000017c43d47950;  1 drivers
v0000017c434e9210_0 .net "a", 0 0, L_0000017c43cc5b80;  1 drivers
v0000017c434e8ef0_0 .net "b", 0 0, L_0000017c43cc5860;  1 drivers
v0000017c434e8f90_0 .net "c", 0 0, L_0000017c43d47b80;  1 drivers
v0000017c434e9350_0 .net "carry_1", 0 0, L_0000017c43d471e0;  1 drivers
v0000017c434e9670_0 .net "carry_2", 0 0, L_0000017c43d47db0;  1 drivers
v0000017c434ea250_0 .net "cin", 0 0, L_0000017c43cc63a0;  1 drivers
v0000017c434e97b0_0 .net "sum_1", 0 0, L_0000017c43d47640;  1 drivers
S_0000017c434c0c20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47640 .functor XOR 1, L_0000017c43cc5b80, L_0000017c43cc5860, C4<0>, C4<0>;
L_0000017c43d471e0 .functor AND 1, L_0000017c43cc5b80, L_0000017c43cc5860, C4<1>, C4<1>;
v0000017c434e9530_0 .net "S", 0 0, L_0000017c43d47640;  alias, 1 drivers
v0000017c434e9fd0_0 .net "a", 0 0, L_0000017c43cc5b80;  alias, 1 drivers
v0000017c434ea070_0 .net "b", 0 0, L_0000017c43cc5860;  alias, 1 drivers
v0000017c434e95d0_0 .net "c", 0 0, L_0000017c43d471e0;  alias, 1 drivers
S_0000017c434bf000 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47950 .functor XOR 1, L_0000017c43d47640, L_0000017c43cc63a0, C4<0>, C4<0>;
L_0000017c43d47db0 .functor AND 1, L_0000017c43d47640, L_0000017c43cc63a0, C4<1>, C4<1>;
v0000017c434ea1b0_0 .net "S", 0 0, L_0000017c43d47950;  alias, 1 drivers
v0000017c434e8630_0 .net "a", 0 0, L_0000017c43d47640;  alias, 1 drivers
v0000017c434e9170_0 .net "b", 0 0, L_0000017c43cc63a0;  alias, 1 drivers
v0000017c434e86d0_0 .net "c", 0 0, L_0000017c43d47db0;  alias, 1 drivers
S_0000017c434c0db0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434bee70;
 .timescale 0 0;
P_0000017c43240780 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d48440 .functor XOR 1, L_0000017c43cee9f8, L_0000017c43cc66c0, C4<0>, C4<0>;
v0000017c434eb330_0 .net *"_ivl_1", 0 0, L_0000017c43cc66c0;  1 drivers
S_0000017c434c0f40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434c0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d47bf0 .functor OR 1, L_0000017c43d47cd0, L_0000017c43d47250, C4<0>, C4<0>;
v0000017c434ecc30_0 .net "S", 0 0, L_0000017c43d47a30;  1 drivers
v0000017c434ead90_0 .net "a", 0 0, L_0000017c43cc6760;  1 drivers
v0000017c434ecf50_0 .net "b", 0 0, L_0000017c43cc5c20;  1 drivers
v0000017c434eb790_0 .net "c", 0 0, L_0000017c43d47bf0;  1 drivers
v0000017c434ebe70_0 .net "carry_1", 0 0, L_0000017c43d47cd0;  1 drivers
v0000017c434eb830_0 .net "carry_2", 0 0, L_0000017c43d47250;  1 drivers
v0000017c434ec190_0 .net "cin", 0 0, L_0000017c43cc5d60;  1 drivers
v0000017c434eabb0_0 .net "sum_1", 0 0, L_0000017c43d46fb0;  1 drivers
S_0000017c434bdbb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434c0f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46fb0 .functor XOR 1, L_0000017c43cc6760, L_0000017c43cc5c20, C4<0>, C4<0>;
L_0000017c43d47cd0 .functor AND 1, L_0000017c43cc6760, L_0000017c43cc5c20, C4<1>, C4<1>;
v0000017c434ecd70_0 .net "S", 0 0, L_0000017c43d46fb0;  alias, 1 drivers
v0000017c434ebc90_0 .net "a", 0 0, L_0000017c43cc6760;  alias, 1 drivers
v0000017c434eb010_0 .net "b", 0 0, L_0000017c43cc5c20;  alias, 1 drivers
v0000017c434eccd0_0 .net "c", 0 0, L_0000017c43d47cd0;  alias, 1 drivers
S_0000017c434bf640 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434c0f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47a30 .functor XOR 1, L_0000017c43d46fb0, L_0000017c43cc5d60, C4<0>, C4<0>;
L_0000017c43d47250 .functor AND 1, L_0000017c43d46fb0, L_0000017c43cc5d60, C4<1>, C4<1>;
v0000017c434ebd30_0 .net "S", 0 0, L_0000017c43d47a30;  alias, 1 drivers
v0000017c434ecb90_0 .net "a", 0 0, L_0000017c43d46fb0;  alias, 1 drivers
v0000017c434ec5f0_0 .net "b", 0 0, L_0000017c43cc5d60;  alias, 1 drivers
v0000017c434eab10_0 .net "c", 0 0, L_0000017c43d47250;  alias, 1 drivers
S_0000017c434bf7d0 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240c00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43ceeba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d49940 .functor BUFZ 1, L_0000017c43ceeba8, C4<0>, C4<0>, C4<0>;
v0000017c434eddb0_0 .net "S", 4 0, L_0000017c43cc73e0;  alias, 1 drivers
v0000017c434ef610_0 .net *"_ivl_0", 0 0, L_0000017c43d48670;  1 drivers
v0000017c434ede50_0 .net *"_ivl_10", 0 0, L_0000017c43d48a60;  1 drivers
v0000017c434ef6b0_0 .net *"_ivl_20", 0 0, L_0000017c43d489f0;  1 drivers
v0000017c434ed1d0_0 .net *"_ivl_30", 0 0, L_0000017c43d4a120;  1 drivers
v0000017c434ef750_0 .net *"_ivl_40", 0 0, L_0000017c43d48ad0;  1 drivers
v0000017c434edef0_0 .net *"_ivl_56", 0 0, L_0000017c43d49940;  1 drivers
v0000017c434ed630_0 .net "a", 4 0, L_0000017c43cc6b20;  alias, 1 drivers
v0000017c434ef7f0_0 .net "b", 4 0, L_0000017c43cc7160;  alias, 1 drivers
v0000017c434ef890_0 .net "b1", 4 0, L_0000017c43cc87e0;  1 drivers
v0000017c434ed130_0 .net "c", 0 0, L_0000017c43cc8ce0;  alias, 1 drivers
v0000017c434ed3b0_0 .net "cin", 0 0, L_0000017c43ceeba8;  1 drivers
v0000017c434ed450_0 .net "co", 5 0, L_0000017c43cc7a20;  1 drivers
L_0000017c43cc8a60 .part L_0000017c43cc7160, 0, 1;
L_0000017c43cc7ac0 .part L_0000017c43cc6b20, 0, 1;
L_0000017c43cc7700 .part L_0000017c43cc87e0, 0, 1;
L_0000017c43cc90a0 .part L_0000017c43cc7a20, 0, 1;
L_0000017c43cc7d40 .part L_0000017c43cc7160, 1, 1;
L_0000017c43cc7200 .part L_0000017c43cc6b20, 1, 1;
L_0000017c43cc8ba0 .part L_0000017c43cc87e0, 1, 1;
L_0000017c43cc8b00 .part L_0000017c43cc7a20, 1, 1;
L_0000017c43cc7480 .part L_0000017c43cc7160, 2, 1;
L_0000017c43cc8880 .part L_0000017c43cc6b20, 2, 1;
L_0000017c43cc75c0 .part L_0000017c43cc87e0, 2, 1;
L_0000017c43cc72a0 .part L_0000017c43cc7a20, 2, 1;
L_0000017c43cc89c0 .part L_0000017c43cc7160, 3, 1;
L_0000017c43cc8100 .part L_0000017c43cc6b20, 3, 1;
L_0000017c43cc8600 .part L_0000017c43cc87e0, 3, 1;
L_0000017c43cc7980 .part L_0000017c43cc7a20, 3, 1;
LS_0000017c43cc87e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d48670, L_0000017c43d48a60, L_0000017c43d489f0, L_0000017c43d4a120;
LS_0000017c43cc87e0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d48ad0;
L_0000017c43cc87e0 .concat8 [ 4 1 0 0], LS_0000017c43cc87e0_0_0, LS_0000017c43cc87e0_0_4;
L_0000017c43cc86a0 .part L_0000017c43cc7160, 4, 1;
L_0000017c43cc81a0 .part L_0000017c43cc6b20, 4, 1;
L_0000017c43cc7520 .part L_0000017c43cc87e0, 4, 1;
L_0000017c43cc7340 .part L_0000017c43cc7a20, 4, 1;
LS_0000017c43cc73e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d49470, L_0000017c43d498d0, L_0000017c43d49010, L_0000017c43d496a0;
LS_0000017c43cc73e0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d48b40;
L_0000017c43cc73e0 .concat8 [ 4 1 0 0], LS_0000017c43cc73e0_0_0, LS_0000017c43cc73e0_0_4;
LS_0000017c43cc7a20_0_0 .concat8 [ 1 1 1 1], L_0000017c43d49940, L_0000017c43d48d00, L_0000017c43d48d70, L_0000017c43d492b0;
LS_0000017c43cc7a20_0_4 .concat8 [ 1 1 0 0], L_0000017c43d49780, L_0000017c43d497f0;
L_0000017c43cc7a20 .concat8 [ 4 2 0 0], LS_0000017c43cc7a20_0_0, LS_0000017c43cc7a20_0_4;
L_0000017c43cc8ce0 .part L_0000017c43cc7a20, 5, 1;
S_0000017c434bf960 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434bf7d0;
 .timescale 0 0;
P_0000017c43240cc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d48670 .functor XOR 1, L_0000017c43ceeba8, L_0000017c43cc8a60, C4<0>, C4<0>;
v0000017c434eb970_0 .net *"_ivl_1", 0 0, L_0000017c43cc8a60;  1 drivers
S_0000017c434bdd40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434bf960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d48d00 .functor OR 1, L_0000017c43d47480, L_0000017c43d49b00, C4<0>, C4<0>;
v0000017c434ebfb0_0 .net "S", 0 0, L_0000017c43d49470;  1 drivers
v0000017c434eb3d0_0 .net "a", 0 0, L_0000017c43cc7ac0;  1 drivers
v0000017c434ec2d0_0 .net "b", 0 0, L_0000017c43cc7700;  1 drivers
v0000017c434eb510_0 .net "c", 0 0, L_0000017c43d48d00;  1 drivers
v0000017c434eceb0_0 .net "carry_1", 0 0, L_0000017c43d47480;  1 drivers
v0000017c434ec050_0 .net "carry_2", 0 0, L_0000017c43d49b00;  1 drivers
v0000017c434ec0f0_0 .net "cin", 0 0, L_0000017c43cc90a0;  1 drivers
v0000017c434ecff0_0 .net "sum_1", 0 0, L_0000017c43d47410;  1 drivers
S_0000017c434be060 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434bdd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47410 .functor XOR 1, L_0000017c43cc7ac0, L_0000017c43cc7700, C4<0>, C4<0>;
L_0000017c43d47480 .functor AND 1, L_0000017c43cc7ac0, L_0000017c43cc7700, C4<1>, C4<1>;
v0000017c434ec4b0_0 .net "S", 0 0, L_0000017c43d47410;  alias, 1 drivers
v0000017c434eb0b0_0 .net "a", 0 0, L_0000017c43cc7ac0;  alias, 1 drivers
v0000017c434eb290_0 .net "b", 0 0, L_0000017c43cc7700;  alias, 1 drivers
v0000017c434eca50_0 .net "c", 0 0, L_0000017c43d47480;  alias, 1 drivers
S_0000017c434be1f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434bdd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49470 .functor XOR 1, L_0000017c43d47410, L_0000017c43cc90a0, C4<0>, C4<0>;
L_0000017c43d49b00 .functor AND 1, L_0000017c43d47410, L_0000017c43cc90a0, C4<1>, C4<1>;
v0000017c434eaa70_0 .net "S", 0 0, L_0000017c43d49470;  alias, 1 drivers
v0000017c434eb5b0_0 .net "a", 0 0, L_0000017c43d47410;  alias, 1 drivers
v0000017c434ec410_0 .net "b", 0 0, L_0000017c43cc90a0;  alias, 1 drivers
v0000017c434ece10_0 .net "c", 0 0, L_0000017c43d49b00;  alias, 1 drivers
S_0000017c434be380 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434bf7d0;
 .timescale 0 0;
P_0000017c43240d40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d48a60 .functor XOR 1, L_0000017c43ceeba8, L_0000017c43cc7d40, C4<0>, C4<0>;
v0000017c434ea9d0_0 .net *"_ivl_1", 0 0, L_0000017c43cc7d40;  1 drivers
S_0000017c434b4420 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434be380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d48d70 .functor OR 1, L_0000017c43d49240, L_0000017c43d49f60, C4<0>, C4<0>;
v0000017c434ec7d0_0 .net "S", 0 0, L_0000017c43d498d0;  1 drivers
v0000017c434ea930_0 .net "a", 0 0, L_0000017c43cc7200;  1 drivers
v0000017c434eba10_0 .net "b", 0 0, L_0000017c43cc8ba0;  1 drivers
v0000017c434ec870_0 .net "c", 0 0, L_0000017c43d48d70;  1 drivers
v0000017c434ec910_0 .net "carry_1", 0 0, L_0000017c43d49240;  1 drivers
v0000017c434ec9b0_0 .net "carry_2", 0 0, L_0000017c43d49f60;  1 drivers
v0000017c434ecaf0_0 .net "cin", 0 0, L_0000017c43cc8b00;  1 drivers
v0000017c434ed090_0 .net "sum_1", 0 0, L_0000017c43d48980;  1 drivers
S_0000017c434b5d20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b4420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d48980 .functor XOR 1, L_0000017c43cc7200, L_0000017c43cc8ba0, C4<0>, C4<0>;
L_0000017c43d49240 .functor AND 1, L_0000017c43cc7200, L_0000017c43cc8ba0, C4<1>, C4<1>;
v0000017c434ebb50_0 .net "S", 0 0, L_0000017c43d48980;  alias, 1 drivers
v0000017c434eb6f0_0 .net "a", 0 0, L_0000017c43cc7200;  alias, 1 drivers
v0000017c434eb150_0 .net "b", 0 0, L_0000017c43cc8ba0;  alias, 1 drivers
v0000017c434ec690_0 .net "c", 0 0, L_0000017c43d49240;  alias, 1 drivers
S_0000017c434b6cc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b4420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d498d0 .functor XOR 1, L_0000017c43d48980, L_0000017c43cc8b00, C4<0>, C4<0>;
L_0000017c43d49f60 .functor AND 1, L_0000017c43d48980, L_0000017c43cc8b00, C4<1>, C4<1>;
v0000017c434ebbf0_0 .net "S", 0 0, L_0000017c43d498d0;  alias, 1 drivers
v0000017c434ec370_0 .net "a", 0 0, L_0000017c43d48980;  alias, 1 drivers
v0000017c434ec550_0 .net "b", 0 0, L_0000017c43cc8b00;  alias, 1 drivers
v0000017c434eb470_0 .net "c", 0 0, L_0000017c43d49f60;  alias, 1 drivers
S_0000017c434b6680 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434bf7d0;
 .timescale 0 0;
P_0000017c43240f00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d489f0 .functor XOR 1, L_0000017c43ceeba8, L_0000017c43cc7480, C4<0>, C4<0>;
v0000017c434ed6d0_0 .net *"_ivl_1", 0 0, L_0000017c43cc7480;  1 drivers
S_0000017c434b4740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b6680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d492b0 .functor OR 1, L_0000017c43d48de0, L_0000017c43d49550, C4<0>, C4<0>;
v0000017c434ee530_0 .net "S", 0 0, L_0000017c43d49010;  1 drivers
v0000017c434ee670_0 .net "a", 0 0, L_0000017c43cc8880;  1 drivers
v0000017c434ee030_0 .net "b", 0 0, L_0000017c43cc75c0;  1 drivers
v0000017c434eed50_0 .net "c", 0 0, L_0000017c43d492b0;  1 drivers
v0000017c434ef390_0 .net "carry_1", 0 0, L_0000017c43d48de0;  1 drivers
v0000017c434ee850_0 .net "carry_2", 0 0, L_0000017c43d49550;  1 drivers
v0000017c434ef4d0_0 .net "cin", 0 0, L_0000017c43cc72a0;  1 drivers
v0000017c434edb30_0 .net "sum_1", 0 0, L_0000017c43d494e0;  1 drivers
S_0000017c434b4290 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d494e0 .functor XOR 1, L_0000017c43cc8880, L_0000017c43cc75c0, C4<0>, C4<0>;
L_0000017c43d48de0 .functor AND 1, L_0000017c43cc8880, L_0000017c43cc75c0, C4<1>, C4<1>;
v0000017c434eacf0_0 .net "S", 0 0, L_0000017c43d494e0;  alias, 1 drivers
v0000017c434eae30_0 .net "a", 0 0, L_0000017c43cc8880;  alias, 1 drivers
v0000017c434ee490_0 .net "b", 0 0, L_0000017c43cc75c0;  alias, 1 drivers
v0000017c434ed810_0 .net "c", 0 0, L_0000017c43d48de0;  alias, 1 drivers
S_0000017c434b6810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49010 .functor XOR 1, L_0000017c43d494e0, L_0000017c43cc72a0, C4<0>, C4<0>;
L_0000017c43d49550 .functor AND 1, L_0000017c43d494e0, L_0000017c43cc72a0, C4<1>, C4<1>;
v0000017c434ee350_0 .net "S", 0 0, L_0000017c43d49010;  alias, 1 drivers
v0000017c434eda90_0 .net "a", 0 0, L_0000017c43d494e0;  alias, 1 drivers
v0000017c434edd10_0 .net "b", 0 0, L_0000017c43cc72a0;  alias, 1 drivers
v0000017c434eec10_0 .net "c", 0 0, L_0000017c43d49550;  alias, 1 drivers
S_0000017c434b5eb0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434bf7d0;
 .timescale 0 0;
P_0000017c43241140 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d4a120 .functor XOR 1, L_0000017c43ceeba8, L_0000017c43cc89c0, C4<0>, C4<0>;
v0000017c434ee3f0_0 .net *"_ivl_1", 0 0, L_0000017c43cc89c0;  1 drivers
S_0000017c434b6040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d49780 .functor OR 1, L_0000017c43d49710, L_0000017c43d495c0, C4<0>, C4<0>;
v0000017c434ee5d0_0 .net "S", 0 0, L_0000017c43d496a0;  1 drivers
v0000017c434ed8b0_0 .net "a", 0 0, L_0000017c43cc8100;  1 drivers
v0000017c434ef570_0 .net "b", 0 0, L_0000017c43cc8600;  1 drivers
v0000017c434ee710_0 .net "c", 0 0, L_0000017c43d49780;  1 drivers
v0000017c434ee7b0_0 .net "carry_1", 0 0, L_0000017c43d49710;  1 drivers
v0000017c434ed950_0 .net "carry_2", 0 0, L_0000017c43d495c0;  1 drivers
v0000017c434ed590_0 .net "cin", 0 0, L_0000017c43cc7980;  1 drivers
v0000017c434ee8f0_0 .net "sum_1", 0 0, L_0000017c43d49320;  1 drivers
S_0000017c434b7170 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b6040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49320 .functor XOR 1, L_0000017c43cc8100, L_0000017c43cc8600, C4<0>, C4<0>;
L_0000017c43d49710 .functor AND 1, L_0000017c43cc8100, L_0000017c43cc8600, C4<1>, C4<1>;
v0000017c434ed770_0 .net "S", 0 0, L_0000017c43d49320;  alias, 1 drivers
v0000017c434ee210_0 .net "a", 0 0, L_0000017c43cc8100;  alias, 1 drivers
v0000017c434edc70_0 .net "b", 0 0, L_0000017c43cc8600;  alias, 1 drivers
v0000017c434ef250_0 .net "c", 0 0, L_0000017c43d49710;  alias, 1 drivers
S_0000017c434b69a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b6040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d496a0 .functor XOR 1, L_0000017c43d49320, L_0000017c43cc7980, C4<0>, C4<0>;
L_0000017c43d495c0 .functor AND 1, L_0000017c43d49320, L_0000017c43cc7980, C4<1>, C4<1>;
v0000017c434edbd0_0 .net "S", 0 0, L_0000017c43d496a0;  alias, 1 drivers
v0000017c434ef2f0_0 .net "a", 0 0, L_0000017c43d49320;  alias, 1 drivers
v0000017c434eef30_0 .net "b", 0 0, L_0000017c43cc7980;  alias, 1 drivers
v0000017c434ed270_0 .net "c", 0 0, L_0000017c43d495c0;  alias, 1 drivers
S_0000017c434b24e0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434bf7d0;
 .timescale 0 0;
P_0000017c43241180 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d48ad0 .functor XOR 1, L_0000017c43ceeba8, L_0000017c43cc86a0, C4<0>, C4<0>;
v0000017c434ef430_0 .net *"_ivl_1", 0 0, L_0000017c43cc86a0;  1 drivers
S_0000017c434b3160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d497f0 .functor OR 1, L_0000017c43d4a2e0, L_0000017c43d49e10, C4<0>, C4<0>;
v0000017c434ef110_0 .net "S", 0 0, L_0000017c43d48b40;  1 drivers
v0000017c434ed310_0 .net "a", 0 0, L_0000017c43cc81a0;  1 drivers
v0000017c434eecb0_0 .net "b", 0 0, L_0000017c43cc7520;  1 drivers
v0000017c434ed9f0_0 .net "c", 0 0, L_0000017c43d497f0;  1 drivers
v0000017c434eeb70_0 .net "carry_1", 0 0, L_0000017c43d4a2e0;  1 drivers
v0000017c434eee90_0 .net "carry_2", 0 0, L_0000017c43d49e10;  1 drivers
v0000017c434ef070_0 .net "cin", 0 0, L_0000017c43cc7340;  1 drivers
v0000017c434ef1b0_0 .net "sum_1", 0 0, L_0000017c43d49080;  1 drivers
S_0000017c434b3610 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49080 .functor XOR 1, L_0000017c43cc81a0, L_0000017c43cc7520, C4<0>, C4<0>;
L_0000017c43d4a2e0 .functor AND 1, L_0000017c43cc81a0, L_0000017c43cc7520, C4<1>, C4<1>;
v0000017c434ee0d0_0 .net "S", 0 0, L_0000017c43d49080;  alias, 1 drivers
v0000017c434eedf0_0 .net "a", 0 0, L_0000017c43cc81a0;  alias, 1 drivers
v0000017c434ee990_0 .net "b", 0 0, L_0000017c43cc7520;  alias, 1 drivers
v0000017c434ee170_0 .net "c", 0 0, L_0000017c43d4a2e0;  alias, 1 drivers
S_0000017c434b2030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d48b40 .functor XOR 1, L_0000017c43d49080, L_0000017c43cc7340, C4<0>, C4<0>;
L_0000017c43d49e10 .functor AND 1, L_0000017c43d49080, L_0000017c43cc7340, C4<1>, C4<1>;
v0000017c434eea30_0 .net "S", 0 0, L_0000017c43d48b40;  alias, 1 drivers
v0000017c434eefd0_0 .net "a", 0 0, L_0000017c43d49080;  alias, 1 drivers
v0000017c434eead0_0 .net "b", 0 0, L_0000017c43cc7340;  alias, 1 drivers
v0000017c434ee2b0_0 .net "c", 0 0, L_0000017c43d49e10;  alias, 1 drivers
S_0000017c434b6b30 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240bc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43ceebf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d49160 .functor BUFZ 1, L_0000017c43ceebf0, C4<0>, C4<0>, C4<0>;
v0000017c434f2bd0_0 .net "S", 4 0, L_0000017c43cca860;  alias, 1 drivers
v0000017c434f3f30_0 .net *"_ivl_0", 0 0, L_0000017c43d49630;  1 drivers
v0000017c434f2130_0 .net *"_ivl_10", 0 0, L_0000017c43d49400;  1 drivers
v0000017c434f2e50_0 .net *"_ivl_20", 0 0, L_0000017c43d49e80;  1 drivers
v0000017c434f2810_0 .net *"_ivl_30", 0 0, L_0000017c43d49ef0;  1 drivers
v0000017c434f3ad0_0 .net *"_ivl_40", 0 0, L_0000017c43d49a90;  1 drivers
v0000017c434f4250_0 .net *"_ivl_56", 0 0, L_0000017c43d49160;  1 drivers
v0000017c434f47f0_0 .net "a", 4 0, L_0000017c43cc73e0;  alias, 1 drivers
v0000017c434f3030_0 .net "b", 4 0, o0000017c433efc48;  alias, 0 drivers
v0000017c434f3b70_0 .net "b1", 4 0, L_0000017c43cc8f60;  1 drivers
v0000017c434f3a30_0 .net "c", 0 0, L_0000017c43cca0e0;  alias, 1 drivers
v0000017c434f2f90_0 .net "cin", 0 0, L_0000017c43ceebf0;  1 drivers
v0000017c434f2c70_0 .net "co", 5 0, L_0000017c43cc9820;  1 drivers
L_0000017c43cc7b60 .part o0000017c433efc48, 0, 1;
L_0000017c43cc7f20 .part L_0000017c43cc73e0, 0, 1;
L_0000017c43cc7e80 .part L_0000017c43cc8f60, 0, 1;
L_0000017c43cc8d80 .part L_0000017c43cc9820, 0, 1;
L_0000017c43cc6940 .part o0000017c433efc48, 1, 1;
L_0000017c43cc69e0 .part L_0000017c43cc73e0, 1, 1;
L_0000017c43cc7fc0 .part L_0000017c43cc8f60, 1, 1;
L_0000017c43cc8380 .part L_0000017c43cc9820, 1, 1;
L_0000017c43cc8420 .part o0000017c433efc48, 2, 1;
L_0000017c43cc84c0 .part L_0000017c43cc73e0, 2, 1;
L_0000017c43cc8e20 .part L_0000017c43cc8f60, 2, 1;
L_0000017c43cc6bc0 .part L_0000017c43cc9820, 2, 1;
L_0000017c43cc8560 .part o0000017c433efc48, 3, 1;
L_0000017c43cc6ee0 .part L_0000017c43cc73e0, 3, 1;
L_0000017c43cc8740 .part L_0000017c43cc8f60, 3, 1;
L_0000017c43cc8ec0 .part L_0000017c43cc9820, 3, 1;
LS_0000017c43cc8f60_0_0 .concat8 [ 1 1 1 1], L_0000017c43d49630, L_0000017c43d49400, L_0000017c43d49e80, L_0000017c43d49ef0;
LS_0000017c43cc8f60_0_4 .concat8 [ 1 0 0 0], L_0000017c43d49a90;
L_0000017c43cc8f60 .concat8 [ 4 1 0 0], LS_0000017c43cc8f60_0_0, LS_0000017c43cc8f60_0_4;
L_0000017c43cc6c60 .part o0000017c433efc48, 4, 1;
L_0000017c43cc6da0 .part L_0000017c43cc73e0, 4, 1;
L_0000017c43cc6d00 .part L_0000017c43cc8f60, 4, 1;
L_0000017c43cc6e40 .part L_0000017c43cc9820, 4, 1;
LS_0000017c43cca860_0_0 .concat8 [ 1 1 1 1], L_0000017c43d490f0, L_0000017c43d48e50, L_0000017c43d49860, L_0000017c43d49a20;
LS_0000017c43cca860_0_4 .concat8 [ 1 0 0 0], L_0000017c43d48f30;
L_0000017c43cca860 .concat8 [ 4 1 0 0], LS_0000017c43cca860_0_0, LS_0000017c43cca860_0_4;
LS_0000017c43cc9820_0_0 .concat8 [ 1 1 1 1], L_0000017c43d49160, L_0000017c43d48c20, L_0000017c43d499b0, L_0000017c43d49b70;
LS_0000017c43cc9820_0_4 .concat8 [ 1 1 0 0], L_0000017c43d4a4a0, L_0000017c43d48fa0;
L_0000017c43cc9820 .concat8 [ 4 2 0 0], LS_0000017c43cc9820_0_0, LS_0000017c43cc9820_0_4;
L_0000017c43cca0e0 .part L_0000017c43cc9820, 5, 1;
S_0000017c434b4d80 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434b6b30;
 .timescale 0 0;
P_0000017c43240ac0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d49630 .functor XOR 1, L_0000017c43ceebf0, L_0000017c43cc7b60, C4<0>, C4<0>;
v0000017c434f1690_0 .net *"_ivl_1", 0 0, L_0000017c43cc7b60;  1 drivers
S_0000017c434b6e50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b4d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d48c20 .functor OR 1, L_0000017c43d48bb0, L_0000017c43d4a350, C4<0>, C4<0>;
v0000017c434efcf0_0 .net "S", 0 0, L_0000017c43d490f0;  1 drivers
v0000017c434f1190_0 .net "a", 0 0, L_0000017c43cc7f20;  1 drivers
v0000017c434f1050_0 .net "b", 0 0, L_0000017c43cc7e80;  1 drivers
v0000017c434f0bf0_0 .net "c", 0 0, L_0000017c43d48c20;  1 drivers
v0000017c434f17d0_0 .net "carry_1", 0 0, L_0000017c43d48bb0;  1 drivers
v0000017c434f1910_0 .net "carry_2", 0 0, L_0000017c43d4a350;  1 drivers
v0000017c434ef930_0 .net "cin", 0 0, L_0000017c43cc8d80;  1 drivers
v0000017c434f0dd0_0 .net "sum_1", 0 0, L_0000017c43d4a0b0;  1 drivers
S_0000017c434b5b90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b6e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4a0b0 .functor XOR 1, L_0000017c43cc7f20, L_0000017c43cc7e80, C4<0>, C4<0>;
L_0000017c43d48bb0 .functor AND 1, L_0000017c43cc7f20, L_0000017c43cc7e80, C4<1>, C4<1>;
v0000017c434ed4f0_0 .net "S", 0 0, L_0000017c43d4a0b0;  alias, 1 drivers
v0000017c434edf90_0 .net "a", 0 0, L_0000017c43cc7f20;  alias, 1 drivers
v0000017c434f0010_0 .net "b", 0 0, L_0000017c43cc7e80;  alias, 1 drivers
v0000017c434f1370_0 .net "c", 0 0, L_0000017c43d48bb0;  alias, 1 drivers
S_0000017c434b5550 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b6e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d490f0 .functor XOR 1, L_0000017c43d4a0b0, L_0000017c43cc8d80, C4<0>, C4<0>;
L_0000017c43d4a350 .functor AND 1, L_0000017c43d4a0b0, L_0000017c43cc8d80, C4<1>, C4<1>;
v0000017c434f1d70_0 .net "S", 0 0, L_0000017c43d490f0;  alias, 1 drivers
v0000017c434f1b90_0 .net "a", 0 0, L_0000017c43d4a0b0;  alias, 1 drivers
v0000017c434efd90_0 .net "b", 0 0, L_0000017c43cc8d80;  alias, 1 drivers
v0000017c434efb10_0 .net "c", 0 0, L_0000017c43d4a350;  alias, 1 drivers
S_0000017c434b6360 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434b6b30;
 .timescale 0 0;
P_0000017c43240d80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d49400 .functor XOR 1, L_0000017c43ceebf0, L_0000017c43cc6940, C4<0>, C4<0>;
v0000017c434f00b0_0 .net *"_ivl_1", 0 0, L_0000017c43cc6940;  1 drivers
S_0000017c434b4100 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b6360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d499b0 .functor OR 1, L_0000017c43d4a190, L_0000017c43d49390, C4<0>, C4<0>;
v0000017c434f1e10_0 .net "S", 0 0, L_0000017c43d48e50;  1 drivers
v0000017c434f15f0_0 .net "a", 0 0, L_0000017c43cc69e0;  1 drivers
v0000017c434f0510_0 .net "b", 0 0, L_0000017c43cc7fc0;  1 drivers
v0000017c434f1eb0_0 .net "c", 0 0, L_0000017c43d499b0;  1 drivers
v0000017c434f1550_0 .net "carry_1", 0 0, L_0000017c43d4a190;  1 drivers
v0000017c434f1230_0 .net "carry_2", 0 0, L_0000017c43d49390;  1 drivers
v0000017c434f1410_0 .net "cin", 0 0, L_0000017c43cc8380;  1 drivers
v0000017c434f1cd0_0 .net "sum_1", 0 0, L_0000017c43d4a3c0;  1 drivers
S_0000017c434b50a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b4100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4a3c0 .functor XOR 1, L_0000017c43cc69e0, L_0000017c43cc7fc0, C4<0>, C4<0>;
L_0000017c43d4a190 .functor AND 1, L_0000017c43cc69e0, L_0000017c43cc7fc0, C4<1>, C4<1>;
v0000017c434f05b0_0 .net "S", 0 0, L_0000017c43d4a3c0;  alias, 1 drivers
v0000017c434f08d0_0 .net "a", 0 0, L_0000017c43cc69e0;  alias, 1 drivers
v0000017c434f12d0_0 .net "b", 0 0, L_0000017c43cc7fc0;  alias, 1 drivers
v0000017c434ef9d0_0 .net "c", 0 0, L_0000017c43d4a190;  alias, 1 drivers
S_0000017c434b3480 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b4100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d48e50 .functor XOR 1, L_0000017c43d4a3c0, L_0000017c43cc8380, C4<0>, C4<0>;
L_0000017c43d49390 .functor AND 1, L_0000017c43d4a3c0, L_0000017c43cc8380, C4<1>, C4<1>;
v0000017c434f1a50_0 .net "S", 0 0, L_0000017c43d48e50;  alias, 1 drivers
v0000017c434f1c30_0 .net "a", 0 0, L_0000017c43d4a3c0;  alias, 1 drivers
v0000017c434f1af0_0 .net "b", 0 0, L_0000017c43cc8380;  alias, 1 drivers
v0000017c434efbb0_0 .net "c", 0 0, L_0000017c43d49390;  alias, 1 drivers
S_0000017c434b45b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434b6b30;
 .timescale 0 0;
P_0000017c43240f40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d49e80 .functor XOR 1, L_0000017c43ceebf0, L_0000017c43cc8420, C4<0>, C4<0>;
v0000017c434f0a10_0 .net *"_ivl_1", 0 0, L_0000017c43cc8420;  1 drivers
S_0000017c434b3f70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b45b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d49b70 .functor OR 1, L_0000017c43d4a430, L_0000017c43d48ec0, C4<0>, C4<0>;
v0000017c434f0150_0 .net "S", 0 0, L_0000017c43d49860;  1 drivers
v0000017c434efc50_0 .net "a", 0 0, L_0000017c43cc84c0;  1 drivers
v0000017c434f0f10_0 .net "b", 0 0, L_0000017c43cc8e20;  1 drivers
v0000017c434f01f0_0 .net "c", 0 0, L_0000017c43d49b70;  1 drivers
v0000017c434efed0_0 .net "carry_1", 0 0, L_0000017c43d4a430;  1 drivers
v0000017c434f03d0_0 .net "carry_2", 0 0, L_0000017c43d48ec0;  1 drivers
v0000017c434f14b0_0 .net "cin", 0 0, L_0000017c43cc6bc0;  1 drivers
v0000017c434f1730_0 .net "sum_1", 0 0, L_0000017c43d491d0;  1 drivers
S_0000017c434b37a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d491d0 .functor XOR 1, L_0000017c43cc84c0, L_0000017c43cc8e20, C4<0>, C4<0>;
L_0000017c43d4a430 .functor AND 1, L_0000017c43cc84c0, L_0000017c43cc8e20, C4<1>, C4<1>;
v0000017c434f0650_0 .net "S", 0 0, L_0000017c43d491d0;  alias, 1 drivers
v0000017c434efe30_0 .net "a", 0 0, L_0000017c43cc84c0;  alias, 1 drivers
v0000017c434f0d30_0 .net "b", 0 0, L_0000017c43cc8e20;  alias, 1 drivers
v0000017c434f0e70_0 .net "c", 0 0, L_0000017c43d4a430;  alias, 1 drivers
S_0000017c434b1860 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49860 .functor XOR 1, L_0000017c43d491d0, L_0000017c43cc6bc0, C4<0>, C4<0>;
L_0000017c43d48ec0 .functor AND 1, L_0000017c43d491d0, L_0000017c43cc6bc0, C4<1>, C4<1>;
v0000017c434f0970_0 .net "S", 0 0, L_0000017c43d49860;  alias, 1 drivers
v0000017c434f0330_0 .net "a", 0 0, L_0000017c43d491d0;  alias, 1 drivers
v0000017c434f1ff0_0 .net "b", 0 0, L_0000017c43cc6bc0;  alias, 1 drivers
v0000017c434f1f50_0 .net "c", 0 0, L_0000017c43d48ec0;  alias, 1 drivers
S_0000017c434b3de0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c434b6b30;
 .timescale 0 0;
P_0000017c43240800 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d49ef0 .functor XOR 1, L_0000017c43ceebf0, L_0000017c43cc8560, C4<0>, C4<0>;
v0000017c434f2450_0 .net *"_ivl_1", 0 0, L_0000017c43cc8560;  1 drivers
S_0000017c434b2fd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b3de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4a4a0 .functor OR 1, L_0000017c43d48c90, L_0000017c43d49fd0, C4<0>, C4<0>;
v0000017c434f1870_0 .net "S", 0 0, L_0000017c43d49a20;  1 drivers
v0000017c434f0ab0_0 .net "a", 0 0, L_0000017c43cc6ee0;  1 drivers
v0000017c434f10f0_0 .net "b", 0 0, L_0000017c43cc8740;  1 drivers
v0000017c434f19b0_0 .net "c", 0 0, L_0000017c43d4a4a0;  1 drivers
v0000017c434f0b50_0 .net "carry_1", 0 0, L_0000017c43d48c90;  1 drivers
v0000017c434f0c90_0 .net "carry_2", 0 0, L_0000017c43d49fd0;  1 drivers
v0000017c434f0fb0_0 .net "cin", 0 0, L_0000017c43cc8ec0;  1 drivers
v0000017c434f26d0_0 .net "sum_1", 0 0, L_0000017c43d4a200;  1 drivers
S_0000017c434b32f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b2fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4a200 .functor XOR 1, L_0000017c43cc6ee0, L_0000017c43cc8740, C4<0>, C4<0>;
L_0000017c43d48c90 .functor AND 1, L_0000017c43cc6ee0, L_0000017c43cc8740, C4<1>, C4<1>;
v0000017c434f0290_0 .net "S", 0 0, L_0000017c43d4a200;  alias, 1 drivers
v0000017c434f0470_0 .net "a", 0 0, L_0000017c43cc6ee0;  alias, 1 drivers
v0000017c434f06f0_0 .net "b", 0 0, L_0000017c43cc8740;  alias, 1 drivers
v0000017c434efa70_0 .net "c", 0 0, L_0000017c43d48c90;  alias, 1 drivers
S_0000017c434b2990 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b2fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49a20 .functor XOR 1, L_0000017c43d4a200, L_0000017c43cc8ec0, C4<0>, C4<0>;
L_0000017c43d49fd0 .functor AND 1, L_0000017c43d4a200, L_0000017c43cc8ec0, C4<1>, C4<1>;
v0000017c434f2090_0 .net "S", 0 0, L_0000017c43d49a20;  alias, 1 drivers
v0000017c434eff70_0 .net "a", 0 0, L_0000017c43d4a200;  alias, 1 drivers
v0000017c434f0790_0 .net "b", 0 0, L_0000017c43cc8ec0;  alias, 1 drivers
v0000017c434f0830_0 .net "c", 0 0, L_0000017c43d49fd0;  alias, 1 drivers
S_0000017c434b64f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c434b6b30;
 .timescale 0 0;
P_0000017c43240540 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d49a90 .functor XOR 1, L_0000017c43ceebf0, L_0000017c43cc6c60, C4<0>, C4<0>;
v0000017c434f4430_0 .net *"_ivl_1", 0 0, L_0000017c43cc6c60;  1 drivers
S_0000017c434b1540 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d48fa0 .functor OR 1, L_0000017c43d49be0, L_0000017c43d48910, C4<0>, C4<0>;
v0000017c434f2db0_0 .net "S", 0 0, L_0000017c43d48f30;  1 drivers
v0000017c434f2630_0 .net "a", 0 0, L_0000017c43cc6da0;  1 drivers
v0000017c434f4570_0 .net "b", 0 0, L_0000017c43cc6d00;  1 drivers
v0000017c434f4390_0 .net "c", 0 0, L_0000017c43d48fa0;  1 drivers
v0000017c434f46b0_0 .net "carry_1", 0 0, L_0000017c43d49be0;  1 drivers
v0000017c434f3710_0 .net "carry_2", 0 0, L_0000017c43d48910;  1 drivers
v0000017c434f2b30_0 .net "cin", 0 0, L_0000017c43cc6e40;  1 drivers
v0000017c434f4750_0 .net "sum_1", 0 0, L_0000017c43d4a040;  1 drivers
S_0000017c434b61d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4a040 .functor XOR 1, L_0000017c43cc6da0, L_0000017c43cc6d00, C4<0>, C4<0>;
L_0000017c43d49be0 .functor AND 1, L_0000017c43cc6da0, L_0000017c43cc6d00, C4<1>, C4<1>;
v0000017c434f41b0_0 .net "S", 0 0, L_0000017c43d4a040;  alias, 1 drivers
v0000017c434f3cb0_0 .net "a", 0 0, L_0000017c43cc6da0;  alias, 1 drivers
v0000017c434f2d10_0 .net "b", 0 0, L_0000017c43cc6d00;  alias, 1 drivers
v0000017c434f4070_0 .net "c", 0 0, L_0000017c43d49be0;  alias, 1 drivers
S_0000017c434b48d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d48f30 .functor XOR 1, L_0000017c43d4a040, L_0000017c43cc6e40, C4<0>, C4<0>;
L_0000017c43d48910 .functor AND 1, L_0000017c43d4a040, L_0000017c43cc6e40, C4<1>, C4<1>;
v0000017c434f4610_0 .net "S", 0 0, L_0000017c43d48f30;  alias, 1 drivers
v0000017c434f4110_0 .net "a", 0 0, L_0000017c43d4a040;  alias, 1 drivers
v0000017c434f37b0_0 .net "b", 0 0, L_0000017c43cc6e40;  alias, 1 drivers
v0000017c434f2770_0 .net "c", 0 0, L_0000017c43d48910;  alias, 1 drivers
S_0000017c434b13b0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d481a0 .functor AND 1, L_0000017c43cc45a0, L_0000017c43cc68a0, C4<1>, C4<1>;
v0000017c434f28b0_0 .net "X", 0 0, L_0000017c43cc45a0;  alias, 1 drivers
v0000017c434f42f0_0 .net "Y", 0 0, L_0000017c43cc68a0;  alias, 1 drivers
v0000017c434f2ef0_0 .net "Z", 2 0, L_0000017c43cc4c80;  alias, 1 drivers
L_0000017c43cee848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434f2950_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cee848;  1 drivers
L_0000017c43cee890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434f3fd0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cee890;  1 drivers
v0000017c434f44d0_0 .net *"_ivl_9", 0 0, L_0000017c43d481a0;  1 drivers
L_0000017c43cc4c80 .concat8 [ 1 1 1 0], L_0000017c43d481a0, L_0000017c43cee890, L_0000017c43cee848;
S_0000017c434b56e0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d47aa0 .functor AND 1, L_0000017c43cc48c0, L_0000017c43cc54a0, C4<1>, C4<1>;
v0000017c434f24f0_0 .net "X", 0 0, L_0000017c43cc48c0;  alias, 1 drivers
v0000017c434f4890_0 .net "Y", 0 0, L_0000017c43cc54a0;  alias, 1 drivers
v0000017c434f3670_0 .net "Z", 2 0, L_0000017c43cc6440;  alias, 1 drivers
L_0000017c43cee8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434f3d50_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cee8d8;  1 drivers
L_0000017c43cee920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434f3c10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cee920;  1 drivers
v0000017c434f21d0_0 .net *"_ivl_9", 0 0, L_0000017c43d47aa0;  1 drivers
L_0000017c43cc6440 .concat8 [ 1 1 1 0], L_0000017c43d47aa0, L_0000017c43cee920, L_0000017c43cee8d8;
S_0000017c434b3c50 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d486e0 .functor AND 1, o0000017c433f0068, o0000017c433f0098, C4<1>, C4<1>;
v0000017c434f3df0_0 .net "X", 0 0, o0000017c433f0068;  alias, 0 drivers
v0000017c434f2270_0 .net "Y", 0 0, o0000017c433f0098;  alias, 0 drivers
v0000017c434f29f0_0 .net "Z", 2 0, L_0000017c43cc5400;  alias, 1 drivers
L_0000017c43cee968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434f2310_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cee968;  1 drivers
L_0000017c43cee9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434f23b0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cee9b0;  1 drivers
v0000017c434f2590_0 .net *"_ivl_9", 0 0, L_0000017c43d486e0;  1 drivers
L_0000017c43cc5400 .concat8 [ 1 1 1 0], L_0000017c43d486e0, L_0000017c43cee9b0, L_0000017c43cee968;
S_0000017c434b6fe0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af1ca0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af1cd8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af1d10 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c434f2a90_0 .net *"_ivl_0", 4 0, L_0000017c43cc78e0;  1 drivers
L_0000017c43ceea88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c434f3850_0 .net *"_ivl_3", 1 0, L_0000017c43ceea88;  1 drivers
v0000017c434f3e90_0 .net *"_ivl_6", 2 0, L_0000017c43cc7ca0;  1 drivers
L_0000017c43ceead0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c434f30d0_0 .net *"_ivl_8", 1 0, L_0000017c43ceead0;  1 drivers
v0000017c434f32b0_0 .net "a", 2 0, L_0000017c43cc4c80;  alias, 1 drivers
v0000017c434f3170_0 .net "a_out", 4 0, L_0000017c43cc6b20;  alias, 1 drivers
L_0000017c43cc78e0 .concat [ 3 2 0 0], L_0000017c43cc4c80, L_0000017c43ceea88;
L_0000017c43cc7ca0 .part L_0000017c43cc78e0, 0, 3;
L_0000017c43cc6b20 .concat [ 2 3 0 0], L_0000017c43ceead0, L_0000017c43cc7ca0;
S_0000017c434b5230 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af1d50 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af1d88 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af1dc0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c434f3210_0 .net *"_ivl_0", 4 0, L_0000017c43cc8920;  1 drivers
L_0000017c43ceeb18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c434f3350_0 .net *"_ivl_3", 1 0, L_0000017c43ceeb18;  1 drivers
v0000017c434f33f0_0 .net *"_ivl_6", 3 0, L_0000017c43cc7020;  1 drivers
L_0000017c43ceeb60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c434f3490_0 .net *"_ivl_8", 0 0, L_0000017c43ceeb60;  1 drivers
v0000017c434f3530_0 .net "a", 2 0, L_0000017c43cc82e0;  alias, 1 drivers
v0000017c434f35d0_0 .net "a_out", 4 0, L_0000017c43cc7160;  alias, 1 drivers
L_0000017c43cc8920 .concat [ 3 2 0 0], L_0000017c43cc82e0, L_0000017c43ceeb18;
L_0000017c43cc7020 .part L_0000017c43cc8920, 0, 4;
L_0000017c43cc7160 .concat [ 1 4 0 0], L_0000017c43ceeb60, L_0000017c43cc7020;
S_0000017c434b2e40 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c434bded0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432406c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ceea40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d47090 .functor BUFZ 1, L_0000017c43ceea40, C4<0>, C4<0>, C4<0>;
v0000017c434f7090_0 .net "S", 2 0, L_0000017c43cc82e0;  alias, 1 drivers
v0000017c434f6af0_0 .net *"_ivl_0", 0 0, L_0000017c43d47d40;  1 drivers
v0000017c434f6b90_0 .net *"_ivl_10", 0 0, L_0000017c43d46f40;  1 drivers
v0000017c434f6c30_0 .net *"_ivl_20", 0 0, L_0000017c43d48520;  1 drivers
v0000017c434f5150_0 .net *"_ivl_36", 0 0, L_0000017c43d47090;  1 drivers
v0000017c434f6d70_0 .net "a", 2 0, L_0000017c43cc5400;  alias, 1 drivers
v0000017c434f6e10_0 .net "b", 2 0, L_0000017c43cc6580;  alias, 1 drivers
v0000017c434f6eb0_0 .net "b1", 2 0, L_0000017c43cc8240;  1 drivers
v0000017c434f6ff0_0 .net "c", 0 0, L_0000017c43cc9000;  alias, 1 drivers
v0000017c434f5290_0 .net "cin", 0 0, L_0000017c43ceea40;  1 drivers
v0000017c434f49d0_0 .net "co", 3 0, L_0000017c43cc7de0;  1 drivers
L_0000017c43cc4140 .part L_0000017c43cc6580, 0, 1;
L_0000017c43cc4a00 .part L_0000017c43cc5400, 0, 1;
L_0000017c43cc41e0 .part L_0000017c43cc8240, 0, 1;
L_0000017c43cc6f80 .part L_0000017c43cc7de0, 0, 1;
L_0000017c43cc6a80 .part L_0000017c43cc6580, 1, 1;
L_0000017c43cc7840 .part L_0000017c43cc5400, 1, 1;
L_0000017c43cc77a0 .part L_0000017c43cc8240, 1, 1;
L_0000017c43cc7660 .part L_0000017c43cc7de0, 1, 1;
L_0000017c43cc8240 .concat8 [ 1 1 1 0], L_0000017c43d47d40, L_0000017c43d46f40, L_0000017c43d48520;
L_0000017c43cc8c40 .part L_0000017c43cc6580, 2, 1;
L_0000017c43cc8060 .part L_0000017c43cc5400, 2, 1;
L_0000017c43cc7c00 .part L_0000017c43cc8240, 2, 1;
L_0000017c43cc70c0 .part L_0000017c43cc7de0, 2, 1;
L_0000017c43cc82e0 .concat8 [ 1 1 1 0], L_0000017c43d480c0, L_0000017c43d487c0, L_0000017c43d48590;
L_0000017c43cc7de0 .concat8 [ 1 1 1 1], L_0000017c43d47090, L_0000017c43d47330, L_0000017c43d483d0, L_0000017c43d48600;
L_0000017c43cc9000 .part L_0000017c43cc7de0, 3, 1;
S_0000017c434b16d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434b2e40;
 .timescale 0 0;
P_0000017c43240480 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d47d40 .functor XOR 1, L_0000017c43ceea40, L_0000017c43cc4140, C4<0>, C4<0>;
v0000017c434f6cd0_0 .net *"_ivl_1", 0 0, L_0000017c43cc4140;  1 drivers
S_0000017c434b5870 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b16d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d47330 .functor OR 1, L_0000017c43d484b0, L_0000017c43d482f0, C4<0>, C4<0>;
v0000017c434f5510_0 .net "S", 0 0, L_0000017c43d480c0;  1 drivers
v0000017c434f64b0_0 .net "a", 0 0, L_0000017c43cc4a00;  1 drivers
v0000017c434f55b0_0 .net "b", 0 0, L_0000017c43cc41e0;  1 drivers
v0000017c434f5a10_0 .net "c", 0 0, L_0000017c43d47330;  1 drivers
v0000017c434f5790_0 .net "carry_1", 0 0, L_0000017c43d484b0;  1 drivers
v0000017c434f4930_0 .net "carry_2", 0 0, L_0000017c43d482f0;  1 drivers
v0000017c434f58d0_0 .net "cin", 0 0, L_0000017c43cc6f80;  1 drivers
v0000017c434f6190_0 .net "sum_1", 0 0, L_0000017c43d48050;  1 drivers
S_0000017c434b7300 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d48050 .functor XOR 1, L_0000017c43cc4a00, L_0000017c43cc41e0, C4<0>, C4<0>;
L_0000017c43d484b0 .functor AND 1, L_0000017c43cc4a00, L_0000017c43cc41e0, C4<1>, C4<1>;
v0000017c434f38f0_0 .net "S", 0 0, L_0000017c43d48050;  alias, 1 drivers
v0000017c434f3990_0 .net "a", 0 0, L_0000017c43cc4a00;  alias, 1 drivers
v0000017c434f4b10_0 .net "b", 0 0, L_0000017c43cc41e0;  alias, 1 drivers
v0000017c434f6410_0 .net "c", 0 0, L_0000017c43d484b0;  alias, 1 drivers
S_0000017c434b4a60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d480c0 .functor XOR 1, L_0000017c43d48050, L_0000017c43cc6f80, C4<0>, C4<0>;
L_0000017c43d482f0 .functor AND 1, L_0000017c43d48050, L_0000017c43cc6f80, C4<1>, C4<1>;
v0000017c434f4d90_0 .net "S", 0 0, L_0000017c43d480c0;  alias, 1 drivers
v0000017c434f4a70_0 .net "a", 0 0, L_0000017c43d48050;  alias, 1 drivers
v0000017c434f65f0_0 .net "b", 0 0, L_0000017c43cc6f80;  alias, 1 drivers
v0000017c434f5830_0 .net "c", 0 0, L_0000017c43d482f0;  alias, 1 drivers
S_0000017c434b2b20 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c434b2e40;
 .timescale 0 0;
P_0000017c43241240 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d46f40 .functor XOR 1, L_0000017c43ceea40, L_0000017c43cc6a80, C4<0>, C4<0>;
v0000017c434f5dd0_0 .net *"_ivl_1", 0 0, L_0000017c43cc6a80;  1 drivers
S_0000017c434b4bf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b2b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d483d0 .functor OR 1, L_0000017c43d46d10, L_0000017c43d48360, C4<0>, C4<0>;
v0000017c434f5b50_0 .net "S", 0 0, L_0000017c43d487c0;  1 drivers
v0000017c434f5010_0 .net "a", 0 0, L_0000017c43cc7840;  1 drivers
v0000017c434f5330_0 .net "b", 0 0, L_0000017c43cc77a0;  1 drivers
v0000017c434f60f0_0 .net "c", 0 0, L_0000017c43d483d0;  1 drivers
v0000017c434f62d0_0 .net "carry_1", 0 0, L_0000017c43d46d10;  1 drivers
v0000017c434f5bf0_0 .net "carry_2", 0 0, L_0000017c43d48360;  1 drivers
v0000017c434f51f0_0 .net "cin", 0 0, L_0000017c43cc7660;  1 drivers
v0000017c434f4e30_0 .net "sum_1", 0 0, L_0000017c43d47020;  1 drivers
S_0000017c434b4f10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d47020 .functor XOR 1, L_0000017c43cc7840, L_0000017c43cc77a0, C4<0>, C4<0>;
L_0000017c43d46d10 .functor AND 1, L_0000017c43cc7840, L_0000017c43cc77a0, C4<1>, C4<1>;
v0000017c434f69b0_0 .net "S", 0 0, L_0000017c43d47020;  alias, 1 drivers
v0000017c434f5970_0 .net "a", 0 0, L_0000017c43cc7840;  alias, 1 drivers
v0000017c434f5650_0 .net "b", 0 0, L_0000017c43cc77a0;  alias, 1 drivers
v0000017c434f6230_0 .net "c", 0 0, L_0000017c43d46d10;  alias, 1 drivers
S_0000017c434b53c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b4bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d487c0 .functor XOR 1, L_0000017c43d47020, L_0000017c43cc7660, C4<0>, C4<0>;
L_0000017c43d48360 .functor AND 1, L_0000017c43d47020, L_0000017c43cc7660, C4<1>, C4<1>;
v0000017c434f6550_0 .net "S", 0 0, L_0000017c43d487c0;  alias, 1 drivers
v0000017c434f56f0_0 .net "a", 0 0, L_0000017c43d47020;  alias, 1 drivers
v0000017c434f6870_0 .net "b", 0 0, L_0000017c43cc7660;  alias, 1 drivers
v0000017c434f5ab0_0 .net "c", 0 0, L_0000017c43d48360;  alias, 1 drivers
S_0000017c434b5a00 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c434b2e40;
 .timescale 0 0;
P_0000017c432410c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d48520 .functor XOR 1, L_0000017c43ceea40, L_0000017c43cc8c40, C4<0>, C4<0>;
v0000017c434f6a50_0 .net *"_ivl_1", 0 0, L_0000017c43cc8c40;  1 drivers
S_0000017c434b3930 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b5a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d48600 .functor OR 1, L_0000017c43d473a0, L_0000017c43d48830, C4<0>, C4<0>;
v0000017c434f5fb0_0 .net "S", 0 0, L_0000017c43d48590;  1 drivers
v0000017c434f6050_0 .net "a", 0 0, L_0000017c43cc8060;  1 drivers
v0000017c434f6f50_0 .net "b", 0 0, L_0000017c43cc7c00;  1 drivers
v0000017c434f4cf0_0 .net "c", 0 0, L_0000017c43d48600;  1 drivers
v0000017c434f6370_0 .net "carry_1", 0 0, L_0000017c43d473a0;  1 drivers
v0000017c434f6730_0 .net "carry_2", 0 0, L_0000017c43d48830;  1 drivers
v0000017c434f5470_0 .net "cin", 0 0, L_0000017c43cc70c0;  1 drivers
v0000017c434f67d0_0 .net "sum_1", 0 0, L_0000017c43d46d80;  1 drivers
S_0000017c434b7490 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b3930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d46d80 .functor XOR 1, L_0000017c43cc8060, L_0000017c43cc7c00, C4<0>, C4<0>;
L_0000017c43d473a0 .functor AND 1, L_0000017c43cc8060, L_0000017c43cc7c00, C4<1>, C4<1>;
v0000017c434f5f10_0 .net "S", 0 0, L_0000017c43d46d80;  alias, 1 drivers
v0000017c434f5c90_0 .net "a", 0 0, L_0000017c43cc8060;  alias, 1 drivers
v0000017c434f50b0_0 .net "b", 0 0, L_0000017c43cc7c00;  alias, 1 drivers
v0000017c434f53d0_0 .net "c", 0 0, L_0000017c43d473a0;  alias, 1 drivers
S_0000017c434b1220 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b3930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d48590 .functor XOR 1, L_0000017c43d46d80, L_0000017c43cc70c0, C4<0>, C4<0>;
L_0000017c43d48830 .functor AND 1, L_0000017c43d46d80, L_0000017c43cc70c0, C4<1>, C4<1>;
v0000017c434f6910_0 .net "S", 0 0, L_0000017c43d48590;  alias, 1 drivers
v0000017c434f6690_0 .net "a", 0 0, L_0000017c43d46d80;  alias, 1 drivers
v0000017c434f5d30_0 .net "b", 0 0, L_0000017c43cc70c0;  alias, 1 drivers
v0000017c434f5e70_0 .net "c", 0 0, L_0000017c43d48830;  alias, 1 drivers
S_0000017c434b3ac0 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43508750_0 .net "F1", 4 0, L_0000017c43cc9d20;  1 drivers
v0000017c43506270_0 .net "F2", 4 0, L_0000017c43ccb800;  1 drivers
o0000017c433f5ca8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43507210_0 .net "F3", 4 0, o0000017c433f5ca8;  0 drivers
v0000017c43507df0_0 .net "X", 2 0, L_0000017c43cc1e40;  alias, 1 drivers
v0000017c43507e90_0 .net "Xl", 0 0, L_0000017c43cc9280;  1 drivers
o0000017c433f60c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43508610_0 .net "Xm", 0 0, o0000017c433f60c8;  0 drivers
v0000017c435082f0_0 .net "Xm1", 0 0, L_0000017c43d49da0;  1 drivers
v0000017c43508430_0 .net "Xms", 2 0, L_0000017c43ccb760;  1 drivers
v0000017c43507f30_0 .net "Xr", 0 0, L_0000017c43ccb1c0;  1 drivers
v0000017c43507fd0_0 .net "Y", 2 0, L_0000017c43cc31a0;  alias, 1 drivers
v0000017c435087f0_0 .net "Yl", 0 0, L_0000017c43ccaa40;  1 drivers
o0000017c433f60f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43508110_0 .net "Ym", 0 0, o0000017c433f60f8;  0 drivers
v0000017c43508890_0 .net "Ym1", 0 0, L_0000017c43d4a820;  1 drivers
v0000017c43506310_0 .net "Yr", 0 0, L_0000017c43cca900;  1 drivers
v0000017c435081b0_0 .net "Z", 4 0, L_0000017c43ccc7a0;  alias, 1 drivers
v0000017c435084d0_0 .net "Z1", 2 0, L_0000017c43cc9f00;  1 drivers
v0000017c435063b0_0 .net "Z2", 2 0, L_0000017c43cc9dc0;  1 drivers
v0000017c43506450_0 .net "Z3", 2 0, L_0000017c43cca540;  1 drivers
v0000017c43506590_0 .net "ZF", 4 0, L_0000017c43ccc0c0;  1 drivers
v0000017c43506db0_0 .net "bin", 0 0, L_0000017c43cca2c0;  1 drivers
v0000017c43506e50_0 .net "cout1", 0 0, L_0000017c43ccafe0;  1 drivers
v0000017c435068b0_0 .net "cout2", 0 0, L_0000017c43ccaae0;  1 drivers
v0000017c43506630_0 .net "cout3", 0 0, L_0000017c43cc95a0;  1 drivers
v0000017c435069f0_0 .net "cout4", 0 0, L_0000017c43ccd740;  1 drivers
v0000017c43506a90_0 .net "cout5", 0 0, L_0000017c43ccd1a0;  1 drivers
v0000017c43506ef0_0 .net "sub_ans", 2 0, L_0000017c43cc9b40;  1 drivers
L_0000017c43ccb1c0 .part L_0000017c43cc1e40, 1, 1;
L_0000017c43cc9280 .part L_0000017c43cc1e40, 0, 1;
L_0000017c43cca900 .part L_0000017c43cc31a0, 1, 1;
L_0000017c43ccaa40 .part L_0000017c43cc31a0, 0, 1;
S_0000017c434b19f0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240c40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43ceec38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4be00 .functor BUFZ 1, L_0000017c43ceec38, C4<0>, C4<0>, C4<0>;
v0000017c434f7810_0 .net "S", 0 0, L_0000017c43d49da0;  alias, 1 drivers
v0000017c434f8ad0_0 .net *"_ivl_7", 0 0, L_0000017c43d4be00;  1 drivers
v0000017c434f9070_0 .net "a", 0 0, L_0000017c43ccb1c0;  alias, 1 drivers
v0000017c434f8710_0 .net "b", 0 0, L_0000017c43cc9280;  alias, 1 drivers
v0000017c434f78b0_0 .net "b1", 0 0, L_0000017c43d49c50;  1 drivers
v0000017c434f7e50_0 .net "c", 0 0, L_0000017c43ccafe0;  alias, 1 drivers
v0000017c434f88f0_0 .net "cin", 0 0, L_0000017c43ceec38;  1 drivers
v0000017c434f8b70_0 .net "co", 1 0, L_0000017c43cca9a0;  1 drivers
L_0000017c43cc98c0 .part L_0000017c43cca9a0, 0, 1;
L_0000017c43cca9a0 .concat8 [ 1 1 0 0], L_0000017c43d4be00, L_0000017c43d4a6d0;
L_0000017c43ccafe0 .part L_0000017c43cca9a0, 1, 1;
S_0000017c434b1b80 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434b19f0;
 .timescale 0 0;
P_0000017c432407c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d49c50 .functor XOR 1, L_0000017c43ceec38, L_0000017c43cc9280, C4<0>, C4<0>;
S_0000017c434b1d10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4a6d0 .functor OR 1, L_0000017c43d49d30, L_0000017c43d4a270, C4<0>, C4<0>;
v0000017c434f8670_0 .net "S", 0 0, L_0000017c43d49da0;  alias, 1 drivers
v0000017c434f79f0_0 .net "a", 0 0, L_0000017c43ccb1c0;  alias, 1 drivers
v0000017c434f9110_0 .net "b", 0 0, L_0000017c43d49c50;  alias, 1 drivers
v0000017c434f7450_0 .net "c", 0 0, L_0000017c43d4a6d0;  1 drivers
v0000017c434f76d0_0 .net "carry_1", 0 0, L_0000017c43d49d30;  1 drivers
v0000017c434f8e90_0 .net "carry_2", 0 0, L_0000017c43d4a270;  1 drivers
v0000017c434f8350_0 .net "cin", 0 0, L_0000017c43cc98c0;  1 drivers
v0000017c434f7b30_0 .net "sum_1", 0 0, L_0000017c43d49cc0;  1 drivers
S_0000017c434b21c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49cc0 .functor XOR 1, L_0000017c43ccb1c0, L_0000017c43d49c50, C4<0>, C4<0>;
L_0000017c43d49d30 .functor AND 1, L_0000017c43ccb1c0, L_0000017c43d49c50, C4<1>, C4<1>;
v0000017c434f83f0_0 .net "S", 0 0, L_0000017c43d49cc0;  alias, 1 drivers
v0000017c434f8f30_0 .net "a", 0 0, L_0000017c43ccb1c0;  alias, 1 drivers
v0000017c434f87b0_0 .net "b", 0 0, L_0000017c43d49c50;  alias, 1 drivers
v0000017c434f82b0_0 .net "c", 0 0, L_0000017c43d49d30;  alias, 1 drivers
S_0000017c434b1ea0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d49da0 .functor XOR 1, L_0000017c43d49cc0, L_0000017c43cc98c0, C4<0>, C4<0>;
L_0000017c43d4a270 .functor AND 1, L_0000017c43d49cc0, L_0000017c43cc98c0, C4<1>, C4<1>;
v0000017c434f97f0_0 .net "S", 0 0, L_0000017c43d49da0;  alias, 1 drivers
v0000017c434f96b0_0 .net "a", 0 0, L_0000017c43d49cc0;  alias, 1 drivers
v0000017c434f8490_0 .net "b", 0 0, L_0000017c43cc98c0;  alias, 1 drivers
v0000017c434f8fd0_0 .net "c", 0 0, L_0000017c43d4a270;  alias, 1 drivers
S_0000017c434b2350 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432405c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43ceec80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4ac10 .functor BUFZ 1, L_0000017c43ceec80, C4<0>, C4<0>, C4<0>;
v0000017c434f7f90_0 .net "S", 0 0, L_0000017c43d4a820;  alias, 1 drivers
v0000017c434f8990_0 .net *"_ivl_7", 0 0, L_0000017c43d4ac10;  1 drivers
v0000017c434fb730_0 .net "a", 0 0, L_0000017c43cca900;  alias, 1 drivers
v0000017c434fa330_0 .net "b", 0 0, L_0000017c43ccaa40;  alias, 1 drivers
v0000017c434fbaf0_0 .net "b1", 0 0, L_0000017c43d4b0e0;  1 drivers
v0000017c434fb5f0_0 .net "c", 0 0, L_0000017c43ccaae0;  alias, 1 drivers
v0000017c434f9a70_0 .net "cin", 0 0, L_0000017c43ceec80;  1 drivers
v0000017c434fae70_0 .net "co", 1 0, L_0000017c43ccb260;  1 drivers
L_0000017c43ccb300 .part L_0000017c43ccb260, 0, 1;
L_0000017c43ccb260 .concat8 [ 1 1 0 0], L_0000017c43d4ac10, L_0000017c43d4a5f0;
L_0000017c43ccaae0 .part L_0000017c43ccb260, 1, 1;
S_0000017c434b2670 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c434b2350;
 .timescale 0 0;
P_0000017c43240e40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4b0e0 .functor XOR 1, L_0000017c43ceec80, L_0000017c43ccaa40, C4<0>, C4<0>;
S_0000017c434b2800 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c434b2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4a5f0 .functor OR 1, L_0000017c43d4b460, L_0000017c43d4a660, C4<0>, C4<0>;
v0000017c434f94d0_0 .net "S", 0 0, L_0000017c43d4a820;  alias, 1 drivers
v0000017c434f9890_0 .net "a", 0 0, L_0000017c43cca900;  alias, 1 drivers
v0000017c434f8170_0 .net "b", 0 0, L_0000017c43d4b0e0;  alias, 1 drivers
v0000017c434f7130_0 .net "c", 0 0, L_0000017c43d4a5f0;  1 drivers
v0000017c434f71d0_0 .net "carry_1", 0 0, L_0000017c43d4b460;  1 drivers
v0000017c434f7630_0 .net "carry_2", 0 0, L_0000017c43d4a660;  1 drivers
v0000017c434f7c70_0 .net "cin", 0 0, L_0000017c43ccb300;  1 drivers
v0000017c434f7db0_0 .net "sum_1", 0 0, L_0000017c43d4add0;  1 drivers
S_0000017c434b2cb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c434b2800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4add0 .functor XOR 1, L_0000017c43cca900, L_0000017c43d4b0e0, C4<0>, C4<0>;
L_0000017c43d4b460 .functor AND 1, L_0000017c43cca900, L_0000017c43d4b0e0, C4<1>, C4<1>;
v0000017c434f8850_0 .net "S", 0 0, L_0000017c43d4add0;  alias, 1 drivers
v0000017c434f7bd0_0 .net "a", 0 0, L_0000017c43cca900;  alias, 1 drivers
v0000017c434f91b0_0 .net "b", 0 0, L_0000017c43d4b0e0;  alias, 1 drivers
v0000017c434f9250_0 .net "c", 0 0, L_0000017c43d4b460;  alias, 1 drivers
S_0000017c43541160 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c434b2800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4a820 .functor XOR 1, L_0000017c43d4add0, L_0000017c43ccb300, C4<0>, C4<0>;
L_0000017c43d4a660 .functor AND 1, L_0000017c43d4add0, L_0000017c43ccb300, C4<1>, C4<1>;
v0000017c434f7950_0 .net "S", 0 0, L_0000017c43d4a820;  alias, 1 drivers
v0000017c434f9430_0 .net "a", 0 0, L_0000017c43d4add0;  alias, 1 drivers
v0000017c434f9750_0 .net "b", 0 0, L_0000017c43ccb300;  alias, 1 drivers
v0000017c434f80d0_0 .net "c", 0 0, L_0000017c43d4a660;  alias, 1 drivers
S_0000017c435417a0 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240500 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ceee78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4aeb0 .functor BUFZ 1, L_0000017c43ceee78, C4<0>, C4<0>, C4<0>;
v0000017c434faf10_0 .net "S", 2 0, L_0000017c43ccb760;  alias, 1 drivers
v0000017c434fa470_0 .net *"_ivl_0", 0 0, L_0000017c43d4b700;  1 drivers
v0000017c434fb050_0 .net *"_ivl_10", 0 0, L_0000017c43d4b310;  1 drivers
v0000017c434fafb0_0 .net *"_ivl_20", 0 0, L_0000017c43d4bcb0;  1 drivers
v0000017c434fb0f0_0 .net *"_ivl_36", 0 0, L_0000017c43d4aeb0;  1 drivers
v0000017c434fb190_0 .net "a", 2 0, L_0000017c43cc9f00;  alias, 1 drivers
v0000017c434fb2d0_0 .net "b", 2 0, L_0000017c43cc9dc0;  alias, 1 drivers
v0000017c434fc950_0 .net "b1", 2 0, L_0000017c43ccb080;  1 drivers
v0000017c434fc450_0 .net "c", 0 0, L_0000017c43cc95a0;  alias, 1 drivers
v0000017c434fd530_0 .net "cin", 0 0, L_0000017c43ceee78;  1 drivers
v0000017c434fe750_0 .net "co", 3 0, L_0000017c43cca720;  1 drivers
L_0000017c43ccab80 .part L_0000017c43cc9dc0, 0, 1;
L_0000017c43cc9780 .part L_0000017c43cc9f00, 0, 1;
L_0000017c43cca180 .part L_0000017c43ccb080, 0, 1;
L_0000017c43cc9aa0 .part L_0000017c43cca720, 0, 1;
L_0000017c43cc9fa0 .part L_0000017c43cc9dc0, 1, 1;
L_0000017c43cc9e60 .part L_0000017c43cc9f00, 1, 1;
L_0000017c43cc93c0 .part L_0000017c43ccb080, 1, 1;
L_0000017c43cca360 .part L_0000017c43cca720, 1, 1;
L_0000017c43ccb080 .concat8 [ 1 1 1 0], L_0000017c43d4b700, L_0000017c43d4b310, L_0000017c43d4bcb0;
L_0000017c43cc9500 .part L_0000017c43cc9dc0, 2, 1;
L_0000017c43cc9960 .part L_0000017c43cc9f00, 2, 1;
L_0000017c43ccac20 .part L_0000017c43ccb080, 2, 1;
L_0000017c43cca040 .part L_0000017c43cca720, 2, 1;
L_0000017c43ccb760 .concat8 [ 1 1 1 0], L_0000017c43d4b380, L_0000017c43d4a970, L_0000017c43d4aba0;
L_0000017c43cca720 .concat8 [ 1 1 1 1], L_0000017c43d4aeb0, L_0000017c43d4b620, L_0000017c43d4af20, L_0000017c43d4be70;
L_0000017c43cc95a0 .part L_0000017c43cca720, 3, 1;
S_0000017c4353fea0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435417a0;
 .timescale 0 0;
P_0000017c43240ec0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4b700 .functor XOR 1, L_0000017c43ceee78, L_0000017c43ccab80, C4<0>, C4<0>;
v0000017c434fadd0_0 .net *"_ivl_1", 0 0, L_0000017c43ccab80;  1 drivers
S_0000017c43542a60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4b620 .functor OR 1, L_0000017c43d4ab30, L_0000017c43d4a740, C4<0>, C4<0>;
v0000017c434fa510_0 .net "S", 0 0, L_0000017c43d4b380;  1 drivers
v0000017c434fb870_0 .net "a", 0 0, L_0000017c43cc9780;  1 drivers
v0000017c434fa5b0_0 .net "b", 0 0, L_0000017c43cca180;  1 drivers
v0000017c434fb550_0 .net "c", 0 0, L_0000017c43d4b620;  1 drivers
v0000017c434fa650_0 .net "carry_1", 0 0, L_0000017c43d4ab30;  1 drivers
v0000017c434fb410_0 .net "carry_2", 0 0, L_0000017c43d4a740;  1 drivers
v0000017c434fa010_0 .net "cin", 0 0, L_0000017c43cc9aa0;  1 drivers
v0000017c434fb910_0 .net "sum_1", 0 0, L_0000017c43d4aac0;  1 drivers
S_0000017c435401c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43542a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4aac0 .functor XOR 1, L_0000017c43cc9780, L_0000017c43cca180, C4<0>, C4<0>;
L_0000017c43d4ab30 .functor AND 1, L_0000017c43cc9780, L_0000017c43cca180, C4<1>, C4<1>;
v0000017c434fa6f0_0 .net "S", 0 0, L_0000017c43d4aac0;  alias, 1 drivers
v0000017c434fbc30_0 .net "a", 0 0, L_0000017c43cc9780;  alias, 1 drivers
v0000017c434f9d90_0 .net "b", 0 0, L_0000017c43cca180;  alias, 1 drivers
v0000017c434fbf50_0 .net "c", 0 0, L_0000017c43d4ab30;  alias, 1 drivers
S_0000017c4353ebe0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43542a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4b380 .functor XOR 1, L_0000017c43d4aac0, L_0000017c43cc9aa0, C4<0>, C4<0>;
L_0000017c43d4a740 .functor AND 1, L_0000017c43d4aac0, L_0000017c43cc9aa0, C4<1>, C4<1>;
v0000017c434f9bb0_0 .net "S", 0 0, L_0000017c43d4b380;  alias, 1 drivers
v0000017c434fb4b0_0 .net "a", 0 0, L_0000017c43d4aac0;  alias, 1 drivers
v0000017c434f9f70_0 .net "b", 0 0, L_0000017c43cc9aa0;  alias, 1 drivers
v0000017c434fa1f0_0 .net "c", 0 0, L_0000017c43d4a740;  alias, 1 drivers
S_0000017c435412f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435417a0;
 .timescale 0 0;
P_0000017c43240fc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d4b310 .functor XOR 1, L_0000017c43ceee78, L_0000017c43cc9fa0, C4<0>, C4<0>;
v0000017c434f99d0_0 .net *"_ivl_1", 0 0, L_0000017c43cc9fa0;  1 drivers
S_0000017c435404e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435412f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4af20 .functor OR 1, L_0000017c43d4b3f0, L_0000017c43d4a9e0, C4<0>, C4<0>;
v0000017c434fba50_0 .net "S", 0 0, L_0000017c43d4a970;  1 drivers
v0000017c434fbd70_0 .net "a", 0 0, L_0000017c43cc9e60;  1 drivers
v0000017c434fa830_0 .net "b", 0 0, L_0000017c43cc93c0;  1 drivers
v0000017c434f9e30_0 .net "c", 0 0, L_0000017c43d4af20;  1 drivers
v0000017c434fb370_0 .net "carry_1", 0 0, L_0000017c43d4b3f0;  1 drivers
v0000017c434fabf0_0 .net "carry_2", 0 0, L_0000017c43d4a9e0;  1 drivers
v0000017c434fbb90_0 .net "cin", 0 0, L_0000017c43cca360;  1 drivers
v0000017c434fa8d0_0 .net "sum_1", 0 0, L_0000017c43d4b2a0;  1 drivers
S_0000017c43540670 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435404e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4b2a0 .functor XOR 1, L_0000017c43cc9e60, L_0000017c43cc93c0, C4<0>, C4<0>;
L_0000017c43d4b3f0 .functor AND 1, L_0000017c43cc9e60, L_0000017c43cc93c0, C4<1>, C4<1>;
v0000017c434f9b10_0 .net "S", 0 0, L_0000017c43d4b2a0;  alias, 1 drivers
v0000017c434fbff0_0 .net "a", 0 0, L_0000017c43cc9e60;  alias, 1 drivers
v0000017c434fa0b0_0 .net "b", 0 0, L_0000017c43cc93c0;  alias, 1 drivers
v0000017c434fb7d0_0 .net "c", 0 0, L_0000017c43d4b3f0;  alias, 1 drivers
S_0000017c43540350 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435404e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4a970 .functor XOR 1, L_0000017c43d4b2a0, L_0000017c43cca360, C4<0>, C4<0>;
L_0000017c43d4a9e0 .functor AND 1, L_0000017c43d4b2a0, L_0000017c43cca360, C4<1>, C4<1>;
v0000017c434fb9b0_0 .net "S", 0 0, L_0000017c43d4a970;  alias, 1 drivers
v0000017c434faab0_0 .net "a", 0 0, L_0000017c43d4b2a0;  alias, 1 drivers
v0000017c434fa790_0 .net "b", 0 0, L_0000017c43cca360;  alias, 1 drivers
v0000017c434fbeb0_0 .net "c", 0 0, L_0000017c43d4a9e0;  alias, 1 drivers
S_0000017c4353e410 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435417a0;
 .timescale 0 0;
P_0000017c432409c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d4bcb0 .functor XOR 1, L_0000017c43ceee78, L_0000017c43cc9500, C4<0>, C4<0>;
v0000017c434fab50_0 .net *"_ivl_1", 0 0, L_0000017c43cc9500;  1 drivers
S_0000017c4353e8c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4be70 .functor OR 1, L_0000017c43d4a7b0, L_0000017c43d4b770, C4<0>, C4<0>;
v0000017c434fad30_0 .net "S", 0 0, L_0000017c43d4aba0;  1 drivers
v0000017c434f9930_0 .net "a", 0 0, L_0000017c43cc9960;  1 drivers
v0000017c434f9cf0_0 .net "b", 0 0, L_0000017c43ccac20;  1 drivers
v0000017c434f9ed0_0 .net "c", 0 0, L_0000017c43d4be70;  1 drivers
v0000017c434fa290_0 .net "carry_1", 0 0, L_0000017c43d4a7b0;  1 drivers
v0000017c434fa970_0 .net "carry_2", 0 0, L_0000017c43d4b770;  1 drivers
v0000017c434fa150_0 .net "cin", 0 0, L_0000017c43cca040;  1 drivers
v0000017c434faa10_0 .net "sum_1", 0 0, L_0000017c43d4bfc0;  1 drivers
S_0000017c435430a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4bfc0 .functor XOR 1, L_0000017c43cc9960, L_0000017c43ccac20, C4<0>, C4<0>;
L_0000017c43d4a7b0 .functor AND 1, L_0000017c43cc9960, L_0000017c43ccac20, C4<1>, C4<1>;
v0000017c434f9c50_0 .net "S", 0 0, L_0000017c43d4bfc0;  alias, 1 drivers
v0000017c434fa3d0_0 .net "a", 0 0, L_0000017c43cc9960;  alias, 1 drivers
v0000017c434fbcd0_0 .net "b", 0 0, L_0000017c43ccac20;  alias, 1 drivers
v0000017c434fbe10_0 .net "c", 0 0, L_0000017c43d4a7b0;  alias, 1 drivers
S_0000017c43542f10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4aba0 .functor XOR 1, L_0000017c43d4bfc0, L_0000017c43cca040, C4<0>, C4<0>;
L_0000017c43d4b770 .functor AND 1, L_0000017c43d4bfc0, L_0000017c43cca040, C4<1>, C4<1>;
v0000017c434fb230_0 .net "S", 0 0, L_0000017c43d4aba0;  alias, 1 drivers
v0000017c434fc090_0 .net "a", 0 0, L_0000017c43d4bfc0;  alias, 1 drivers
v0000017c434fb690_0 .net "b", 0 0, L_0000017c43cca040;  alias, 1 drivers
v0000017c434fac90_0 .net "c", 0 0, L_0000017c43d4b770;  alias, 1 drivers
S_0000017c4353e280 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241000 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cef028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4c500 .functor BUFZ 1, L_0000017c43cef028, C4<0>, C4<0>, C4<0>;
v0000017c434ffe70_0 .net "S", 4 0, L_0000017c43ccc0c0;  alias, 1 drivers
v0000017c434fecf0_0 .net *"_ivl_0", 0 0, L_0000017c43d4b230;  1 drivers
v0000017c435007d0_0 .net *"_ivl_10", 0 0, L_0000017c43d4b8c0;  1 drivers
v0000017c434ff5b0_0 .net *"_ivl_20", 0 0, L_0000017c43d4ba10;  1 drivers
v0000017c43500e10_0 .net *"_ivl_30", 0 0, L_0000017c43d4d290;  1 drivers
v0000017c434feb10_0 .net *"_ivl_40", 0 0, L_0000017c43d4c810;  1 drivers
v0000017c43500410_0 .net *"_ivl_56", 0 0, L_0000017c43d4c500;  1 drivers
v0000017c434feed0_0 .net "a", 4 0, L_0000017c43cc9d20;  alias, 1 drivers
v0000017c434ff650_0 .net "b", 4 0, L_0000017c43ccb800;  alias, 1 drivers
v0000017c434ff010_0 .net "b1", 4 0, L_0000017c43ccbf80;  1 drivers
v0000017c43500550_0 .net "c", 0 0, L_0000017c43ccd740;  alias, 1 drivers
v0000017c434fea70_0 .net "cin", 0 0, L_0000017c43cef028;  1 drivers
v0000017c43500b90_0 .net "co", 5 0, L_0000017c43ccdf60;  1 drivers
L_0000017c43ccb120 .part L_0000017c43ccb800, 0, 1;
L_0000017c43ccb8a0 .part L_0000017c43cc9d20, 0, 1;
L_0000017c43cca5e0 .part L_0000017c43ccbf80, 0, 1;
L_0000017c43ccb580 .part L_0000017c43ccdf60, 0, 1;
L_0000017c43cca680 .part L_0000017c43ccb800, 1, 1;
L_0000017c43ccb620 .part L_0000017c43cc9d20, 1, 1;
L_0000017c43cca7c0 .part L_0000017c43ccbf80, 1, 1;
L_0000017c43ccb6c0 .part L_0000017c43ccdf60, 1, 1;
L_0000017c43cc9140 .part L_0000017c43ccb800, 2, 1;
L_0000017c43cc91e0 .part L_0000017c43cc9d20, 2, 1;
L_0000017c43ccbd00 .part L_0000017c43ccbf80, 2, 1;
L_0000017c43ccd4c0 .part L_0000017c43ccdf60, 2, 1;
L_0000017c43ccc2a0 .part L_0000017c43ccb800, 3, 1;
L_0000017c43ccdb00 .part L_0000017c43cc9d20, 3, 1;
L_0000017c43ccc160 .part L_0000017c43ccbf80, 3, 1;
L_0000017c43ccd380 .part L_0000017c43ccdf60, 3, 1;
LS_0000017c43ccbf80_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4b230, L_0000017c43d4b8c0, L_0000017c43d4ba10, L_0000017c43d4d290;
LS_0000017c43ccbf80_0_4 .concat8 [ 1 0 0 0], L_0000017c43d4c810;
L_0000017c43ccbf80 .concat8 [ 4 1 0 0], LS_0000017c43ccbf80_0_0, LS_0000017c43ccbf80_0_4;
L_0000017c43ccdce0 .part L_0000017c43ccb800, 4, 1;
L_0000017c43cccde0 .part L_0000017c43cc9d20, 4, 1;
L_0000017c43ccc020 .part L_0000017c43ccbf80, 4, 1;
L_0000017c43ccc700 .part L_0000017c43ccdf60, 4, 1;
LS_0000017c43ccc0c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4b540, L_0000017c43d4a900, L_0000017c43d4d840, L_0000017c43d4db50;
LS_0000017c43ccc0c0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d4cf10;
L_0000017c43ccc0c0 .concat8 [ 4 1 0 0], LS_0000017c43ccc0c0_0_0, LS_0000017c43ccc0c0_0_4;
LS_0000017c43ccdf60_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4c500, L_0000017c43d4b5b0, L_0000017c43d4bc40, L_0000017c43d4c260;
LS_0000017c43ccdf60_0_4 .concat8 [ 1 1 0 0], L_0000017c43d4c9d0, L_0000017c43d4cf80;
L_0000017c43ccdf60 .concat8 [ 4 2 0 0], LS_0000017c43ccdf60_0_0, LS_0000017c43ccdf60_0_4;
L_0000017c43ccd740 .part L_0000017c43ccdf60, 5, 1;
S_0000017c435425b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4353e280;
 .timescale 0 0;
P_0000017c43240840 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4b230 .functor XOR 1, L_0000017c43cef028, L_0000017c43ccb120, C4<0>, C4<0>;
v0000017c434fdad0_0 .net *"_ivl_1", 0 0, L_0000017c43ccb120;  1 drivers
S_0000017c4353f220 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435425b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4b5b0 .functor OR 1, L_0000017c43d4ba80, L_0000017c43d4a510, C4<0>, C4<0>;
v0000017c434fd030_0 .net "S", 0 0, L_0000017c43d4b540;  1 drivers
v0000017c434fce50_0 .net "a", 0 0, L_0000017c43ccb8a0;  1 drivers
v0000017c434fda30_0 .net "b", 0 0, L_0000017c43cca5e0;  1 drivers
v0000017c434fd670_0 .net "c", 0 0, L_0000017c43d4b5b0;  1 drivers
v0000017c434fc770_0 .net "carry_1", 0 0, L_0000017c43d4ba80;  1 drivers
v0000017c434fca90_0 .net "carry_2", 0 0, L_0000017c43d4a510;  1 drivers
v0000017c434fd210_0 .net "cin", 0 0, L_0000017c43ccb580;  1 drivers
v0000017c434fdcb0_0 .net "sum_1", 0 0, L_0000017c43d4bf50;  1 drivers
S_0000017c43540030 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353f220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4bf50 .functor XOR 1, L_0000017c43ccb8a0, L_0000017c43cca5e0, C4<0>, C4<0>;
L_0000017c43d4ba80 .functor AND 1, L_0000017c43ccb8a0, L_0000017c43cca5e0, C4<1>, C4<1>;
v0000017c434fc130_0 .net "S", 0 0, L_0000017c43d4bf50;  alias, 1 drivers
v0000017c434fd990_0 .net "a", 0 0, L_0000017c43ccb8a0;  alias, 1 drivers
v0000017c434fc3b0_0 .net "b", 0 0, L_0000017c43cca5e0;  alias, 1 drivers
v0000017c434fc810_0 .net "c", 0 0, L_0000017c43d4ba80;  alias, 1 drivers
S_0000017c4353ed70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353f220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4b540 .functor XOR 1, L_0000017c43d4bf50, L_0000017c43ccb580, C4<0>, C4<0>;
L_0000017c43d4a510 .functor AND 1, L_0000017c43d4bf50, L_0000017c43ccb580, C4<1>, C4<1>;
v0000017c434fd490_0 .net "S", 0 0, L_0000017c43d4b540;  alias, 1 drivers
v0000017c434fd5d0_0 .net "a", 0 0, L_0000017c43d4bf50;  alias, 1 drivers
v0000017c434fc9f0_0 .net "b", 0 0, L_0000017c43ccb580;  alias, 1 drivers
v0000017c434fc4f0_0 .net "c", 0 0, L_0000017c43d4a510;  alias, 1 drivers
S_0000017c43541930 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4353e280;
 .timescale 0 0;
P_0000017c43240b40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d4b8c0 .functor XOR 1, L_0000017c43cef028, L_0000017c43cca680, C4<0>, C4<0>;
v0000017c434fd7b0_0 .net *"_ivl_1", 0 0, L_0000017c43cca680;  1 drivers
S_0000017c43542bf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43541930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4bc40 .functor OR 1, L_0000017c43d4a580, L_0000017c43d4b9a0, C4<0>, C4<0>;
v0000017c434fd3f0_0 .net "S", 0 0, L_0000017c43d4a900;  1 drivers
v0000017c434fdfd0_0 .net "a", 0 0, L_0000017c43ccb620;  1 drivers
v0000017c434fddf0_0 .net "b", 0 0, L_0000017c43cca7c0;  1 drivers
v0000017c434fd710_0 .net "c", 0 0, L_0000017c43d4bc40;  1 drivers
v0000017c434fcef0_0 .net "carry_1", 0 0, L_0000017c43d4a580;  1 drivers
v0000017c434fe6b0_0 .net "carry_2", 0 0, L_0000017c43d4b9a0;  1 drivers
v0000017c434fc1d0_0 .net "cin", 0 0, L_0000017c43ccb6c0;  1 drivers
v0000017c434fcb30_0 .net "sum_1", 0 0, L_0000017c43d4b930;  1 drivers
S_0000017c43540fd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43542bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4b930 .functor XOR 1, L_0000017c43ccb620, L_0000017c43cca7c0, C4<0>, C4<0>;
L_0000017c43d4a580 .functor AND 1, L_0000017c43ccb620, L_0000017c43cca7c0, C4<1>, C4<1>;
v0000017c434fd350_0 .net "S", 0 0, L_0000017c43d4b930;  alias, 1 drivers
v0000017c434fdb70_0 .net "a", 0 0, L_0000017c43ccb620;  alias, 1 drivers
v0000017c434fcd10_0 .net "b", 0 0, L_0000017c43cca7c0;  alias, 1 drivers
v0000017c434fc630_0 .net "c", 0 0, L_0000017c43d4a580;  alias, 1 drivers
S_0000017c43540800 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43542bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4a900 .functor XOR 1, L_0000017c43d4b930, L_0000017c43ccb6c0, C4<0>, C4<0>;
L_0000017c43d4b9a0 .functor AND 1, L_0000017c43d4b930, L_0000017c43ccb6c0, C4<1>, C4<1>;
v0000017c434fc310_0 .net "S", 0 0, L_0000017c43d4a900;  alias, 1 drivers
v0000017c434fe7f0_0 .net "a", 0 0, L_0000017c43d4b930;  alias, 1 drivers
v0000017c434fc8b0_0 .net "b", 0 0, L_0000017c43ccb6c0;  alias, 1 drivers
v0000017c434fdf30_0 .net "c", 0 0, L_0000017c43d4b9a0;  alias, 1 drivers
S_0000017c4353df60 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4353e280;
 .timescale 0 0;
P_0000017c43240dc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d4ba10 .functor XOR 1, L_0000017c43cef028, L_0000017c43cc9140, C4<0>, C4<0>;
v0000017c434fde90_0 .net *"_ivl_1", 0 0, L_0000017c43cc9140;  1 drivers
S_0000017c4353ef00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4c260 .functor OR 1, L_0000017c43d4d6f0, L_0000017c43d4c3b0, C4<0>, C4<0>;
v0000017c434fe570_0 .net "S", 0 0, L_0000017c43d4d840;  1 drivers
v0000017c434fd850_0 .net "a", 0 0, L_0000017c43cc91e0;  1 drivers
v0000017c434fcf90_0 .net "b", 0 0, L_0000017c43ccbd00;  1 drivers
v0000017c434fe4d0_0 .net "c", 0 0, L_0000017c43d4c260;  1 drivers
v0000017c434fdd50_0 .net "carry_1", 0 0, L_0000017c43d4d6f0;  1 drivers
v0000017c434fd8f0_0 .net "carry_2", 0 0, L_0000017c43d4c3b0;  1 drivers
v0000017c434fdc10_0 .net "cin", 0 0, L_0000017c43ccd4c0;  1 drivers
v0000017c434fc6d0_0 .net "sum_1", 0 0, L_0000017c43d4bd90;  1 drivers
S_0000017c43542d80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4bd90 .functor XOR 1, L_0000017c43cc91e0, L_0000017c43ccbd00, C4<0>, C4<0>;
L_0000017c43d4d6f0 .functor AND 1, L_0000017c43cc91e0, L_0000017c43ccbd00, C4<1>, C4<1>;
v0000017c434fc270_0 .net "S", 0 0, L_0000017c43d4bd90;  alias, 1 drivers
v0000017c434fcbd0_0 .net "a", 0 0, L_0000017c43cc91e0;  alias, 1 drivers
v0000017c434fd2b0_0 .net "b", 0 0, L_0000017c43ccbd00;  alias, 1 drivers
v0000017c434fcc70_0 .net "c", 0 0, L_0000017c43d4d6f0;  alias, 1 drivers
S_0000017c43543230 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4d840 .functor XOR 1, L_0000017c43d4bd90, L_0000017c43ccd4c0, C4<0>, C4<0>;
L_0000017c43d4c3b0 .functor AND 1, L_0000017c43d4bd90, L_0000017c43ccd4c0, C4<1>, C4<1>;
v0000017c434fc590_0 .net "S", 0 0, L_0000017c43d4d840;  alias, 1 drivers
v0000017c434fcdb0_0 .net "a", 0 0, L_0000017c43d4bd90;  alias, 1 drivers
v0000017c434fe2f0_0 .net "b", 0 0, L_0000017c43ccd4c0;  alias, 1 drivers
v0000017c434fe070_0 .net "c", 0 0, L_0000017c43d4c3b0;  alias, 1 drivers
S_0000017c43540990 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4353e280;
 .timescale 0 0;
P_0000017c43241080 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d4d290 .functor XOR 1, L_0000017c43cef028, L_0000017c43ccc2a0, C4<0>, C4<0>;
v0000017c434fed90_0 .net *"_ivl_1", 0 0, L_0000017c43ccc2a0;  1 drivers
S_0000017c4353dc40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43540990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4c9d0 .functor OR 1, L_0000017c43d4d760, L_0000017c43d4c8f0, C4<0>, C4<0>;
v0000017c434fe610_0 .net "S", 0 0, L_0000017c43d4db50;  1 drivers
v0000017c435000f0_0 .net "a", 0 0, L_0000017c43ccdb00;  1 drivers
v0000017c43500a50_0 .net "b", 0 0, L_0000017c43ccc160;  1 drivers
v0000017c434ffd30_0 .net "c", 0 0, L_0000017c43d4c9d0;  1 drivers
v0000017c43500230_0 .net "carry_1", 0 0, L_0000017c43d4d760;  1 drivers
v0000017c434ff510_0 .net "carry_2", 0 0, L_0000017c43d4c8f0;  1 drivers
v0000017c43500c30_0 .net "cin", 0 0, L_0000017c43ccd380;  1 drivers
v0000017c434ffab0_0 .net "sum_1", 0 0, L_0000017c43d4c960;  1 drivers
S_0000017c435433c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353dc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c960 .functor XOR 1, L_0000017c43ccdb00, L_0000017c43ccc160, C4<0>, C4<0>;
L_0000017c43d4d760 .functor AND 1, L_0000017c43ccdb00, L_0000017c43ccc160, C4<1>, C4<1>;
v0000017c434fd0d0_0 .net "S", 0 0, L_0000017c43d4c960;  alias, 1 drivers
v0000017c434fe110_0 .net "a", 0 0, L_0000017c43ccdb00;  alias, 1 drivers
v0000017c434fe1b0_0 .net "b", 0 0, L_0000017c43ccc160;  alias, 1 drivers
v0000017c434fe250_0 .net "c", 0 0, L_0000017c43d4d760;  alias, 1 drivers
S_0000017c43540b20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353dc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4db50 .functor XOR 1, L_0000017c43d4c960, L_0000017c43ccd380, C4<0>, C4<0>;
L_0000017c43d4c8f0 .functor AND 1, L_0000017c43d4c960, L_0000017c43ccd380, C4<1>, C4<1>;
v0000017c434fe390_0 .net "S", 0 0, L_0000017c43d4db50;  alias, 1 drivers
v0000017c434fd170_0 .net "a", 0 0, L_0000017c43d4c960;  alias, 1 drivers
v0000017c434fe430_0 .net "b", 0 0, L_0000017c43ccd380;  alias, 1 drivers
v0000017c434fe890_0 .net "c", 0 0, L_0000017c43d4c8f0;  alias, 1 drivers
S_0000017c4353f090 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4353e280;
 .timescale 0 0;
P_0000017c432412c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d4c810 .functor XOR 1, L_0000017c43cef028, L_0000017c43ccdce0, C4<0>, C4<0>;
v0000017c43500af0_0 .net *"_ivl_1", 0 0, L_0000017c43ccdce0;  1 drivers
S_0000017c43541f70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353f090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4cf80 .functor OR 1, L_0000017c43d4c7a0, L_0000017c43d4cab0, C4<0>, C4<0>;
v0000017c434ff8d0_0 .net "S", 0 0, L_0000017c43d4cf10;  1 drivers
v0000017c43500cd0_0 .net "a", 0 0, L_0000017c43cccde0;  1 drivers
v0000017c43500f50_0 .net "b", 0 0, L_0000017c43ccc020;  1 drivers
v0000017c435004b0_0 .net "c", 0 0, L_0000017c43d4cf80;  1 drivers
v0000017c434fef70_0 .net "carry_1", 0 0, L_0000017c43d4c7a0;  1 drivers
v0000017c434ffa10_0 .net "carry_2", 0 0, L_0000017c43d4cab0;  1 drivers
v0000017c43500910_0 .net "cin", 0 0, L_0000017c43ccc700;  1 drivers
v0000017c43500050_0 .net "sum_1", 0 0, L_0000017c43d4d370;  1 drivers
S_0000017c43540cb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43541f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4d370 .functor XOR 1, L_0000017c43cccde0, L_0000017c43ccc020, C4<0>, C4<0>;
L_0000017c43d4c7a0 .functor AND 1, L_0000017c43cccde0, L_0000017c43ccc020, C4<1>, C4<1>;
v0000017c43500730_0 .net "S", 0 0, L_0000017c43d4d370;  alias, 1 drivers
v0000017c435005f0_0 .net "a", 0 0, L_0000017c43cccde0;  alias, 1 drivers
v0000017c434ffdd0_0 .net "b", 0 0, L_0000017c43ccc020;  alias, 1 drivers
v0000017c434ff3d0_0 .net "c", 0 0, L_0000017c43d4c7a0;  alias, 1 drivers
S_0000017c43540e40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43541f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4cf10 .functor XOR 1, L_0000017c43d4d370, L_0000017c43ccc700, C4<0>, C4<0>;
L_0000017c43d4cab0 .functor AND 1, L_0000017c43d4d370, L_0000017c43ccc700, C4<1>, C4<1>;
v0000017c43500d70_0 .net "S", 0 0, L_0000017c43d4cf10;  alias, 1 drivers
v0000017c434ff830_0 .net "a", 0 0, L_0000017c43d4d370;  alias, 1 drivers
v0000017c434fee30_0 .net "b", 0 0, L_0000017c43ccc700;  alias, 1 drivers
v0000017c434fff10_0 .net "c", 0 0, L_0000017c43d4cab0;  alias, 1 drivers
S_0000017c4353e730 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240a00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cef070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4cdc0 .functor BUFZ 1, L_0000017c43cef070, C4<0>, C4<0>, C4<0>;
v0000017c43502530_0 .net "S", 4 0, L_0000017c43ccc7a0;  alias, 1 drivers
v0000017c43502670_0 .net *"_ivl_0", 0 0, L_0000017c43d4cff0;  1 drivers
v0000017c43502710_0 .net *"_ivl_10", 0 0, L_0000017c43d4cc00;  1 drivers
v0000017c435027b0_0 .net *"_ivl_20", 0 0, L_0000017c43d4cb90;  1 drivers
v0000017c43502850_0 .net *"_ivl_30", 0 0, L_0000017c43d4cc70;  1 drivers
v0000017c43504d30_0 .net *"_ivl_40", 0 0, L_0000017c43d4da70;  1 drivers
v0000017c435054b0_0 .net *"_ivl_56", 0 0, L_0000017c43d4cdc0;  1 drivers
v0000017c43505d70_0 .net "a", 4 0, L_0000017c43ccc0c0;  alias, 1 drivers
v0000017c435055f0_0 .net "b", 4 0, o0000017c433f5ca8;  alias, 0 drivers
v0000017c43504e70_0 .net "b1", 4 0, L_0000017c43ccbda0;  1 drivers
v0000017c43505870_0 .net "c", 0 0, L_0000017c43ccd1a0;  alias, 1 drivers
v0000017c43504c90_0 .net "cin", 0 0, L_0000017c43cef070;  1 drivers
v0000017c43505230_0 .net "co", 5 0, L_0000017c43ccc5c0;  1 drivers
L_0000017c43ccd420 .part o0000017c433f5ca8, 0, 1;
L_0000017c43ccc3e0 .part L_0000017c43ccc0c0, 0, 1;
L_0000017c43cccac0 .part L_0000017c43ccbda0, 0, 1;
L_0000017c43ccd7e0 .part L_0000017c43ccc5c0, 0, 1;
L_0000017c43cce0a0 .part o0000017c433f5ca8, 1, 1;
L_0000017c43ccc660 .part L_0000017c43ccc0c0, 1, 1;
L_0000017c43ccc200 .part L_0000017c43ccbda0, 1, 1;
L_0000017c43cce000 .part L_0000017c43ccc5c0, 1, 1;
L_0000017c43ccbee0 .part o0000017c433f5ca8, 2, 1;
L_0000017c43ccc340 .part L_0000017c43ccc0c0, 2, 1;
L_0000017c43ccc480 .part L_0000017c43ccbda0, 2, 1;
L_0000017c43ccdba0 .part L_0000017c43ccc5c0, 2, 1;
L_0000017c43ccba80 .part o0000017c433f5ca8, 3, 1;
L_0000017c43ccb940 .part L_0000017c43ccc0c0, 3, 1;
L_0000017c43ccc8e0 .part L_0000017c43ccbda0, 3, 1;
L_0000017c43ccdec0 .part L_0000017c43ccc5c0, 3, 1;
LS_0000017c43ccbda0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4cff0, L_0000017c43d4cc00, L_0000017c43d4cb90, L_0000017c43d4cc70;
LS_0000017c43ccbda0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d4da70;
L_0000017c43ccbda0 .concat8 [ 4 1 0 0], LS_0000017c43ccbda0_0_0, LS_0000017c43ccbda0_0_4;
L_0000017c43ccd880 .part o0000017c433f5ca8, 4, 1;
L_0000017c43ccdc40 .part L_0000017c43ccc0c0, 4, 1;
L_0000017c43ccc520 .part L_0000017c43ccbda0, 4, 1;
L_0000017c43ccbb20 .part L_0000017c43ccc5c0, 4, 1;
LS_0000017c43ccc7a0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4d8b0, L_0000017c43d4c2d0, L_0000017c43d4c340, L_0000017c43d4d7d0;
LS_0000017c43ccc7a0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d4d060;
L_0000017c43ccc7a0 .concat8 [ 4 1 0 0], LS_0000017c43ccc7a0_0_0, LS_0000017c43ccc7a0_0_4;
LS_0000017c43ccc5c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4cdc0, L_0000017c43d4d610, L_0000017c43d4d300, L_0000017c43d4c5e0;
LS_0000017c43ccc5c0_0_4 .concat8 [ 1 1 0 0], L_0000017c43d4cce0, L_0000017c43d4c490;
L_0000017c43ccc5c0 .concat8 [ 4 2 0 0], LS_0000017c43ccc5c0_0_0, LS_0000017c43ccc5c0_0_4;
L_0000017c43ccd1a0 .part L_0000017c43ccc5c0, 5, 1;
S_0000017c4353ddd0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4353e730;
 .timescale 0 0;
P_0000017c43240c80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4cff0 .functor XOR 1, L_0000017c43cef070, L_0000017c43ccd420, C4<0>, C4<0>;
v0000017c43500370_0 .net *"_ivl_1", 0 0, L_0000017c43ccd420;  1 drivers
S_0000017c4353f3b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4d610 .functor OR 1, L_0000017c43d4c570, L_0000017c43d4dbc0, C4<0>, C4<0>;
v0000017c434ff1f0_0 .net "S", 0 0, L_0000017c43d4d8b0;  1 drivers
v0000017c435009b0_0 .net "a", 0 0, L_0000017c43ccc3e0;  1 drivers
v0000017c434febb0_0 .net "b", 0 0, L_0000017c43cccac0;  1 drivers
v0000017c43500ff0_0 .net "c", 0 0, L_0000017c43d4d610;  1 drivers
v0000017c43501090_0 .net "carry_1", 0 0, L_0000017c43d4c570;  1 drivers
v0000017c435002d0_0 .net "carry_2", 0 0, L_0000017c43d4dbc0;  1 drivers
v0000017c434fe930_0 .net "cin", 0 0, L_0000017c43ccd7e0;  1 drivers
v0000017c434fe9d0_0 .net "sum_1", 0 0, L_0000017c43d4c110;  1 drivers
S_0000017c4353dab0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c110 .functor XOR 1, L_0000017c43ccc3e0, L_0000017c43cccac0, C4<0>, C4<0>;
L_0000017c43d4c570 .functor AND 1, L_0000017c43ccc3e0, L_0000017c43cccac0, C4<1>, C4<1>;
v0000017c434ff970_0 .net "S", 0 0, L_0000017c43d4c110;  alias, 1 drivers
v0000017c434ff330_0 .net "a", 0 0, L_0000017c43ccc3e0;  alias, 1 drivers
v0000017c43500690_0 .net "b", 0 0, L_0000017c43cccac0;  alias, 1 drivers
v0000017c434fffb0_0 .net "c", 0 0, L_0000017c43d4c570;  alias, 1 drivers
S_0000017c43541ac0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4d8b0 .functor XOR 1, L_0000017c43d4c110, L_0000017c43ccd7e0, C4<0>, C4<0>;
L_0000017c43d4dbc0 .functor AND 1, L_0000017c43d4c110, L_0000017c43ccd7e0, C4<1>, C4<1>;
v0000017c43500eb0_0 .net "S", 0 0, L_0000017c43d4d8b0;  alias, 1 drivers
v0000017c434ffbf0_0 .net "a", 0 0, L_0000017c43d4c110;  alias, 1 drivers
v0000017c43500870_0 .net "b", 0 0, L_0000017c43ccd7e0;  alias, 1 drivers
v0000017c43500190_0 .net "c", 0 0, L_0000017c43d4dbc0;  alias, 1 drivers
S_0000017c4353d790 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4353e730;
 .timescale 0 0;
P_0000017c43240380 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d4cc00 .functor XOR 1, L_0000017c43cef070, L_0000017c43cce0a0, C4<0>, C4<0>;
v0000017c43502a30_0 .net *"_ivl_1", 0 0, L_0000017c43cce0a0;  1 drivers
S_0000017c4353e5a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4d300 .functor OR 1, L_0000017c43d4dca0, L_0000017c43d4cea0, C4<0>, C4<0>;
v0000017c434ffc90_0 .net "S", 0 0, L_0000017c43d4c2d0;  1 drivers
v0000017c43502fd0_0 .net "a", 0 0, L_0000017c43ccc660;  1 drivers
v0000017c43503110_0 .net "b", 0 0, L_0000017c43ccc200;  1 drivers
v0000017c435022b0_0 .net "c", 0 0, L_0000017c43d4d300;  1 drivers
v0000017c435018b0_0 .net "carry_1", 0 0, L_0000017c43d4dca0;  1 drivers
v0000017c43502990_0 .net "carry_2", 0 0, L_0000017c43d4cea0;  1 drivers
v0000017c435031b0_0 .net "cin", 0 0, L_0000017c43cce000;  1 drivers
v0000017c43501950_0 .net "sum_1", 0 0, L_0000017c43d4dc30;  1 drivers
S_0000017c43541480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4dc30 .functor XOR 1, L_0000017c43ccc660, L_0000017c43ccc200, C4<0>, C4<0>;
L_0000017c43d4dca0 .functor AND 1, L_0000017c43ccc660, L_0000017c43ccc200, C4<1>, C4<1>;
v0000017c434fec50_0 .net "S", 0 0, L_0000017c43d4dc30;  alias, 1 drivers
v0000017c434ff0b0_0 .net "a", 0 0, L_0000017c43ccc660;  alias, 1 drivers
v0000017c434ff290_0 .net "b", 0 0, L_0000017c43ccc200;  alias, 1 drivers
v0000017c434ff150_0 .net "c", 0 0, L_0000017c43d4dca0;  alias, 1 drivers
S_0000017c43543550 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c2d0 .functor XOR 1, L_0000017c43d4dc30, L_0000017c43cce000, C4<0>, C4<0>;
L_0000017c43d4cea0 .functor AND 1, L_0000017c43d4dc30, L_0000017c43cce000, C4<1>, C4<1>;
v0000017c434ff470_0 .net "S", 0 0, L_0000017c43d4c2d0;  alias, 1 drivers
v0000017c434ffb50_0 .net "a", 0 0, L_0000017c43d4dc30;  alias, 1 drivers
v0000017c434ff6f0_0 .net "b", 0 0, L_0000017c43cce000;  alias, 1 drivers
v0000017c434ff790_0 .net "c", 0 0, L_0000017c43d4cea0;  alias, 1 drivers
S_0000017c43541610 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4353e730;
 .timescale 0 0;
P_0000017c43240d00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d4cb90 .functor XOR 1, L_0000017c43cef070, L_0000017c43ccbee0, C4<0>, C4<0>;
v0000017c43502df0_0 .net *"_ivl_1", 0 0, L_0000017c43ccbee0;  1 drivers
S_0000017c435436e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43541610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4c5e0 .functor OR 1, L_0000017c43d4d920, L_0000017c43d4c180, C4<0>, C4<0>;
v0000017c435028f0_0 .net "S", 0 0, L_0000017c43d4c340;  1 drivers
v0000017c43502d50_0 .net "a", 0 0, L_0000017c43ccc340;  1 drivers
v0000017c43502ad0_0 .net "b", 0 0, L_0000017c43ccc480;  1 drivers
v0000017c43503390_0 .net "c", 0 0, L_0000017c43d4c5e0;  1 drivers
v0000017c43501590_0 .net "carry_1", 0 0, L_0000017c43d4d920;  1 drivers
v0000017c43501db0_0 .net "carry_2", 0 0, L_0000017c43d4c180;  1 drivers
v0000017c43501e50_0 .net "cin", 0 0, L_0000017c43ccdba0;  1 drivers
v0000017c43501810_0 .net "sum_1", 0 0, L_0000017c43d4c1f0;  1 drivers
S_0000017c4353fb80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435436e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c1f0 .functor XOR 1, L_0000017c43ccc340, L_0000017c43ccc480, C4<0>, C4<0>;
L_0000017c43d4d920 .functor AND 1, L_0000017c43ccc340, L_0000017c43ccc480, C4<1>, C4<1>;
v0000017c435011d0_0 .net "S", 0 0, L_0000017c43d4c1f0;  alias, 1 drivers
v0000017c43501270_0 .net "a", 0 0, L_0000017c43ccc340;  alias, 1 drivers
v0000017c43503250_0 .net "b", 0 0, L_0000017c43ccc480;  alias, 1 drivers
v0000017c435032f0_0 .net "c", 0 0, L_0000017c43d4d920;  alias, 1 drivers
S_0000017c4353d470 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435436e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c340 .functor XOR 1, L_0000017c43d4c1f0, L_0000017c43ccdba0, C4<0>, C4<0>;
L_0000017c43d4c180 .functor AND 1, L_0000017c43d4c1f0, L_0000017c43ccdba0, C4<1>, C4<1>;
v0000017c43502f30_0 .net "S", 0 0, L_0000017c43d4c340;  alias, 1 drivers
v0000017c43501a90_0 .net "a", 0 0, L_0000017c43d4c1f0;  alias, 1 drivers
v0000017c435014f0_0 .net "b", 0 0, L_0000017c43ccdba0;  alias, 1 drivers
v0000017c43501450_0 .net "c", 0 0, L_0000017c43d4c180;  alias, 1 drivers
S_0000017c43541c50 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4353e730;
 .timescale 0 0;
P_0000017c43241100 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d4cc70 .functor XOR 1, L_0000017c43cef070, L_0000017c43ccba80, C4<0>, C4<0>;
v0000017c435025d0_0 .net *"_ivl_1", 0 0, L_0000017c43ccba80;  1 drivers
S_0000017c4353f540 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43541c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4cce0 .functor OR 1, L_0000017c43d4d990, L_0000017c43d4da00, C4<0>, C4<0>;
v0000017c43501d10_0 .net "S", 0 0, L_0000017c43d4d7d0;  1 drivers
v0000017c43503070_0 .net "a", 0 0, L_0000017c43ccb940;  1 drivers
v0000017c43501ef0_0 .net "b", 0 0, L_0000017c43ccc8e0;  1 drivers
v0000017c43502e90_0 .net "c", 0 0, L_0000017c43d4cce0;  1 drivers
v0000017c43502030_0 .net "carry_1", 0 0, L_0000017c43d4d990;  1 drivers
v0000017c43502c10_0 .net "carry_2", 0 0, L_0000017c43d4da00;  1 drivers
v0000017c43501b30_0 .net "cin", 0 0, L_0000017c43ccdec0;  1 drivers
v0000017c43503430_0 .net "sum_1", 0 0, L_0000017c43d4c650;  1 drivers
S_0000017c4353f6d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c650 .functor XOR 1, L_0000017c43ccb940, L_0000017c43ccc8e0, C4<0>, C4<0>;
L_0000017c43d4d990 .functor AND 1, L_0000017c43ccb940, L_0000017c43ccc8e0, C4<1>, C4<1>;
v0000017c43501f90_0 .net "S", 0 0, L_0000017c43d4c650;  alias, 1 drivers
v0000017c43501130_0 .net "a", 0 0, L_0000017c43ccb940;  alias, 1 drivers
v0000017c43502b70_0 .net "b", 0 0, L_0000017c43ccc8e0;  alias, 1 drivers
v0000017c43501630_0 .net "c", 0 0, L_0000017c43d4d990;  alias, 1 drivers
S_0000017c4353f9f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4d7d0 .functor XOR 1, L_0000017c43d4c650, L_0000017c43ccdec0, C4<0>, C4<0>;
L_0000017c43d4da00 .functor AND 1, L_0000017c43d4c650, L_0000017c43ccdec0, C4<1>, C4<1>;
v0000017c43501310_0 .net "S", 0 0, L_0000017c43d4d7d0;  alias, 1 drivers
v0000017c43502cb0_0 .net "a", 0 0, L_0000017c43d4c650;  alias, 1 drivers
v0000017c43501770_0 .net "b", 0 0, L_0000017c43ccdec0;  alias, 1 drivers
v0000017c435019f0_0 .net "c", 0 0, L_0000017c43d4da00;  alias, 1 drivers
S_0000017c43541de0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4353e730;
 .timescale 0 0;
P_0000017c432411c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d4da70 .functor XOR 1, L_0000017c43cef070, L_0000017c43ccd880, C4<0>, C4<0>;
v0000017c43502490_0 .net *"_ivl_1", 0 0, L_0000017c43ccd880;  1 drivers
S_0000017c43542100 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43541de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4c490 .functor OR 1, L_0000017c43d4ca40, L_0000017c43d4c420, C4<0>, C4<0>;
v0000017c43503610_0 .net "S", 0 0, L_0000017c43d4d060;  1 drivers
v0000017c435037f0_0 .net "a", 0 0, L_0000017c43ccdc40;  1 drivers
v0000017c43502170_0 .net "b", 0 0, L_0000017c43ccc520;  1 drivers
v0000017c435016d0_0 .net "c", 0 0, L_0000017c43d4c490;  1 drivers
v0000017c43503890_0 .net "carry_1", 0 0, L_0000017c43d4ca40;  1 drivers
v0000017c435023f0_0 .net "carry_2", 0 0, L_0000017c43d4c420;  1 drivers
v0000017c43501c70_0 .net "cin", 0 0, L_0000017c43ccbb20;  1 drivers
v0000017c43502210_0 .net "sum_1", 0 0, L_0000017c43d4cd50;  1 drivers
S_0000017c43542290 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43542100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4cd50 .functor XOR 1, L_0000017c43ccdc40, L_0000017c43ccc520, C4<0>, C4<0>;
L_0000017c43d4ca40 .functor AND 1, L_0000017c43ccdc40, L_0000017c43ccc520, C4<1>, C4<1>;
v0000017c435013b0_0 .net "S", 0 0, L_0000017c43d4cd50;  alias, 1 drivers
v0000017c43503750_0 .net "a", 0 0, L_0000017c43ccdc40;  alias, 1 drivers
v0000017c43501bd0_0 .net "b", 0 0, L_0000017c43ccc520;  alias, 1 drivers
v0000017c435034d0_0 .net "c", 0 0, L_0000017c43d4ca40;  alias, 1 drivers
S_0000017c43542420 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43542100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4d060 .functor XOR 1, L_0000017c43d4cd50, L_0000017c43ccbb20, C4<0>, C4<0>;
L_0000017c43d4c420 .functor AND 1, L_0000017c43d4cd50, L_0000017c43ccbb20, C4<1>, C4<1>;
v0000017c43503570_0 .net "S", 0 0, L_0000017c43d4d060;  alias, 1 drivers
v0000017c43502350_0 .net "a", 0 0, L_0000017c43d4cd50;  alias, 1 drivers
v0000017c435020d0_0 .net "b", 0 0, L_0000017c43ccbb20;  alias, 1 drivers
v0000017c435036b0_0 .net "c", 0 0, L_0000017c43d4c420;  alias, 1 drivers
S_0000017c43542740 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d4ae40 .functor AND 1, L_0000017c43ccb1c0, L_0000017c43cca900, C4<1>, C4<1>;
v0000017c43503cf0_0 .net "X", 0 0, L_0000017c43ccb1c0;  alias, 1 drivers
v0000017c43505550_0 .net "Y", 0 0, L_0000017c43cca900;  alias, 1 drivers
v0000017c43503a70_0 .net "Z", 2 0, L_0000017c43cc9f00;  alias, 1 drivers
L_0000017c43ceecc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43503f70_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ceecc8;  1 drivers
L_0000017c43ceed10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43504b50_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ceed10;  1 drivers
v0000017c435040b0_0 .net *"_ivl_9", 0 0, L_0000017c43d4ae40;  1 drivers
L_0000017c43cc9f00 .concat8 [ 1 1 1 0], L_0000017c43d4ae40, L_0000017c43ceed10, L_0000017c43ceecc8;
S_0000017c4353e0f0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d4aa50 .functor AND 1, L_0000017c43cc9280, L_0000017c43ccaa40, C4<1>, C4<1>;
v0000017c43504a10_0 .net "X", 0 0, L_0000017c43cc9280;  alias, 1 drivers
v0000017c435046f0_0 .net "Y", 0 0, L_0000017c43ccaa40;  alias, 1 drivers
v0000017c43504290_0 .net "Z", 2 0, L_0000017c43cc9dc0;  alias, 1 drivers
L_0000017c43ceed58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43505690_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ceed58;  1 drivers
L_0000017c43ceeda0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43504f10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ceeda0;  1 drivers
v0000017c43505cd0_0 .net *"_ivl_9", 0 0, L_0000017c43d4aa50;  1 drivers
L_0000017c43cc9dc0 .concat8 [ 1 1 1 0], L_0000017c43d4aa50, L_0000017c43ceeda0, L_0000017c43ceed58;
S_0000017c435428d0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d4b070 .functor AND 1, o0000017c433f60c8, o0000017c433f60f8, C4<1>, C4<1>;
v0000017c43504bf0_0 .net "X", 0 0, o0000017c433f60c8;  alias, 0 drivers
v0000017c43505730_0 .net "Y", 0 0, o0000017c433f60f8;  alias, 0 drivers
v0000017c435057d0_0 .net "Z", 2 0, L_0000017c43cca540;  alias, 1 drivers
L_0000017c43ceede8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43505a50_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ceede8;  1 drivers
L_0000017c43ceee30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43505910_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ceee30;  1 drivers
v0000017c43505af0_0 .net *"_ivl_9", 0 0, L_0000017c43d4b070;  1 drivers
L_0000017c43cca540 .concat8 [ 1 1 1 0], L_0000017c43d4b070, L_0000017c43ceee30, L_0000017c43ceede8;
S_0000017c4353d600 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c42af1e00 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c42af1e38 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c42af1e70 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43504510_0 .net *"_ivl_0", 4 0, L_0000017c43cc9c80;  1 drivers
L_0000017c43ceef08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435059b0_0 .net *"_ivl_3", 1 0, L_0000017c43ceef08;  1 drivers
v0000017c435052d0_0 .net *"_ivl_6", 2 0, L_0000017c43ccb440;  1 drivers
L_0000017c43ceef50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43505e10_0 .net *"_ivl_8", 1 0, L_0000017c43ceef50;  1 drivers
v0000017c43504dd0_0 .net "a", 2 0, L_0000017c43cc9f00;  alias, 1 drivers
v0000017c43504ab0_0 .net "a_out", 4 0, L_0000017c43cc9d20;  alias, 1 drivers
L_0000017c43cc9c80 .concat [ 3 2 0 0], L_0000017c43cc9f00, L_0000017c43ceef08;
L_0000017c43ccb440 .part L_0000017c43cc9c80, 0, 3;
L_0000017c43cc9d20 .concat [ 2 3 0 0], L_0000017c43ceef50, L_0000017c43ccb440;
S_0000017c4353d920 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547ac0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547af8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547b30 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43505c30_0 .net *"_ivl_0", 4 0, L_0000017c43ccb4e0;  1 drivers
L_0000017c43ceef98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435045b0_0 .net *"_ivl_3", 1 0, L_0000017c43ceef98;  1 drivers
v0000017c43504fb0_0 .net *"_ivl_6", 3 0, L_0000017c43cca400;  1 drivers
L_0000017c43ceefe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43503930_0 .net *"_ivl_8", 0 0, L_0000017c43ceefe0;  1 drivers
v0000017c43505190_0 .net "a", 2 0, L_0000017c43cc9b40;  alias, 1 drivers
v0000017c43505b90_0 .net "a_out", 4 0, L_0000017c43ccb800;  alias, 1 drivers
L_0000017c43ccb4e0 .concat [ 3 2 0 0], L_0000017c43cc9b40, L_0000017c43ceef98;
L_0000017c43cca400 .part L_0000017c43ccb4e0, 0, 4;
L_0000017c43ccb800 .concat [ 1 4 0 0], L_0000017c43ceefe0, L_0000017c43cca400;
S_0000017c4353ea50 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c434b3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43240400 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ceeec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4acf0 .functor BUFZ 1, L_0000017c43ceeec0, C4<0>, C4<0>, C4<0>;
v0000017c43507a30_0 .net "S", 2 0, L_0000017c43cc9b40;  alias, 1 drivers
v0000017c435072b0_0 .net *"_ivl_0", 0 0, L_0000017c43d4b4d0;  1 drivers
v0000017c43506c70_0 .net *"_ivl_10", 0 0, L_0000017c43d4ad60;  1 drivers
v0000017c435061d0_0 .net *"_ivl_20", 0 0, L_0000017c43d4ac80;  1 drivers
v0000017c43507b70_0 .net *"_ivl_36", 0 0, L_0000017c43d4acf0;  1 drivers
v0000017c43507170_0 .net "a", 2 0, L_0000017c43cca540;  alias, 1 drivers
v0000017c43507350_0 .net "b", 2 0, L_0000017c43ccb760;  alias, 1 drivers
v0000017c43507c10_0 .net "b1", 2 0, L_0000017c43ccae00;  1 drivers
v0000017c43507cb0_0 .net "c", 0 0, L_0000017c43cca2c0;  alias, 1 drivers
v0000017c43507d50_0 .net "cin", 0 0, L_0000017c43ceeec0;  1 drivers
v0000017c43508390_0 .net "co", 3 0, L_0000017c43cc9be0;  1 drivers
L_0000017c43cc9a00 .part L_0000017c43ccb760, 0, 1;
L_0000017c43ccb3a0 .part L_0000017c43cca540, 0, 1;
L_0000017c43cc9320 .part L_0000017c43ccae00, 0, 1;
L_0000017c43cc9460 .part L_0000017c43cc9be0, 0, 1;
L_0000017c43ccacc0 .part L_0000017c43ccb760, 1, 1;
L_0000017c43cca220 .part L_0000017c43cca540, 1, 1;
L_0000017c43ccad60 .part L_0000017c43ccae00, 1, 1;
L_0000017c43cc9640 .part L_0000017c43cc9be0, 1, 1;
L_0000017c43ccae00 .concat8 [ 1 1 1 0], L_0000017c43d4b4d0, L_0000017c43d4ad60, L_0000017c43d4ac80;
L_0000017c43ccaea0 .part L_0000017c43ccb760, 2, 1;
L_0000017c43cc96e0 .part L_0000017c43cca540, 2, 1;
L_0000017c43ccaf40 .part L_0000017c43ccae00, 2, 1;
L_0000017c43cca4a0 .part L_0000017c43cc9be0, 2, 1;
L_0000017c43cc9b40 .concat8 [ 1 1 1 0], L_0000017c43d4af90, L_0000017c43d4b000, L_0000017c43d4b7e0;
L_0000017c43cc9be0 .concat8 [ 1 1 1 1], L_0000017c43d4acf0, L_0000017c43d4bd20, L_0000017c43d4b150, L_0000017c43d4bee0;
L_0000017c43cca2c0 .part L_0000017c43cc9be0, 3, 1;
S_0000017c4353f860 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4353ea50;
 .timescale 0 0;
P_0000017c43240440 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4b4d0 .functor XOR 1, L_0000017c43ceeec0, L_0000017c43cc9a00, C4<0>, C4<0>;
v0000017c43503c50_0 .net *"_ivl_1", 0 0, L_0000017c43cc9a00;  1 drivers
S_0000017c4353fd10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4bd20 .functor OR 1, L_0000017c43d4c030, L_0000017c43d4a890, C4<0>, C4<0>;
v0000017c43505ff0_0 .net "S", 0 0, L_0000017c43d4af90;  1 drivers
v0000017c43505050_0 .net "a", 0 0, L_0000017c43ccb3a0;  1 drivers
v0000017c43505410_0 .net "b", 0 0, L_0000017c43cc9320;  1 drivers
v0000017c435050f0_0 .net "c", 0 0, L_0000017c43d4bd20;  1 drivers
v0000017c43506090_0 .net "carry_1", 0 0, L_0000017c43d4c030;  1 drivers
v0000017c435041f0_0 .net "carry_2", 0 0, L_0000017c43d4a890;  1 drivers
v0000017c435039d0_0 .net "cin", 0 0, L_0000017c43cc9460;  1 drivers
v0000017c43503e30_0 .net "sum_1", 0 0, L_0000017c43d4bb60;  1 drivers
S_0000017c43546430 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4bb60 .functor XOR 1, L_0000017c43ccb3a0, L_0000017c43cc9320, C4<0>, C4<0>;
L_0000017c43d4c030 .functor AND 1, L_0000017c43ccb3a0, L_0000017c43cc9320, C4<1>, C4<1>;
v0000017c43505eb0_0 .net "S", 0 0, L_0000017c43d4bb60;  alias, 1 drivers
v0000017c43503b10_0 .net "a", 0 0, L_0000017c43ccb3a0;  alias, 1 drivers
v0000017c43505f50_0 .net "b", 0 0, L_0000017c43cc9320;  alias, 1 drivers
v0000017c43504010_0 .net "c", 0 0, L_0000017c43d4c030;  alias, 1 drivers
S_0000017c43545df0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4af90 .functor XOR 1, L_0000017c43d4bb60, L_0000017c43cc9460, C4<0>, C4<0>;
L_0000017c43d4a890 .functor AND 1, L_0000017c43d4bb60, L_0000017c43cc9460, C4<1>, C4<1>;
v0000017c43504470_0 .net "S", 0 0, L_0000017c43d4af90;  alias, 1 drivers
v0000017c43505370_0 .net "a", 0 0, L_0000017c43d4bb60;  alias, 1 drivers
v0000017c43503bb0_0 .net "b", 0 0, L_0000017c43cc9460;  alias, 1 drivers
v0000017c43504650_0 .net "c", 0 0, L_0000017c43d4a890;  alias, 1 drivers
S_0000017c43543a00 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4353ea50;
 .timescale 0 0;
P_0000017c432404c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d4ad60 .functor XOR 1, L_0000017c43ceeec0, L_0000017c43ccacc0, C4<0>, C4<0>;
v0000017c43507030_0 .net *"_ivl_1", 0 0, L_0000017c43ccacc0;  1 drivers
S_0000017c43543d20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43543a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4b150 .functor OR 1, L_0000017c43d4bbd0, L_0000017c43d4baf0, C4<0>, C4<0>;
v0000017c43504970_0 .net "S", 0 0, L_0000017c43d4b000;  1 drivers
v0000017c435070d0_0 .net "a", 0 0, L_0000017c43cca220;  1 drivers
v0000017c43507ad0_0 .net "b", 0 0, L_0000017c43ccad60;  1 drivers
v0000017c43506130_0 .net "c", 0 0, L_0000017c43d4b150;  1 drivers
v0000017c435066d0_0 .net "carry_1", 0 0, L_0000017c43d4bbd0;  1 drivers
v0000017c435073f0_0 .net "carry_2", 0 0, L_0000017c43d4baf0;  1 drivers
v0000017c43506950_0 .net "cin", 0 0, L_0000017c43cc9640;  1 drivers
v0000017c435077b0_0 .net "sum_1", 0 0, L_0000017c43d4b690;  1 drivers
S_0000017c435457b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43543d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4b690 .functor XOR 1, L_0000017c43cca220, L_0000017c43ccad60, C4<0>, C4<0>;
L_0000017c43d4bbd0 .functor AND 1, L_0000017c43cca220, L_0000017c43ccad60, C4<1>, C4<1>;
v0000017c43503d90_0 .net "S", 0 0, L_0000017c43d4b690;  alias, 1 drivers
v0000017c43503ed0_0 .net "a", 0 0, L_0000017c43cca220;  alias, 1 drivers
v0000017c43504150_0 .net "b", 0 0, L_0000017c43ccad60;  alias, 1 drivers
v0000017c43504790_0 .net "c", 0 0, L_0000017c43d4bbd0;  alias, 1 drivers
S_0000017c43544040 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43543d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4b000 .functor XOR 1, L_0000017c43d4b690, L_0000017c43cc9640, C4<0>, C4<0>;
L_0000017c43d4baf0 .functor AND 1, L_0000017c43d4b690, L_0000017c43cc9640, C4<1>, C4<1>;
v0000017c435048d0_0 .net "S", 0 0, L_0000017c43d4b000;  alias, 1 drivers
v0000017c43504330_0 .net "a", 0 0, L_0000017c43d4b690;  alias, 1 drivers
v0000017c435043d0_0 .net "b", 0 0, L_0000017c43cc9640;  alias, 1 drivers
v0000017c43504830_0 .net "c", 0 0, L_0000017c43d4baf0;  alias, 1 drivers
S_0000017c43544680 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4353ea50;
 .timescale 0 0;
P_0000017c43241e80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d4ac80 .functor XOR 1, L_0000017c43ceeec0, L_0000017c43ccaea0, C4<0>, C4<0>;
v0000017c435075d0_0 .net *"_ivl_1", 0 0, L_0000017c43ccaea0;  1 drivers
S_0000017c43544fe0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43544680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4bee0 .functor OR 1, L_0000017c43d4b1c0, L_0000017c43d4b850, C4<0>, C4<0>;
v0000017c43507490_0 .net "S", 0 0, L_0000017c43d4b7e0;  1 drivers
v0000017c43506bd0_0 .net "a", 0 0, L_0000017c43cc96e0;  1 drivers
v0000017c43508570_0 .net "b", 0 0, L_0000017c43ccaf40;  1 drivers
v0000017c43507990_0 .net "c", 0 0, L_0000017c43d4bee0;  1 drivers
v0000017c43506b30_0 .net "carry_1", 0 0, L_0000017c43d4b1c0;  1 drivers
v0000017c435086b0_0 .net "carry_2", 0 0, L_0000017c43d4b850;  1 drivers
v0000017c43506810_0 .net "cin", 0 0, L_0000017c43cca4a0;  1 drivers
v0000017c435064f0_0 .net "sum_1", 0 0, L_0000017c43d4c0a0;  1 drivers
S_0000017c435465c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43544fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c0a0 .functor XOR 1, L_0000017c43cc96e0, L_0000017c43ccaf40, C4<0>, C4<0>;
L_0000017c43d4b1c0 .functor AND 1, L_0000017c43cc96e0, L_0000017c43ccaf40, C4<1>, C4<1>;
v0000017c43506770_0 .net "S", 0 0, L_0000017c43d4c0a0;  alias, 1 drivers
v0000017c43507670_0 .net "a", 0 0, L_0000017c43cc96e0;  alias, 1 drivers
v0000017c43507710_0 .net "b", 0 0, L_0000017c43ccaf40;  alias, 1 drivers
v0000017c43507850_0 .net "c", 0 0, L_0000017c43d4b1c0;  alias, 1 drivers
S_0000017c43546750 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43544fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4b7e0 .functor XOR 1, L_0000017c43d4c0a0, L_0000017c43cca4a0, C4<0>, C4<0>;
L_0000017c43d4b850 .functor AND 1, L_0000017c43d4c0a0, L_0000017c43cca4a0, C4<1>, C4<1>;
v0000017c435078f0_0 .net "S", 0 0, L_0000017c43d4b7e0;  alias, 1 drivers
v0000017c43508250_0 .net "a", 0 0, L_0000017c43d4c0a0;  alias, 1 drivers
v0000017c43507530_0 .net "b", 0 0, L_0000017c43cca4a0;  alias, 1 drivers
v0000017c43508070_0 .net "c", 0 0, L_0000017c43d4b850;  alias, 1 drivers
S_0000017c435444f0 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43519b90_0 .net "F1", 4 0, L_0000017c43cced20;  1 drivers
v0000017c43519050_0 .net "F2", 4 0, L_0000017c43ccefa0;  1 drivers
o0000017c435498d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43519a50_0 .net "F3", 4 0, o0000017c435498d8;  0 drivers
v0000017c4351a090_0 .net "X", 2 0, L_0000017c43cc5180;  alias, 1 drivers
v0000017c435181f0_0 .net "Xl", 0 0, L_0000017c43ccbbc0;  1 drivers
o0000017c43549cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43519c30_0 .net "Xm", 0 0, o0000017c43549cf8;  0 drivers
v0000017c43519af0_0 .net "Xm1", 0 0, L_0000017c43d4c730;  1 drivers
v0000017c43517930_0 .net "Xms", 2 0, L_0000017c43ccea00;  1 drivers
v0000017c435188d0_0 .net "Xr", 0 0, L_0000017c43ccbe40;  1 drivers
v0000017c43519d70_0 .net "Y", 2 0, L_0000017c43cc4d20;  alias, 1 drivers
v0000017c43518f10_0 .net "Yl", 0 0, L_0000017c43ccda60;  1 drivers
o0000017c43549d28 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43518330_0 .net "Ym", 0 0, o0000017c43549d28;  0 drivers
v0000017c43519f50_0 .net "Ym1", 0 0, L_0000017c43d4d220;  1 drivers
v0000017c43519eb0_0 .net "Yr", 0 0, L_0000017c43ccd920;  1 drivers
v0000017c43518010_0 .net "Z", 4 0, L_0000017c43cd10c0;  alias, 1 drivers
v0000017c43519730_0 .net "Z1", 2 0, L_0000017c43ccd9c0;  1 drivers
v0000017c43519cd0_0 .net "Z2", 2 0, L_0000017c43ccbc60;  1 drivers
v0000017c43518470_0 .net "Z3", 2 0, L_0000017c43ccc840;  1 drivers
v0000017c435197d0_0 .net "ZF", 4 0, L_0000017c43cce640;  1 drivers
v0000017c43519910_0 .net "bin", 0 0, L_0000017c43cceb40;  1 drivers
v0000017c435179d0_0 .net "cout1", 0 0, L_0000017c43ccde20;  1 drivers
v0000017c43518dd0_0 .net "cout2", 0 0, L_0000017c43ccce80;  1 drivers
v0000017c43518650_0 .net "cout3", 0 0, L_0000017c43cce3c0;  1 drivers
v0000017c43519190_0 .net "cout4", 0 0, L_0000017c43cd0300;  1 drivers
v0000017c43519e10_0 .net "cout5", 0 0, L_0000017c43cd0f80;  1 drivers
v0000017c43518150_0 .net "sub_ans", 2 0, L_0000017c43ccf180;  1 drivers
L_0000017c43ccbe40 .part L_0000017c43cc5180, 1, 1;
L_0000017c43ccbbc0 .part L_0000017c43cc5180, 0, 1;
L_0000017c43ccd920 .part L_0000017c43cc4d20, 1, 1;
L_0000017c43ccda60 .part L_0000017c43cc4d20, 0, 1;
S_0000017c43544810 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241880 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cef0b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4ce30 .functor BUFZ 1, L_0000017c43cef0b8, C4<0>, C4<0>, C4<0>;
v0000017c435095b0_0 .net "S", 0 0, L_0000017c43d4c730;  alias, 1 drivers
v0000017c43509b50_0 .net *"_ivl_7", 0 0, L_0000017c43d4ce30;  1 drivers
v0000017c435093d0_0 .net "a", 0 0, L_0000017c43ccbe40;  alias, 1 drivers
v0000017c43508d90_0 .net "b", 0 0, L_0000017c43ccbbc0;  alias, 1 drivers
v0000017c43508b10_0 .net "b1", 0 0, L_0000017c43d4d680;  1 drivers
v0000017c4350aeb0_0 .net "c", 0 0, L_0000017c43ccde20;  alias, 1 drivers
v0000017c435090b0_0 .net "cin", 0 0, L_0000017c43cef0b8;  1 drivers
v0000017c43508cf0_0 .net "co", 1 0, L_0000017c43ccd560;  1 drivers
L_0000017c43ccdd80 .part L_0000017c43ccd560, 0, 1;
L_0000017c43ccd560 .concat8 [ 1 1 0 0], L_0000017c43d4ce30, L_0000017c43d4cb20;
L_0000017c43ccde20 .part L_0000017c43ccd560, 1, 1;
S_0000017c43545300 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43544810;
 .timescale 0 0;
P_0000017c43241380 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4d680 .functor XOR 1, L_0000017c43cef0b8, L_0000017c43ccbbc0, C4<0>, C4<0>;
S_0000017c43545940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43545300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4cb20 .functor OR 1, L_0000017c43d4dae0, L_0000017c43d4c880, C4<0>, C4<0>;
v0000017c43509f10_0 .net "S", 0 0, L_0000017c43d4c730;  alias, 1 drivers
v0000017c43509fb0_0 .net "a", 0 0, L_0000017c43ccbe40;  alias, 1 drivers
v0000017c43509a10_0 .net "b", 0 0, L_0000017c43d4d680;  alias, 1 drivers
v0000017c43509010_0 .net "c", 0 0, L_0000017c43d4cb20;  1 drivers
v0000017c4350a910_0 .net "carry_1", 0 0, L_0000017c43d4dae0;  1 drivers
v0000017c4350a050_0 .net "carry_2", 0 0, L_0000017c43d4c880;  1 drivers
v0000017c43508bb0_0 .net "cin", 0 0, L_0000017c43ccdd80;  1 drivers
v0000017c4350aa50_0 .net "sum_1", 0 0, L_0000017c43d4c6c0;  1 drivers
S_0000017c435441d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43545940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c6c0 .functor XOR 1, L_0000017c43ccbe40, L_0000017c43d4d680, C4<0>, C4<0>;
L_0000017c43d4dae0 .functor AND 1, L_0000017c43ccbe40, L_0000017c43d4d680, C4<1>, C4<1>;
v0000017c43506d10_0 .net "S", 0 0, L_0000017c43d4c6c0;  alias, 1 drivers
v0000017c43506f90_0 .net "a", 0 0, L_0000017c43ccbe40;  alias, 1 drivers
v0000017c4350ae10_0 .net "b", 0 0, L_0000017c43d4d680;  alias, 1 drivers
v0000017c43509830_0 .net "c", 0 0, L_0000017c43d4dae0;  alias, 1 drivers
S_0000017c43543eb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43545940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4c730 .functor XOR 1, L_0000017c43d4c6c0, L_0000017c43ccdd80, C4<0>, C4<0>;
L_0000017c43d4c880 .functor AND 1, L_0000017c43d4c6c0, L_0000017c43ccdd80, C4<1>, C4<1>;
v0000017c43509ab0_0 .net "S", 0 0, L_0000017c43d4c730;  alias, 1 drivers
v0000017c4350a9b0_0 .net "a", 0 0, L_0000017c43d4c6c0;  alias, 1 drivers
v0000017c4350a4b0_0 .net "b", 0 0, L_0000017c43ccdd80;  alias, 1 drivers
v0000017c43509510_0 .net "c", 0 0, L_0000017c43d4c880;  alias, 1 drivers
S_0000017c43545f80 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241d00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cef100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4d4c0 .functor BUFZ 1, L_0000017c43cef100, C4<0>, C4<0>, C4<0>;
v0000017c43509330_0 .net "S", 0 0, L_0000017c43d4d220;  alias, 1 drivers
v0000017c43508ed0_0 .net *"_ivl_7", 0 0, L_0000017c43d4d4c0;  1 drivers
v0000017c43509c90_0 .net "a", 0 0, L_0000017c43ccd920;  alias, 1 drivers
v0000017c43508f70_0 .net "b", 0 0, L_0000017c43ccda60;  alias, 1 drivers
v0000017c43509d30_0 .net "b1", 0 0, L_0000017c43d4d0d0;  1 drivers
v0000017c43509650_0 .net "c", 0 0, L_0000017c43ccce80;  alias, 1 drivers
v0000017c4350aff0_0 .net "cin", 0 0, L_0000017c43cef100;  1 drivers
v0000017c43509470_0 .net "co", 1 0, L_0000017c43cccb60;  1 drivers
L_0000017c43ccb9e0 .part L_0000017c43cccb60, 0, 1;
L_0000017c43cccb60 .concat8 [ 1 1 0 0], L_0000017c43d4d4c0, L_0000017c43d4d450;
L_0000017c43ccce80 .part L_0000017c43cccb60, 1, 1;
S_0000017c43544360 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43545f80;
 .timescale 0 0;
P_0000017c43242280 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4d0d0 .functor XOR 1, L_0000017c43cef100, L_0000017c43ccda60, C4<0>, C4<0>;
S_0000017c435449a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43544360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4d450 .functor OR 1, L_0000017c43d4d1b0, L_0000017c43d4d3e0, C4<0>, C4<0>;
v0000017c43508a70_0 .net "S", 0 0, L_0000017c43d4d220;  alias, 1 drivers
v0000017c4350a730_0 .net "a", 0 0, L_0000017c43ccd920;  alias, 1 drivers
v0000017c43509290_0 .net "b", 0 0, L_0000017c43d4d0d0;  alias, 1 drivers
v0000017c43508e30_0 .net "c", 0 0, L_0000017c43d4d450;  1 drivers
v0000017c4350ad70_0 .net "carry_1", 0 0, L_0000017c43d4d1b0;  1 drivers
v0000017c4350a5f0_0 .net "carry_2", 0 0, L_0000017c43d4d3e0;  1 drivers
v0000017c43508c50_0 .net "cin", 0 0, L_0000017c43ccb9e0;  1 drivers
v0000017c43509e70_0 .net "sum_1", 0 0, L_0000017c43d4d140;  1 drivers
S_0000017c43544cc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435449a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4d140 .functor XOR 1, L_0000017c43ccd920, L_0000017c43d4d0d0, C4<0>, C4<0>;
L_0000017c43d4d1b0 .functor AND 1, L_0000017c43ccd920, L_0000017c43d4d0d0, C4<1>, C4<1>;
v0000017c43509150_0 .net "S", 0 0, L_0000017c43d4d140;  alias, 1 drivers
v0000017c4350a370_0 .net "a", 0 0, L_0000017c43ccd920;  alias, 1 drivers
v0000017c4350a230_0 .net "b", 0 0, L_0000017c43d4d0d0;  alias, 1 drivers
v0000017c4350ab90_0 .net "c", 0 0, L_0000017c43d4d1b0;  alias, 1 drivers
S_0000017c43544b30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435449a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4d220 .functor XOR 1, L_0000017c43d4d140, L_0000017c43ccb9e0, C4<0>, C4<0>;
L_0000017c43d4d3e0 .functor AND 1, L_0000017c43d4d140, L_0000017c43ccb9e0, C4<1>, C4<1>;
v0000017c4350a550_0 .net "S", 0 0, L_0000017c43d4d220;  alias, 1 drivers
v0000017c435091f0_0 .net "a", 0 0, L_0000017c43d4d140;  alias, 1 drivers
v0000017c435096f0_0 .net "b", 0 0, L_0000017c43ccb9e0;  alias, 1 drivers
v0000017c4350a0f0_0 .net "c", 0 0, L_0000017c43d4d3e0;  alias, 1 drivers
S_0000017c43545c60 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432418c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cef2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4ee20 .functor BUFZ 1, L_0000017c43cef2f8, C4<0>, C4<0>, C4<0>;
v0000017c4350bd10_0 .net "S", 2 0, L_0000017c43ccea00;  alias, 1 drivers
v0000017c4350bdb0_0 .net *"_ivl_0", 0 0, L_0000017c43d4e640;  1 drivers
v0000017c4350d890_0 .net *"_ivl_10", 0 0, L_0000017c43d4edb0;  1 drivers
v0000017c4350bef0_0 .net *"_ivl_20", 0 0, L_0000017c43d4f3d0;  1 drivers
v0000017c4350ba90_0 .net *"_ivl_36", 0 0, L_0000017c43d4ee20;  1 drivers
v0000017c4350cd50_0 .net "a", 2 0, L_0000017c43ccd9c0;  alias, 1 drivers
v0000017c4350c850_0 .net "b", 2 0, L_0000017c43ccbc60;  alias, 1 drivers
v0000017c4350c170_0 .net "b1", 2 0, L_0000017c43cccd40;  1 drivers
v0000017c4350bb30_0 .net "c", 0 0, L_0000017c43cce3c0;  alias, 1 drivers
v0000017c4350b130_0 .net "cin", 0 0, L_0000017c43cef2f8;  1 drivers
v0000017c4350c990_0 .net "co", 3 0, L_0000017c43cd0120;  1 drivers
L_0000017c43ccd600 .part L_0000017c43ccbc60, 0, 1;
L_0000017c43ccd240 .part L_0000017c43ccd9c0, 0, 1;
L_0000017c43ccc980 .part L_0000017c43cccd40, 0, 1;
L_0000017c43ccca20 .part L_0000017c43cd0120, 0, 1;
L_0000017c43cccc00 .part L_0000017c43ccbc60, 1, 1;
L_0000017c43ccd6a0 .part L_0000017c43ccd9c0, 1, 1;
L_0000017c43cccca0 .part L_0000017c43cccd40, 1, 1;
L_0000017c43ccd100 .part L_0000017c43cd0120, 1, 1;
L_0000017c43cccd40 .concat8 [ 1 1 1 0], L_0000017c43d4e640, L_0000017c43d4edb0, L_0000017c43d4f3d0;
L_0000017c43cccf20 .part L_0000017c43ccbc60, 2, 1;
L_0000017c43cccfc0 .part L_0000017c43ccd9c0, 2, 1;
L_0000017c43ccd060 .part L_0000017c43cccd40, 2, 1;
L_0000017c43ccd2e0 .part L_0000017c43cd0120, 2, 1;
L_0000017c43ccea00 .concat8 [ 1 1 1 0], L_0000017c43d4e720, L_0000017c43d4ef00, L_0000017c43d4e100;
L_0000017c43cd0120 .concat8 [ 1 1 1 1], L_0000017c43d4ee20, L_0000017c43d4e790, L_0000017c43d4f4b0, L_0000017c43d4f520;
L_0000017c43cce3c0 .part L_0000017c43cd0120, 3, 1;
S_0000017c43544e50 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43545c60;
 .timescale 0 0;
P_0000017c43241980 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4e640 .functor XOR 1, L_0000017c43cef2f8, L_0000017c43ccd600, C4<0>, C4<0>;
v0000017c43508930_0 .net *"_ivl_1", 0 0, L_0000017c43ccd600;  1 drivers
S_0000017c43543b90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43544e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4e790 .functor OR 1, L_0000017c43d4de60, L_0000017c43d4f7c0, C4<0>, C4<0>;
v0000017c43509970_0 .net "S", 0 0, L_0000017c43d4e720;  1 drivers
v0000017c4350a690_0 .net "a", 0 0, L_0000017c43ccd240;  1 drivers
v0000017c4350a410_0 .net "b", 0 0, L_0000017c43ccc980;  1 drivers
v0000017c4350a870_0 .net "c", 0 0, L_0000017c43d4e790;  1 drivers
v0000017c4350aaf0_0 .net "carry_1", 0 0, L_0000017c43d4de60;  1 drivers
v0000017c4350ac30_0 .net "carry_2", 0 0, L_0000017c43d4f7c0;  1 drivers
v0000017c4350acd0_0 .net "cin", 0 0, L_0000017c43ccca20;  1 drivers
v0000017c4350b090_0 .net "sum_1", 0 0, L_0000017c43d4eaa0;  1 drivers
S_0000017c43545170 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43543b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4eaa0 .functor XOR 1, L_0000017c43ccd240, L_0000017c43ccc980, C4<0>, C4<0>;
L_0000017c43d4de60 .functor AND 1, L_0000017c43ccd240, L_0000017c43ccc980, C4<1>, C4<1>;
v0000017c43509790_0 .net "S", 0 0, L_0000017c43d4eaa0;  alias, 1 drivers
v0000017c4350a190_0 .net "a", 0 0, L_0000017c43ccd240;  alias, 1 drivers
v0000017c435098d0_0 .net "b", 0 0, L_0000017c43ccc980;  alias, 1 drivers
v0000017c43509bf0_0 .net "c", 0 0, L_0000017c43d4de60;  alias, 1 drivers
S_0000017c43545490 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43543b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e720 .functor XOR 1, L_0000017c43d4eaa0, L_0000017c43ccca20, C4<0>, C4<0>;
L_0000017c43d4f7c0 .functor AND 1, L_0000017c43d4eaa0, L_0000017c43ccca20, C4<1>, C4<1>;
v0000017c4350a7d0_0 .net "S", 0 0, L_0000017c43d4e720;  alias, 1 drivers
v0000017c4350a2d0_0 .net "a", 0 0, L_0000017c43d4eaa0;  alias, 1 drivers
v0000017c43509dd0_0 .net "b", 0 0, L_0000017c43ccca20;  alias, 1 drivers
v0000017c4350af50_0 .net "c", 0 0, L_0000017c43d4f7c0;  alias, 1 drivers
S_0000017c43546110 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43545c60;
 .timescale 0 0;
P_0000017c43242040 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d4edb0 .functor XOR 1, L_0000017c43cef2f8, L_0000017c43cccc00, C4<0>, C4<0>;
v0000017c4350cb70_0 .net *"_ivl_1", 0 0, L_0000017c43cccc00;  1 drivers
S_0000017c43545ad0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43546110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4f4b0 .functor OR 1, L_0000017c43d4f440, L_0000017c43d4f2f0, C4<0>, C4<0>;
v0000017c4350d110_0 .net "S", 0 0, L_0000017c43d4ef00;  1 drivers
v0000017c4350c2b0_0 .net "a", 0 0, L_0000017c43ccd6a0;  1 drivers
v0000017c4350be50_0 .net "b", 0 0, L_0000017c43cccca0;  1 drivers
v0000017c4350d6b0_0 .net "c", 0 0, L_0000017c43d4f4b0;  1 drivers
v0000017c4350b1d0_0 .net "carry_1", 0 0, L_0000017c43d4f440;  1 drivers
v0000017c4350c5d0_0 .net "carry_2", 0 0, L_0000017c43d4f2f0;  1 drivers
v0000017c4350d1b0_0 .net "cin", 0 0, L_0000017c43ccd100;  1 drivers
v0000017c4350c0d0_0 .net "sum_1", 0 0, L_0000017c43d4f750;  1 drivers
S_0000017c43545620 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43545ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4f750 .functor XOR 1, L_0000017c43ccd6a0, L_0000017c43cccca0, C4<0>, C4<0>;
L_0000017c43d4f440 .functor AND 1, L_0000017c43ccd6a0, L_0000017c43cccca0, C4<1>, C4<1>;
v0000017c435089d0_0 .net "S", 0 0, L_0000017c43d4f750;  alias, 1 drivers
v0000017c4350d430_0 .net "a", 0 0, L_0000017c43ccd6a0;  alias, 1 drivers
v0000017c4350c490_0 .net "b", 0 0, L_0000017c43cccca0;  alias, 1 drivers
v0000017c4350bbd0_0 .net "c", 0 0, L_0000017c43d4f440;  alias, 1 drivers
S_0000017c435462a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43545ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4ef00 .functor XOR 1, L_0000017c43d4f750, L_0000017c43ccd100, C4<0>, C4<0>;
L_0000017c43d4f2f0 .functor AND 1, L_0000017c43d4f750, L_0000017c43ccd100, C4<1>, C4<1>;
v0000017c4350d750_0 .net "S", 0 0, L_0000017c43d4ef00;  alias, 1 drivers
v0000017c4350b4f0_0 .net "a", 0 0, L_0000017c43d4f750;  alias, 1 drivers
v0000017c4350d390_0 .net "b", 0 0, L_0000017c43ccd100;  alias, 1 drivers
v0000017c4350c530_0 .net "c", 0 0, L_0000017c43d4f2f0;  alias, 1 drivers
S_0000017c435468e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43545c60;
 .timescale 0 0;
P_0000017c43241900 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d4f3d0 .functor XOR 1, L_0000017c43cef2f8, L_0000017c43cccf20, C4<0>, C4<0>;
v0000017c4350d610_0 .net *"_ivl_1", 0 0, L_0000017c43cccf20;  1 drivers
S_0000017c43546a70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435468e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4f520 .functor OR 1, L_0000017c43d4f830, L_0000017c43d4e4f0, C4<0>, C4<0>;
v0000017c4350ca30_0 .net "S", 0 0, L_0000017c43d4e100;  1 drivers
v0000017c4350d4d0_0 .net "a", 0 0, L_0000017c43cccfc0;  1 drivers
v0000017c4350ccb0_0 .net "b", 0 0, L_0000017c43ccd060;  1 drivers
v0000017c4350c710_0 .net "c", 0 0, L_0000017c43d4f520;  1 drivers
v0000017c4350c210_0 .net "carry_1", 0 0, L_0000017c43d4f830;  1 drivers
v0000017c4350b630_0 .net "carry_2", 0 0, L_0000017c43d4e4f0;  1 drivers
v0000017c4350c7b0_0 .net "cin", 0 0, L_0000017c43ccd2e0;  1 drivers
v0000017c4350d570_0 .net "sum_1", 0 0, L_0000017c43d4eb10;  1 drivers
S_0000017c43543870 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43546a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4eb10 .functor XOR 1, L_0000017c43cccfc0, L_0000017c43ccd060, C4<0>, C4<0>;
L_0000017c43d4f830 .functor AND 1, L_0000017c43cccfc0, L_0000017c43ccd060, C4<1>, C4<1>;
v0000017c4350d250_0 .net "S", 0 0, L_0000017c43d4eb10;  alias, 1 drivers
v0000017c4350d2f0_0 .net "a", 0 0, L_0000017c43cccfc0;  alias, 1 drivers
v0000017c4350b950_0 .net "b", 0 0, L_0000017c43ccd060;  alias, 1 drivers
v0000017c4350cfd0_0 .net "c", 0 0, L_0000017c43d4f830;  alias, 1 drivers
S_0000017c43546c00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43546a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e100 .functor XOR 1, L_0000017c43d4eb10, L_0000017c43ccd2e0, C4<0>, C4<0>;
L_0000017c43d4e4f0 .functor AND 1, L_0000017c43d4eb10, L_0000017c43ccd2e0, C4<1>, C4<1>;
v0000017c4350b590_0 .net "S", 0 0, L_0000017c43d4e100;  alias, 1 drivers
v0000017c4350b450_0 .net "a", 0 0, L_0000017c43d4eb10;  alias, 1 drivers
v0000017c4350d7f0_0 .net "b", 0 0, L_0000017c43ccd2e0;  alias, 1 drivers
v0000017c4350c670_0 .net "c", 0 0, L_0000017c43d4e4f0;  alias, 1 drivers
S_0000017c43546d90 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432414c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cef4a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d50e10 .functor BUFZ 1, L_0000017c43cef4a8, C4<0>, C4<0>, C4<0>;
v0000017c435103b0_0 .net "S", 4 0, L_0000017c43cce640;  alias, 1 drivers
v0000017c43511cb0_0 .net *"_ivl_0", 0 0, L_0000017c43d4eb80;  1 drivers
v0000017c43510450_0 .net *"_ivl_10", 0 0, L_0000017c43d4e2c0;  1 drivers
v0000017c43510310_0 .net *"_ivl_20", 0 0, L_0000017c43d4ea30;  1 drivers
v0000017c435118f0_0 .net *"_ivl_30", 0 0, L_0000017c43d4ef70;  1 drivers
v0000017c43511490_0 .net *"_ivl_40", 0 0, L_0000017c43d4ecd0;  1 drivers
v0000017c43510810_0 .net *"_ivl_56", 0 0, L_0000017c43d50e10;  1 drivers
v0000017c435124d0_0 .net "a", 4 0, L_0000017c43cced20;  alias, 1 drivers
v0000017c435115d0_0 .net "b", 4 0, L_0000017c43ccefa0;  alias, 1 drivers
v0000017c43511210_0 .net "b1", 4 0, L_0000017c43ccf540;  1 drivers
v0000017c43510590_0 .net "c", 0 0, L_0000017c43cd0300;  alias, 1 drivers
v0000017c43511530_0 .net "cin", 0 0, L_0000017c43cef4a8;  1 drivers
v0000017c43512570_0 .net "co", 5 0, L_0000017c43cd0260;  1 drivers
L_0000017c43ccf2c0 .part L_0000017c43ccefa0, 0, 1;
L_0000017c43ccedc0 .part L_0000017c43cced20, 0, 1;
L_0000017c43cce320 .part L_0000017c43ccf540, 0, 1;
L_0000017c43ccf9a0 .part L_0000017c43cd0260, 0, 1;
L_0000017c43cd06c0 .part L_0000017c43ccefa0, 1, 1;
L_0000017c43ccf040 .part L_0000017c43cced20, 1, 1;
L_0000017c43cce960 .part L_0000017c43ccf540, 1, 1;
L_0000017c43ccf0e0 .part L_0000017c43cd0260, 1, 1;
L_0000017c43ccee60 .part L_0000017c43ccefa0, 2, 1;
L_0000017c43ccf360 .part L_0000017c43cced20, 2, 1;
L_0000017c43ccf400 .part L_0000017c43ccf540, 2, 1;
L_0000017c43cd0080 .part L_0000017c43cd0260, 2, 1;
L_0000017c43cce500 .part L_0000017c43ccefa0, 3, 1;
L_0000017c43ccf720 .part L_0000017c43cced20, 3, 1;
L_0000017c43cd0580 .part L_0000017c43ccf540, 3, 1;
L_0000017c43ccf4a0 .part L_0000017c43cd0260, 3, 1;
LS_0000017c43ccf540_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4eb80, L_0000017c43d4e2c0, L_0000017c43d4ea30, L_0000017c43d4ef70;
LS_0000017c43ccf540_0_4 .concat8 [ 1 0 0 0], L_0000017c43d4ecd0;
L_0000017c43ccf540 .concat8 [ 4 1 0 0], LS_0000017c43ccf540_0_0, LS_0000017c43ccf540_0_4;
L_0000017c43cce5a0 .part L_0000017c43ccefa0, 4, 1;
L_0000017c43cd0760 .part L_0000017c43cced20, 4, 1;
L_0000017c43ccf5e0 .part L_0000017c43ccf540, 4, 1;
L_0000017c43cce780 .part L_0000017c43cd0260, 4, 1;
LS_0000017c43cce640_0_0 .concat8 [ 1 1 1 1], L_0000017c43d4f6e0, L_0000017c43d4e020, L_0000017c43d4e090, L_0000017c43d4f050;
LS_0000017c43cce640_0_4 .concat8 [ 1 0 0 0], L_0000017c43d50b00;
L_0000017c43cce640 .concat8 [ 4 1 0 0], LS_0000017c43cce640_0_0, LS_0000017c43cce640_0_4;
LS_0000017c43cd0260_0_0 .concat8 [ 1 1 1 1], L_0000017c43d50e10, L_0000017c43d4f280, L_0000017c43d4e5d0, L_0000017c43d4e410;
LS_0000017c43cd0260_0_4 .concat8 [ 1 1 0 0], L_0000017c43d4f130, L_0000017c43d4fec0;
L_0000017c43cd0260 .concat8 [ 4 2 0 0], LS_0000017c43cd0260_0_0, LS_0000017c43cd0260_0_4;
L_0000017c43cd0300 .part L_0000017c43cd0260, 5, 1;
S_0000017c43538650 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43546d90;
 .timescale 0 0;
P_0000017c43241940 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4eb80 .functor XOR 1, L_0000017c43cef4a8, L_0000017c43ccf2c0, C4<0>, C4<0>;
v0000017c4350cdf0_0 .net *"_ivl_1", 0 0, L_0000017c43ccf2c0;  1 drivers
S_0000017c43537e80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43538650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4f280 .functor OR 1, L_0000017c43d4e560, L_0000017c43d4e9c0, C4<0>, C4<0>;
v0000017c4350c030_0 .net "S", 0 0, L_0000017c43d4f6e0;  1 drivers
v0000017c4350b6d0_0 .net "a", 0 0, L_0000017c43ccedc0;  1 drivers
v0000017c4350b770_0 .net "b", 0 0, L_0000017c43cce320;  1 drivers
v0000017c4350b810_0 .net "c", 0 0, L_0000017c43d4f280;  1 drivers
v0000017c4350b8b0_0 .net "carry_1", 0 0, L_0000017c43d4e560;  1 drivers
v0000017c4350cc10_0 .net "carry_2", 0 0, L_0000017c43d4e9c0;  1 drivers
v0000017c4350c3f0_0 .net "cin", 0 0, L_0000017c43ccf9a0;  1 drivers
v0000017c4350b9f0_0 .net "sum_1", 0 0, L_0000017c43d4e950;  1 drivers
S_0000017c43539c30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43537e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e950 .functor XOR 1, L_0000017c43ccedc0, L_0000017c43cce320, C4<0>, C4<0>;
L_0000017c43d4e560 .functor AND 1, L_0000017c43ccedc0, L_0000017c43cce320, C4<1>, C4<1>;
v0000017c4350b270_0 .net "S", 0 0, L_0000017c43d4e950;  alias, 1 drivers
v0000017c4350c350_0 .net "a", 0 0, L_0000017c43ccedc0;  alias, 1 drivers
v0000017c4350bc70_0 .net "b", 0 0, L_0000017c43cce320;  alias, 1 drivers
v0000017c4350cad0_0 .net "c", 0 0, L_0000017c43d4e560;  alias, 1 drivers
S_0000017c4353d2e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43537e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4f6e0 .functor XOR 1, L_0000017c43d4e950, L_0000017c43ccf9a0, C4<0>, C4<0>;
L_0000017c43d4e9c0 .functor AND 1, L_0000017c43d4e950, L_0000017c43ccf9a0, C4<1>, C4<1>;
v0000017c4350b310_0 .net "S", 0 0, L_0000017c43d4f6e0;  alias, 1 drivers
v0000017c4350bf90_0 .net "a", 0 0, L_0000017c43d4e950;  alias, 1 drivers
v0000017c4350b3b0_0 .net "b", 0 0, L_0000017c43ccf9a0;  alias, 1 drivers
v0000017c4350c8f0_0 .net "c", 0 0, L_0000017c43d4e9c0;  alias, 1 drivers
S_0000017c43538b00 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43546d90;
 .timescale 0 0;
P_0000017c43241f80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d4e2c0 .functor XOR 1, L_0000017c43cef4a8, L_0000017c43cd06c0, C4<0>, C4<0>;
v0000017c4350feb0_0 .net *"_ivl_1", 0 0, L_0000017c43cd06c0;  1 drivers
S_0000017c43537070 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43538b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4e5d0 .functor OR 1, L_0000017c43d4f1a0, L_0000017c43d4ee90, C4<0>, C4<0>;
v0000017c4350ea10_0 .net "S", 0 0, L_0000017c43d4e020;  1 drivers
v0000017c4350e470_0 .net "a", 0 0, L_0000017c43ccf040;  1 drivers
v0000017c4350fa50_0 .net "b", 0 0, L_0000017c43cce960;  1 drivers
v0000017c4350fb90_0 .net "c", 0 0, L_0000017c43d4e5d0;  1 drivers
v0000017c4350da70_0 .net "carry_1", 0 0, L_0000017c43d4f1a0;  1 drivers
v0000017c4350f730_0 .net "carry_2", 0 0, L_0000017c43d4ee90;  1 drivers
v0000017c4350ed30_0 .net "cin", 0 0, L_0000017c43ccf0e0;  1 drivers
v0000017c4350e3d0_0 .net "sum_1", 0 0, L_0000017c43d4dfb0;  1 drivers
S_0000017c43538c90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43537070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4dfb0 .functor XOR 1, L_0000017c43ccf040, L_0000017c43cce960, C4<0>, C4<0>;
L_0000017c43d4f1a0 .functor AND 1, L_0000017c43ccf040, L_0000017c43cce960, C4<1>, C4<1>;
v0000017c4350ce90_0 .net "S", 0 0, L_0000017c43d4dfb0;  alias, 1 drivers
v0000017c4350cf30_0 .net "a", 0 0, L_0000017c43ccf040;  alias, 1 drivers
v0000017c4350d070_0 .net "b", 0 0, L_0000017c43cce960;  alias, 1 drivers
v0000017c4350eb50_0 .net "c", 0 0, L_0000017c43d4f1a0;  alias, 1 drivers
S_0000017c4353a720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43537070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e020 .functor XOR 1, L_0000017c43d4dfb0, L_0000017c43ccf0e0, C4<0>, C4<0>;
L_0000017c43d4ee90 .functor AND 1, L_0000017c43d4dfb0, L_0000017c43ccf0e0, C4<1>, C4<1>;
v0000017c4350e330_0 .net "S", 0 0, L_0000017c43d4e020;  alias, 1 drivers
v0000017c4350f7d0_0 .net "a", 0 0, L_0000017c43d4dfb0;  alias, 1 drivers
v0000017c4350e010_0 .net "b", 0 0, L_0000017c43ccf0e0;  alias, 1 drivers
v0000017c4350d9d0_0 .net "c", 0 0, L_0000017c43d4ee90;  alias, 1 drivers
S_0000017c4353abd0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43546d90;
 .timescale 0 0;
P_0000017c43241b40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d4ea30 .functor XOR 1, L_0000017c43cef4a8, L_0000017c43ccee60, C4<0>, C4<0>;
v0000017c4350ded0_0 .net *"_ivl_1", 0 0, L_0000017c43ccee60;  1 drivers
S_0000017c4353b3a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4e410 .functor OR 1, L_0000017c43d4ec60, L_0000017c43d4e330, C4<0>, C4<0>;
v0000017c4350f550_0 .net "S", 0 0, L_0000017c43d4e090;  1 drivers
v0000017c4350ee70_0 .net "a", 0 0, L_0000017c43ccf360;  1 drivers
v0000017c4350e970_0 .net "b", 0 0, L_0000017c43ccf400;  1 drivers
v0000017c4350e510_0 .net "c", 0 0, L_0000017c43d4e410;  1 drivers
v0000017c4350e290_0 .net "carry_1", 0 0, L_0000017c43d4ec60;  1 drivers
v0000017c4350f190_0 .net "carry_2", 0 0, L_0000017c43d4e330;  1 drivers
v0000017c4350ec90_0 .net "cin", 0 0, L_0000017c43cd0080;  1 drivers
v0000017c4350ebf0_0 .net "sum_1", 0 0, L_0000017c43d4ebf0;  1 drivers
S_0000017c4353a400 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4ebf0 .functor XOR 1, L_0000017c43ccf360, L_0000017c43ccf400, C4<0>, C4<0>;
L_0000017c43d4ec60 .functor AND 1, L_0000017c43ccf360, L_0000017c43ccf400, C4<1>, C4<1>;
v0000017c4350e0b0_0 .net "S", 0 0, L_0000017c43d4ebf0;  alias, 1 drivers
v0000017c4350f4b0_0 .net "a", 0 0, L_0000017c43ccf360;  alias, 1 drivers
v0000017c4350fcd0_0 .net "b", 0 0, L_0000017c43ccf400;  alias, 1 drivers
v0000017c4350fe10_0 .net "c", 0 0, L_0000017c43d4ec60;  alias, 1 drivers
S_0000017c43538330 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e090 .functor XOR 1, L_0000017c43d4ebf0, L_0000017c43cd0080, C4<0>, C4<0>;
L_0000017c43d4e330 .functor AND 1, L_0000017c43d4ebf0, L_0000017c43cd0080, C4<1>, C4<1>;
v0000017c4350f410_0 .net "S", 0 0, L_0000017c43d4e090;  alias, 1 drivers
v0000017c4350e5b0_0 .net "a", 0 0, L_0000017c43d4ebf0;  alias, 1 drivers
v0000017c4350eab0_0 .net "b", 0 0, L_0000017c43cd0080;  alias, 1 drivers
v0000017c4350e6f0_0 .net "c", 0 0, L_0000017c43d4e330;  alias, 1 drivers
S_0000017c43538010 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43546d90;
 .timescale 0 0;
P_0000017c43241b00 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d4ef70 .functor XOR 1, L_0000017c43cef4a8, L_0000017c43cce500, C4<0>, C4<0>;
v0000017c4350fd70_0 .net *"_ivl_1", 0 0, L_0000017c43cce500;  1 drivers
S_0000017c4353a8b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43538010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4f130 .functor OR 1, L_0000017c43d4efe0, L_0000017c43d4f0c0, C4<0>, C4<0>;
v0000017c4350f9b0_0 .net "S", 0 0, L_0000017c43d4f050;  1 drivers
v0000017c4350efb0_0 .net "a", 0 0, L_0000017c43ccf720;  1 drivers
v0000017c4350f230_0 .net "b", 0 0, L_0000017c43cd0580;  1 drivers
v0000017c4350edd0_0 .net "c", 0 0, L_0000017c43d4f130;  1 drivers
v0000017c43510090_0 .net "carry_1", 0 0, L_0000017c43d4efe0;  1 drivers
v0000017c4350e1f0_0 .net "carry_2", 0 0, L_0000017c43d4f0c0;  1 drivers
v0000017c4350f690_0 .net "cin", 0 0, L_0000017c43ccf4a0;  1 drivers
v0000017c4350de30_0 .net "sum_1", 0 0, L_0000017c43d4e480;  1 drivers
S_0000017c4353c1b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e480 .functor XOR 1, L_0000017c43ccf720, L_0000017c43cd0580, C4<0>, C4<0>;
L_0000017c43d4efe0 .functor AND 1, L_0000017c43ccf720, L_0000017c43cd0580, C4<1>, C4<1>;
v0000017c4350f910_0 .net "S", 0 0, L_0000017c43d4e480;  alias, 1 drivers
v0000017c4350db10_0 .net "a", 0 0, L_0000017c43ccf720;  alias, 1 drivers
v0000017c4350f5f0_0 .net "b", 0 0, L_0000017c43cd0580;  alias, 1 drivers
v0000017c4350df70_0 .net "c", 0 0, L_0000017c43d4efe0;  alias, 1 drivers
S_0000017c4353b530 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4f050 .functor XOR 1, L_0000017c43d4e480, L_0000017c43ccf4a0, C4<0>, C4<0>;
L_0000017c43d4f0c0 .functor AND 1, L_0000017c43d4e480, L_0000017c43ccf4a0, C4<1>, C4<1>;
v0000017c4350e650_0 .net "S", 0 0, L_0000017c43d4f050;  alias, 1 drivers
v0000017c4350f2d0_0 .net "a", 0 0, L_0000017c43d4e480;  alias, 1 drivers
v0000017c4350dbb0_0 .net "b", 0 0, L_0000017c43ccf4a0;  alias, 1 drivers
v0000017c4350e790_0 .net "c", 0 0, L_0000017c43d4f0c0;  alias, 1 drivers
S_0000017c43537520 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43546d90;
 .timescale 0 0;
P_0000017c432422c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d4ecd0 .functor XOR 1, L_0000017c43cef4a8, L_0000017c43cce5a0, C4<0>, C4<0>;
v0000017c43510270_0 .net *"_ivl_1", 0 0, L_0000017c43cce5a0;  1 drivers
S_0000017c435379d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43537520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4fec0 .functor OR 1, L_0000017c43d4fc20, L_0000017c43d4f9f0, C4<0>, C4<0>;
v0000017c4350fc30_0 .net "S", 0 0, L_0000017c43d50b00;  1 drivers
v0000017c4350ff50_0 .net "a", 0 0, L_0000017c43cd0760;  1 drivers
v0000017c4350fff0_0 .net "b", 0 0, L_0000017c43ccf5e0;  1 drivers
v0000017c4350d930_0 .net "c", 0 0, L_0000017c43d4fec0;  1 drivers
v0000017c4350dc50_0 .net "carry_1", 0 0, L_0000017c43d4fc20;  1 drivers
v0000017c4350dcf0_0 .net "carry_2", 0 0, L_0000017c43d4f9f0;  1 drivers
v0000017c4350dd90_0 .net "cin", 0 0, L_0000017c43cce780;  1 drivers
v0000017c4350e150_0 .net "sum_1", 0 0, L_0000017c43d501d0;  1 drivers
S_0000017c4353aa40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435379d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d501d0 .functor XOR 1, L_0000017c43cd0760, L_0000017c43ccf5e0, C4<0>, C4<0>;
L_0000017c43d4fc20 .functor AND 1, L_0000017c43cd0760, L_0000017c43ccf5e0, C4<1>, C4<1>;
v0000017c4350f870_0 .net "S", 0 0, L_0000017c43d501d0;  alias, 1 drivers
v0000017c4350faf0_0 .net "a", 0 0, L_0000017c43cd0760;  alias, 1 drivers
v0000017c4350ef10_0 .net "b", 0 0, L_0000017c43ccf5e0;  alias, 1 drivers
v0000017c4350e830_0 .net "c", 0 0, L_0000017c43d4fc20;  alias, 1 drivers
S_0000017c435381a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435379d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50b00 .functor XOR 1, L_0000017c43d501d0, L_0000017c43cce780, C4<0>, C4<0>;
L_0000017c43d4f9f0 .functor AND 1, L_0000017c43d501d0, L_0000017c43cce780, C4<1>, C4<1>;
v0000017c4350e8d0_0 .net "S", 0 0, L_0000017c43d50b00;  alias, 1 drivers
v0000017c4350f050_0 .net "a", 0 0, L_0000017c43d501d0;  alias, 1 drivers
v0000017c4350f0f0_0 .net "b", 0 0, L_0000017c43cce780;  alias, 1 drivers
v0000017c4350f370_0 .net "c", 0 0, L_0000017c43d4f9f0;  alias, 1 drivers
S_0000017c435387e0 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432419c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cef4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d50c50 .functor BUFZ 1, L_0000017c43cef4f0, C4<0>, C4<0>, C4<0>;
v0000017c43513790_0 .net "S", 4 0, L_0000017c43cd10c0;  alias, 1 drivers
v0000017c43512d90_0 .net *"_ivl_0", 0 0, L_0000017c43d512e0;  1 drivers
v0000017c43513ab0_0 .net *"_ivl_10", 0 0, L_0000017c43d502b0;  1 drivers
v0000017c43514050_0 .net *"_ivl_20", 0 0, L_0000017c43d50010;  1 drivers
v0000017c43513830_0 .net *"_ivl_30", 0 0, L_0000017c43d50080;  1 drivers
v0000017c43512bb0_0 .net *"_ivl_40", 0 0, L_0000017c43d500f0;  1 drivers
v0000017c435138d0_0 .net *"_ivl_56", 0 0, L_0000017c43d50c50;  1 drivers
v0000017c43514e10_0 .net "a", 4 0, L_0000017c43cce640;  alias, 1 drivers
v0000017c43514550_0 .net "b", 4 0, o0000017c435498d8;  alias, 0 drivers
v0000017c43514190_0 .net "b1", 4 0, L_0000017c43cd1020;  1 drivers
v0000017c43512ed0_0 .net "c", 0 0, L_0000017c43cd0f80;  alias, 1 drivers
v0000017c43513c90_0 .net "cin", 0 0, L_0000017c43cef4f0;  1 drivers
v0000017c43514a50_0 .net "co", 5 0, L_0000017c43cd0b20;  1 drivers
L_0000017c43ccf680 .part o0000017c435498d8, 0, 1;
L_0000017c43ccf7c0 .part L_0000017c43cce640, 0, 1;
L_0000017c43ccfa40 .part L_0000017c43cd1020, 0, 1;
L_0000017c43cce6e0 .part L_0000017c43cd0b20, 0, 1;
L_0000017c43cd03a0 .part o0000017c435498d8, 1, 1;
L_0000017c43ccf860 .part L_0000017c43cce640, 1, 1;
L_0000017c43ccf900 .part L_0000017c43cd1020, 1, 1;
L_0000017c43ccfae0 .part L_0000017c43cd0b20, 1, 1;
L_0000017c43cd0800 .part o0000017c435498d8, 2, 1;
L_0000017c43ccfb80 .part L_0000017c43cce640, 2, 1;
L_0000017c43ccfc20 .part L_0000017c43cd1020, 2, 1;
L_0000017c43ccfd60 .part L_0000017c43cd0b20, 2, 1;
L_0000017c43cd08a0 .part o0000017c435498d8, 3, 1;
L_0000017c43ccfea0 .part L_0000017c43cce640, 3, 1;
L_0000017c43cce1e0 .part L_0000017c43cd1020, 3, 1;
L_0000017c43cd0bc0 .part L_0000017c43cd0b20, 3, 1;
LS_0000017c43cd1020_0_0 .concat8 [ 1 1 1 1], L_0000017c43d512e0, L_0000017c43d502b0, L_0000017c43d50010, L_0000017c43d50080;
LS_0000017c43cd1020_0_4 .concat8 [ 1 0 0 0], L_0000017c43d500f0;
L_0000017c43cd1020 .concat8 [ 4 1 0 0], LS_0000017c43cd1020_0_0, LS_0000017c43cd1020_0_4;
L_0000017c43cd1ca0 .part o0000017c435498d8, 4, 1;
L_0000017c43cd15c0 .part L_0000017c43cce640, 4, 1;
L_0000017c43cd2380 .part L_0000017c43cd1020, 4, 1;
L_0000017c43cd1a20 .part L_0000017c43cd0b20, 4, 1;
LS_0000017c43cd10c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d50550, L_0000017c43d50940, L_0000017c43d50780, L_0000017c43d514a0;
LS_0000017c43cd10c0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d50470;
L_0000017c43cd10c0 .concat8 [ 4 1 0 0], LS_0000017c43cd10c0_0_0, LS_0000017c43cd10c0_0_4;
LS_0000017c43cd0b20_0_0 .concat8 [ 1 1 1 1], L_0000017c43d50c50, L_0000017c43d4fbb0, L_0000017c43d50710, L_0000017c43d507f0;
LS_0000017c43cd0b20_0_4 .concat8 [ 1 1 0 0], L_0000017c43d50400, L_0000017c43d4fc90;
L_0000017c43cd0b20 .concat8 [ 4 2 0 0], LS_0000017c43cd0b20_0_0, LS_0000017c43cd0b20_0_4;
L_0000017c43cd0f80 .part L_0000017c43cd0b20, 5, 1;
S_0000017c43538fb0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435387e0;
 .timescale 0 0;
P_0000017c43241b80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d512e0 .functor XOR 1, L_0000017c43cef4f0, L_0000017c43ccf680, C4<0>, C4<0>;
v0000017c435110d0_0 .net *"_ivl_1", 0 0, L_0000017c43ccf680;  1 drivers
S_0000017c43537200 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43538fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4fbb0 .functor OR 1, L_0000017c43d4fd00, L_0000017c43d50b70, C4<0>, C4<0>;
v0000017c43510ef0_0 .net "S", 0 0, L_0000017c43d50550;  1 drivers
v0000017c43511d50_0 .net "a", 0 0, L_0000017c43ccf7c0;  1 drivers
v0000017c435121b0_0 .net "b", 0 0, L_0000017c43ccfa40;  1 drivers
v0000017c43510f90_0 .net "c", 0 0, L_0000017c43d4fbb0;  1 drivers
v0000017c43510c70_0 .net "carry_1", 0 0, L_0000017c43d4fd00;  1 drivers
v0000017c43510db0_0 .net "carry_2", 0 0, L_0000017c43d50b70;  1 drivers
v0000017c43511030_0 .net "cin", 0 0, L_0000017c43cce6e0;  1 drivers
v0000017c43512750_0 .net "sum_1", 0 0, L_0000017c43d4ff30;  1 drivers
S_0000017c4353b6c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43537200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4ff30 .functor XOR 1, L_0000017c43ccf7c0, L_0000017c43ccfa40, C4<0>, C4<0>;
L_0000017c43d4fd00 .functor AND 1, L_0000017c43ccf7c0, L_0000017c43ccfa40, C4<1>, C4<1>;
v0000017c43511850_0 .net "S", 0 0, L_0000017c43d4ff30;  alias, 1 drivers
v0000017c43512610_0 .net "a", 0 0, L_0000017c43ccf7c0;  alias, 1 drivers
v0000017c43511df0_0 .net "b", 0 0, L_0000017c43ccfa40;  alias, 1 drivers
v0000017c43510d10_0 .net "c", 0 0, L_0000017c43d4fd00;  alias, 1 drivers
S_0000017c435376b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43537200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50550 .functor XOR 1, L_0000017c43d4ff30, L_0000017c43cce6e0, C4<0>, C4<0>;
L_0000017c43d50b70 .functor AND 1, L_0000017c43d4ff30, L_0000017c43cce6e0, C4<1>, C4<1>;
v0000017c435126b0_0 .net "S", 0 0, L_0000017c43d50550;  alias, 1 drivers
v0000017c43511670_0 .net "a", 0 0, L_0000017c43d4ff30;  alias, 1 drivers
v0000017c43510e50_0 .net "b", 0 0, L_0000017c43cce6e0;  alias, 1 drivers
v0000017c435104f0_0 .net "c", 0 0, L_0000017c43d50b70;  alias, 1 drivers
S_0000017c43537840 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435387e0;
 .timescale 0 0;
P_0000017c43241cc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d502b0 .functor XOR 1, L_0000017c43cef4f0, L_0000017c43cd03a0, C4<0>, C4<0>;
v0000017c43510130_0 .net *"_ivl_1", 0 0, L_0000017c43cd03a0;  1 drivers
S_0000017c43538970 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43537840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d50710 .functor OR 1, L_0000017c43d4fd70, L_0000017c43d510b0, C4<0>, C4<0>;
v0000017c43512070_0 .net "S", 0 0, L_0000017c43d50940;  1 drivers
v0000017c43511170_0 .net "a", 0 0, L_0000017c43ccf860;  1 drivers
v0000017c43511f30_0 .net "b", 0 0, L_0000017c43ccf900;  1 drivers
v0000017c43512890_0 .net "c", 0 0, L_0000017c43d50710;  1 drivers
v0000017c43511c10_0 .net "carry_1", 0 0, L_0000017c43d4fd70;  1 drivers
v0000017c43512390_0 .net "carry_2", 0 0, L_0000017c43d510b0;  1 drivers
v0000017c43510b30_0 .net "cin", 0 0, L_0000017c43ccfae0;  1 drivers
v0000017c43511990_0 .net "sum_1", 0 0, L_0000017c43d506a0;  1 drivers
S_0000017c4353ad60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43538970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d506a0 .functor XOR 1, L_0000017c43ccf860, L_0000017c43ccf900, C4<0>, C4<0>;
L_0000017c43d4fd70 .functor AND 1, L_0000017c43ccf860, L_0000017c43ccf900, C4<1>, C4<1>;
v0000017c43511710_0 .net "S", 0 0, L_0000017c43d506a0;  alias, 1 drivers
v0000017c43510950_0 .net "a", 0 0, L_0000017c43ccf860;  alias, 1 drivers
v0000017c43510630_0 .net "b", 0 0, L_0000017c43ccf900;  alias, 1 drivers
v0000017c435117b0_0 .net "c", 0 0, L_0000017c43d4fd70;  alias, 1 drivers
S_0000017c43539140 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43538970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50940 .functor XOR 1, L_0000017c43d506a0, L_0000017c43ccfae0, C4<0>, C4<0>;
L_0000017c43d510b0 .functor AND 1, L_0000017c43d506a0, L_0000017c43ccfae0, C4<1>, C4<1>;
v0000017c43511e90_0 .net "S", 0 0, L_0000017c43d50940;  alias, 1 drivers
v0000017c43510770_0 .net "a", 0 0, L_0000017c43d506a0;  alias, 1 drivers
v0000017c435109f0_0 .net "b", 0 0, L_0000017c43ccfae0;  alias, 1 drivers
v0000017c43512250_0 .net "c", 0 0, L_0000017c43d510b0;  alias, 1 drivers
S_0000017c43538e20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435387e0;
 .timescale 0 0;
P_0000017c43241a80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d50010 .functor XOR 1, L_0000017c43cef4f0, L_0000017c43cd0800, C4<0>, C4<0>;
v0000017c435129d0_0 .net *"_ivl_1", 0 0, L_0000017c43cd0800;  1 drivers
S_0000017c435392d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43538e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d507f0 .functor OR 1, L_0000017c43d4ffa0, L_0000017c43d50320, C4<0>, C4<0>;
v0000017c435106d0_0 .net "S", 0 0, L_0000017c43d50780;  1 drivers
v0000017c435113f0_0 .net "a", 0 0, L_0000017c43ccfb80;  1 drivers
v0000017c43510bd0_0 .net "b", 0 0, L_0000017c43ccfc20;  1 drivers
v0000017c43511ad0_0 .net "c", 0 0, L_0000017c43d507f0;  1 drivers
v0000017c43511b70_0 .net "carry_1", 0 0, L_0000017c43d4ffa0;  1 drivers
v0000017c43512110_0 .net "carry_2", 0 0, L_0000017c43d50320;  1 drivers
v0000017c435122f0_0 .net "cin", 0 0, L_0000017c43ccfd60;  1 drivers
v0000017c43512430_0 .net "sum_1", 0 0, L_0000017c43d50be0;  1 drivers
S_0000017c4353b850 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435392d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50be0 .functor XOR 1, L_0000017c43ccfb80, L_0000017c43ccfc20, C4<0>, C4<0>;
L_0000017c43d4ffa0 .functor AND 1, L_0000017c43ccfb80, L_0000017c43ccfc20, C4<1>, C4<1>;
v0000017c435127f0_0 .net "S", 0 0, L_0000017c43d50be0;  alias, 1 drivers
v0000017c435108b0_0 .net "a", 0 0, L_0000017c43ccfb80;  alias, 1 drivers
v0000017c43511fd0_0 .net "b", 0 0, L_0000017c43ccfc20;  alias, 1 drivers
v0000017c43511a30_0 .net "c", 0 0, L_0000017c43d4ffa0;  alias, 1 drivers
S_0000017c4353bb70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435392d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50780 .functor XOR 1, L_0000017c43d50be0, L_0000017c43ccfd60, C4<0>, C4<0>;
L_0000017c43d50320 .functor AND 1, L_0000017c43d50be0, L_0000017c43ccfd60, C4<1>, C4<1>;
v0000017c435112b0_0 .net "S", 0 0, L_0000017c43d50780;  alias, 1 drivers
v0000017c43511350_0 .net "a", 0 0, L_0000017c43d50be0;  alias, 1 drivers
v0000017c435101d0_0 .net "b", 0 0, L_0000017c43ccfd60;  alias, 1 drivers
v0000017c43510a90_0 .net "c", 0 0, L_0000017c43d50320;  alias, 1 drivers
S_0000017c43539aa0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c435387e0;
 .timescale 0 0;
P_0000017c43241800 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d50080 .functor XOR 1, L_0000017c43cef4f0, L_0000017c43cd08a0, C4<0>, C4<0>;
v0000017c43514370_0 .net *"_ivl_1", 0 0, L_0000017c43cd08a0;  1 drivers
S_0000017c4353a0e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43539aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d50400 .functor OR 1, L_0000017c43d4fde0, L_0000017c43d51190, C4<0>, C4<0>;
v0000017c435145f0_0 .net "S", 0 0, L_0000017c43d514a0;  1 drivers
v0000017c43513dd0_0 .net "a", 0 0, L_0000017c43ccfea0;  1 drivers
v0000017c43513470_0 .net "b", 0 0, L_0000017c43cce1e0;  1 drivers
v0000017c43514910_0 .net "c", 0 0, L_0000017c43d50400;  1 drivers
v0000017c43513150_0 .net "carry_1", 0 0, L_0000017c43d4fde0;  1 drivers
v0000017c43513510_0 .net "carry_2", 0 0, L_0000017c43d51190;  1 drivers
v0000017c43513bf0_0 .net "cin", 0 0, L_0000017c43cd0bc0;  1 drivers
v0000017c43514d70_0 .net "sum_1", 0 0, L_0000017c43d50390;  1 drivers
S_0000017c4353c4d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50390 .functor XOR 1, L_0000017c43ccfea0, L_0000017c43cce1e0, C4<0>, C4<0>;
L_0000017c43d4fde0 .functor AND 1, L_0000017c43ccfea0, L_0000017c43cce1e0, C4<1>, C4<1>;
v0000017c43513290_0 .net "S", 0 0, L_0000017c43d50390;  alias, 1 drivers
v0000017c43512cf0_0 .net "a", 0 0, L_0000017c43ccfea0;  alias, 1 drivers
v0000017c43513d30_0 .net "b", 0 0, L_0000017c43cce1e0;  alias, 1 drivers
v0000017c43513e70_0 .net "c", 0 0, L_0000017c43d4fde0;  alias, 1 drivers
S_0000017c43539460 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d514a0 .functor XOR 1, L_0000017c43d50390, L_0000017c43cd0bc0, C4<0>, C4<0>;
L_0000017c43d51190 .functor AND 1, L_0000017c43d50390, L_0000017c43cd0bc0, C4<1>, C4<1>;
v0000017c43513010_0 .net "S", 0 0, L_0000017c43d514a0;  alias, 1 drivers
v0000017c43514730_0 .net "a", 0 0, L_0000017c43d50390;  alias, 1 drivers
v0000017c43513f10_0 .net "b", 0 0, L_0000017c43cd0bc0;  alias, 1 drivers
v0000017c435133d0_0 .net "c", 0 0, L_0000017c43d51190;  alias, 1 drivers
S_0000017c435395f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c435387e0;
 .timescale 0 0;
P_0000017c43241a00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d500f0 .functor XOR 1, L_0000017c43cef4f0, L_0000017c43cd1ca0, C4<0>, C4<0>;
v0000017c435136f0_0 .net *"_ivl_1", 0 0, L_0000017c43cd1ca0;  1 drivers
S_0000017c435384c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435395f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4fc90 .functor OR 1, L_0000017c43d50a90, L_0000017c43d50860, C4<0>, C4<0>;
v0000017c435130b0_0 .net "S", 0 0, L_0000017c43d50470;  1 drivers
v0000017c43514cd0_0 .net "a", 0 0, L_0000017c43cd15c0;  1 drivers
v0000017c43513fb0_0 .net "b", 0 0, L_0000017c43cd2380;  1 drivers
v0000017c43513650_0 .net "c", 0 0, L_0000017c43d4fc90;  1 drivers
v0000017c435131f0_0 .net "carry_1", 0 0, L_0000017c43d50a90;  1 drivers
v0000017c435144b0_0 .net "carry_2", 0 0, L_0000017c43d50860;  1 drivers
v0000017c43512b10_0 .net "cin", 0 0, L_0000017c43cd1a20;  1 drivers
v0000017c43513330_0 .net "sum_1", 0 0, L_0000017c43d4fe50;  1 drivers
S_0000017c4353b9e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435384c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4fe50 .functor XOR 1, L_0000017c43cd15c0, L_0000017c43cd2380, C4<0>, C4<0>;
L_0000017c43d50a90 .functor AND 1, L_0000017c43cd15c0, L_0000017c43cd2380, C4<1>, C4<1>;
v0000017c43513a10_0 .net "S", 0 0, L_0000017c43d4fe50;  alias, 1 drivers
v0000017c435135b0_0 .net "a", 0 0, L_0000017c43cd15c0;  alias, 1 drivers
v0000017c435149b0_0 .net "b", 0 0, L_0000017c43cd2380;  alias, 1 drivers
v0000017c43514870_0 .net "c", 0 0, L_0000017c43d50a90;  alias, 1 drivers
S_0000017c4353a270 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435384c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d50470 .functor XOR 1, L_0000017c43d4fe50, L_0000017c43cd1a20, C4<0>, C4<0>;
L_0000017c43d50860 .functor AND 1, L_0000017c43d4fe50, L_0000017c43cd1a20, C4<1>, C4<1>;
v0000017c43514af0_0 .net "S", 0 0, L_0000017c43d50470;  alias, 1 drivers
v0000017c435147d0_0 .net "a", 0 0, L_0000017c43d4fe50;  alias, 1 drivers
v0000017c43512a70_0 .net "b", 0 0, L_0000017c43cd1a20;  alias, 1 drivers
v0000017c435140f0_0 .net "c", 0 0, L_0000017c43d50860;  alias, 1 drivers
S_0000017c4353cfc0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d4d530 .functor AND 1, L_0000017c43ccbe40, L_0000017c43ccd920, C4<1>, C4<1>;
v0000017c43514b90_0 .net "X", 0 0, L_0000017c43ccbe40;  alias, 1 drivers
v0000017c43513970_0 .net "Y", 0 0, L_0000017c43ccd920;  alias, 1 drivers
v0000017c43514230_0 .net "Z", 2 0, L_0000017c43ccd9c0;  alias, 1 drivers
L_0000017c43cef148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43514690_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cef148;  1 drivers
L_0000017c43cef190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435142d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cef190;  1 drivers
v0000017c43514c30_0 .net *"_ivl_9", 0 0, L_0000017c43d4d530;  1 drivers
L_0000017c43ccd9c0 .concat8 [ 1 1 1 0], L_0000017c43d4d530, L_0000017c43cef190, L_0000017c43cef148;
S_0000017c4353be90 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d4d5a0 .functor AND 1, L_0000017c43ccbbc0, L_0000017c43ccda60, C4<1>, C4<1>;
v0000017c43514410_0 .net "X", 0 0, L_0000017c43ccbbc0;  alias, 1 drivers
v0000017c43514eb0_0 .net "Y", 0 0, L_0000017c43ccda60;  alias, 1 drivers
v0000017c43513b50_0 .net "Z", 2 0, L_0000017c43ccbc60;  alias, 1 drivers
L_0000017c43cef1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43514f50_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cef1d8;  1 drivers
L_0000017c43cef220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43514ff0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cef220;  1 drivers
v0000017c43515090_0 .net *"_ivl_9", 0 0, L_0000017c43d4d5a0;  1 drivers
L_0000017c43ccbc60 .concat8 [ 1 1 1 0], L_0000017c43d4d5a0, L_0000017c43cef220, L_0000017c43cef1d8;
S_0000017c4353c020 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d4ed40 .functor AND 1, o0000017c43549cf8, o0000017c43549d28, C4<1>, C4<1>;
v0000017c43512930_0 .net "X", 0 0, o0000017c43549cf8;  alias, 0 drivers
v0000017c43512c50_0 .net "Y", 0 0, o0000017c43549d28;  alias, 0 drivers
v0000017c43512e30_0 .net "Z", 2 0, L_0000017c43ccc840;  alias, 1 drivers
L_0000017c43cef268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43512f70_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cef268;  1 drivers
L_0000017c43cef2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435158b0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cef2b0;  1 drivers
v0000017c435176b0_0 .net *"_ivl_9", 0 0, L_0000017c43d4ed40;  1 drivers
L_0000017c43ccc840 .concat8 [ 1 1 1 0], L_0000017c43d4ed40, L_0000017c43cef2b0, L_0000017c43cef268;
S_0000017c4353c340 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548ca0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548cd8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548d10 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43515f90_0 .net *"_ivl_0", 4 0, L_0000017c43cce140;  1 drivers
L_0000017c43cef388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435160d0_0 .net *"_ivl_3", 1 0, L_0000017c43cef388;  1 drivers
v0000017c43515810_0 .net *"_ivl_6", 2 0, L_0000017c43ccef00;  1 drivers
L_0000017c43cef3d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43515130_0 .net *"_ivl_8", 1 0, L_0000017c43cef3d0;  1 drivers
v0000017c43515770_0 .net "a", 2 0, L_0000017c43ccd9c0;  alias, 1 drivers
v0000017c43515ef0_0 .net "a_out", 4 0, L_0000017c43cced20;  alias, 1 drivers
L_0000017c43cce140 .concat [ 3 2 0 0], L_0000017c43ccd9c0, L_0000017c43cef388;
L_0000017c43ccef00 .part L_0000017c43cce140, 0, 3;
L_0000017c43cced20 .concat [ 2 3 0 0], L_0000017c43cef3d0, L_0000017c43ccef00;
S_0000017c43537390 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548880 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c435488b8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435488f0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c435172f0_0 .net *"_ivl_0", 4 0, L_0000017c43ccec80;  1 drivers
L_0000017c43cef418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43516df0_0 .net *"_ivl_3", 1 0, L_0000017c43cef418;  1 drivers
v0000017c43516670_0 .net *"_ivl_6", 3 0, L_0000017c43ccfe00;  1 drivers
L_0000017c43cef460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43516d50_0 .net *"_ivl_8", 0 0, L_0000017c43cef460;  1 drivers
v0000017c43516a30_0 .net "a", 2 0, L_0000017c43ccf180;  alias, 1 drivers
v0000017c435174d0_0 .net "a_out", 4 0, L_0000017c43ccefa0;  alias, 1 drivers
L_0000017c43ccec80 .concat [ 3 2 0 0], L_0000017c43ccf180, L_0000017c43cef418;
L_0000017c43ccfe00 .part L_0000017c43ccec80, 0, 4;
L_0000017c43ccefa0 .concat [ 1 4 0 0], L_0000017c43cef460, L_0000017c43ccfe00;
S_0000017c43539780 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c435444f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241640 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cef340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d4df40 .functor BUFZ 1, L_0000017c43cef340, C4<0>, C4<0>, C4<0>;
v0000017c43518d30_0 .net "S", 2 0, L_0000017c43ccf180;  alias, 1 drivers
v0000017c43518830_0 .net *"_ivl_0", 0 0, L_0000017c43d4e3a0;  1 drivers
v0000017c435183d0_0 .net *"_ivl_10", 0 0, L_0000017c43d4dd10;  1 drivers
v0000017c435194b0_0 .net *"_ivl_20", 0 0, L_0000017c43d4ded0;  1 drivers
v0000017c43517f70_0 .net *"_ivl_36", 0 0, L_0000017c43d4df40;  1 drivers
v0000017c435199b0_0 .net "a", 2 0, L_0000017c43ccc840;  alias, 1 drivers
v0000017c43519550_0 .net "b", 2 0, L_0000017c43ccea00;  alias, 1 drivers
v0000017c43518510_0 .net "b1", 2 0, L_0000017c43ccf220;  1 drivers
v0000017c43519870_0 .net "c", 0 0, L_0000017c43cceb40;  alias, 1 drivers
v0000017c435185b0_0 .net "cin", 0 0, L_0000017c43cef340;  1 drivers
v0000017c43517a70_0 .net "co", 3 0, L_0000017c43cd0620;  1 drivers
L_0000017c43cce460 .part L_0000017c43ccea00, 0, 1;
L_0000017c43cd01c0 .part L_0000017c43ccc840, 0, 1;
L_0000017c43ccff40 .part L_0000017c43ccf220, 0, 1;
L_0000017c43cce820 .part L_0000017c43cd0620, 0, 1;
L_0000017c43cd0440 .part L_0000017c43ccea00, 1, 1;
L_0000017c43ccebe0 .part L_0000017c43ccc840, 1, 1;
L_0000017c43cd04e0 .part L_0000017c43ccf220, 1, 1;
L_0000017c43cce8c0 .part L_0000017c43cd0620, 1, 1;
L_0000017c43ccf220 .concat8 [ 1 1 1 0], L_0000017c43d4e3a0, L_0000017c43d4dd10, L_0000017c43d4ded0;
L_0000017c43cceaa0 .part L_0000017c43ccea00, 2, 1;
L_0000017c43cce280 .part L_0000017c43ccc840, 2, 1;
L_0000017c43ccfcc0 .part L_0000017c43ccf220, 2, 1;
L_0000017c43ccffe0 .part L_0000017c43cd0620, 2, 1;
L_0000017c43ccf180 .concat8 [ 1 1 1 0], L_0000017c43d4e1e0, L_0000017c43d4f590, L_0000017c43d4e8e0;
L_0000017c43cd0620 .concat8 [ 1 1 1 1], L_0000017c43d4df40, L_0000017c43d4e870, L_0000017c43d4f210, L_0000017c43d4e250;
L_0000017c43cceb40 .part L_0000017c43cd0620, 3, 1;
S_0000017c4353c980 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43539780;
 .timescale 0 0;
P_0000017c43242300 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d4e3a0 .functor XOR 1, L_0000017c43cef340, L_0000017c43cce460, C4<0>, C4<0>;
v0000017c43516fd0_0 .net *"_ivl_1", 0 0, L_0000017c43cce460;  1 drivers
S_0000017c4353c660 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4e870 .functor OR 1, L_0000017c43d4f8a0, L_0000017c43d4e800, C4<0>, C4<0>;
v0000017c435167b0_0 .net "S", 0 0, L_0000017c43d4e1e0;  1 drivers
v0000017c435162b0_0 .net "a", 0 0, L_0000017c43cd01c0;  1 drivers
v0000017c43517750_0 .net "b", 0 0, L_0000017c43ccff40;  1 drivers
v0000017c43515590_0 .net "c", 0 0, L_0000017c43d4e870;  1 drivers
v0000017c43515e50_0 .net "carry_1", 0 0, L_0000017c43d4f8a0;  1 drivers
v0000017c43516ad0_0 .net "carry_2", 0 0, L_0000017c43d4e800;  1 drivers
v0000017c43516cb0_0 .net "cin", 0 0, L_0000017c43cce820;  1 drivers
v0000017c43516e90_0 .net "sum_1", 0 0, L_0000017c43d4e6b0;  1 drivers
S_0000017c43539910 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e6b0 .functor XOR 1, L_0000017c43cd01c0, L_0000017c43ccff40, C4<0>, C4<0>;
L_0000017c43d4f8a0 .functor AND 1, L_0000017c43cd01c0, L_0000017c43ccff40, C4<1>, C4<1>;
v0000017c43515db0_0 .net "S", 0 0, L_0000017c43d4e6b0;  alias, 1 drivers
v0000017c43516210_0 .net "a", 0 0, L_0000017c43cd01c0;  alias, 1 drivers
v0000017c43516030_0 .net "b", 0 0, L_0000017c43ccff40;  alias, 1 drivers
v0000017c43515a90_0 .net "c", 0 0, L_0000017c43d4f8a0;  alias, 1 drivers
S_0000017c4353a590 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e1e0 .functor XOR 1, L_0000017c43d4e6b0, L_0000017c43cce820, C4<0>, C4<0>;
L_0000017c43d4e800 .functor AND 1, L_0000017c43d4e6b0, L_0000017c43cce820, C4<1>, C4<1>;
v0000017c43516f30_0 .net "S", 0 0, L_0000017c43d4e1e0;  alias, 1 drivers
v0000017c43515b30_0 .net "a", 0 0, L_0000017c43d4e6b0;  alias, 1 drivers
v0000017c43516990_0 .net "b", 0 0, L_0000017c43cce820;  alias, 1 drivers
v0000017c435156d0_0 .net "c", 0 0, L_0000017c43d4e800;  alias, 1 drivers
S_0000017c43539dc0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43539780;
 .timescale 0 0;
P_0000017c43241dc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d4dd10 .functor XOR 1, L_0000017c43cef340, L_0000017c43cd0440, C4<0>, C4<0>;
v0000017c435171b0_0 .net *"_ivl_1", 0 0, L_0000017c43cd0440;  1 drivers
S_0000017c4353bd00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43539dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4f210 .functor OR 1, L_0000017c43d4e170, L_0000017c43d4ddf0, C4<0>, C4<0>;
v0000017c435154f0_0 .net "S", 0 0, L_0000017c43d4f590;  1 drivers
v0000017c43517390_0 .net "a", 0 0, L_0000017c43ccebe0;  1 drivers
v0000017c43516850_0 .net "b", 0 0, L_0000017c43cd04e0;  1 drivers
v0000017c43515270_0 .net "c", 0 0, L_0000017c43d4f210;  1 drivers
v0000017c43517070_0 .net "carry_1", 0 0, L_0000017c43d4e170;  1 drivers
v0000017c43516350_0 .net "carry_2", 0 0, L_0000017c43d4ddf0;  1 drivers
v0000017c43517110_0 .net "cin", 0 0, L_0000017c43cce8c0;  1 drivers
v0000017c435165d0_0 .net "sum_1", 0 0, L_0000017c43d4dd80;  1 drivers
S_0000017c4353c7f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4dd80 .functor XOR 1, L_0000017c43ccebe0, L_0000017c43cd04e0, C4<0>, C4<0>;
L_0000017c43d4e170 .functor AND 1, L_0000017c43ccebe0, L_0000017c43cd04e0, C4<1>, C4<1>;
v0000017c43515bd0_0 .net "S", 0 0, L_0000017c43d4dd80;  alias, 1 drivers
v0000017c435168f0_0 .net "a", 0 0, L_0000017c43ccebe0;  alias, 1 drivers
v0000017c43517250_0 .net "b", 0 0, L_0000017c43cd04e0;  alias, 1 drivers
v0000017c43516530_0 .net "c", 0 0, L_0000017c43d4e170;  alias, 1 drivers
S_0000017c4353cb10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4f590 .functor XOR 1, L_0000017c43d4dd80, L_0000017c43cce8c0, C4<0>, C4<0>;
L_0000017c43d4ddf0 .functor AND 1, L_0000017c43d4dd80, L_0000017c43cce8c0, C4<1>, C4<1>;
v0000017c43515950_0 .net "S", 0 0, L_0000017c43d4f590;  alias, 1 drivers
v0000017c435159f0_0 .net "a", 0 0, L_0000017c43d4dd80;  alias, 1 drivers
v0000017c43516c10_0 .net "b", 0 0, L_0000017c43cce8c0;  alias, 1 drivers
v0000017c43515c70_0 .net "c", 0 0, L_0000017c43d4ddf0;  alias, 1 drivers
S_0000017c43539f50 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43539780;
 .timescale 0 0;
P_0000017c43242000 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d4ded0 .functor XOR 1, L_0000017c43cef340, L_0000017c43cceaa0, C4<0>, C4<0>;
v0000017c43518fb0_0 .net *"_ivl_1", 0 0, L_0000017c43cceaa0;  1 drivers
S_0000017c4353aef0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43539f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d4e250 .functor OR 1, L_0000017c43d4f360, L_0000017c43d4f670, C4<0>, C4<0>;
v0000017c43517570_0 .net "S", 0 0, L_0000017c43d4e8e0;  1 drivers
v0000017c435153b0_0 .net "a", 0 0, L_0000017c43cce280;  1 drivers
v0000017c43517610_0 .net "b", 0 0, L_0000017c43ccfcc0;  1 drivers
v0000017c435177f0_0 .net "c", 0 0, L_0000017c43d4e250;  1 drivers
v0000017c43517890_0 .net "carry_1", 0 0, L_0000017c43d4f360;  1 drivers
v0000017c435151d0_0 .net "carry_2", 0 0, L_0000017c43d4f670;  1 drivers
v0000017c43515310_0 .net "cin", 0 0, L_0000017c43ccffe0;  1 drivers
v0000017c43515450_0 .net "sum_1", 0 0, L_0000017c43d4f600;  1 drivers
S_0000017c43537b60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353aef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4f600 .functor XOR 1, L_0000017c43cce280, L_0000017c43ccfcc0, C4<0>, C4<0>;
L_0000017c43d4f360 .functor AND 1, L_0000017c43cce280, L_0000017c43ccfcc0, C4<1>, C4<1>;
v0000017c43516170_0 .net "S", 0 0, L_0000017c43d4f600;  alias, 1 drivers
v0000017c43515630_0 .net "a", 0 0, L_0000017c43cce280;  alias, 1 drivers
v0000017c43516490_0 .net "b", 0 0, L_0000017c43ccfcc0;  alias, 1 drivers
v0000017c43515d10_0 .net "c", 0 0, L_0000017c43d4f360;  alias, 1 drivers
S_0000017c4353cca0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353aef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d4e8e0 .functor XOR 1, L_0000017c43d4f600, L_0000017c43ccffe0, C4<0>, C4<0>;
L_0000017c43d4f670 .functor AND 1, L_0000017c43d4f600, L_0000017c43ccffe0, C4<1>, C4<1>;
v0000017c435163f0_0 .net "S", 0 0, L_0000017c43d4e8e0;  alias, 1 drivers
v0000017c43516710_0 .net "a", 0 0, L_0000017c43d4f600;  alias, 1 drivers
v0000017c43516b70_0 .net "b", 0 0, L_0000017c43ccffe0;  alias, 1 drivers
v0000017c43517430_0 .net "c", 0 0, L_0000017c43d4f670;  alias, 1 drivers
S_0000017c4353ce30 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43547c20 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547c58 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43547c90 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c435186f0_0 .net *"_ivl_0", 8 0, L_0000017c43cd1f20;  1 drivers
L_0000017c43cef5c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43519ff0_0 .net *"_ivl_3", 3 0, L_0000017c43cef5c8;  1 drivers
v0000017c43517b10_0 .net *"_ivl_6", 4 0, L_0000017c43cd2060;  1 drivers
L_0000017c43cef610 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c435180b0_0 .net *"_ivl_8", 3 0, L_0000017c43cef610;  1 drivers
v0000017c43518a10_0 .net "a", 4 0, L_0000017c43cca860;  alias, 1 drivers
v0000017c43518bf0_0 .net "a_out", 8 0, L_0000017c43cd2100;  alias, 1 drivers
L_0000017c43cd1f20 .concat [ 5 4 0 0], L_0000017c43cca860, L_0000017c43cef5c8;
L_0000017c43cd2060 .part L_0000017c43cd1f20, 0, 5;
L_0000017c43cd2100 .concat [ 4 5 0 0], L_0000017c43cef610, L_0000017c43cd2060;
S_0000017c4353d150 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43548bf0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548c28 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43548c60 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43518790_0 .net *"_ivl_0", 8 0, L_0000017c43cd2240;  1 drivers
L_0000017c43cef658 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43518290_0 .net *"_ivl_3", 3 0, L_0000017c43cef658;  1 drivers
v0000017c43517bb0_0 .net *"_ivl_6", 6 0, L_0000017c43cd22e0;  1 drivers
L_0000017c43cef6a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43518b50_0 .net *"_ivl_8", 1 0, L_0000017c43cef6a0;  1 drivers
v0000017c43518e70_0 .net "a", 4 0, L_0000017c43cd18e0;  alias, 1 drivers
v0000017c43517cf0_0 .net "a_out", 8 0, L_0000017c43cd2560;  alias, 1 drivers
L_0000017c43cd2240 .concat [ 5 4 0 0], L_0000017c43cd18e0, L_0000017c43cef658;
L_0000017c43cd22e0 .part L_0000017c43cd2240, 0, 7;
L_0000017c43cd2560 .concat [ 2 7 0 0], L_0000017c43cef6a0, L_0000017c43cd22e0;
S_0000017c43537cf0 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c434a48d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241ac0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cef580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d52850 .functor BUFZ 1, L_0000017c43cef580, C4<0>, C4<0>, C4<0>;
v0000017c4351dbf0_0 .net "S", 4 0, L_0000017c43cd18e0;  alias, 1 drivers
v0000017c4351db50_0 .net *"_ivl_0", 0 0, L_0000017c43d51510;  1 drivers
v0000017c4351cd90_0 .net *"_ivl_10", 0 0, L_0000017c43d520e0;  1 drivers
v0000017c4351e230_0 .net *"_ivl_20", 0 0, L_0000017c43d51f90;  1 drivers
v0000017c4351eb90_0 .net *"_ivl_30", 0 0, L_0000017c43d51a50;  1 drivers
v0000017c4351e7d0_0 .net *"_ivl_40", 0 0, L_0000017c43d51dd0;  1 drivers
v0000017c4351d010_0 .net *"_ivl_56", 0 0, L_0000017c43d52850;  1 drivers
v0000017c4351c9d0_0 .net "a", 4 0, L_0000017c43cd10c0;  alias, 1 drivers
v0000017c4351ca70_0 .net "b", 4 0, L_0000017c43cd2e20;  alias, 1 drivers
v0000017c4351da10_0 .net "b1", 4 0, L_0000017c43cd3000;  1 drivers
v0000017c4351df10_0 .net "c", 0 0, L_0000017c43cd1e80;  alias, 1 drivers
v0000017c4351dc90_0 .net "cin", 0 0, L_0000017c43cef580;  1 drivers
v0000017c4351cbb0_0 .net "co", 5 0, L_0000017c43cd21a0;  1 drivers
L_0000017c43cd2c40 .part L_0000017c43cd2e20, 0, 1;
L_0000017c43cd24c0 .part L_0000017c43cd10c0, 0, 1;
L_0000017c43cd2ba0 .part L_0000017c43cd3000, 0, 1;
L_0000017c43cd1d40 .part L_0000017c43cd21a0, 0, 1;
L_0000017c43cd2f60 .part L_0000017c43cd2e20, 1, 1;
L_0000017c43cd26a0 .part L_0000017c43cd10c0, 1, 1;
L_0000017c43cd1480 .part L_0000017c43cd3000, 1, 1;
L_0000017c43cd0e40 .part L_0000017c43cd21a0, 1, 1;
L_0000017c43cd0ee0 .part L_0000017c43cd2e20, 2, 1;
L_0000017c43cd17a0 .part L_0000017c43cd10c0, 2, 1;
L_0000017c43cd0a80 .part L_0000017c43cd3000, 2, 1;
L_0000017c43cd1660 .part L_0000017c43cd21a0, 2, 1;
L_0000017c43cd2ce0 .part L_0000017c43cd2e20, 3, 1;
L_0000017c43cd2d80 .part L_0000017c43cd10c0, 3, 1;
L_0000017c43cd1840 .part L_0000017c43cd3000, 3, 1;
L_0000017c43cd1de0 .part L_0000017c43cd21a0, 3, 1;
LS_0000017c43cd3000_0_0 .concat8 [ 1 1 1 1], L_0000017c43d51510, L_0000017c43d520e0, L_0000017c43d51f90, L_0000017c43d51a50;
LS_0000017c43cd3000_0_4 .concat8 [ 1 0 0 0], L_0000017c43d51dd0;
L_0000017c43cd3000 .concat8 [ 4 1 0 0], LS_0000017c43cd3000_0_0, LS_0000017c43cd3000_0_4;
L_0000017c43cd30a0 .part L_0000017c43cd2e20, 4, 1;
L_0000017c43cd1fc0 .part L_0000017c43cd10c0, 4, 1;
L_0000017c43cd0940 .part L_0000017c43cd3000, 4, 1;
L_0000017c43cd09e0 .part L_0000017c43cd21a0, 4, 1;
LS_0000017c43cd18e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d51cf0, L_0000017c43d52310, L_0000017c43d52460, L_0000017c43d51900;
LS_0000017c43cd18e0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d52d90;
L_0000017c43cd18e0 .concat8 [ 4 1 0 0], LS_0000017c43cd18e0_0_0, LS_0000017c43cd18e0_0_4;
LS_0000017c43cd21a0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d52850, L_0000017c43d51eb0, L_0000017c43d51c10, L_0000017c43d519e0;
LS_0000017c43cd21a0_0_4 .concat8 [ 1 1 0 0], L_0000017c43d53030, L_0000017c43d51e40;
L_0000017c43cd21a0 .concat8 [ 4 2 0 0], LS_0000017c43cd21a0_0_0, LS_0000017c43cd21a0_0_4;
L_0000017c43cd1e80 .part L_0000017c43cd21a0, 5, 1;
S_0000017c4353b080 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43537cf0;
 .timescale 0 0;
P_0000017c43241e40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d51510 .functor XOR 1, L_0000017c43cef580, L_0000017c43cd2c40, C4<0>, C4<0>;
v0000017c4351a9f0_0 .net *"_ivl_1", 0 0, L_0000017c43cd2c40;  1 drivers
S_0000017c4353b210 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4353b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d51eb0 .functor OR 1, L_0000017c43d51890, L_0000017c43d516d0, C4<0>, C4<0>;
v0000017c435190f0_0 .net "S", 0 0, L_0000017c43d51cf0;  1 drivers
v0000017c43518c90_0 .net "a", 0 0, L_0000017c43cd24c0;  1 drivers
v0000017c435192d0_0 .net "b", 0 0, L_0000017c43cd2ba0;  1 drivers
v0000017c43519370_0 .net "c", 0 0, L_0000017c43d51eb0;  1 drivers
v0000017c43519410_0 .net "carry_1", 0 0, L_0000017c43d51890;  1 drivers
v0000017c43519690_0 .net "carry_2", 0 0, L_0000017c43d516d0;  1 drivers
v0000017c4351bf30_0 .net "cin", 0 0, L_0000017c43cd1d40;  1 drivers
v0000017c4351a8b0_0 .net "sum_1", 0 0, L_0000017c43d52380;  1 drivers
S_0000017c435a1b90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4353b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52380 .functor XOR 1, L_0000017c43cd24c0, L_0000017c43cd2ba0, C4<0>, C4<0>;
L_0000017c43d51890 .functor AND 1, L_0000017c43cd24c0, L_0000017c43cd2ba0, C4<1>, C4<1>;
v0000017c43517c50_0 .net "S", 0 0, L_0000017c43d52380;  alias, 1 drivers
v0000017c43518970_0 .net "a", 0 0, L_0000017c43cd24c0;  alias, 1 drivers
v0000017c435195f0_0 .net "b", 0 0, L_0000017c43cd2ba0;  alias, 1 drivers
v0000017c43517d90_0 .net "c", 0 0, L_0000017c43d51890;  alias, 1 drivers
S_0000017c435a13c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4353b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d51cf0 .functor XOR 1, L_0000017c43d52380, L_0000017c43cd1d40, C4<0>, C4<0>;
L_0000017c43d516d0 .functor AND 1, L_0000017c43d52380, L_0000017c43cd1d40, C4<1>, C4<1>;
v0000017c43517e30_0 .net "S", 0 0, L_0000017c43d51cf0;  alias, 1 drivers
v0000017c43518ab0_0 .net "a", 0 0, L_0000017c43d52380;  alias, 1 drivers
v0000017c43517ed0_0 .net "b", 0 0, L_0000017c43cd1d40;  alias, 1 drivers
v0000017c43519230_0 .net "c", 0 0, L_0000017c43d516d0;  alias, 1 drivers
S_0000017c4359f160 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43537cf0;
 .timescale 0 0;
P_0000017c432415c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d520e0 .functor XOR 1, L_0000017c43cef580, L_0000017c43cd2f60, C4<0>, C4<0>;
v0000017c4351abd0_0 .net *"_ivl_1", 0 0, L_0000017c43cd2f60;  1 drivers
S_0000017c4359e030 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4359f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d51c10 .functor OR 1, L_0000017c43d524d0, L_0000017c43d51b30, C4<0>, C4<0>;
v0000017c4351c2f0_0 .net "S", 0 0, L_0000017c43d52310;  1 drivers
v0000017c4351a950_0 .net "a", 0 0, L_0000017c43cd26a0;  1 drivers
v0000017c4351a6d0_0 .net "b", 0 0, L_0000017c43cd1480;  1 drivers
v0000017c4351bc10_0 .net "c", 0 0, L_0000017c43d51c10;  1 drivers
v0000017c4351a310_0 .net "carry_1", 0 0, L_0000017c43d524d0;  1 drivers
v0000017c4351c750_0 .net "carry_2", 0 0, L_0000017c43d51b30;  1 drivers
v0000017c4351c7f0_0 .net "cin", 0 0, L_0000017c43cd0e40;  1 drivers
v0000017c4351a4f0_0 .net "sum_1", 0 0, L_0000017c43d52cb0;  1 drivers
S_0000017c4359fac0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52cb0 .functor XOR 1, L_0000017c43cd26a0, L_0000017c43cd1480, C4<0>, C4<0>;
L_0000017c43d524d0 .functor AND 1, L_0000017c43cd26a0, L_0000017c43cd1480, C4<1>, C4<1>;
v0000017c4351ad10_0 .net "S", 0 0, L_0000017c43d52cb0;  alias, 1 drivers
v0000017c4351c070_0 .net "a", 0 0, L_0000017c43cd26a0;  alias, 1 drivers
v0000017c4351adb0_0 .net "b", 0 0, L_0000017c43cd1480;  alias, 1 drivers
v0000017c4351bcb0_0 .net "c", 0 0, L_0000017c43d524d0;  alias, 1 drivers
S_0000017c4359e1c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52310 .functor XOR 1, L_0000017c43d52cb0, L_0000017c43cd0e40, C4<0>, C4<0>;
L_0000017c43d51b30 .functor AND 1, L_0000017c43d52cb0, L_0000017c43cd0e40, C4<1>, C4<1>;
v0000017c4351b7b0_0 .net "S", 0 0, L_0000017c43d52310;  alias, 1 drivers
v0000017c4351ba30_0 .net "a", 0 0, L_0000017c43d52cb0;  alias, 1 drivers
v0000017c4351b350_0 .net "b", 0 0, L_0000017c43cd0e40;  alias, 1 drivers
v0000017c4351bad0_0 .net "c", 0 0, L_0000017c43d51b30;  alias, 1 drivers
S_0000017c435a1d20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43537cf0;
 .timescale 0 0;
P_0000017c432413c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d51f90 .functor XOR 1, L_0000017c43cef580, L_0000017c43cd0ee0, C4<0>, C4<0>;
v0000017c4351aa90_0 .net *"_ivl_1", 0 0, L_0000017c43cd0ee0;  1 drivers
S_0000017c4359f2f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a1d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d519e0 .functor OR 1, L_0000017c43d523f0, L_0000017c43d51ba0, C4<0>, C4<0>;
v0000017c4351bdf0_0 .net "S", 0 0, L_0000017c43d52460;  1 drivers
v0000017c4351ae50_0 .net "a", 0 0, L_0000017c43cd17a0;  1 drivers
v0000017c4351c610_0 .net "b", 0 0, L_0000017c43cd0a80;  1 drivers
v0000017c4351b490_0 .net "c", 0 0, L_0000017c43d519e0;  1 drivers
v0000017c4351bb70_0 .net "carry_1", 0 0, L_0000017c43d523f0;  1 drivers
v0000017c4351c250_0 .net "carry_2", 0 0, L_0000017c43d51ba0;  1 drivers
v0000017c4351a630_0 .net "cin", 0 0, L_0000017c43cd1660;  1 drivers
v0000017c4351b5d0_0 .net "sum_1", 0 0, L_0000017c43d52a10;  1 drivers
S_0000017c4359d220 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52a10 .functor XOR 1, L_0000017c43cd17a0, L_0000017c43cd0a80, C4<0>, C4<0>;
L_0000017c43d523f0 .functor AND 1, L_0000017c43cd17a0, L_0000017c43cd0a80, C4<1>, C4<1>;
v0000017c4351c1b0_0 .net "S", 0 0, L_0000017c43d52a10;  alias, 1 drivers
v0000017c4351c570_0 .net "a", 0 0, L_0000017c43cd17a0;  alias, 1 drivers
v0000017c4351b030_0 .net "b", 0 0, L_0000017c43cd0a80;  alias, 1 drivers
v0000017c4351a590_0 .net "c", 0 0, L_0000017c43d523f0;  alias, 1 drivers
S_0000017c435a0a60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52460 .functor XOR 1, L_0000017c43d52a10, L_0000017c43cd1660, C4<0>, C4<0>;
L_0000017c43d51ba0 .functor AND 1, L_0000017c43d52a10, L_0000017c43cd1660, C4<1>, C4<1>;
v0000017c4351c110_0 .net "S", 0 0, L_0000017c43d52460;  alias, 1 drivers
v0000017c4351b3f0_0 .net "a", 0 0, L_0000017c43d52a10;  alias, 1 drivers
v0000017c4351a3b0_0 .net "b", 0 0, L_0000017c43cd1660;  alias, 1 drivers
v0000017c4351ab30_0 .net "c", 0 0, L_0000017c43d51ba0;  alias, 1 drivers
S_0000017c4359e4e0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43537cf0;
 .timescale 0 0;
P_0000017c43242340 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d51a50 .functor XOR 1, L_0000017c43cef580, L_0000017c43cd2ce0, C4<0>, C4<0>;
v0000017c4351c430_0 .net *"_ivl_1", 0 0, L_0000017c43cd2ce0;  1 drivers
S_0000017c435a21d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4359e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d53030 .functor OR 1, L_0000017c43d52000, L_0000017c43d52fc0, C4<0>, C4<0>;
v0000017c4351b850_0 .net "S", 0 0, L_0000017c43d51900;  1 drivers
v0000017c4351b2b0_0 .net "a", 0 0, L_0000017c43cd2d80;  1 drivers
v0000017c4351c890_0 .net "b", 0 0, L_0000017c43cd1840;  1 drivers
v0000017c4351a810_0 .net "c", 0 0, L_0000017c43d53030;  1 drivers
v0000017c4351b170_0 .net "carry_1", 0 0, L_0000017c43d52000;  1 drivers
v0000017c4351bd50_0 .net "carry_2", 0 0, L_0000017c43d52fc0;  1 drivers
v0000017c4351be90_0 .net "cin", 0 0, L_0000017c43cd1de0;  1 drivers
v0000017c4351c390_0 .net "sum_1", 0 0, L_0000017c43d527e0;  1 drivers
S_0000017c4359ecb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a21d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d527e0 .functor XOR 1, L_0000017c43cd2d80, L_0000017c43cd1840, C4<0>, C4<0>;
L_0000017c43d52000 .functor AND 1, L_0000017c43cd2d80, L_0000017c43cd1840, C4<1>, C4<1>;
v0000017c4351aef0_0 .net "S", 0 0, L_0000017c43d527e0;  alias, 1 drivers
v0000017c4351b210_0 .net "a", 0 0, L_0000017c43cd2d80;  alias, 1 drivers
v0000017c4351af90_0 .net "b", 0 0, L_0000017c43cd1840;  alias, 1 drivers
v0000017c4351ac70_0 .net "c", 0 0, L_0000017c43d52000;  alias, 1 drivers
S_0000017c435a05b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a21d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d51900 .functor XOR 1, L_0000017c43d527e0, L_0000017c43cd1de0, C4<0>, C4<0>;
L_0000017c43d52fc0 .functor AND 1, L_0000017c43d527e0, L_0000017c43cd1de0, C4<1>, C4<1>;
v0000017c4351bfd0_0 .net "S", 0 0, L_0000017c43d51900;  alias, 1 drivers
v0000017c4351b0d0_0 .net "a", 0 0, L_0000017c43d527e0;  alias, 1 drivers
v0000017c4351b990_0 .net "b", 0 0, L_0000017c43cd1de0;  alias, 1 drivers
v0000017c4351a770_0 .net "c", 0 0, L_0000017c43d52fc0;  alias, 1 drivers
S_0000017c4359e350 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43537cf0;
 .timescale 0 0;
P_0000017c43241e00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d51dd0 .functor XOR 1, L_0000017c43cef580, L_0000017c43cd30a0, C4<0>, C4<0>;
v0000017c4351cf70_0 .net *"_ivl_1", 0 0, L_0000017c43cd30a0;  1 drivers
S_0000017c435a1550 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4359e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d51e40 .functor OR 1, L_0000017c43d51660, L_0000017c43d52690, C4<0>, C4<0>;
v0000017c4351a270_0 .net "S", 0 0, L_0000017c43d52d90;  1 drivers
v0000017c4351a450_0 .net "a", 0 0, L_0000017c43cd1fc0;  1 drivers
v0000017c4351dd30_0 .net "b", 0 0, L_0000017c43cd0940;  1 drivers
v0000017c4351e550_0 .net "c", 0 0, L_0000017c43d51e40;  1 drivers
v0000017c4351e730_0 .net "carry_1", 0 0, L_0000017c43d51660;  1 drivers
v0000017c4351e5f0_0 .net "carry_2", 0 0, L_0000017c43d52690;  1 drivers
v0000017c4351dab0_0 .net "cin", 0 0, L_0000017c43cd09e0;  1 drivers
v0000017c4351d0b0_0 .net "sum_1", 0 0, L_0000017c43d52e00;  1 drivers
S_0000017c435a16e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a1550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52e00 .functor XOR 1, L_0000017c43cd1fc0, L_0000017c43cd0940, C4<0>, C4<0>;
L_0000017c43d51660 .functor AND 1, L_0000017c43cd1fc0, L_0000017c43cd0940, C4<1>, C4<1>;
v0000017c4351b530_0 .net "S", 0 0, L_0000017c43d52e00;  alias, 1 drivers
v0000017c4351b8f0_0 .net "a", 0 0, L_0000017c43cd1fc0;  alias, 1 drivers
v0000017c4351c4d0_0 .net "b", 0 0, L_0000017c43cd0940;  alias, 1 drivers
v0000017c4351b670_0 .net "c", 0 0, L_0000017c43d51660;  alias, 1 drivers
S_0000017c435a2810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a1550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d52d90 .functor XOR 1, L_0000017c43d52e00, L_0000017c43cd09e0, C4<0>, C4<0>;
L_0000017c43d52690 .functor AND 1, L_0000017c43d52e00, L_0000017c43cd09e0, C4<1>, C4<1>;
v0000017c4351b710_0 .net "S", 0 0, L_0000017c43d52d90;  alias, 1 drivers
v0000017c4351c6b0_0 .net "a", 0 0, L_0000017c43d52e00;  alias, 1 drivers
v0000017c4351a130_0 .net "b", 0 0, L_0000017c43cd09e0;  alias, 1 drivers
v0000017c4351a1d0_0 .net "c", 0 0, L_0000017c43d52690;  alias, 1 drivers
S_0000017c4359d3b0 .scope module, "k3" "karatsuba_4" 2 71, 2 96 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c4363eaa0_0 .net "F1", 8 0, L_0000017c43ce67e0;  1 drivers
v0000017c4363ed20_0 .net "F2", 8 0, L_0000017c43ce49e0;  1 drivers
o0000017c43555398 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c4363e5a0_0 .net "F3", 8 0, o0000017c43555398;  0 drivers
v0000017c4363f220_0 .net "X", 4 0, L_0000017c43cb1ae0;  alias, 1 drivers
v0000017c4363efa0_0 .net "Xl", 2 0, L_0000017c43cd5940;  1 drivers
v0000017c4363f040_0 .net "Xm1", 2 0, L_0000017c43cd7e20;  1 drivers
v0000017c4363fd60_0 .net "Xms", 4 0, L_0000017c43ce4800;  1 drivers
v0000017c4363f680_0 .net "Xr", 2 0, L_0000017c43cd6020;  1 drivers
v0000017c4363ea00_0 .net "Y", 4 0, L_0000017c43cb0780;  alias, 1 drivers
v0000017c4363ebe0_0 .net "Yl", 2 0, L_0000017c43cd72e0;  1 drivers
v0000017c4363fa40_0 .net "Ym1", 2 0, L_0000017c43cd7560;  1 drivers
v0000017c4363fea0_0 .net "Yr", 2 0, L_0000017c43cd65c0;  1 drivers
v0000017c43640800_0 .net "Z", 8 0, L_0000017c43ce7140;  alias, 1 drivers
v0000017c4363ee60_0 .net "Z1", 4 0, L_0000017c43cdc420;  1 drivers
v0000017c4363f860_0 .net "Z2", 4 0, L_0000017c43cde9a0;  1 drivers
v0000017c4363f540_0 .net "Z3", 4 0, L_0000017c43ce3a40;  1 drivers
v0000017c43640760_0 .net "ZF", 8 0, L_0000017c43ce5660;  1 drivers
v0000017c43640120_0 .net *"_ivl_1", 1 0, L_0000017c43cd5d00;  1 drivers
L_0000017c43cef7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4363e320_0 .net *"_ivl_11", 0 0, L_0000017c43cef7c0;  1 drivers
v0000017c4363ff40_0 .net *"_ivl_13", 1 0, L_0000017c43cd5da0;  1 drivers
L_0000017c43cef808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4363e780_0 .net *"_ivl_17", 0 0, L_0000017c43cef808;  1 drivers
v0000017c4363f180_0 .net *"_ivl_19", 1 0, L_0000017c43cd7c40;  1 drivers
L_0000017c43cef850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43640440_0 .net *"_ivl_23", 0 0, L_0000017c43cef850;  1 drivers
L_0000017c43cef778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4363f2c0_0 .net *"_ivl_5", 0 0, L_0000017c43cef778;  1 drivers
v0000017c4363f360_0 .net *"_ivl_7", 1 0, L_0000017c43cd7740;  1 drivers
v0000017c4363f400_0 .net "bin", 0 0, L_0000017c43ce52a0;  1 drivers
v0000017c43640580_0 .net "cout1", 0 0, L_0000017c43cd7ec0;  1 drivers
v0000017c43640620_0 .net "cout2", 0 0, L_0000017c43cd6de0;  1 drivers
v0000017c4363e500_0 .net "cout3", 0 0, L_0000017c43ce48a0;  1 drivers
v0000017c4363f5e0_0 .net "cout4", 0 0, L_0000017c43ce5480;  1 drivers
v0000017c436406c0_0 .net "cout5", 0 0, L_0000017c43ce9080;  1 drivers
v0000017c436408a0_0 .net "sub_ans", 4 0, L_0000017c43ce5700;  1 drivers
L_0000017c43cd5d00 .part L_0000017c43cb1ae0, 2, 2;
L_0000017c43cd6020 .concat [ 2 1 0 0], L_0000017c43cd5d00, L_0000017c43cef778;
L_0000017c43cd7740 .part L_0000017c43cb1ae0, 0, 2;
L_0000017c43cd5940 .concat [ 2 1 0 0], L_0000017c43cd7740, L_0000017c43cef7c0;
L_0000017c43cd5da0 .part L_0000017c43cb0780, 2, 2;
L_0000017c43cd65c0 .concat [ 2 1 0 0], L_0000017c43cd5da0, L_0000017c43cef808;
L_0000017c43cd7c40 .part L_0000017c43cb0780, 0, 2;
L_0000017c43cd72e0 .concat [ 2 1 0 0], L_0000017c43cd7c40, L_0000017c43cef850;
S_0000017c435a0420 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241bc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cef898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d55800 .functor BUFZ 1, L_0000017c43cef898, C4<0>, C4<0>, C4<0>;
v0000017c4351fa90_0 .net "S", 2 0, L_0000017c43cd7e20;  alias, 1 drivers
v0000017c4351fe50_0 .net *"_ivl_0", 0 0, L_0000017c43d54df0;  1 drivers
v0000017c43520cb0_0 .net *"_ivl_10", 0 0, L_0000017c43d56050;  1 drivers
v0000017c4351fef0_0 .net *"_ivl_20", 0 0, L_0000017c43d558e0;  1 drivers
v0000017c43520030_0 .net *"_ivl_36", 0 0, L_0000017c43d55800;  1 drivers
v0000017c43520170_0 .net "a", 2 0, L_0000017c43cd6020;  alias, 1 drivers
v0000017c4351f590_0 .net "b", 2 0, L_0000017c43cd5940;  alias, 1 drivers
v0000017c43520530_0 .net "b1", 2 0, L_0000017c43cd6ca0;  1 drivers
v0000017c43520670_0 .net "c", 0 0, L_0000017c43cd7ec0;  alias, 1 drivers
v0000017c43520210_0 .net "cin", 0 0, L_0000017c43cef898;  1 drivers
v0000017c43520b70_0 .net "co", 3 0, L_0000017c43cd7d80;  1 drivers
L_0000017c43cd7240 .part L_0000017c43cd5940, 0, 1;
L_0000017c43cd5a80 .part L_0000017c43cd6020, 0, 1;
L_0000017c43cd7ba0 .part L_0000017c43cd6ca0, 0, 1;
L_0000017c43cd7a60 .part L_0000017c43cd7d80, 0, 1;
L_0000017c43cd7880 .part L_0000017c43cd5940, 1, 1;
L_0000017c43cd6340 .part L_0000017c43cd6020, 1, 1;
L_0000017c43cd6520 .part L_0000017c43cd6ca0, 1, 1;
L_0000017c43cd6d40 .part L_0000017c43cd7d80, 1, 1;
L_0000017c43cd6ca0 .concat8 [ 1 1 1 0], L_0000017c43d54df0, L_0000017c43d56050, L_0000017c43d558e0;
L_0000017c43cd6480 .part L_0000017c43cd5940, 2, 1;
L_0000017c43cd71a0 .part L_0000017c43cd6020, 2, 1;
L_0000017c43cd7380 .part L_0000017c43cd6ca0, 2, 1;
L_0000017c43cd6ac0 .part L_0000017c43cd7d80, 2, 1;
L_0000017c43cd7e20 .concat8 [ 1 1 1 0], L_0000017c43d55330, L_0000017c43d55090, L_0000017c43d55410;
L_0000017c43cd7d80 .concat8 [ 1 1 1 1], L_0000017c43d55800, L_0000017c43d555d0, L_0000017c43d55bf0, L_0000017c43d54ed0;
L_0000017c43cd7ec0 .part L_0000017c43cd7d80, 3, 1;
S_0000017c435a1870 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435a0420;
 .timescale 0 0;
P_0000017c43241600 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d54df0 .functor XOR 1, L_0000017c43cef898, L_0000017c43cd7240, C4<0>, C4<0>;
v0000017c435216b0_0 .net *"_ivl_1", 0 0, L_0000017c43cd7240;  1 drivers
S_0000017c435a10a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a1870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d555d0 .functor OR 1, L_0000017c43d55250, L_0000017c43d553a0, C4<0>, C4<0>;
v0000017c4351cc50_0 .net "S", 0 0, L_0000017c43d55330;  1 drivers
v0000017c4351d290_0 .net "a", 0 0, L_0000017c43cd5a80;  1 drivers
v0000017c4351d5b0_0 .net "b", 0 0, L_0000017c43cd7ba0;  1 drivers
v0000017c4351d790_0 .net "c", 0 0, L_0000017c43d555d0;  1 drivers
v0000017c4351fbd0_0 .net "carry_1", 0 0, L_0000017c43d55250;  1 drivers
v0000017c43520fd0_0 .net "carry_2", 0 0, L_0000017c43d553a0;  1 drivers
v0000017c435208f0_0 .net "cin", 0 0, L_0000017c43cd7a60;  1 drivers
v0000017c43520df0_0 .net "sum_1", 0 0, L_0000017c43d55170;  1 drivers
S_0000017c435a0740 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55170 .functor XOR 1, L_0000017c43cd5a80, L_0000017c43cd7ba0, C4<0>, C4<0>;
L_0000017c43d55250 .functor AND 1, L_0000017c43cd5a80, L_0000017c43cd7ba0, C4<1>, C4<1>;
v0000017c4351eeb0_0 .net "S", 0 0, L_0000017c43d55170;  alias, 1 drivers
v0000017c4351ed70_0 .net "a", 0 0, L_0000017c43cd5a80;  alias, 1 drivers
v0000017c4351f090_0 .net "b", 0 0, L_0000017c43cd7ba0;  alias, 1 drivers
v0000017c4351c930_0 .net "c", 0 0, L_0000017c43d55250;  alias, 1 drivers
S_0000017c435a1eb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55330 .functor XOR 1, L_0000017c43d55170, L_0000017c43cd7a60, C4<0>, C4<0>;
L_0000017c43d553a0 .functor AND 1, L_0000017c43d55170, L_0000017c43cd7a60, C4<1>, C4<1>;
v0000017c4351cb10_0 .net "S", 0 0, L_0000017c43d55330;  alias, 1 drivers
v0000017c4351d8d0_0 .net "a", 0 0, L_0000017c43d55170;  alias, 1 drivers
v0000017c4351ced0_0 .net "b", 0 0, L_0000017c43cd7a60;  alias, 1 drivers
v0000017c4351d1f0_0 .net "c", 0 0, L_0000017c43d553a0;  alias, 1 drivers
S_0000017c4359e670 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435a0420;
 .timescale 0 0;
P_0000017c43241c00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d56050 .functor XOR 1, L_0000017c43cef898, L_0000017c43cd7880, C4<0>, C4<0>;
v0000017c4351f1d0_0 .net *"_ivl_1", 0 0, L_0000017c43cd7880;  1 drivers
S_0000017c4359fde0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4359e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d55bf0 .functor OR 1, L_0000017c43d560c0, L_0000017c43d55b80, C4<0>, C4<0>;
v0000017c4351f810_0 .net "S", 0 0, L_0000017c43d55090;  1 drivers
v0000017c43520f30_0 .net "a", 0 0, L_0000017c43cd6340;  1 drivers
v0000017c435207b0_0 .net "b", 0 0, L_0000017c43cd6520;  1 drivers
v0000017c4351fd10_0 .net "c", 0 0, L_0000017c43d55bf0;  1 drivers
v0000017c43520d50_0 .net "carry_1", 0 0, L_0000017c43d560c0;  1 drivers
v0000017c43520990_0 .net "carry_2", 0 0, L_0000017c43d55b80;  1 drivers
v0000017c43520e90_0 .net "cin", 0 0, L_0000017c43cd6d40;  1 drivers
v0000017c435202b0_0 .net "sum_1", 0 0, L_0000017c43d54fb0;  1 drivers
S_0000017c435a1230 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54fb0 .functor XOR 1, L_0000017c43cd6340, L_0000017c43cd6520, C4<0>, C4<0>;
L_0000017c43d560c0 .functor AND 1, L_0000017c43cd6340, L_0000017c43cd6520, C4<1>, C4<1>;
v0000017c4351ff90_0 .net "S", 0 0, L_0000017c43d54fb0;  alias, 1 drivers
v0000017c4351fdb0_0 .net "a", 0 0, L_0000017c43cd6340;  alias, 1 drivers
v0000017c435200d0_0 .net "b", 0 0, L_0000017c43cd6520;  alias, 1 drivers
v0000017c43520ad0_0 .net "c", 0 0, L_0000017c43d560c0;  alias, 1 drivers
S_0000017c4359e800 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55090 .functor XOR 1, L_0000017c43d54fb0, L_0000017c43cd6d40, C4<0>, C4<0>;
L_0000017c43d55b80 .functor AND 1, L_0000017c43d54fb0, L_0000017c43cd6d40, C4<1>, C4<1>;
v0000017c4351fc70_0 .net "S", 0 0, L_0000017c43d55090;  alias, 1 drivers
v0000017c43521110_0 .net "a", 0 0, L_0000017c43d54fb0;  alias, 1 drivers
v0000017c43521570_0 .net "b", 0 0, L_0000017c43cd6d40;  alias, 1 drivers
v0000017c43520710_0 .net "c", 0 0, L_0000017c43d55b80;  alias, 1 drivers
S_0000017c4359eb20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435a0420;
 .timescale 0 0;
P_0000017c43242200 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d558e0 .functor XOR 1, L_0000017c43cef898, L_0000017c43cd6480, C4<0>, C4<0>;
v0000017c4351f130_0 .net *"_ivl_1", 0 0, L_0000017c43cd6480;  1 drivers
S_0000017c4359e990 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4359eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d54ed0 .functor OR 1, L_0000017c43d55b10, L_0000017c43d554f0, C4<0>, C4<0>;
v0000017c435212f0_0 .net "S", 0 0, L_0000017c43d55410;  1 drivers
v0000017c43521250_0 .net "a", 0 0, L_0000017c43cd71a0;  1 drivers
v0000017c4351f310_0 .net "b", 0 0, L_0000017c43cd7380;  1 drivers
v0000017c43520a30_0 .net "c", 0 0, L_0000017c43d54ed0;  1 drivers
v0000017c43521390_0 .net "carry_1", 0 0, L_0000017c43d55b10;  1 drivers
v0000017c4351f3b0_0 .net "carry_2", 0 0, L_0000017c43d554f0;  1 drivers
v0000017c4351f9f0_0 .net "cin", 0 0, L_0000017c43cd6ac0;  1 drivers
v0000017c43521430_0 .net "sum_1", 0 0, L_0000017c43d55d40;  1 drivers
S_0000017c435a08d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55d40 .functor XOR 1, L_0000017c43cd71a0, L_0000017c43cd7380, C4<0>, C4<0>;
L_0000017c43d55b10 .functor AND 1, L_0000017c43cd71a0, L_0000017c43cd7380, C4<1>, C4<1>;
v0000017c4351fb30_0 .net "S", 0 0, L_0000017c43d55d40;  alias, 1 drivers
v0000017c43521070_0 .net "a", 0 0, L_0000017c43cd71a0;  alias, 1 drivers
v0000017c4351f8b0_0 .net "b", 0 0, L_0000017c43cd7380;  alias, 1 drivers
v0000017c4351f270_0 .net "c", 0 0, L_0000017c43d55b10;  alias, 1 drivers
S_0000017c4359fc50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55410 .functor XOR 1, L_0000017c43d55d40, L_0000017c43cd6ac0, C4<0>, C4<0>;
L_0000017c43d554f0 .functor AND 1, L_0000017c43d55d40, L_0000017c43cd6ac0, C4<1>, C4<1>;
v0000017c4351f950_0 .net "S", 0 0, L_0000017c43d55410;  alias, 1 drivers
v0000017c4351f4f0_0 .net "a", 0 0, L_0000017c43d55d40;  alias, 1 drivers
v0000017c43520850_0 .net "b", 0 0, L_0000017c43cd6ac0;  alias, 1 drivers
v0000017c435211b0_0 .net "c", 0 0, L_0000017c43d554f0;  alias, 1 drivers
S_0000017c435a2040 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43241740 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cef8e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d55a30 .functor BUFZ 1, L_0000017c43cef8e0, C4<0>, C4<0>, C4<0>;
v0000017c43522fb0_0 .net "S", 2 0, L_0000017c43cd7560;  alias, 1 drivers
v0000017c43523d70_0 .net *"_ivl_0", 0 0, L_0000017c43d55c60;  1 drivers
v0000017c435219d0_0 .net *"_ivl_10", 0 0, L_0000017c43d56280;  1 drivers
v0000017c43522830_0 .net *"_ivl_20", 0 0, L_0000017c43d55db0;  1 drivers
v0000017c43521bb0_0 .net *"_ivl_36", 0 0, L_0000017c43d55a30;  1 drivers
v0000017c435228d0_0 .net "a", 2 0, L_0000017c43cd65c0;  alias, 1 drivers
v0000017c435221f0_0 .net "b", 2 0, L_0000017c43cd72e0;  alias, 1 drivers
v0000017c43523690_0 .net "b1", 2 0, L_0000017c43cd6200;  1 drivers
v0000017c43522970_0 .net "c", 0 0, L_0000017c43cd6de0;  alias, 1 drivers
v0000017c43521c50_0 .net "cin", 0 0, L_0000017c43cef8e0;  1 drivers
v0000017c435223d0_0 .net "co", 3 0, L_0000017c43cd67a0;  1 drivers
L_0000017c43cd63e0 .part L_0000017c43cd72e0, 0, 1;
L_0000017c43cd6b60 .part L_0000017c43cd65c0, 0, 1;
L_0000017c43cd59e0 .part L_0000017c43cd6200, 0, 1;
L_0000017c43cd5e40 .part L_0000017c43cd67a0, 0, 1;
L_0000017c43cd60c0 .part L_0000017c43cd72e0, 1, 1;
L_0000017c43cd6fc0 .part L_0000017c43cd65c0, 1, 1;
L_0000017c43cd5bc0 .part L_0000017c43cd6200, 1, 1;
L_0000017c43cd6160 .part L_0000017c43cd67a0, 1, 1;
L_0000017c43cd6200 .concat8 [ 1 1 1 0], L_0000017c43d55c60, L_0000017c43d56280, L_0000017c43d55db0;
L_0000017c43cd6660 .part L_0000017c43cd72e0, 2, 1;
L_0000017c43cd5c60 .part L_0000017c43cd65c0, 2, 1;
L_0000017c43cd6c00 .part L_0000017c43cd6200, 2, 1;
L_0000017c43cd6700 .part L_0000017c43cd67a0, 2, 1;
L_0000017c43cd7560 .concat8 [ 1 1 1 0], L_0000017c43d561a0, L_0000017c43d56830, L_0000017c43d56520;
L_0000017c43cd67a0 .concat8 [ 1 1 1 1], L_0000017c43d55a30, L_0000017c43d55870, L_0000017c43d559c0, L_0000017c43d56440;
L_0000017c43cd6de0 .part L_0000017c43cd67a0, 3, 1;
S_0000017c4359dea0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435a2040;
 .timescale 0 0;
P_0000017c43241fc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d55c60 .functor XOR 1, L_0000017c43cef8e0, L_0000017c43cd63e0, C4<0>, C4<0>;
v0000017c43522510_0 .net *"_ivl_1", 0 0, L_0000017c43cd63e0;  1 drivers
S_0000017c4359d860 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4359dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d55870 .functor OR 1, L_0000017c43d56130, L_0000017c43d55640, C4<0>, C4<0>;
v0000017c43521750_0 .net "S", 0 0, L_0000017c43d561a0;  1 drivers
v0000017c435217f0_0 .net "a", 0 0, L_0000017c43cd6b60;  1 drivers
v0000017c4351f450_0 .net "b", 0 0, L_0000017c43cd59e0;  1 drivers
v0000017c4351f630_0 .net "c", 0 0, L_0000017c43d55870;  1 drivers
v0000017c4351f6d0_0 .net "carry_1", 0 0, L_0000017c43d56130;  1 drivers
v0000017c4351f770_0 .net "carry_2", 0 0, L_0000017c43d55640;  1 drivers
v0000017c43523af0_0 .net "cin", 0 0, L_0000017c43cd5e40;  1 drivers
v0000017c435239b0_0 .net "sum_1", 0 0, L_0000017c43d55560;  1 drivers
S_0000017c435a2fe0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d55560 .functor XOR 1, L_0000017c43cd6b60, L_0000017c43cd59e0, C4<0>, C4<0>;
L_0000017c43d56130 .functor AND 1, L_0000017c43cd6b60, L_0000017c43cd59e0, C4<1>, C4<1>;
v0000017c43520350_0 .net "S", 0 0, L_0000017c43d55560;  alias, 1 drivers
v0000017c43520c10_0 .net "a", 0 0, L_0000017c43cd6b60;  alias, 1 drivers
v0000017c435205d0_0 .net "b", 0 0, L_0000017c43cd59e0;  alias, 1 drivers
v0000017c435203f0_0 .net "c", 0 0, L_0000017c43d56130;  alias, 1 drivers
S_0000017c4359ff70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d561a0 .functor XOR 1, L_0000017c43d55560, L_0000017c43cd5e40, C4<0>, C4<0>;
L_0000017c43d55640 .functor AND 1, L_0000017c43d55560, L_0000017c43cd5e40, C4<1>, C4<1>;
v0000017c435214d0_0 .net "S", 0 0, L_0000017c43d561a0;  alias, 1 drivers
v0000017c43520490_0 .net "a", 0 0, L_0000017c43d55560;  alias, 1 drivers
v0000017c43521610_0 .net "b", 0 0, L_0000017c43cd5e40;  alias, 1 drivers
v0000017c43521890_0 .net "c", 0 0, L_0000017c43d55640;  alias, 1 drivers
S_0000017c435a29a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435a2040;
 .timescale 0 0;
P_0000017c43241400 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d56280 .functor XOR 1, L_0000017c43cef8e0, L_0000017c43cd60c0, C4<0>, C4<0>;
v0000017c43522650_0 .net *"_ivl_1", 0 0, L_0000017c43cd60c0;  1 drivers
S_0000017c4359ee40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d559c0 .functor OR 1, L_0000017c43d55cd0, L_0000017c43d55e20, C4<0>, C4<0>;
v0000017c435225b0_0 .net "S", 0 0, L_0000017c43d56830;  1 drivers
v0000017c43521930_0 .net "a", 0 0, L_0000017c43cd6fc0;  1 drivers
v0000017c43523190_0 .net "b", 0 0, L_0000017c43cd5bc0;  1 drivers
v0000017c43523e10_0 .net "c", 0 0, L_0000017c43d559c0;  1 drivers
v0000017c43522150_0 .net "carry_1", 0 0, L_0000017c43d55cd0;  1 drivers
v0000017c43523f50_0 .net "carry_2", 0 0, L_0000017c43d55e20;  1 drivers
v0000017c43521e30_0 .net "cin", 0 0, L_0000017c43cd6160;  1 drivers
v0000017c43523910_0 .net "sum_1", 0 0, L_0000017c43d56360;  1 drivers
S_0000017c435a2360 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56360 .functor XOR 1, L_0000017c43cd6fc0, L_0000017c43cd5bc0, C4<0>, C4<0>;
L_0000017c43d55cd0 .functor AND 1, L_0000017c43cd6fc0, L_0000017c43cd5bc0, C4<1>, C4<1>;
v0000017c43521a70_0 .net "S", 0 0, L_0000017c43d56360;  alias, 1 drivers
v0000017c43523370_0 .net "a", 0 0, L_0000017c43cd6fc0;  alias, 1 drivers
v0000017c43522ab0_0 .net "b", 0 0, L_0000017c43cd5bc0;  alias, 1 drivers
v0000017c43522c90_0 .net "c", 0 0, L_0000017c43d55cd0;  alias, 1 drivers
S_0000017c4359d9f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56830 .functor XOR 1, L_0000017c43d56360, L_0000017c43cd6160, C4<0>, C4<0>;
L_0000017c43d55e20 .functor AND 1, L_0000017c43d56360, L_0000017c43cd6160, C4<1>, C4<1>;
v0000017c43522470_0 .net "S", 0 0, L_0000017c43d56830;  alias, 1 drivers
v0000017c43523c30_0 .net "a", 0 0, L_0000017c43d56360;  alias, 1 drivers
v0000017c43522bf0_0 .net "b", 0 0, L_0000017c43cd6160;  alias, 1 drivers
v0000017c43522010_0 .net "c", 0 0, L_0000017c43d55e20;  alias, 1 drivers
S_0000017c435a3170 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435a2040;
 .timescale 0 0;
P_0000017c43241c80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d55db0 .functor XOR 1, L_0000017c43cef8e0, L_0000017c43cd6660, C4<0>, C4<0>;
v0000017c43523b90_0 .net *"_ivl_1", 0 0, L_0000017c43cd6660;  1 drivers
S_0000017c4359f610 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d56440 .functor OR 1, L_0000017c43d55100, L_0000017c43d563d0, C4<0>, C4<0>;
v0000017c43522b50_0 .net "S", 0 0, L_0000017c43d56520;  1 drivers
v0000017c43523a50_0 .net "a", 0 0, L_0000017c43cd5c60;  1 drivers
v0000017c43523550_0 .net "b", 0 0, L_0000017c43cd6c00;  1 drivers
v0000017c435226f0_0 .net "c", 0 0, L_0000017c43d56440;  1 drivers
v0000017c43522790_0 .net "carry_1", 0 0, L_0000017c43d55100;  1 drivers
v0000017c43523230_0 .net "carry_2", 0 0, L_0000017c43d563d0;  1 drivers
v0000017c43522f10_0 .net "cin", 0 0, L_0000017c43cd6700;  1 drivers
v0000017c435235f0_0 .net "sum_1", 0 0, L_0000017c43d56670;  1 drivers
S_0000017c435a2680 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56670 .functor XOR 1, L_0000017c43cd5c60, L_0000017c43cd6c00, C4<0>, C4<0>;
L_0000017c43d55100 .functor AND 1, L_0000017c43cd5c60, L_0000017c43cd6c00, C4<1>, C4<1>;
v0000017c43523cd0_0 .net "S", 0 0, L_0000017c43d56670;  alias, 1 drivers
v0000017c435234b0_0 .net "a", 0 0, L_0000017c43cd5c60;  alias, 1 drivers
v0000017c43521ed0_0 .net "b", 0 0, L_0000017c43cd6c00;  alias, 1 drivers
v0000017c43522d30_0 .net "c", 0 0, L_0000017c43d55100;  alias, 1 drivers
S_0000017c4359efd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56520 .functor XOR 1, L_0000017c43d56670, L_0000017c43cd6700, C4<0>, C4<0>;
L_0000017c43d563d0 .functor AND 1, L_0000017c43d56670, L_0000017c43cd6700, C4<1>, C4<1>;
v0000017c43522dd0_0 .net "S", 0 0, L_0000017c43d56520;  alias, 1 drivers
v0000017c43522290_0 .net "a", 0 0, L_0000017c43d56670;  alias, 1 drivers
v0000017c43523870_0 .net "b", 0 0, L_0000017c43cd6700;  alias, 1 drivers
v0000017c43521b10_0 .net "c", 0 0, L_0000017c43d563d0;  alias, 1 drivers
S_0000017c4359f480 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242080 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf06a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da6310 .functor BUFZ 1, L_0000017c43cf06a8, C4<0>, C4<0>, C4<0>;
v0000017c435be9f0_0 .net "S", 4 0, L_0000017c43ce4800;  alias, 1 drivers
v0000017c435bedb0_0 .net *"_ivl_0", 0 0, L_0000017c43da75e0;  1 drivers
v0000017c435bdd70_0 .net *"_ivl_10", 0 0, L_0000017c43da67e0;  1 drivers
v0000017c435bf5d0_0 .net *"_ivl_20", 0 0, L_0000017c43da62a0;  1 drivers
v0000017c435bf990_0 .net *"_ivl_30", 0 0, L_0000017c43da77a0;  1 drivers
v0000017c435bde10_0 .net *"_ivl_40", 0 0, L_0000017c43da6e00;  1 drivers
v0000017c435bef90_0 .net *"_ivl_56", 0 0, L_0000017c43da6310;  1 drivers
v0000017c435bee50_0 .net "a", 4 0, L_0000017c43cdc420;  alias, 1 drivers
v0000017c435bf850_0 .net "b", 4 0, L_0000017c43cde9a0;  alias, 1 drivers
v0000017c435bf3f0_0 .net "b1", 4 0, L_0000017c43ce4760;  1 drivers
v0000017c435bdeb0_0 .net "c", 0 0, L_0000017c43ce48a0;  alias, 1 drivers
v0000017c435bfb70_0 .net "cin", 0 0, L_0000017c43cf06a8;  1 drivers
v0000017c435bd550_0 .net "co", 5 0, L_0000017c43ce3900;  1 drivers
L_0000017c43ce4080 .part L_0000017c43cde9a0, 0, 1;
L_0000017c43ce3d60 .part L_0000017c43cdc420, 0, 1;
L_0000017c43ce26e0 .part L_0000017c43ce4760, 0, 1;
L_0000017c43ce3360 .part L_0000017c43ce3900, 0, 1;
L_0000017c43ce25a0 .part L_0000017c43cde9a0, 1, 1;
L_0000017c43ce2a00 .part L_0000017c43cdc420, 1, 1;
L_0000017c43ce3400 .part L_0000017c43ce4760, 1, 1;
L_0000017c43ce4120 .part L_0000017c43ce3900, 1, 1;
L_0000017c43ce4260 .part L_0000017c43cde9a0, 2, 1;
L_0000017c43ce3ea0 .part L_0000017c43cdc420, 2, 1;
L_0000017c43ce2140 .part L_0000017c43ce4760, 2, 1;
L_0000017c43ce34a0 .part L_0000017c43ce3900, 2, 1;
L_0000017c43ce2d20 .part L_0000017c43cde9a0, 3, 1;
L_0000017c43ce3860 .part L_0000017c43cdc420, 3, 1;
L_0000017c43ce2dc0 .part L_0000017c43ce4760, 3, 1;
L_0000017c43ce3cc0 .part L_0000017c43ce3900, 3, 1;
LS_0000017c43ce4760_0_0 .concat8 [ 1 1 1 1], L_0000017c43da75e0, L_0000017c43da67e0, L_0000017c43da62a0, L_0000017c43da77a0;
LS_0000017c43ce4760_0_4 .concat8 [ 1 0 0 0], L_0000017c43da6e00;
L_0000017c43ce4760 .concat8 [ 4 1 0 0], LS_0000017c43ce4760_0_0, LS_0000017c43ce4760_0_4;
L_0000017c43ce4580 .part L_0000017c43cde9a0, 4, 1;
L_0000017c43ce2460 .part L_0000017c43cdc420, 4, 1;
L_0000017c43ce2640 .part L_0000017c43ce4760, 4, 1;
L_0000017c43ce3f40 .part L_0000017c43ce3900, 4, 1;
LS_0000017c43ce4800_0_0 .concat8 [ 1 1 1 1], L_0000017c43da7500, L_0000017c43da61c0, L_0000017c43da7650, L_0000017c43da6af0;
LS_0000017c43ce4800_0_4 .concat8 [ 1 0 0 0], L_0000017c43da76c0;
L_0000017c43ce4800 .concat8 [ 4 1 0 0], LS_0000017c43ce4800_0_0, LS_0000017c43ce4800_0_4;
LS_0000017c43ce3900_0_0 .concat8 [ 1 1 1 1], L_0000017c43da6310, L_0000017c43da7880, L_0000017c43da5f20, L_0000017c43da79d0;
LS_0000017c43ce3900_0_4 .concat8 [ 1 1 0 0], L_0000017c43da5e40, L_0000017c43da7810;
L_0000017c43ce3900 .concat8 [ 4 2 0 0], LS_0000017c43ce3900_0_0, LS_0000017c43ce3900_0_4;
L_0000017c43ce48a0 .part L_0000017c43ce3900, 5, 1;
S_0000017c435a0100 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4359f480;
 .timescale 0 0;
P_0000017c432417c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da75e0 .functor XOR 1, L_0000017c43cf06a8, L_0000017c43ce4080, C4<0>, C4<0>;
v0000017c434e3950_0 .net *"_ivl_1", 0 0, L_0000017c43ce4080;  1 drivers
S_0000017c4359d540 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a0100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da7880 .functor OR 1, L_0000017c43da7340, L_0000017c43da6a10, C4<0>, C4<0>;
v0000017c43523eb0_0 .net "S", 0 0, L_0000017c43da7500;  1 drivers
v0000017c43521cf0_0 .net "a", 0 0, L_0000017c43ce3d60;  1 drivers
v0000017c43521d90_0 .net "b", 0 0, L_0000017c43ce26e0;  1 drivers
v0000017c43521f70_0 .net "c", 0 0, L_0000017c43da7880;  1 drivers
v0000017c435220b0_0 .net "carry_1", 0 0, L_0000017c43da7340;  1 drivers
v0000017c43522330_0 .net "carry_2", 0 0, L_0000017c43da6a10;  1 drivers
v0000017c434e4cb0_0 .net "cin", 0 0, L_0000017c43ce3360;  1 drivers
v0000017c434e3770_0 .net "sum_1", 0 0, L_0000017c43da7490;  1 drivers
S_0000017c435a24f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7490 .functor XOR 1, L_0000017c43ce3d60, L_0000017c43ce26e0, C4<0>, C4<0>;
L_0000017c43da7340 .functor AND 1, L_0000017c43ce3d60, L_0000017c43ce26e0, C4<1>, C4<1>;
v0000017c43522e70_0 .net "S", 0 0, L_0000017c43da7490;  alias, 1 drivers
v0000017c43523050_0 .net "a", 0 0, L_0000017c43ce3d60;  alias, 1 drivers
v0000017c43523730_0 .net "b", 0 0, L_0000017c43ce26e0;  alias, 1 drivers
v0000017c435230f0_0 .net "c", 0 0, L_0000017c43da7340;  alias, 1 drivers
S_0000017c4359f7a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7500 .functor XOR 1, L_0000017c43da7490, L_0000017c43ce3360, C4<0>, C4<0>;
L_0000017c43da6a10 .functor AND 1, L_0000017c43da7490, L_0000017c43ce3360, C4<1>, C4<1>;
v0000017c43522a10_0 .net "S", 0 0, L_0000017c43da7500;  alias, 1 drivers
v0000017c435232d0_0 .net "a", 0 0, L_0000017c43da7490;  alias, 1 drivers
v0000017c43523410_0 .net "b", 0 0, L_0000017c43ce3360;  alias, 1 drivers
v0000017c435237d0_0 .net "c", 0 0, L_0000017c43da6a10;  alias, 1 drivers
S_0000017c435a2b30 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4359f480;
 .timescale 0 0;
P_0000017c43241d40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da67e0 .functor XOR 1, L_0000017c43cf06a8, L_0000017c43ce25a0, C4<0>, C4<0>;
v0000017c434e4850_0 .net *"_ivl_1", 0 0, L_0000017c43ce25a0;  1 drivers
S_0000017c4359f930 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a2b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da5f20 .functor OR 1, L_0000017c43da68c0, L_0000017c43da5eb0, C4<0>, C4<0>;
v0000017c434e38b0_0 .net "S", 0 0, L_0000017c43da61c0;  1 drivers
v0000017c434e3c70_0 .net "a", 0 0, L_0000017c43ce2a00;  1 drivers
v0000017c434e3d10_0 .net "b", 0 0, L_0000017c43ce3400;  1 drivers
v0000017c434e34f0_0 .net "c", 0 0, L_0000017c43da5f20;  1 drivers
v0000017c434e4210_0 .net "carry_1", 0 0, L_0000017c43da68c0;  1 drivers
v0000017c434e3ef0_0 .net "carry_2", 0 0, L_0000017c43da5eb0;  1 drivers
v0000017c434e3130_0 .net "cin", 0 0, L_0000017c43ce4120;  1 drivers
v0000017c434e4030_0 .net "sum_1", 0 0, L_0000017c43da6150;  1 drivers
S_0000017c435a2cc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6150 .functor XOR 1, L_0000017c43ce2a00, L_0000017c43ce3400, C4<0>, C4<0>;
L_0000017c43da68c0 .functor AND 1, L_0000017c43ce2a00, L_0000017c43ce3400, C4<1>, C4<1>;
v0000017c434e3270_0 .net "S", 0 0, L_0000017c43da6150;  alias, 1 drivers
v0000017c434e48f0_0 .net "a", 0 0, L_0000017c43ce2a00;  alias, 1 drivers
v0000017c434e4d50_0 .net "b", 0 0, L_0000017c43ce3400;  alias, 1 drivers
v0000017c434e4a30_0 .net "c", 0 0, L_0000017c43da68c0;  alias, 1 drivers
S_0000017c435a0bf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da61c0 .functor XOR 1, L_0000017c43da6150, L_0000017c43ce4120, C4<0>, C4<0>;
L_0000017c43da5eb0 .functor AND 1, L_0000017c43da6150, L_0000017c43ce4120, C4<1>, C4<1>;
v0000017c434e4f30_0 .net "S", 0 0, L_0000017c43da61c0;  alias, 1 drivers
v0000017c434e39f0_0 .net "a", 0 0, L_0000017c43da6150;  alias, 1 drivers
v0000017c434e54d0_0 .net "b", 0 0, L_0000017c43ce4120;  alias, 1 drivers
v0000017c434e5610_0 .net "c", 0 0, L_0000017c43da5eb0;  alias, 1 drivers
S_0000017c435a0290 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4359f480;
 .timescale 0 0;
P_0000017c43241680 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da62a0 .functor XOR 1, L_0000017c43cf06a8, L_0000017c43ce4260, C4<0>, C4<0>;
v0000017c434e52f0_0 .net *"_ivl_1", 0 0, L_0000017c43ce4260;  1 drivers
S_0000017c435a0d80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a0290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da79d0 .functor OR 1, L_0000017c43da73b0, L_0000017c43da6a80, C4<0>, C4<0>;
v0000017c434e3db0_0 .net "S", 0 0, L_0000017c43da7650;  1 drivers
v0000017c434e4c10_0 .net "a", 0 0, L_0000017c43ce3ea0;  1 drivers
v0000017c434e5390_0 .net "b", 0 0, L_0000017c43ce2140;  1 drivers
v0000017c434e3e50_0 .net "c", 0 0, L_0000017c43da79d0;  1 drivers
v0000017c434e4990_0 .net "carry_1", 0 0, L_0000017c43da73b0;  1 drivers
v0000017c434e5250_0 .net "carry_2", 0 0, L_0000017c43da6a80;  1 drivers
v0000017c434e4490_0 .net "cin", 0 0, L_0000017c43ce34a0;  1 drivers
v0000017c434e5890_0 .net "sum_1", 0 0, L_0000017c43da7570;  1 drivers
S_0000017c435a0f10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7570 .functor XOR 1, L_0000017c43ce3ea0, L_0000017c43ce2140, C4<0>, C4<0>;
L_0000017c43da73b0 .functor AND 1, L_0000017c43ce3ea0, L_0000017c43ce2140, C4<1>, C4<1>;
v0000017c434e42b0_0 .net "S", 0 0, L_0000017c43da7570;  alias, 1 drivers
v0000017c434e5750_0 .net "a", 0 0, L_0000017c43ce3ea0;  alias, 1 drivers
v0000017c434e3590_0 .net "b", 0 0, L_0000017c43ce2140;  alias, 1 drivers
v0000017c434e3bd0_0 .net "c", 0 0, L_0000017c43da73b0;  alias, 1 drivers
S_0000017c435a1a00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7650 .functor XOR 1, L_0000017c43da7570, L_0000017c43ce34a0, C4<0>, C4<0>;
L_0000017c43da6a80 .functor AND 1, L_0000017c43da7570, L_0000017c43ce34a0, C4<1>, C4<1>;
v0000017c434e4350_0 .net "S", 0 0, L_0000017c43da7650;  alias, 1 drivers
v0000017c434e43f0_0 .net "a", 0 0, L_0000017c43da7570;  alias, 1 drivers
v0000017c434e3810_0 .net "b", 0 0, L_0000017c43ce34a0;  alias, 1 drivers
v0000017c434e4670_0 .net "c", 0 0, L_0000017c43da6a80;  alias, 1 drivers
S_0000017c435a2e50 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4359f480;
 .timescale 0 0;
P_0000017c43242240 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43da77a0 .functor XOR 1, L_0000017c43cf06a8, L_0000017c43ce2d20, C4<0>, C4<0>;
v0000017c434e3f90_0 .net *"_ivl_1", 0 0, L_0000017c43ce2d20;  1 drivers
S_0000017c4359d6d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da5e40 .functor OR 1, L_0000017c43da6230, L_0000017c43da6620, C4<0>, C4<0>;
v0000017c434e4e90_0 .net "S", 0 0, L_0000017c43da6af0;  1 drivers
v0000017c434e36d0_0 .net "a", 0 0, L_0000017c43ce3860;  1 drivers
v0000017c434e45d0_0 .net "b", 0 0, L_0000017c43ce2dc0;  1 drivers
v0000017c434e5070_0 .net "c", 0 0, L_0000017c43da5e40;  1 drivers
v0000017c434e5110_0 .net "carry_1", 0 0, L_0000017c43da6230;  1 drivers
v0000017c434e51b0_0 .net "carry_2", 0 0, L_0000017c43da6620;  1 drivers
v0000017c434e5430_0 .net "cin", 0 0, L_0000017c43ce3cc0;  1 drivers
v0000017c434e5570_0 .net "sum_1", 0 0, L_0000017c43da6ee0;  1 drivers
S_0000017c435a3300 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6ee0 .functor XOR 1, L_0000017c43ce3860, L_0000017c43ce2dc0, C4<0>, C4<0>;
L_0000017c43da6230 .functor AND 1, L_0000017c43ce3860, L_0000017c43ce2dc0, C4<1>, C4<1>;
v0000017c434e4ad0_0 .net "S", 0 0, L_0000017c43da6ee0;  alias, 1 drivers
v0000017c434e4b70_0 .net "a", 0 0, L_0000017c43ce3860;  alias, 1 drivers
v0000017c434e4530_0 .net "b", 0 0, L_0000017c43ce2dc0;  alias, 1 drivers
v0000017c434e4fd0_0 .net "c", 0 0, L_0000017c43da6230;  alias, 1 drivers
S_0000017c4359d090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6af0 .functor XOR 1, L_0000017c43da6ee0, L_0000017c43ce3cc0, C4<0>, C4<0>;
L_0000017c43da6620 .functor AND 1, L_0000017c43da6ee0, L_0000017c43ce3cc0, C4<1>, C4<1>;
v0000017c434e4710_0 .net "S", 0 0, L_0000017c43da6af0;  alias, 1 drivers
v0000017c434e40d0_0 .net "a", 0 0, L_0000017c43da6ee0;  alias, 1 drivers
v0000017c434e4df0_0 .net "b", 0 0, L_0000017c43ce3cc0;  alias, 1 drivers
v0000017c434e47b0_0 .net "c", 0 0, L_0000017c43da6620;  alias, 1 drivers
S_0000017c4359db80 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4359f480;
 .timescale 0 0;
P_0000017c43241d80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da6e00 .functor XOR 1, L_0000017c43cf06a8, L_0000017c43ce4580, C4<0>, C4<0>;
v0000017c435bf530_0 .net *"_ivl_1", 0 0, L_0000017c43ce4580;  1 drivers
S_0000017c4359dd10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4359db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da7810 .functor OR 1, L_0000017c43da5f90, L_0000017c43da6b60, C4<0>, C4<0>;
v0000017c434e3630_0 .net "S", 0 0, L_0000017c43da76c0;  1 drivers
v0000017c434e3b30_0 .net "a", 0 0, L_0000017c43ce2460;  1 drivers
v0000017c435bdc30_0 .net "b", 0 0, L_0000017c43ce2640;  1 drivers
v0000017c435bfad0_0 .net "c", 0 0, L_0000017c43da7810;  1 drivers
v0000017c435bdcd0_0 .net "carry_1", 0 0, L_0000017c43da5f90;  1 drivers
v0000017c435bf350_0 .net "carry_2", 0 0, L_0000017c43da6b60;  1 drivers
v0000017c435bf7b0_0 .net "cin", 0 0, L_0000017c43ce3f40;  1 drivers
v0000017c435bec70_0 .net "sum_1", 0 0, L_0000017c43da7260;  1 drivers
S_0000017c435a5240 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4359dd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7260 .functor XOR 1, L_0000017c43ce2460, L_0000017c43ce2640, C4<0>, C4<0>;
L_0000017c43da5f90 .functor AND 1, L_0000017c43ce2460, L_0000017c43ce2640, C4<1>, C4<1>;
v0000017c434e56b0_0 .net "S", 0 0, L_0000017c43da7260;  alias, 1 drivers
v0000017c434e3310_0 .net "a", 0 0, L_0000017c43ce2460;  alias, 1 drivers
v0000017c434e4170_0 .net "b", 0 0, L_0000017c43ce2640;  alias, 1 drivers
v0000017c434e57f0_0 .net "c", 0 0, L_0000017c43da5f90;  alias, 1 drivers
S_0000017c435a6cd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4359dd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da76c0 .functor XOR 1, L_0000017c43da7260, L_0000017c43ce3f40, C4<0>, C4<0>;
L_0000017c43da6b60 .functor AND 1, L_0000017c43da7260, L_0000017c43ce3f40, C4<1>, C4<1>;
v0000017c434e31d0_0 .net "S", 0 0, L_0000017c43da76c0;  alias, 1 drivers
v0000017c434e33b0_0 .net "a", 0 0, L_0000017c43da7260;  alias, 1 drivers
v0000017c434e3a90_0 .net "b", 0 0, L_0000017c43ce3f40;  alias, 1 drivers
v0000017c434e3450_0 .net "c", 0 0, L_0000017c43da6b60;  alias, 1 drivers
S_0000017c435a50b0 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432416c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf0858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da91e0 .functor BUFZ 1, L_0000017c43cf0858, C4<0>, C4<0>, C4<0>;
v0000017c435c2a50_0 .net "S", 8 0, L_0000017c43ce5660;  alias, 1 drivers
v0000017c435c42b0_0 .net *"_ivl_0", 0 0, L_0000017c43da7e30;  1 drivers
v0000017c435c4490_0 .net *"_ivl_10", 0 0, L_0000017c43da8450;  1 drivers
v0000017c435c2af0_0 .net *"_ivl_20", 0 0, L_0000017c43da83e0;  1 drivers
v0000017c435c2870_0 .net *"_ivl_30", 0 0, L_0000017c43da8d10;  1 drivers
v0000017c435c2730_0 .net *"_ivl_40", 0 0, L_0000017c43da85a0;  1 drivers
v0000017c435c4530_0 .net *"_ivl_50", 0 0, L_0000017c43da8060;  1 drivers
v0000017c435c45d0_0 .net *"_ivl_60", 0 0, L_0000017c43da8ca0;  1 drivers
v0000017c435c4ad0_0 .net *"_ivl_70", 0 0, L_0000017c43da95d0;  1 drivers
v0000017c435c27d0_0 .net *"_ivl_80", 0 0, L_0000017c43da86f0;  1 drivers
v0000017c435c2c30_0 .net *"_ivl_96", 0 0, L_0000017c43da91e0;  1 drivers
v0000017c435c3090_0 .net "a", 8 0, L_0000017c43ce67e0;  alias, 1 drivers
v0000017c435c2cd0_0 .net "b", 8 0, L_0000017c43ce49e0;  alias, 1 drivers
v0000017c435c3130_0 .net "b1", 8 0, L_0000017c43ce6100;  1 drivers
v0000017c435c2e10_0 .net "c", 0 0, L_0000017c43ce5480;  alias, 1 drivers
v0000017c435c3310_0 .net "cin", 0 0, L_0000017c43cf0858;  1 drivers
v0000017c435c33b0_0 .net "co", 9 0, L_0000017c43ce6d80;  1 drivers
L_0000017c43ce6f60 .part L_0000017c43ce49e0, 0, 1;
L_0000017c43ce5980 .part L_0000017c43ce67e0, 0, 1;
L_0000017c43ce4e40 .part L_0000017c43ce6100, 0, 1;
L_0000017c43ce61a0 .part L_0000017c43ce6d80, 0, 1;
L_0000017c43ce4f80 .part L_0000017c43ce49e0, 1, 1;
L_0000017c43ce6e20 .part L_0000017c43ce67e0, 1, 1;
L_0000017c43ce6ce0 .part L_0000017c43ce6100, 1, 1;
L_0000017c43ce4c60 .part L_0000017c43ce6d80, 1, 1;
L_0000017c43ce6ec0 .part L_0000017c43ce49e0, 2, 1;
L_0000017c43ce5020 .part L_0000017c43ce67e0, 2, 1;
L_0000017c43ce5de0 .part L_0000017c43ce6100, 2, 1;
L_0000017c43ce6920 .part L_0000017c43ce6d80, 2, 1;
L_0000017c43ce5200 .part L_0000017c43ce49e0, 3, 1;
L_0000017c43ce4d00 .part L_0000017c43ce67e0, 3, 1;
L_0000017c43ce69c0 .part L_0000017c43ce6100, 3, 1;
L_0000017c43ce5a20 .part L_0000017c43ce6d80, 3, 1;
L_0000017c43ce6a60 .part L_0000017c43ce49e0, 4, 1;
L_0000017c43ce5fc0 .part L_0000017c43ce67e0, 4, 1;
L_0000017c43ce4a80 .part L_0000017c43ce6100, 4, 1;
L_0000017c43ce5ac0 .part L_0000017c43ce6d80, 4, 1;
L_0000017c43ce6b00 .part L_0000017c43ce49e0, 5, 1;
L_0000017c43ce6560 .part L_0000017c43ce67e0, 5, 1;
L_0000017c43ce64c0 .part L_0000017c43ce6100, 5, 1;
L_0000017c43ce4b20 .part L_0000017c43ce6d80, 5, 1;
L_0000017c43ce5b60 .part L_0000017c43ce49e0, 6, 1;
L_0000017c43ce6c40 .part L_0000017c43ce67e0, 6, 1;
L_0000017c43ce6600 .part L_0000017c43ce6100, 6, 1;
L_0000017c43ce5c00 .part L_0000017c43ce6d80, 6, 1;
L_0000017c43ce5ca0 .part L_0000017c43ce49e0, 7, 1;
L_0000017c43ce5e80 .part L_0000017c43ce67e0, 7, 1;
L_0000017c43ce53e0 .part L_0000017c43ce6100, 7, 1;
L_0000017c43ce5f20 .part L_0000017c43ce6d80, 7, 1;
LS_0000017c43ce6100_0_0 .concat8 [ 1 1 1 1], L_0000017c43da7e30, L_0000017c43da8450, L_0000017c43da83e0, L_0000017c43da8d10;
LS_0000017c43ce6100_0_4 .concat8 [ 1 1 1 1], L_0000017c43da85a0, L_0000017c43da8060, L_0000017c43da8ca0, L_0000017c43da95d0;
LS_0000017c43ce6100_0_8 .concat8 [ 1 0 0 0], L_0000017c43da86f0;
L_0000017c43ce6100 .concat8 [ 4 4 1 0], LS_0000017c43ce6100_0_0, LS_0000017c43ce6100_0_4, LS_0000017c43ce6100_0_8;
L_0000017c43ce6240 .part L_0000017c43ce49e0, 8, 1;
L_0000017c43ce62e0 .part L_0000017c43ce67e0, 8, 1;
L_0000017c43ce50c0 .part L_0000017c43ce6100, 8, 1;
L_0000017c43ce55c0 .part L_0000017c43ce6d80, 8, 1;
LS_0000017c43ce5660_0_0 .concat8 [ 1 1 1 1], L_0000017c43da81b0, L_0000017c43da7c70, L_0000017c43da80d0, L_0000017c43da9480;
LS_0000017c43ce5660_0_4 .concat8 [ 1 1 1 1], L_0000017c43da93a0, L_0000017c43da9170, L_0000017c43da8df0, L_0000017c43da8ed0;
LS_0000017c43ce5660_0_8 .concat8 [ 1 0 0 0], L_0000017c43da7b20;
L_0000017c43ce5660 .concat8 [ 4 4 1 0], LS_0000017c43ce5660_0_0, LS_0000017c43ce5660_0_4, LS_0000017c43ce5660_0_8;
LS_0000017c43ce6d80_0_0 .concat8 [ 1 1 1 1], L_0000017c43da91e0, L_0000017c43da8610, L_0000017c43da8760, L_0000017c43da8f40;
LS_0000017c43ce6d80_0_4 .concat8 [ 1 1 1 1], L_0000017c43da8220, L_0000017c43da84c0, L_0000017c43da9560, L_0000017c43da8140;
LS_0000017c43ce6d80_0_8 .concat8 [ 1 1 0 0], L_0000017c43da8990, L_0000017c43da8840;
L_0000017c43ce6d80 .concat8 [ 4 4 2 0], LS_0000017c43ce6d80_0_0, LS_0000017c43ce6d80_0_4, LS_0000017c43ce6d80_0_8;
L_0000017c43ce5480 .part L_0000017c43ce6d80, 9, 1;
S_0000017c435a6b40 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43241480 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da7e30 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce6f60, C4<0>, C4<0>;
v0000017c435bf2b0_0 .net *"_ivl_1", 0 0, L_0000017c43ce6f60;  1 drivers
S_0000017c435a7950 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a6b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8610 .functor OR 1, L_0000017c43da8b50, L_0000017c43da7ff0, C4<0>, C4<0>;
v0000017c435be130_0 .net "S", 0 0, L_0000017c43da81b0;  1 drivers
v0000017c435bf170_0 .net "a", 0 0, L_0000017c43ce5980;  1 drivers
v0000017c435bf210_0 .net "b", 0 0, L_0000017c43ce4e40;  1 drivers
v0000017c435bdf50_0 .net "c", 0 0, L_0000017c43da8610;  1 drivers
v0000017c435bd9b0_0 .net "carry_1", 0 0, L_0000017c43da8b50;  1 drivers
v0000017c435beb30_0 .net "carry_2", 0 0, L_0000017c43da7ff0;  1 drivers
v0000017c435be810_0 .net "cin", 0 0, L_0000017c43ce61a0;  1 drivers
v0000017c435bf8f0_0 .net "sum_1", 0 0, L_0000017c43da94f0;  1 drivers
S_0000017c435a7f90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a7950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da94f0 .functor XOR 1, L_0000017c43ce5980, L_0000017c43ce4e40, C4<0>, C4<0>;
L_0000017c43da8b50 .functor AND 1, L_0000017c43ce5980, L_0000017c43ce4e40, C4<1>, C4<1>;
v0000017c435bea90_0 .net "S", 0 0, L_0000017c43da94f0;  alias, 1 drivers
v0000017c435bf490_0 .net "a", 0 0, L_0000017c43ce5980;  alias, 1 drivers
v0000017c435bd730_0 .net "b", 0 0, L_0000017c43ce4e40;  alias, 1 drivers
v0000017c435bf030_0 .net "c", 0 0, L_0000017c43da8b50;  alias, 1 drivers
S_0000017c435a6500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a7950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da81b0 .functor XOR 1, L_0000017c43da94f0, L_0000017c43ce61a0, C4<0>, C4<0>;
L_0000017c43da7ff0 .functor AND 1, L_0000017c43da94f0, L_0000017c43ce61a0, C4<1>, C4<1>;
v0000017c435beef0_0 .net "S", 0 0, L_0000017c43da81b0;  alias, 1 drivers
v0000017c435bfc10_0 .net "a", 0 0, L_0000017c43da94f0;  alias, 1 drivers
v0000017c435be270_0 .net "b", 0 0, L_0000017c43ce61a0;  alias, 1 drivers
v0000017c435bf0d0_0 .net "c", 0 0, L_0000017c43da7ff0;  alias, 1 drivers
S_0000017c435a7ae0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c432420c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da8450 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce4f80, C4<0>, C4<0>;
v0000017c435bed10_0 .net *"_ivl_1", 0 0, L_0000017c43ce4f80;  1 drivers
S_0000017c435a53d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a7ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8760 .functor OR 1, L_0000017c43da7b90, L_0000017c43da7f10, C4<0>, C4<0>;
v0000017c435bf710_0 .net "S", 0 0, L_0000017c43da7c70;  1 drivers
v0000017c435bd5f0_0 .net "a", 0 0, L_0000017c43ce6e20;  1 drivers
v0000017c435be310_0 .net "b", 0 0, L_0000017c43ce6ce0;  1 drivers
v0000017c435bd690_0 .net "c", 0 0, L_0000017c43da8760;  1 drivers
v0000017c435bd7d0_0 .net "carry_1", 0 0, L_0000017c43da7b90;  1 drivers
v0000017c435be090_0 .net "carry_2", 0 0, L_0000017c43da7f10;  1 drivers
v0000017c435be1d0_0 .net "cin", 0 0, L_0000017c43ce4c60;  1 drivers
v0000017c435bd870_0 .net "sum_1", 0 0, L_0000017c43da87d0;  1 drivers
S_0000017c435a3df0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da87d0 .functor XOR 1, L_0000017c43ce6e20, L_0000017c43ce6ce0, C4<0>, C4<0>;
L_0000017c43da7b90 .functor AND 1, L_0000017c43ce6e20, L_0000017c43ce6ce0, C4<1>, C4<1>;
v0000017c435be770_0 .net "S", 0 0, L_0000017c43da87d0;  alias, 1 drivers
v0000017c435be950_0 .net "a", 0 0, L_0000017c43ce6e20;  alias, 1 drivers
v0000017c435bf670_0 .net "b", 0 0, L_0000017c43ce6ce0;  alias, 1 drivers
v0000017c435bfa30_0 .net "c", 0 0, L_0000017c43da7b90;  alias, 1 drivers
S_0000017c435a69b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a53d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7c70 .functor XOR 1, L_0000017c43da87d0, L_0000017c43ce4c60, C4<0>, C4<0>;
L_0000017c43da7f10 .functor AND 1, L_0000017c43da87d0, L_0000017c43ce4c60, C4<1>, C4<1>;
v0000017c435be8b0_0 .net "S", 0 0, L_0000017c43da7c70;  alias, 1 drivers
v0000017c435bdff0_0 .net "a", 0 0, L_0000017c43da87d0;  alias, 1 drivers
v0000017c435bfcb0_0 .net "b", 0 0, L_0000017c43ce4c60;  alias, 1 drivers
v0000017c435bebd0_0 .net "c", 0 0, L_0000017c43da7f10;  alias, 1 drivers
S_0000017c435a3490 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43241f00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da83e0 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce6ec0, C4<0>, C4<0>;
v0000017c435bffd0_0 .net *"_ivl_1", 0 0, L_0000017c43ce6ec0;  1 drivers
S_0000017c435a6e60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8f40 .functor OR 1, L_0000017c43da8370, L_0000017c43da9100, C4<0>, C4<0>;
v0000017c435be630_0 .net "S", 0 0, L_0000017c43da80d0;  1 drivers
v0000017c435be6d0_0 .net "a", 0 0, L_0000017c43ce5020;  1 drivers
v0000017c435c1c90_0 .net "b", 0 0, L_0000017c43ce5de0;  1 drivers
v0000017c435c0930_0 .net "c", 0 0, L_0000017c43da8f40;  1 drivers
v0000017c435bfe90_0 .net "carry_1", 0 0, L_0000017c43da8370;  1 drivers
v0000017c435c09d0_0 .net "carry_2", 0 0, L_0000017c43da9100;  1 drivers
v0000017c435c0e30_0 .net "cin", 0 0, L_0000017c43ce6920;  1 drivers
v0000017c435c2230_0 .net "sum_1", 0 0, L_0000017c43da88b0;  1 drivers
S_0000017c435a8120 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da88b0 .functor XOR 1, L_0000017c43ce5020, L_0000017c43ce5de0, C4<0>, C4<0>;
L_0000017c43da8370 .functor AND 1, L_0000017c43ce5020, L_0000017c43ce5de0, C4<1>, C4<1>;
v0000017c435bdaf0_0 .net "S", 0 0, L_0000017c43da88b0;  alias, 1 drivers
v0000017c435bd910_0 .net "a", 0 0, L_0000017c43ce5020;  alias, 1 drivers
v0000017c435bda50_0 .net "b", 0 0, L_0000017c43ce5de0;  alias, 1 drivers
v0000017c435be3b0_0 .net "c", 0 0, L_0000017c43da8370;  alias, 1 drivers
S_0000017c435a85d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a6e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da80d0 .functor XOR 1, L_0000017c43da88b0, L_0000017c43ce6920, C4<0>, C4<0>;
L_0000017c43da9100 .functor AND 1, L_0000017c43da88b0, L_0000017c43ce6920, C4<1>, C4<1>;
v0000017c435bdb90_0 .net "S", 0 0, L_0000017c43da80d0;  alias, 1 drivers
v0000017c435be450_0 .net "a", 0 0, L_0000017c43da88b0;  alias, 1 drivers
v0000017c435be4f0_0 .net "b", 0 0, L_0000017c43ce6920;  alias, 1 drivers
v0000017c435be590_0 .net "c", 0 0, L_0000017c43da9100;  alias, 1 drivers
S_0000017c435a61e0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43241f40 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43da8d10 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce5200, C4<0>, C4<0>;
v0000017c435c0c50_0 .net *"_ivl_1", 0 0, L_0000017c43ce5200;  1 drivers
S_0000017c435a77c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a61e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8220 .functor OR 1, L_0000017c43da8530, L_0000017c43da8bc0, C4<0>, C4<0>;
v0000017c435c0570_0 .net "S", 0 0, L_0000017c43da9480;  1 drivers
v0000017c435c07f0_0 .net "a", 0 0, L_0000017c43ce4d00;  1 drivers
v0000017c435c0cf0_0 .net "b", 0 0, L_0000017c43ce69c0;  1 drivers
v0000017c435c0250_0 .net "c", 0 0, L_0000017c43da8220;  1 drivers
v0000017c435c1dd0_0 .net "carry_1", 0 0, L_0000017c43da8530;  1 drivers
v0000017c435c0b10_0 .net "carry_2", 0 0, L_0000017c43da8bc0;  1 drivers
v0000017c435c0890_0 .net "cin", 0 0, L_0000017c43ce5a20;  1 drivers
v0000017c435c1830_0 .net "sum_1", 0 0, L_0000017c43da7ea0;  1 drivers
S_0000017c435a5ba0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a77c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7ea0 .functor XOR 1, L_0000017c43ce4d00, L_0000017c43ce69c0, C4<0>, C4<0>;
L_0000017c43da8530 .functor AND 1, L_0000017c43ce4d00, L_0000017c43ce69c0, C4<1>, C4<1>;
v0000017c435c0bb0_0 .net "S", 0 0, L_0000017c43da7ea0;  alias, 1 drivers
v0000017c435c1150_0 .net "a", 0 0, L_0000017c43ce4d00;  alias, 1 drivers
v0000017c435c2410_0 .net "b", 0 0, L_0000017c43ce69c0;  alias, 1 drivers
v0000017c435c2370_0 .net "c", 0 0, L_0000017c43da8530;  alias, 1 drivers
S_0000017c435a6ff0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a77c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9480 .functor XOR 1, L_0000017c43da7ea0, L_0000017c43ce5a20, C4<0>, C4<0>;
L_0000017c43da8bc0 .functor AND 1, L_0000017c43da7ea0, L_0000017c43ce5a20, C4<1>, C4<1>;
v0000017c435c1970_0 .net "S", 0 0, L_0000017c43da9480;  alias, 1 drivers
v0000017c435c1510_0 .net "a", 0 0, L_0000017c43da7ea0;  alias, 1 drivers
v0000017c435bfd50_0 .net "b", 0 0, L_0000017c43ce5a20;  alias, 1 drivers
v0000017c435c04d0_0 .net "c", 0 0, L_0000017c43da8bc0;  alias, 1 drivers
S_0000017c435a4c00 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43242100 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da85a0 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce6a60, C4<0>, C4<0>;
v0000017c435c16f0_0 .net *"_ivl_1", 0 0, L_0000017c43ce6a60;  1 drivers
S_0000017c435a45c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a4c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da84c0 .functor OR 1, L_0000017c43da7ce0, L_0000017c43da8c30, C4<0>, C4<0>;
v0000017c435c0f70_0 .net "S", 0 0, L_0000017c43da93a0;  1 drivers
v0000017c435c0390_0 .net "a", 0 0, L_0000017c43ce5fc0;  1 drivers
v0000017c435c1290_0 .net "b", 0 0, L_0000017c43ce4a80;  1 drivers
v0000017c435c1330_0 .net "c", 0 0, L_0000017c43da84c0;  1 drivers
v0000017c435c18d0_0 .net "carry_1", 0 0, L_0000017c43da7ce0;  1 drivers
v0000017c435c24b0_0 .net "carry_2", 0 0, L_0000017c43da8c30;  1 drivers
v0000017c435c1a10_0 .net "cin", 0 0, L_0000017c43ce5ac0;  1 drivers
v0000017c435c0430_0 .net "sum_1", 0 0, L_0000017c43da9330;  1 drivers
S_0000017c435a4d90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a45c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9330 .functor XOR 1, L_0000017c43ce5fc0, L_0000017c43ce4a80, C4<0>, C4<0>;
L_0000017c43da7ce0 .functor AND 1, L_0000017c43ce5fc0, L_0000017c43ce4a80, C4<1>, C4<1>;
v0000017c435c15b0_0 .net "S", 0 0, L_0000017c43da9330;  alias, 1 drivers
v0000017c435c02f0_0 .net "a", 0 0, L_0000017c43ce5fc0;  alias, 1 drivers
v0000017c435c1010_0 .net "b", 0 0, L_0000017c43ce4a80;  alias, 1 drivers
v0000017c435c0610_0 .net "c", 0 0, L_0000017c43da7ce0;  alias, 1 drivers
S_0000017c435a93e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a45c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da93a0 .functor XOR 1, L_0000017c43da9330, L_0000017c43ce5ac0, C4<0>, C4<0>;
L_0000017c43da8c30 .functor AND 1, L_0000017c43da9330, L_0000017c43ce5ac0, C4<1>, C4<1>;
v0000017c435c0a70_0 .net "S", 0 0, L_0000017c43da93a0;  alias, 1 drivers
v0000017c435c1650_0 .net "a", 0 0, L_0000017c43da9330;  alias, 1 drivers
v0000017c435c11f0_0 .net "b", 0 0, L_0000017c43ce5ac0;  alias, 1 drivers
v0000017c435c0ed0_0 .net "c", 0 0, L_0000017c43da8c30;  alias, 1 drivers
S_0000017c435a6690 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43242140 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43da8060 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce6b00, C4<0>, C4<0>;
v0000017c435c2050_0 .net *"_ivl_1", 0 0, L_0000017c43ce6b00;  1 drivers
S_0000017c435a8c10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da9560 .functor OR 1, L_0000017c43da8fb0, L_0000017c43da8680, C4<0>, C4<0>;
v0000017c435c0750_0 .net "S", 0 0, L_0000017c43da9170;  1 drivers
v0000017c435c1f10_0 .net "a", 0 0, L_0000017c43ce6560;  1 drivers
v0000017c435c22d0_0 .net "b", 0 0, L_0000017c43ce64c0;  1 drivers
v0000017c435c1470_0 .net "c", 0 0, L_0000017c43da9560;  1 drivers
v0000017c435c1790_0 .net "carry_1", 0 0, L_0000017c43da8fb0;  1 drivers
v0000017c435c1ab0_0 .net "carry_2", 0 0, L_0000017c43da8680;  1 drivers
v0000017c435c1b50_0 .net "cin", 0 0, L_0000017c43ce4b20;  1 drivers
v0000017c435c1fb0_0 .net "sum_1", 0 0, L_0000017c43da9090;  1 drivers
S_0000017c435a48e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a8c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9090 .functor XOR 1, L_0000017c43ce6560, L_0000017c43ce64c0, C4<0>, C4<0>;
L_0000017c43da8fb0 .functor AND 1, L_0000017c43ce6560, L_0000017c43ce64c0, C4<1>, C4<1>;
v0000017c435c0d90_0 .net "S", 0 0, L_0000017c43da9090;  alias, 1 drivers
v0000017c435c1d30_0 .net "a", 0 0, L_0000017c43ce6560;  alias, 1 drivers
v0000017c435c2190_0 .net "b", 0 0, L_0000017c43ce64c0;  alias, 1 drivers
v0000017c435c06b0_0 .net "c", 0 0, L_0000017c43da8fb0;  alias, 1 drivers
S_0000017c435a7180 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a8c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9170 .functor XOR 1, L_0000017c43da9090, L_0000017c43ce4b20, C4<0>, C4<0>;
L_0000017c43da8680 .functor AND 1, L_0000017c43da9090, L_0000017c43ce4b20, C4<1>, C4<1>;
v0000017c435c1bf0_0 .net "S", 0 0, L_0000017c43da9170;  alias, 1 drivers
v0000017c435c1e70_0 .net "a", 0 0, L_0000017c43da9090;  alias, 1 drivers
v0000017c435c10b0_0 .net "b", 0 0, L_0000017c43ce4b20;  alias, 1 drivers
v0000017c435c13d0_0 .net "c", 0 0, L_0000017c43da8680;  alias, 1 drivers
S_0000017c435a3620 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43241700 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43da8ca0 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce5b60, C4<0>, C4<0>;
v0000017c435c3590_0 .net *"_ivl_1", 0 0, L_0000017c43ce5b60;  1 drivers
S_0000017c435a56f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a3620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8140 .functor OR 1, L_0000017c43da8300, L_0000017c43da8920, C4<0>, C4<0>;
v0000017c435c4350_0 .net "S", 0 0, L_0000017c43da8df0;  1 drivers
v0000017c435c2d70_0 .net "a", 0 0, L_0000017c43ce6c40;  1 drivers
v0000017c435c48f0_0 .net "b", 0 0, L_0000017c43ce6600;  1 drivers
v0000017c435c4a30_0 .net "c", 0 0, L_0000017c43da8140;  1 drivers
v0000017c435c3950_0 .net "carry_1", 0 0, L_0000017c43da8300;  1 drivers
v0000017c435c3a90_0 .net "carry_2", 0 0, L_0000017c43da8920;  1 drivers
v0000017c435c2eb0_0 .net "cin", 0 0, L_0000017c43ce5c00;  1 drivers
v0000017c435c3db0_0 .net "sum_1", 0 0, L_0000017c43da8d80;  1 drivers
S_0000017c435a8440 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a56f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da8d80 .functor XOR 1, L_0000017c43ce6c40, L_0000017c43ce6600, C4<0>, C4<0>;
L_0000017c43da8300 .functor AND 1, L_0000017c43ce6c40, L_0000017c43ce6600, C4<1>, C4<1>;
v0000017c435c20f0_0 .net "S", 0 0, L_0000017c43da8d80;  alias, 1 drivers
v0000017c435bfdf0_0 .net "a", 0 0, L_0000017c43ce6c40;  alias, 1 drivers
v0000017c435bff30_0 .net "b", 0 0, L_0000017c43ce6600;  alias, 1 drivers
v0000017c435c0110_0 .net "c", 0 0, L_0000017c43da8300;  alias, 1 drivers
S_0000017c435a37b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a56f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da8df0 .functor XOR 1, L_0000017c43da8d80, L_0000017c43ce5c00, C4<0>, C4<0>;
L_0000017c43da8920 .functor AND 1, L_0000017c43da8d80, L_0000017c43ce5c00, C4<1>, C4<1>;
v0000017c435c0070_0 .net "S", 0 0, L_0000017c43da8df0;  alias, 1 drivers
v0000017c435c01b0_0 .net "a", 0 0, L_0000017c43da8d80;  alias, 1 drivers
v0000017c435c4030_0 .net "b", 0 0, L_0000017c43ce5c00;  alias, 1 drivers
v0000017c435c2910_0 .net "c", 0 0, L_0000017c43da8920;  alias, 1 drivers
S_0000017c435a7c70 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43241780 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43da95d0 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce5ca0, C4<0>, C4<0>;
v0000017c435c4710_0 .net *"_ivl_1", 0 0, L_0000017c43ce5ca0;  1 drivers
S_0000017c435a42a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a7c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8990 .functor OR 1, L_0000017c43da7d50, L_0000017c43da8290, C4<0>, C4<0>;
v0000017c435c31d0_0 .net "S", 0 0, L_0000017c43da8ed0;  1 drivers
v0000017c435c40d0_0 .net "a", 0 0, L_0000017c43ce5e80;  1 drivers
v0000017c435c47b0_0 .net "b", 0 0, L_0000017c43ce53e0;  1 drivers
v0000017c435c3270_0 .net "c", 0 0, L_0000017c43da8990;  1 drivers
v0000017c435c3d10_0 .net "carry_1", 0 0, L_0000017c43da7d50;  1 drivers
v0000017c435c4670_0 .net "carry_2", 0 0, L_0000017c43da8290;  1 drivers
v0000017c435c3810_0 .net "cin", 0 0, L_0000017c43ce5f20;  1 drivers
v0000017c435c4cb0_0 .net "sum_1", 0 0, L_0000017c43da8e60;  1 drivers
S_0000017c435a4a70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da8e60 .functor XOR 1, L_0000017c43ce5e80, L_0000017c43ce53e0, C4<0>, C4<0>;
L_0000017c43da7d50 .functor AND 1, L_0000017c43ce5e80, L_0000017c43ce53e0, C4<1>, C4<1>;
v0000017c435c36d0_0 .net "S", 0 0, L_0000017c43da8e60;  alias, 1 drivers
v0000017c435c4b70_0 .net "a", 0 0, L_0000017c43ce5e80;  alias, 1 drivers
v0000017c435c29b0_0 .net "b", 0 0, L_0000017c43ce53e0;  alias, 1 drivers
v0000017c435c2ff0_0 .net "c", 0 0, L_0000017c43da7d50;  alias, 1 drivers
S_0000017c435a4430 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da8ed0 .functor XOR 1, L_0000017c43da8e60, L_0000017c43ce5f20, C4<0>, C4<0>;
L_0000017c43da8290 .functor AND 1, L_0000017c43da8e60, L_0000017c43ce5f20, C4<1>, C4<1>;
v0000017c435c3630_0 .net "S", 0 0, L_0000017c43da8ed0;  alias, 1 drivers
v0000017c435c3770_0 .net "a", 0 0, L_0000017c43da8e60;  alias, 1 drivers
v0000017c435c2b90_0 .net "b", 0 0, L_0000017c43ce5f20;  alias, 1 drivers
v0000017c435c3b30_0 .net "c", 0 0, L_0000017c43da8290;  alias, 1 drivers
S_0000017c435a5a10 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c435a50b0;
 .timescale 0 0;
P_0000017c43242180 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43da86f0 .functor XOR 1, L_0000017c43cf0858, L_0000017c43ce6240, C4<0>, C4<0>;
v0000017c435c4210_0 .net *"_ivl_1", 0 0, L_0000017c43ce6240;  1 drivers
S_0000017c435a4750 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8840 .functor OR 1, L_0000017c43da7a40, L_0000017c43da9020, C4<0>, C4<0>;
v0000017c435c3f90_0 .net "S", 0 0, L_0000017c43da7b20;  1 drivers
v0000017c435c3c70_0 .net "a", 0 0, L_0000017c43ce62e0;  1 drivers
v0000017c435c2f50_0 .net "b", 0 0, L_0000017c43ce50c0;  1 drivers
v0000017c435c43f0_0 .net "c", 0 0, L_0000017c43da8840;  1 drivers
v0000017c435c4990_0 .net "carry_1", 0 0, L_0000017c43da7a40;  1 drivers
v0000017c435c4c10_0 .net "carry_2", 0 0, L_0000017c43da9020;  1 drivers
v0000017c435c2550_0 .net "cin", 0 0, L_0000017c43ce55c0;  1 drivers
v0000017c435c2690_0 .net "sum_1", 0 0, L_0000017c43da9410;  1 drivers
S_0000017c435a4f20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9410 .functor XOR 1, L_0000017c43ce62e0, L_0000017c43ce50c0, C4<0>, C4<0>;
L_0000017c43da7a40 .functor AND 1, L_0000017c43ce62e0, L_0000017c43ce50c0, C4<1>, C4<1>;
v0000017c435c4850_0 .net "S", 0 0, L_0000017c43da9410;  alias, 1 drivers
v0000017c435c39f0_0 .net "a", 0 0, L_0000017c43ce62e0;  alias, 1 drivers
v0000017c435c4170_0 .net "b", 0 0, L_0000017c43ce50c0;  alias, 1 drivers
v0000017c435c3e50_0 .net "c", 0 0, L_0000017c43da7a40;  alias, 1 drivers
S_0000017c435a5560 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a4750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7b20 .functor XOR 1, L_0000017c43da9410, L_0000017c43ce55c0, C4<0>, C4<0>;
L_0000017c43da9020 .functor AND 1, L_0000017c43da9410, L_0000017c43ce55c0, C4<1>, C4<1>;
v0000017c435c25f0_0 .net "S", 0 0, L_0000017c43da7b20;  alias, 1 drivers
v0000017c435c3bd0_0 .net "a", 0 0, L_0000017c43da9410;  alias, 1 drivers
v0000017c435c38b0_0 .net "b", 0 0, L_0000017c43ce55c0;  alias, 1 drivers
v0000017c435c3ef0_0 .net "c", 0 0, L_0000017c43da9020;  alias, 1 drivers
S_0000017c435a7e00 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432421c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf08a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43daa980 .functor BUFZ 1, L_0000017c43cf08a0, C4<0>, C4<0>, C4<0>;
v0000017c435cbdd0_0 .net "S", 8 0, L_0000017c43ce7140;  alias, 1 drivers
v0000017c435caed0_0 .net *"_ivl_0", 0 0, L_0000017c43da9250;  1 drivers
v0000017c435cb650_0 .net *"_ivl_10", 0 0, L_0000017c43daa210;  1 drivers
v0000017c435cb830_0 .net *"_ivl_20", 0 0, L_0000017c43daac90;  1 drivers
v0000017c435cbf10_0 .net *"_ivl_30", 0 0, L_0000017c43daa830;  1 drivers
v0000017c435cac50_0 .net *"_ivl_40", 0 0, L_0000017c43da9f70;  1 drivers
v0000017c435cabb0_0 .net *"_ivl_50", 0 0, L_0000017c43daa3d0;  1 drivers
v0000017c435cb290_0 .net *"_ivl_60", 0 0, L_0000017c43daade0;  1 drivers
v0000017c435cc410_0 .net *"_ivl_70", 0 0, L_0000017c43daab40;  1 drivers
v0000017c435ca570_0 .net *"_ivl_80", 0 0, L_0000017c43daa600;  1 drivers
v0000017c435cbb50_0 .net *"_ivl_96", 0 0, L_0000017c43daa980;  1 drivers
v0000017c435cb330_0 .net "a", 8 0, L_0000017c43ce5660;  alias, 1 drivers
v0000017c435ca7f0_0 .net "b", 8 0, o0000017c43555398;  alias, 0 drivers
v0000017c435cbbf0_0 .net "b1", 8 0, L_0000017c43ce91c0;  1 drivers
v0000017c435cbd30_0 .net "c", 0 0, L_0000017c43ce9080;  alias, 1 drivers
v0000017c435c9d50_0 .net "cin", 0 0, L_0000017c43cf08a0;  1 drivers
v0000017c435cb3d0_0 .net "co", 9 0, L_0000017c43ce8360;  1 drivers
L_0000017c43ce7000 .part o0000017c43555398, 0, 1;
L_0000017c43ce4bc0 .part L_0000017c43ce5660, 0, 1;
L_0000017c43ce94e0 .part L_0000017c43ce91c0, 0, 1;
L_0000017c43ce78c0 .part L_0000017c43ce8360, 0, 1;
L_0000017c43ce8f40 .part o0000017c43555398, 1, 1;
L_0000017c43ce7280 .part L_0000017c43ce5660, 1, 1;
L_0000017c43ce9120 .part L_0000017c43ce91c0, 1, 1;
L_0000017c43ce80e0 .part L_0000017c43ce8360, 1, 1;
L_0000017c43ce89a0 .part o0000017c43555398, 2, 1;
L_0000017c43ce76e0 .part L_0000017c43ce5660, 2, 1;
L_0000017c43ce8d60 .part L_0000017c43ce91c0, 2, 1;
L_0000017c43ce7780 .part L_0000017c43ce8360, 2, 1;
L_0000017c43ce7320 .part o0000017c43555398, 3, 1;
L_0000017c43ce8e00 .part L_0000017c43ce5660, 3, 1;
L_0000017c43ce7be0 .part L_0000017c43ce91c0, 3, 1;
L_0000017c43ce75a0 .part L_0000017c43ce8360, 3, 1;
L_0000017c43ce9620 .part o0000017c43555398, 4, 1;
L_0000017c43ce8220 .part L_0000017c43ce5660, 4, 1;
L_0000017c43ce84a0 .part L_0000017c43ce91c0, 4, 1;
L_0000017c43ce73c0 .part L_0000017c43ce8360, 4, 1;
L_0000017c43ce7fa0 .part o0000017c43555398, 5, 1;
L_0000017c43ce96c0 .part L_0000017c43ce5660, 5, 1;
L_0000017c43ce8040 .part L_0000017c43ce91c0, 5, 1;
L_0000017c43ce7460 .part L_0000017c43ce8360, 5, 1;
L_0000017c43ce7f00 .part o0000017c43555398, 6, 1;
L_0000017c43ce8180 .part L_0000017c43ce5660, 6, 1;
L_0000017c43ce7820 .part L_0000017c43ce91c0, 6, 1;
L_0000017c43ce7e60 .part L_0000017c43ce8360, 6, 1;
L_0000017c43ce7a00 .part o0000017c43555398, 7, 1;
L_0000017c43ce8fe0 .part L_0000017c43ce5660, 7, 1;
L_0000017c43ce93a0 .part L_0000017c43ce91c0, 7, 1;
L_0000017c43ce8400 .part L_0000017c43ce8360, 7, 1;
LS_0000017c43ce91c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da9250, L_0000017c43daa210, L_0000017c43daac90, L_0000017c43daa830;
LS_0000017c43ce91c0_0_4 .concat8 [ 1 1 1 1], L_0000017c43da9f70, L_0000017c43daa3d0, L_0000017c43daade0, L_0000017c43daab40;
LS_0000017c43ce91c0_0_8 .concat8 [ 1 0 0 0], L_0000017c43daa600;
L_0000017c43ce91c0 .concat8 [ 4 4 1 0], LS_0000017c43ce91c0_0_0, LS_0000017c43ce91c0_0_4, LS_0000017c43ce91c0_0_8;
L_0000017c43ce9260 .part o0000017c43555398, 8, 1;
L_0000017c43ce9300 .part L_0000017c43ce5660, 8, 1;
L_0000017c43ce87c0 .part L_0000017c43ce91c0, 8, 1;
L_0000017c43ce82c0 .part L_0000017c43ce8360, 8, 1;
LS_0000017c43ce7140_0_0 .concat8 [ 1 1 1 1], L_0000017c43da8a00, L_0000017c43daa0c0, L_0000017c43da9f00, L_0000017c43da9b10;
LS_0000017c43ce7140_0_4 .concat8 [ 1 1 1 1], L_0000017c43da9fe0, L_0000017c43da9790, L_0000017c43da9bf0, L_0000017c43da9a30;
LS_0000017c43ce7140_0_8 .concat8 [ 1 0 0 0], L_0000017c43daa8a0;
L_0000017c43ce7140 .concat8 [ 4 4 1 0], LS_0000017c43ce7140_0_0, LS_0000017c43ce7140_0_4, LS_0000017c43ce7140_0_8;
LS_0000017c43ce8360_0_0 .concat8 [ 1 1 1 1], L_0000017c43daa980, L_0000017c43da8ae0, L_0000017c43da96b0, L_0000017c43daa1a0;
LS_0000017c43ce8360_0_4 .concat8 [ 1 1 1 1], L_0000017c43da9e90, L_0000017c43daa360, L_0000017c43daa4b0, L_0000017c43daa050;
LS_0000017c43ce8360_0_8 .concat8 [ 1 1 0 0], L_0000017c43dab160, L_0000017c43da9db0;
L_0000017c43ce8360 .concat8 [ 4 4 2 0], LS_0000017c43ce8360_0_0, LS_0000017c43ce8360_0_4, LS_0000017c43ce8360_0_8;
L_0000017c43ce9080 .part L_0000017c43ce8360, 9, 1;
S_0000017c435a9250 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c43241440 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da9250 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce7000, C4<0>, C4<0>;
v0000017c435c6e70_0 .net *"_ivl_1", 0 0, L_0000017c43ce7000;  1 drivers
S_0000017c435a82b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a9250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da8ae0 .functor OR 1, L_0000017c43da7dc0, L_0000017c43da8a70, C4<0>, C4<0>;
v0000017c435c54d0_0 .net "S", 0 0, L_0000017c43da8a00;  1 drivers
v0000017c435c6470_0 .net "a", 0 0, L_0000017c43ce4bc0;  1 drivers
v0000017c435c6dd0_0 .net "b", 0 0, L_0000017c43ce94e0;  1 drivers
v0000017c435c5c50_0 .net "c", 0 0, L_0000017c43da8ae0;  1 drivers
v0000017c435c6d30_0 .net "carry_1", 0 0, L_0000017c43da7dc0;  1 drivers
v0000017c435c4e90_0 .net "carry_2", 0 0, L_0000017c43da8a70;  1 drivers
v0000017c435c5390_0 .net "cin", 0 0, L_0000017c43ce78c0;  1 drivers
v0000017c435c61f0_0 .net "sum_1", 0 0, L_0000017c43da7ab0;  1 drivers
S_0000017c435a5880 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7ab0 .functor XOR 1, L_0000017c43ce4bc0, L_0000017c43ce94e0, C4<0>, C4<0>;
L_0000017c43da7dc0 .functor AND 1, L_0000017c43ce4bc0, L_0000017c43ce94e0, C4<1>, C4<1>;
v0000017c435c3450_0 .net "S", 0 0, L_0000017c43da7ab0;  alias, 1 drivers
v0000017c435c34f0_0 .net "a", 0 0, L_0000017c43ce4bc0;  alias, 1 drivers
v0000017c435c5bb0_0 .net "b", 0 0, L_0000017c43ce94e0;  alias, 1 drivers
v0000017c435c4d50_0 .net "c", 0 0, L_0000017c43da7dc0;  alias, 1 drivers
S_0000017c435a8a80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da8a00 .functor XOR 1, L_0000017c43da7ab0, L_0000017c43ce78c0, C4<0>, C4<0>;
L_0000017c43da8a70 .functor AND 1, L_0000017c43da7ab0, L_0000017c43ce78c0, C4<1>, C4<1>;
v0000017c435c70f0_0 .net "S", 0 0, L_0000017c43da8a00;  alias, 1 drivers
v0000017c435c68d0_0 .net "a", 0 0, L_0000017c43da7ab0;  alias, 1 drivers
v0000017c435c52f0_0 .net "b", 0 0, L_0000017c43ce78c0;  alias, 1 drivers
v0000017c435c60b0_0 .net "c", 0 0, L_0000017c43da8a70;  alias, 1 drivers
S_0000017c435a5d30 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c43241500 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43daa210 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce8f40, C4<0>, C4<0>;
v0000017c435c5570_0 .net *"_ivl_1", 0 0, L_0000017c43ce8f40;  1 drivers
S_0000017c435a3940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a5d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da96b0 .functor OR 1, L_0000017c43daaf30, L_0000017c43daa280, C4<0>, C4<0>;
v0000017c435c51b0_0 .net "S", 0 0, L_0000017c43daa0c0;  1 drivers
v0000017c435c65b0_0 .net "a", 0 0, L_0000017c43ce7280;  1 drivers
v0000017c435c6510_0 .net "b", 0 0, L_0000017c43ce9120;  1 drivers
v0000017c435c6010_0 .net "c", 0 0, L_0000017c43da96b0;  1 drivers
v0000017c435c6bf0_0 .net "carry_1", 0 0, L_0000017c43daaf30;  1 drivers
v0000017c435c6fb0_0 .net "carry_2", 0 0, L_0000017c43daa280;  1 drivers
v0000017c435c4df0_0 .net "cin", 0 0, L_0000017c43ce80e0;  1 drivers
v0000017c435c6290_0 .net "sum_1", 0 0, L_0000017c43daa670;  1 drivers
S_0000017c435a5ec0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa670 .functor XOR 1, L_0000017c43ce7280, L_0000017c43ce9120, C4<0>, C4<0>;
L_0000017c43daaf30 .functor AND 1, L_0000017c43ce7280, L_0000017c43ce9120, C4<1>, C4<1>;
v0000017c435c6f10_0 .net "S", 0 0, L_0000017c43daa670;  alias, 1 drivers
v0000017c435c63d0_0 .net "a", 0 0, L_0000017c43ce7280;  alias, 1 drivers
v0000017c435c6650_0 .net "b", 0 0, L_0000017c43ce9120;  alias, 1 drivers
v0000017c435c5f70_0 .net "c", 0 0, L_0000017c43daaf30;  alias, 1 drivers
S_0000017c435a8760 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa0c0 .functor XOR 1, L_0000017c43daa670, L_0000017c43ce80e0, C4<0>, C4<0>;
L_0000017c43daa280 .functor AND 1, L_0000017c43daa670, L_0000017c43ce80e0, C4<1>, C4<1>;
v0000017c435c5cf0_0 .net "S", 0 0, L_0000017c43daa0c0;  alias, 1 drivers
v0000017c435c5110_0 .net "a", 0 0, L_0000017c43daa670;  alias, 1 drivers
v0000017c435c59d0_0 .net "b", 0 0, L_0000017c43ce80e0;  alias, 1 drivers
v0000017c435c6c90_0 .net "c", 0 0, L_0000017c43daa280;  alias, 1 drivers
S_0000017c435a88f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c43241580 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43daac90 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce89a0, C4<0>, C4<0>;
v0000017c435c6b50_0 .net *"_ivl_1", 0 0, L_0000017c43ce89a0;  1 drivers
S_0000017c435a6370 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daa1a0 .functor OR 1, L_0000017c43da9aa0, L_0000017c43da9e20, C4<0>, C4<0>;
v0000017c435c7230_0 .net "S", 0 0, L_0000017c43da9f00;  1 drivers
v0000017c435c6a10_0 .net "a", 0 0, L_0000017c43ce76e0;  1 drivers
v0000017c435c5930_0 .net "b", 0 0, L_0000017c43ce8d60;  1 drivers
v0000017c435c72d0_0 .net "c", 0 0, L_0000017c43daa1a0;  1 drivers
v0000017c435c6970_0 .net "carry_1", 0 0, L_0000017c43da9aa0;  1 drivers
v0000017c435c6790_0 .net "carry_2", 0 0, L_0000017c43da9e20;  1 drivers
v0000017c435c6830_0 .net "cin", 0 0, L_0000017c43ce7780;  1 drivers
v0000017c435c7370_0 .net "sum_1", 0 0, L_0000017c43daabb0;  1 drivers
S_0000017c435a7310 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a6370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daabb0 .functor XOR 1, L_0000017c43ce76e0, L_0000017c43ce8d60, C4<0>, C4<0>;
L_0000017c43da9aa0 .functor AND 1, L_0000017c43ce76e0, L_0000017c43ce8d60, C4<1>, C4<1>;
v0000017c435c5a70_0 .net "S", 0 0, L_0000017c43daabb0;  alias, 1 drivers
v0000017c435c5d90_0 .net "a", 0 0, L_0000017c43ce76e0;  alias, 1 drivers
v0000017c435c66f0_0 .net "b", 0 0, L_0000017c43ce8d60;  alias, 1 drivers
v0000017c435c4f30_0 .net "c", 0 0, L_0000017c43da9aa0;  alias, 1 drivers
S_0000017c435a6050 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a6370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9f00 .functor XOR 1, L_0000017c43daabb0, L_0000017c43ce7780, C4<0>, C4<0>;
L_0000017c43da9e20 .functor AND 1, L_0000017c43daabb0, L_0000017c43ce7780, C4<1>, C4<1>;
v0000017c435c7050_0 .net "S", 0 0, L_0000017c43da9f00;  alias, 1 drivers
v0000017c435c7190_0 .net "a", 0 0, L_0000017c43daabb0;  alias, 1 drivers
v0000017c435c6150_0 .net "b", 0 0, L_0000017c43ce7780;  alias, 1 drivers
v0000017c435c4fd0_0 .net "c", 0 0, L_0000017c43da9e20;  alias, 1 drivers
S_0000017c435a74a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c43242380 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43daa830 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce7320, C4<0>, C4<0>;
v0000017c435c8d10_0 .net *"_ivl_1", 0 0, L_0000017c43ce7320;  1 drivers
S_0000017c435a6820 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da9e90 .functor OR 1, L_0000017c43daa6e0, L_0000017c43daad00, C4<0>, C4<0>;
v0000017c435c5610_0 .net "S", 0 0, L_0000017c43da9b10;  1 drivers
v0000017c435c56b0_0 .net "a", 0 0, L_0000017c43ce8e00;  1 drivers
v0000017c435c5750_0 .net "b", 0 0, L_0000017c43ce7be0;  1 drivers
v0000017c435c6330_0 .net "c", 0 0, L_0000017c43da9e90;  1 drivers
v0000017c435c57f0_0 .net "carry_1", 0 0, L_0000017c43daa6e0;  1 drivers
v0000017c435c5890_0 .net "carry_2", 0 0, L_0000017c43daad00;  1 drivers
v0000017c435c5b10_0 .net "cin", 0 0, L_0000017c43ce75a0;  1 drivers
v0000017c435c9990_0 .net "sum_1", 0 0, L_0000017c43daac20;  1 drivers
S_0000017c435a3ad0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daac20 .functor XOR 1, L_0000017c43ce8e00, L_0000017c43ce7be0, C4<0>, C4<0>;
L_0000017c43daa6e0 .functor AND 1, L_0000017c43ce8e00, L_0000017c43ce7be0, C4<1>, C4<1>;
v0000017c435c7410_0 .net "S", 0 0, L_0000017c43daac20;  alias, 1 drivers
v0000017c435c74b0_0 .net "a", 0 0, L_0000017c43ce8e00;  alias, 1 drivers
v0000017c435c5e30_0 .net "b", 0 0, L_0000017c43ce7be0;  alias, 1 drivers
v0000017c435c5250_0 .net "c", 0 0, L_0000017c43daa6e0;  alias, 1 drivers
S_0000017c435a8da0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9b10 .functor XOR 1, L_0000017c43daac20, L_0000017c43ce75a0, C4<0>, C4<0>;
L_0000017c43daad00 .functor AND 1, L_0000017c43daac20, L_0000017c43ce75a0, C4<1>, C4<1>;
v0000017c435c5ed0_0 .net "S", 0 0, L_0000017c43da9b10;  alias, 1 drivers
v0000017c435c6ab0_0 .net "a", 0 0, L_0000017c43daac20;  alias, 1 drivers
v0000017c435c5070_0 .net "b", 0 0, L_0000017c43ce75a0;  alias, 1 drivers
v0000017c435c5430_0 .net "c", 0 0, L_0000017c43daad00;  alias, 1 drivers
S_0000017c435a7630 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c43242e40 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da9f70 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce9620, C4<0>, C4<0>;
v0000017c435c9b70_0 .net *"_ivl_1", 0 0, L_0000017c43ce9620;  1 drivers
S_0000017c435a8f30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a7630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daa360 .functor OR 1, L_0000017c43daad70, L_0000017c43daa2f0, C4<0>, C4<0>;
v0000017c435c7c30_0 .net "S", 0 0, L_0000017c43da9fe0;  1 drivers
v0000017c435c98f0_0 .net "a", 0 0, L_0000017c43ce8220;  1 drivers
v0000017c435c90d0_0 .net "b", 0 0, L_0000017c43ce84a0;  1 drivers
v0000017c435c7af0_0 .net "c", 0 0, L_0000017c43daa360;  1 drivers
v0000017c435c9a30_0 .net "carry_1", 0 0, L_0000017c43daad70;  1 drivers
v0000017c435c8810_0 .net "carry_2", 0 0, L_0000017c43daa2f0;  1 drivers
v0000017c435c88b0_0 .net "cin", 0 0, L_0000017c43ce73c0;  1 drivers
v0000017c435c7e10_0 .net "sum_1", 0 0, L_0000017c43da99c0;  1 drivers
S_0000017c435a3c60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a8f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da99c0 .functor XOR 1, L_0000017c43ce8220, L_0000017c43ce84a0, C4<0>, C4<0>;
L_0000017c43daad70 .functor AND 1, L_0000017c43ce8220, L_0000017c43ce84a0, C4<1>, C4<1>;
v0000017c435c7f50_0 .net "S", 0 0, L_0000017c43da99c0;  alias, 1 drivers
v0000017c435c7d70_0 .net "a", 0 0, L_0000017c43ce8220;  alias, 1 drivers
v0000017c435c9c10_0 .net "b", 0 0, L_0000017c43ce84a0;  alias, 1 drivers
v0000017c435c9030_0 .net "c", 0 0, L_0000017c43daad70;  alias, 1 drivers
S_0000017c435a90c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a8f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9fe0 .functor XOR 1, L_0000017c43da99c0, L_0000017c43ce73c0, C4<0>, C4<0>;
L_0000017c43daa2f0 .functor AND 1, L_0000017c43da99c0, L_0000017c43ce73c0, C4<1>, C4<1>;
v0000017c435c7910_0 .net "S", 0 0, L_0000017c43da9fe0;  alias, 1 drivers
v0000017c435c8950_0 .net "a", 0 0, L_0000017c43da99c0;  alias, 1 drivers
v0000017c435c8a90_0 .net "b", 0 0, L_0000017c43ce73c0;  alias, 1 drivers
v0000017c435c8450_0 .net "c", 0 0, L_0000017c43daa2f0;  alias, 1 drivers
S_0000017c435a9570 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c43242400 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43daa3d0 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce7fa0, C4<0>, C4<0>;
v0000017c435c8c70_0 .net *"_ivl_1", 0 0, L_0000017c43ce7fa0;  1 drivers
S_0000017c435a9700 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a9570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daa4b0 .functor OR 1, L_0000017c43da9c60, L_0000017c43da9b80, C4<0>, C4<0>;
v0000017c435c9850_0 .net "S", 0 0, L_0000017c43da9790;  1 drivers
v0000017c435c7550_0 .net "a", 0 0, L_0000017c43ce96c0;  1 drivers
v0000017c435c84f0_0 .net "b", 0 0, L_0000017c43ce8040;  1 drivers
v0000017c435c83b0_0 .net "c", 0 0, L_0000017c43daa4b0;  1 drivers
v0000017c435c9710_0 .net "carry_1", 0 0, L_0000017c43da9c60;  1 drivers
v0000017c435c7cd0_0 .net "carry_2", 0 0, L_0000017c43da9b80;  1 drivers
v0000017c435c9ad0_0 .net "cin", 0 0, L_0000017c43ce7460;  1 drivers
v0000017c435c9cb0_0 .net "sum_1", 0 0, L_0000017c43daa440;  1 drivers
S_0000017c435a3f80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a9700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa440 .functor XOR 1, L_0000017c43ce96c0, L_0000017c43ce8040, C4<0>, C4<0>;
L_0000017c43da9c60 .functor AND 1, L_0000017c43ce96c0, L_0000017c43ce8040, C4<1>, C4<1>;
v0000017c435c86d0_0 .net "S", 0 0, L_0000017c43daa440;  alias, 1 drivers
v0000017c435c7b90_0 .net "a", 0 0, L_0000017c43ce96c0;  alias, 1 drivers
v0000017c435c8b30_0 .net "b", 0 0, L_0000017c43ce8040;  alias, 1 drivers
v0000017c435c8bd0_0 .net "c", 0 0, L_0000017c43da9c60;  alias, 1 drivers
S_0000017c435a4110 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a9700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9790 .functor XOR 1, L_0000017c43daa440, L_0000017c43ce7460, C4<0>, C4<0>;
L_0000017c43da9b80 .functor AND 1, L_0000017c43daa440, L_0000017c43ce7460, C4<1>, C4<1>;
v0000017c435c7ff0_0 .net "S", 0 0, L_0000017c43da9790;  alias, 1 drivers
v0000017c435c8db0_0 .net "a", 0 0, L_0000017c43daa440;  alias, 1 drivers
v0000017c435c9670_0 .net "b", 0 0, L_0000017c43ce7460;  alias, 1 drivers
v0000017c435c89f0_0 .net "c", 0 0, L_0000017c43da9b80;  alias, 1 drivers
S_0000017c435adee0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c43242840 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43daade0 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce7f00, C4<0>, C4<0>;
v0000017c435c8f90_0 .net *"_ivl_1", 0 0, L_0000017c43ce7f00;  1 drivers
S_0000017c435acdb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435adee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43daa050 .functor OR 1, L_0000017c43daa590, L_0000017c43da9cd0, C4<0>, C4<0>;
v0000017c435c7730_0 .net "S", 0 0, L_0000017c43da9bf0;  1 drivers
v0000017c435c7eb0_0 .net "a", 0 0, L_0000017c43ce8180;  1 drivers
v0000017c435c9350_0 .net "b", 0 0, L_0000017c43ce7820;  1 drivers
v0000017c435c8e50_0 .net "c", 0 0, L_0000017c43daa050;  1 drivers
v0000017c435c8ef0_0 .net "carry_1", 0 0, L_0000017c43daa590;  1 drivers
v0000017c435c9210_0 .net "carry_2", 0 0, L_0000017c43da9cd0;  1 drivers
v0000017c435c93f0_0 .net "cin", 0 0, L_0000017c43ce7e60;  1 drivers
v0000017c435c9530_0 .net "sum_1", 0 0, L_0000017c43daa520;  1 drivers
S_0000017c435add50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435acdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa520 .functor XOR 1, L_0000017c43ce8180, L_0000017c43ce7820, C4<0>, C4<0>;
L_0000017c43daa590 .functor AND 1, L_0000017c43ce8180, L_0000017c43ce7820, C4<1>, C4<1>;
v0000017c435c9170_0 .net "S", 0 0, L_0000017c43daa520;  alias, 1 drivers
v0000017c435c97b0_0 .net "a", 0 0, L_0000017c43ce8180;  alias, 1 drivers
v0000017c435c8270_0 .net "b", 0 0, L_0000017c43ce7820;  alias, 1 drivers
v0000017c435c77d0_0 .net "c", 0 0, L_0000017c43daa590;  alias, 1 drivers
S_0000017c435ad710 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435acdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9bf0 .functor XOR 1, L_0000017c43daa520, L_0000017c43ce7e60, C4<0>, C4<0>;
L_0000017c43da9cd0 .functor AND 1, L_0000017c43daa520, L_0000017c43ce7e60, C4<1>, C4<1>;
v0000017c435c75f0_0 .net "S", 0 0, L_0000017c43da9bf0;  alias, 1 drivers
v0000017c435c7690_0 .net "a", 0 0, L_0000017c43daa520;  alias, 1 drivers
v0000017c435c8590_0 .net "b", 0 0, L_0000017c43ce7e60;  alias, 1 drivers
v0000017c435c8630_0 .net "c", 0 0, L_0000017c43da9cd0;  alias, 1 drivers
S_0000017c435aace0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c432427c0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43daab40 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce7a00, C4<0>, C4<0>;
v0000017c435cb1f0_0 .net *"_ivl_1", 0 0, L_0000017c43ce7a00;  1 drivers
S_0000017c435af330 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435aace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dab160 .functor OR 1, L_0000017c43daa130, L_0000017c43dab0f0, C4<0>, C4<0>;
v0000017c435c8090_0 .net "S", 0 0, L_0000017c43da9a30;  1 drivers
v0000017c435c8130_0 .net "a", 0 0, L_0000017c43ce8fe0;  1 drivers
v0000017c435c81d0_0 .net "b", 0 0, L_0000017c43ce93a0;  1 drivers
v0000017c435cc2d0_0 .net "c", 0 0, L_0000017c43dab160;  1 drivers
v0000017c435ca930_0 .net "carry_1", 0 0, L_0000017c43daa130;  1 drivers
v0000017c435cc190_0 .net "carry_2", 0 0, L_0000017c43dab0f0;  1 drivers
v0000017c435cb970_0 .net "cin", 0 0, L_0000017c43ce8400;  1 drivers
v0000017c435c9f30_0 .net "sum_1", 0 0, L_0000017c43daa910;  1 drivers
S_0000017c435ac770 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435af330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa910 .functor XOR 1, L_0000017c43ce8fe0, L_0000017c43ce93a0, C4<0>, C4<0>;
L_0000017c43daa130 .functor AND 1, L_0000017c43ce8fe0, L_0000017c43ce93a0, C4<1>, C4<1>;
v0000017c435c92b0_0 .net "S", 0 0, L_0000017c43daa910;  alias, 1 drivers
v0000017c435c7870_0 .net "a", 0 0, L_0000017c43ce8fe0;  alias, 1 drivers
v0000017c435c8770_0 .net "b", 0 0, L_0000017c43ce93a0;  alias, 1 drivers
v0000017c435c79b0_0 .net "c", 0 0, L_0000017c43daa130;  alias, 1 drivers
S_0000017c435a9a20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435af330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da9a30 .functor XOR 1, L_0000017c43daa910, L_0000017c43ce8400, C4<0>, C4<0>;
L_0000017c43dab0f0 .functor AND 1, L_0000017c43daa910, L_0000017c43ce8400, C4<1>, C4<1>;
v0000017c435c8310_0 .net "S", 0 0, L_0000017c43da9a30;  alias, 1 drivers
v0000017c435c9490_0 .net "a", 0 0, L_0000017c43daa910;  alias, 1 drivers
v0000017c435c7a50_0 .net "b", 0 0, L_0000017c43ce8400;  alias, 1 drivers
v0000017c435c95d0_0 .net "c", 0 0, L_0000017c43dab0f0;  alias, 1 drivers
S_0000017c435a9890 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c435a7e00;
 .timescale 0 0;
P_0000017c432426c0 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43daa600 .functor XOR 1, L_0000017c43cf08a0, L_0000017c43ce9260, C4<0>, C4<0>;
v0000017c435ca390_0 .net *"_ivl_1", 0 0, L_0000017c43ce9260;  1 drivers
S_0000017c435aae70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a9890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da9db0 .functor OR 1, L_0000017c43daa7c0, L_0000017c43da9d40, C4<0>, C4<0>;
v0000017c435ca2f0_0 .net "S", 0 0, L_0000017c43daa8a0;  1 drivers
v0000017c435cb010_0 .net "a", 0 0, L_0000017c43ce9300;  1 drivers
v0000017c435ca4d0_0 .net "b", 0 0, L_0000017c43ce87c0;  1 drivers
v0000017c435cb470_0 .net "c", 0 0, L_0000017c43da9db0;  1 drivers
v0000017c435cb150_0 .net "carry_1", 0 0, L_0000017c43daa7c0;  1 drivers
v0000017c435ca610_0 .net "carry_2", 0 0, L_0000017c43da9d40;  1 drivers
v0000017c435ca250_0 .net "cin", 0 0, L_0000017c43ce82c0;  1 drivers
v0000017c435caa70_0 .net "sum_1", 0 0, L_0000017c43daa750;  1 drivers
S_0000017c435aa510 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435aae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa750 .functor XOR 1, L_0000017c43ce9300, L_0000017c43ce87c0, C4<0>, C4<0>;
L_0000017c43daa7c0 .functor AND 1, L_0000017c43ce9300, L_0000017c43ce87c0, C4<1>, C4<1>;
v0000017c435cab10_0 .net "S", 0 0, L_0000017c43daa750;  alias, 1 drivers
v0000017c435cc050_0 .net "a", 0 0, L_0000017c43ce9300;  alias, 1 drivers
v0000017c435ca1b0_0 .net "b", 0 0, L_0000017c43ce87c0;  alias, 1 drivers
v0000017c435cc370_0 .net "c", 0 0, L_0000017c43daa7c0;  alias, 1 drivers
S_0000017c435ab000 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435aae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43daa8a0 .functor XOR 1, L_0000017c43daa750, L_0000017c43ce82c0, C4<0>, C4<0>;
L_0000017c43da9d40 .functor AND 1, L_0000017c43daa750, L_0000017c43ce82c0, C4<1>, C4<1>;
v0000017c435c9fd0_0 .net "S", 0 0, L_0000017c43daa8a0;  alias, 1 drivers
v0000017c435ca430_0 .net "a", 0 0, L_0000017c43daa750;  alias, 1 drivers
v0000017c435cc0f0_0 .net "b", 0 0, L_0000017c43ce82c0;  alias, 1 drivers
v0000017c435cb8d0_0 .net "c", 0 0, L_0000017c43da9d40;  alias, 1 drivers
S_0000017c435acc20 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c435db370_0 .net "F1", 4 0, L_0000017c43cda620;  1 drivers
v0000017c435da790_0 .net "F2", 4 0, L_0000017c43cd8640;  1 drivers
o0000017c43559e38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c435db4b0_0 .net "F3", 4 0, o0000017c43559e38;  0 drivers
v0000017c435daa10_0 .net "X", 2 0, L_0000017c43cd6020;  alias, 1 drivers
v0000017c435daab0_0 .net "Xl", 0 0, L_0000017c43cd7060;  1 drivers
o0000017c4355a258 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c435d8d50_0 .net "Xm", 0 0, o0000017c4355a258;  0 drivers
v0000017c435d9070_0 .net "Xm1", 0 0, L_0000017c43d566e0;  1 drivers
v0000017c435d8df0_0 .net "Xms", 2 0, L_0000017c43cda760;  1 drivers
v0000017c435d9250_0 .net "Xr", 0 0, L_0000017c43cd6e80;  1 drivers
v0000017c435d92f0_0 .net "Y", 2 0, L_0000017c43cd65c0;  alias, 1 drivers
v0000017c435dbeb0_0 .net "Yl", 0 0, L_0000017c43cd7420;  1 drivers
o0000017c4355a288 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c435dbaf0_0 .net "Ym", 0 0, o0000017c4355a288;  0 drivers
v0000017c435dda30_0 .net "Ym1", 0 0, L_0000017c43d56980;  1 drivers
v0000017c435dc8b0_0 .net "Yr", 0 0, L_0000017c43cd7100;  1 drivers
v0000017c435dc810_0 .net "Z", 4 0, L_0000017c43cdc420;  alias, 1 drivers
v0000017c435dd350_0 .net "Z1", 2 0, L_0000017c43cd90e0;  1 drivers
v0000017c435dbcd0_0 .net "Z2", 2 0, L_0000017c43cd9220;  1 drivers
v0000017c435dc6d0_0 .net "Z3", 2 0, L_0000017c43cd8140;  1 drivers
v0000017c435ddb70_0 .net "ZF", 4 0, L_0000017c43cd9fe0;  1 drivers
v0000017c435db9b0_0 .net "bin", 0 0, L_0000017c43cd8320;  1 drivers
v0000017c435dc270_0 .net "cout1", 0 0, L_0000017c43cd76a0;  1 drivers
v0000017c435db690_0 .net "cout2", 0 0, L_0000017c43cda3a0;  1 drivers
v0000017c435dbb90_0 .net "cout3", 0 0, L_0000017c43cd8be0;  1 drivers
v0000017c435dc9f0_0 .net "cout4", 0 0, L_0000017c43cdaa80;  1 drivers
v0000017c435dbc30_0 .net "cout5", 0 0, L_0000017c43cdab20;  1 drivers
v0000017c435dce50_0 .net "sub_ans", 2 0, L_0000017c43cda580;  1 drivers
L_0000017c43cd6e80 .part L_0000017c43cd6020, 1, 1;
L_0000017c43cd7060 .part L_0000017c43cd6020, 0, 1;
L_0000017c43cd7100 .part L_0000017c43cd65c0, 1, 1;
L_0000017c43cd7420 .part L_0000017c43cd65c0, 0, 1;
S_0000017c435abfa0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242ac0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cef928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d54d10 .functor BUFZ 1, L_0000017c43cef928, C4<0>, C4<0>, C4<0>;
v0000017c435cbc90_0 .net "S", 0 0, L_0000017c43d566e0;  alias, 1 drivers
v0000017c435cad90_0 .net *"_ivl_7", 0 0, L_0000017c43d54d10;  1 drivers
v0000017c435cae30_0 .net "a", 0 0, L_0000017c43cd6e80;  alias, 1 drivers
v0000017c435caf70_0 .net "b", 0 0, L_0000017c43cd7060;  alias, 1 drivers
v0000017c435cb0b0_0 .net "b1", 0 0, L_0000017c43d55aa0;  1 drivers
v0000017c435cb510_0 .net "c", 0 0, L_0000017c43cd76a0;  alias, 1 drivers
v0000017c435cb5b0_0 .net "cin", 0 0, L_0000017c43cef928;  1 drivers
v0000017c435cb790_0 .net "co", 1 0, L_0000017c43cd7600;  1 drivers
L_0000017c43cd74c0 .part L_0000017c43cd7600, 0, 1;
L_0000017c43cd7600 .concat8 [ 1 1 0 0], L_0000017c43d54d10, L_0000017c43d568a0;
L_0000017c43cd76a0 .part L_0000017c43cd7600, 1, 1;
S_0000017c435ada30 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435abfa0;
 .timescale 0 0;
P_0000017c43242940 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d55aa0 .functor XOR 1, L_0000017c43cef928, L_0000017c43cd7060, C4<0>, C4<0>;
S_0000017c435ac130 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ada30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d568a0 .functor OR 1, L_0000017c43d56600, L_0000017c43d56750, C4<0>, C4<0>;
v0000017c435cba10_0 .net "S", 0 0, L_0000017c43d566e0;  alias, 1 drivers
v0000017c435cb6f0_0 .net "a", 0 0, L_0000017c43cd6e80;  alias, 1 drivers
v0000017c435cc230_0 .net "b", 0 0, L_0000017c43d55aa0;  alias, 1 drivers
v0000017c435cbab0_0 .net "c", 0 0, L_0000017c43d568a0;  1 drivers
v0000017c435ca9d0_0 .net "carry_1", 0 0, L_0000017c43d56600;  1 drivers
v0000017c435c9e90_0 .net "carry_2", 0 0, L_0000017c43d56750;  1 drivers
v0000017c435ca890_0 .net "cin", 0 0, L_0000017c43cd74c0;  1 drivers
v0000017c435cacf0_0 .net "sum_1", 0 0, L_0000017c43d564b0;  1 drivers
S_0000017c435ad8a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435ac130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d564b0 .functor XOR 1, L_0000017c43cd6e80, L_0000017c43d55aa0, C4<0>, C4<0>;
L_0000017c43d56600 .functor AND 1, L_0000017c43cd6e80, L_0000017c43d55aa0, C4<1>, C4<1>;
v0000017c435c9df0_0 .net "S", 0 0, L_0000017c43d564b0;  alias, 1 drivers
v0000017c435cbe70_0 .net "a", 0 0, L_0000017c43cd6e80;  alias, 1 drivers
v0000017c435cbfb0_0 .net "b", 0 0, L_0000017c43d55aa0;  alias, 1 drivers
v0000017c435ca6b0_0 .net "c", 0 0, L_0000017c43d56600;  alias, 1 drivers
S_0000017c435ac5e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435ac130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d566e0 .functor XOR 1, L_0000017c43d564b0, L_0000017c43cd74c0, C4<0>, C4<0>;
L_0000017c43d56750 .functor AND 1, L_0000017c43d564b0, L_0000017c43cd74c0, C4<1>, C4<1>;
v0000017c435ca750_0 .net "S", 0 0, L_0000017c43d566e0;  alias, 1 drivers
v0000017c435ca110_0 .net "a", 0 0, L_0000017c43d564b0;  alias, 1 drivers
v0000017c435ca070_0 .net "b", 0 0, L_0000017c43cd74c0;  alias, 1 drivers
v0000017c435cc4b0_0 .net "c", 0 0, L_0000017c43d56750;  alias, 1 drivers
S_0000017c435ac2c0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242780 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cef970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d56c20 .functor BUFZ 1, L_0000017c43cef970, C4<0>, C4<0>, C4<0>;
v0000017c435cd310_0 .net "S", 0 0, L_0000017c43d56980;  alias, 1 drivers
v0000017c435ccd70_0 .net *"_ivl_7", 0 0, L_0000017c43d56c20;  1 drivers
v0000017c435ce490_0 .net "a", 0 0, L_0000017c43cd7100;  alias, 1 drivers
v0000017c435cd770_0 .net "b", 0 0, L_0000017c43cd7420;  alias, 1 drivers
v0000017c435cd950_0 .net "b1", 0 0, L_0000017c43d54d80;  1 drivers
v0000017c435cc910_0 .net "c", 0 0, L_0000017c43cda3a0;  alias, 1 drivers
v0000017c435ce990_0 .net "cin", 0 0, L_0000017c43cef970;  1 drivers
v0000017c435ce350_0 .net "co", 1 0, L_0000017c43cd79c0;  1 drivers
L_0000017c43cd7920 .part L_0000017c43cd79c0, 0, 1;
L_0000017c43cd79c0 .concat8 [ 1 1 0 0], L_0000017c43d56c20, L_0000017c43d56f30;
L_0000017c43cda3a0 .part L_0000017c43cd79c0, 1, 1;
S_0000017c435af4c0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435ac2c0;
 .timescale 0 0;
P_0000017c43242b40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d54d80 .functor XOR 1, L_0000017c43cef970, L_0000017c43cd7420, C4<0>, C4<0>;
S_0000017c435aab50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d56f30 .functor OR 1, L_0000017c43d569f0, L_0000017c43d56910, C4<0>, C4<0>;
v0000017c435ce7b0_0 .net "S", 0 0, L_0000017c43d56980;  alias, 1 drivers
v0000017c435cd270_0 .net "a", 0 0, L_0000017c43cd7100;  alias, 1 drivers
v0000017c435cc7d0_0 .net "b", 0 0, L_0000017c43d54d80;  alias, 1 drivers
v0000017c435cd9f0_0 .net "c", 0 0, L_0000017c43d56f30;  1 drivers
v0000017c435cd4f0_0 .net "carry_1", 0 0, L_0000017c43d569f0;  1 drivers
v0000017c435ce850_0 .net "carry_2", 0 0, L_0000017c43d56910;  1 drivers
v0000017c435cdef0_0 .net "cin", 0 0, L_0000017c43cd7920;  1 drivers
v0000017c435cc5f0_0 .net "sum_1", 0 0, L_0000017c43d54f40;  1 drivers
S_0000017c435aca90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435aab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d54f40 .functor XOR 1, L_0000017c43cd7100, L_0000017c43d54d80, C4<0>, C4<0>;
L_0000017c43d569f0 .functor AND 1, L_0000017c43cd7100, L_0000017c43d54d80, C4<1>, C4<1>;
v0000017c435cc9b0_0 .net "S", 0 0, L_0000017c43d54f40;  alias, 1 drivers
v0000017c435ccff0_0 .net "a", 0 0, L_0000017c43cd7100;  alias, 1 drivers
v0000017c435ccaf0_0 .net "b", 0 0, L_0000017c43d54d80;  alias, 1 drivers
v0000017c435ce2b0_0 .net "c", 0 0, L_0000017c43d569f0;  alias, 1 drivers
S_0000017c435aeb60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435aab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56980 .functor XOR 1, L_0000017c43d54f40, L_0000017c43cd7920, C4<0>, C4<0>;
L_0000017c43d56910 .functor AND 1, L_0000017c43d54f40, L_0000017c43cd7920, C4<1>, C4<1>;
v0000017c435ccb90_0 .net "S", 0 0, L_0000017c43d56980;  alias, 1 drivers
v0000017c435cda90_0 .net "a", 0 0, L_0000017c43d54f40;  alias, 1 drivers
v0000017c435cdb30_0 .net "b", 0 0, L_0000017c43cd7920;  alias, 1 drivers
v0000017c435cdbd0_0 .net "c", 0 0, L_0000017c43d56910;  alias, 1 drivers
S_0000017c435ae070 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242d80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cefb68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d9d4e0 .functor BUFZ 1, L_0000017c43cefb68, C4<0>, C4<0>, C4<0>;
v0000017c435cfa70_0 .net "S", 2 0, L_0000017c43cda760;  alias, 1 drivers
v0000017c435d0d30_0 .net *"_ivl_0", 0 0, L_0000017c43d56d00;  1 drivers
v0000017c435d01f0_0 .net *"_ivl_10", 0 0, L_0000017c43d56fa0;  1 drivers
v0000017c435cfcf0_0 .net *"_ivl_20", 0 0, L_0000017c43d9d780;  1 drivers
v0000017c435cff70_0 .net *"_ivl_36", 0 0, L_0000017c43d9d4e0;  1 drivers
v0000017c435cf1b0_0 .net "a", 2 0, L_0000017c43cd90e0;  alias, 1 drivers
v0000017c435d0330_0 .net "b", 2 0, L_0000017c43cd9220;  alias, 1 drivers
v0000017c435cfbb0_0 .net "b1", 2 0, L_0000017c43cd95e0;  1 drivers
v0000017c435cfb10_0 .net "c", 0 0, L_0000017c43cd8be0;  alias, 1 drivers
v0000017c435cfd90_0 .net "cin", 0 0, L_0000017c43cefb68;  1 drivers
v0000017c435cf4d0_0 .net "co", 3 0, L_0000017c43cd9180;  1 drivers
L_0000017c43cd99a0 .part L_0000017c43cd9220, 0, 1;
L_0000017c43cd8c80 .part L_0000017c43cd90e0, 0, 1;
L_0000017c43cd94a0 .part L_0000017c43cd95e0, 0, 1;
L_0000017c43cd9860 .part L_0000017c43cd9180, 0, 1;
L_0000017c43cd9540 .part L_0000017c43cd9220, 1, 1;
L_0000017c43cd8280 .part L_0000017c43cd90e0, 1, 1;
L_0000017c43cd8460 .part L_0000017c43cd95e0, 1, 1;
L_0000017c43cd8f00 .part L_0000017c43cd9180, 1, 1;
L_0000017c43cd95e0 .concat8 [ 1 1 1 0], L_0000017c43d56d00, L_0000017c43d56fa0, L_0000017c43d9d780;
L_0000017c43cd8fa0 .part L_0000017c43cd9220, 2, 1;
L_0000017c43cda440 .part L_0000017c43cd90e0, 2, 1;
L_0000017c43cd81e0 .part L_0000017c43cd95e0, 2, 1;
L_0000017c43cd8500 .part L_0000017c43cd9180, 2, 1;
L_0000017c43cda760 .concat8 [ 1 1 1 0], L_0000017c43d56e50, L_0000017c43d9ea50, L_0000017c43d9e740;
L_0000017c43cd9180 .concat8 [ 1 1 1 1], L_0000017c43d9d4e0, L_0000017c43d56b40, L_0000017c43d9ec10, L_0000017c43d9e820;
L_0000017c43cd8be0 .part L_0000017c43cd9180, 3, 1;
S_0000017c435ae200 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435ae070;
 .timescale 0 0;
P_0000017c43242800 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d56d00 .functor XOR 1, L_0000017c43cefb68, L_0000017c43cd99a0, C4<0>, C4<0>;
v0000017c435cdf90_0 .net *"_ivl_1", 0 0, L_0000017c43cd99a0;  1 drivers
S_0000017c435ad580 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ae200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d56b40 .functor OR 1, L_0000017c43d56de0, L_0000017c43d56ec0, C4<0>, C4<0>;
v0000017c435cec10_0 .net "S", 0 0, L_0000017c43d56e50;  1 drivers
v0000017c435cea30_0 .net "a", 0 0, L_0000017c43cd8c80;  1 drivers
v0000017c435cd810_0 .net "b", 0 0, L_0000017c43cd94a0;  1 drivers
v0000017c435ce3f0_0 .net "c", 0 0, L_0000017c43d56b40;  1 drivers
v0000017c435cccd0_0 .net "carry_1", 0 0, L_0000017c43d56de0;  1 drivers
v0000017c435cdd10_0 .net "carry_2", 0 0, L_0000017c43d56ec0;  1 drivers
v0000017c435cde50_0 .net "cin", 0 0, L_0000017c43cd9860;  1 drivers
v0000017c435ceb70_0 .net "sum_1", 0 0, L_0000017c43d56d70;  1 drivers
S_0000017c435ab190 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435ad580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56d70 .functor XOR 1, L_0000017c43cd8c80, L_0000017c43cd94a0, C4<0>, C4<0>;
L_0000017c43d56de0 .functor AND 1, L_0000017c43cd8c80, L_0000017c43cd94a0, C4<1>, C4<1>;
v0000017c435cca50_0 .net "S", 0 0, L_0000017c43d56d70;  alias, 1 drivers
v0000017c435cceb0_0 .net "a", 0 0, L_0000017c43cd8c80;  alias, 1 drivers
v0000017c435cd130_0 .net "b", 0 0, L_0000017c43cd94a0;  alias, 1 drivers
v0000017c435ce030_0 .net "c", 0 0, L_0000017c43d56de0;  alias, 1 drivers
S_0000017c435acf40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435ad580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56e50 .functor XOR 1, L_0000017c43d56d70, L_0000017c43cd9860, C4<0>, C4<0>;
L_0000017c43d56ec0 .functor AND 1, L_0000017c43d56d70, L_0000017c43cd9860, C4<1>, C4<1>;
v0000017c435ccf50_0 .net "S", 0 0, L_0000017c43d56e50;  alias, 1 drivers
v0000017c435cddb0_0 .net "a", 0 0, L_0000017c43d56d70;  alias, 1 drivers
v0000017c435ce8f0_0 .net "b", 0 0, L_0000017c43cd9860;  alias, 1 drivers
v0000017c435cdc70_0 .net "c", 0 0, L_0000017c43d56ec0;  alias, 1 drivers
S_0000017c435ae390 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435ae070;
 .timescale 0 0;
P_0000017c43242700 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d56fa0 .functor XOR 1, L_0000017c43cefb68, L_0000017c43cd9540, C4<0>, C4<0>;
v0000017c435cc870_0 .net *"_ivl_1", 0 0, L_0000017c43cd9540;  1 drivers
S_0000017c435ae520 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ae390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9ec10 .functor OR 1, L_0000017c43d3b6a0, L_0000017c43d9df60, C4<0>, C4<0>;
v0000017c435cd3b0_0 .net "S", 0 0, L_0000017c43d9ea50;  1 drivers
v0000017c435ce670_0 .net "a", 0 0, L_0000017c43cd8280;  1 drivers
v0000017c435cecb0_0 .net "b", 0 0, L_0000017c43cd8460;  1 drivers
v0000017c435cc550_0 .net "c", 0 0, L_0000017c43d9ec10;  1 drivers
v0000017c435cce10_0 .net "carry_1", 0 0, L_0000017c43d3b6a0;  1 drivers
v0000017c435cead0_0 .net "carry_2", 0 0, L_0000017c43d9df60;  1 drivers
v0000017c435cc690_0 .net "cin", 0 0, L_0000017c43cd8f00;  1 drivers
v0000017c435cc730_0 .net "sum_1", 0 0, L_0000017c43d56bb0;  1 drivers
S_0000017c435ab4b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435ae520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d56bb0 .functor XOR 1, L_0000017c43cd8280, L_0000017c43cd8460, C4<0>, C4<0>;
L_0000017c43d3b6a0 .functor AND 1, L_0000017c43cd8280, L_0000017c43cd8460, C4<1>, C4<1>;
v0000017c435ce0d0_0 .net "S", 0 0, L_0000017c43d56bb0;  alias, 1 drivers
v0000017c435ce170_0 .net "a", 0 0, L_0000017c43cd8280;  alias, 1 drivers
v0000017c435cd630_0 .net "b", 0 0, L_0000017c43cd8460;  alias, 1 drivers
v0000017c435ccc30_0 .net "c", 0 0, L_0000017c43d3b6a0;  alias, 1 drivers
S_0000017c435a9ed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435ae520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9ea50 .functor XOR 1, L_0000017c43d56bb0, L_0000017c43cd8f00, C4<0>, C4<0>;
L_0000017c43d9df60 .functor AND 1, L_0000017c43d56bb0, L_0000017c43cd8f00, C4<1>, C4<1>;
v0000017c435ce210_0 .net "S", 0 0, L_0000017c43d9ea50;  alias, 1 drivers
v0000017c435ce530_0 .net "a", 0 0, L_0000017c43d56bb0;  alias, 1 drivers
v0000017c435ce5d0_0 .net "b", 0 0, L_0000017c43cd8f00;  alias, 1 drivers
v0000017c435ce710_0 .net "c", 0 0, L_0000017c43d9df60;  alias, 1 drivers
S_0000017c435ab320 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435ae070;
 .timescale 0 0;
P_0000017c43243280 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d9d780 .functor XOR 1, L_0000017c43cefb68, L_0000017c43cd8fa0, C4<0>, C4<0>;
v0000017c435cedf0_0 .net *"_ivl_1", 0 0, L_0000017c43cd8fa0;  1 drivers
S_0000017c435aa830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ab320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9e820 .functor OR 1, L_0000017c43d9e900, L_0000017c43d9e970, C4<0>, C4<0>;
v0000017c435cf9d0_0 .net "S", 0 0, L_0000017c43d9e740;  1 drivers
v0000017c435d0c90_0 .net "a", 0 0, L_0000017c43cda440;  1 drivers
v0000017c435d1190_0 .net "b", 0 0, L_0000017c43cd81e0;  1 drivers
v0000017c435cf430_0 .net "c", 0 0, L_0000017c43d9e820;  1 drivers
v0000017c435cf110_0 .net "carry_1", 0 0, L_0000017c43d9e900;  1 drivers
v0000017c435d0fb0_0 .net "carry_2", 0 0, L_0000017c43d9e970;  1 drivers
v0000017c435d0470_0 .net "cin", 0 0, L_0000017c43cd8500;  1 drivers
v0000017c435cf7f0_0 .net "sum_1", 0 0, L_0000017c43d9d710;  1 drivers
S_0000017c435ac450 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435aa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9d710 .functor XOR 1, L_0000017c43cda440, L_0000017c43cd81e0, C4<0>, C4<0>;
L_0000017c43d9e900 .functor AND 1, L_0000017c43cda440, L_0000017c43cd81e0, C4<1>, C4<1>;
v0000017c435cd090_0 .net "S", 0 0, L_0000017c43d9d710;  alias, 1 drivers
v0000017c435cd1d0_0 .net "a", 0 0, L_0000017c43cda440;  alias, 1 drivers
v0000017c435cd450_0 .net "b", 0 0, L_0000017c43cd81e0;  alias, 1 drivers
v0000017c435cd590_0 .net "c", 0 0, L_0000017c43d9e900;  alias, 1 drivers
S_0000017c435adbc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435aa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e740 .functor XOR 1, L_0000017c43d9d710, L_0000017c43cd8500, C4<0>, C4<0>;
L_0000017c43d9e970 .functor AND 1, L_0000017c43d9d710, L_0000017c43cd8500, C4<1>, C4<1>;
v0000017c435cd6d0_0 .net "S", 0 0, L_0000017c43d9e740;  alias, 1 drivers
v0000017c435cd8b0_0 .net "a", 0 0, L_0000017c43d9d710;  alias, 1 drivers
v0000017c435d1050_0 .net "b", 0 0, L_0000017c43cd8500;  alias, 1 drivers
v0000017c435ced50_0 .net "c", 0 0, L_0000017c43d9e970;  alias, 1 drivers
S_0000017c435aecf0 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242900 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cefd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d9d630 .functor BUFZ 1, L_0000017c43cefd18, C4<0>, C4<0>, C4<0>;
v0000017c435d37b0_0 .net "S", 4 0, L_0000017c43cd9fe0;  alias, 1 drivers
v0000017c435d3c10_0 .net *"_ivl_0", 0 0, L_0000017c43d9da20;  1 drivers
v0000017c435d1550_0 .net *"_ivl_10", 0 0, L_0000017c43d9da90;  1 drivers
v0000017c435d3030_0 .net *"_ivl_20", 0 0, L_0000017c43d9dcc0;  1 drivers
v0000017c435d1d70_0 .net *"_ivl_30", 0 0, L_0000017c43d9dda0;  1 drivers
v0000017c435d3850_0 .net *"_ivl_40", 0 0, L_0000017c43d9e5f0;  1 drivers
v0000017c435d1a50_0 .net *"_ivl_56", 0 0, L_0000017c43d9d630;  1 drivers
v0000017c435d15f0_0 .net "a", 4 0, L_0000017c43cda620;  alias, 1 drivers
v0000017c435d29f0_0 .net "b", 4 0, L_0000017c43cd8640;  alias, 1 drivers
v0000017c435d1eb0_0 .net "b1", 4 0, L_0000017c43cd9cc0;  1 drivers
v0000017c435d2e50_0 .net "c", 0 0, L_0000017c43cdaa80;  alias, 1 drivers
v0000017c435d17d0_0 .net "cin", 0 0, L_0000017c43cefd18;  1 drivers
v0000017c435d2a90_0 .net "co", 5 0, L_0000017c43cda940;  1 drivers
L_0000017c43cda260 .part L_0000017c43cd8640, 0, 1;
L_0000017c43cd9ae0 .part L_0000017c43cda620, 0, 1;
L_0000017c43cd86e0 .part L_0000017c43cd9cc0, 0, 1;
L_0000017c43cda1c0 .part L_0000017c43cda940, 0, 1;
L_0000017c43cda300 .part L_0000017c43cd8640, 1, 1;
L_0000017c43cd97c0 .part L_0000017c43cda620, 1, 1;
L_0000017c43cd9900 .part L_0000017c43cd9cc0, 1, 1;
L_0000017c43cd88c0 .part L_0000017c43cda940, 1, 1;
L_0000017c43cd9b80 .part L_0000017c43cd8640, 2, 1;
L_0000017c43cd9c20 .part L_0000017c43cda620, 2, 1;
L_0000017c43cd8d20 .part L_0000017c43cd9cc0, 2, 1;
L_0000017c43cd8b40 .part L_0000017c43cda940, 2, 1;
L_0000017c43cda6c0 .part L_0000017c43cd8640, 3, 1;
L_0000017c43cd8960 .part L_0000017c43cda620, 3, 1;
L_0000017c43cd8a00 .part L_0000017c43cd9cc0, 3, 1;
L_0000017c43cd9360 .part L_0000017c43cda940, 3, 1;
LS_0000017c43cd9cc0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d9da20, L_0000017c43d9da90, L_0000017c43d9dcc0, L_0000017c43d9dda0;
LS_0000017c43cd9cc0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d9e5f0;
L_0000017c43cd9cc0 .concat8 [ 4 1 0 0], LS_0000017c43cd9cc0_0_0, LS_0000017c43cd9cc0_0_4;
L_0000017c43cd9400 .part L_0000017c43cd8640, 4, 1;
L_0000017c43cd9e00 .part L_0000017c43cda620, 4, 1;
L_0000017c43cd9d60 .part L_0000017c43cd9cc0, 4, 1;
L_0000017c43cd9ea0 .part L_0000017c43cda940, 4, 1;
LS_0000017c43cd9fe0_0_0 .concat8 [ 1 1 1 1], L_0000017c43d9d550, L_0000017c43d9e040, L_0000017c43d9e2e0, L_0000017c43d9eba0;
LS_0000017c43cd9fe0_0_4 .concat8 [ 1 0 0 0], L_0000017c43d9d390;
L_0000017c43cd9fe0 .concat8 [ 4 1 0 0], LS_0000017c43cd9fe0_0_0, LS_0000017c43cd9fe0_0_4;
LS_0000017c43cda940_0_0 .concat8 [ 1 1 1 1], L_0000017c43d9d630, L_0000017c43d9dc50, L_0000017c43d9e270, L_0000017c43d9e3c0;
LS_0000017c43cda940_0_4 .concat8 [ 1 1 0 0], L_0000017c43d9d2b0, L_0000017c43d9e6d0;
L_0000017c43cda940 .concat8 [ 4 2 0 0], LS_0000017c43cda940_0_0, LS_0000017c43cda940_0_4;
L_0000017c43cdaa80 .part L_0000017c43cda940, 5, 1;
S_0000017c435a9bb0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435aecf0;
 .timescale 0 0;
P_0000017c43242c40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d9da20 .functor XOR 1, L_0000017c43cefd18, L_0000017c43cda260, C4<0>, C4<0>;
v0000017c435d0290_0 .net *"_ivl_1", 0 0, L_0000017c43cda260;  1 drivers
S_0000017c435aa060 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435a9bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9dc50 .functor OR 1, L_0000017c43d9d240, L_0000017c43d9e120, C4<0>, C4<0>;
v0000017c435d0dd0_0 .net "S", 0 0, L_0000017c43d9d550;  1 drivers
v0000017c435cfc50_0 .net "a", 0 0, L_0000017c43cd9ae0;  1 drivers
v0000017c435d10f0_0 .net "b", 0 0, L_0000017c43cd86e0;  1 drivers
v0000017c435cf250_0 .net "c", 0 0, L_0000017c43d9dc50;  1 drivers
v0000017c435cf2f0_0 .net "carry_1", 0 0, L_0000017c43d9d240;  1 drivers
v0000017c435d0150_0 .net "carry_2", 0 0, L_0000017c43d9e120;  1 drivers
v0000017c435cfe30_0 .net "cin", 0 0, L_0000017c43cda1c0;  1 drivers
v0000017c435cee90_0 .net "sum_1", 0 0, L_0000017c43d9e430;  1 drivers
S_0000017c435aa1f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435aa060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e430 .functor XOR 1, L_0000017c43cd9ae0, L_0000017c43cd86e0, C4<0>, C4<0>;
L_0000017c43d9d240 .functor AND 1, L_0000017c43cd9ae0, L_0000017c43cd86e0, C4<1>, C4<1>;
v0000017c435d0a10_0 .net "S", 0 0, L_0000017c43d9e430;  alias, 1 drivers
v0000017c435cf930_0 .net "a", 0 0, L_0000017c43cd9ae0;  alias, 1 drivers
v0000017c435d1230_0 .net "b", 0 0, L_0000017c43cd86e0;  alias, 1 drivers
v0000017c435d00b0_0 .net "c", 0 0, L_0000017c43d9d240;  alias, 1 drivers
S_0000017c435aa380 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435aa060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9d550 .functor XOR 1, L_0000017c43d9e430, L_0000017c43cda1c0, C4<0>, C4<0>;
L_0000017c43d9e120 .functor AND 1, L_0000017c43d9e430, L_0000017c43cda1c0, C4<1>, C4<1>;
v0000017c435cf890_0 .net "S", 0 0, L_0000017c43d9d550;  alias, 1 drivers
v0000017c435d0e70_0 .net "a", 0 0, L_0000017c43d9e430;  alias, 1 drivers
v0000017c435cf750_0 .net "b", 0 0, L_0000017c43cda1c0;  alias, 1 drivers
v0000017c435cf570_0 .net "c", 0 0, L_0000017c43d9e120;  alias, 1 drivers
S_0000017c435af1a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435aecf0;
 .timescale 0 0;
P_0000017c43242740 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d9da90 .functor XOR 1, L_0000017c43cefd18, L_0000017c43cda300, C4<0>, C4<0>;
v0000017c435d06f0_0 .net *"_ivl_1", 0 0, L_0000017c43cda300;  1 drivers
S_0000017c435af650 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435af1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9e270 .functor OR 1, L_0000017c43d9de80, L_0000017c43d9def0, C4<0>, C4<0>;
v0000017c435d08d0_0 .net "S", 0 0, L_0000017c43d9e040;  1 drivers
v0000017c435d14b0_0 .net "a", 0 0, L_0000017c43cd97c0;  1 drivers
v0000017c435d1370_0 .net "b", 0 0, L_0000017c43cd9900;  1 drivers
v0000017c435d1410_0 .net "c", 0 0, L_0000017c43d9e270;  1 drivers
v0000017c435d0510_0 .net "carry_1", 0 0, L_0000017c43d9de80;  1 drivers
v0000017c435cef30_0 .net "carry_2", 0 0, L_0000017c43d9def0;  1 drivers
v0000017c435d05b0_0 .net "cin", 0 0, L_0000017c43cd88c0;  1 drivers
v0000017c435d0650_0 .net "sum_1", 0 0, L_0000017c43d9ec80;  1 drivers
S_0000017c435ac900 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435af650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9ec80 .functor XOR 1, L_0000017c43cd97c0, L_0000017c43cd9900, C4<0>, C4<0>;
L_0000017c43d9de80 .functor AND 1, L_0000017c43cd97c0, L_0000017c43cd9900, C4<1>, C4<1>;
v0000017c435cf070_0 .net "S", 0 0, L_0000017c43d9ec80;  alias, 1 drivers
v0000017c435d03d0_0 .net "a", 0 0, L_0000017c43cd97c0;  alias, 1 drivers
v0000017c435cf610_0 .net "b", 0 0, L_0000017c43cd9900;  alias, 1 drivers
v0000017c435d0f10_0 .net "c", 0 0, L_0000017c43d9de80;  alias, 1 drivers
S_0000017c435ad0d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435af650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e040 .functor XOR 1, L_0000017c43d9ec80, L_0000017c43cd88c0, C4<0>, C4<0>;
L_0000017c43d9def0 .functor AND 1, L_0000017c43d9ec80, L_0000017c43cd88c0, C4<1>, C4<1>;
v0000017c435cf6b0_0 .net "S", 0 0, L_0000017c43d9e040;  alias, 1 drivers
v0000017c435d12d0_0 .net "a", 0 0, L_0000017c43d9ec80;  alias, 1 drivers
v0000017c435cfed0_0 .net "b", 0 0, L_0000017c43cd88c0;  alias, 1 drivers
v0000017c435d0010_0 .net "c", 0 0, L_0000017c43d9def0;  alias, 1 drivers
S_0000017c435ae6b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435aecf0;
 .timescale 0 0;
P_0000017c43242880 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d9dcc0 .functor XOR 1, L_0000017c43cefd18, L_0000017c43cd9b80, C4<0>, C4<0>;
v0000017c435d2770_0 .net *"_ivl_1", 0 0, L_0000017c43cd9b80;  1 drivers
S_0000017c435ab960 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ae6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9e3c0 .functor OR 1, L_0000017c43d9d940, L_0000017c43d9dd30, C4<0>, C4<0>;
v0000017c435d2810_0 .net "S", 0 0, L_0000017c43d9e2e0;  1 drivers
v0000017c435d3350_0 .net "a", 0 0, L_0000017c43cd9c20;  1 drivers
v0000017c435d2bd0_0 .net "b", 0 0, L_0000017c43cd8d20;  1 drivers
v0000017c435d26d0_0 .net "c", 0 0, L_0000017c43d9e3c0;  1 drivers
v0000017c435d35d0_0 .net "carry_1", 0 0, L_0000017c43d9d940;  1 drivers
v0000017c435d2450_0 .net "carry_2", 0 0, L_0000017c43d9dd30;  1 drivers
v0000017c435d3530_0 .net "cin", 0 0, L_0000017c43cd8b40;  1 drivers
v0000017c435d1ff0_0 .net "sum_1", 0 0, L_0000017c43d9e190;  1 drivers
S_0000017c435ae840 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435ab960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e190 .functor XOR 1, L_0000017c43cd9c20, L_0000017c43cd8d20, C4<0>, C4<0>;
L_0000017c43d9d940 .functor AND 1, L_0000017c43cd9c20, L_0000017c43cd8d20, C4<1>, C4<1>;
v0000017c435d0790_0 .net "S", 0 0, L_0000017c43d9e190;  alias, 1 drivers
v0000017c435d0830_0 .net "a", 0 0, L_0000017c43cd9c20;  alias, 1 drivers
v0000017c435d0970_0 .net "b", 0 0, L_0000017c43cd8d20;  alias, 1 drivers
v0000017c435d0ab0_0 .net "c", 0 0, L_0000017c43d9d940;  alias, 1 drivers
S_0000017c435abe10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435ab960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e2e0 .functor XOR 1, L_0000017c43d9e190, L_0000017c43cd8b40, C4<0>, C4<0>;
L_0000017c43d9dd30 .functor AND 1, L_0000017c43d9e190, L_0000017c43cd8b40, C4<1>, C4<1>;
v0000017c435cefd0_0 .net "S", 0 0, L_0000017c43d9e2e0;  alias, 1 drivers
v0000017c435d0b50_0 .net "a", 0 0, L_0000017c43d9e190;  alias, 1 drivers
v0000017c435d0bf0_0 .net "b", 0 0, L_0000017c43cd8b40;  alias, 1 drivers
v0000017c435cf390_0 .net "c", 0 0, L_0000017c43d9dd30;  alias, 1 drivers
S_0000017c435ad260 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c435aecf0;
 .timescale 0 0;
P_0000017c43242a80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d9dda0 .functor XOR 1, L_0000017c43cefd18, L_0000017c43cda6c0, C4<0>, C4<0>;
v0000017c435d2270_0 .net *"_ivl_1", 0 0, L_0000017c43cda6c0;  1 drivers
S_0000017c435ab640 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ad260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9d2b0 .functor OR 1, L_0000017c43d9eac0, L_0000017c43d9e580, C4<0>, C4<0>;
v0000017c435d1c30_0 .net "S", 0 0, L_0000017c43d9eba0;  1 drivers
v0000017c435d3b70_0 .net "a", 0 0, L_0000017c43cd8960;  1 drivers
v0000017c435d19b0_0 .net "b", 0 0, L_0000017c43cd8a00;  1 drivers
v0000017c435d2db0_0 .net "c", 0 0, L_0000017c43d9d2b0;  1 drivers
v0000017c435d2b30_0 .net "carry_1", 0 0, L_0000017c43d9eac0;  1 drivers
v0000017c435d2090_0 .net "carry_2", 0 0, L_0000017c43d9e580;  1 drivers
v0000017c435d3170_0 .net "cin", 0 0, L_0000017c43cd9360;  1 drivers
v0000017c435d33f0_0 .net "sum_1", 0 0, L_0000017c43d9e510;  1 drivers
S_0000017c435ad3f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e510 .functor XOR 1, L_0000017c43cd8960, L_0000017c43cd8a00, C4<0>, C4<0>;
L_0000017c43d9eac0 .functor AND 1, L_0000017c43cd8960, L_0000017c43cd8a00, C4<1>, C4<1>;
v0000017c435d3cb0_0 .net "S", 0 0, L_0000017c43d9e510;  alias, 1 drivers
v0000017c435d3a30_0 .net "a", 0 0, L_0000017c43cd8960;  alias, 1 drivers
v0000017c435d3670_0 .net "b", 0 0, L_0000017c43cd8a00;  alias, 1 drivers
v0000017c435d2c70_0 .net "c", 0 0, L_0000017c43d9eac0;  alias, 1 drivers
S_0000017c435ae9d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435ab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9eba0 .functor XOR 1, L_0000017c43d9e510, L_0000017c43cd9360, C4<0>, C4<0>;
L_0000017c43d9e580 .functor AND 1, L_0000017c43d9e510, L_0000017c43cd9360, C4<1>, C4<1>;
v0000017c435d2130_0 .net "S", 0 0, L_0000017c43d9eba0;  alias, 1 drivers
v0000017c435d3ad0_0 .net "a", 0 0, L_0000017c43d9e510;  alias, 1 drivers
v0000017c435d24f0_0 .net "b", 0 0, L_0000017c43cd9360;  alias, 1 drivers
v0000017c435d1910_0 .net "c", 0 0, L_0000017c43d9e580;  alias, 1 drivers
S_0000017c435aee80 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c435aecf0;
 .timescale 0 0;
P_0000017c43242bc0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d9e5f0 .functor XOR 1, L_0000017c43cefd18, L_0000017c43cd9400, C4<0>, C4<0>;
v0000017c435d28b0_0 .net *"_ivl_1", 0 0, L_0000017c43cd9400;  1 drivers
S_0000017c435af010 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435aee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9e6d0 .functor OR 1, L_0000017c43d9d320, L_0000017c43d9e660, C4<0>, C4<0>;
v0000017c435d2950_0 .net "S", 0 0, L_0000017c43d9d390;  1 drivers
v0000017c435d30d0_0 .net "a", 0 0, L_0000017c43cd9e00;  1 drivers
v0000017c435d3990_0 .net "b", 0 0, L_0000017c43cd9d60;  1 drivers
v0000017c435d3210_0 .net "c", 0 0, L_0000017c43d9e6d0;  1 drivers
v0000017c435d1690_0 .net "carry_1", 0 0, L_0000017c43d9d320;  1 drivers
v0000017c435d32b0_0 .net "carry_2", 0 0, L_0000017c43d9e660;  1 drivers
v0000017c435d1730_0 .net "cin", 0 0, L_0000017c43cd9ea0;  1 drivers
v0000017c435d1cd0_0 .net "sum_1", 0 0, L_0000017c43d9e7b0;  1 drivers
S_0000017c435aa9c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435af010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e7b0 .functor XOR 1, L_0000017c43cd9e00, L_0000017c43cd9d60, C4<0>, C4<0>;
L_0000017c43d9d320 .functor AND 1, L_0000017c43cd9e00, L_0000017c43cd9d60, C4<1>, C4<1>;
v0000017c435d2d10_0 .net "S", 0 0, L_0000017c43d9e7b0;  alias, 1 drivers
v0000017c435d23b0_0 .net "a", 0 0, L_0000017c43cd9e00;  alias, 1 drivers
v0000017c435d21d0_0 .net "b", 0 0, L_0000017c43cd9d60;  alias, 1 drivers
v0000017c435d2590_0 .net "c", 0 0, L_0000017c43d9d320;  alias, 1 drivers
S_0000017c435af7e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435af010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9d390 .functor XOR 1, L_0000017c43d9e7b0, L_0000017c43cd9ea0, C4<0>, C4<0>;
L_0000017c43d9e660 .functor AND 1, L_0000017c43d9e7b0, L_0000017c43cd9ea0, C4<1>, C4<1>;
v0000017c435d2630_0 .net "S", 0 0, L_0000017c43d9d390;  alias, 1 drivers
v0000017c435d2310_0 .net "a", 0 0, L_0000017c43d9e7b0;  alias, 1 drivers
v0000017c435d3710_0 .net "b", 0 0, L_0000017c43cd9ea0;  alias, 1 drivers
v0000017c435d3490_0 .net "c", 0 0, L_0000017c43d9e660;  alias, 1 drivers
S_0000017c435af970 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243240 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cefd60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da0570 .functor BUFZ 1, L_0000017c43cefd60, C4<0>, C4<0>, C4<0>;
v0000017c435d6cd0_0 .net "S", 4 0, L_0000017c43cdc420;  alias, 1 drivers
v0000017c435d8850_0 .net *"_ivl_0", 0 0, L_0000017c43d9d400;  1 drivers
v0000017c435d71d0_0 .net *"_ivl_10", 0 0, L_0000017c43d9ff50;  1 drivers
v0000017c435d7a90_0 .net *"_ivl_20", 0 0, L_0000017c43d9f3f0;  1 drivers
v0000017c435d7090_0 .net *"_ivl_30", 0 0, L_0000017c43d9f000;  1 drivers
v0000017c435d65f0_0 .net *"_ivl_40", 0 0, L_0000017c43d9ee40;  1 drivers
v0000017c435d7b30_0 .net *"_ivl_56", 0 0, L_0000017c43da0570;  1 drivers
v0000017c435d7810_0 .net "a", 4 0, L_0000017c43cd9fe0;  alias, 1 drivers
v0000017c435d7e50_0 .net "b", 4 0, o0000017c43559e38;  alias, 0 drivers
v0000017c435d7bd0_0 .net "b1", 4 0, L_0000017c43cdc240;  1 drivers
v0000017c435d7f90_0 .net "c", 0 0, L_0000017c43cdab20;  alias, 1 drivers
v0000017c435d7ef0_0 .net "cin", 0 0, L_0000017c43cefd60;  1 drivers
v0000017c435d73b0_0 .net "co", 5 0, L_0000017c43cdada0;  1 drivers
L_0000017c43cdb5c0 .part o0000017c43559e38, 0, 1;
L_0000017c43cdcc40 .part L_0000017c43cd9fe0, 0, 1;
L_0000017c43cdbde0 .part L_0000017c43cdc240, 0, 1;
L_0000017c43cdb660 .part L_0000017c43cdada0, 0, 1;
L_0000017c43cdbe80 .part o0000017c43559e38, 1, 1;
L_0000017c43cdce20 .part L_0000017c43cd9fe0, 1, 1;
L_0000017c43cdcb00 .part L_0000017c43cdc240, 1, 1;
L_0000017c43cdbd40 .part L_0000017c43cdada0, 1, 1;
L_0000017c43cdc600 .part o0000017c43559e38, 2, 1;
L_0000017c43cdc6a0 .part L_0000017c43cd9fe0, 2, 1;
L_0000017c43cdb700 .part L_0000017c43cdc240, 2, 1;
L_0000017c43cdbca0 .part L_0000017c43cdada0, 2, 1;
L_0000017c43cdaf80 .part o0000017c43559e38, 3, 1;
L_0000017c43cdc380 .part L_0000017c43cd9fe0, 3, 1;
L_0000017c43cdb2a0 .part L_0000017c43cdc240, 3, 1;
L_0000017c43cdbf20 .part L_0000017c43cdada0, 3, 1;
LS_0000017c43cdc240_0_0 .concat8 [ 1 1 1 1], L_0000017c43d9d400, L_0000017c43d9ff50, L_0000017c43d9f3f0, L_0000017c43d9f000;
LS_0000017c43cdc240_0_4 .concat8 [ 1 0 0 0], L_0000017c43d9ee40;
L_0000017c43cdc240 .concat8 [ 4 1 0 0], LS_0000017c43cdc240_0_0, LS_0000017c43cdc240_0_4;
L_0000017c43cdc1a0 .part o0000017c43559e38, 4, 1;
L_0000017c43cdc2e0 .part L_0000017c43cd9fe0, 4, 1;
L_0000017c43cdb020 .part L_0000017c43cdc240, 4, 1;
L_0000017c43cdcd80 .part L_0000017c43cdada0, 4, 1;
LS_0000017c43cdc420_0_0 .concat8 [ 1 1 1 1], L_0000017c43d9d6a0, L_0000017c43da0420, L_0000017c43da0730, L_0000017c43da07a0;
LS_0000017c43cdc420_0_4 .concat8 [ 1 0 0 0], L_0000017c43d9fa10;
L_0000017c43cdc420 .concat8 [ 4 1 0 0], LS_0000017c43cdc420_0_0, LS_0000017c43cdc420_0_4;
LS_0000017c43cdada0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da0570, L_0000017c43da0030, L_0000017c43da0110, L_0000017c43d9ef20;
LS_0000017c43cdada0_0_4 .concat8 [ 1 1 0 0], L_0000017c43d9f0e0, L_0000017c43d9f850;
L_0000017c43cdada0 .concat8 [ 4 2 0 0], LS_0000017c43cdada0_0_0, LS_0000017c43cdada0_0_4;
L_0000017c43cdab20 .part L_0000017c43cdada0, 5, 1;
S_0000017c435afb00 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435af970;
 .timescale 0 0;
P_0000017c432424c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d9d400 .functor XOR 1, L_0000017c43cefd60, L_0000017c43cdb5c0, C4<0>, C4<0>;
v0000017c435d4430_0 .net *"_ivl_1", 0 0, L_0000017c43cdb5c0;  1 drivers
S_0000017c435a9d40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435afb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da0030 .functor OR 1, L_0000017c43d9d5c0, L_0000017c43da00a0, C4<0>, C4<0>;
v0000017c435d3fd0_0 .net "S", 0 0, L_0000017c43d9d6a0;  1 drivers
v0000017c435d51f0_0 .net "a", 0 0, L_0000017c43cdcc40;  1 drivers
v0000017c435d64b0_0 .net "b", 0 0, L_0000017c43cdbde0;  1 drivers
v0000017c435d4610_0 .net "c", 0 0, L_0000017c43da0030;  1 drivers
v0000017c435d5830_0 .net "carry_1", 0 0, L_0000017c43d9d5c0;  1 drivers
v0000017c435d5f10_0 .net "carry_2", 0 0, L_0000017c43da00a0;  1 drivers
v0000017c435d4cf0_0 .net "cin", 0 0, L_0000017c43cdb660;  1 drivers
v0000017c435d4c50_0 .net "sum_1", 0 0, L_0000017c43d9d470;  1 drivers
S_0000017c435aa6a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435a9d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9d470 .functor XOR 1, L_0000017c43cdcc40, L_0000017c43cdbde0, C4<0>, C4<0>;
L_0000017c43d9d5c0 .functor AND 1, L_0000017c43cdcc40, L_0000017c43cdbde0, C4<1>, C4<1>;
v0000017c435d1af0_0 .net "S", 0 0, L_0000017c43d9d470;  alias, 1 drivers
v0000017c435d38f0_0 .net "a", 0 0, L_0000017c43cdcc40;  alias, 1 drivers
v0000017c435d2ef0_0 .net "b", 0 0, L_0000017c43cdbde0;  alias, 1 drivers
v0000017c435d2f90_0 .net "c", 0 0, L_0000017c43d9d5c0;  alias, 1 drivers
S_0000017c435ab7d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435a9d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9d6a0 .functor XOR 1, L_0000017c43d9d470, L_0000017c43cdb660, C4<0>, C4<0>;
L_0000017c43da00a0 .functor AND 1, L_0000017c43d9d470, L_0000017c43cdb660, C4<1>, C4<1>;
v0000017c435d1870_0 .net "S", 0 0, L_0000017c43d9d6a0;  alias, 1 drivers
v0000017c435d1b90_0 .net "a", 0 0, L_0000017c43d9d470;  alias, 1 drivers
v0000017c435d1e10_0 .net "b", 0 0, L_0000017c43cdb660;  alias, 1 drivers
v0000017c435d1f50_0 .net "c", 0 0, L_0000017c43da00a0;  alias, 1 drivers
S_0000017c435abaf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435af970;
 .timescale 0 0;
P_0000017c43242f80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d9ff50 .functor XOR 1, L_0000017c43cefd60, L_0000017c43cdbe80, C4<0>, C4<0>;
v0000017c435d5150_0 .net *"_ivl_1", 0 0, L_0000017c43cdbe80;  1 drivers
S_0000017c435abc80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435abaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da0110 .functor OR 1, L_0000017c43da06c0, L_0000017c43d9f700, C4<0>, C4<0>;
v0000017c435d46b0_0 .net "S", 0 0, L_0000017c43da0420;  1 drivers
v0000017c435d3e90_0 .net "a", 0 0, L_0000017c43cdce20;  1 drivers
v0000017c435d3f30_0 .net "b", 0 0, L_0000017c43cdcb00;  1 drivers
v0000017c435d5e70_0 .net "c", 0 0, L_0000017c43da0110;  1 drivers
v0000017c435d4b10_0 .net "carry_1", 0 0, L_0000017c43da06c0;  1 drivers
v0000017c435d5470_0 .net "carry_2", 0 0, L_0000017c43d9f700;  1 drivers
v0000017c435d5d30_0 .net "cin", 0 0, L_0000017c43cdbd40;  1 drivers
v0000017c435d4110_0 .net "sum_1", 0 0, L_0000017c43d9f4d0;  1 drivers
S_0000017c435b4920 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435abc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9f4d0 .functor XOR 1, L_0000017c43cdce20, L_0000017c43cdcb00, C4<0>, C4<0>;
L_0000017c43da06c0 .functor AND 1, L_0000017c43cdce20, L_0000017c43cdcb00, C4<1>, C4<1>;
v0000017c435d3d50_0 .net "S", 0 0, L_0000017c43d9f4d0;  alias, 1 drivers
v0000017c435d44d0_0 .net "a", 0 0, L_0000017c43cdce20;  alias, 1 drivers
v0000017c435d55b0_0 .net "b", 0 0, L_0000017c43cdcb00;  alias, 1 drivers
v0000017c435d3df0_0 .net "c", 0 0, L_0000017c43da06c0;  alias, 1 drivers
S_0000017c435b23a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435abc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0420 .functor XOR 1, L_0000017c43d9f4d0, L_0000017c43cdbd40, C4<0>, C4<0>;
L_0000017c43d9f700 .functor AND 1, L_0000017c43d9f4d0, L_0000017c43cdbd40, C4<1>, C4<1>;
v0000017c435d4570_0 .net "S", 0 0, L_0000017c43da0420;  alias, 1 drivers
v0000017c435d5790_0 .net "a", 0 0, L_0000017c43d9f4d0;  alias, 1 drivers
v0000017c435d5650_0 .net "b", 0 0, L_0000017c43cdbd40;  alias, 1 drivers
v0000017c435d5fb0_0 .net "c", 0 0, L_0000017c43d9f700;  alias, 1 drivers
S_0000017c435b05f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435af970;
 .timescale 0 0;
P_0000017c43242fc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d9f3f0 .functor XOR 1, L_0000017c43cefd60, L_0000017c43cdc600, C4<0>, C4<0>;
v0000017c435d5bf0_0 .net *"_ivl_1", 0 0, L_0000017c43cdc600;  1 drivers
S_0000017c435b1a40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b05f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9ef20 .functor OR 1, L_0000017c43da0650, L_0000017c43da0810, C4<0>, C4<0>;
v0000017c435d47f0_0 .net "S", 0 0, L_0000017c43da0730;  1 drivers
v0000017c435d42f0_0 .net "a", 0 0, L_0000017c43cdc6a0;  1 drivers
v0000017c435d5ab0_0 .net "b", 0 0, L_0000017c43cdb700;  1 drivers
v0000017c435d5970_0 .net "c", 0 0, L_0000017c43d9ef20;  1 drivers
v0000017c435d60f0_0 .net "carry_1", 0 0, L_0000017c43da0650;  1 drivers
v0000017c435d5a10_0 .net "carry_2", 0 0, L_0000017c43da0810;  1 drivers
v0000017c435d4ed0_0 .net "cin", 0 0, L_0000017c43cdbca0;  1 drivers
v0000017c435d4390_0 .net "sum_1", 0 0, L_0000017c43da0490;  1 drivers
S_0000017c435b31b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b1a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0490 .functor XOR 1, L_0000017c43cdc6a0, L_0000017c43cdb700, C4<0>, C4<0>;
L_0000017c43da0650 .functor AND 1, L_0000017c43cdc6a0, L_0000017c43cdb700, C4<1>, C4<1>;
v0000017c435d56f0_0 .net "S", 0 0, L_0000017c43da0490;  alias, 1 drivers
v0000017c435d6050_0 .net "a", 0 0, L_0000017c43cdc6a0;  alias, 1 drivers
v0000017c435d5510_0 .net "b", 0 0, L_0000017c43cdb700;  alias, 1 drivers
v0000017c435d5b50_0 .net "c", 0 0, L_0000017c43da0650;  alias, 1 drivers
S_0000017c435b58c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b1a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0730 .functor XOR 1, L_0000017c43da0490, L_0000017c43cdbca0, C4<0>, C4<0>;
L_0000017c43da0810 .functor AND 1, L_0000017c43da0490, L_0000017c43cdbca0, C4<1>, C4<1>;
v0000017c435d5010_0 .net "S", 0 0, L_0000017c43da0730;  alias, 1 drivers
v0000017c435d4750_0 .net "a", 0 0, L_0000017c43da0490;  alias, 1 drivers
v0000017c435d58d0_0 .net "b", 0 0, L_0000017c43cdbca0;  alias, 1 drivers
v0000017c435d5dd0_0 .net "c", 0 0, L_0000017c43da0810;  alias, 1 drivers
S_0000017c435b26c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c435af970;
 .timescale 0 0;
P_0000017c43242640 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43d9f000 .functor XOR 1, L_0000017c43cefd60, L_0000017c43cdaf80, C4<0>, C4<0>;
v0000017c435d50b0_0 .net *"_ivl_1", 0 0, L_0000017c43cdaf80;  1 drivers
S_0000017c435b1d60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b26c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9f0e0 .functor OR 1, L_0000017c43da08f0, L_0000017c43d9f770, C4<0>, C4<0>;
v0000017c435d6370_0 .net "S", 0 0, L_0000017c43da07a0;  1 drivers
v0000017c435d6410_0 .net "a", 0 0, L_0000017c43cdc380;  1 drivers
v0000017c435d5290_0 .net "b", 0 0, L_0000017c43cdb2a0;  1 drivers
v0000017c435d49d0_0 .net "c", 0 0, L_0000017c43d9f0e0;  1 drivers
v0000017c435d4070_0 .net "carry_1", 0 0, L_0000017c43da08f0;  1 drivers
v0000017c435d4a70_0 .net "carry_2", 0 0, L_0000017c43d9f770;  1 drivers
v0000017c435d53d0_0 .net "cin", 0 0, L_0000017c43cdbf20;  1 drivers
v0000017c435d41b0_0 .net "sum_1", 0 0, L_0000017c43d9f7e0;  1 drivers
S_0000017c435b4f60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b1d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9f7e0 .functor XOR 1, L_0000017c43cdc380, L_0000017c43cdb2a0, C4<0>, C4<0>;
L_0000017c43da08f0 .functor AND 1, L_0000017c43cdc380, L_0000017c43cdb2a0, C4<1>, C4<1>;
v0000017c435d5c90_0 .net "S", 0 0, L_0000017c43d9f7e0;  alias, 1 drivers
v0000017c435d4930_0 .net "a", 0 0, L_0000017c43cdc380;  alias, 1 drivers
v0000017c435d62d0_0 .net "b", 0 0, L_0000017c43cdb2a0;  alias, 1 drivers
v0000017c435d4d90_0 .net "c", 0 0, L_0000017c43da08f0;  alias, 1 drivers
S_0000017c435b50f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b1d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da07a0 .functor XOR 1, L_0000017c43d9f7e0, L_0000017c43cdbf20, C4<0>, C4<0>;
L_0000017c43d9f770 .functor AND 1, L_0000017c43d9f7e0, L_0000017c43cdbf20, C4<1>, C4<1>;
v0000017c435d6190_0 .net "S", 0 0, L_0000017c43da07a0;  alias, 1 drivers
v0000017c435d4890_0 .net "a", 0 0, L_0000017c43d9f7e0;  alias, 1 drivers
v0000017c435d6230_0 .net "b", 0 0, L_0000017c43cdbf20;  alias, 1 drivers
v0000017c435d5330_0 .net "c", 0 0, L_0000017c43d9f770;  alias, 1 drivers
S_0000017c435b3340 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c435af970;
 .timescale 0 0;
P_0000017c43243140 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43d9ee40 .functor XOR 1, L_0000017c43cefd60, L_0000017c43cdc1a0, C4<0>, C4<0>;
v0000017c435d6a50_0 .net *"_ivl_1", 0 0, L_0000017c43cdc1a0;  1 drivers
S_0000017c435b4ab0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b3340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9f850 .functor OR 1, L_0000017c43d9fd90, L_0000017c43d9ef90, C4<0>, C4<0>;
v0000017c435d78b0_0 .net "S", 0 0, L_0000017c43d9fa10;  1 drivers
v0000017c435d6c30_0 .net "a", 0 0, L_0000017c43cdc2e0;  1 drivers
v0000017c435d88f0_0 .net "b", 0 0, L_0000017c43cdb020;  1 drivers
v0000017c435d79f0_0 .net "c", 0 0, L_0000017c43d9f850;  1 drivers
v0000017c435d7950_0 .net "carry_1", 0 0, L_0000017c43d9fd90;  1 drivers
v0000017c435d83f0_0 .net "carry_2", 0 0, L_0000017c43d9ef90;  1 drivers
v0000017c435d7db0_0 .net "cin", 0 0, L_0000017c43cdcd80;  1 drivers
v0000017c435d6ff0_0 .net "sum_1", 0 0, L_0000017c43da0960;  1 drivers
S_0000017c435b5be0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b4ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0960 .functor XOR 1, L_0000017c43cdc2e0, L_0000017c43cdb020, C4<0>, C4<0>;
L_0000017c43d9fd90 .functor AND 1, L_0000017c43cdc2e0, L_0000017c43cdb020, C4<1>, C4<1>;
v0000017c435d4bb0_0 .net "S", 0 0, L_0000017c43da0960;  alias, 1 drivers
v0000017c435d4e30_0 .net "a", 0 0, L_0000017c43cdc2e0;  alias, 1 drivers
v0000017c435d4f70_0 .net "b", 0 0, L_0000017c43cdb020;  alias, 1 drivers
v0000017c435d4250_0 .net "c", 0 0, L_0000017c43d9fd90;  alias, 1 drivers
S_0000017c435b29e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b4ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9fa10 .functor XOR 1, L_0000017c43da0960, L_0000017c43cdcd80, C4<0>, C4<0>;
L_0000017c43d9ef90 .functor AND 1, L_0000017c43da0960, L_0000017c43cdcd80, C4<1>, C4<1>;
v0000017c435d6f50_0 .net "S", 0 0, L_0000017c43d9fa10;  alias, 1 drivers
v0000017c435d8710_0 .net "a", 0 0, L_0000017c43da0960;  alias, 1 drivers
v0000017c435d8350_0 .net "b", 0 0, L_0000017c43cdcd80;  alias, 1 drivers
v0000017c435d6690_0 .net "c", 0 0, L_0000017c43d9ef90;  alias, 1 drivers
S_0000017c435b3ca0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d56a60 .functor AND 1, L_0000017c43cd6e80, L_0000017c43cd7100, C4<1>, C4<1>;
v0000017c435d80d0_0 .net "X", 0 0, L_0000017c43cd6e80;  alias, 1 drivers
v0000017c435d6b90_0 .net "Y", 0 0, L_0000017c43cd7100;  alias, 1 drivers
v0000017c435d8670_0 .net "Z", 2 0, L_0000017c43cd90e0;  alias, 1 drivers
L_0000017c43cef9b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435d7130_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cef9b8;  1 drivers
L_0000017c43cefa00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435d8530_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cefa00;  1 drivers
v0000017c435d8170_0 .net *"_ivl_9", 0 0, L_0000017c43d56a60;  1 drivers
L_0000017c43cd90e0 .concat8 [ 1 1 1 0], L_0000017c43d56a60, L_0000017c43cefa00, L_0000017c43cef9b8;
S_0000017c435b1400 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d56c90 .functor AND 1, L_0000017c43cd7060, L_0000017c43cd7420, C4<1>, C4<1>;
v0000017c435d87b0_0 .net "X", 0 0, L_0000017c43cd7060;  alias, 1 drivers
v0000017c435d8490_0 .net "Y", 0 0, L_0000017c43cd7420;  alias, 1 drivers
v0000017c435d6730_0 .net "Z", 2 0, L_0000017c43cd9220;  alias, 1 drivers
L_0000017c43cefa48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435d8990_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cefa48;  1 drivers
L_0000017c43cefa90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435d7c70_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cefa90;  1 drivers
v0000017c435d8030_0 .net *"_ivl_9", 0 0, L_0000017c43d56c90;  1 drivers
L_0000017c43cd9220 .concat8 [ 1 1 1 0], L_0000017c43d56c90, L_0000017c43cefa90, L_0000017c43cefa48;
S_0000017c435b2d00 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d56ad0 .functor AND 1, o0000017c4355a258, o0000017c4355a288, C4<1>, C4<1>;
v0000017c435d8a30_0 .net "X", 0 0, o0000017c4355a258;  alias, 0 drivers
v0000017c435d7270_0 .net "Y", 0 0, o0000017c4355a288;  alias, 0 drivers
v0000017c435d6d70_0 .net "Z", 2 0, L_0000017c43cd8140;  alias, 1 drivers
L_0000017c43cefad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435d8210_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cefad8;  1 drivers
L_0000017c43cefb20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435d85d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cefb20;  1 drivers
v0000017c435d7310_0 .net *"_ivl_9", 0 0, L_0000017c43d56ad0;  1 drivers
L_0000017c43cd8140 .concat8 [ 1 1 1 0], L_0000017c43d56ad0, L_0000017c43cefb20, L_0000017c43cefad8;
S_0000017c435b0780 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548040 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548078 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435480b0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c435d7d10_0 .net *"_ivl_0", 4 0, L_0000017c43cd9040;  1 drivers
L_0000017c43cefbf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435d8ad0_0 .net *"_ivl_3", 1 0, L_0000017c43cefbf8;  1 drivers
v0000017c435d6eb0_0 .net *"_ivl_6", 2 0, L_0000017c43cda800;  1 drivers
L_0000017c43cefc40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435d8b70_0 .net *"_ivl_8", 1 0, L_0000017c43cefc40;  1 drivers
v0000017c435d82b0_0 .net "a", 2 0, L_0000017c43cd90e0;  alias, 1 drivers
v0000017c435d6e10_0 .net "a_out", 4 0, L_0000017c43cda620;  alias, 1 drivers
L_0000017c43cd9040 .concat [ 3 2 0 0], L_0000017c43cd90e0, L_0000017c43cefbf8;
L_0000017c43cda800 .part L_0000017c43cd9040, 0, 3;
L_0000017c43cda620 .concat [ 2 3 0 0], L_0000017c43cefc40, L_0000017c43cda800;
S_0000017c435b2e90 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548e00 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548e38 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548e70 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c435d8c10_0 .net *"_ivl_0", 4 0, L_0000017c43cd85a0;  1 drivers
L_0000017c43cefc88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435d7450_0 .net *"_ivl_3", 1 0, L_0000017c43cefc88;  1 drivers
v0000017c435d8cb0_0 .net *"_ivl_6", 3 0, L_0000017c43cd8780;  1 drivers
L_0000017c43cefcd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435d74f0_0 .net *"_ivl_8", 0 0, L_0000017c43cefcd0;  1 drivers
v0000017c435d6550_0 .net "a", 2 0, L_0000017c43cda580;  alias, 1 drivers
v0000017c435d67d0_0 .net "a_out", 4 0, L_0000017c43cd8640;  alias, 1 drivers
L_0000017c43cd85a0 .concat [ 3 2 0 0], L_0000017c43cda580, L_0000017c43cefc88;
L_0000017c43cd8780 .part L_0000017c43cd85a0, 0, 4;
L_0000017c43cd8640 .concat [ 1 4 0 0], L_0000017c43cefcd0, L_0000017c43cd8780;
S_0000017c435b3fc0 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c435acc20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242680 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cefbb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43d9dfd0 .functor BUFZ 1, L_0000017c43cefbb0, C4<0>, C4<0>, C4<0>;
v0000017c435da330_0 .net "S", 2 0, L_0000017c43cda580;  alias, 1 drivers
v0000017c435d9d90_0 .net *"_ivl_0", 0 0, L_0000017c43d9eb30;  1 drivers
v0000017c435d9e30_0 .net *"_ivl_10", 0 0, L_0000017c43d9e200;  1 drivers
v0000017c435da8d0_0 .net *"_ivl_20", 0 0, L_0000017c43d9ecf0;  1 drivers
v0000017c435d9ed0_0 .net *"_ivl_36", 0 0, L_0000017c43d9dfd0;  1 drivers
v0000017c435db230_0 .net "a", 2 0, L_0000017c43cd8140;  alias, 1 drivers
v0000017c435da970_0 .net "b", 2 0, L_0000017c43cda760;  alias, 1 drivers
v0000017c435da010_0 .net "b1", 2 0, L_0000017c43cd92c0;  1 drivers
v0000017c435db2d0_0 .net "c", 0 0, L_0000017c43cd8320;  alias, 1 drivers
v0000017c435da510_0 .net "cin", 0 0, L_0000017c43cefbb0;  1 drivers
v0000017c435d8f30_0 .net "co", 3 0, L_0000017c43cd8dc0;  1 drivers
L_0000017c43cd8820 .part L_0000017c43cda760, 0, 1;
L_0000017c43cd9680 .part L_0000017c43cd8140, 0, 1;
L_0000017c43cd9a40 .part L_0000017c43cd92c0, 0, 1;
L_0000017c43cd8e60 .part L_0000017c43cd8dc0, 0, 1;
L_0000017c43cda120 .part L_0000017c43cda760, 1, 1;
L_0000017c43cd9720 .part L_0000017c43cd8140, 1, 1;
L_0000017c43cda080 .part L_0000017c43cd92c0, 1, 1;
L_0000017c43cda4e0 .part L_0000017c43cd8dc0, 1, 1;
L_0000017c43cd92c0 .concat8 [ 1 1 1 0], L_0000017c43d9eb30, L_0000017c43d9e200, L_0000017c43d9ecf0;
L_0000017c43cd83c0 .part L_0000017c43cda760, 2, 1;
L_0000017c43cd9f40 .part L_0000017c43cd8140, 2, 1;
L_0000017c43cda8a0 .part L_0000017c43cd92c0, 2, 1;
L_0000017c43cd8aa0 .part L_0000017c43cd8dc0, 2, 1;
L_0000017c43cda580 .concat8 [ 1 1 1 0], L_0000017c43d9d8d0, L_0000017c43d9e890, L_0000017c43d9d9b0;
L_0000017c43cd8dc0 .concat8 [ 1 1 1 1], L_0000017c43d9dfd0, L_0000017c43d9e4a0, L_0000017c43d9dbe0, L_0000017c43d9de10;
L_0000017c43cd8320 .part L_0000017c43cd8dc0, 3, 1;
S_0000017c435b37f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435b3fc0;
 .timescale 0 0;
P_0000017c43242c00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d9eb30 .functor XOR 1, L_0000017c43cefbb0, L_0000017c43cd8820, C4<0>, C4<0>;
v0000017c435dab50_0 .net *"_ivl_1", 0 0, L_0000017c43cd8820;  1 drivers
S_0000017c435b3b10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b37f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9e4a0 .functor OR 1, L_0000017c43d9edd0, L_0000017c43d9db00, C4<0>, C4<0>;
v0000017c435dac90_0 .net "S", 0 0, L_0000017c43d9d8d0;  1 drivers
v0000017c435da830_0 .net "a", 0 0, L_0000017c43cd9680;  1 drivers
v0000017c435daf10_0 .net "b", 0 0, L_0000017c43cd9a40;  1 drivers
v0000017c435d9570_0 .net "c", 0 0, L_0000017c43d9e4a0;  1 drivers
v0000017c435d9110_0 .net "carry_1", 0 0, L_0000017c43d9edd0;  1 drivers
v0000017c435d99d0_0 .net "carry_2", 0 0, L_0000017c43d9db00;  1 drivers
v0000017c435da150_0 .net "cin", 0 0, L_0000017c43cd8e60;  1 drivers
v0000017c435d9430_0 .net "sum_1", 0 0, L_0000017c43d9e0b0;  1 drivers
S_0000017c435b5410 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b3b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e0b0 .functor XOR 1, L_0000017c43cd9680, L_0000017c43cd9a40, C4<0>, C4<0>;
L_0000017c43d9edd0 .functor AND 1, L_0000017c43cd9680, L_0000017c43cd9a40, C4<1>, C4<1>;
v0000017c435d7590_0 .net "S", 0 0, L_0000017c43d9e0b0;  alias, 1 drivers
v0000017c435d6af0_0 .net "a", 0 0, L_0000017c43cd9680;  alias, 1 drivers
v0000017c435d6870_0 .net "b", 0 0, L_0000017c43cd9a40;  alias, 1 drivers
v0000017c435d7630_0 .net "c", 0 0, L_0000017c43d9edd0;  alias, 1 drivers
S_0000017c435b0910 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b3b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9d8d0 .functor XOR 1, L_0000017c43d9e0b0, L_0000017c43cd8e60, C4<0>, C4<0>;
L_0000017c43d9db00 .functor AND 1, L_0000017c43d9e0b0, L_0000017c43cd8e60, C4<1>, C4<1>;
v0000017c435d6910_0 .net "S", 0 0, L_0000017c43d9d8d0;  alias, 1 drivers
v0000017c435d69b0_0 .net "a", 0 0, L_0000017c43d9e0b0;  alias, 1 drivers
v0000017c435d76d0_0 .net "b", 0 0, L_0000017c43cd8e60;  alias, 1 drivers
v0000017c435d7770_0 .net "c", 0 0, L_0000017c43d9db00;  alias, 1 drivers
S_0000017c435b3660 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435b3fc0;
 .timescale 0 0;
P_0000017c43242ec0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d9e200 .functor XOR 1, L_0000017c43cefbb0, L_0000017c43cda120, C4<0>, C4<0>;
v0000017c435dafb0_0 .net *"_ivl_1", 0 0, L_0000017c43cda120;  1 drivers
S_0000017c435b4c40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9dbe0 .functor OR 1, L_0000017c43d9d7f0, L_0000017c43d9db70, C4<0>, C4<0>;
v0000017c435d9610_0 .net "S", 0 0, L_0000017c43d9e890;  1 drivers
v0000017c435d9b10_0 .net "a", 0 0, L_0000017c43cd9720;  1 drivers
v0000017c435da470_0 .net "b", 0 0, L_0000017c43cda080;  1 drivers
v0000017c435d8e90_0 .net "c", 0 0, L_0000017c43d9dbe0;  1 drivers
v0000017c435dae70_0 .net "carry_1", 0 0, L_0000017c43d9d7f0;  1 drivers
v0000017c435d9f70_0 .net "carry_2", 0 0, L_0000017c43d9db70;  1 drivers
v0000017c435dabf0_0 .net "cin", 0 0, L_0000017c43cda4e0;  1 drivers
v0000017c435da1f0_0 .net "sum_1", 0 0, L_0000017c43d9e9e0;  1 drivers
S_0000017c435b0f50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e9e0 .functor XOR 1, L_0000017c43cd9720, L_0000017c43cda080, C4<0>, C4<0>;
L_0000017c43d9d7f0 .functor AND 1, L_0000017c43cd9720, L_0000017c43cda080, C4<1>, C4<1>;
v0000017c435dad30_0 .net "S", 0 0, L_0000017c43d9e9e0;  alias, 1 drivers
v0000017c435d9390_0 .net "a", 0 0, L_0000017c43cd9720;  alias, 1 drivers
v0000017c435dadd0_0 .net "b", 0 0, L_0000017c43cda080;  alias, 1 drivers
v0000017c435db190_0 .net "c", 0 0, L_0000017c43d9d7f0;  alias, 1 drivers
S_0000017c435b3e30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9e890 .functor XOR 1, L_0000017c43d9e9e0, L_0000017c43cda4e0, C4<0>, C4<0>;
L_0000017c43d9db70 .functor AND 1, L_0000017c43d9e9e0, L_0000017c43cda4e0, C4<1>, C4<1>;
v0000017c435d9bb0_0 .net "S", 0 0, L_0000017c43d9e890;  alias, 1 drivers
v0000017c435d9a70_0 .net "a", 0 0, L_0000017c43d9e9e0;  alias, 1 drivers
v0000017c435d9cf0_0 .net "b", 0 0, L_0000017c43cda4e0;  alias, 1 drivers
v0000017c435da6f0_0 .net "c", 0 0, L_0000017c43d9db70;  alias, 1 drivers
S_0000017c435b1bd0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435b3fc0;
 .timescale 0 0;
P_0000017c43243040 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d9ecf0 .functor XOR 1, L_0000017c43cefbb0, L_0000017c43cd83c0, C4<0>, C4<0>;
v0000017c435da3d0_0 .net *"_ivl_1", 0 0, L_0000017c43cd83c0;  1 drivers
S_0000017c435b4150 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9de10 .functor OR 1, L_0000017c43d9e350, L_0000017c43d9d860, C4<0>, C4<0>;
v0000017c435da5b0_0 .net "S", 0 0, L_0000017c43d9d9b0;  1 drivers
v0000017c435d8fd0_0 .net "a", 0 0, L_0000017c43cd9f40;  1 drivers
v0000017c435d94d0_0 .net "b", 0 0, L_0000017c43cda8a0;  1 drivers
v0000017c435db0f0_0 .net "c", 0 0, L_0000017c43d9de10;  1 drivers
v0000017c435d9c50_0 .net "carry_1", 0 0, L_0000017c43d9e350;  1 drivers
v0000017c435db410_0 .net "carry_2", 0 0, L_0000017c43d9d860;  1 drivers
v0000017c435da650_0 .net "cin", 0 0, L_0000017c43cd8aa0;  1 drivers
v0000017c435da0b0_0 .net "sum_1", 0 0, L_0000017c43d9ed60;  1 drivers
S_0000017c435b0aa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b4150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9ed60 .functor XOR 1, L_0000017c43cd9f40, L_0000017c43cda8a0, C4<0>, C4<0>;
L_0000017c43d9e350 .functor AND 1, L_0000017c43cd9f40, L_0000017c43cda8a0, C4<1>, C4<1>;
v0000017c435d97f0_0 .net "S", 0 0, L_0000017c43d9ed60;  alias, 1 drivers
v0000017c435db050_0 .net "a", 0 0, L_0000017c43cd9f40;  alias, 1 drivers
v0000017c435d9750_0 .net "b", 0 0, L_0000017c43cda8a0;  alias, 1 drivers
v0000017c435d96b0_0 .net "c", 0 0, L_0000017c43d9e350;  alias, 1 drivers
S_0000017c435b4dd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b4150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9d9b0 .functor XOR 1, L_0000017c43d9ed60, L_0000017c43cd8aa0, C4<0>, C4<0>;
L_0000017c43d9d860 .functor AND 1, L_0000017c43d9ed60, L_0000017c43cd8aa0, C4<1>, C4<1>;
v0000017c435d9890_0 .net "S", 0 0, L_0000017c43d9d9b0;  alias, 1 drivers
v0000017c435d9930_0 .net "a", 0 0, L_0000017c43d9ed60;  alias, 1 drivers
v0000017c435d91b0_0 .net "b", 0 0, L_0000017c43cd8aa0;  alias, 1 drivers
v0000017c435da290_0 .net "c", 0 0, L_0000017c43d9d860;  alias, 1 drivers
S_0000017c435b2850 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c435ec2b0_0 .net "F1", 4 0, L_0000017c43cde4a0;  1 drivers
v0000017c435eb310_0 .net "F2", 4 0, L_0000017c43cde5e0;  1 drivers
o0000017c4355fe98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c435eb770_0 .net "F3", 4 0, o0000017c4355fe98;  0 drivers
v0000017c435eb950_0 .net "X", 2 0, L_0000017c43cd5940;  alias, 1 drivers
v0000017c435ec350_0 .net "Xl", 0 0, L_0000017c43cdcec0;  1 drivers
o0000017c435602b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c435ecad0_0 .net "Xm", 0 0, o0000017c435602b8;  0 drivers
v0000017c435eb6d0_0 .net "Xm1", 0 0, L_0000017c43da05e0;  1 drivers
v0000017c435eb590_0 .net "Xms", 2 0, L_0000017c43cdad00;  1 drivers
v0000017c435ecc10_0 .net "Xr", 0 0, L_0000017c43cdc9c0;  1 drivers
v0000017c435eca30_0 .net "Y", 2 0, L_0000017c43cd72e0;  alias, 1 drivers
v0000017c435eba90_0 .net "Yl", 0 0, L_0000017c43cdb980;  1 drivers
o0000017c435602e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c435ebe50_0 .net "Ym", 0 0, o0000017c435602e8;  0 drivers
v0000017c435ec3f0_0 .net "Ym1", 0 0, L_0000017c43d9f070;  1 drivers
v0000017c435ec5d0_0 .net "Yr", 0 0, L_0000017c43cdcba0;  1 drivers
v0000017c435eaa50_0 .net "Z", 4 0, L_0000017c43cde9a0;  alias, 1 drivers
v0000017c435eb270_0 .net "Z1", 2 0, L_0000017c43cdd0a0;  1 drivers
v0000017c435eb130_0 .net "Z2", 2 0, L_0000017c43cdc560;  1 drivers
v0000017c435ebef0_0 .net "Z3", 2 0, L_0000017c43cdcce0;  1 drivers
v0000017c435eccb0_0 .net "ZF", 4 0, L_0000017c43cdd8c0;  1 drivers
v0000017c435eb4f0_0 .net "bin", 0 0, L_0000017c43cdec20;  1 drivers
v0000017c435ea5f0_0 .net "cout1", 0 0, L_0000017c43cdc100;  1 drivers
v0000017c435eaaf0_0 .net "cout2", 0 0, L_0000017c43cdcf60;  1 drivers
v0000017c435ec7b0_0 .net "cout3", 0 0, L_0000017c43cdae40;  1 drivers
v0000017c435eacd0_0 .net "cout4", 0 0, L_0000017c43cdeea0;  1 drivers
v0000017c435eb810_0 .net "cout5", 0 0, L_0000017c43cdea40;  1 drivers
v0000017c435ec8f0_0 .net "sub_ans", 2 0, L_0000017c43cdf440;  1 drivers
L_0000017c43cdc9c0 .part L_0000017c43cd5940, 1, 1;
L_0000017c43cdcec0 .part L_0000017c43cd5940, 0, 1;
L_0000017c43cdcba0 .part L_0000017c43cd72e0, 1, 1;
L_0000017c43cdb980 .part L_0000017c43cd72e0, 0, 1;
S_0000017c435b5280 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242980 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cefda8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d9f8c0 .functor BUFZ 1, L_0000017c43cefda8, C4<0>, C4<0>, C4<0>;
v0000017c435dc950_0 .net "S", 0 0, L_0000017c43da05e0;  alias, 1 drivers
v0000017c435dcc70_0 .net *"_ivl_7", 0 0, L_0000017c43d9f8c0;  1 drivers
v0000017c435dd7b0_0 .net "a", 0 0, L_0000017c43cdc9c0;  alias, 1 drivers
v0000017c435dd530_0 .net "b", 0 0, L_0000017c43cdcec0;  alias, 1 drivers
v0000017c435dbf50_0 .net "b1", 0 0, L_0000017c43da0880;  1 drivers
v0000017c435db550_0 .net "c", 0 0, L_0000017c43cdc100;  alias, 1 drivers
v0000017c435db5f0_0 .net "cin", 0 0, L_0000017c43cefda8;  1 drivers
v0000017c435dc090_0 .net "co", 1 0, L_0000017c43cdc060;  1 drivers
L_0000017c43cdbfc0 .part L_0000017c43cdc060, 0, 1;
L_0000017c43cdc060 .concat8 [ 1 1 0 0], L_0000017c43d9f8c0, L_0000017c43d9f150;
L_0000017c43cdc100 .part L_0000017c43cdc060, 1, 1;
S_0000017c435b5f00 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435b5280;
 .timescale 0 0;
P_0000017c432429c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da0880 .functor XOR 1, L_0000017c43cefda8, L_0000017c43cdcec0, C4<0>, C4<0>;
S_0000017c435b1ef0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b5f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9f150 .functor OR 1, L_0000017c43da0500, L_0000017c43da09d0, C4<0>, C4<0>;
v0000017c435dd490_0 .net "S", 0 0, L_0000017c43da05e0;  alias, 1 drivers
v0000017c435dd210_0 .net "a", 0 0, L_0000017c43cdc9c0;  alias, 1 drivers
v0000017c435dca90_0 .net "b", 0 0, L_0000017c43da0880;  alias, 1 drivers
v0000017c435dbff0_0 .net "c", 0 0, L_0000017c43d9f150;  1 drivers
v0000017c435ddc10_0 .net "carry_1", 0 0, L_0000017c43da0500;  1 drivers
v0000017c435dbe10_0 .net "carry_2", 0 0, L_0000017c43da09d0;  1 drivers
v0000017c435dcbd0_0 .net "cin", 0 0, L_0000017c43cdbfc0;  1 drivers
v0000017c435dd5d0_0 .net "sum_1", 0 0, L_0000017c43d9f540;  1 drivers
S_0000017c435b55a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b1ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9f540 .functor XOR 1, L_0000017c43cdc9c0, L_0000017c43da0880, C4<0>, C4<0>;
L_0000017c43da0500 .functor AND 1, L_0000017c43cdc9c0, L_0000017c43da0880, C4<1>, C4<1>;
v0000017c435dcef0_0 .net "S", 0 0, L_0000017c43d9f540;  alias, 1 drivers
v0000017c435dc130_0 .net "a", 0 0, L_0000017c43cdc9c0;  alias, 1 drivers
v0000017c435ddad0_0 .net "b", 0 0, L_0000017c43da0880;  alias, 1 drivers
v0000017c435dc4f0_0 .net "c", 0 0, L_0000017c43da0500;  alias, 1 drivers
S_0000017c435b5730 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b1ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da05e0 .functor XOR 1, L_0000017c43d9f540, L_0000017c43cdbfc0, C4<0>, C4<0>;
L_0000017c43da09d0 .functor AND 1, L_0000017c43d9f540, L_0000017c43cdbfc0, C4<1>, C4<1>;
v0000017c435dd990_0 .net "S", 0 0, L_0000017c43da05e0;  alias, 1 drivers
v0000017c435dbd70_0 .net "a", 0 0, L_0000017c43d9f540;  alias, 1 drivers
v0000017c435dd3f0_0 .net "b", 0 0, L_0000017c43cdbfc0;  alias, 1 drivers
v0000017c435dcb30_0 .net "c", 0 0, L_0000017c43da09d0;  alias, 1 drivers
S_0000017c435affb0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242e80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cefdf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43d9eeb0 .functor BUFZ 1, L_0000017c43cefdf0, C4<0>, C4<0>, C4<0>;
v0000017c435dc770_0 .net "S", 0 0, L_0000017c43d9f070;  alias, 1 drivers
v0000017c435db870_0 .net *"_ivl_7", 0 0, L_0000017c43d9eeb0;  1 drivers
v0000017c435dcdb0_0 .net "a", 0 0, L_0000017c43cdcba0;  alias, 1 drivers
v0000017c435dd170_0 .net "b", 0 0, L_0000017c43cdb980;  alias, 1 drivers
v0000017c435dd2b0_0 .net "b1", 0 0, L_0000017c43d9f9a0;  1 drivers
v0000017c435dba50_0 .net "c", 0 0, L_0000017c43cdcf60;  alias, 1 drivers
v0000017c435dd710_0 .net "cin", 0 0, L_0000017c43cefdf0;  1 drivers
v0000017c435dd8f0_0 .net "co", 1 0, L_0000017c43cdd000;  1 drivers
L_0000017c43cdc4c0 .part L_0000017c43cdd000, 0, 1;
L_0000017c43cdd000 .concat8 [ 1 1 0 0], L_0000017c43d9eeb0, L_0000017c43d9f460;
L_0000017c43cdcf60 .part L_0000017c43cdd000, 1, 1;
S_0000017c435b3020 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435affb0;
 .timescale 0 0;
P_0000017c43242540 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d9f9a0 .functor XOR 1, L_0000017c43cefdf0, L_0000017c43cdb980, C4<0>, C4<0>;
S_0000017c435b4790 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b3020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9f460 .functor OR 1, L_0000017c43d9fe70, L_0000017c43d9fc40, C4<0>, C4<0>;
v0000017c435dc450_0 .net "S", 0 0, L_0000017c43d9f070;  alias, 1 drivers
v0000017c435dc630_0 .net "a", 0 0, L_0000017c43cdcba0;  alias, 1 drivers
v0000017c435ddcb0_0 .net "b", 0 0, L_0000017c43d9f9a0;  alias, 1 drivers
v0000017c435db7d0_0 .net "c", 0 0, L_0000017c43d9f460;  1 drivers
v0000017c435dd850_0 .net "carry_1", 0 0, L_0000017c43d9fe70;  1 drivers
v0000017c435dc590_0 .net "carry_2", 0 0, L_0000017c43d9fc40;  1 drivers
v0000017c435dcd10_0 .net "cin", 0 0, L_0000017c43cdc4c0;  1 drivers
v0000017c435dcf90_0 .net "sum_1", 0 0, L_0000017c43d9f230;  1 drivers
S_0000017c435b3980 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9f230 .functor XOR 1, L_0000017c43cdcba0, L_0000017c43d9f9a0, C4<0>, C4<0>;
L_0000017c43d9fe70 .functor AND 1, L_0000017c43cdcba0, L_0000017c43d9f9a0, C4<1>, C4<1>;
v0000017c435db730_0 .net "S", 0 0, L_0000017c43d9f230;  alias, 1 drivers
v0000017c435dd030_0 .net "a", 0 0, L_0000017c43cdcba0;  alias, 1 drivers
v0000017c435db910_0 .net "b", 0 0, L_0000017c43d9f9a0;  alias, 1 drivers
v0000017c435dc1d0_0 .net "c", 0 0, L_0000017c43d9fe70;  alias, 1 drivers
S_0000017c435b10e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9f070 .functor XOR 1, L_0000017c43d9f230, L_0000017c43cdc4c0, C4<0>, C4<0>;
L_0000017c43d9fc40 .functor AND 1, L_0000017c43d9f230, L_0000017c43cdc4c0, C4<1>, C4<1>;
v0000017c435dc310_0 .net "S", 0 0, L_0000017c43d9f070;  alias, 1 drivers
v0000017c435dd0d0_0 .net "a", 0 0, L_0000017c43d9f230;  alias, 1 drivers
v0000017c435dd670_0 .net "b", 0 0, L_0000017c43cdc4c0;  alias, 1 drivers
v0000017c435dc3b0_0 .net "c", 0 0, L_0000017c43d9fc40;  alias, 1 drivers
S_0000017c435b2b70 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243080 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43ceffe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da0340 .functor BUFZ 1, L_0000017c43ceffe8, C4<0>, C4<0>, C4<0>;
v0000017c435e00f0_0 .net "S", 2 0, L_0000017c43cdad00;  alias, 1 drivers
v0000017c435e0190_0 .net *"_ivl_0", 0 0, L_0000017c43d9f2a0;  1 drivers
v0000017c435de750_0 .net *"_ivl_10", 0 0, L_0000017c43d9f690;  1 drivers
v0000017c435e0230_0 .net *"_ivl_20", 0 0, L_0000017c43d9fee0;  1 drivers
v0000017c435de9d0_0 .net *"_ivl_36", 0 0, L_0000017c43da0340;  1 drivers
v0000017c435e0370_0 .net "a", 2 0, L_0000017c43cdd0a0;  alias, 1 drivers
v0000017c435e04b0_0 .net "b", 2 0, L_0000017c43cdc560;  alias, 1 drivers
v0000017c435ddf30_0 .net "b1", 2 0, L_0000017c43cdb200;  1 drivers
v0000017c435df010_0 .net "c", 0 0, L_0000017c43cdae40;  alias, 1 drivers
v0000017c435dea70_0 .net "cin", 0 0, L_0000017c43ceffe8;  1 drivers
v0000017c435de070_0 .net "co", 3 0, L_0000017c43cdca60;  1 drivers
L_0000017c43cdc740 .part L_0000017c43cdc560, 0, 1;
L_0000017c43cda9e0 .part L_0000017c43cdd0a0, 0, 1;
L_0000017c43cdabc0 .part L_0000017c43cdb200, 0, 1;
L_0000017c43cdb840 .part L_0000017c43cdca60, 0, 1;
L_0000017c43cdac60 .part L_0000017c43cdc560, 1, 1;
L_0000017c43cdc7e0 .part L_0000017c43cdd0a0, 1, 1;
L_0000017c43cdb7a0 .part L_0000017c43cdb200, 1, 1;
L_0000017c43cdc880 .part L_0000017c43cdca60, 1, 1;
L_0000017c43cdb200 .concat8 [ 1 1 1 0], L_0000017c43d9f2a0, L_0000017c43d9f690, L_0000017c43d9fee0;
L_0000017c43cdaee0 .part L_0000017c43cdc560, 2, 1;
L_0000017c43cdc920 .part L_0000017c43cdd0a0, 2, 1;
L_0000017c43cdba20 .part L_0000017c43cdb200, 2, 1;
L_0000017c43cdb8e0 .part L_0000017c43cdca60, 2, 1;
L_0000017c43cdad00 .concat8 [ 1 1 1 0], L_0000017c43d9fa80, L_0000017c43d9fbd0, L_0000017c43da01f0;
L_0000017c43cdca60 .concat8 [ 1 1 1 1], L_0000017c43da0340, L_0000017c43d9faf0, L_0000017c43d9fe00, L_0000017c43da02d0;
L_0000017c43cdae40 .part L_0000017c43cdca60, 3, 1;
S_0000017c435b34d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435b2b70;
 .timescale 0 0;
P_0000017c43242d40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43d9f2a0 .functor XOR 1, L_0000017c43ceffe8, L_0000017c43cdc740, C4<0>, C4<0>;
v0000017c435df650_0 .net *"_ivl_1", 0 0, L_0000017c43cdc740;  1 drivers
S_0000017c435b1270 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b34d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9faf0 .functor OR 1, L_0000017c43d9f310, L_0000017c43d9f620, C4<0>, C4<0>;
v0000017c435df8d0_0 .net "S", 0 0, L_0000017c43d9fa80;  1 drivers
v0000017c435def70_0 .net "a", 0 0, L_0000017c43cda9e0;  1 drivers
v0000017c435df150_0 .net "b", 0 0, L_0000017c43cdabc0;  1 drivers
v0000017c435df970_0 .net "c", 0 0, L_0000017c43d9faf0;  1 drivers
v0000017c435dff10_0 .net "carry_1", 0 0, L_0000017c43d9f310;  1 drivers
v0000017c435deed0_0 .net "carry_2", 0 0, L_0000017c43d9f620;  1 drivers
v0000017c435de430_0 .net "cin", 0 0, L_0000017c43cdb840;  1 drivers
v0000017c435e02d0_0 .net "sum_1", 0 0, L_0000017c43d9f5b0;  1 drivers
S_0000017c435b42e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9f5b0 .functor XOR 1, L_0000017c43cda9e0, L_0000017c43cdabc0, C4<0>, C4<0>;
L_0000017c43d9f310 .functor AND 1, L_0000017c43cda9e0, L_0000017c43cdabc0, C4<1>, C4<1>;
v0000017c435dec50_0 .net "S", 0 0, L_0000017c43d9f5b0;  alias, 1 drivers
v0000017c435de1b0_0 .net "a", 0 0, L_0000017c43cda9e0;  alias, 1 drivers
v0000017c435df330_0 .net "b", 0 0, L_0000017c43cdabc0;  alias, 1 drivers
v0000017c435debb0_0 .net "c", 0 0, L_0000017c43d9f310;  alias, 1 drivers
S_0000017c435b5a50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9fa80 .functor XOR 1, L_0000017c43d9f5b0, L_0000017c43cdb840, C4<0>, C4<0>;
L_0000017c43d9f620 .functor AND 1, L_0000017c43d9f5b0, L_0000017c43cdb840, C4<1>, C4<1>;
v0000017c435ddd50_0 .net "S", 0 0, L_0000017c43d9fa80;  alias, 1 drivers
v0000017c435de390_0 .net "a", 0 0, L_0000017c43d9f5b0;  alias, 1 drivers
v0000017c435dee30_0 .net "b", 0 0, L_0000017c43cdb840;  alias, 1 drivers
v0000017c435de890_0 .net "c", 0 0, L_0000017c43d9f620;  alias, 1 drivers
S_0000017c435b5d70 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435b2b70;
 .timescale 0 0;
P_0000017c43242a00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43d9f690 .functor XOR 1, L_0000017c43ceffe8, L_0000017c43cdac60, C4<0>, C4<0>;
v0000017c435de7f0_0 .net *"_ivl_1", 0 0, L_0000017c43cdac60;  1 drivers
S_0000017c435afc90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43d9fe00 .functor OR 1, L_0000017c43d9fb60, L_0000017c43d9fd20, C4<0>, C4<0>;
v0000017c435dfab0_0 .net "S", 0 0, L_0000017c43d9fbd0;  1 drivers
v0000017c435de2f0_0 .net "a", 0 0, L_0000017c43cdc7e0;  1 drivers
v0000017c435df0b0_0 .net "b", 0 0, L_0000017c43cdb7a0;  1 drivers
v0000017c435df1f0_0 .net "c", 0 0, L_0000017c43d9fe00;  1 drivers
v0000017c435dfb50_0 .net "carry_1", 0 0, L_0000017c43d9fb60;  1 drivers
v0000017c435df470_0 .net "carry_2", 0 0, L_0000017c43d9fd20;  1 drivers
v0000017c435df510_0 .net "cin", 0 0, L_0000017c43cdc880;  1 drivers
v0000017c435df5b0_0 .net "sum_1", 0 0, L_0000017c43d9fcb0;  1 drivers
S_0000017c435afe20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435afc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9fcb0 .functor XOR 1, L_0000017c43cdc7e0, L_0000017c43cdb7a0, C4<0>, C4<0>;
L_0000017c43d9fb60 .functor AND 1, L_0000017c43cdc7e0, L_0000017c43cdb7a0, C4<1>, C4<1>;
v0000017c435e0410_0 .net "S", 0 0, L_0000017c43d9fcb0;  alias, 1 drivers
v0000017c435df830_0 .net "a", 0 0, L_0000017c43cdc7e0;  alias, 1 drivers
v0000017c435de4d0_0 .net "b", 0 0, L_0000017c43cdb7a0;  alias, 1 drivers
v0000017c435de930_0 .net "c", 0 0, L_0000017c43d9fb60;  alias, 1 drivers
S_0000017c435b0140 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435afc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9fbd0 .functor XOR 1, L_0000017c43d9fcb0, L_0000017c43cdc880, C4<0>, C4<0>;
L_0000017c43d9fd20 .functor AND 1, L_0000017c43d9fcb0, L_0000017c43cdc880, C4<1>, C4<1>;
v0000017c435df290_0 .net "S", 0 0, L_0000017c43d9fbd0;  alias, 1 drivers
v0000017c435decf0_0 .net "a", 0 0, L_0000017c43d9fcb0;  alias, 1 drivers
v0000017c435dfa10_0 .net "b", 0 0, L_0000017c43cdc880;  alias, 1 drivers
v0000017c435df3d0_0 .net "c", 0 0, L_0000017c43d9fd20;  alias, 1 drivers
S_0000017c435b4470 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435b2b70;
 .timescale 0 0;
P_0000017c43242b80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43d9fee0 .functor XOR 1, L_0000017c43ceffe8, L_0000017c43cdaee0, C4<0>, C4<0>;
v0000017c435e0050_0 .net *"_ivl_1", 0 0, L_0000017c43cdaee0;  1 drivers
S_0000017c435b4600 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b4470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da02d0 .functor OR 1, L_0000017c43da0180, L_0000017c43da0260, C4<0>, C4<0>;
v0000017c435dfbf0_0 .net "S", 0 0, L_0000017c43da01f0;  1 drivers
v0000017c435de6b0_0 .net "a", 0 0, L_0000017c43cdc920;  1 drivers
v0000017c435dfc90_0 .net "b", 0 0, L_0000017c43cdba20;  1 drivers
v0000017c435de570_0 .net "c", 0 0, L_0000017c43da02d0;  1 drivers
v0000017c435dfd30_0 .net "carry_1", 0 0, L_0000017c43da0180;  1 drivers
v0000017c435de610_0 .net "carry_2", 0 0, L_0000017c43da0260;  1 drivers
v0000017c435dfe70_0 .net "cin", 0 0, L_0000017c43cdb8e0;  1 drivers
v0000017c435dffb0_0 .net "sum_1", 0 0, L_0000017c43d9ffc0;  1 drivers
S_0000017c435b2080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43d9ffc0 .functor XOR 1, L_0000017c43cdc920, L_0000017c43cdba20, C4<0>, C4<0>;
L_0000017c43da0180 .functor AND 1, L_0000017c43cdc920, L_0000017c43cdba20, C4<1>, C4<1>;
v0000017c435df6f0_0 .net "S", 0 0, L_0000017c43d9ffc0;  alias, 1 drivers
v0000017c435dde90_0 .net "a", 0 0, L_0000017c43cdc920;  alias, 1 drivers
v0000017c435dfdd0_0 .net "b", 0 0, L_0000017c43cdba20;  alias, 1 drivers
v0000017c435deb10_0 .net "c", 0 0, L_0000017c43da0180;  alias, 1 drivers
S_0000017c435b2210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da01f0 .functor XOR 1, L_0000017c43d9ffc0, L_0000017c43cdb8e0, C4<0>, C4<0>;
L_0000017c43da0260 .functor AND 1, L_0000017c43d9ffc0, L_0000017c43cdb8e0, C4<1>, C4<1>;
v0000017c435ded90_0 .net "S", 0 0, L_0000017c43da01f0;  alias, 1 drivers
v0000017c435dddf0_0 .net "a", 0 0, L_0000017c43d9ffc0;  alias, 1 drivers
v0000017c435df790_0 .net "b", 0 0, L_0000017c43cdb8e0;  alias, 1 drivers
v0000017c435ddfd0_0 .net "c", 0 0, L_0000017c43da0260;  alias, 1 drivers
S_0000017c435b02d0 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243340 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf0198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da25d0 .functor BUFZ 1, L_0000017c43cf0198, C4<0>, C4<0>, C4<0>;
v0000017c435e4fb0_0 .net "S", 4 0, L_0000017c43cdd8c0;  alias, 1 drivers
v0000017c435e43d0_0 .net *"_ivl_0", 0 0, L_0000017c43da2100;  1 drivers
v0000017c435e5050_0 .net *"_ivl_10", 0 0, L_0000017c43da14c0;  1 drivers
v0000017c435e54b0_0 .net *"_ivl_20", 0 0, L_0000017c43da0d50;  1 drivers
v0000017c435e3610_0 .net *"_ivl_30", 0 0, L_0000017c43da16f0;  1 drivers
v0000017c435e52d0_0 .net *"_ivl_40", 0 0, L_0000017c43da1140;  1 drivers
v0000017c435e3cf0_0 .net *"_ivl_56", 0 0, L_0000017c43da25d0;  1 drivers
v0000017c435e3110_0 .net "a", 4 0, L_0000017c43cde4a0;  alias, 1 drivers
v0000017c435e39d0_0 .net "b", 4 0, L_0000017c43cde5e0;  alias, 1 drivers
v0000017c435e36b0_0 .net "b1", 4 0, L_0000017c43cddc80;  1 drivers
v0000017c435e5370_0 .net "c", 0 0, L_0000017c43cdeea0;  alias, 1 drivers
v0000017c435e3750_0 .net "cin", 0 0, L_0000017c43cf0198;  1 drivers
v0000017c435e31b0_0 .net "co", 5 0, L_0000017c43cde360;  1 drivers
L_0000017c43cdf4e0 .part L_0000017c43cde5e0, 0, 1;
L_0000017c43cde860 .part L_0000017c43cde4a0, 0, 1;
L_0000017c43cddd20 .part L_0000017c43cddc80, 0, 1;
L_0000017c43cddf00 .part L_0000017c43cde360, 0, 1;
L_0000017c43cdd280 .part L_0000017c43cde5e0, 1, 1;
L_0000017c43cdf760 .part L_0000017c43cde4a0, 1, 1;
L_0000017c43cde0e0 .part L_0000017c43cddc80, 1, 1;
L_0000017c43cdf6c0 .part L_0000017c43cde360, 1, 1;
L_0000017c43cddbe0 .part L_0000017c43cde5e0, 2, 1;
L_0000017c43cdf8a0 .part L_0000017c43cde4a0, 2, 1;
L_0000017c43cde040 .part L_0000017c43cddc80, 2, 1;
L_0000017c43cdecc0 .part L_0000017c43cde360, 2, 1;
L_0000017c43cdd320 .part L_0000017c43cde5e0, 3, 1;
L_0000017c43cded60 .part L_0000017c43cde4a0, 3, 1;
L_0000017c43cde900 .part L_0000017c43cddc80, 3, 1;
L_0000017c43cde180 .part L_0000017c43cde360, 3, 1;
LS_0000017c43cddc80_0_0 .concat8 [ 1 1 1 1], L_0000017c43da2100, L_0000017c43da14c0, L_0000017c43da0d50, L_0000017c43da16f0;
LS_0000017c43cddc80_0_4 .concat8 [ 1 0 0 0], L_0000017c43da1140;
L_0000017c43cddc80 .concat8 [ 4 1 0 0], LS_0000017c43cddc80_0_0, LS_0000017c43cddc80_0_4;
L_0000017c43cdee00 .part L_0000017c43cde5e0, 4, 1;
L_0000017c43cdd3c0 .part L_0000017c43cde4a0, 4, 1;
L_0000017c43cdd960 .part L_0000017c43cddc80, 4, 1;
L_0000017c43cde220 .part L_0000017c43cde360, 4, 1;
LS_0000017c43cdd8c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da0b20, L_0000017c43da2020, L_0000017c43da1610, L_0000017c43da0ea0;
LS_0000017c43cdd8c0_0_4 .concat8 [ 1 0 0 0], L_0000017c43da22c0;
L_0000017c43cdd8c0 .concat8 [ 4 1 0 0], LS_0000017c43cdd8c0_0_0, LS_0000017c43cdd8c0_0_4;
LS_0000017c43cde360_0_0 .concat8 [ 1 1 1 1], L_0000017c43da25d0, L_0000017c43da17d0, L_0000017c43da1530, L_0000017c43da2560;
LS_0000017c43cde360_0_4 .concat8 [ 1 1 0 0], L_0000017c43da2250, L_0000017c43da0b90;
L_0000017c43cde360 .concat8 [ 4 2 0 0], LS_0000017c43cde360_0_0, LS_0000017c43cde360_0_4;
L_0000017c43cdeea0 .part L_0000017c43cde360, 5, 1;
S_0000017c435b0460 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435b02d0;
 .timescale 0 0;
P_0000017c43242a40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da2100 .functor XOR 1, L_0000017c43cf0198, L_0000017c43cdf4e0, C4<0>, C4<0>;
v0000017c435e0d70_0 .net *"_ivl_1", 0 0, L_0000017c43cdf4e0;  1 drivers
S_0000017c435b0c30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da17d0 .functor OR 1, L_0000017c43da2480, L_0000017c43da1f40, C4<0>, C4<0>;
v0000017c435e1770_0 .net "S", 0 0, L_0000017c43da0b20;  1 drivers
v0000017c435e1810_0 .net "a", 0 0, L_0000017c43cde860;  1 drivers
v0000017c435e1f90_0 .net "b", 0 0, L_0000017c43cddd20;  1 drivers
v0000017c435e18b0_0 .net "c", 0 0, L_0000017c43da17d0;  1 drivers
v0000017c435e2850_0 .net "carry_1", 0 0, L_0000017c43da2480;  1 drivers
v0000017c435e14f0_0 .net "carry_2", 0 0, L_0000017c43da1f40;  1 drivers
v0000017c435e1590_0 .net "cin", 0 0, L_0000017c43cddf00;  1 drivers
v0000017c435e0c30_0 .net "sum_1", 0 0, L_0000017c43da2410;  1 drivers
S_0000017c435b0dc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da2410 .functor XOR 1, L_0000017c43cde860, L_0000017c43cddd20, C4<0>, C4<0>;
L_0000017c43da2480 .functor AND 1, L_0000017c43cde860, L_0000017c43cddd20, C4<1>, C4<1>;
v0000017c435de110_0 .net "S", 0 0, L_0000017c43da2410;  alias, 1 drivers
v0000017c435de250_0 .net "a", 0 0, L_0000017c43cde860;  alias, 1 drivers
v0000017c435e27b0_0 .net "b", 0 0, L_0000017c43cddd20;  alias, 1 drivers
v0000017c435e1950_0 .net "c", 0 0, L_0000017c43da2480;  alias, 1 drivers
S_0000017c435b1590 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0b20 .functor XOR 1, L_0000017c43da2410, L_0000017c43cddf00, C4<0>, C4<0>;
L_0000017c43da1f40 .functor AND 1, L_0000017c43da2410, L_0000017c43cddf00, C4<1>, C4<1>;
v0000017c435e0cd0_0 .net "S", 0 0, L_0000017c43da0b20;  alias, 1 drivers
v0000017c435e1db0_0 .net "a", 0 0, L_0000017c43da2410;  alias, 1 drivers
v0000017c435e05f0_0 .net "b", 0 0, L_0000017c43cddf00;  alias, 1 drivers
v0000017c435e19f0_0 .net "c", 0 0, L_0000017c43da1f40;  alias, 1 drivers
S_0000017c435b1720 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435b02d0;
 .timescale 0 0;
P_0000017c432430c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da14c0 .functor XOR 1, L_0000017c43cf0198, L_0000017c43cdd280, C4<0>, C4<0>;
v0000017c435e07d0_0 .net *"_ivl_1", 0 0, L_0000017c43cdd280;  1 drivers
S_0000017c435b18b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b1720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da1530 .functor OR 1, L_0000017c43da2170, L_0000017c43da21e0, C4<0>, C4<0>;
v0000017c435e2a30_0 .net "S", 0 0, L_0000017c43da2020;  1 drivers
v0000017c435e0a50_0 .net "a", 0 0, L_0000017c43cdf760;  1 drivers
v0000017c435e20d0_0 .net "b", 0 0, L_0000017c43cde0e0;  1 drivers
v0000017c435e0e10_0 .net "c", 0 0, L_0000017c43da1530;  1 drivers
v0000017c435e1630_0 .net "carry_1", 0 0, L_0000017c43da2170;  1 drivers
v0000017c435e1090_0 .net "carry_2", 0 0, L_0000017c43da21e0;  1 drivers
v0000017c435e0eb0_0 .net "cin", 0 0, L_0000017c43cdf6c0;  1 drivers
v0000017c435e0690_0 .net "sum_1", 0 0, L_0000017c43da0e30;  1 drivers
S_0000017c435b2530 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b18b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0e30 .functor XOR 1, L_0000017c43cdf760, L_0000017c43cde0e0, C4<0>, C4<0>;
L_0000017c43da2170 .functor AND 1, L_0000017c43cdf760, L_0000017c43cde0e0, C4<1>, C4<1>;
v0000017c435e0910_0 .net "S", 0 0, L_0000017c43da0e30;  alias, 1 drivers
v0000017c435e2710_0 .net "a", 0 0, L_0000017c43cdf760;  alias, 1 drivers
v0000017c435e0b90_0 .net "b", 0 0, L_0000017c43cde0e0;  alias, 1 drivers
v0000017c435e0af0_0 .net "c", 0 0, L_0000017c43da2170;  alias, 1 drivers
S_0000017c435b9f10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b18b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da2020 .functor XOR 1, L_0000017c43da0e30, L_0000017c43cdf6c0, C4<0>, C4<0>;
L_0000017c43da21e0 .functor AND 1, L_0000017c43da0e30, L_0000017c43cdf6c0, C4<1>, C4<1>;
v0000017c435e09b0_0 .net "S", 0 0, L_0000017c43da2020;  alias, 1 drivers
v0000017c435e11d0_0 .net "a", 0 0, L_0000017c43da0e30;  alias, 1 drivers
v0000017c435e0550_0 .net "b", 0 0, L_0000017c43cdf6c0;  alias, 1 drivers
v0000017c435e1e50_0 .net "c", 0 0, L_0000017c43da21e0;  alias, 1 drivers
S_0000017c435ba550 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435b02d0;
 .timescale 0 0;
P_0000017c43243100 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da0d50 .functor XOR 1, L_0000017c43cf0198, L_0000017c43cddbe0, C4<0>, C4<0>;
v0000017c435e2ad0_0 .net *"_ivl_1", 0 0, L_0000017c43cddbe0;  1 drivers
S_0000017c435bb360 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ba550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da2560 .functor OR 1, L_0000017c43da1fb0, L_0000017c43da0ab0, C4<0>, C4<0>;
v0000017c435e2b70_0 .net "S", 0 0, L_0000017c43da1610;  1 drivers
v0000017c435e13b0_0 .net "a", 0 0, L_0000017c43cdf8a0;  1 drivers
v0000017c435e0730_0 .net "b", 0 0, L_0000017c43cde040;  1 drivers
v0000017c435e1ef0_0 .net "c", 0 0, L_0000017c43da2560;  1 drivers
v0000017c435e2170_0 .net "carry_1", 0 0, L_0000017c43da1fb0;  1 drivers
v0000017c435e1b30_0 .net "carry_2", 0 0, L_0000017c43da0ab0;  1 drivers
v0000017c435e1c70_0 .net "cin", 0 0, L_0000017c43cdecc0;  1 drivers
v0000017c435e2990_0 .net "sum_1", 0 0, L_0000017c43da2330;  1 drivers
S_0000017c435baeb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435bb360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da2330 .functor XOR 1, L_0000017c43cdf8a0, L_0000017c43cde040, C4<0>, C4<0>;
L_0000017c43da1fb0 .functor AND 1, L_0000017c43cdf8a0, L_0000017c43cde040, C4<1>, C4<1>;
v0000017c435e0f50_0 .net "S", 0 0, L_0000017c43da2330;  alias, 1 drivers
v0000017c435e28f0_0 .net "a", 0 0, L_0000017c43cdf8a0;  alias, 1 drivers
v0000017c435e1a90_0 .net "b", 0 0, L_0000017c43cde040;  alias, 1 drivers
v0000017c435e0ff0_0 .net "c", 0 0, L_0000017c43da1fb0;  alias, 1 drivers
S_0000017c435bbe50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435bb360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1610 .functor XOR 1, L_0000017c43da2330, L_0000017c43cdecc0, C4<0>, C4<0>;
L_0000017c43da0ab0 .functor AND 1, L_0000017c43da2330, L_0000017c43cdecc0, C4<1>, C4<1>;
v0000017c435e2c10_0 .net "S", 0 0, L_0000017c43da1610;  alias, 1 drivers
v0000017c435e2030_0 .net "a", 0 0, L_0000017c43da2330;  alias, 1 drivers
v0000017c435e1130_0 .net "b", 0 0, L_0000017c43cdecc0;  alias, 1 drivers
v0000017c435e1270_0 .net "c", 0 0, L_0000017c43da0ab0;  alias, 1 drivers
S_0000017c435b9100 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c435b02d0;
 .timescale 0 0;
P_0000017c43242c80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43da16f0 .functor XOR 1, L_0000017c43cf0198, L_0000017c43cdd320, C4<0>, C4<0>;
v0000017c435e4e70_0 .net *"_ivl_1", 0 0, L_0000017c43cdd320;  1 drivers
S_0000017c435b9a60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da2250 .functor OR 1, L_0000017c43da1bc0, L_0000017c43da1b50, C4<0>, C4<0>;
v0000017c435e23f0_0 .net "S", 0 0, L_0000017c43da0ea0;  1 drivers
v0000017c435e0870_0 .net "a", 0 0, L_0000017c43cded60;  1 drivers
v0000017c435e2490_0 .net "b", 0 0, L_0000017c43cde900;  1 drivers
v0000017c435e2cb0_0 .net "c", 0 0, L_0000017c43da2250;  1 drivers
v0000017c435e2530_0 .net "carry_1", 0 0, L_0000017c43da1bc0;  1 drivers
v0000017c435e25d0_0 .net "carry_2", 0 0, L_0000017c43da1b50;  1 drivers
v0000017c435e2670_0 .net "cin", 0 0, L_0000017c43cde180;  1 drivers
v0000017c435e2d50_0 .net "sum_1", 0 0, L_0000017c43da1370;  1 drivers
S_0000017c435b7670 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1370 .functor XOR 1, L_0000017c43cded60, L_0000017c43cde900, C4<0>, C4<0>;
L_0000017c43da1bc0 .functor AND 1, L_0000017c43cded60, L_0000017c43cde900, C4<1>, C4<1>;
v0000017c435e1310_0 .net "S", 0 0, L_0000017c43da1370;  alias, 1 drivers
v0000017c435e1450_0 .net "a", 0 0, L_0000017c43cded60;  alias, 1 drivers
v0000017c435e22b0_0 .net "b", 0 0, L_0000017c43cde900;  alias, 1 drivers
v0000017c435e2210_0 .net "c", 0 0, L_0000017c43da1bc0;  alias, 1 drivers
S_0000017c435b8c50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0ea0 .functor XOR 1, L_0000017c43da1370, L_0000017c43cde180, C4<0>, C4<0>;
L_0000017c43da1b50 .functor AND 1, L_0000017c43da1370, L_0000017c43cde180, C4<1>, C4<1>;
v0000017c435e1bd0_0 .net "S", 0 0, L_0000017c43da0ea0;  alias, 1 drivers
v0000017c435e1d10_0 .net "a", 0 0, L_0000017c43da1370;  alias, 1 drivers
v0000017c435e2350_0 .net "b", 0 0, L_0000017c43cde180;  alias, 1 drivers
v0000017c435e16d0_0 .net "c", 0 0, L_0000017c43da1b50;  alias, 1 drivers
S_0000017c435bc170 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c435b02d0;
 .timescale 0 0;
P_0000017c43242cc0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da1140 .functor XOR 1, L_0000017c43cf0198, L_0000017c43cdee00, C4<0>, C4<0>;
v0000017c435e3e30_0 .net *"_ivl_1", 0 0, L_0000017c43cdee00;  1 drivers
S_0000017c435b9d80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435bc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da0b90 .functor OR 1, L_0000017c43da1450, L_0000017c43da11b0, C4<0>, C4<0>;
v0000017c435e4bf0_0 .net "S", 0 0, L_0000017c43da22c0;  1 drivers
v0000017c435e3570_0 .net "a", 0 0, L_0000017c43cdd3c0;  1 drivers
v0000017c435e2e90_0 .net "b", 0 0, L_0000017c43cdd960;  1 drivers
v0000017c435e4f10_0 .net "c", 0 0, L_0000017c43da0b90;  1 drivers
v0000017c435e3ed0_0 .net "carry_1", 0 0, L_0000017c43da1450;  1 drivers
v0000017c435e3390_0 .net "carry_2", 0 0, L_0000017c43da11b0;  1 drivers
v0000017c435e4c90_0 .net "cin", 0 0, L_0000017c43cde220;  1 drivers
v0000017c435e4830_0 .net "sum_1", 0 0, L_0000017c43da1d10;  1 drivers
S_0000017c435b7b20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b9d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1d10 .functor XOR 1, L_0000017c43cdd3c0, L_0000017c43cdd960, C4<0>, C4<0>;
L_0000017c43da1450 .functor AND 1, L_0000017c43cdd3c0, L_0000017c43cdd960, C4<1>, C4<1>;
v0000017c435e4510_0 .net "S", 0 0, L_0000017c43da1d10;  alias, 1 drivers
v0000017c435e2df0_0 .net "a", 0 0, L_0000017c43cdd3c0;  alias, 1 drivers
v0000017c435e34d0_0 .net "b", 0 0, L_0000017c43cdd960;  alias, 1 drivers
v0000017c435e45b0_0 .net "c", 0 0, L_0000017c43da1450;  alias, 1 drivers
S_0000017c435b7cb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b9d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da22c0 .functor XOR 1, L_0000017c43da1d10, L_0000017c43cde220, C4<0>, C4<0>;
L_0000017c43da11b0 .functor AND 1, L_0000017c43da1d10, L_0000017c43cde220, C4<1>, C4<1>;
v0000017c435e4650_0 .net "S", 0 0, L_0000017c43da22c0;  alias, 1 drivers
v0000017c435e3430_0 .net "a", 0 0, L_0000017c43da1d10;  alias, 1 drivers
v0000017c435e4790_0 .net "b", 0 0, L_0000017c43cde220;  alias, 1 drivers
v0000017c435e46f0_0 .net "c", 0 0, L_0000017c43da11b0;  alias, 1 drivers
S_0000017c435ba6e0 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242d00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf01e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da32f0 .functor BUFZ 1, L_0000017c43cf01e0, C4<0>, C4<0>, C4<0>;
v0000017c435e7b70_0 .net "S", 4 0, L_0000017c43cde9a0;  alias, 1 drivers
v0000017c435e7c10_0 .net *"_ivl_0", 0 0, L_0000017c43da0c70;  1 drivers
v0000017c435e5cd0_0 .net *"_ivl_10", 0 0, L_0000017c43da1760;  1 drivers
v0000017c435e7cb0_0 .net *"_ivl_20", 0 0, L_0000017c43da1ae0;  1 drivers
v0000017c435e5d70_0 .net *"_ivl_30", 0 0, L_0000017c43da2b10;  1 drivers
v0000017c435e5870_0 .net *"_ivl_40", 0 0, L_0000017c43da2bf0;  1 drivers
v0000017c435e5a50_0 .net *"_ivl_56", 0 0, L_0000017c43da32f0;  1 drivers
v0000017c435e5af0_0 .net "a", 4 0, L_0000017c43cdd8c0;  alias, 1 drivers
v0000017c435e5b90_0 .net "b", 4 0, o0000017c4355fe98;  alias, 0 drivers
v0000017c435e5eb0_0 .net "b1", 4 0, L_0000017c43cdde60;  1 drivers
v0000017c435e5ff0_0 .net "c", 0 0, L_0000017c43cdea40;  alias, 1 drivers
v0000017c435e89d0_0 .net "cin", 0 0, L_0000017c43cf01e0;  1 drivers
v0000017c435e9bf0_0 .net "co", 5 0, L_0000017c43cdeae0;  1 drivers
L_0000017c43cdf1c0 .part o0000017c4355fe98, 0, 1;
L_0000017c43cdef40 .part L_0000017c43cdd8c0, 0, 1;
L_0000017c43cdd500 .part L_0000017c43cdde60, 0, 1;
L_0000017c43cddaa0 .part L_0000017c43cdeae0, 0, 1;
L_0000017c43cdddc0 .part o0000017c4355fe98, 1, 1;
L_0000017c43cdf580 .part L_0000017c43cdd8c0, 1, 1;
L_0000017c43cdda00 .part L_0000017c43cdde60, 1, 1;
L_0000017c43cdefe0 .part L_0000017c43cdeae0, 1, 1;
L_0000017c43cdd140 .part o0000017c4355fe98, 2, 1;
L_0000017c43cddfa0 .part L_0000017c43cdd8c0, 2, 1;
L_0000017c43cde540 .part L_0000017c43cdde60, 2, 1;
L_0000017c43cdd460 .part L_0000017c43cdeae0, 2, 1;
L_0000017c43cde400 .part o0000017c4355fe98, 3, 1;
L_0000017c43cdf620 .part L_0000017c43cdd8c0, 3, 1;
L_0000017c43cdd1e0 .part L_0000017c43cdde60, 3, 1;
L_0000017c43cdd5a0 .part L_0000017c43cdeae0, 3, 1;
LS_0000017c43cdde60_0_0 .concat8 [ 1 1 1 1], L_0000017c43da0c70, L_0000017c43da1760, L_0000017c43da1ae0, L_0000017c43da2b10;
LS_0000017c43cdde60_0_4 .concat8 [ 1 0 0 0], L_0000017c43da2bf0;
L_0000017c43cdde60 .concat8 [ 4 1 0 0], LS_0000017c43cdde60_0_0, LS_0000017c43cdde60_0_4;
L_0000017c43cdd640 .part o0000017c4355fe98, 4, 1;
L_0000017c43cde720 .part L_0000017c43cdd8c0, 4, 1;
L_0000017c43cde680 .part L_0000017c43cdde60, 4, 1;
L_0000017c43cde7c0 .part L_0000017c43cdeae0, 4, 1;
LS_0000017c43cde9a0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da1d80, L_0000017c43da1990, L_0000017c43da3130, L_0000017c43da3b40;
LS_0000017c43cde9a0_0_4 .concat8 [ 1 0 0 0], L_0000017c43da37c0;
L_0000017c43cde9a0 .concat8 [ 4 1 0 0], LS_0000017c43cde9a0_0_0, LS_0000017c43cde9a0_0_4;
LS_0000017c43cdeae0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da32f0, L_0000017c43da1300, L_0000017c43da1a70, L_0000017c43da2870;
LS_0000017c43cdeae0_0_4 .concat8 [ 1 1 0 0], L_0000017c43da3c20, L_0000017c43da3670;
L_0000017c43cdeae0 .concat8 [ 4 2 0 0], LS_0000017c43cdeae0_0_0, LS_0000017c43cdeae0_0_4;
L_0000017c43cdea40 .part L_0000017c43cdeae0, 5, 1;
S_0000017c435b7350 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435ba6e0;
 .timescale 0 0;
P_0000017c432432c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da0c70 .functor XOR 1, L_0000017c43cf01e0, L_0000017c43cdf1c0, C4<0>, C4<0>;
v0000017c435e3a70_0 .net *"_ivl_1", 0 0, L_0000017c43cdf1c0;  1 drivers
S_0000017c435b7030 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da1300 .functor OR 1, L_0000017c43da1220, L_0000017c43da1290, C4<0>, C4<0>;
v0000017c435e4330_0 .net "S", 0 0, L_0000017c43da1d80;  1 drivers
v0000017c435e4b50_0 .net "a", 0 0, L_0000017c43cdef40;  1 drivers
v0000017c435e3930_0 .net "b", 0 0, L_0000017c43cdd500;  1 drivers
v0000017c435e3250_0 .net "c", 0 0, L_0000017c43da1300;  1 drivers
v0000017c435e5410_0 .net "carry_1", 0 0, L_0000017c43da1220;  1 drivers
v0000017c435e3d90_0 .net "carry_2", 0 0, L_0000017c43da1290;  1 drivers
v0000017c435e5190_0 .net "cin", 0 0, L_0000017c43cddaa0;  1 drivers
v0000017c435e32f0_0 .net "sum_1", 0 0, L_0000017c43da0dc0;  1 drivers
S_0000017c435b87a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b7030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0dc0 .functor XOR 1, L_0000017c43cdef40, L_0000017c43cdd500, C4<0>, C4<0>;
L_0000017c43da1220 .functor AND 1, L_0000017c43cdef40, L_0000017c43cdd500, C4<1>, C4<1>;
v0000017c435e37f0_0 .net "S", 0 0, L_0000017c43da0dc0;  alias, 1 drivers
v0000017c435e48d0_0 .net "a", 0 0, L_0000017c43cdef40;  alias, 1 drivers
v0000017c435e4970_0 .net "b", 0 0, L_0000017c43cdd500;  alias, 1 drivers
v0000017c435e50f0_0 .net "c", 0 0, L_0000017c43da1220;  alias, 1 drivers
S_0000017c435b71c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b7030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1d80 .functor XOR 1, L_0000017c43da0dc0, L_0000017c43cddaa0, C4<0>, C4<0>;
L_0000017c43da1290 .functor AND 1, L_0000017c43da0dc0, L_0000017c43cddaa0, C4<1>, C4<1>;
v0000017c435e4a10_0 .net "S", 0 0, L_0000017c43da1d80;  alias, 1 drivers
v0000017c435e3890_0 .net "a", 0 0, L_0000017c43da0dc0;  alias, 1 drivers
v0000017c435e3b10_0 .net "b", 0 0, L_0000017c43cddaa0;  alias, 1 drivers
v0000017c435e4470_0 .net "c", 0 0, L_0000017c43da1290;  alias, 1 drivers
S_0000017c435b69f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435ba6e0;
 .timescale 0 0;
P_0000017c43242dc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da1760 .functor XOR 1, L_0000017c43cf01e0, L_0000017c43cdddc0, C4<0>, C4<0>;
v0000017c435e5690_0 .net *"_ivl_1", 0 0, L_0000017c43cdddc0;  1 drivers
S_0000017c435bb4f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b69f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da1a70 .functor OR 1, L_0000017c43da1920, L_0000017c43da1a00, C4<0>, C4<0>;
v0000017c435e3f70_0 .net "S", 0 0, L_0000017c43da1990;  1 drivers
v0000017c435e3070_0 .net "a", 0 0, L_0000017c43cdf580;  1 drivers
v0000017c435e4010_0 .net "b", 0 0, L_0000017c43cdda00;  1 drivers
v0000017c435e40b0_0 .net "c", 0 0, L_0000017c43da1a70;  1 drivers
v0000017c435e4150_0 .net "carry_1", 0 0, L_0000017c43da1920;  1 drivers
v0000017c435e41f0_0 .net "carry_2", 0 0, L_0000017c43da1a00;  1 drivers
v0000017c435e4290_0 .net "cin", 0 0, L_0000017c43cdefe0;  1 drivers
v0000017c435e75d0_0 .net "sum_1", 0 0, L_0000017c43da1840;  1 drivers
S_0000017c435bb9a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435bb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1840 .functor XOR 1, L_0000017c43cdf580, L_0000017c43cdda00, C4<0>, C4<0>;
L_0000017c43da1920 .functor AND 1, L_0000017c43cdf580, L_0000017c43cdda00, C4<1>, C4<1>;
v0000017c435e4ab0_0 .net "S", 0 0, L_0000017c43da1840;  alias, 1 drivers
v0000017c435e4dd0_0 .net "a", 0 0, L_0000017c43cdf580;  alias, 1 drivers
v0000017c435e3bb0_0 .net "b", 0 0, L_0000017c43cdda00;  alias, 1 drivers
v0000017c435e5230_0 .net "c", 0 0, L_0000017c43da1920;  alias, 1 drivers
S_0000017c435b8ac0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435bb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1990 .functor XOR 1, L_0000017c43da1840, L_0000017c43cdefe0, C4<0>, C4<0>;
L_0000017c43da1a00 .functor AND 1, L_0000017c43da1840, L_0000017c43cdefe0, C4<1>, C4<1>;
v0000017c435e2f30_0 .net "S", 0 0, L_0000017c43da1990;  alias, 1 drivers
v0000017c435e4d30_0 .net "a", 0 0, L_0000017c43da1840;  alias, 1 drivers
v0000017c435e2fd0_0 .net "b", 0 0, L_0000017c43cdefe0;  alias, 1 drivers
v0000017c435e3c50_0 .net "c", 0 0, L_0000017c43da1a00;  alias, 1 drivers
S_0000017c435b9420 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435ba6e0;
 .timescale 0 0;
P_0000017c43242e00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da1ae0 .functor XOR 1, L_0000017c43cf01e0, L_0000017c43cdd140, C4<0>, C4<0>;
v0000017c435e6b30_0 .net *"_ivl_1", 0 0, L_0000017c43cdd140;  1 drivers
S_0000017c435b6b80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b9420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da2870 .functor OR 1, L_0000017c43da1ed0, L_0000017c43da3f30, C4<0>, C4<0>;
v0000017c435e61d0_0 .net "S", 0 0, L_0000017c43da3130;  1 drivers
v0000017c435e6590_0 .net "a", 0 0, L_0000017c43cddfa0;  1 drivers
v0000017c435e6ef0_0 .net "b", 0 0, L_0000017c43cde540;  1 drivers
v0000017c435e5550_0 .net "c", 0 0, L_0000017c43da2870;  1 drivers
v0000017c435e55f0_0 .net "carry_1", 0 0, L_0000017c43da1ed0;  1 drivers
v0000017c435e7670_0 .net "carry_2", 0 0, L_0000017c43da3f30;  1 drivers
v0000017c435e6310_0 .net "cin", 0 0, L_0000017c43cdd460;  1 drivers
v0000017c435e6090_0 .net "sum_1", 0 0, L_0000017c43da1df0;  1 drivers
S_0000017c435b9bf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1df0 .functor XOR 1, L_0000017c43cddfa0, L_0000017c43cde540, C4<0>, C4<0>;
L_0000017c43da1ed0 .functor AND 1, L_0000017c43cddfa0, L_0000017c43cde540, C4<1>, C4<1>;
v0000017c435e73f0_0 .net "S", 0 0, L_0000017c43da1df0;  alias, 1 drivers
v0000017c435e7530_0 .net "a", 0 0, L_0000017c43cddfa0;  alias, 1 drivers
v0000017c435e66d0_0 .net "b", 0 0, L_0000017c43cde540;  alias, 1 drivers
v0000017c435e6270_0 .net "c", 0 0, L_0000017c43da1ed0;  alias, 1 drivers
S_0000017c435b74e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3130 .functor XOR 1, L_0000017c43da1df0, L_0000017c43cdd460, C4<0>, C4<0>;
L_0000017c43da3f30 .functor AND 1, L_0000017c43da1df0, L_0000017c43cdd460, C4<1>, C4<1>;
v0000017c435e64f0_0 .net "S", 0 0, L_0000017c43da3130;  alias, 1 drivers
v0000017c435e6770_0 .net "a", 0 0, L_0000017c43da1df0;  alias, 1 drivers
v0000017c435e6810_0 .net "b", 0 0, L_0000017c43cdd460;  alias, 1 drivers
v0000017c435e6f90_0 .net "c", 0 0, L_0000017c43da3f30;  alias, 1 drivers
S_0000017c435b66d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c435ba6e0;
 .timescale 0 0;
P_0000017c43242f00 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43da2b10 .functor XOR 1, L_0000017c43cf01e0, L_0000017c43cde400, C4<0>, C4<0>;
v0000017c435e72b0_0 .net *"_ivl_1", 0 0, L_0000017c43cde400;  1 drivers
S_0000017c435bbfe0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b66d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da3c20 .functor OR 1, L_0000017c43da3d00, L_0000017c43da3d70, C4<0>, C4<0>;
v0000017c435e7170_0 .net "S", 0 0, L_0000017c43da3b40;  1 drivers
v0000017c435e6450_0 .net "a", 0 0, L_0000017c43cdf620;  1 drivers
v0000017c435e6630_0 .net "b", 0 0, L_0000017c43cdd1e0;  1 drivers
v0000017c435e68b0_0 .net "c", 0 0, L_0000017c43da3c20;  1 drivers
v0000017c435e57d0_0 .net "carry_1", 0 0, L_0000017c43da3d00;  1 drivers
v0000017c435e6db0_0 .net "carry_2", 0 0, L_0000017c43da3d70;  1 drivers
v0000017c435e7210_0 .net "cin", 0 0, L_0000017c43cdd5a0;  1 drivers
v0000017c435e77b0_0 .net "sum_1", 0 0, L_0000017c43da2b80;  1 drivers
S_0000017c435bb680 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435bbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da2b80 .functor XOR 1, L_0000017c43cdf620, L_0000017c43cdd1e0, C4<0>, C4<0>;
L_0000017c43da3d00 .functor AND 1, L_0000017c43cdf620, L_0000017c43cdd1e0, C4<1>, C4<1>;
v0000017c435e7490_0 .net "S", 0 0, L_0000017c43da2b80;  alias, 1 drivers
v0000017c435e5730_0 .net "a", 0 0, L_0000017c43cdf620;  alias, 1 drivers
v0000017c435e7030_0 .net "b", 0 0, L_0000017c43cdd1e0;  alias, 1 drivers
v0000017c435e5910_0 .net "c", 0 0, L_0000017c43da3d00;  alias, 1 drivers
S_0000017c435bab90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435bbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3b40 .functor XOR 1, L_0000017c43da2b80, L_0000017c43cdd5a0, C4<0>, C4<0>;
L_0000017c43da3d70 .functor AND 1, L_0000017c43da2b80, L_0000017c43cdd5a0, C4<1>, C4<1>;
v0000017c435e7ad0_0 .net "S", 0 0, L_0000017c43da3b40;  alias, 1 drivers
v0000017c435e63b0_0 .net "a", 0 0, L_0000017c43da2b80;  alias, 1 drivers
v0000017c435e70d0_0 .net "b", 0 0, L_0000017c43cdd5a0;  alias, 1 drivers
v0000017c435e7710_0 .net "c", 0 0, L_0000017c43da3d70;  alias, 1 drivers
S_0000017c435ba0a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c435ba6e0;
 .timescale 0 0;
P_0000017c43242f40 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da2bf0 .functor XOR 1, L_0000017c43cf01e0, L_0000017c43cdd640, C4<0>, C4<0>;
v0000017c435e59b0_0 .net *"_ivl_1", 0 0, L_0000017c43cdd640;  1 drivers
S_0000017c435b7800 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435ba0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da3670 .functor OR 1, L_0000017c43da33d0, L_0000017c43da31a0, C4<0>, C4<0>;
v0000017c435e5c30_0 .net "S", 0 0, L_0000017c43da37c0;  1 drivers
v0000017c435e5f50_0 .net "a", 0 0, L_0000017c43cde720;  1 drivers
v0000017c435e6d10_0 .net "b", 0 0, L_0000017c43cde680;  1 drivers
v0000017c435e78f0_0 .net "c", 0 0, L_0000017c43da3670;  1 drivers
v0000017c435e6c70_0 .net "carry_1", 0 0, L_0000017c43da33d0;  1 drivers
v0000017c435e7990_0 .net "carry_2", 0 0, L_0000017c43da31a0;  1 drivers
v0000017c435e5e10_0 .net "cin", 0 0, L_0000017c43cde7c0;  1 drivers
v0000017c435e7a30_0 .net "sum_1", 0 0, L_0000017c43da2db0;  1 drivers
S_0000017c435b8de0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da2db0 .functor XOR 1, L_0000017c43cde720, L_0000017c43cde680, C4<0>, C4<0>;
L_0000017c43da33d0 .functor AND 1, L_0000017c43cde720, L_0000017c43cde680, C4<1>, C4<1>;
v0000017c435e6950_0 .net "S", 0 0, L_0000017c43da2db0;  alias, 1 drivers
v0000017c435e69f0_0 .net "a", 0 0, L_0000017c43cde720;  alias, 1 drivers
v0000017c435e6e50_0 .net "b", 0 0, L_0000017c43cde680;  alias, 1 drivers
v0000017c435e6a90_0 .net "c", 0 0, L_0000017c43da33d0;  alias, 1 drivers
S_0000017c435b8f70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da37c0 .functor XOR 1, L_0000017c43da2db0, L_0000017c43cde7c0, C4<0>, C4<0>;
L_0000017c43da31a0 .functor AND 1, L_0000017c43da2db0, L_0000017c43cde7c0, C4<1>, C4<1>;
v0000017c435e6130_0 .net "S", 0 0, L_0000017c43da37c0;  alias, 1 drivers
v0000017c435e7850_0 .net "a", 0 0, L_0000017c43da2db0;  alias, 1 drivers
v0000017c435e6bd0_0 .net "b", 0 0, L_0000017c43cde7c0;  alias, 1 drivers
v0000017c435e7350_0 .net "c", 0 0, L_0000017c43da31a0;  alias, 1 drivers
S_0000017c435b6220 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d9f1c0 .functor AND 1, L_0000017c43cdc9c0, L_0000017c43cdcba0, C4<1>, C4<1>;
v0000017c435e8e30_0 .net "X", 0 0, L_0000017c43cdc9c0;  alias, 1 drivers
v0000017c435e9d30_0 .net "Y", 0 0, L_0000017c43cdcba0;  alias, 1 drivers
v0000017c435e9470_0 .net "Z", 2 0, L_0000017c43cdd0a0;  alias, 1 drivers
L_0000017c43cefe38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435e8110_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cefe38;  1 drivers
L_0000017c43cefe80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435e9330_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cefe80;  1 drivers
v0000017c435e7fd0_0 .net *"_ivl_9", 0 0, L_0000017c43d9f1c0;  1 drivers
L_0000017c43cdd0a0 .concat8 [ 1 1 1 0], L_0000017c43d9f1c0, L_0000017c43cefe80, L_0000017c43cefe38;
S_0000017c435bc300 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d9f380 .functor AND 1, L_0000017c43cdcec0, L_0000017c43cdb980, C4<1>, C4<1>;
v0000017c435e8390_0 .net "X", 0 0, L_0000017c43cdcec0;  alias, 1 drivers
v0000017c435e82f0_0 .net "Y", 0 0, L_0000017c43cdb980;  alias, 1 drivers
v0000017c435e9c90_0 .net "Z", 2 0, L_0000017c43cdc560;  alias, 1 drivers
L_0000017c43cefec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435e9650_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cefec8;  1 drivers
L_0000017c43ceff10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435e9dd0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ceff10;  1 drivers
v0000017c435e91f0_0 .net *"_ivl_9", 0 0, L_0000017c43d9f380;  1 drivers
L_0000017c43cdc560 .concat8 [ 1 1 1 0], L_0000017c43d9f380, L_0000017c43ceff10, L_0000017c43cefec8;
S_0000017c435ba230 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43d9f930 .functor AND 1, o0000017c435602b8, o0000017c435602e8, C4<1>, C4<1>;
v0000017c435ea0f0_0 .net "X", 0 0, o0000017c435602b8;  alias, 0 drivers
v0000017c435ea230_0 .net "Y", 0 0, o0000017c435602e8;  alias, 0 drivers
v0000017c435e8250_0 .net "Z", 2 0, L_0000017c43cdcce0;  alias, 1 drivers
L_0000017c43ceff58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435e84d0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43ceff58;  1 drivers
L_0000017c43ceffa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435e8890_0 .net/2s *"_ivl_6", 0 0, L_0000017c43ceffa0;  1 drivers
v0000017c435e81b0_0 .net *"_ivl_9", 0 0, L_0000017c43d9f930;  1 drivers
L_0000017c43cdcce0 .concat8 [ 1 1 1 0], L_0000017c43d9f930, L_0000017c43ceffa0, L_0000017c43ceff58;
S_0000017c435b82f0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547750 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547788 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435477c0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c435e9b50_0 .net *"_ivl_0", 4 0, L_0000017c43cde2c0;  1 drivers
L_0000017c43cf0078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435ea410_0 .net *"_ivl_3", 1 0, L_0000017c43cf0078;  1 drivers
v0000017c435e90b0_0 .net *"_ivl_6", 2 0, L_0000017c43cdd820;  1 drivers
L_0000017c43cf00c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435e9010_0 .net *"_ivl_8", 1 0, L_0000017c43cf00c0;  1 drivers
v0000017c435e8570_0 .net "a", 2 0, L_0000017c43cdd0a0;  alias, 1 drivers
v0000017c435e8ed0_0 .net "a_out", 4 0, L_0000017c43cde4a0;  alias, 1 drivers
L_0000017c43cde2c0 .concat [ 3 2 0 0], L_0000017c43cdd0a0, L_0000017c43cf0078;
L_0000017c43cdd820 .part L_0000017c43cde2c0, 0, 3;
L_0000017c43cde4a0 .concat [ 2 3 0 0], L_0000017c43cf00c0, L_0000017c43cdd820;
S_0000017c435b6d10 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547b70 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547ba8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547be0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c435e9e70_0 .net *"_ivl_0", 4 0, L_0000017c43cdf3a0;  1 drivers
L_0000017c43cf0108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435e8f70_0 .net *"_ivl_3", 1 0, L_0000017c43cf0108;  1 drivers
v0000017c435e8930_0 .net *"_ivl_6", 3 0, L_0000017c43cdeb80;  1 drivers
L_0000017c43cf0150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435e8a70_0 .net *"_ivl_8", 0 0, L_0000017c43cf0150;  1 drivers
v0000017c435e98d0_0 .net "a", 2 0, L_0000017c43cdf440;  alias, 1 drivers
v0000017c435e9150_0 .net "a_out", 4 0, L_0000017c43cde5e0;  alias, 1 drivers
L_0000017c43cdf3a0 .concat [ 3 2 0 0], L_0000017c43cdf440, L_0000017c43cf0108;
L_0000017c43cdeb80 .part L_0000017c43cdf3a0, 0, 4;
L_0000017c43cde5e0 .concat [ 1 4 0 0], L_0000017c43cf0150, L_0000017c43cdeb80;
S_0000017c435b7990 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c435b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243200 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf0030 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43da0f80 .functor BUFZ 1, L_0000017c43cf0030, C4<0>, C4<0>, C4<0>;
v0000017c435ec170_0 .net "S", 2 0, L_0000017c43cdf440;  alias, 1 drivers
v0000017c435ec710_0 .net *"_ivl_0", 0 0, L_0000017c43da03b0;  1 drivers
v0000017c435ec670_0 .net *"_ivl_10", 0 0, L_0000017c43da15a0;  1 drivers
v0000017c435ec990_0 .net *"_ivl_20", 0 0, L_0000017c43da24f0;  1 drivers
v0000017c435eb8b0_0 .net *"_ivl_36", 0 0, L_0000017c43da0f80;  1 drivers
v0000017c435ec030_0 .net "a", 2 0, L_0000017c43cdcce0;  alias, 1 drivers
v0000017c435ea910_0 .net "b", 2 0, L_0000017c43cdad00;  alias, 1 drivers
v0000017c435eb1d0_0 .net "b1", 2 0, L_0000017c43cdbc00;  1 drivers
v0000017c435ea550_0 .net "c", 0 0, L_0000017c43cdec20;  alias, 1 drivers
v0000017c435ebdb0_0 .net "cin", 0 0, L_0000017c43cf0030;  1 drivers
v0000017c435eaf50_0 .net "co", 3 0, L_0000017c43cdd780;  1 drivers
L_0000017c43cdb0c0 .part L_0000017c43cdad00, 0, 1;
L_0000017c43cdb160 .part L_0000017c43cdcce0, 0, 1;
L_0000017c43cdbac0 .part L_0000017c43cdbc00, 0, 1;
L_0000017c43cdb480 .part L_0000017c43cdd780, 0, 1;
L_0000017c43cdb340 .part L_0000017c43cdad00, 1, 1;
L_0000017c43cdb3e0 .part L_0000017c43cdcce0, 1, 1;
L_0000017c43cdb520 .part L_0000017c43cdbc00, 1, 1;
L_0000017c43cdbb60 .part L_0000017c43cdd780, 1, 1;
L_0000017c43cdbc00 .concat8 [ 1 1 1 0], L_0000017c43da03b0, L_0000017c43da15a0, L_0000017c43da24f0;
L_0000017c43cdd6e0 .part L_0000017c43cdad00, 2, 1;
L_0000017c43cdf800 .part L_0000017c43cdcce0, 2, 1;
L_0000017c43cddb40 .part L_0000017c43cdbc00, 2, 1;
L_0000017c43cdf300 .part L_0000017c43cdd780, 2, 1;
L_0000017c43cdf440 .concat8 [ 1 1 1 0], L_0000017c43da23a0, L_0000017c43da13e0, L_0000017c43da1e60;
L_0000017c43cdd780 .concat8 [ 1 1 1 1], L_0000017c43da0f80, L_0000017c43da2090, L_0000017c43da10d0, L_0000017c43da18b0;
L_0000017c43cdec20 .part L_0000017c43cdd780, 3, 1;
S_0000017c435b9290 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435b7990;
 .timescale 0 0;
P_0000017c43242440 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da03b0 .functor XOR 1, L_0000017c43cf0030, L_0000017c43cdb0c0, C4<0>, C4<0>;
v0000017c435e9510_0 .net *"_ivl_1", 0 0, L_0000017c43cdb0c0;  1 drivers
S_0000017c435bb810 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b9290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da2090 .functor OR 1, L_0000017c43da0a40, L_0000017c43da0f10, C4<0>, C4<0>;
v0000017c435e93d0_0 .net "S", 0 0, L_0000017c43da23a0;  1 drivers
v0000017c435e8bb0_0 .net "a", 0 0, L_0000017c43cdb160;  1 drivers
v0000017c435e86b0_0 .net "b", 0 0, L_0000017c43cdbac0;  1 drivers
v0000017c435e95b0_0 .net "c", 0 0, L_0000017c43da2090;  1 drivers
v0000017c435e8070_0 .net "carry_1", 0 0, L_0000017c43da0a40;  1 drivers
v0000017c435e8610_0 .net "carry_2", 0 0, L_0000017c43da0f10;  1 drivers
v0000017c435e8d90_0 .net "cin", 0 0, L_0000017c43cdb480;  1 drivers
v0000017c435ea370_0 .net "sum_1", 0 0, L_0000017c43da0ff0;  1 drivers
S_0000017c435b7e40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da0ff0 .functor XOR 1, L_0000017c43cdb160, L_0000017c43cdbac0, C4<0>, C4<0>;
L_0000017c43da0a40 .functor AND 1, L_0000017c43cdb160, L_0000017c43cdbac0, C4<1>, C4<1>;
v0000017c435e8b10_0 .net "S", 0 0, L_0000017c43da0ff0;  alias, 1 drivers
v0000017c435e9f10_0 .net "a", 0 0, L_0000017c43cdb160;  alias, 1 drivers
v0000017c435ea190_0 .net "b", 0 0, L_0000017c43cdbac0;  alias, 1 drivers
v0000017c435e8430_0 .net "c", 0 0, L_0000017c43da0a40;  alias, 1 drivers
S_0000017c435ba3c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435bb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da23a0 .functor XOR 1, L_0000017c43da0ff0, L_0000017c43cdb480, C4<0>, C4<0>;
L_0000017c43da0f10 .functor AND 1, L_0000017c43da0ff0, L_0000017c43cdb480, C4<1>, C4<1>;
v0000017c435e9fb0_0 .net "S", 0 0, L_0000017c43da23a0;  alias, 1 drivers
v0000017c435ea050_0 .net "a", 0 0, L_0000017c43da0ff0;  alias, 1 drivers
v0000017c435e9290_0 .net "b", 0 0, L_0000017c43cdb480;  alias, 1 drivers
v0000017c435ea2d0_0 .net "c", 0 0, L_0000017c43da0f10;  alias, 1 drivers
S_0000017c435b95b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435b7990;
 .timescale 0 0;
P_0000017c43242480 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da15a0 .functor XOR 1, L_0000017c43cf0030, L_0000017c43cdb340, C4<0>, C4<0>;
v0000017c435ec490_0 .net *"_ivl_1", 0 0, L_0000017c43cdb340;  1 drivers
S_0000017c435b9740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b95b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da10d0 .functor OR 1, L_0000017c43da1680, L_0000017c43da0ce0, C4<0>, C4<0>;
v0000017c435e9a10_0 .net "S", 0 0, L_0000017c43da13e0;  1 drivers
v0000017c435e7e90_0 .net "a", 0 0, L_0000017c43cdb3e0;  1 drivers
v0000017c435e9ab0_0 .net "b", 0 0, L_0000017c43cdb520;  1 drivers
v0000017c435e7f30_0 .net "c", 0 0, L_0000017c43da10d0;  1 drivers
v0000017c435e8cf0_0 .net "carry_1", 0 0, L_0000017c43da1680;  1 drivers
v0000017c435e8750_0 .net "carry_2", 0 0, L_0000017c43da0ce0;  1 drivers
v0000017c435e87f0_0 .net "cin", 0 0, L_0000017c43cdbb60;  1 drivers
v0000017c435ead70_0 .net "sum_1", 0 0, L_0000017c43da1ca0;  1 drivers
S_0000017c435b6ea0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b9740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1ca0 .functor XOR 1, L_0000017c43cdb3e0, L_0000017c43cdb520, C4<0>, C4<0>;
L_0000017c43da1680 .functor AND 1, L_0000017c43cdb3e0, L_0000017c43cdb520, C4<1>, C4<1>;
v0000017c435e96f0_0 .net "S", 0 0, L_0000017c43da1ca0;  alias, 1 drivers
v0000017c435e9790_0 .net "a", 0 0, L_0000017c43cdb3e0;  alias, 1 drivers
v0000017c435e9830_0 .net "b", 0 0, L_0000017c43cdb520;  alias, 1 drivers
v0000017c435ea4b0_0 .net "c", 0 0, L_0000017c43da1680;  alias, 1 drivers
S_0000017c435b7fd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b9740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da13e0 .functor XOR 1, L_0000017c43da1ca0, L_0000017c43cdbb60, C4<0>, C4<0>;
L_0000017c43da0ce0 .functor AND 1, L_0000017c43da1ca0, L_0000017c43cdbb60, C4<1>, C4<1>;
v0000017c435e8c50_0 .net "S", 0 0, L_0000017c43da13e0;  alias, 1 drivers
v0000017c435e9970_0 .net "a", 0 0, L_0000017c43da1ca0;  alias, 1 drivers
v0000017c435e7d50_0 .net "b", 0 0, L_0000017c43cdbb60;  alias, 1 drivers
v0000017c435e7df0_0 .net "c", 0 0, L_0000017c43da0ce0;  alias, 1 drivers
S_0000017c435b6090 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435b7990;
 .timescale 0 0;
P_0000017c43242580 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da24f0 .functor XOR 1, L_0000017c43cf0030, L_0000017c43cdd6e0, C4<0>, C4<0>;
v0000017c435ea7d0_0 .net *"_ivl_1", 0 0, L_0000017c43cdd6e0;  1 drivers
S_0000017c435b98d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435b6090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da18b0 .functor OR 1, L_0000017c43da0c00, L_0000017c43da1060, C4<0>, C4<0>;
v0000017c435ec850_0 .net "S", 0 0, L_0000017c43da1e60;  1 drivers
v0000017c435ecb70_0 .net "a", 0 0, L_0000017c43cdf800;  1 drivers
v0000017c435ec0d0_0 .net "b", 0 0, L_0000017c43cddb40;  1 drivers
v0000017c435eae10_0 .net "c", 0 0, L_0000017c43da18b0;  1 drivers
v0000017c435eb630_0 .net "carry_1", 0 0, L_0000017c43da0c00;  1 drivers
v0000017c435eb090_0 .net "carry_2", 0 0, L_0000017c43da1060;  1 drivers
v0000017c435eaeb0_0 .net "cin", 0 0, L_0000017c43cdf300;  1 drivers
v0000017c435ea690_0 .net "sum_1", 0 0, L_0000017c43da1c30;  1 drivers
S_0000017c435ba870 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b98d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1c30 .functor XOR 1, L_0000017c43cdf800, L_0000017c43cddb40, C4<0>, C4<0>;
L_0000017c43da0c00 .functor AND 1, L_0000017c43cdf800, L_0000017c43cddb40, C4<1>, C4<1>;
v0000017c435ec210_0 .net "S", 0 0, L_0000017c43da1c30;  alias, 1 drivers
v0000017c435eb9f0_0 .net "a", 0 0, L_0000017c43cdf800;  alias, 1 drivers
v0000017c435eaff0_0 .net "b", 0 0, L_0000017c43cddb40;  alias, 1 drivers
v0000017c435ec530_0 .net "c", 0 0, L_0000017c43da0c00;  alias, 1 drivers
S_0000017c435baa00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b98d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da1e60 .functor XOR 1, L_0000017c43da1c30, L_0000017c43cdf300, C4<0>, C4<0>;
L_0000017c43da1060 .functor AND 1, L_0000017c43da1c30, L_0000017c43cdf300, C4<1>, C4<1>;
v0000017c435eb450_0 .net "S", 0 0, L_0000017c43da1e60;  alias, 1 drivers
v0000017c435ea9b0_0 .net "a", 0 0, L_0000017c43da1c30;  alias, 1 drivers
v0000017c435ebb30_0 .net "b", 0 0, L_0000017c43cdf300;  alias, 1 drivers
v0000017c435eb3b0_0 .net "c", 0 0, L_0000017c43da1060;  alias, 1 drivers
S_0000017c435bad20 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c435fddd0_0 .net "F1", 4 0, L_0000017c43ce05c0;  1 drivers
v0000017c435fc890_0 .net "F2", 4 0, L_0000017c43ce0d40;  1 drivers
o0000017c43565f28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c435fca70_0 .net "F3", 4 0, o0000017c43565f28;  0 drivers
v0000017c435fbf30_0 .net "X", 2 0, L_0000017c43cd7e20;  alias, 1 drivers
v0000017c435fc390_0 .net "Xl", 0 0, L_0000017c43cdf120;  1 drivers
o0000017c43566348 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c435fdbf0_0 .net "Xm", 0 0, o0000017c43566348;  0 drivers
v0000017c435fc570_0 .net "Xm1", 0 0, L_0000017c43da2800;  1 drivers
v0000017c435fd510_0 .net "Xms", 2 0, L_0000017c43ce19c0;  1 drivers
v0000017c435fc1b0_0 .net "Xr", 0 0, L_0000017c43cdf080;  1 drivers
v0000017c435fced0_0 .net "Y", 2 0, L_0000017c43cd7560;  alias, 1 drivers
v0000017c435fc4d0_0 .net "Yl", 0 0, L_0000017c43ce0200;  1 drivers
o0000017c43566378 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c435fd970_0 .net "Ym", 0 0, o0000017c43566378;  0 drivers
v0000017c435fc610_0 .net "Ym1", 0 0, L_0000017c43da3bb0;  1 drivers
v0000017c435fc750_0 .net "Yr", 0 0, L_0000017c43cdf260;  1 drivers
v0000017c435fd0b0_0 .net "Z", 4 0, L_0000017c43ce3a40;  alias, 1 drivers
v0000017c435fda10_0 .net "Z1", 2 0, L_0000017c43ce1380;  1 drivers
v0000017c435fc6b0_0 .net "Z2", 2 0, L_0000017c43ce0700;  1 drivers
v0000017c435fc930_0 .net "Z3", 2 0, L_0000017c43ce2000;  1 drivers
v0000017c435fd1f0_0 .net "ZF", 4 0, L_0000017c43ce3fe0;  1 drivers
v0000017c435fcf70_0 .net "bin", 0 0, L_0000017c43ce16a0;  1 drivers
v0000017c435fc430_0 .net "cout1", 0 0, L_0000017c43ce1ba0;  1 drivers
v0000017c435fd290_0 .net "cout2", 0 0, L_0000017c43cdfd00;  1 drivers
v0000017c435fdab0_0 .net "cout3", 0 0, L_0000017c43ce1420;  1 drivers
v0000017c435fdb50_0 .net "cout4", 0 0, L_0000017c43ce2820;  1 drivers
v0000017c435fcc50_0 .net "cout5", 0 0, L_0000017c43ce3220;  1 drivers
v0000017c435fc7f0_0 .net "sub_ans", 2 0, L_0000017c43ce08e0;  1 drivers
L_0000017c43cdf080 .part L_0000017c43cd7e20, 1, 1;
L_0000017c43cdf120 .part L_0000017c43cd7e20, 0, 1;
L_0000017c43cdf260 .part L_0000017c43cd7560, 1, 1;
L_0000017c43ce0200 .part L_0000017c43cd7560, 0, 1;
S_0000017c435bb040 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43242600 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf0228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da2e90 .functor BUFZ 1, L_0000017c43cf0228, C4<0>, C4<0>, C4<0>;
v0000017c435eec90_0 .net "S", 0 0, L_0000017c43da2800;  alias, 1 drivers
v0000017c435ef050_0 .net *"_ivl_7", 0 0, L_0000017c43da2e90;  1 drivers
v0000017c435edcf0_0 .net "a", 0 0, L_0000017c43cdf080;  alias, 1 drivers
v0000017c435ed2f0_0 .net "b", 0 0, L_0000017c43cdf120;  alias, 1 drivers
v0000017c435eee70_0 .net "b1", 0 0, L_0000017c43da3c90;  1 drivers
v0000017c435ef410_0 .net "c", 0 0, L_0000017c43ce1ba0;  alias, 1 drivers
v0000017c435ef2d0_0 .net "cin", 0 0, L_0000017c43cf0228;  1 drivers
v0000017c435ed4d0_0 .net "co", 1 0, L_0000017c43ce1ec0;  1 drivers
L_0000017c43ce20a0 .part L_0000017c43ce1ec0, 0, 1;
L_0000017c43ce1ec0 .concat8 [ 1 1 0 0], L_0000017c43da2e90, L_0000017c43da3ad0;
L_0000017c43ce1ba0 .part L_0000017c43ce1ec0, 1, 1;
S_0000017c435bb1d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435bb040;
 .timescale 0 0;
P_0000017c432441c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da3c90 .functor XOR 1, L_0000017c43cf0228, L_0000017c43cdf120, C4<0>, C4<0>;
S_0000017c435b8160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435bb1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da3ad0 .functor OR 1, L_0000017c43da3ec0, L_0000017c43da2720, C4<0>, C4<0>;
v0000017c435ee6f0_0 .net "S", 0 0, L_0000017c43da2800;  alias, 1 drivers
v0000017c435ece90_0 .net "a", 0 0, L_0000017c43cdf080;  alias, 1 drivers
v0000017c435ed9d0_0 .net "b", 0 0, L_0000017c43da3c90;  alias, 1 drivers
v0000017c435ee830_0 .net "c", 0 0, L_0000017c43da3ad0;  1 drivers
v0000017c435ed430_0 .net "carry_1", 0 0, L_0000017c43da3ec0;  1 drivers
v0000017c435ed750_0 .net "carry_2", 0 0, L_0000017c43da2720;  1 drivers
v0000017c435ee3d0_0 .net "cin", 0 0, L_0000017c43ce20a0;  1 drivers
v0000017c435ecfd0_0 .net "sum_1", 0 0, L_0000017c43da3e50;  1 drivers
S_0000017c435bbb30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3e50 .functor XOR 1, L_0000017c43cdf080, L_0000017c43da3c90, C4<0>, C4<0>;
L_0000017c43da3ec0 .functor AND 1, L_0000017c43cdf080, L_0000017c43da3c90, C4<1>, C4<1>;
v0000017c435ea730_0 .net "S", 0 0, L_0000017c43da3e50;  alias, 1 drivers
v0000017c435ebbd0_0 .net "a", 0 0, L_0000017c43cdf080;  alias, 1 drivers
v0000017c435ebc70_0 .net "b", 0 0, L_0000017c43da3c90;  alias, 1 drivers
v0000017c435ea870_0 .net "c", 0 0, L_0000017c43da3ec0;  alias, 1 drivers
S_0000017c435b63b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da2800 .functor XOR 1, L_0000017c43da3e50, L_0000017c43ce20a0, C4<0>, C4<0>;
L_0000017c43da2720 .functor AND 1, L_0000017c43da3e50, L_0000017c43ce20a0, C4<1>, C4<1>;
v0000017c435eab90_0 .net "S", 0 0, L_0000017c43da2800;  alias, 1 drivers
v0000017c435ebf90_0 .net "a", 0 0, L_0000017c43da3e50;  alias, 1 drivers
v0000017c435ebd10_0 .net "b", 0 0, L_0000017c43ce20a0;  alias, 1 drivers
v0000017c435eac30_0 .net "c", 0 0, L_0000017c43da2720;  alias, 1 drivers
S_0000017c435b8480 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243fc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf0270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da28e0 .functor BUFZ 1, L_0000017c43cf0270, C4<0>, C4<0>, C4<0>;
v0000017c435edbb0_0 .net "S", 0 0, L_0000017c43da3bb0;  alias, 1 drivers
v0000017c435edd90_0 .net *"_ivl_7", 0 0, L_0000017c43da28e0;  1 drivers
v0000017c435ed610_0 .net "a", 0 0, L_0000017c43cdf260;  alias, 1 drivers
v0000017c435ecd50_0 .net "b", 0 0, L_0000017c43ce0200;  alias, 1 drivers
v0000017c435ed390_0 .net "b1", 0 0, L_0000017c43da30c0;  1 drivers
v0000017c435edb10_0 .net "c", 0 0, L_0000017c43cdfd00;  alias, 1 drivers
v0000017c435ed890_0 .net "cin", 0 0, L_0000017c43cf0270;  1 drivers
v0000017c435ed6b0_0 .net "co", 1 0, L_0000017c43ce02a0;  1 drivers
L_0000017c43ce0160 .part L_0000017c43ce02a0, 0, 1;
L_0000017c43ce02a0 .concat8 [ 1 1 0 0], L_0000017c43da28e0, L_0000017c43da4080;
L_0000017c43cdfd00 .part L_0000017c43ce02a0, 1, 1;
S_0000017c435bbcc0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435b8480;
 .timescale 0 0;
P_0000017c432437c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da30c0 .functor XOR 1, L_0000017c43cf0270, L_0000017c43ce0200, C4<0>, C4<0>;
S_0000017c435b6540 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435bbcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da4080 .functor OR 1, L_0000017c43da2a30, L_0000017c43da2c60, C4<0>, C4<0>;
v0000017c435eedd0_0 .net "S", 0 0, L_0000017c43da3bb0;  alias, 1 drivers
v0000017c435ee5b0_0 .net "a", 0 0, L_0000017c43cdf260;  alias, 1 drivers
v0000017c435ed070_0 .net "b", 0 0, L_0000017c43da30c0;  alias, 1 drivers
v0000017c435ee1f0_0 .net "c", 0 0, L_0000017c43da4080;  1 drivers
v0000017c435eefb0_0 .net "carry_1", 0 0, L_0000017c43da2a30;  1 drivers
v0000017c435ef190_0 .net "carry_2", 0 0, L_0000017c43da2c60;  1 drivers
v0000017c435ee150_0 .net "cin", 0 0, L_0000017c43ce0160;  1 drivers
v0000017c435ed570_0 .net "sum_1", 0 0, L_0000017c43da3fa0;  1 drivers
S_0000017c435b6860 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3fa0 .functor XOR 1, L_0000017c43cdf260, L_0000017c43da30c0, C4<0>, C4<0>;
L_0000017c43da2a30 .functor AND 1, L_0000017c43cdf260, L_0000017c43da30c0, C4<1>, C4<1>;
v0000017c435edf70_0 .net "S", 0 0, L_0000017c43da3fa0;  alias, 1 drivers
v0000017c435ee010_0 .net "a", 0 0, L_0000017c43cdf260;  alias, 1 drivers
v0000017c435ee790_0 .net "b", 0 0, L_0000017c43da30c0;  alias, 1 drivers
v0000017c435ee0b0_0 .net "c", 0 0, L_0000017c43da2a30;  alias, 1 drivers
S_0000017c435b8930 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435b6540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3bb0 .functor XOR 1, L_0000017c43da3fa0, L_0000017c43ce0160, C4<0>, C4<0>;
L_0000017c43da2c60 .functor AND 1, L_0000017c43da3fa0, L_0000017c43ce0160, C4<1>, C4<1>;
v0000017c435ecdf0_0 .net "S", 0 0, L_0000017c43da3bb0;  alias, 1 drivers
v0000017c435ecf30_0 .net "a", 0 0, L_0000017c43da3fa0;  alias, 1 drivers
v0000017c435eef10_0 .net "b", 0 0, L_0000017c43ce0160;  alias, 1 drivers
v0000017c435eed30_0 .net "c", 0 0, L_0000017c43da2c60;  alias, 1 drivers
S_0000017c435b8610 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243740 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf0468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da39f0 .functor BUFZ 1, L_0000017c43cf0468, C4<0>, C4<0>, C4<0>;
v0000017c435ef690_0 .net "S", 2 0, L_0000017c43ce19c0;  alias, 1 drivers
v0000017c435ef910_0 .net *"_ivl_0", 0 0, L_0000017c43da2cd0;  1 drivers
v0000017c435f0b30_0 .net *"_ivl_10", 0 0, L_0000017c43da3210;  1 drivers
v0000017c435f0810_0 .net *"_ivl_20", 0 0, L_0000017c43da40f0;  1 drivers
v0000017c435f1350_0 .net *"_ivl_36", 0 0, L_0000017c43da39f0;  1 drivers
v0000017c435ef7d0_0 .net "a", 2 0, L_0000017c43ce1380;  alias, 1 drivers
v0000017c435efcd0_0 .net "b", 2 0, L_0000017c43ce0700;  alias, 1 drivers
v0000017c435f0ef0_0 .net "b1", 2 0, L_0000017c43ce1c40;  1 drivers
v0000017c435ef870_0 .net "c", 0 0, L_0000017c43ce1420;  alias, 1 drivers
v0000017c435f0a90_0 .net "cin", 0 0, L_0000017c43cf0468;  1 drivers
v0000017c435f1710_0 .net "co", 3 0, L_0000017c43cdfda0;  1 drivers
L_0000017c43ce0660 .part L_0000017c43ce0700, 0, 1;
L_0000017c43ce1740 .part L_0000017c43ce1380, 0, 1;
L_0000017c43ce0980 .part L_0000017c43ce1c40, 0, 1;
L_0000017c43ce0480 .part L_0000017c43cdfda0, 0, 1;
L_0000017c43ce12e0 .part L_0000017c43ce0700, 1, 1;
L_0000017c43cdfe40 .part L_0000017c43ce1380, 1, 1;
L_0000017c43ce0de0 .part L_0000017c43ce1c40, 1, 1;
L_0000017c43ce00c0 .part L_0000017c43cdfda0, 1, 1;
L_0000017c43ce1c40 .concat8 [ 1 1 1 0], L_0000017c43da2cd0, L_0000017c43da3210, L_0000017c43da40f0;
L_0000017c43cdfee0 .part L_0000017c43ce0700, 2, 1;
L_0000017c43ce0a20 .part L_0000017c43ce1380, 2, 1;
L_0000017c43ce07a0 .part L_0000017c43ce1c40, 2, 1;
L_0000017c43cdf940 .part L_0000017c43cdfda0, 2, 1;
L_0000017c43ce19c0 .concat8 [ 1 1 1 0], L_0000017c43da3de0, L_0000017c43da2fe0, L_0000017c43da3750;
L_0000017c43cdfda0 .concat8 [ 1 1 1 1], L_0000017c43da39f0, L_0000017c43da3980, L_0000017c43da2d40, L_0000017c43da2f00;
L_0000017c43ce1420 .part L_0000017c43cdfda0, 3, 1;
S_0000017c435bcc60 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c435b8610;
 .timescale 0 0;
P_0000017c432440c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da2cd0 .functor XOR 1, L_0000017c43cf0468, L_0000017c43ce0660, C4<0>, C4<0>;
v0000017c435ee330_0 .net *"_ivl_1", 0 0, L_0000017c43ce0660;  1 drivers
S_0000017c435bcdf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435bcc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da3980 .functor OR 1, L_0000017c43da2aa0, L_0000017c43da4010, C4<0>, C4<0>;
v0000017c435ede30_0 .net "S", 0 0, L_0000017c43da3de0;  1 drivers
v0000017c435ed7f0_0 .net "a", 0 0, L_0000017c43ce1740;  1 drivers
v0000017c435ee8d0_0 .net "b", 0 0, L_0000017c43ce0980;  1 drivers
v0000017c435ef370_0 .net "c", 0 0, L_0000017c43da3980;  1 drivers
v0000017c435ed930_0 .net "carry_1", 0 0, L_0000017c43da2aa0;  1 drivers
v0000017c435ef4b0_0 .net "carry_2", 0 0, L_0000017c43da4010;  1 drivers
v0000017c435eded0_0 .net "cin", 0 0, L_0000017c43ce0480;  1 drivers
v0000017c435ee290_0 .net "sum_1", 0 0, L_0000017c43da3600;  1 drivers
S_0000017c435bcad0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435bcdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3600 .functor XOR 1, L_0000017c43ce1740, L_0000017c43ce0980, C4<0>, C4<0>;
L_0000017c43da2aa0 .functor AND 1, L_0000017c43ce1740, L_0000017c43ce0980, C4<1>, C4<1>;
v0000017c435ed110_0 .net "S", 0 0, L_0000017c43da3600;  alias, 1 drivers
v0000017c435eda70_0 .net "a", 0 0, L_0000017c43ce1740;  alias, 1 drivers
v0000017c435ed1b0_0 .net "b", 0 0, L_0000017c43ce0980;  alias, 1 drivers
v0000017c435ee650_0 .net "c", 0 0, L_0000017c43da2aa0;  alias, 1 drivers
S_0000017c435bc490 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435bcdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3de0 .functor XOR 1, L_0000017c43da3600, L_0000017c43ce0480, C4<0>, C4<0>;
L_0000017c43da4010 .functor AND 1, L_0000017c43da3600, L_0000017c43ce0480, C4<1>, C4<1>;
v0000017c435ef0f0_0 .net "S", 0 0, L_0000017c43da3de0;  alias, 1 drivers
v0000017c435edc50_0 .net "a", 0 0, L_0000017c43da3600;  alias, 1 drivers
v0000017c435ef230_0 .net "b", 0 0, L_0000017c43ce0480;  alias, 1 drivers
v0000017c435ed250_0 .net "c", 0 0, L_0000017c43da4010;  alias, 1 drivers
S_0000017c435bc940 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c435b8610;
 .timescale 0 0;
P_0000017c43243b80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da3210 .functor XOR 1, L_0000017c43cf0468, L_0000017c43ce12e0, C4<0>, C4<0>;
v0000017c435f1b70_0 .net *"_ivl_1", 0 0, L_0000017c43ce12e0;  1 drivers
S_0000017c435bc620 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c435bc940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da2d40 .functor OR 1, L_0000017c43da3280, L_0000017c43da2950, C4<0>, C4<0>;
v0000017c435f0770_0 .net "S", 0 0, L_0000017c43da2fe0;  1 drivers
v0000017c435f0e50_0 .net "a", 0 0, L_0000017c43cdfe40;  1 drivers
v0000017c435f0130_0 .net "b", 0 0, L_0000017c43ce0de0;  1 drivers
v0000017c435f1ad0_0 .net "c", 0 0, L_0000017c43da2d40;  1 drivers
v0000017c435ef550_0 .net "carry_1", 0 0, L_0000017c43da3280;  1 drivers
v0000017c435f0450_0 .net "carry_2", 0 0, L_0000017c43da2950;  1 drivers
v0000017c435efaf0_0 .net "cin", 0 0, L_0000017c43ce00c0;  1 drivers
v0000017c435f01d0_0 .net "sum_1", 0 0, L_0000017c43da3910;  1 drivers
S_0000017c435bc7b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c435bc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3910 .functor XOR 1, L_0000017c43cdfe40, L_0000017c43ce0de0, C4<0>, C4<0>;
L_0000017c43da3280 .functor AND 1, L_0000017c43cdfe40, L_0000017c43ce0de0, C4<1>, C4<1>;
v0000017c435eeab0_0 .net "S", 0 0, L_0000017c43da3910;  alias, 1 drivers
v0000017c435ee970_0 .net "a", 0 0, L_0000017c43cdfe40;  alias, 1 drivers
v0000017c435ee470_0 .net "b", 0 0, L_0000017c43ce0de0;  alias, 1 drivers
v0000017c435ee510_0 .net "c", 0 0, L_0000017c43da3280;  alias, 1 drivers
S_0000017c4361f930 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c435bc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da2fe0 .functor XOR 1, L_0000017c43da3910, L_0000017c43ce00c0, C4<0>, C4<0>;
L_0000017c43da2950 .functor AND 1, L_0000017c43da3910, L_0000017c43ce00c0, C4<1>, C4<1>;
v0000017c435eea10_0 .net "S", 0 0, L_0000017c43da2fe0;  alias, 1 drivers
v0000017c435eeb50_0 .net "a", 0 0, L_0000017c43da3910;  alias, 1 drivers
v0000017c435eebf0_0 .net "b", 0 0, L_0000017c43ce00c0;  alias, 1 drivers
v0000017c435f0270_0 .net "c", 0 0, L_0000017c43da2950;  alias, 1 drivers
S_0000017c43623f80 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c435b8610;
 .timescale 0 0;
P_0000017c43243cc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da40f0 .functor XOR 1, L_0000017c43cf0468, L_0000017c43cdfee0, C4<0>, C4<0>;
v0000017c435f1530_0 .net *"_ivl_1", 0 0, L_0000017c43cdfee0;  1 drivers
S_0000017c43623ad0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43623f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da2f00 .functor OR 1, L_0000017c43da2e20, L_0000017c43da41d0, C4<0>, C4<0>;
v0000017c435f0d10_0 .net "S", 0 0, L_0000017c43da3750;  1 drivers
v0000017c435f1670_0 .net "a", 0 0, L_0000017c43ce0a20;  1 drivers
v0000017c435f0950_0 .net "b", 0 0, L_0000017c43ce07a0;  1 drivers
v0000017c435f1490_0 .net "c", 0 0, L_0000017c43da2f00;  1 drivers
v0000017c435f0310_0 .net "carry_1", 0 0, L_0000017c43da2e20;  1 drivers
v0000017c435f1c10_0 .net "carry_2", 0 0, L_0000017c43da41d0;  1 drivers
v0000017c435ef5f0_0 .net "cin", 0 0, L_0000017c43cdf940;  1 drivers
v0000017c435efd70_0 .net "sum_1", 0 0, L_0000017c43da4160;  1 drivers
S_0000017c43623c60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43623ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4160 .functor XOR 1, L_0000017c43ce0a20, L_0000017c43ce07a0, C4<0>, C4<0>;
L_0000017c43da2e20 .functor AND 1, L_0000017c43ce0a20, L_0000017c43ce07a0, C4<1>, C4<1>;
v0000017c435f0db0_0 .net "S", 0 0, L_0000017c43da4160;  alias, 1 drivers
v0000017c435f09f0_0 .net "a", 0 0, L_0000017c43ce0a20;  alias, 1 drivers
v0000017c435f06d0_0 .net "b", 0 0, L_0000017c43ce07a0;  alias, 1 drivers
v0000017c435f15d0_0 .net "c", 0 0, L_0000017c43da2e20;  alias, 1 drivers
S_0000017c43620420 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43623ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3750 .functor XOR 1, L_0000017c43da4160, L_0000017c43cdf940, C4<0>, C4<0>;
L_0000017c43da41d0 .functor AND 1, L_0000017c43da4160, L_0000017c43cdf940, C4<1>, C4<1>;
v0000017c435ef730_0 .net "S", 0 0, L_0000017c43da3750;  alias, 1 drivers
v0000017c435f1990_0 .net "a", 0 0, L_0000017c43da4160;  alias, 1 drivers
v0000017c435f1cb0_0 .net "b", 0 0, L_0000017c43cdf940;  alias, 1 drivers
v0000017c435f1a30_0 .net "c", 0 0, L_0000017c43da41d0;  alias, 1 drivers
S_0000017c4361ff70 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243e00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf0618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da5040 .functor BUFZ 1, L_0000017c43cf0618, C4<0>, C4<0>, C4<0>;
v0000017c435f1df0_0 .net "S", 4 0, L_0000017c43ce3fe0;  alias, 1 drivers
v0000017c435f3dd0_0 .net *"_ivl_0", 0 0, L_0000017c43da4a90;  1 drivers
v0000017c435f3790_0 .net *"_ivl_10", 0 0, L_0000017c43da4cc0;  1 drivers
v0000017c435f42d0_0 .net *"_ivl_20", 0 0, L_0000017c43da5350;  1 drivers
v0000017c435f2b10_0 .net *"_ivl_30", 0 0, L_0000017c43da5820;  1 drivers
v0000017c435f56d0_0 .net *"_ivl_40", 0 0, L_0000017c43da45c0;  1 drivers
v0000017c435f5270_0 .net *"_ivl_56", 0 0, L_0000017c43da5040;  1 drivers
v0000017c435f6ad0_0 .net "a", 4 0, L_0000017c43ce05c0;  alias, 1 drivers
v0000017c435f4d70_0 .net "b", 4 0, L_0000017c43ce0d40;  alias, 1 drivers
v0000017c435f65d0_0 .net "b1", 4 0, L_0000017c43ce2500;  1 drivers
v0000017c435f6990_0 .net "c", 0 0, L_0000017c43ce2820;  alias, 1 drivers
v0000017c435f5770_0 .net "cin", 0 0, L_0000017c43cf0618;  1 drivers
v0000017c435f4c30_0 .net "co", 5 0, L_0000017c43ce35e0;  1 drivers
L_0000017c43ce0b60 .part L_0000017c43ce0d40, 0, 1;
L_0000017c43cdfbc0 .part L_0000017c43ce05c0, 0, 1;
L_0000017c43ce0c00 .part L_0000017c43ce2500, 0, 1;
L_0000017c43ce1b00 .part L_0000017c43ce35e0, 0, 1;
L_0000017c43ce1a60 .part L_0000017c43ce0d40, 1, 1;
L_0000017c43ce0ca0 .part L_0000017c43ce05c0, 1, 1;
L_0000017c43ce0f20 .part L_0000017c43ce2500, 1, 1;
L_0000017c43ce0fc0 .part L_0000017c43ce35e0, 1, 1;
L_0000017c43ce1060 .part L_0000017c43ce0d40, 2, 1;
L_0000017c43cdfc60 .part L_0000017c43ce05c0, 2, 1;
L_0000017c43ce1100 .part L_0000017c43ce2500, 2, 1;
L_0000017c43ce11a0 .part L_0000017c43ce35e0, 2, 1;
L_0000017c43ce1240 .part L_0000017c43ce0d40, 3, 1;
L_0000017c43ce1600 .part L_0000017c43ce05c0, 3, 1;
L_0000017c43ce17e0 .part L_0000017c43ce2500, 3, 1;
L_0000017c43ce1880 .part L_0000017c43ce35e0, 3, 1;
LS_0000017c43ce2500_0_0 .concat8 [ 1 1 1 1], L_0000017c43da4a90, L_0000017c43da4cc0, L_0000017c43da5350, L_0000017c43da5820;
LS_0000017c43ce2500_0_4 .concat8 [ 1 0 0 0], L_0000017c43da45c0;
L_0000017c43ce2500 .concat8 [ 4 1 0 0], LS_0000017c43ce2500_0_0, LS_0000017c43ce2500_0_4;
L_0000017c43ce41c0 .part L_0000017c43ce0d40, 4, 1;
L_0000017c43ce4300 .part L_0000017c43ce05c0, 4, 1;
L_0000017c43ce3540 .part L_0000017c43ce2500, 4, 1;
L_0000017c43ce3b80 .part L_0000017c43ce35e0, 4, 1;
LS_0000017c43ce3fe0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da4d30, L_0000017c43da5a50, L_0000017c43da53c0, L_0000017c43da4e10;
LS_0000017c43ce3fe0_0_4 .concat8 [ 1 0 0 0], L_0000017c43da4f60;
L_0000017c43ce3fe0 .concat8 [ 4 1 0 0], LS_0000017c43ce3fe0_0_0, LS_0000017c43ce3fe0_0_4;
LS_0000017c43ce35e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da5040, L_0000017c43da4710, L_0000017c43da57b0, L_0000017c43da4da0;
LS_0000017c43ce35e0_0_4 .concat8 [ 1 1 0 0], L_0000017c43da54a0, L_0000017c43da4c50;
L_0000017c43ce35e0 .concat8 [ 4 2 0 0], LS_0000017c43ce35e0_0_0, LS_0000017c43ce35e0_0_4;
L_0000017c43ce2820 .part L_0000017c43ce35e0, 5, 1;
S_0000017c43620d80 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4361ff70;
 .timescale 0 0;
P_0000017c432439c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da4a90 .functor XOR 1, L_0000017c43cf0618, L_0000017c43ce0b60, C4<0>, C4<0>;
v0000017c435f03b0_0 .net *"_ivl_1", 0 0, L_0000017c43ce0b60;  1 drivers
S_0000017c436253d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43620d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da4710 .functor OR 1, L_0000017c43da48d0, L_0000017c43da5740, C4<0>, C4<0>;
v0000017c435efa50_0 .net "S", 0 0, L_0000017c43da4d30;  1 drivers
v0000017c435f10d0_0 .net "a", 0 0, L_0000017c43cdfbc0;  1 drivers
v0000017c435f08b0_0 .net "b", 0 0, L_0000017c43ce0c00;  1 drivers
v0000017c435f13f0_0 .net "c", 0 0, L_0000017c43da4710;  1 drivers
v0000017c435f0f90_0 .net "carry_1", 0 0, L_0000017c43da48d0;  1 drivers
v0000017c435efeb0_0 .net "carry_2", 0 0, L_0000017c43da5740;  1 drivers
v0000017c435eff50_0 .net "cin", 0 0, L_0000017c43ce1b00;  1 drivers
v0000017c435efff0_0 .net "sum_1", 0 0, L_0000017c43da4630;  1 drivers
S_0000017c436205b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436253d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4630 .functor XOR 1, L_0000017c43cdfbc0, L_0000017c43ce0c00, C4<0>, C4<0>;
L_0000017c43da48d0 .functor AND 1, L_0000017c43cdfbc0, L_0000017c43ce0c00, C4<1>, C4<1>;
v0000017c435f17b0_0 .net "S", 0 0, L_0000017c43da4630;  alias, 1 drivers
v0000017c435efe10_0 .net "a", 0 0, L_0000017c43cdfbc0;  alias, 1 drivers
v0000017c435ef9b0_0 .net "b", 0 0, L_0000017c43ce0c00;  alias, 1 drivers
v0000017c435f0bd0_0 .net "c", 0 0, L_0000017c43da48d0;  alias, 1 drivers
S_0000017c43620f10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436253d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4d30 .functor XOR 1, L_0000017c43da4630, L_0000017c43ce1b00, C4<0>, C4<0>;
L_0000017c43da5740 .functor AND 1, L_0000017c43da4630, L_0000017c43ce1b00, C4<1>, C4<1>;
v0000017c435f1850_0 .net "S", 0 0, L_0000017c43da4d30;  alias, 1 drivers
v0000017c435efb90_0 .net "a", 0 0, L_0000017c43da4630;  alias, 1 drivers
v0000017c435efc30_0 .net "b", 0 0, L_0000017c43ce1b00;  alias, 1 drivers
v0000017c435f18f0_0 .net "c", 0 0, L_0000017c43da5740;  alias, 1 drivers
S_0000017c436237b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4361ff70;
 .timescale 0 0;
P_0000017c43243500 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da4cc0 .functor XOR 1, L_0000017c43cf0618, L_0000017c43ce1a60, C4<0>, C4<0>;
v0000017c435f2390_0 .net *"_ivl_1", 0 0, L_0000017c43ce1a60;  1 drivers
S_0000017c43621870 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436237b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da57b0 .functor OR 1, L_0000017c43da44e0, L_0000017c43da4e80, C4<0>, C4<0>;
v0000017c435f12b0_0 .net "S", 0 0, L_0000017c43da5a50;  1 drivers
v0000017c435f3fb0_0 .net "a", 0 0, L_0000017c43ce0ca0;  1 drivers
v0000017c435f3150_0 .net "b", 0 0, L_0000017c43ce0f20;  1 drivers
v0000017c435f3970_0 .net "c", 0 0, L_0000017c43da57b0;  1 drivers
v0000017c435f3b50_0 .net "carry_1", 0 0, L_0000017c43da44e0;  1 drivers
v0000017c435f3a10_0 .net "carry_2", 0 0, L_0000017c43da4e80;  1 drivers
v0000017c435f2ed0_0 .net "cin", 0 0, L_0000017c43ce0fc0;  1 drivers
v0000017c435f24d0_0 .net "sum_1", 0 0, L_0000017c43da4400;  1 drivers
S_0000017c43621a00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43621870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4400 .functor XOR 1, L_0000017c43ce0ca0, L_0000017c43ce0f20, C4<0>, C4<0>;
L_0000017c43da44e0 .functor AND 1, L_0000017c43ce0ca0, L_0000017c43ce0f20, C4<1>, C4<1>;
v0000017c435f0090_0 .net "S", 0 0, L_0000017c43da4400;  alias, 1 drivers
v0000017c435f0c70_0 .net "a", 0 0, L_0000017c43ce0ca0;  alias, 1 drivers
v0000017c435f04f0_0 .net "b", 0 0, L_0000017c43ce0f20;  alias, 1 drivers
v0000017c435f0590_0 .net "c", 0 0, L_0000017c43da44e0;  alias, 1 drivers
S_0000017c43620a60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43621870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5a50 .functor XOR 1, L_0000017c43da4400, L_0000017c43ce0fc0, C4<0>, C4<0>;
L_0000017c43da4e80 .functor AND 1, L_0000017c43da4400, L_0000017c43ce0fc0, C4<1>, C4<1>;
v0000017c435f0630_0 .net "S", 0 0, L_0000017c43da5a50;  alias, 1 drivers
v0000017c435f1030_0 .net "a", 0 0, L_0000017c43da4400;  alias, 1 drivers
v0000017c435f1170_0 .net "b", 0 0, L_0000017c43ce0fc0;  alias, 1 drivers
v0000017c435f1210_0 .net "c", 0 0, L_0000017c43da4e80;  alias, 1 drivers
S_0000017c43622360 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4361ff70;
 .timescale 0 0;
P_0000017c43243ac0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da5350 .functor XOR 1, L_0000017c43cf0618, L_0000017c43ce1060, C4<0>, C4<0>;
v0000017c435f3e70_0 .net *"_ivl_1", 0 0, L_0000017c43ce1060;  1 drivers
S_0000017c43620100 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43622360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da4da0 .functor OR 1, L_0000017c43da4fd0, L_0000017c43da5890, C4<0>, C4<0>;
v0000017c435f3f10_0 .net "S", 0 0, L_0000017c43da53c0;  1 drivers
v0000017c435f2430_0 .net "a", 0 0, L_0000017c43cdfc60;  1 drivers
v0000017c435f22f0_0 .net "b", 0 0, L_0000017c43ce1100;  1 drivers
v0000017c435f3c90_0 .net "c", 0 0, L_0000017c43da4da0;  1 drivers
v0000017c435f30b0_0 .net "carry_1", 0 0, L_0000017c43da4fd0;  1 drivers
v0000017c435f2570_0 .net "carry_2", 0 0, L_0000017c43da5890;  1 drivers
v0000017c435f3d30_0 .net "cin", 0 0, L_0000017c43ce11a0;  1 drivers
v0000017c435f2110_0 .net "sum_1", 0 0, L_0000017c43da5190;  1 drivers
S_0000017c436224f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43620100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5190 .functor XOR 1, L_0000017c43cdfc60, L_0000017c43ce1100, C4<0>, C4<0>;
L_0000017c43da4fd0 .functor AND 1, L_0000017c43cdfc60, L_0000017c43ce1100, C4<1>, C4<1>;
v0000017c435f2cf0_0 .net "S", 0 0, L_0000017c43da5190;  alias, 1 drivers
v0000017c435f4050_0 .net "a", 0 0, L_0000017c43cdfc60;  alias, 1 drivers
v0000017c435f4370_0 .net "b", 0 0, L_0000017c43ce1100;  alias, 1 drivers
v0000017c435f38d0_0 .net "c", 0 0, L_0000017c43da4fd0;  alias, 1 drivers
S_0000017c43624430 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43620100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da53c0 .functor XOR 1, L_0000017c43da5190, L_0000017c43ce11a0, C4<0>, C4<0>;
L_0000017c43da5890 .functor AND 1, L_0000017c43da5190, L_0000017c43ce11a0, C4<1>, C4<1>;
v0000017c435f1e90_0 .net "S", 0 0, L_0000017c43da53c0;  alias, 1 drivers
v0000017c435f3ab0_0 .net "a", 0 0, L_0000017c43da5190;  alias, 1 drivers
v0000017c435f2f70_0 .net "b", 0 0, L_0000017c43ce11a0;  alias, 1 drivers
v0000017c435f31f0_0 .net "c", 0 0, L_0000017c43da5890;  alias, 1 drivers
S_0000017c43625240 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4361ff70;
 .timescale 0 0;
P_0000017c432438c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43da5820 .functor XOR 1, L_0000017c43cf0618, L_0000017c43ce1240, C4<0>, C4<0>;
v0000017c435f2e30_0 .net *"_ivl_1", 0 0, L_0000017c43ce1240;  1 drivers
S_0000017c43620290 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43625240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da54a0 .functor OR 1, L_0000017c43da5c10, L_0000017c43da47f0, C4<0>, C4<0>;
v0000017c435f1f30_0 .net "S", 0 0, L_0000017c43da4e10;  1 drivers
v0000017c435f2070_0 .net "a", 0 0, L_0000017c43ce1600;  1 drivers
v0000017c435f33d0_0 .net "b", 0 0, L_0000017c43ce17e0;  1 drivers
v0000017c435f2610_0 .net "c", 0 0, L_0000017c43da54a0;  1 drivers
v0000017c435f2250_0 .net "carry_1", 0 0, L_0000017c43da5c10;  1 drivers
v0000017c435f27f0_0 .net "carry_2", 0 0, L_0000017c43da47f0;  1 drivers
v0000017c435f35b0_0 .net "cin", 0 0, L_0000017c43ce1880;  1 drivers
v0000017c435f3bf0_0 .net "sum_1", 0 0, L_0000017c43da4b00;  1 drivers
S_0000017c436216e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43620290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4b00 .functor XOR 1, L_0000017c43ce1600, L_0000017c43ce17e0, C4<0>, C4<0>;
L_0000017c43da5c10 .functor AND 1, L_0000017c43ce1600, L_0000017c43ce17e0, C4<1>, C4<1>;
v0000017c435f2930_0 .net "S", 0 0, L_0000017c43da4b00;  alias, 1 drivers
v0000017c435f21b0_0 .net "a", 0 0, L_0000017c43ce1600;  alias, 1 drivers
v0000017c435f3290_0 .net "b", 0 0, L_0000017c43ce17e0;  alias, 1 drivers
v0000017c435f3330_0 .net "c", 0 0, L_0000017c43da5c10;  alias, 1 drivers
S_0000017c4361fac0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43620290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4e10 .functor XOR 1, L_0000017c43da4b00, L_0000017c43ce1880, C4<0>, C4<0>;
L_0000017c43da47f0 .functor AND 1, L_0000017c43da4b00, L_0000017c43ce1880, C4<1>, C4<1>;
v0000017c435f2d90_0 .net "S", 0 0, L_0000017c43da4e10;  alias, 1 drivers
v0000017c435f2750_0 .net "a", 0 0, L_0000017c43da4b00;  alias, 1 drivers
v0000017c435f4410_0 .net "b", 0 0, L_0000017c43ce1880;  alias, 1 drivers
v0000017c435f4230_0 .net "c", 0 0, L_0000017c43da47f0;  alias, 1 drivers
S_0000017c43622040 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4361ff70;
 .timescale 0 0;
P_0000017c43244000 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da45c0 .functor XOR 1, L_0000017c43cf0618, L_0000017c43ce41c0, C4<0>, C4<0>;
v0000017c435f29d0_0 .net *"_ivl_1", 0 0, L_0000017c43ce41c0;  1 drivers
S_0000017c43624d90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43622040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da4c50 .functor OR 1, L_0000017c43da5dd0, L_0000017c43da4be0, C4<0>, C4<0>;
v0000017c435f26b0_0 .net "S", 0 0, L_0000017c43da4f60;  1 drivers
v0000017c435f3650_0 .net "a", 0 0, L_0000017c43ce4300;  1 drivers
v0000017c435f44b0_0 .net "b", 0 0, L_0000017c43ce3540;  1 drivers
v0000017c435f2890_0 .net "c", 0 0, L_0000017c43da4c50;  1 drivers
v0000017c435f3830_0 .net "carry_1", 0 0, L_0000017c43da5dd0;  1 drivers
v0000017c435f4190_0 .net "carry_2", 0 0, L_0000017c43da4be0;  1 drivers
v0000017c435f3010_0 .net "cin", 0 0, L_0000017c43ce3b80;  1 drivers
v0000017c435f36f0_0 .net "sum_1", 0 0, L_0000017c43da4b70;  1 drivers
S_0000017c436256f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43624d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4b70 .functor XOR 1, L_0000017c43ce4300, L_0000017c43ce3540, C4<0>, C4<0>;
L_0000017c43da5dd0 .functor AND 1, L_0000017c43ce4300, L_0000017c43ce3540, C4<1>, C4<1>;
v0000017c435f40f0_0 .net "S", 0 0, L_0000017c43da4b70;  alias, 1 drivers
v0000017c435f2a70_0 .net "a", 0 0, L_0000017c43ce4300;  alias, 1 drivers
v0000017c435f1fd0_0 .net "b", 0 0, L_0000017c43ce3540;  alias, 1 drivers
v0000017c435f3470_0 .net "c", 0 0, L_0000017c43da5dd0;  alias, 1 drivers
S_0000017c43621230 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43624d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4f60 .functor XOR 1, L_0000017c43da4b70, L_0000017c43ce3b80, C4<0>, C4<0>;
L_0000017c43da4be0 .functor AND 1, L_0000017c43da4b70, L_0000017c43ce3b80, C4<1>, C4<1>;
v0000017c435f1d50_0 .net "S", 0 0, L_0000017c43da4f60;  alias, 1 drivers
v0000017c435f2c50_0 .net "a", 0 0, L_0000017c43da4b70;  alias, 1 drivers
v0000017c435f2bb0_0 .net "b", 0 0, L_0000017c43ce3b80;  alias, 1 drivers
v0000017c435f3510_0 .net "c", 0 0, L_0000017c43da4be0;  alias, 1 drivers
S_0000017c43624a70 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243a00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf0660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43da78f0 .functor BUFZ 1, L_0000017c43cf0660, C4<0>, C4<0>, C4<0>;
v0000017c435f88d0_0 .net "S", 4 0, L_0000017c43ce3a40;  alias, 1 drivers
v0000017c435f8f10_0 .net *"_ivl_0", 0 0, L_0000017c43da5ac0;  1 drivers
v0000017c435f90f0_0 .net *"_ivl_10", 0 0, L_0000017c43da49b0;  1 drivers
v0000017c435f7ed0_0 .net *"_ivl_20", 0 0, L_0000017c43da5970;  1 drivers
v0000017c435f7110_0 .net *"_ivl_30", 0 0, L_0000017c43da55f0;  1 drivers
v0000017c435f9230_0 .net *"_ivl_40", 0 0, L_0000017c43da5c80;  1 drivers
v0000017c435f74d0_0 .net *"_ivl_56", 0 0, L_0000017c43da78f0;  1 drivers
v0000017c435f92d0_0 .net "a", 4 0, L_0000017c43ce3fe0;  alias, 1 drivers
v0000017c435f71b0_0 .net "b", 4 0, o0000017c43565f28;  alias, 0 drivers
v0000017c435f9370_0 .net "b1", 4 0, L_0000017c43ce46c0;  1 drivers
v0000017c435f8150_0 .net "c", 0 0, L_0000017c43ce3220;  alias, 1 drivers
v0000017c435f80b0_0 .net "cin", 0 0, L_0000017c43cf0660;  1 drivers
v0000017c435f8bf0_0 .net "co", 5 0, L_0000017c43ce2280;  1 drivers
L_0000017c43ce4620 .part o0000017c43565f28, 0, 1;
L_0000017c43ce43a0 .part L_0000017c43ce3fe0, 0, 1;
L_0000017c43ce3680 .part L_0000017c43ce46c0, 0, 1;
L_0000017c43ce3720 .part L_0000017c43ce2280, 0, 1;
L_0000017c43ce3c20 .part o0000017c43565f28, 1, 1;
L_0000017c43ce2fa0 .part L_0000017c43ce3fe0, 1, 1;
L_0000017c43ce37c0 .part L_0000017c43ce46c0, 1, 1;
L_0000017c43ce3e00 .part L_0000017c43ce2280, 1, 1;
L_0000017c43ce4440 .part o0000017c43565f28, 2, 1;
L_0000017c43ce23c0 .part L_0000017c43ce3fe0, 2, 1;
L_0000017c43ce28c0 .part L_0000017c43ce46c0, 2, 1;
L_0000017c43ce2780 .part L_0000017c43ce2280, 2, 1;
L_0000017c43ce30e0 .part o0000017c43565f28, 3, 1;
L_0000017c43ce3040 .part L_0000017c43ce3fe0, 3, 1;
L_0000017c43ce2960 .part L_0000017c43ce46c0, 3, 1;
L_0000017c43ce3180 .part L_0000017c43ce2280, 3, 1;
LS_0000017c43ce46c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43da5ac0, L_0000017c43da49b0, L_0000017c43da5970, L_0000017c43da55f0;
LS_0000017c43ce46c0_0_4 .concat8 [ 1 0 0 0], L_0000017c43da5c80;
L_0000017c43ce46c0 .concat8 [ 4 1 0 0], LS_0000017c43ce46c0_0_0, LS_0000017c43ce46c0_0_4;
L_0000017c43ce32c0 .part o0000017c43565f28, 4, 1;
L_0000017c43ce2320 .part L_0000017c43ce3fe0, 4, 1;
L_0000017c43ce44e0 .part L_0000017c43ce46c0, 4, 1;
L_0000017c43ce3ae0 .part L_0000017c43ce2280, 4, 1;
LS_0000017c43ce3a40_0_0 .concat8 [ 1 1 1 1], L_0000017c43da5900, L_0000017c43da52e0, L_0000017c43da5ba0, L_0000017c43da5d60;
LS_0000017c43ce3a40_0_4 .concat8 [ 1 0 0 0], L_0000017c43da69a0;
L_0000017c43ce3a40 .concat8 [ 4 1 0 0], LS_0000017c43ce3a40_0_0, LS_0000017c43ce3a40_0_4;
LS_0000017c43ce2280_0_0 .concat8 [ 1 1 1 1], L_0000017c43da78f0, L_0000017c43da4940, L_0000017c43da5660, L_0000017c43da59e0;
LS_0000017c43ce2280_0_4 .concat8 [ 1 1 0 0], L_0000017c43da42b0, L_0000017c43da7960;
L_0000017c43ce2280 .concat8 [ 4 2 0 0], LS_0000017c43ce2280_0_0, LS_0000017c43ce2280_0_4;
L_0000017c43ce3220 .part L_0000017c43ce2280, 5, 1;
S_0000017c43625560 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43624a70;
 .timescale 0 0;
P_0000017c432433c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da5ac0 .functor XOR 1, L_0000017c43cf0660, L_0000017c43ce4620, C4<0>, C4<0>;
v0000017c435f4910_0 .net *"_ivl_1", 0 0, L_0000017c43ce4620;  1 drivers
S_0000017c43621eb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43625560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da4940 .functor OR 1, L_0000017c43da4780, L_0000017c43da50b0, C4<0>, C4<0>;
v0000017c435f4550_0 .net "S", 0 0, L_0000017c43da5900;  1 drivers
v0000017c435f5db0_0 .net "a", 0 0, L_0000017c43ce43a0;  1 drivers
v0000017c435f6b70_0 .net "b", 0 0, L_0000017c43ce3680;  1 drivers
v0000017c435f5310_0 .net "c", 0 0, L_0000017c43da4940;  1 drivers
v0000017c435f6c10_0 .net "carry_1", 0 0, L_0000017c43da4780;  1 drivers
v0000017c435f6030_0 .net "carry_2", 0 0, L_0000017c43da50b0;  1 drivers
v0000017c435f4eb0_0 .net "cin", 0 0, L_0000017c43ce3720;  1 drivers
v0000017c435f53b0_0 .net "sum_1", 0 0, L_0000017c43da4320;  1 drivers
S_0000017c436208d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43621eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4320 .functor XOR 1, L_0000017c43ce43a0, L_0000017c43ce3680, C4<0>, C4<0>;
L_0000017c43da4780 .functor AND 1, L_0000017c43ce43a0, L_0000017c43ce3680, C4<1>, C4<1>;
v0000017c435f60d0_0 .net "S", 0 0, L_0000017c43da4320;  alias, 1 drivers
v0000017c435f5810_0 .net "a", 0 0, L_0000017c43ce43a0;  alias, 1 drivers
v0000017c435f5950_0 .net "b", 0 0, L_0000017c43ce3680;  alias, 1 drivers
v0000017c435f6170_0 .net "c", 0 0, L_0000017c43da4780;  alias, 1 drivers
S_0000017c43620740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43621eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5900 .functor XOR 1, L_0000017c43da4320, L_0000017c43ce3720, C4<0>, C4<0>;
L_0000017c43da50b0 .functor AND 1, L_0000017c43da4320, L_0000017c43ce3720, C4<1>, C4<1>;
v0000017c435f6a30_0 .net "S", 0 0, L_0000017c43da5900;  alias, 1 drivers
v0000017c435f58b0_0 .net "a", 0 0, L_0000017c43da4320;  alias, 1 drivers
v0000017c435f4cd0_0 .net "b", 0 0, L_0000017c43ce3720;  alias, 1 drivers
v0000017c435f68f0_0 .net "c", 0 0, L_0000017c43da50b0;  alias, 1 drivers
S_0000017c43621b90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43624a70;
 .timescale 0 0;
P_0000017c43243780 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da49b0 .functor XOR 1, L_0000017c43cf0660, L_0000017c43ce3c20, C4<0>, C4<0>;
v0000017c435f5450_0 .net *"_ivl_1", 0 0, L_0000017c43ce3c20;  1 drivers
S_0000017c43623df0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43621b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da5660 .functor OR 1, L_0000017c43da5270, L_0000017c43da4470, C4<0>, C4<0>;
v0000017c435f6670_0 .net "S", 0 0, L_0000017c43da52e0;  1 drivers
v0000017c435f6350_0 .net "a", 0 0, L_0000017c43ce2fa0;  1 drivers
v0000017c435f5130_0 .net "b", 0 0, L_0000017c43ce37c0;  1 drivers
v0000017c435f6490_0 .net "c", 0 0, L_0000017c43da5660;  1 drivers
v0000017c435f4ff0_0 .net "carry_1", 0 0, L_0000017c43da5270;  1 drivers
v0000017c435f63f0_0 .net "carry_2", 0 0, L_0000017c43da4470;  1 drivers
v0000017c435f4a50_0 .net "cin", 0 0, L_0000017c43ce3e00;  1 drivers
v0000017c435f6cb0_0 .net "sum_1", 0 0, L_0000017c43da5120;  1 drivers
S_0000017c43622e50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43623df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5120 .functor XOR 1, L_0000017c43ce2fa0, L_0000017c43ce37c0, C4<0>, C4<0>;
L_0000017c43da5270 .functor AND 1, L_0000017c43ce2fa0, L_0000017c43ce37c0, C4<1>, C4<1>;
v0000017c435f6210_0 .net "S", 0 0, L_0000017c43da5120;  alias, 1 drivers
v0000017c435f4af0_0 .net "a", 0 0, L_0000017c43ce2fa0;  alias, 1 drivers
v0000017c435f59f0_0 .net "b", 0 0, L_0000017c43ce37c0;  alias, 1 drivers
v0000017c435f4e10_0 .net "c", 0 0, L_0000017c43da5270;  alias, 1 drivers
S_0000017c43622fe0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43623df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da52e0 .functor XOR 1, L_0000017c43da5120, L_0000017c43ce3e00, C4<0>, C4<0>;
L_0000017c43da4470 .functor AND 1, L_0000017c43da5120, L_0000017c43ce3e00, C4<1>, C4<1>;
v0000017c435f4f50_0 .net "S", 0 0, L_0000017c43da52e0;  alias, 1 drivers
v0000017c435f6530_0 .net "a", 0 0, L_0000017c43da5120;  alias, 1 drivers
v0000017c435f4690_0 .net "b", 0 0, L_0000017c43ce3e00;  alias, 1 drivers
v0000017c435f62b0_0 .net "c", 0 0, L_0000017c43da4470;  alias, 1 drivers
S_0000017c436221d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43624a70;
 .timescale 0 0;
P_0000017c43243bc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da5970 .functor XOR 1, L_0000017c43cf0660, L_0000017c43ce4440, C4<0>, C4<0>;
v0000017c435f47d0_0 .net *"_ivl_1", 0 0, L_0000017c43ce4440;  1 drivers
S_0000017c4361fde0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436221d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da59e0 .functor OR 1, L_0000017c43da5430, L_0000017c43da5510, C4<0>, C4<0>;
v0000017c435f51d0_0 .net "S", 0 0, L_0000017c43da5ba0;  1 drivers
v0000017c435f54f0_0 .net "a", 0 0, L_0000017c43ce23c0;  1 drivers
v0000017c435f49b0_0 .net "b", 0 0, L_0000017c43ce28c0;  1 drivers
v0000017c435f5a90_0 .net "c", 0 0, L_0000017c43da59e0;  1 drivers
v0000017c435f5590_0 .net "carry_1", 0 0, L_0000017c43da5430;  1 drivers
v0000017c435f5630_0 .net "carry_2", 0 0, L_0000017c43da5510;  1 drivers
v0000017c435f5ef0_0 .net "cin", 0 0, L_0000017c43ce2780;  1 drivers
v0000017c435f6850_0 .net "sum_1", 0 0, L_0000017c43da5b30;  1 drivers
S_0000017c43621d20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5b30 .functor XOR 1, L_0000017c43ce23c0, L_0000017c43ce28c0, C4<0>, C4<0>;
L_0000017c43da5430 .functor AND 1, L_0000017c43ce23c0, L_0000017c43ce28c0, C4<1>, C4<1>;
v0000017c435f5d10_0 .net "S", 0 0, L_0000017c43da5b30;  alias, 1 drivers
v0000017c435f6710_0 .net "a", 0 0, L_0000017c43ce23c0;  alias, 1 drivers
v0000017c435f5e50_0 .net "b", 0 0, L_0000017c43ce28c0;  alias, 1 drivers
v0000017c435f67b0_0 .net "c", 0 0, L_0000017c43da5430;  alias, 1 drivers
S_0000017c436210a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5ba0 .functor XOR 1, L_0000017c43da5b30, L_0000017c43ce2780, C4<0>, C4<0>;
L_0000017c43da5510 .functor AND 1, L_0000017c43da5b30, L_0000017c43ce2780, C4<1>, C4<1>;
v0000017c435f5090_0 .net "S", 0 0, L_0000017c43da5ba0;  alias, 1 drivers
v0000017c435f45f0_0 .net "a", 0 0, L_0000017c43da5b30;  alias, 1 drivers
v0000017c435f4730_0 .net "b", 0 0, L_0000017c43ce2780;  alias, 1 drivers
v0000017c435f4b90_0 .net "c", 0 0, L_0000017c43da5510;  alias, 1 drivers
S_0000017c4361f480 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43624a70;
 .timescale 0 0;
P_0000017c43244240 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43da55f0 .functor XOR 1, L_0000017c43cf0660, L_0000017c43ce30e0, C4<0>, C4<0>;
v0000017c435f7cf0_0 .net *"_ivl_1", 0 0, L_0000017c43ce30e0;  1 drivers
S_0000017c43620bf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da42b0 .functor OR 1, L_0000017c43da5580, L_0000017c43da4240, C4<0>, C4<0>;
v0000017c435f7e30_0 .net "S", 0 0, L_0000017c43da5d60;  1 drivers
v0000017c435f7430_0 .net "a", 0 0, L_0000017c43ce3040;  1 drivers
v0000017c435f7750_0 .net "b", 0 0, L_0000017c43ce2960;  1 drivers
v0000017c435f8510_0 .net "c", 0 0, L_0000017c43da42b0;  1 drivers
v0000017c435f8650_0 .net "carry_1", 0 0, L_0000017c43da5580;  1 drivers
v0000017c435f7f70_0 .net "carry_2", 0 0, L_0000017c43da4240;  1 drivers
v0000017c435f94b0_0 .net "cin", 0 0, L_0000017c43ce3180;  1 drivers
v0000017c435f8d30_0 .net "sum_1", 0 0, L_0000017c43da5cf0;  1 drivers
S_0000017c436213c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43620bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5cf0 .functor XOR 1, L_0000017c43ce3040, L_0000017c43ce2960, C4<0>, C4<0>;
L_0000017c43da5580 .functor AND 1, L_0000017c43ce3040, L_0000017c43ce2960, C4<1>, C4<1>;
v0000017c435f4870_0 .net "S", 0 0, L_0000017c43da5cf0;  alias, 1 drivers
v0000017c435f5b30_0 .net "a", 0 0, L_0000017c43ce3040;  alias, 1 drivers
v0000017c435f5bd0_0 .net "b", 0 0, L_0000017c43ce2960;  alias, 1 drivers
v0000017c435f5f90_0 .net "c", 0 0, L_0000017c43da5580;  alias, 1 drivers
S_0000017c43623300 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43620bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5d60 .functor XOR 1, L_0000017c43da5cf0, L_0000017c43ce3180, C4<0>, C4<0>;
L_0000017c43da4240 .functor AND 1, L_0000017c43da5cf0, L_0000017c43ce3180, C4<1>, C4<1>;
v0000017c435f5c70_0 .net "S", 0 0, L_0000017c43da5d60;  alias, 1 drivers
v0000017c435f7930_0 .net "a", 0 0, L_0000017c43da5cf0;  alias, 1 drivers
v0000017c435f8c90_0 .net "b", 0 0, L_0000017c43ce3180;  alias, 1 drivers
v0000017c435f6f30_0 .net "c", 0 0, L_0000017c43da4240;  alias, 1 drivers
S_0000017c43621550 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43624a70;
 .timescale 0 0;
P_0000017c43243c00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da5c80 .functor XOR 1, L_0000017c43cf0660, L_0000017c43ce32c0, C4<0>, C4<0>;
v0000017c435f8e70_0 .net *"_ivl_1", 0 0, L_0000017c43ce32c0;  1 drivers
S_0000017c43624f20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43621550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da7960 .functor OR 1, L_0000017c43da6930, L_0000017c43da7730, C4<0>, C4<0>;
v0000017c435f86f0_0 .net "S", 0 0, L_0000017c43da69a0;  1 drivers
v0000017c435f8fb0_0 .net "a", 0 0, L_0000017c43ce2320;  1 drivers
v0000017c435f7d90_0 .net "b", 0 0, L_0000017c43ce44e0;  1 drivers
v0000017c435f9050_0 .net "c", 0 0, L_0000017c43da7960;  1 drivers
v0000017c435f8790_0 .net "carry_1", 0 0, L_0000017c43da6930;  1 drivers
v0000017c435f6d50_0 .net "carry_2", 0 0, L_0000017c43da7730;  1 drivers
v0000017c435f6df0_0 .net "cin", 0 0, L_0000017c43ce3ae0;  1 drivers
v0000017c435f7570_0 .net "sum_1", 0 0, L_0000017c43da4390;  1 drivers
S_0000017c43622680 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43624f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4390 .functor XOR 1, L_0000017c43ce2320, L_0000017c43ce44e0, C4<0>, C4<0>;
L_0000017c43da6930 .functor AND 1, L_0000017c43ce2320, L_0000017c43ce44e0, C4<1>, C4<1>;
v0000017c435f8470_0 .net "S", 0 0, L_0000017c43da4390;  alias, 1 drivers
v0000017c435f8010_0 .net "a", 0 0, L_0000017c43ce2320;  alias, 1 drivers
v0000017c435f8b50_0 .net "b", 0 0, L_0000017c43ce44e0;  alias, 1 drivers
v0000017c435f8a10_0 .net "c", 0 0, L_0000017c43da6930;  alias, 1 drivers
S_0000017c43623170 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43624f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da69a0 .functor XOR 1, L_0000017c43da4390, L_0000017c43ce3ae0, C4<0>, C4<0>;
L_0000017c43da7730 .functor AND 1, L_0000017c43da4390, L_0000017c43ce3ae0, C4<1>, C4<1>;
v0000017c435f7390_0 .net "S", 0 0, L_0000017c43da69a0;  alias, 1 drivers
v0000017c435f8dd0_0 .net "a", 0 0, L_0000017c43da4390;  alias, 1 drivers
v0000017c435f9190_0 .net "b", 0 0, L_0000017c43ce3ae0;  alias, 1 drivers
v0000017c435f7c50_0 .net "c", 0 0, L_0000017c43da7730;  alias, 1 drivers
S_0000017c43622810 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43da3440 .functor AND 1, L_0000017c43cdf080, L_0000017c43cdf260, C4<1>, C4<1>;
v0000017c435f9410_0 .net "X", 0 0, L_0000017c43cdf080;  alias, 1 drivers
v0000017c435f7610_0 .net "Y", 0 0, L_0000017c43cdf260;  alias, 1 drivers
v0000017c435f81f0_0 .net "Z", 2 0, L_0000017c43ce1380;  alias, 1 drivers
L_0000017c43cf02b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435f8290_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf02b8;  1 drivers
L_0000017c43cf0300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435f8330_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf0300;  1 drivers
v0000017c435f7250_0 .net *"_ivl_9", 0 0, L_0000017c43da3440;  1 drivers
L_0000017c43ce1380 .concat8 [ 1 1 1 0], L_0000017c43da3440, L_0000017c43cf0300, L_0000017c43cf02b8;
S_0000017c43624c00 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43da36e0 .functor AND 1, L_0000017c43cdf120, L_0000017c43ce0200, C4<1>, C4<1>;
v0000017c435f6e90_0 .net "X", 0 0, L_0000017c43cdf120;  alias, 1 drivers
v0000017c435f76b0_0 .net "Y", 0 0, L_0000017c43ce0200;  alias, 1 drivers
v0000017c435f6fd0_0 .net "Z", 2 0, L_0000017c43ce0700;  alias, 1 drivers
L_0000017c43cf0348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435f77f0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf0348;  1 drivers
L_0000017c43cf0390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435f83d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf0390;  1 drivers
v0000017c435f85b0_0 .net *"_ivl_9", 0 0, L_0000017c43da36e0;  1 drivers
L_0000017c43ce0700 .concat8 [ 1 1 1 0], L_0000017c43da36e0, L_0000017c43cf0390, L_0000017c43cf0348;
S_0000017c43622b30 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43da38a0 .functor AND 1, o0000017c43566348, o0000017c43566378, C4<1>, C4<1>;
v0000017c435f7070_0 .net "X", 0 0, o0000017c43566348;  alias, 0 drivers
v0000017c435f7890_0 .net "Y", 0 0, o0000017c43566378;  alias, 0 drivers
v0000017c435f72f0_0 .net "Z", 2 0, L_0000017c43ce2000;  alias, 1 drivers
L_0000017c43cf03d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435f8830_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf03d8;  1 drivers
L_0000017c43cf0420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435f79d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf0420;  1 drivers
v0000017c435f7a70_0 .net *"_ivl_9", 0 0, L_0000017c43da38a0;  1 drivers
L_0000017c43ce2000 .concat8 [ 1 1 1 0], L_0000017c43da38a0, L_0000017c43cf0420, L_0000017c43cf03d8;
S_0000017c436245c0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435485c0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c435485f8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548630 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c435f7b10_0 .net *"_ivl_0", 4 0, L_0000017c43cdfb20;  1 drivers
L_0000017c43cf04f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435f7bb0_0 .net *"_ivl_3", 1 0, L_0000017c43cf04f8;  1 drivers
v0000017c435f8970_0 .net *"_ivl_6", 2 0, L_0000017c43cdff80;  1 drivers
L_0000017c43cf0540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435f8ab0_0 .net *"_ivl_8", 1 0, L_0000017c43cf0540;  1 drivers
v0000017c435fb030_0 .net "a", 2 0, L_0000017c43ce1380;  alias, 1 drivers
v0000017c435f9910_0 .net "a_out", 4 0, L_0000017c43ce05c0;  alias, 1 drivers
L_0000017c43cdfb20 .concat [ 3 2 0 0], L_0000017c43ce1380, L_0000017c43cf04f8;
L_0000017c43cdff80 .part L_0000017c43cdfb20, 0, 3;
L_0000017c43ce05c0 .concat [ 2 3 0 0], L_0000017c43cf0540, L_0000017c43cdff80;
S_0000017c436229a0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547800 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547838 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547870 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c435fb350_0 .net *"_ivl_0", 4 0, L_0000017c43ce0840;  1 drivers
L_0000017c43cf0588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435fbc10_0 .net *"_ivl_3", 1 0, L_0000017c43cf0588;  1 drivers
v0000017c435fa8b0_0 .net *"_ivl_6", 3 0, L_0000017c43ce0020;  1 drivers
L_0000017c43cf05d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c435fbcb0_0 .net *"_ivl_8", 0 0, L_0000017c43cf05d0;  1 drivers
v0000017c435f9f50_0 .net "a", 2 0, L_0000017c43ce08e0;  alias, 1 drivers
v0000017c435fa6d0_0 .net "a_out", 4 0, L_0000017c43ce0d40;  alias, 1 drivers
L_0000017c43ce0840 .concat [ 3 2 0 0], L_0000017c43ce08e0, L_0000017c43cf0588;
L_0000017c43ce0020 .part L_0000017c43ce0840, 0, 4;
L_0000017c43ce0d40 .concat [ 1 4 0 0], L_0000017c43cf05d0, L_0000017c43ce0020;
S_0000017c43622cc0 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c435bad20;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243900 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf04b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43da56d0 .functor BUFZ 1, L_0000017c43cf04b0, C4<0>, C4<0>, C4<0>;
v0000017c435faf90_0 .net "S", 2 0, L_0000017c43ce08e0;  alias, 1 drivers
v0000017c435fb0d0_0 .net *"_ivl_0", 0 0, L_0000017c43da3830;  1 drivers
v0000017c435fb170_0 .net *"_ivl_10", 0 0, L_0000017c43da2790;  1 drivers
v0000017c435fb210_0 .net *"_ivl_20", 0 0, L_0000017c43da4550;  1 drivers
v0000017c435fb2b0_0 .net *"_ivl_36", 0 0, L_0000017c43da56d0;  1 drivers
v0000017c435fcb10_0 .net "a", 2 0, L_0000017c43ce2000;  alias, 1 drivers
v0000017c435fdd30_0 .net "b", 2 0, L_0000017c43ce19c0;  alias, 1 drivers
v0000017c435fdc90_0 .net "b1", 2 0, L_0000017c43cdf9e0;  1 drivers
v0000017c435fce30_0 .net "c", 0 0, L_0000017c43ce16a0;  alias, 1 drivers
v0000017c435fc2f0_0 .net "cin", 0 0, L_0000017c43cf04b0;  1 drivers
v0000017c435fd8d0_0 .net "co", 3 0, L_0000017c43ce1f60;  1 drivers
L_0000017c43ce1920 .part L_0000017c43ce19c0, 0, 1;
L_0000017c43cdfa80 .part L_0000017c43ce2000, 0, 1;
L_0000017c43ce1e20 .part L_0000017c43cdf9e0, 0, 1;
L_0000017c43ce0ac0 .part L_0000017c43ce1f60, 0, 1;
L_0000017c43ce14c0 .part L_0000017c43ce19c0, 1, 1;
L_0000017c43ce0e80 .part L_0000017c43ce2000, 1, 1;
L_0000017c43ce0340 .part L_0000017c43cdf9e0, 1, 1;
L_0000017c43ce0520 .part L_0000017c43ce1f60, 1, 1;
L_0000017c43cdf9e0 .concat8 [ 1 1 1 0], L_0000017c43da3830, L_0000017c43da2790, L_0000017c43da4550;
L_0000017c43ce1560 .part L_0000017c43ce19c0, 2, 1;
L_0000017c43ce03e0 .part L_0000017c43ce2000, 2, 1;
L_0000017c43ce1ce0 .part L_0000017c43cdf9e0, 2, 1;
L_0000017c43ce1d80 .part L_0000017c43ce1f60, 2, 1;
L_0000017c43ce08e0 .concat8 [ 1 1 1 0], L_0000017c43da3a60, L_0000017c43da3520, L_0000017c43da5200;
L_0000017c43ce1f60 .concat8 [ 1 1 1 1], L_0000017c43da56d0, L_0000017c43da26b0, L_0000017c43da3590, L_0000017c43da4860;
L_0000017c43ce16a0 .part L_0000017c43ce1f60, 3, 1;
S_0000017c43623490 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43622cc0;
 .timescale 0 0;
P_0000017c43243d80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da3830 .functor XOR 1, L_0000017c43cf04b0, L_0000017c43ce1920, C4<0>, C4<0>;
v0000017c435faa90_0 .net *"_ivl_1", 0 0, L_0000017c43ce1920;  1 drivers
S_0000017c43624750 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43623490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da26b0 .functor OR 1, L_0000017c43da34b0, L_0000017c43da2640, C4<0>, C4<0>;
v0000017c435fb5d0_0 .net "S", 0 0, L_0000017c43da3a60;  1 drivers
v0000017c435fa310_0 .net "a", 0 0, L_0000017c43cdfa80;  1 drivers
v0000017c435fb850_0 .net "b", 0 0, L_0000017c43ce1e20;  1 drivers
v0000017c435f99b0_0 .net "c", 0 0, L_0000017c43da26b0;  1 drivers
v0000017c435f9a50_0 .net "carry_1", 0 0, L_0000017c43da34b0;  1 drivers
v0000017c435fa950_0 .net "carry_2", 0 0, L_0000017c43da2640;  1 drivers
v0000017c435fa3b0_0 .net "cin", 0 0, L_0000017c43ce0ac0;  1 drivers
v0000017c435f95f0_0 .net "sum_1", 0 0, L_0000017c43da3360;  1 drivers
S_0000017c43623620 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43624750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3360 .functor XOR 1, L_0000017c43cdfa80, L_0000017c43ce1e20, C4<0>, C4<0>;
L_0000017c43da34b0 .functor AND 1, L_0000017c43cdfa80, L_0000017c43ce1e20, C4<1>, C4<1>;
v0000017c435f9730_0 .net "S", 0 0, L_0000017c43da3360;  alias, 1 drivers
v0000017c435fb990_0 .net "a", 0 0, L_0000017c43cdfa80;  alias, 1 drivers
v0000017c435f9550_0 .net "b", 0 0, L_0000017c43ce1e20;  alias, 1 drivers
v0000017c435fba30_0 .net "c", 0 0, L_0000017c43da34b0;  alias, 1 drivers
S_0000017c43623940 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43624750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3a60 .functor XOR 1, L_0000017c43da3360, L_0000017c43ce0ac0, C4<0>, C4<0>;
L_0000017c43da2640 .functor AND 1, L_0000017c43da3360, L_0000017c43ce0ac0, C4<1>, C4<1>;
v0000017c435fa770_0 .net "S", 0 0, L_0000017c43da3a60;  alias, 1 drivers
v0000017c435fb670_0 .net "a", 0 0, L_0000017c43da3360;  alias, 1 drivers
v0000017c435f9ff0_0 .net "b", 0 0, L_0000017c43ce0ac0;  alias, 1 drivers
v0000017c435f9d70_0 .net "c", 0 0, L_0000017c43da2640;  alias, 1 drivers
S_0000017c436250b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43622cc0;
 .timescale 0 0;
P_0000017c43243800 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da2790 .functor XOR 1, L_0000017c43cf04b0, L_0000017c43ce14c0, C4<0>, C4<0>;
v0000017c435f9af0_0 .net *"_ivl_1", 0 0, L_0000017c43ce14c0;  1 drivers
S_0000017c4361f610 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436250b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da3590 .functor OR 1, L_0000017c43da2f70, L_0000017c43da3050, C4<0>, C4<0>;
v0000017c435fbad0_0 .net "S", 0 0, L_0000017c43da3520;  1 drivers
v0000017c435f9690_0 .net "a", 0 0, L_0000017c43ce0e80;  1 drivers
v0000017c435fbb70_0 .net "b", 0 0, L_0000017c43ce0340;  1 drivers
v0000017c435fb7b0_0 .net "c", 0 0, L_0000017c43da3590;  1 drivers
v0000017c435fa270_0 .net "carry_1", 0 0, L_0000017c43da2f70;  1 drivers
v0000017c435f97d0_0 .net "carry_2", 0 0, L_0000017c43da3050;  1 drivers
v0000017c435fb8f0_0 .net "cin", 0 0, L_0000017c43ce0520;  1 drivers
v0000017c435fab30_0 .net "sum_1", 0 0, L_0000017c43da29c0;  1 drivers
S_0000017c4361f7a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da29c0 .functor XOR 1, L_0000017c43ce0e80, L_0000017c43ce0340, C4<0>, C4<0>;
L_0000017c43da2f70 .functor AND 1, L_0000017c43ce0e80, L_0000017c43ce0340, C4<1>, C4<1>;
v0000017c435f9870_0 .net "S", 0 0, L_0000017c43da29c0;  alias, 1 drivers
v0000017c435fa9f0_0 .net "a", 0 0, L_0000017c43ce0e80;  alias, 1 drivers
v0000017c435f9e10_0 .net "b", 0 0, L_0000017c43ce0340;  alias, 1 drivers
v0000017c435fb530_0 .net "c", 0 0, L_0000017c43da2f70;  alias, 1 drivers
S_0000017c43624110 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da3520 .functor XOR 1, L_0000017c43da29c0, L_0000017c43ce0520, C4<0>, C4<0>;
L_0000017c43da3050 .functor AND 1, L_0000017c43da29c0, L_0000017c43ce0520, C4<1>, C4<1>;
v0000017c435f9eb0_0 .net "S", 0 0, L_0000017c43da3520;  alias, 1 drivers
v0000017c435fb710_0 .net "a", 0 0, L_0000017c43da29c0;  alias, 1 drivers
v0000017c435fa810_0 .net "b", 0 0, L_0000017c43ce0520;  alias, 1 drivers
v0000017c435fa090_0 .net "c", 0 0, L_0000017c43da3050;  alias, 1 drivers
S_0000017c436242a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43622cc0;
 .timescale 0 0;
P_0000017c432435c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da4550 .functor XOR 1, L_0000017c43cf04b0, L_0000017c43ce1560, C4<0>, C4<0>;
v0000017c435faef0_0 .net *"_ivl_1", 0 0, L_0000017c43ce1560;  1 drivers
S_0000017c436248e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436242a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da4860 .functor OR 1, L_0000017c43da4ef0, L_0000017c43da46a0, C4<0>, C4<0>;
v0000017c435f9c30_0 .net "S", 0 0, L_0000017c43da5200;  1 drivers
v0000017c435fac70_0 .net "a", 0 0, L_0000017c43ce03e0;  1 drivers
v0000017c435fa590_0 .net "b", 0 0, L_0000017c43ce1ce0;  1 drivers
v0000017c435fa630_0 .net "c", 0 0, L_0000017c43da4860;  1 drivers
v0000017c435f9cd0_0 .net "carry_1", 0 0, L_0000017c43da4ef0;  1 drivers
v0000017c435fad10_0 .net "carry_2", 0 0, L_0000017c43da46a0;  1 drivers
v0000017c435fadb0_0 .net "cin", 0 0, L_0000017c43ce1d80;  1 drivers
v0000017c435fae50_0 .net "sum_1", 0 0, L_0000017c43da4a20;  1 drivers
S_0000017c4361fc50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436248e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da4a20 .functor XOR 1, L_0000017c43ce03e0, L_0000017c43ce1ce0, C4<0>, C4<0>;
L_0000017c43da4ef0 .functor AND 1, L_0000017c43ce03e0, L_0000017c43ce1ce0, C4<1>, C4<1>;
v0000017c435fb3f0_0 .net "S", 0 0, L_0000017c43da4a20;  alias, 1 drivers
v0000017c435fabd0_0 .net "a", 0 0, L_0000017c43ce03e0;  alias, 1 drivers
v0000017c435fa130_0 .net "b", 0 0, L_0000017c43ce1ce0;  alias, 1 drivers
v0000017c435fb490_0 .net "c", 0 0, L_0000017c43da4ef0;  alias, 1 drivers
S_0000017c43628c10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436248e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da5200 .functor XOR 1, L_0000017c43da4a20, L_0000017c43ce1d80, C4<0>, C4<0>;
L_0000017c43da46a0 .functor AND 1, L_0000017c43da4a20, L_0000017c43ce1d80, C4<1>, C4<1>;
v0000017c435f9b90_0 .net "S", 0 0, L_0000017c43da5200;  alias, 1 drivers
v0000017c435fa1d0_0 .net "a", 0 0, L_0000017c43da4a20;  alias, 1 drivers
v0000017c435fa450_0 .net "b", 0 0, L_0000017c43ce1d80;  alias, 1 drivers
v0000017c435fa4f0_0 .net "c", 0 0, L_0000017c43da46a0;  alias, 1 drivers
S_0000017c4362b190 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43547490 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435474c8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43547500 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c435fd150_0 .net *"_ivl_0", 8 0, L_0000017c43ce6ba0;  1 drivers
L_0000017c43cf0738 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c435fd010_0 .net *"_ivl_3", 3 0, L_0000017c43cf0738;  1 drivers
v0000017c435fd330_0 .net *"_ivl_6", 4 0, L_0000017c43ce57a0;  1 drivers
L_0000017c43cf0780 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c435fd470_0 .net *"_ivl_8", 3 0, L_0000017c43cf0780;  1 drivers
v0000017c435fde70_0 .net "a", 4 0, L_0000017c43cdc420;  alias, 1 drivers
v0000017c435fc9d0_0 .net "a_out", 8 0, L_0000017c43ce67e0;  alias, 1 drivers
L_0000017c43ce6ba0 .concat [ 5 4 0 0], L_0000017c43cdc420, L_0000017c43cf0738;
L_0000017c43ce57a0 .part L_0000017c43ce6ba0, 0, 5;
L_0000017c43ce67e0 .concat [ 4 5 0 0], L_0000017c43cf0780, L_0000017c43ce57a0;
S_0000017c4362ab50 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43548930 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548968 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c435489a0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c435fd3d0_0 .net *"_ivl_0", 8 0, L_0000017c43ce6880;  1 drivers
L_0000017c43cf07c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c435fcd90_0 .net *"_ivl_3", 3 0, L_0000017c43cf07c8;  1 drivers
v0000017c435fd5b0_0 .net *"_ivl_6", 6 0, L_0000017c43ce5520;  1 drivers
L_0000017c43cf0810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c435fccf0_0 .net *"_ivl_8", 1 0, L_0000017c43cf0810;  1 drivers
v0000017c435fcbb0_0 .net "a", 4 0, L_0000017c43ce5700;  alias, 1 drivers
v0000017c435fdf10_0 .net "a_out", 8 0, L_0000017c43ce49e0;  alias, 1 drivers
L_0000017c43ce6880 .concat [ 5 4 0 0], L_0000017c43ce5700, L_0000017c43cf07c8;
L_0000017c43ce5520 .part L_0000017c43ce6880, 0, 7;
L_0000017c43ce49e0 .concat [ 2 7 0 0], L_0000017c43cf0810, L_0000017c43ce5520;
S_0000017c4362a9c0 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c4359d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243a80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf06f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43da7f80 .functor BUFZ 1, L_0000017c43cf06f0, C4<0>, C4<0>, C4<0>;
v0000017c4363e3c0_0 .net "S", 4 0, L_0000017c43ce5700;  alias, 1 drivers
v0000017c4363fcc0_0 .net *"_ivl_0", 0 0, L_0000017c43da6380;  1 drivers
v0000017c43640300_0 .net *"_ivl_10", 0 0, L_0000017c43da60e0;  1 drivers
v0000017c436403a0_0 .net *"_ivl_20", 0 0, L_0000017c43da6540;  1 drivers
v0000017c4363f900_0 .net *"_ivl_30", 0 0, L_0000017c43da6d20;  1 drivers
v0000017c4363f4a0_0 .net *"_ivl_40", 0 0, L_0000017c43da72d0;  1 drivers
v0000017c4363e820_0 .net *"_ivl_56", 0 0, L_0000017c43da7f80;  1 drivers
v0000017c4363f7c0_0 .net "a", 4 0, L_0000017c43ce3a40;  alias, 1 drivers
v0000017c4363fe00_0 .net "b", 4 0, L_0000017c43ce4800;  alias, 1 drivers
v0000017c4363e280_0 .net "b1", 4 0, L_0000017c43ce6060;  1 drivers
v0000017c4363f9a0_0 .net "c", 0 0, L_0000017c43ce52a0;  alias, 1 drivers
v0000017c4363eb40_0 .net "cin", 0 0, L_0000017c43cf06f0;  1 drivers
v0000017c436404e0_0 .net "co", 5 0, L_0000017c43ce6740;  1 drivers
L_0000017c43ce21e0 .part L_0000017c43ce4800, 0, 1;
L_0000017c43ce2aa0 .part L_0000017c43ce3a40, 0, 1;
L_0000017c43ce39a0 .part L_0000017c43ce6060, 0, 1;
L_0000017c43ce2b40 .part L_0000017c43ce6740, 0, 1;
L_0000017c43ce2be0 .part L_0000017c43ce4800, 1, 1;
L_0000017c43ce2c80 .part L_0000017c43ce3a40, 1, 1;
L_0000017c43ce2e60 .part L_0000017c43ce6060, 1, 1;
L_0000017c43ce2f00 .part L_0000017c43ce6740, 1, 1;
L_0000017c43ce4da0 .part L_0000017c43ce4800, 2, 1;
L_0000017c43ce5160 .part L_0000017c43ce3a40, 2, 1;
L_0000017c43ce5340 .part L_0000017c43ce6060, 2, 1;
L_0000017c43ce4940 .part L_0000017c43ce6740, 2, 1;
L_0000017c43ce6380 .part L_0000017c43ce4800, 3, 1;
L_0000017c43ce70a0 .part L_0000017c43ce3a40, 3, 1;
L_0000017c43ce5840 .part L_0000017c43ce6060, 3, 1;
L_0000017c43ce4ee0 .part L_0000017c43ce6740, 3, 1;
LS_0000017c43ce6060_0_0 .concat8 [ 1 1 1 1], L_0000017c43da6380, L_0000017c43da60e0, L_0000017c43da6540, L_0000017c43da6d20;
LS_0000017c43ce6060_0_4 .concat8 [ 1 0 0 0], L_0000017c43da72d0;
L_0000017c43ce6060 .concat8 [ 4 1 0 0], LS_0000017c43ce6060_0_0, LS_0000017c43ce6060_0_4;
L_0000017c43ce6420 .part L_0000017c43ce4800, 4, 1;
L_0000017c43ce58e0 .part L_0000017c43ce3a40, 4, 1;
L_0000017c43ce5d40 .part L_0000017c43ce6060, 4, 1;
L_0000017c43ce66a0 .part L_0000017c43ce6740, 4, 1;
LS_0000017c43ce5700_0_0 .concat8 [ 1 1 1 1], L_0000017c43da7420, L_0000017c43da6cb0, L_0000017c43da6700, L_0000017c43da7030;
LS_0000017c43ce5700_0_4 .concat8 [ 1 0 0 0], L_0000017c43da71f0;
L_0000017c43ce5700 .concat8 [ 4 1 0 0], LS_0000017c43ce5700_0_0, LS_0000017c43ce5700_0_4;
LS_0000017c43ce6740_0_0 .concat8 [ 1 1 1 1], L_0000017c43da7f80, L_0000017c43da6bd0, L_0000017c43da6f50, L_0000017c43da6850;
LS_0000017c43ce6740_0_4 .concat8 [ 1 1 0 0], L_0000017c43da7110, L_0000017c43da7c00;
L_0000017c43ce6740 .concat8 [ 4 2 0 0], LS_0000017c43ce6740_0_0, LS_0000017c43ce6740_0_4;
L_0000017c43ce52a0 .part L_0000017c43ce6740, 5, 1;
S_0000017c43628760 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4362a9c0;
 .timescale 0 0;
P_0000017c43243c40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43da6380 .functor XOR 1, L_0000017c43cf06f0, L_0000017c43ce21e0, C4<0>, C4<0>;
v0000017c4363de20_0 .net *"_ivl_1", 0 0, L_0000017c43ce21e0;  1 drivers
S_0000017c4362ae70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43628760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da6bd0 .functor OR 1, L_0000017c43da6000, L_0000017c43da6070, C4<0>, C4<0>;
v0000017c435fd790_0 .net "S", 0 0, L_0000017c43da7420;  1 drivers
v0000017c435fc250_0 .net "a", 0 0, L_0000017c43ce2aa0;  1 drivers
v0000017c435fd830_0 .net "b", 0 0, L_0000017c43ce39a0;  1 drivers
v0000017c4363cf20_0 .net "c", 0 0, L_0000017c43da6bd0;  1 drivers
v0000017c4363e0a0_0 .net "carry_1", 0 0, L_0000017c43da6000;  1 drivers
v0000017c4363c520_0 .net "carry_2", 0 0, L_0000017c43da6070;  1 drivers
v0000017c4363b940_0 .net "cin", 0 0, L_0000017c43ce2b40;  1 drivers
v0000017c4363da60_0 .net "sum_1", 0 0, L_0000017c43da63f0;  1 drivers
S_0000017c43627f90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da63f0 .functor XOR 1, L_0000017c43ce2aa0, L_0000017c43ce39a0, C4<0>, C4<0>;
L_0000017c43da6000 .functor AND 1, L_0000017c43ce2aa0, L_0000017c43ce39a0, C4<1>, C4<1>;
v0000017c435fbd50_0 .net "S", 0 0, L_0000017c43da63f0;  alias, 1 drivers
v0000017c435fbe90_0 .net "a", 0 0, L_0000017c43ce2aa0;  alias, 1 drivers
v0000017c435fbdf0_0 .net "b", 0 0, L_0000017c43ce39a0;  alias, 1 drivers
v0000017c435fbfd0_0 .net "c", 0 0, L_0000017c43da6000;  alias, 1 drivers
S_0000017c4362a6a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7420 .functor XOR 1, L_0000017c43da63f0, L_0000017c43ce2b40, C4<0>, C4<0>;
L_0000017c43da6070 .functor AND 1, L_0000017c43da63f0, L_0000017c43ce2b40, C4<1>, C4<1>;
v0000017c435fc070_0 .net "S", 0 0, L_0000017c43da7420;  alias, 1 drivers
v0000017c435fd650_0 .net "a", 0 0, L_0000017c43da63f0;  alias, 1 drivers
v0000017c435fd6f0_0 .net "b", 0 0, L_0000017c43ce2b40;  alias, 1 drivers
v0000017c435fc110_0 .net "c", 0 0, L_0000017c43da6070;  alias, 1 drivers
S_0000017c43629bb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4362a9c0;
 .timescale 0 0;
P_0000017c43243940 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43da60e0 .functor XOR 1, L_0000017c43cf06f0, L_0000017c43ce2be0, C4<0>, C4<0>;
v0000017c4363bf80_0 .net *"_ivl_1", 0 0, L_0000017c43ce2be0;  1 drivers
S_0000017c43629d40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43629bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da6f50 .functor OR 1, L_0000017c43da6460, L_0000017c43da64d0, C4<0>, C4<0>;
v0000017c4363ca20_0 .net "S", 0 0, L_0000017c43da6cb0;  1 drivers
v0000017c4363c480_0 .net "a", 0 0, L_0000017c43ce2c80;  1 drivers
v0000017c4363d920_0 .net "b", 0 0, L_0000017c43ce2e60;  1 drivers
v0000017c4363d880_0 .net "c", 0 0, L_0000017c43da6f50;  1 drivers
v0000017c4363cfc0_0 .net "carry_1", 0 0, L_0000017c43da6460;  1 drivers
v0000017c4363d740_0 .net "carry_2", 0 0, L_0000017c43da64d0;  1 drivers
v0000017c4363cd40_0 .net "cin", 0 0, L_0000017c43ce2f00;  1 drivers
v0000017c4363c5c0_0 .net "sum_1", 0 0, L_0000017c43da6c40;  1 drivers
S_0000017c43627310 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43629d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6c40 .functor XOR 1, L_0000017c43ce2c80, L_0000017c43ce2e60, C4<0>, C4<0>;
L_0000017c43da6460 .functor AND 1, L_0000017c43ce2c80, L_0000017c43ce2e60, C4<1>, C4<1>;
v0000017c4363c160_0 .net "S", 0 0, L_0000017c43da6c40;  alias, 1 drivers
v0000017c4363c3e0_0 .net "a", 0 0, L_0000017c43ce2c80;  alias, 1 drivers
v0000017c4363c8e0_0 .net "b", 0 0, L_0000017c43ce2e60;  alias, 1 drivers
v0000017c4363cb60_0 .net "c", 0 0, L_0000017c43da6460;  alias, 1 drivers
S_0000017c43628f30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43629d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6cb0 .functor XOR 1, L_0000017c43da6c40, L_0000017c43ce2f00, C4<0>, C4<0>;
L_0000017c43da64d0 .functor AND 1, L_0000017c43da6c40, L_0000017c43ce2f00, C4<1>, C4<1>;
v0000017c4363c340_0 .net "S", 0 0, L_0000017c43da6cb0;  alias, 1 drivers
v0000017c4363d7e0_0 .net "a", 0 0, L_0000017c43da6c40;  alias, 1 drivers
v0000017c4363c020_0 .net "b", 0 0, L_0000017c43ce2f00;  alias, 1 drivers
v0000017c4363b9e0_0 .net "c", 0 0, L_0000017c43da64d0;  alias, 1 drivers
S_0000017c436293e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4362a9c0;
 .timescale 0 0;
P_0000017c43243b40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43da6540 .functor XOR 1, L_0000017c43cf06f0, L_0000017c43ce4da0, C4<0>, C4<0>;
v0000017c4363d060_0 .net *"_ivl_1", 0 0, L_0000017c43ce4da0;  1 drivers
S_0000017c43627c70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436293e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da6850 .functor OR 1, L_0000017c43da6690, L_0000017c43da6770, C4<0>, C4<0>;
v0000017c4363d560_0 .net "S", 0 0, L_0000017c43da6700;  1 drivers
v0000017c4363ce80_0 .net "a", 0 0, L_0000017c43ce5160;  1 drivers
v0000017c4363c980_0 .net "b", 0 0, L_0000017c43ce5340;  1 drivers
v0000017c4363c7a0_0 .net "c", 0 0, L_0000017c43da6850;  1 drivers
v0000017c4363c2a0_0 .net "carry_1", 0 0, L_0000017c43da6690;  1 drivers
v0000017c4363d1a0_0 .net "carry_2", 0 0, L_0000017c43da6770;  1 drivers
v0000017c4363cca0_0 .net "cin", 0 0, L_0000017c43ce4940;  1 drivers
v0000017c4363c840_0 .net "sum_1", 0 0, L_0000017c43da65b0;  1 drivers
S_0000017c4362a060 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43627c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da65b0 .functor XOR 1, L_0000017c43ce5160, L_0000017c43ce5340, C4<0>, C4<0>;
L_0000017c43da6690 .functor AND 1, L_0000017c43ce5160, L_0000017c43ce5340, C4<1>, C4<1>;
v0000017c4363d9c0_0 .net "S", 0 0, L_0000017c43da65b0;  alias, 1 drivers
v0000017c4363c200_0 .net "a", 0 0, L_0000017c43ce5160;  alias, 1 drivers
v0000017c4363dce0_0 .net "b", 0 0, L_0000017c43ce5340;  alias, 1 drivers
v0000017c4363dec0_0 .net "c", 0 0, L_0000017c43da6690;  alias, 1 drivers
S_0000017c43626b40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43627c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6700 .functor XOR 1, L_0000017c43da65b0, L_0000017c43ce4940, C4<0>, C4<0>;
L_0000017c43da6770 .functor AND 1, L_0000017c43da65b0, L_0000017c43ce4940, C4<1>, C4<1>;
v0000017c4363d420_0 .net "S", 0 0, L_0000017c43da6700;  alias, 1 drivers
v0000017c4363c660_0 .net "a", 0 0, L_0000017c43da65b0;  alias, 1 drivers
v0000017c4363cac0_0 .net "b", 0 0, L_0000017c43ce4940;  alias, 1 drivers
v0000017c4363c700_0 .net "c", 0 0, L_0000017c43da6770;  alias, 1 drivers
S_0000017c4362b7d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4362a9c0;
 .timescale 0 0;
P_0000017c43243540 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43da6d20 .functor XOR 1, L_0000017c43cf06f0, L_0000017c43ce6380, C4<0>, C4<0>;
v0000017c4363ba80_0 .net *"_ivl_1", 0 0, L_0000017c43ce6380;  1 drivers
S_0000017c43625ba0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da7110 .functor OR 1, L_0000017c43da6fc0, L_0000017c43da70a0, C4<0>, C4<0>;
v0000017c4363dd80_0 .net "S", 0 0, L_0000017c43da7030;  1 drivers
v0000017c4363d600_0 .net "a", 0 0, L_0000017c43ce70a0;  1 drivers
v0000017c4363e000_0 .net "b", 0 0, L_0000017c43ce5840;  1 drivers
v0000017c4363cde0_0 .net "c", 0 0, L_0000017c43da7110;  1 drivers
v0000017c4363bd00_0 .net "carry_1", 0 0, L_0000017c43da6fc0;  1 drivers
v0000017c4363d2e0_0 .net "carry_2", 0 0, L_0000017c43da70a0;  1 drivers
v0000017c4363d380_0 .net "cin", 0 0, L_0000017c43ce4ee0;  1 drivers
v0000017c4363c0c0_0 .net "sum_1", 0 0, L_0000017c43da6e70;  1 drivers
S_0000017c4362a1f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43625ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6e70 .functor XOR 1, L_0000017c43ce70a0, L_0000017c43ce5840, C4<0>, C4<0>;
L_0000017c43da6fc0 .functor AND 1, L_0000017c43ce70a0, L_0000017c43ce5840, C4<1>, C4<1>;
v0000017c4363db00_0 .net "S", 0 0, L_0000017c43da6e70;  alias, 1 drivers
v0000017c4363d4c0_0 .net "a", 0 0, L_0000017c43ce70a0;  alias, 1 drivers
v0000017c4363cc00_0 .net "b", 0 0, L_0000017c43ce5840;  alias, 1 drivers
v0000017c4363dba0_0 .net "c", 0 0, L_0000017c43da6fc0;  alias, 1 drivers
S_0000017c43626500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43625ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da7030 .functor XOR 1, L_0000017c43da6e70, L_0000017c43ce4ee0, C4<0>, C4<0>;
L_0000017c43da70a0 .functor AND 1, L_0000017c43da6e70, L_0000017c43ce4ee0, C4<1>, C4<1>;
v0000017c4363df60_0 .net "S", 0 0, L_0000017c43da7030;  alias, 1 drivers
v0000017c4363dc40_0 .net "a", 0 0, L_0000017c43da6e70;  alias, 1 drivers
v0000017c4363d100_0 .net "b", 0 0, L_0000017c43ce4ee0;  alias, 1 drivers
v0000017c4363d240_0 .net "c", 0 0, L_0000017c43da70a0;  alias, 1 drivers
S_0000017c43629250 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4362a9c0;
 .timescale 0 0;
P_0000017c43243ec0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43da72d0 .functor XOR 1, L_0000017c43cf06f0, L_0000017c43ce6420, C4<0>, C4<0>;
v0000017c4363f720_0 .net *"_ivl_1", 0 0, L_0000017c43ce6420;  1 drivers
S_0000017c4362a830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43629250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43da7c00 .functor OR 1, L_0000017c43da7180, L_0000017c43da92c0, C4<0>, C4<0>;
v0000017c4363edc0_0 .net "S", 0 0, L_0000017c43da71f0;  1 drivers
v0000017c4363f0e0_0 .net "a", 0 0, L_0000017c43ce58e0;  1 drivers
v0000017c4363fae0_0 .net "b", 0 0, L_0000017c43ce5d40;  1 drivers
v0000017c4363e140_0 .net "c", 0 0, L_0000017c43da7c00;  1 drivers
v0000017c4363e1e0_0 .net "carry_1", 0 0, L_0000017c43da7180;  1 drivers
v0000017c43640260_0 .net "carry_2", 0 0, L_0000017c43da92c0;  1 drivers
v0000017c4363ef00_0 .net "cin", 0 0, L_0000017c43ce66a0;  1 drivers
v0000017c4363ec80_0 .net "sum_1", 0 0, L_0000017c43da6d90;  1 drivers
S_0000017c43626cd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da6d90 .functor XOR 1, L_0000017c43ce58e0, L_0000017c43ce5d40, C4<0>, C4<0>;
L_0000017c43da7180 .functor AND 1, L_0000017c43ce58e0, L_0000017c43ce5d40, C4<1>, C4<1>;
v0000017c4363bb20_0 .net "S", 0 0, L_0000017c43da6d90;  alias, 1 drivers
v0000017c4363bbc0_0 .net "a", 0 0, L_0000017c43ce58e0;  alias, 1 drivers
v0000017c4363d6a0_0 .net "b", 0 0, L_0000017c43ce5d40;  alias, 1 drivers
v0000017c4363bc60_0 .net "c", 0 0, L_0000017c43da7180;  alias, 1 drivers
S_0000017c43626820 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43da71f0 .functor XOR 1, L_0000017c43da6d90, L_0000017c43ce66a0, C4<0>, C4<0>;
L_0000017c43da92c0 .functor AND 1, L_0000017c43da6d90, L_0000017c43ce66a0, C4<1>, C4<1>;
v0000017c4363bda0_0 .net "S", 0 0, L_0000017c43da71f0;  alias, 1 drivers
v0000017c4363be40_0 .net "a", 0 0, L_0000017c43da6d90;  alias, 1 drivers
v0000017c4363bee0_0 .net "b", 0 0, L_0000017c43ce66a0;  alias, 1 drivers
v0000017c4363fb80_0 .net "c", 0 0, L_0000017c43da92c0;  alias, 1 drivers
S_0000017c43629700 .scope module, "l1" "left_shift" 2 82, 2 196 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 17 "a_out";
P_0000017c43547ee0 .param/l "N" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43547f18 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c43547f50 .param/l "shift" 0 2 196, +C4<00000000000000000000000000001000>;
v0000017c4363fc20_0 .net *"_ivl_0", 16 0, L_0000017c43cebe20;  1 drivers
L_0000017c43cf0978 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c4363e6e0_0 .net *"_ivl_3", 7 0, L_0000017c43cf0978;  1 drivers
v0000017c4363ffe0_0 .net *"_ivl_6", 8 0, L_0000017c43cebec0;  1 drivers
L_0000017c43cf09c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c4363e460_0 .net *"_ivl_8", 7 0, L_0000017c43cf09c0;  1 drivers
v0000017c4363e8c0_0 .net "a", 8 0, L_0000017c43cc2ac0;  alias, 1 drivers
v0000017c43640080_0 .net "a_out", 16 0, L_0000017c43ce9bc0;  alias, 1 drivers
L_0000017c43cebe20 .concat [ 9 8 0 0], L_0000017c43cc2ac0, L_0000017c43cf0978;
L_0000017c43cebec0 .part L_0000017c43cebe20, 0, 9;
L_0000017c43ce9bc0 .concat [ 8 9 0 0], L_0000017c43cf09c0, L_0000017c43cebec0;
S_0000017c4362ace0 .scope module, "l2" "left_shift" 2 83, 2 196 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 17 "a_out";
P_0000017c43548a90 .param/l "N" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43548ac8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c43548b00 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c436401c0_0 .net *"_ivl_0", 16 0, L_0000017c43cea020;  1 drivers
L_0000017c43cf0a08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c4363e640_0 .net *"_ivl_3", 7 0, L_0000017c43cf0a08;  1 drivers
v0000017c4363e960_0 .net *"_ivl_6", 12 0, L_0000017c43cea0c0;  1 drivers
L_0000017c43cf0a50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43641660_0 .net *"_ivl_8", 3 0, L_0000017c43cf0a50;  1 drivers
v0000017c43640bc0_0 .net "a", 8 0, L_0000017c43cea3e0;  alias, 1 drivers
v0000017c43641b60_0 .net "a_out", 16 0, L_0000017c43cea2a0;  alias, 1 drivers
L_0000017c43cea020 .concat [ 9 8 0 0], L_0000017c43cea3e0, L_0000017c43cf0a08;
L_0000017c43cea0c0 .part L_0000017c43cea020, 0, 13;
L_0000017c43cea2a0 .concat [ 4 13 0 0], L_0000017c43cf0a50, L_0000017c43cea0c0;
S_0000017c43627630 .scope module, "sub1" "rca_Nbit" 2 79, 2 233 0, S_0000017c43339ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43244180 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf0930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43dad5b0 .functor BUFZ 1, L_0000017c43cf0930, C4<0>, C4<0>, C4<0>;
v0000017c436477e0_0 .net "S", 8 0, L_0000017c43cea3e0;  alias, 1 drivers
v0000017c436472e0_0 .net *"_ivl_0", 0 0, L_0000017c43daba20;  1 drivers
v0000017c436474c0_0 .net *"_ivl_10", 0 0, L_0000017c43dac4a0;  1 drivers
v0000017c43647b00_0 .net *"_ivl_20", 0 0, L_0000017c43dac510;  1 drivers
v0000017c43647c40_0 .net *"_ivl_30", 0 0, L_0000017c43dac820;  1 drivers
v0000017c43647d80_0 .net *"_ivl_40", 0 0, L_0000017c43dac970;  1 drivers
v0000017c43648000_0 .net *"_ivl_50", 0 0, L_0000017c43dacf20;  1 drivers
v0000017c43646d40_0 .net *"_ivl_60", 0 0, L_0000017c43dad310;  1 drivers
v0000017c43645c60_0 .net *"_ivl_70", 0 0, L_0000017c43dad3f0;  1 drivers
v0000017c43647600_0 .net *"_ivl_80", 0 0, L_0000017c43dad460;  1 drivers
v0000017c436480a0_0 .net *"_ivl_96", 0 0, L_0000017c43dad5b0;  1 drivers
v0000017c43646980_0 .net "a", 8 0, L_0000017c43ce7140;  alias, 1 drivers
v0000017c43645940_0 .net "b", 8 0, L_0000017c43ceb560;  alias, 1 drivers
v0000017c43645a80_0 .net "b1", 8 0, L_0000017c43ceb9c0;  1 drivers
v0000017c43646de0_0 .net "c", 0 0, L_0000017c43cebba0;  alias, 1 drivers
v0000017c43647240_0 .net "cin", 0 0, L_0000017c43cf0930;  1 drivers
v0000017c436467a0_0 .net "co", 9 0, L_0000017c43ce9ee0;  1 drivers
L_0000017c43ce9d00 .part L_0000017c43ceb560, 0, 1;
L_0000017c43ceb880 .part L_0000017c43ce7140, 0, 1;
L_0000017c43cea660 .part L_0000017c43ceb9c0, 0, 1;
L_0000017c43cea5c0 .part L_0000017c43ce9ee0, 0, 1;
L_0000017c43ceb380 .part L_0000017c43ceb560, 1, 1;
L_0000017c43ceb7e0 .part L_0000017c43ce7140, 1, 1;
L_0000017c43ceab60 .part L_0000017c43ceb9c0, 1, 1;
L_0000017c43cea980 .part L_0000017c43ce9ee0, 1, 1;
L_0000017c43cea840 .part L_0000017c43ceb560, 2, 1;
L_0000017c43ce9a80 .part L_0000017c43ce7140, 2, 1;
L_0000017c43cea700 .part L_0000017c43ceb9c0, 2, 1;
L_0000017c43cea160 .part L_0000017c43ce9ee0, 2, 1;
L_0000017c43cebc40 .part L_0000017c43ceb560, 3, 1;
L_0000017c43cea8e0 .part L_0000017c43ce7140, 3, 1;
L_0000017c43cea7a0 .part L_0000017c43ceb9c0, 3, 1;
L_0000017c43ceae80 .part L_0000017c43ce9ee0, 3, 1;
L_0000017c43ceb1a0 .part L_0000017c43ceb560, 4, 1;
L_0000017c43ceb420 .part L_0000017c43ce7140, 4, 1;
L_0000017c43ceb100 .part L_0000017c43ceb9c0, 4, 1;
L_0000017c43ce9b20 .part L_0000017c43ce9ee0, 4, 1;
L_0000017c43ceaa20 .part L_0000017c43ceb560, 5, 1;
L_0000017c43cea520 .part L_0000017c43ce7140, 5, 1;
L_0000017c43ceb4c0 .part L_0000017c43ceb9c0, 5, 1;
L_0000017c43ceb920 .part L_0000017c43ce9ee0, 5, 1;
L_0000017c43ceaac0 .part L_0000017c43ceb560, 6, 1;
L_0000017c43cebce0 .part L_0000017c43ce7140, 6, 1;
L_0000017c43ceafc0 .part L_0000017c43ceb9c0, 6, 1;
L_0000017c43ceac00 .part L_0000017c43ce9ee0, 6, 1;
L_0000017c43ceade0 .part L_0000017c43ceb560, 7, 1;
L_0000017c43ceaf20 .part L_0000017c43ce7140, 7, 1;
L_0000017c43ce99e0 .part L_0000017c43ceb9c0, 7, 1;
L_0000017c43ce9e40 .part L_0000017c43ce9ee0, 7, 1;
LS_0000017c43ceb9c0_0_0 .concat8 [ 1 1 1 1], L_0000017c43daba20, L_0000017c43dac4a0, L_0000017c43dac510, L_0000017c43dac820;
LS_0000017c43ceb9c0_0_4 .concat8 [ 1 1 1 1], L_0000017c43dac970, L_0000017c43dacf20, L_0000017c43dad310, L_0000017c43dad3f0;
LS_0000017c43ceb9c0_0_8 .concat8 [ 1 0 0 0], L_0000017c43dad460;
L_0000017c43ceb9c0 .concat8 [ 4 4 1 0], LS_0000017c43ceb9c0_0_0, LS_0000017c43ceb9c0_0_4, LS_0000017c43ceb9c0_0_8;
L_0000017c43ceba60 .part L_0000017c43ceb560, 8, 1;
L_0000017c43cebb00 .part L_0000017c43ce7140, 8, 1;
L_0000017c43cebd80 .part L_0000017c43ceb9c0, 8, 1;
L_0000017c43ce9940 .part L_0000017c43ce9ee0, 8, 1;
LS_0000017c43cea3e0_0_0 .concat8 [ 1 1 1 1], L_0000017c43dab780, L_0000017c43dabb70, L_0000017c43dac5f0, L_0000017c43dacb30;
LS_0000017c43cea3e0_0_4 .concat8 [ 1 1 1 1], L_0000017c43dad2a0, L_0000017c43dace40, L_0000017c43dada80, L_0000017c43dad690;
LS_0000017c43cea3e0_0_8 .concat8 [ 1 0 0 0], L_0000017c43dad7e0;
L_0000017c43cea3e0 .concat8 [ 4 4 1 0], LS_0000017c43cea3e0_0_0, LS_0000017c43cea3e0_0_4, LS_0000017c43cea3e0_0_8;
LS_0000017c43ce9ee0_0_0 .concat8 [ 1 1 1 1], L_0000017c43dad5b0, L_0000017c43dac350, L_0000017c43dab5c0, L_0000017c43dac660;
LS_0000017c43ce9ee0_0_4 .concat8 [ 1 1 1 1], L_0000017c43dad620, L_0000017c43dae3b0, L_0000017c43dadcb0, L_0000017c43dae030;
LS_0000017c43ce9ee0_0_8 .concat8 [ 1 1 0 0], L_0000017c43dad000, L_0000017c43dae0a0;
L_0000017c43ce9ee0 .concat8 [ 4 4 2 0], LS_0000017c43ce9ee0_0_0, LS_0000017c43ce9ee0_0_4, LS_0000017c43ce9ee0_0_8;
L_0000017c43cebba0 .part L_0000017c43ce9ee0, 9, 1;
S_0000017c43627e00 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43243880 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43daba20 .functor XOR 1, L_0000017c43cf0930, L_0000017c43ce9d00, C4<0>, C4<0>;
v0000017c43642060_0 .net *"_ivl_1", 0 0, L_0000017c43ce9d00;  1 drivers
S_0000017c436269b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43627e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dac350 .functor OR 1, L_0000017c43dacdd0, L_0000017c43dac200, C4<0>, C4<0>;
v0000017c43642380_0 .net "S", 0 0, L_0000017c43dab780;  1 drivers
v0000017c43641ca0_0 .net "a", 0 0, L_0000017c43ceb880;  1 drivers
v0000017c43641340_0 .net "b", 0 0, L_0000017c43cea660;  1 drivers
v0000017c436427e0_0 .net "c", 0 0, L_0000017c43dac350;  1 drivers
v0000017c43642c40_0 .net "carry_1", 0 0, L_0000017c43dacdd0;  1 drivers
v0000017c43642f60_0 .net "carry_2", 0 0, L_0000017c43dac200;  1 drivers
v0000017c43640940_0 .net "cin", 0 0, L_0000017c43cea5c0;  1 drivers
v0000017c43640a80_0 .net "sum_1", 0 0, L_0000017c43dac190;  1 drivers
S_0000017c43626e60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436269b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac190 .functor XOR 1, L_0000017c43ceb880, L_0000017c43cea660, C4<0>, C4<0>;
L_0000017c43dacdd0 .functor AND 1, L_0000017c43ceb880, L_0000017c43cea660, C4<1>, C4<1>;
v0000017c43642ba0_0 .net "S", 0 0, L_0000017c43dac190;  alias, 1 drivers
v0000017c43641d40_0 .net "a", 0 0, L_0000017c43ceb880;  alias, 1 drivers
v0000017c43642560_0 .net "b", 0 0, L_0000017c43cea660;  alias, 1 drivers
v0000017c43642100_0 .net "c", 0 0, L_0000017c43dacdd0;  alias, 1 drivers
S_0000017c43627950 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436269b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dab780 .functor XOR 1, L_0000017c43dac190, L_0000017c43cea5c0, C4<0>, C4<0>;
L_0000017c43dac200 .functor AND 1, L_0000017c43dac190, L_0000017c43cea5c0, C4<1>, C4<1>;
v0000017c436409e0_0 .net "S", 0 0, L_0000017c43dab780;  alias, 1 drivers
v0000017c43641de0_0 .net "a", 0 0, L_0000017c43dac190;  alias, 1 drivers
v0000017c43641c00_0 .net "b", 0 0, L_0000017c43cea5c0;  alias, 1 drivers
v0000017c436421a0_0 .net "c", 0 0, L_0000017c43dac200;  alias, 1 drivers
S_0000017c436261e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43243b00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43dac4a0 .functor XOR 1, L_0000017c43cf0930, L_0000017c43ceb380, C4<0>, C4<0>;
v0000017c436422e0_0 .net *"_ivl_1", 0 0, L_0000017c43ceb380;  1 drivers
S_0000017c43628a80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436261e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dab5c0 .functor OR 1, L_0000017c43dab4e0, L_0000017c43dab240, C4<0>, C4<0>;
v0000017c436412a0_0 .net "S", 0 0, L_0000017c43dabb70;  1 drivers
v0000017c43641520_0 .net "a", 0 0, L_0000017c43ceb7e0;  1 drivers
v0000017c43642420_0 .net "b", 0 0, L_0000017c43ceab60;  1 drivers
v0000017c436415c0_0 .net "c", 0 0, L_0000017c43dab5c0;  1 drivers
v0000017c43643000_0 .net "carry_1", 0 0, L_0000017c43dab4e0;  1 drivers
v0000017c436417a0_0 .net "carry_2", 0 0, L_0000017c43dab240;  1 drivers
v0000017c43641e80_0 .net "cin", 0 0, L_0000017c43cea980;  1 drivers
v0000017c436413e0_0 .net "sum_1", 0 0, L_0000017c43dacac0;  1 drivers
S_0000017c4362b000 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43628a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dacac0 .functor XOR 1, L_0000017c43ceb7e0, L_0000017c43ceab60, C4<0>, C4<0>;
L_0000017c43dab4e0 .functor AND 1, L_0000017c43ceb7e0, L_0000017c43ceab60, C4<1>, C4<1>;
v0000017c43640f80_0 .net "S", 0 0, L_0000017c43dacac0;  alias, 1 drivers
v0000017c43640ee0_0 .net "a", 0 0, L_0000017c43ceb7e0;  alias, 1 drivers
v0000017c43642880_0 .net "b", 0 0, L_0000017c43ceab60;  alias, 1 drivers
v0000017c43640b20_0 .net "c", 0 0, L_0000017c43dab4e0;  alias, 1 drivers
S_0000017c4362baf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43628a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dabb70 .functor XOR 1, L_0000017c43dacac0, L_0000017c43cea980, C4<0>, C4<0>;
L_0000017c43dab240 .functor AND 1, L_0000017c43dacac0, L_0000017c43cea980, C4<1>, C4<1>;
v0000017c43640c60_0 .net "S", 0 0, L_0000017c43dabb70;  alias, 1 drivers
v0000017c43642240_0 .net "a", 0 0, L_0000017c43dacac0;  alias, 1 drivers
v0000017c43642ec0_0 .net "b", 0 0, L_0000017c43cea980;  alias, 1 drivers
v0000017c43641700_0 .net "c", 0 0, L_0000017c43dab240;  alias, 1 drivers
S_0000017c4362b320 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43244300 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dac510 .functor XOR 1, L_0000017c43cf0930, L_0000017c43cea840, C4<0>, C4<0>;
v0000017c436426a0_0 .net *"_ivl_1", 0 0, L_0000017c43cea840;  1 drivers
S_0000017c436288f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dac660 .functor OR 1, L_0000017c43dac580, L_0000017c43dab6a0, C4<0>, C4<0>;
v0000017c43641f20_0 .net "S", 0 0, L_0000017c43dac5f0;  1 drivers
v0000017c43641200_0 .net "a", 0 0, L_0000017c43ce9a80;  1 drivers
v0000017c43640d00_0 .net "b", 0 0, L_0000017c43cea700;  1 drivers
v0000017c43640da0_0 .net "c", 0 0, L_0000017c43dac660;  1 drivers
v0000017c43641ac0_0 .net "carry_1", 0 0, L_0000017c43dac580;  1 drivers
v0000017c436430a0_0 .net "carry_2", 0 0, L_0000017c43dab6a0;  1 drivers
v0000017c43641980_0 .net "cin", 0 0, L_0000017c43cea160;  1 drivers
v0000017c43642920_0 .net "sum_1", 0 0, L_0000017c43dab2b0;  1 drivers
S_0000017c4362b4b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436288f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dab2b0 .functor XOR 1, L_0000017c43ce9a80, L_0000017c43cea700, C4<0>, C4<0>;
L_0000017c43dac580 .functor AND 1, L_0000017c43ce9a80, L_0000017c43cea700, C4<1>, C4<1>;
v0000017c436424c0_0 .net "S", 0 0, L_0000017c43dab2b0;  alias, 1 drivers
v0000017c436429c0_0 .net "a", 0 0, L_0000017c43ce9a80;  alias, 1 drivers
v0000017c43641840_0 .net "b", 0 0, L_0000017c43cea700;  alias, 1 drivers
v0000017c436418e0_0 .net "c", 0 0, L_0000017c43dac580;  alias, 1 drivers
S_0000017c4362a380 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436288f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac5f0 .functor XOR 1, L_0000017c43dab2b0, L_0000017c43cea160, C4<0>, C4<0>;
L_0000017c43dab6a0 .functor AND 1, L_0000017c43dab2b0, L_0000017c43cea160, C4<1>, C4<1>;
v0000017c43642600_0 .net "S", 0 0, L_0000017c43dac5f0;  alias, 1 drivers
v0000017c43642ce0_0 .net "a", 0 0, L_0000017c43dab2b0;  alias, 1 drivers
v0000017c43641020_0 .net "b", 0 0, L_0000017c43cea160;  alias, 1 drivers
v0000017c43641480_0 .net "c", 0 0, L_0000017c43dab6a0;  alias, 1 drivers
S_0000017c43626ff0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43244100 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43dac820 .functor XOR 1, L_0000017c43cf0930, L_0000017c43cebc40, C4<0>, C4<0>;
v0000017c436445e0_0 .net *"_ivl_1", 0 0, L_0000017c43cebc40;  1 drivers
S_0000017c436277c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43626ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dad620 .functor OR 1, L_0000017c43dab470, L_0000017c43dacba0, C4<0>, C4<0>;
v0000017c43642d80_0 .net "S", 0 0, L_0000017c43dacb30;  1 drivers
v0000017c43642e20_0 .net "a", 0 0, L_0000017c43cea8e0;  1 drivers
v0000017c43645760_0 .net "b", 0 0, L_0000017c43cea7a0;  1 drivers
v0000017c43643500_0 .net "c", 0 0, L_0000017c43dad620;  1 drivers
v0000017c436449a0_0 .net "carry_1", 0 0, L_0000017c43dab470;  1 drivers
v0000017c43644860_0 .net "carry_2", 0 0, L_0000017c43dacba0;  1 drivers
v0000017c43643be0_0 .net "cin", 0 0, L_0000017c43ceae80;  1 drivers
v0000017c43644d60_0 .net "sum_1", 0 0, L_0000017c43dac6d0;  1 drivers
S_0000017c43627180 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436277c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dac6d0 .functor XOR 1, L_0000017c43cea8e0, L_0000017c43cea7a0, C4<0>, C4<0>;
L_0000017c43dab470 .functor AND 1, L_0000017c43cea8e0, L_0000017c43cea7a0, C4<1>, C4<1>;
v0000017c43640e40_0 .net "S", 0 0, L_0000017c43dac6d0;  alias, 1 drivers
v0000017c43641a20_0 .net "a", 0 0, L_0000017c43cea8e0;  alias, 1 drivers
v0000017c436410c0_0 .net "b", 0 0, L_0000017c43cea7a0;  alias, 1 drivers
v0000017c43641fc0_0 .net "c", 0 0, L_0000017c43dab470;  alias, 1 drivers
S_0000017c43628da0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436277c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dacb30 .functor XOR 1, L_0000017c43dac6d0, L_0000017c43ceae80, C4<0>, C4<0>;
L_0000017c43dacba0 .functor AND 1, L_0000017c43dac6d0, L_0000017c43ceae80, C4<1>, C4<1>;
v0000017c43642a60_0 .net "S", 0 0, L_0000017c43dacb30;  alias, 1 drivers
v0000017c43642740_0 .net "a", 0 0, L_0000017c43dac6d0;  alias, 1 drivers
v0000017c43642b00_0 .net "b", 0 0, L_0000017c43ceae80;  alias, 1 drivers
v0000017c43641160_0 .net "c", 0 0, L_0000017c43dacba0;  alias, 1 drivers
S_0000017c43629570 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c432436c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43dac970 .functor XOR 1, L_0000017c43cf0930, L_0000017c43ceb1a0, C4<0>, C4<0>;
v0000017c43644720_0 .net *"_ivl_1", 0 0, L_0000017c43ceb1a0;  1 drivers
S_0000017c4362b640 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43629570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dae3b0 .functor OR 1, L_0000017c43dadfc0, L_0000017c43dadf50, C4<0>, C4<0>;
v0000017c43644f40_0 .net "S", 0 0, L_0000017c43dad2a0;  1 drivers
v0000017c43643aa0_0 .net "a", 0 0, L_0000017c43ceb420;  1 drivers
v0000017c436435a0_0 .net "b", 0 0, L_0000017c43ceb100;  1 drivers
v0000017c43645300_0 .net "c", 0 0, L_0000017c43dae3b0;  1 drivers
v0000017c43644180_0 .net "carry_1", 0 0, L_0000017c43dadfc0;  1 drivers
v0000017c436456c0_0 .net "carry_2", 0 0, L_0000017c43dadf50;  1 drivers
v0000017c43644ae0_0 .net "cin", 0 0, L_0000017c43ce9b20;  1 drivers
v0000017c43645080_0 .net "sum_1", 0 0, L_0000017c43dad770;  1 drivers
S_0000017c436285d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362b640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad770 .functor XOR 1, L_0000017c43ceb420, L_0000017c43ceb100, C4<0>, C4<0>;
L_0000017c43dadfc0 .functor AND 1, L_0000017c43ceb420, L_0000017c43ceb100, C4<1>, C4<1>;
v0000017c43644b80_0 .net "S", 0 0, L_0000017c43dad770;  alias, 1 drivers
v0000017c43644a40_0 .net "a", 0 0, L_0000017c43ceb420;  alias, 1 drivers
v0000017c436453a0_0 .net "b", 0 0, L_0000017c43ceb100;  alias, 1 drivers
v0000017c436440e0_0 .net "c", 0 0, L_0000017c43dadfc0;  alias, 1 drivers
S_0000017c43625a10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362b640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad2a0 .functor XOR 1, L_0000017c43dad770, L_0000017c43ce9b20, C4<0>, C4<0>;
L_0000017c43dadf50 .functor AND 1, L_0000017c43dad770, L_0000017c43ce9b20, C4<1>, C4<1>;
v0000017c43643960_0 .net "S", 0 0, L_0000017c43dad2a0;  alias, 1 drivers
v0000017c43643f00_0 .net "a", 0 0, L_0000017c43dad770;  alias, 1 drivers
v0000017c43644900_0 .net "b", 0 0, L_0000017c43ce9b20;  alias, 1 drivers
v0000017c43643280_0 .net "c", 0 0, L_0000017c43dadf50;  alias, 1 drivers
S_0000017c43625880 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43243380 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43dacf20 .functor XOR 1, L_0000017c43cf0930, L_0000017c43ceaa20, C4<0>, C4<0>;
v0000017c43643fa0_0 .net *"_ivl_1", 0 0, L_0000017c43ceaa20;  1 drivers
S_0000017c436274a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43625880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dadcb0 .functor OR 1, L_0000017c43dae1f0, L_0000017c43dae6c0, C4<0>, C4<0>;
v0000017c43643dc0_0 .net "S", 0 0, L_0000017c43dace40;  1 drivers
v0000017c43645800_0 .net "a", 0 0, L_0000017c43cea520;  1 drivers
v0000017c43645620_0 .net "b", 0 0, L_0000017c43ceb4c0;  1 drivers
v0000017c43643a00_0 .net "c", 0 0, L_0000017c43dadcb0;  1 drivers
v0000017c436458a0_0 .net "carry_1", 0 0, L_0000017c43dae1f0;  1 drivers
v0000017c43643e60_0 .net "carry_2", 0 0, L_0000017c43dae6c0;  1 drivers
v0000017c43643460_0 .net "cin", 0 0, L_0000017c43ceb920;  1 drivers
v0000017c436442c0_0 .net "sum_1", 0 0, L_0000017c43dae570;  1 drivers
S_0000017c43627ae0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436274a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dae570 .functor XOR 1, L_0000017c43cea520, L_0000017c43ceb4c0, C4<0>, C4<0>;
L_0000017c43dae1f0 .functor AND 1, L_0000017c43cea520, L_0000017c43ceb4c0, C4<1>, C4<1>;
v0000017c43644c20_0 .net "S", 0 0, L_0000017c43dae570;  alias, 1 drivers
v0000017c436438c0_0 .net "a", 0 0, L_0000017c43cea520;  alias, 1 drivers
v0000017c43643c80_0 .net "b", 0 0, L_0000017c43ceb4c0;  alias, 1 drivers
v0000017c43643d20_0 .net "c", 0 0, L_0000017c43dae1f0;  alias, 1 drivers
S_0000017c43628120 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436274a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dace40 .functor XOR 1, L_0000017c43dae570, L_0000017c43ceb920, C4<0>, C4<0>;
L_0000017c43dae6c0 .functor AND 1, L_0000017c43dae570, L_0000017c43ceb920, C4<1>, C4<1>;
v0000017c43644040_0 .net "S", 0 0, L_0000017c43dace40;  alias, 1 drivers
v0000017c43643b40_0 .net "a", 0 0, L_0000017c43dae570;  alias, 1 drivers
v0000017c43644cc0_0 .net "b", 0 0, L_0000017c43ceb920;  alias, 1 drivers
v0000017c43645440_0 .net "c", 0 0, L_0000017c43dae6c0;  alias, 1 drivers
S_0000017c43626690 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43243f40 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43dad310 .functor XOR 1, L_0000017c43cf0930, L_0000017c43ceaac0, C4<0>, C4<0>;
v0000017c436451c0_0 .net *"_ivl_1", 0 0, L_0000017c43ceaac0;  1 drivers
S_0000017c436282b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43626690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dae030 .functor OR 1, L_0000017c43dae730, L_0000017c43dad700, C4<0>, C4<0>;
v0000017c43644400_0 .net "S", 0 0, L_0000017c43dada80;  1 drivers
v0000017c436436e0_0 .net "a", 0 0, L_0000017c43cebce0;  1 drivers
v0000017c43645260_0 .net "b", 0 0, L_0000017c43ceafc0;  1 drivers
v0000017c43643820_0 .net "c", 0 0, L_0000017c43dae030;  1 drivers
v0000017c436431e0_0 .net "carry_1", 0 0, L_0000017c43dae730;  1 drivers
v0000017c436444a0_0 .net "carry_2", 0 0, L_0000017c43dad700;  1 drivers
v0000017c43643640_0 .net "cin", 0 0, L_0000017c43ceac00;  1 drivers
v0000017c43644fe0_0 .net "sum_1", 0 0, L_0000017c43dad4d0;  1 drivers
S_0000017c43628440 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436282b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad4d0 .functor XOR 1, L_0000017c43cebce0, L_0000017c43ceafc0, C4<0>, C4<0>;
L_0000017c43dae730 .functor AND 1, L_0000017c43cebce0, L_0000017c43ceafc0, C4<1>, C4<1>;
v0000017c43645120_0 .net "S", 0 0, L_0000017c43dad4d0;  alias, 1 drivers
v0000017c43643320_0 .net "a", 0 0, L_0000017c43cebce0;  alias, 1 drivers
v0000017c43645580_0 .net "b", 0 0, L_0000017c43ceafc0;  alias, 1 drivers
v0000017c43643140_0 .net "c", 0 0, L_0000017c43dae730;  alias, 1 drivers
S_0000017c436290c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436282b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dada80 .functor XOR 1, L_0000017c43dad4d0, L_0000017c43ceac00, C4<0>, C4<0>;
L_0000017c43dad700 .functor AND 1, L_0000017c43dad4d0, L_0000017c43ceac00, C4<1>, C4<1>;
v0000017c43644e00_0 .net "S", 0 0, L_0000017c43dada80;  alias, 1 drivers
v0000017c43644360_0 .net "a", 0 0, L_0000017c43dad4d0;  alias, 1 drivers
v0000017c43644ea0_0 .net "b", 0 0, L_0000017c43ceac00;  alias, 1 drivers
v0000017c43644220_0 .net "c", 0 0, L_0000017c43dad700;  alias, 1 drivers
S_0000017c4362a510 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43243c80 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43dad3f0 .functor XOR 1, L_0000017c43cf0930, L_0000017c43ceade0, C4<0>, C4<0>;
v0000017c436479c0_0 .net *"_ivl_1", 0 0, L_0000017c43ceade0;  1 drivers
S_0000017c43629890 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dad000 .functor OR 1, L_0000017c43dae960, L_0000017c43dae7a0, C4<0>, C4<0>;
v0000017c43647920_0 .net "S", 0 0, L_0000017c43dad690;  1 drivers
v0000017c43647880_0 .net "a", 0 0, L_0000017c43ceaf20;  1 drivers
v0000017c43646b60_0 .net "b", 0 0, L_0000017c43ce99e0;  1 drivers
v0000017c43645bc0_0 .net "c", 0 0, L_0000017c43dad000;  1 drivers
v0000017c436462a0_0 .net "carry_1", 0 0, L_0000017c43dae960;  1 drivers
v0000017c43645d00_0 .net "carry_2", 0 0, L_0000017c43dae7a0;  1 drivers
v0000017c43647ec0_0 .net "cin", 0 0, L_0000017c43ce9e40;  1 drivers
v0000017c43646a20_0 .net "sum_1", 0 0, L_0000017c43dad380;  1 drivers
S_0000017c43629a20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43629890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad380 .functor XOR 1, L_0000017c43ceaf20, L_0000017c43ce99e0, C4<0>, C4<0>;
L_0000017c43dae960 .functor AND 1, L_0000017c43ceaf20, L_0000017c43ce99e0, C4<1>, C4<1>;
v0000017c43644540_0 .net "S", 0 0, L_0000017c43dad380;  alias, 1 drivers
v0000017c43644680_0 .net "a", 0 0, L_0000017c43ceaf20;  alias, 1 drivers
v0000017c436447c0_0 .net "b", 0 0, L_0000017c43ce99e0;  alias, 1 drivers
v0000017c436454e0_0 .net "c", 0 0, L_0000017c43dae960;  alias, 1 drivers
S_0000017c43629ed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43629890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad690 .functor XOR 1, L_0000017c43dad380, L_0000017c43ce9e40, C4<0>, C4<0>;
L_0000017c43dae7a0 .functor AND 1, L_0000017c43dad380, L_0000017c43ce9e40, C4<1>, C4<1>;
v0000017c436433c0_0 .net "S", 0 0, L_0000017c43dad690;  alias, 1 drivers
v0000017c43643780_0 .net "a", 0 0, L_0000017c43dad380;  alias, 1 drivers
v0000017c436459e0_0 .net "b", 0 0, L_0000017c43ce9e40;  alias, 1 drivers
v0000017c43647a60_0 .net "c", 0 0, L_0000017c43dae7a0;  alias, 1 drivers
S_0000017c4362b960 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43627630;
 .timescale 0 0;
P_0000017c43243d00 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43dad460 .functor XOR 1, L_0000017c43cf0930, L_0000017c43ceba60, C4<0>, C4<0>;
v0000017c43647ba0_0 .net *"_ivl_1", 0 0, L_0000017c43ceba60;  1 drivers
S_0000017c43625d30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dae0a0 .functor OR 1, L_0000017c43dad850, L_0000017c43dae340, C4<0>, C4<0>;
v0000017c43646660_0 .net "S", 0 0, L_0000017c43dad7e0;  1 drivers
v0000017c43647f60_0 .net "a", 0 0, L_0000017c43cebb00;  1 drivers
v0000017c43646160_0 .net "b", 0 0, L_0000017c43cebd80;  1 drivers
v0000017c436463e0_0 .net "c", 0 0, L_0000017c43dae0a0;  1 drivers
v0000017c43646c00_0 .net "carry_1", 0 0, L_0000017c43dad850;  1 drivers
v0000017c436471a0_0 .net "carry_2", 0 0, L_0000017c43dae340;  1 drivers
v0000017c43646840_0 .net "cin", 0 0, L_0000017c43ce9940;  1 drivers
v0000017c43646ca0_0 .net "sum_1", 0 0, L_0000017c43dad540;  1 drivers
S_0000017c43625ec0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43625d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad540 .functor XOR 1, L_0000017c43cebb00, L_0000017c43cebd80, C4<0>, C4<0>;
L_0000017c43dad850 .functor AND 1, L_0000017c43cebb00, L_0000017c43cebd80, C4<1>, C4<1>;
v0000017c43647ce0_0 .net "S", 0 0, L_0000017c43dad540;  alias, 1 drivers
v0000017c43647e20_0 .net "a", 0 0, L_0000017c43cebb00;  alias, 1 drivers
v0000017c43645e40_0 .net "b", 0 0, L_0000017c43cebd80;  alias, 1 drivers
v0000017c43646340_0 .net "c", 0 0, L_0000017c43dad850;  alias, 1 drivers
S_0000017c43626050 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43625d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dad7e0 .functor XOR 1, L_0000017c43dad540, L_0000017c43ce9940, C4<0>, C4<0>;
L_0000017c43dae340 .functor AND 1, L_0000017c43dad540, L_0000017c43ce9940, C4<1>, C4<1>;
v0000017c43646ac0_0 .net "S", 0 0, L_0000017c43dad7e0;  alias, 1 drivers
v0000017c43646700_0 .net "a", 0 0, L_0000017c43dad540;  alias, 1 drivers
v0000017c43647560_0 .net "b", 0 0, L_0000017c43ce9940;  alias, 1 drivers
v0000017c43647100_0 .net "c", 0 0, L_0000017c43dae340;  alias, 1 drivers
S_0000017c43626370 .scope module, "k2" "karatsuba_8" 2 25, 2 50 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "X";
    .port_info 1 /INPUT 9 "Y";
    .port_info 2 /OUTPUT 17 "Z";
v0000017c438f4ae0_0 .net "F1", 16 0, L_0000017c43eed6f0;  1 drivers
v0000017c438f3dc0_0 .net "F2", 16 0, L_0000017c43eee910;  1 drivers
o0000017c436a0e68 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0000017c438f3be0_0 .net "F3", 16 0, o0000017c436a0e68;  0 drivers
v0000017c438f4400_0 .net8 "X", 8 0, RS_0000017c43273488;  alias, 2 drivers
v0000017c438f4f40_0 .net "Xl", 4 0, L_0000017c43de9cf0;  1 drivers
v0000017c438f3460_0 .net "Xm1", 4 0, L_0000017c43de91b0;  1 drivers
v0000017c438f58a0_0 .net "Xms", 8 0, L_0000017c43eef6d0;  1 drivers
v0000017c438f4cc0_0 .net "Xr", 4 0, L_0000017c43de9a70;  1 drivers
v0000017c438f36e0_0 .net8 "Y", 8 0, RS_0000017c43275dc8;  alias, 2 drivers
v0000017c438f4e00_0 .net "Yl", 4 0, L_0000017c43dea150;  1 drivers
v0000017c438f3320_0 .net "Ym1", 4 0, L_0000017c43dedad0;  1 drivers
v0000017c438f3b40_0 .net "Yr", 4 0, L_0000017c43deafb0;  1 drivers
v0000017c438f4900_0 .net "Z", 16 0, L_0000017c43ef5c10;  alias, 1 drivers
v0000017c438f51c0_0 .net "Z1", 8 0, L_0000017c43dfd390;  1 drivers
v0000017c438f4040_0 .net "Z2", 8 0, L_0000017c43e0e690;  1 drivers
v0000017c438f33c0_0 .net "Z3", 8 0, L_0000017c43e22eb0;  1 drivers
v0000017c438f3500_0 .net "ZF", 16 0, L_0000017c43ef4310;  1 drivers
v0000017c438f35a0_0 .net *"_ivl_1", 3 0, L_0000017c43dead30;  1 drivers
L_0000017c43cf0b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438f3780_0 .net *"_ivl_11", 0 0, L_0000017c43cf0b70;  1 drivers
v0000017c438f3d20_0 .net *"_ivl_13", 3 0, L_0000017c43deb0f0;  1 drivers
L_0000017c43cf0bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438f5260_0 .net *"_ivl_17", 0 0, L_0000017c43cf0bb8;  1 drivers
v0000017c438f4540_0 .net *"_ivl_19", 3 0, L_0000017c43deb4b0;  1 drivers
L_0000017c43cf0c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438f3e60_0 .net *"_ivl_23", 0 0, L_0000017c43cf0c00;  1 drivers
L_0000017c43cf0b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438f45e0_0 .net *"_ivl_5", 0 0, L_0000017c43cf0b28;  1 drivers
v0000017c438f3f00_0 .net *"_ivl_7", 3 0, L_0000017c43deb050;  1 drivers
v0000017c438f4fe0_0 .net "bin", 0 0, L_0000017c43eee0f0;  1 drivers
v0000017c438f5300_0 .net "cout1", 0 0, L_0000017c43deabf0;  1 drivers
v0000017c438f3640_0 .net "cout2", 0 0, L_0000017c43deb5f0;  1 drivers
v0000017c438f5440_0 .net "cout3", 0 0, L_0000017c43eef1d0;  1 drivers
v0000017c438f3fa0_0 .net "cout4", 0 0, L_0000017c43ef3af0;  1 drivers
v0000017c438f47c0_0 .net "cout5", 0 0, L_0000017c43ef58f0;  1 drivers
v0000017c438f4680_0 .net "sub_ans", 8 0, L_0000017c43eed650;  1 drivers
L_0000017c43dead30 .part RS_0000017c43273488, 4, 4;
L_0000017c43de9a70 .concat [ 4 1 0 0], L_0000017c43dead30, L_0000017c43cf0b28;
L_0000017c43deb050 .part RS_0000017c43273488, 0, 4;
L_0000017c43de9cf0 .concat [ 4 1 0 0], L_0000017c43deb050, L_0000017c43cf0b70;
L_0000017c43deb0f0 .part RS_0000017c43275dc8, 4, 4;
L_0000017c43deafb0 .concat [ 4 1 0 0], L_0000017c43deb0f0, L_0000017c43cf0bb8;
L_0000017c43deb4b0 .part RS_0000017c43275dc8, 0, 4;
L_0000017c43dea150 .concat [ 4 1 0 0], L_0000017c43deb4b0, L_0000017c43cf0c00;
S_0000017c4362e6b0 .scope module, "add1" "rca_Nbit" 2 64, 2 233 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243640 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf0c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db3f20 .functor BUFZ 1, L_0000017c43cf0c48, C4<0>, C4<0>, C4<0>;
v0000017c4364c9c0_0 .net "S", 4 0, L_0000017c43de91b0;  alias, 1 drivers
v0000017c4364bde0_0 .net *"_ivl_0", 0 0, L_0000017c43db2ef0;  1 drivers
v0000017c4364b980_0 .net *"_ivl_10", 0 0, L_0000017c43db22b0;  1 drivers
v0000017c4364b840_0 .net *"_ivl_20", 0 0, L_0000017c43db3430;  1 drivers
v0000017c4364aee0_0 .net *"_ivl_30", 0 0, L_0000017c43db5880;  1 drivers
v0000017c4364c240_0 .net *"_ivl_40", 0 0, L_0000017c43db45b0;  1 drivers
v0000017c4364cc40_0 .net *"_ivl_56", 0 0, L_0000017c43db3f20;  1 drivers
v0000017c4364bac0_0 .net "a", 4 0, L_0000017c43de9a70;  alias, 1 drivers
v0000017c4364cce0_0 .net "b", 4 0, L_0000017c43de9cf0;  alias, 1 drivers
v0000017c4364a9e0_0 .net "b1", 4 0, L_0000017c43de9b10;  1 drivers
v0000017c4364aa80_0 .net "c", 0 0, L_0000017c43deabf0;  alias, 1 drivers
v0000017c4364b160_0 .net "cin", 0 0, L_0000017c43cf0c48;  1 drivers
v0000017c4364bb60_0 .net "co", 5 0, L_0000017c43dea3d0;  1 drivers
L_0000017c43deb190 .part L_0000017c43de9cf0, 0, 1;
L_0000017c43deb230 .part L_0000017c43de9a70, 0, 1;
L_0000017c43de9c50 .part L_0000017c43de9b10, 0, 1;
L_0000017c43deb410 .part L_0000017c43dea3d0, 0, 1;
L_0000017c43deb2d0 .part L_0000017c43de9cf0, 1, 1;
L_0000017c43dea470 .part L_0000017c43de9a70, 1, 1;
L_0000017c43dea5b0 .part L_0000017c43de9b10, 1, 1;
L_0000017c43de9bb0 .part L_0000017c43dea3d0, 1, 1;
L_0000017c43dea0b0 .part L_0000017c43de9cf0, 2, 1;
L_0000017c43dea510 .part L_0000017c43de9a70, 2, 1;
L_0000017c43de8f30 .part L_0000017c43de9b10, 2, 1;
L_0000017c43de8fd0 .part L_0000017c43dea3d0, 2, 1;
L_0000017c43de8d50 .part L_0000017c43de9cf0, 3, 1;
L_0000017c43dea6f0 .part L_0000017c43de9a70, 3, 1;
L_0000017c43de9250 .part L_0000017c43de9b10, 3, 1;
L_0000017c43dea1f0 .part L_0000017c43dea3d0, 3, 1;
LS_0000017c43de9b10_0_0 .concat8 [ 1 1 1 1], L_0000017c43db2ef0, L_0000017c43db22b0, L_0000017c43db3430, L_0000017c43db5880;
LS_0000017c43de9b10_0_4 .concat8 [ 1 0 0 0], L_0000017c43db45b0;
L_0000017c43de9b10 .concat8 [ 4 1 0 0], LS_0000017c43de9b10_0_0, LS_0000017c43de9b10_0_4;
L_0000017c43dea290 .part L_0000017c43de9cf0, 4, 1;
L_0000017c43de8df0 .part L_0000017c43de9a70, 4, 1;
L_0000017c43dea330 .part L_0000017c43de9b10, 4, 1;
L_0000017c43de9070 .part L_0000017c43dea3d0, 4, 1;
LS_0000017c43de91b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43db2550, L_0000017c43db3120, L_0000017c43db35f0, L_0000017c43db40e0;
LS_0000017c43de91b0_0_4 .concat8 [ 1 0 0 0], L_0000017c43db5260;
L_0000017c43de91b0 .concat8 [ 4 1 0 0], LS_0000017c43de91b0_0_0, LS_0000017c43de91b0_0_4;
LS_0000017c43dea3d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43db3f20, L_0000017c43db2f60, L_0000017c43db3200, L_0000017c43db3a50;
LS_0000017c43dea3d0_0_4 .concat8 [ 1 1 0 0], L_0000017c43db4700, L_0000017c43db4d20;
L_0000017c43dea3d0 .concat8 [ 4 2 0 0], LS_0000017c43dea3d0_0_0, LS_0000017c43dea3d0_0_4;
L_0000017c43deabf0 .part L_0000017c43dea3d0, 5, 1;
S_0000017c4362f7e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4362e6b0;
 .timescale 0 0;
P_0000017c43243d40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db2ef0 .functor XOR 1, L_0000017c43cf0c48, L_0000017c43deb190, C4<0>, C4<0>;
v0000017c43648dc0_0 .net *"_ivl_1", 0 0, L_0000017c43deb190;  1 drivers
S_0000017c4362fb00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db2f60 .functor OR 1, L_0000017c43db2390, L_0000017c43db2240, C4<0>, C4<0>;
v0000017c4364a800_0 .net "S", 0 0, L_0000017c43db2550;  1 drivers
v0000017c43648b40_0 .net "a", 0 0, L_0000017c43deb230;  1 drivers
v0000017c43649900_0 .net "b", 0 0, L_0000017c43de9c50;  1 drivers
v0000017c4364a3a0_0 .net "c", 0 0, L_0000017c43db2f60;  1 drivers
v0000017c43648aa0_0 .net "carry_1", 0 0, L_0000017c43db2390;  1 drivers
v0000017c4364a440_0 .net "carry_2", 0 0, L_0000017c43db2240;  1 drivers
v0000017c43648be0_0 .net "cin", 0 0, L_0000017c43deb410;  1 drivers
v0000017c436499a0_0 .net "sum_1", 0 0, L_0000017c43db3dd0;  1 drivers
S_0000017c43631400 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db3dd0 .functor XOR 1, L_0000017c43deb230, L_0000017c43de9c50, C4<0>, C4<0>;
L_0000017c43db2390 .functor AND 1, L_0000017c43deb230, L_0000017c43de9c50, C4<1>, C4<1>;
v0000017c43648960_0 .net "S", 0 0, L_0000017c43db3dd0;  alias, 1 drivers
v0000017c436486e0_0 .net "a", 0 0, L_0000017c43deb230;  alias, 1 drivers
v0000017c4364a300_0 .net "b", 0 0, L_0000017c43de9c50;  alias, 1 drivers
v0000017c43648820_0 .net "c", 0 0, L_0000017c43db2390;  alias, 1 drivers
S_0000017c4362c5e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362fb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db2550 .functor XOR 1, L_0000017c43db3dd0, L_0000017c43deb410, C4<0>, C4<0>;
L_0000017c43db2240 .functor AND 1, L_0000017c43db3dd0, L_0000017c43deb410, C4<1>, C4<1>;
v0000017c43649860_0 .net "S", 0 0, L_0000017c43db2550;  alias, 1 drivers
v0000017c43649400_0 .net "a", 0 0, L_0000017c43db3dd0;  alias, 1 drivers
v0000017c43649d60_0 .net "b", 0 0, L_0000017c43deb410;  alias, 1 drivers
v0000017c436488c0_0 .net "c", 0 0, L_0000017c43db2240;  alias, 1 drivers
S_0000017c43630140 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4362e6b0;
 .timescale 0 0;
P_0000017c43243600 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db22b0 .functor XOR 1, L_0000017c43cf0c48, L_0000017c43deb2d0, C4<0>, C4<0>;
v0000017c4364a8a0_0 .net *"_ivl_1", 0 0, L_0000017c43deb2d0;  1 drivers
S_0000017c4362d3f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43630140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db3200 .functor OR 1, L_0000017c43db2fd0, L_0000017c43db3190, C4<0>, C4<0>;
v0000017c4364a760_0 .net "S", 0 0, L_0000017c43db3120;  1 drivers
v0000017c436485a0_0 .net "a", 0 0, L_0000017c43dea470;  1 drivers
v0000017c43649b80_0 .net "b", 0 0, L_0000017c43dea5b0;  1 drivers
v0000017c43649c20_0 .net "c", 0 0, L_0000017c43db3200;  1 drivers
v0000017c43648f00_0 .net "carry_1", 0 0, L_0000017c43db2fd0;  1 drivers
v0000017c43649fe0_0 .net "carry_2", 0 0, L_0000017c43db3190;  1 drivers
v0000017c43649e00_0 .net "cin", 0 0, L_0000017c43de9bb0;  1 drivers
v0000017c43649ea0_0 .net "sum_1", 0 0, L_0000017c43db3740;  1 drivers
S_0000017c4362c900 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db3740 .functor XOR 1, L_0000017c43dea470, L_0000017c43dea5b0, C4<0>, C4<0>;
L_0000017c43db2fd0 .functor AND 1, L_0000017c43dea470, L_0000017c43dea5b0, C4<1>, C4<1>;
v0000017c4364a620_0 .net "S", 0 0, L_0000017c43db3740;  alias, 1 drivers
v0000017c4364a4e0_0 .net "a", 0 0, L_0000017c43dea470;  alias, 1 drivers
v0000017c436497c0_0 .net "b", 0 0, L_0000017c43dea5b0;  alias, 1 drivers
v0000017c43649ae0_0 .net "c", 0 0, L_0000017c43db2fd0;  alias, 1 drivers
S_0000017c43630aa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db3120 .functor XOR 1, L_0000017c43db3740, L_0000017c43de9bb0, C4<0>, C4<0>;
L_0000017c43db3190 .functor AND 1, L_0000017c43db3740, L_0000017c43de9bb0, C4<1>, C4<1>;
v0000017c4364a6c0_0 .net "S", 0 0, L_0000017c43db3120;  alias, 1 drivers
v0000017c436490e0_0 .net "a", 0 0, L_0000017c43db3740;  alias, 1 drivers
v0000017c43648500_0 .net "b", 0 0, L_0000017c43de9bb0;  alias, 1 drivers
v0000017c43648e60_0 .net "c", 0 0, L_0000017c43db3190;  alias, 1 drivers
S_0000017c4362cc20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4362e6b0;
 .timescale 0 0;
P_0000017c43243dc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db3430 .functor XOR 1, L_0000017c43cf0c48, L_0000017c43dea0b0, C4<0>, C4<0>;
v0000017c43649720_0 .net *"_ivl_1", 0 0, L_0000017c43dea0b0;  1 drivers
S_0000017c4362e9d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db3a50 .functor OR 1, L_0000017c43db3580, L_0000017c43db3660, C4<0>, C4<0>;
v0000017c43648140_0 .net "S", 0 0, L_0000017c43db35f0;  1 drivers
v0000017c436481e0_0 .net "a", 0 0, L_0000017c43dea510;  1 drivers
v0000017c436494a0_0 .net "b", 0 0, L_0000017c43de8f30;  1 drivers
v0000017c43648320_0 .net "c", 0 0, L_0000017c43db3a50;  1 drivers
v0000017c436483c0_0 .net "carry_1", 0 0, L_0000017c43db3580;  1 drivers
v0000017c43648640_0 .net "carry_2", 0 0, L_0000017c43db3660;  1 drivers
v0000017c436495e0_0 .net "cin", 0 0, L_0000017c43de8fd0;  1 drivers
v0000017c43649680_0 .net "sum_1", 0 0, L_0000017c43db2470;  1 drivers
S_0000017c4362fe20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362e9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db2470 .functor XOR 1, L_0000017c43dea510, L_0000017c43de8f30, C4<0>, C4<0>;
L_0000017c43db3580 .functor AND 1, L_0000017c43dea510, L_0000017c43de8f30, C4<1>, C4<1>;
v0000017c43648fa0_0 .net "S", 0 0, L_0000017c43db2470;  alias, 1 drivers
v0000017c43649040_0 .net "a", 0 0, L_0000017c43dea510;  alias, 1 drivers
v0000017c43649180_0 .net "b", 0 0, L_0000017c43de8f30;  alias, 1 drivers
v0000017c43649f40_0 .net "c", 0 0, L_0000017c43db3580;  alias, 1 drivers
S_0000017c4362d0d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362e9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db35f0 .functor XOR 1, L_0000017c43db2470, L_0000017c43de8fd0, C4<0>, C4<0>;
L_0000017c43db3660 .functor AND 1, L_0000017c43db2470, L_0000017c43de8fd0, C4<1>, C4<1>;
v0000017c43649220_0 .net "S", 0 0, L_0000017c43db35f0;  alias, 1 drivers
v0000017c4364a580_0 .net "a", 0 0, L_0000017c43db2470;  alias, 1 drivers
v0000017c4364a080_0 .net "b", 0 0, L_0000017c43de8fd0;  alias, 1 drivers
v0000017c43649360_0 .net "c", 0 0, L_0000017c43db3660;  alias, 1 drivers
S_0000017c43630f50 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4362e6b0;
 .timescale 0 0;
P_0000017c43243840 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43db5880 .functor XOR 1, L_0000017c43cf0c48, L_0000017c43de8d50, C4<0>, C4<0>;
v0000017c4364af80_0 .net *"_ivl_1", 0 0, L_0000017c43de8d50;  1 drivers
S_0000017c4362dd50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43630f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db4700 .functor OR 1, L_0000017c43db3e40, L_0000017c43db4cb0, C4<0>, C4<0>;
v0000017c4364c600_0 .net "S", 0 0, L_0000017c43db40e0;  1 drivers
v0000017c4364d000_0 .net "a", 0 0, L_0000017c43dea6f0;  1 drivers
v0000017c4364b340_0 .net "b", 0 0, L_0000017c43de9250;  1 drivers
v0000017c4364c060_0 .net "c", 0 0, L_0000017c43db4700;  1 drivers
v0000017c4364bd40_0 .net "carry_1", 0 0, L_0000017c43db3e40;  1 drivers
v0000017c4364b2a0_0 .net "carry_2", 0 0, L_0000017c43db4cb0;  1 drivers
v0000017c4364ada0_0 .net "cin", 0 0, L_0000017c43dea1f0;  1 drivers
v0000017c4364b660_0 .net "sum_1", 0 0, L_0000017c43db37b0;  1 drivers
S_0000017c4362ffb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db37b0 .functor XOR 1, L_0000017c43dea6f0, L_0000017c43de9250, C4<0>, C4<0>;
L_0000017c43db3e40 .functor AND 1, L_0000017c43dea6f0, L_0000017c43de9250, C4<1>, C4<1>;
v0000017c4364b520_0 .net "S", 0 0, L_0000017c43db37b0;  alias, 1 drivers
v0000017c4364c420_0 .net "a", 0 0, L_0000017c43dea6f0;  alias, 1 drivers
v0000017c4364b5c0_0 .net "b", 0 0, L_0000017c43de9250;  alias, 1 drivers
v0000017c4364ba20_0 .net "c", 0 0, L_0000017c43db3e40;  alias, 1 drivers
S_0000017c4362e200 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db40e0 .functor XOR 1, L_0000017c43db37b0, L_0000017c43dea1f0, C4<0>, C4<0>;
L_0000017c43db4cb0 .functor AND 1, L_0000017c43db37b0, L_0000017c43dea1f0, C4<1>, C4<1>;
v0000017c4364cba0_0 .net "S", 0 0, L_0000017c43db40e0;  alias, 1 drivers
v0000017c4364cd80_0 .net "a", 0 0, L_0000017c43db37b0;  alias, 1 drivers
v0000017c4364b200_0 .net "b", 0 0, L_0000017c43dea1f0;  alias, 1 drivers
v0000017c4364c4c0_0 .net "c", 0 0, L_0000017c43db4cb0;  alias, 1 drivers
S_0000017c43630dc0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4362e6b0;
 .timescale 0 0;
P_0000017c43243e40 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43db45b0 .functor XOR 1, L_0000017c43cf0c48, L_0000017c43dea290, C4<0>, C4<0>;
v0000017c4364b7a0_0 .net *"_ivl_1", 0 0, L_0000017c43dea290;  1 drivers
S_0000017c4362d8a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43630dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db4d20 .functor OR 1, L_0000017c43db4000, L_0000017c43db43f0, C4<0>, C4<0>;
v0000017c4364b020_0 .net "S", 0 0, L_0000017c43db5260;  1 drivers
v0000017c4364cf60_0 .net "a", 0 0, L_0000017c43de8df0;  1 drivers
v0000017c4364ae40_0 .net "b", 0 0, L_0000017c43dea330;  1 drivers
v0000017c4364c1a0_0 .net "c", 0 0, L_0000017c43db4d20;  1 drivers
v0000017c4364bf20_0 .net "carry_1", 0 0, L_0000017c43db4000;  1 drivers
v0000017c4364b3e0_0 .net "carry_2", 0 0, L_0000017c43db43f0;  1 drivers
v0000017c4364c560_0 .net "cin", 0 0, L_0000017c43de9070;  1 drivers
v0000017c4364c740_0 .net "sum_1", 0 0, L_0000017c43db5030;  1 drivers
S_0000017c43631590 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5030 .functor XOR 1, L_0000017c43de8df0, L_0000017c43dea330, C4<0>, C4<0>;
L_0000017c43db4000 .functor AND 1, L_0000017c43de8df0, L_0000017c43dea330, C4<1>, C4<1>;
v0000017c4364d0a0_0 .net "S", 0 0, L_0000017c43db5030;  alias, 1 drivers
v0000017c4364ce20_0 .net "a", 0 0, L_0000017c43de8df0;  alias, 1 drivers
v0000017c4364c920_0 .net "b", 0 0, L_0000017c43dea330;  alias, 1 drivers
v0000017c4364bfc0_0 .net "c", 0 0, L_0000017c43db4000;  alias, 1 drivers
S_0000017c4362ee80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5260 .functor XOR 1, L_0000017c43db5030, L_0000017c43de9070, C4<0>, C4<0>;
L_0000017c43db43f0 .functor AND 1, L_0000017c43db5030, L_0000017c43de9070, C4<1>, C4<1>;
v0000017c4364b700_0 .net "S", 0 0, L_0000017c43db5260;  alias, 1 drivers
v0000017c4364cec0_0 .net "a", 0 0, L_0000017c43db5030;  alias, 1 drivers
v0000017c4364b8e0_0 .net "b", 0 0, L_0000017c43de9070;  alias, 1 drivers
v0000017c4364ad00_0 .net "c", 0 0, L_0000017c43db43f0;  alias, 1 drivers
S_0000017c43630c30 .scope module, "add2" "rca_Nbit" 2 65, 2 233 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243e80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf0c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db51f0 .functor BUFZ 1, L_0000017c43cf0c90, C4<0>, C4<0>, C4<0>;
v0000017c43651d80_0 .net "S", 4 0, L_0000017c43dedad0;  alias, 1 drivers
v0000017c43650ac0_0 .net *"_ivl_0", 0 0, L_0000017c43db5340;  1 drivers
v0000017c4364f940_0 .net *"_ivl_10", 0 0, L_0000017c43db3eb0;  1 drivers
v0000017c43650160_0 .net *"_ivl_20", 0 0, L_0000017c43db4e70;  1 drivers
v0000017c43651ce0_0 .net *"_ivl_30", 0 0, L_0000017c43db55e0;  1 drivers
v0000017c43652000_0 .net *"_ivl_40", 0 0, L_0000017c43db5110;  1 drivers
v0000017c43651420_0 .net *"_ivl_56", 0 0, L_0000017c43db51f0;  1 drivers
v0000017c436500c0_0 .net "a", 4 0, L_0000017c43deafb0;  alias, 1 drivers
v0000017c43650480_0 .net "b", 4 0, L_0000017c43dea150;  alias, 1 drivers
v0000017c4364fda0_0 .net "b1", 4 0, L_0000017c43dec450;  1 drivers
v0000017c43651f60_0 .net "c", 0 0, L_0000017c43deb5f0;  alias, 1 drivers
v0000017c43650d40_0 .net "cin", 0 0, L_0000017c43cf0c90;  1 drivers
v0000017c43650700_0 .net "co", 5 0, L_0000017c43dec630;  1 drivers
L_0000017c43de9390 .part L_0000017c43dea150, 0, 1;
L_0000017c43deadd0 .part L_0000017c43deafb0, 0, 1;
L_0000017c43dea790 .part L_0000017c43dec450, 0, 1;
L_0000017c43dea830 .part L_0000017c43dec630, 0, 1;
L_0000017c43de9570 .part L_0000017c43dea150, 1, 1;
L_0000017c43de94d0 .part L_0000017c43deafb0, 1, 1;
L_0000017c43dea8d0 .part L_0000017c43dec450, 1, 1;
L_0000017c43dea970 .part L_0000017c43dec630, 1, 1;
L_0000017c43de96b0 .part L_0000017c43dea150, 2, 1;
L_0000017c43de9750 .part L_0000017c43deafb0, 2, 1;
L_0000017c43deaa10 .part L_0000017c43dec450, 2, 1;
L_0000017c43de97f0 .part L_0000017c43dec630, 2, 1;
L_0000017c43ded0d0 .part L_0000017c43dea150, 3, 1;
L_0000017c43deb550 .part L_0000017c43deafb0, 3, 1;
L_0000017c43ded5d0 .part L_0000017c43dec450, 3, 1;
L_0000017c43ded8f0 .part L_0000017c43dec630, 3, 1;
LS_0000017c43dec450_0_0 .concat8 [ 1 1 1 1], L_0000017c43db5340, L_0000017c43db3eb0, L_0000017c43db4e70, L_0000017c43db55e0;
LS_0000017c43dec450_0_4 .concat8 [ 1 0 0 0], L_0000017c43db5110;
L_0000017c43dec450 .concat8 [ 4 1 0 0], LS_0000017c43dec450_0_0, LS_0000017c43dec450_0_4;
L_0000017c43debe10 .part L_0000017c43dea150, 4, 1;
L_0000017c43ded670 .part L_0000017c43deafb0, 4, 1;
L_0000017c43deb690 .part L_0000017c43dec450, 4, 1;
L_0000017c43deb730 .part L_0000017c43dec630, 4, 1;
LS_0000017c43dedad0_0_0 .concat8 [ 1 1 1 1], L_0000017c43db4380, L_0000017c43db42a0, L_0000017c43db50a0, L_0000017c43db52d0;
LS_0000017c43dedad0_0_4 .concat8 [ 1 0 0 0], L_0000017c43db48c0;
L_0000017c43dedad0 .concat8 [ 4 1 0 0], LS_0000017c43dedad0_0_0, LS_0000017c43dedad0_0_4;
LS_0000017c43dec630_0_0 .concat8 [ 1 1 1 1], L_0000017c43db51f0, L_0000017c43db4230, L_0000017c43db5490, L_0000017c43db4620;
LS_0000017c43dec630_0_4 .concat8 [ 1 1 0 0], L_0000017c43db47e0, L_0000017c43db56c0;
L_0000017c43dec630 .concat8 [ 4 2 0 0], LS_0000017c43dec630_0_0, LS_0000017c43dec630_0_4;
L_0000017c43deb5f0 .part L_0000017c43dec630, 5, 1;
S_0000017c4362d580 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43630c30;
 .timescale 0 0;
P_0000017c432442c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db5340 .functor XOR 1, L_0000017c43cf0c90, L_0000017c43de9390, C4<0>, C4<0>;
v0000017c4364cb00_0 .net *"_ivl_1", 0 0, L_0000017c43de9390;  1 drivers
S_0000017c4362cdb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db4230 .functor OR 1, L_0000017c43db44d0, L_0000017c43db5730, C4<0>, C4<0>;
v0000017c4364be80_0 .net "S", 0 0, L_0000017c43db4380;  1 drivers
v0000017c4364c100_0 .net "a", 0 0, L_0000017c43deadd0;  1 drivers
v0000017c4364c380_0 .net "b", 0 0, L_0000017c43dea790;  1 drivers
v0000017c4364c6a0_0 .net "c", 0 0, L_0000017c43db4230;  1 drivers
v0000017c4364c7e0_0 .net "carry_1", 0 0, L_0000017c43db44d0;  1 drivers
v0000017c4364ac60_0 .net "carry_2", 0 0, L_0000017c43db5730;  1 drivers
v0000017c4364c880_0 .net "cin", 0 0, L_0000017c43dea830;  1 drivers
v0000017c4364ca60_0 .net "sum_1", 0 0, L_0000017c43db4310;  1 drivers
S_0000017c43631720 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4310 .functor XOR 1, L_0000017c43deadd0, L_0000017c43dea790, C4<0>, C4<0>;
L_0000017c43db44d0 .functor AND 1, L_0000017c43deadd0, L_0000017c43dea790, C4<1>, C4<1>;
v0000017c4364c2e0_0 .net "S", 0 0, L_0000017c43db4310;  alias, 1 drivers
v0000017c4364a940_0 .net "a", 0 0, L_0000017c43deadd0;  alias, 1 drivers
v0000017c4364ab20_0 .net "b", 0 0, L_0000017c43dea790;  alias, 1 drivers
v0000017c4364bc00_0 .net "c", 0 0, L_0000017c43db44d0;  alias, 1 drivers
S_0000017c4362d710 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4380 .functor XOR 1, L_0000017c43db4310, L_0000017c43dea830, C4<0>, C4<0>;
L_0000017c43db5730 .functor AND 1, L_0000017c43db4310, L_0000017c43dea830, C4<1>, C4<1>;
v0000017c4364abc0_0 .net "S", 0 0, L_0000017c43db4380;  alias, 1 drivers
v0000017c4364b0c0_0 .net "a", 0 0, L_0000017c43db4310;  alias, 1 drivers
v0000017c4364b480_0 .net "b", 0 0, L_0000017c43dea830;  alias, 1 drivers
v0000017c4364bca0_0 .net "c", 0 0, L_0000017c43db5730;  alias, 1 drivers
S_0000017c4362f010 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43630c30;
 .timescale 0 0;
P_0000017c43243580 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db3eb0 .functor XOR 1, L_0000017c43cf0c90, L_0000017c43de9570, C4<0>, C4<0>;
v0000017c4364f8a0_0 .net *"_ivl_1", 0 0, L_0000017c43de9570;  1 drivers
S_0000017c4362e840 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362f010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db5490 .functor OR 1, L_0000017c43db4460, L_0000017c43db4540, C4<0>, C4<0>;
v0000017c4364d5a0_0 .net "S", 0 0, L_0000017c43db42a0;  1 drivers
v0000017c4364f760_0 .net "a", 0 0, L_0000017c43de94d0;  1 drivers
v0000017c4364dfa0_0 .net "b", 0 0, L_0000017c43dea8d0;  1 drivers
v0000017c4364d140_0 .net "c", 0 0, L_0000017c43db5490;  1 drivers
v0000017c4364e040_0 .net "carry_1", 0 0, L_0000017c43db4460;  1 drivers
v0000017c4364ed60_0 .net "carry_2", 0 0, L_0000017c43db4540;  1 drivers
v0000017c4364f3a0_0 .net "cin", 0 0, L_0000017c43dea970;  1 drivers
v0000017c4364e9a0_0 .net "sum_1", 0 0, L_0000017c43db5570;  1 drivers
S_0000017c4362ca90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5570 .functor XOR 1, L_0000017c43de94d0, L_0000017c43dea8d0, C4<0>, C4<0>;
L_0000017c43db4460 .functor AND 1, L_0000017c43de94d0, L_0000017c43dea8d0, C4<1>, C4<1>;
v0000017c4364e4a0_0 .net "S", 0 0, L_0000017c43db5570;  alias, 1 drivers
v0000017c4364d820_0 .net "a", 0 0, L_0000017c43de94d0;  alias, 1 drivers
v0000017c4364e720_0 .net "b", 0 0, L_0000017c43dea8d0;  alias, 1 drivers
v0000017c4364e2c0_0 .net "c", 0 0, L_0000017c43db4460;  alias, 1 drivers
S_0000017c4362f970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db42a0 .functor XOR 1, L_0000017c43db5570, L_0000017c43dea970, C4<0>, C4<0>;
L_0000017c43db4540 .functor AND 1, L_0000017c43db5570, L_0000017c43dea970, C4<1>, C4<1>;
v0000017c4364d960_0 .net "S", 0 0, L_0000017c43db42a0;  alias, 1 drivers
v0000017c4364f800_0 .net "a", 0 0, L_0000017c43db5570;  alias, 1 drivers
v0000017c4364ec20_0 .net "b", 0 0, L_0000017c43dea970;  alias, 1 drivers
v0000017c4364d8c0_0 .net "c", 0 0, L_0000017c43db4540;  alias, 1 drivers
S_0000017c4362ecf0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43630c30;
 .timescale 0 0;
P_0000017c43243400 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db4e70 .functor XOR 1, L_0000017c43cf0c90, L_0000017c43de96b0, C4<0>, C4<0>;
v0000017c4364e0e0_0 .net *"_ivl_1", 0 0, L_0000017c43de96b0;  1 drivers
S_0000017c4362da30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db4620 .functor OR 1, L_0000017c43db4150, L_0000017c43db3f90, C4<0>, C4<0>;
v0000017c4364f1c0_0 .net "S", 0 0, L_0000017c43db50a0;  1 drivers
v0000017c4364e7c0_0 .net "a", 0 0, L_0000017c43de9750;  1 drivers
v0000017c4364ea40_0 .net "b", 0 0, L_0000017c43deaa10;  1 drivers
v0000017c4364e360_0 .net "c", 0 0, L_0000017c43db4620;  1 drivers
v0000017c4364d1e0_0 .net "carry_1", 0 0, L_0000017c43db4150;  1 drivers
v0000017c4364da00_0 .net "carry_2", 0 0, L_0000017c43db3f90;  1 drivers
v0000017c4364ee00_0 .net "cin", 0 0, L_0000017c43de97f0;  1 drivers
v0000017c4364f6c0_0 .net "sum_1", 0 0, L_0000017c43db4770;  1 drivers
S_0000017c436310e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4770 .functor XOR 1, L_0000017c43de9750, L_0000017c43deaa10, C4<0>, C4<0>;
L_0000017c43db4150 .functor AND 1, L_0000017c43de9750, L_0000017c43deaa10, C4<1>, C4<1>;
v0000017c4364f120_0 .net "S", 0 0, L_0000017c43db4770;  alias, 1 drivers
v0000017c4364d280_0 .net "a", 0 0, L_0000017c43de9750;  alias, 1 drivers
v0000017c4364ecc0_0 .net "b", 0 0, L_0000017c43deaa10;  alias, 1 drivers
v0000017c4364d780_0 .net "c", 0 0, L_0000017c43db4150;  alias, 1 drivers
S_0000017c436302d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362da30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db50a0 .functor XOR 1, L_0000017c43db4770, L_0000017c43de97f0, C4<0>, C4<0>;
L_0000017c43db3f90 .functor AND 1, L_0000017c43db4770, L_0000017c43de97f0, C4<1>, C4<1>;
v0000017c4364dc80_0 .net "S", 0 0, L_0000017c43db50a0;  alias, 1 drivers
v0000017c4364daa0_0 .net "a", 0 0, L_0000017c43db4770;  alias, 1 drivers
v0000017c4364efe0_0 .net "b", 0 0, L_0000017c43de97f0;  alias, 1 drivers
v0000017c4364d500_0 .net "c", 0 0, L_0000017c43db3f90;  alias, 1 drivers
S_0000017c43631270 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43630c30;
 .timescale 0 0;
P_0000017c43244200 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43db55e0 .functor XOR 1, L_0000017c43cf0c90, L_0000017c43ded0d0, C4<0>, C4<0>;
v0000017c4364f300_0 .net *"_ivl_1", 0 0, L_0000017c43ded0d0;  1 drivers
S_0000017c4362c770 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43631270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db47e0 .functor OR 1, L_0000017c43db5500, L_0000017c43db4fc0, C4<0>, C4<0>;
v0000017c4364dd20_0 .net "S", 0 0, L_0000017c43db52d0;  1 drivers
v0000017c4364f080_0 .net "a", 0 0, L_0000017c43deb550;  1 drivers
v0000017c4364ddc0_0 .net "b", 0 0, L_0000017c43ded5d0;  1 drivers
v0000017c4364d3c0_0 .net "c", 0 0, L_0000017c43db47e0;  1 drivers
v0000017c4364ef40_0 .net "carry_1", 0 0, L_0000017c43db5500;  1 drivers
v0000017c4364de60_0 .net "carry_2", 0 0, L_0000017c43db4fc0;  1 drivers
v0000017c4364e220_0 .net "cin", 0 0, L_0000017c43ded8f0;  1 drivers
v0000017c4364f260_0 .net "sum_1", 0 0, L_0000017c43db4690;  1 drivers
S_0000017c4362f330 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4690 .functor XOR 1, L_0000017c43deb550, L_0000017c43ded5d0, C4<0>, C4<0>;
L_0000017c43db5500 .functor AND 1, L_0000017c43deb550, L_0000017c43ded5d0, C4<1>, C4<1>;
v0000017c4364eea0_0 .net "S", 0 0, L_0000017c43db4690;  alias, 1 drivers
v0000017c4364e900_0 .net "a", 0 0, L_0000017c43deb550;  alias, 1 drivers
v0000017c4364d320_0 .net "b", 0 0, L_0000017c43ded5d0;  alias, 1 drivers
v0000017c4364db40_0 .net "c", 0 0, L_0000017c43db5500;  alias, 1 drivers
S_0000017c4362d260 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db52d0 .functor XOR 1, L_0000017c43db4690, L_0000017c43ded8f0, C4<0>, C4<0>;
L_0000017c43db4fc0 .functor AND 1, L_0000017c43db4690, L_0000017c43ded8f0, C4<1>, C4<1>;
v0000017c4364e400_0 .net "S", 0 0, L_0000017c43db52d0;  alias, 1 drivers
v0000017c4364eae0_0 .net "a", 0 0, L_0000017c43db4690;  alias, 1 drivers
v0000017c4364dbe0_0 .net "b", 0 0, L_0000017c43ded8f0;  alias, 1 drivers
v0000017c4364eb80_0 .net "c", 0 0, L_0000017c43db4fc0;  alias, 1 drivers
S_0000017c4362eb60 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43630c30;
 .timescale 0 0;
P_0000017c43243980 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43db5110 .functor XOR 1, L_0000017c43cf0c90, L_0000017c43debe10, C4<0>, C4<0>;
v0000017c4364fb20_0 .net *"_ivl_1", 0 0, L_0000017c43debe10;  1 drivers
S_0000017c4362be10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db56c0 .functor OR 1, L_0000017c43db58f0, L_0000017c43db41c0, C4<0>, C4<0>;
v0000017c4364f620_0 .net "S", 0 0, L_0000017c43db48c0;  1 drivers
v0000017c4364e860_0 .net "a", 0 0, L_0000017c43ded670;  1 drivers
v0000017c4364d6e0_0 .net "b", 0 0, L_0000017c43deb690;  1 drivers
v0000017c4364df00_0 .net "c", 0 0, L_0000017c43db56c0;  1 drivers
v0000017c4364e180_0 .net "carry_1", 0 0, L_0000017c43db58f0;  1 drivers
v0000017c43651b00_0 .net "carry_2", 0 0, L_0000017c43db41c0;  1 drivers
v0000017c43650980_0 .net "cin", 0 0, L_0000017c43deb730;  1 drivers
v0000017c43651a60_0 .net "sum_1", 0 0, L_0000017c43db5650;  1 drivers
S_0000017c436318b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5650 .functor XOR 1, L_0000017c43ded670, L_0000017c43deb690, C4<0>, C4<0>;
L_0000017c43db58f0 .functor AND 1, L_0000017c43ded670, L_0000017c43deb690, C4<1>, C4<1>;
v0000017c4364e540_0 .net "S", 0 0, L_0000017c43db5650;  alias, 1 drivers
v0000017c4364e5e0_0 .net "a", 0 0, L_0000017c43ded670;  alias, 1 drivers
v0000017c4364f440_0 .net "b", 0 0, L_0000017c43deb690;  alias, 1 drivers
v0000017c4364e680_0 .net "c", 0 0, L_0000017c43db58f0;  alias, 1 drivers
S_0000017c4362e390 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db48c0 .functor XOR 1, L_0000017c43db5650, L_0000017c43deb730, C4<0>, C4<0>;
L_0000017c43db41c0 .functor AND 1, L_0000017c43db5650, L_0000017c43deb730, C4<1>, C4<1>;
v0000017c4364d460_0 .net "S", 0 0, L_0000017c43db48c0;  alias, 1 drivers
v0000017c4364d640_0 .net "a", 0 0, L_0000017c43db5650;  alias, 1 drivers
v0000017c4364f4e0_0 .net "b", 0 0, L_0000017c43deb730;  alias, 1 drivers
v0000017c4364f580_0 .net "c", 0 0, L_0000017c43db41c0;  alias, 1 drivers
S_0000017c43631a40 .scope module, "add3" "rca_Nbit" 2 74, 2 233 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43243440 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf4128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eadca0 .functor BUFZ 1, L_0000017c43cf4128, C4<0>, C4<0>, C4<0>;
v0000017c43655200_0 .net "S", 8 0, L_0000017c43eef6d0;  alias, 1 drivers
v0000017c43654b20_0 .net *"_ivl_0", 0 0, L_0000017c43eaaa50;  1 drivers
v0000017c43656600_0 .net *"_ivl_10", 0 0, L_0000017c43eaad60;  1 drivers
v0000017c436570a0_0 .net *"_ivl_20", 0 0, L_0000017c43eab930;  1 drivers
v0000017c43654ee0_0 .net *"_ivl_30", 0 0, L_0000017c43eab690;  1 drivers
v0000017c43654a80_0 .net *"_ivl_40", 0 0, L_0000017c43eab700;  1 drivers
v0000017c436566a0_0 .net *"_ivl_50", 0 0, L_0000017c43eadd10;  1 drivers
v0000017c43655160_0 .net *"_ivl_60", 0 0, L_0000017c43eac7a0;  1 drivers
v0000017c43655340_0 .net *"_ivl_70", 0 0, L_0000017c43ead1b0;  1 drivers
v0000017c436567e0_0 .net *"_ivl_80", 0 0, L_0000017c43ead300;  1 drivers
v0000017c43655660_0 .net *"_ivl_96", 0 0, L_0000017c43eadca0;  1 drivers
v0000017c43656880_0 .net "a", 8 0, L_0000017c43dfd390;  alias, 1 drivers
v0000017c43654bc0_0 .net "b", 8 0, L_0000017c43e0e690;  alias, 1 drivers
v0000017c436549e0_0 .net "b1", 8 0, L_0000017c43eef4f0;  1 drivers
v0000017c43654c60_0 .net "c", 0 0, L_0000017c43eef1d0;  alias, 1 drivers
v0000017c43656b00_0 .net "cin", 0 0, L_0000017c43cf4128;  1 drivers
v0000017c436553e0_0 .net "co", 9 0, L_0000017c43eed1f0;  1 drivers
L_0000017c43e22c30 .part L_0000017c43e0e690, 0, 1;
L_0000017c43e23e50 .part L_0000017c43dfd390, 0, 1;
L_0000017c43e22690 .part L_0000017c43eef4f0, 0, 1;
L_0000017c43e23130 .part L_0000017c43eed1f0, 0, 1;
L_0000017c43e236d0 .part L_0000017c43e0e690, 1, 1;
L_0000017c43e22910 .part L_0000017c43dfd390, 1, 1;
L_0000017c43e23a90 .part L_0000017c43eef4f0, 1, 1;
L_0000017c43e233b0 .part L_0000017c43eed1f0, 1, 1;
L_0000017c43e22af0 .part L_0000017c43e0e690, 2, 1;
L_0000017c43e22b90 .part L_0000017c43dfd390, 2, 1;
L_0000017c43e22730 .part L_0000017c43eef4f0, 2, 1;
L_0000017c43e231d0 .part L_0000017c43eed1f0, 2, 1;
L_0000017c43e23590 .part L_0000017c43e0e690, 3, 1;
L_0000017c43e23090 .part L_0000017c43dfd390, 3, 1;
L_0000017c43e227d0 .part L_0000017c43eef4f0, 3, 1;
L_0000017c43e22870 .part L_0000017c43eed1f0, 3, 1;
L_0000017c43e22cd0 .part L_0000017c43e0e690, 4, 1;
L_0000017c43e229b0 .part L_0000017c43dfd390, 4, 1;
L_0000017c43e22d70 .part L_0000017c43eef4f0, 4, 1;
L_0000017c43e234f0 .part L_0000017c43eed1f0, 4, 1;
L_0000017c43e22f50 .part L_0000017c43e0e690, 5, 1;
L_0000017c43e23310 .part L_0000017c43dfd390, 5, 1;
L_0000017c43e23450 .part L_0000017c43eef4f0, 5, 1;
L_0000017c43e23810 .part L_0000017c43eed1f0, 5, 1;
L_0000017c43e23950 .part L_0000017c43e0e690, 6, 1;
L_0000017c43eed5b0 .part L_0000017c43dfd390, 6, 1;
L_0000017c43eed150 .part L_0000017c43eef4f0, 6, 1;
L_0000017c43eed3d0 .part L_0000017c43eed1f0, 6, 1;
L_0000017c43eeeb90 .part L_0000017c43e0e690, 7, 1;
L_0000017c43eef630 .part L_0000017c43dfd390, 7, 1;
L_0000017c43eed290 .part L_0000017c43eef4f0, 7, 1;
L_0000017c43eeeaf0 .part L_0000017c43eed1f0, 7, 1;
LS_0000017c43eef4f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eaaa50, L_0000017c43eaad60, L_0000017c43eab930, L_0000017c43eab690;
LS_0000017c43eef4f0_0_4 .concat8 [ 1 1 1 1], L_0000017c43eab700, L_0000017c43eadd10, L_0000017c43eac7a0, L_0000017c43ead1b0;
LS_0000017c43eef4f0_0_8 .concat8 [ 1 0 0 0], L_0000017c43ead300;
L_0000017c43eef4f0 .concat8 [ 4 4 1 0], LS_0000017c43eef4f0_0_0, LS_0000017c43eef4f0_0_4, LS_0000017c43eef4f0_0_8;
L_0000017c43eed830 .part L_0000017c43e0e690, 8, 1;
L_0000017c43eedab0 .part L_0000017c43dfd390, 8, 1;
L_0000017c43eed8d0 .part L_0000017c43eef4f0, 8, 1;
L_0000017c43eee5f0 .part L_0000017c43eed1f0, 8, 1;
LS_0000017c43eef6d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eaba10, L_0000017c43eab5b0, L_0000017c43eab310, L_0000017c43eabd20;
LS_0000017c43eef6d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43eacb20, L_0000017c43ead680, L_0000017c43eacd50, L_0000017c43eadae0;
LS_0000017c43eef6d0_0_8 .concat8 [ 1 0 0 0], L_0000017c43eacff0;
L_0000017c43eef6d0 .concat8 [ 4 4 1 0], LS_0000017c43eef6d0_0_0, LS_0000017c43eef6d0_0_4, LS_0000017c43eef6d0_0_8;
LS_0000017c43eed1f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eadca0, L_0000017c43eab0e0, L_0000017c43eab150, L_0000017c43eabcb0;
LS_0000017c43eed1f0_0_4 .concat8 [ 1 1 1 1], L_0000017c43eabee0, L_0000017c43eac500, L_0000017c43eac8f0, L_0000017c43ead0d0;
LS_0000017c43eed1f0_0_8 .concat8 [ 1 1 0 0], L_0000017c43eadc30, L_0000017c43eac9d0;
L_0000017c43eed1f0 .concat8 [ 4 4 2 0], LS_0000017c43eed1f0_0_0, LS_0000017c43eed1f0_0_4, LS_0000017c43eed1f0_0_8;
L_0000017c43eef1d0 .part L_0000017c43eed1f0, 9, 1;
S_0000017c4362dbc0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43243480 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eaaa50 .functor XOR 1, L_0000017c43cf4128, L_0000017c43e22c30, C4<0>, C4<0>;
v0000017c436508e0_0 .net *"_ivl_1", 0 0, L_0000017c43e22c30;  1 drivers
S_0000017c4362dee0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eab0e0 .functor OR 1, L_0000017c43eab1c0, L_0000017c43eab850, C4<0>, C4<0>;
v0000017c43650a20_0 .net "S", 0 0, L_0000017c43eaba10;  1 drivers
v0000017c43650020_0 .net "a", 0 0, L_0000017c43e23e50;  1 drivers
v0000017c43650340_0 .net "b", 0 0, L_0000017c43e22690;  1 drivers
v0000017c43651100_0 .net "c", 0 0, L_0000017c43eab0e0;  1 drivers
v0000017c43651240_0 .net "carry_1", 0 0, L_0000017c43eab1c0;  1 drivers
v0000017c43650b60_0 .net "carry_2", 0 0, L_0000017c43eab850;  1 drivers
v0000017c436520a0_0 .net "cin", 0 0, L_0000017c43e23130;  1 drivers
v0000017c43651920_0 .net "sum_1", 0 0, L_0000017c43eaaac0;  1 drivers
S_0000017c4362e070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaaac0 .functor XOR 1, L_0000017c43e23e50, L_0000017c43e22690, C4<0>, C4<0>;
L_0000017c43eab1c0 .functor AND 1, L_0000017c43e23e50, L_0000017c43e22690, C4<1>, C4<1>;
v0000017c436519c0_0 .net "S", 0 0, L_0000017c43eaaac0;  alias, 1 drivers
v0000017c43650840_0 .net "a", 0 0, L_0000017c43e23e50;  alias, 1 drivers
v0000017c43650660_0 .net "b", 0 0, L_0000017c43e22690;  alias, 1 drivers
v0000017c436511a0_0 .net "c", 0 0, L_0000017c43eab1c0;  alias, 1 drivers
S_0000017c4362fc90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaba10 .functor XOR 1, L_0000017c43eaaac0, L_0000017c43e23130, C4<0>, C4<0>;
L_0000017c43eab850 .functor AND 1, L_0000017c43eaaac0, L_0000017c43e23130, C4<1>, C4<1>;
v0000017c436514c0_0 .net "S", 0 0, L_0000017c43eaba10;  alias, 1 drivers
v0000017c43650520_0 .net "a", 0 0, L_0000017c43eaaac0;  alias, 1 drivers
v0000017c43651880_0 .net "b", 0 0, L_0000017c43e23130;  alias, 1 drivers
v0000017c4364fbc0_0 .net "c", 0 0, L_0000017c43eab850;  alias, 1 drivers
S_0000017c4362cf40 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43243f00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eaad60 .functor XOR 1, L_0000017c43cf4128, L_0000017c43e236d0, C4<0>, C4<0>;
v0000017c43650ca0_0 .net *"_ivl_1", 0 0, L_0000017c43e236d0;  1 drivers
S_0000017c43631bd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362cf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eab150 .functor OR 1, L_0000017c43eabf50, L_0000017c43eabbd0, C4<0>, C4<0>;
v0000017c4364f9e0_0 .net "S", 0 0, L_0000017c43eab5b0;  1 drivers
v0000017c43650c00_0 .net "a", 0 0, L_0000017c43e22910;  1 drivers
v0000017c436507a0_0 .net "b", 0 0, L_0000017c43e23a90;  1 drivers
v0000017c43650e80_0 .net "c", 0 0, L_0000017c43eab150;  1 drivers
v0000017c43650200_0 .net "carry_1", 0 0, L_0000017c43eabf50;  1 drivers
v0000017c4364fa80_0 .net "carry_2", 0 0, L_0000017c43eabbd0;  1 drivers
v0000017c436502a0_0 .net "cin", 0 0, L_0000017c43e233b0;  1 drivers
v0000017c4364fd00_0 .net "sum_1", 0 0, L_0000017c43eaadd0;  1 drivers
S_0000017c4362e520 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43631bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaadd0 .functor XOR 1, L_0000017c43e22910, L_0000017c43e23a90, C4<0>, C4<0>;
L_0000017c43eabf50 .functor AND 1, L_0000017c43e22910, L_0000017c43e23a90, C4<1>, C4<1>;
v0000017c43651060_0 .net "S", 0 0, L_0000017c43eaadd0;  alias, 1 drivers
v0000017c43651ec0_0 .net "a", 0 0, L_0000017c43e22910;  alias, 1 drivers
v0000017c43651e20_0 .net "b", 0 0, L_0000017c43e23a90;  alias, 1 drivers
v0000017c4364fe40_0 .net "c", 0 0, L_0000017c43eabf50;  alias, 1 drivers
S_0000017c43631d60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43631bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eab5b0 .functor XOR 1, L_0000017c43eaadd0, L_0000017c43e233b0, C4<0>, C4<0>;
L_0000017c43eabbd0 .functor AND 1, L_0000017c43eaadd0, L_0000017c43e233b0, C4<1>, C4<1>;
v0000017c436512e0_0 .net "S", 0 0, L_0000017c43eab5b0;  alias, 1 drivers
v0000017c43651ba0_0 .net "a", 0 0, L_0000017c43eaadd0;  alias, 1 drivers
v0000017c43650de0_0 .net "b", 0 0, L_0000017c43e233b0;  alias, 1 drivers
v0000017c43651c40_0 .net "c", 0 0, L_0000017c43eabbd0;  alias, 1 drivers
S_0000017c43630460 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43244040 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eab930 .functor XOR 1, L_0000017c43cf4128, L_0000017c43e22af0, C4<0>, C4<0>;
v0000017c43654580_0 .net *"_ivl_1", 0 0, L_0000017c43e22af0;  1 drivers
S_0000017c4362f1a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43630460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eabcb0 .functor OR 1, L_0000017c43eab2a0, L_0000017c43eab4d0, C4<0>, C4<0>;
v0000017c43650fc0_0 .net "S", 0 0, L_0000017c43eab310;  1 drivers
v0000017c4364ff80_0 .net "a", 0 0, L_0000017c43e22b90;  1 drivers
v0000017c436516a0_0 .net "b", 0 0, L_0000017c43e22730;  1 drivers
v0000017c43651740_0 .net "c", 0 0, L_0000017c43eabcb0;  1 drivers
v0000017c436517e0_0 .net "carry_1", 0 0, L_0000017c43eab2a0;  1 drivers
v0000017c43653cc0_0 .net "carry_2", 0 0, L_0000017c43eab4d0;  1 drivers
v0000017c43654300_0 .net "cin", 0 0, L_0000017c43e231d0;  1 drivers
v0000017c436543a0_0 .net "sum_1", 0 0, L_0000017c43eab8c0;  1 drivers
S_0000017c4362f4c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4362f1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eab8c0 .functor XOR 1, L_0000017c43e22b90, L_0000017c43e22730, C4<0>, C4<0>;
L_0000017c43eab2a0 .functor AND 1, L_0000017c43e22b90, L_0000017c43e22730, C4<1>, C4<1>;
v0000017c43650f20_0 .net "S", 0 0, L_0000017c43eab8c0;  alias, 1 drivers
v0000017c43651380_0 .net "a", 0 0, L_0000017c43e22b90;  alias, 1 drivers
v0000017c436503e0_0 .net "b", 0 0, L_0000017c43e22730;  alias, 1 drivers
v0000017c43651560_0 .net "c", 0 0, L_0000017c43eab2a0;  alias, 1 drivers
S_0000017c4362f650 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4362f1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eab310 .functor XOR 1, L_0000017c43eab8c0, L_0000017c43e231d0, C4<0>, C4<0>;
L_0000017c43eab4d0 .functor AND 1, L_0000017c43eab8c0, L_0000017c43e231d0, C4<1>, C4<1>;
v0000017c4364fc60_0 .net "S", 0 0, L_0000017c43eab310;  alias, 1 drivers
v0000017c4364fee0_0 .net "a", 0 0, L_0000017c43eab8c0;  alias, 1 drivers
v0000017c43651600_0 .net "b", 0 0, L_0000017c43e231d0;  alias, 1 drivers
v0000017c436505c0_0 .net "c", 0 0, L_0000017c43eab4d0;  alias, 1 drivers
S_0000017c4362c130 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43244080 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eab690 .functor XOR 1, L_0000017c43cf4128, L_0000017c43e23590, C4<0>, C4<0>;
v0000017c43654760_0 .net *"_ivl_1", 0 0, L_0000017c43e23590;  1 drivers
S_0000017c43631ef0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eabee0 .functor OR 1, L_0000017c43eab9a0, L_0000017c43eabe70, C4<0>, C4<0>;
v0000017c436539a0_0 .net "S", 0 0, L_0000017c43eabd20;  1 drivers
v0000017c43652a00_0 .net "a", 0 0, L_0000017c43e23090;  1 drivers
v0000017c43653d60_0 .net "b", 0 0, L_0000017c43e227d0;  1 drivers
v0000017c436526e0_0 .net "c", 0 0, L_0000017c43eabee0;  1 drivers
v0000017c43654620_0 .net "carry_1", 0 0, L_0000017c43eab9a0;  1 drivers
v0000017c43652aa0_0 .net "carry_2", 0 0, L_0000017c43eabe70;  1 drivers
v0000017c436548a0_0 .net "cin", 0 0, L_0000017c43e22870;  1 drivers
v0000017c43652320_0 .net "sum_1", 0 0, L_0000017c43eab620;  1 drivers
S_0000017c4362bc80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43631ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eab620 .functor XOR 1, L_0000017c43e23090, L_0000017c43e227d0, C4<0>, C4<0>;
L_0000017c43eab9a0 .functor AND 1, L_0000017c43e23090, L_0000017c43e227d0, C4<1>, C4<1>;
v0000017c43652b40_0 .net "S", 0 0, L_0000017c43eab620;  alias, 1 drivers
v0000017c43652960_0 .net "a", 0 0, L_0000017c43e23090;  alias, 1 drivers
v0000017c43654800_0 .net "b", 0 0, L_0000017c43e227d0;  alias, 1 drivers
v0000017c43653c20_0 .net "c", 0 0, L_0000017c43eab9a0;  alias, 1 drivers
S_0000017c4362bfa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43631ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eabd20 .functor XOR 1, L_0000017c43eab620, L_0000017c43e22870, C4<0>, C4<0>;
L_0000017c43eabe70 .functor AND 1, L_0000017c43eab620, L_0000017c43e22870, C4<1>, C4<1>;
v0000017c43652500_0 .net "S", 0 0, L_0000017c43eabd20;  alias, 1 drivers
v0000017c43653540_0 .net "a", 0 0, L_0000017c43eab620;  alias, 1 drivers
v0000017c43653680_0 .net "b", 0 0, L_0000017c43e22870;  alias, 1 drivers
v0000017c43653040_0 .net "c", 0 0, L_0000017c43eabe70;  alias, 1 drivers
S_0000017c4362c2c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43244140 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eab700 .functor XOR 1, L_0000017c43cf4128, L_0000017c43e22cd0, C4<0>, C4<0>;
v0000017c436541c0_0 .net *"_ivl_1", 0 0, L_0000017c43e22cd0;  1 drivers
S_0000017c436305f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4362c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eac500 .functor OR 1, L_0000017c43ead290, L_0000017c43ead4c0, C4<0>, C4<0>;
v0000017c43654120_0 .net "S", 0 0, L_0000017c43eacb20;  1 drivers
v0000017c43654080_0 .net "a", 0 0, L_0000017c43e229b0;  1 drivers
v0000017c43653360_0 .net "b", 0 0, L_0000017c43e22d70;  1 drivers
v0000017c436523c0_0 .net "c", 0 0, L_0000017c43eac500;  1 drivers
v0000017c43652be0_0 .net "carry_1", 0 0, L_0000017c43ead290;  1 drivers
v0000017c436525a0_0 .net "carry_2", 0 0, L_0000017c43ead4c0;  1 drivers
v0000017c436546c0_0 .net "cin", 0 0, L_0000017c43e234f0;  1 drivers
v0000017c43653220_0 .net "sum_1", 0 0, L_0000017c43ead060;  1 drivers
S_0000017c4362c450 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436305f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ead060 .functor XOR 1, L_0000017c43e229b0, L_0000017c43e22d70, C4<0>, C4<0>;
L_0000017c43ead290 .functor AND 1, L_0000017c43e229b0, L_0000017c43e22d70, C4<1>, C4<1>;
v0000017c436532c0_0 .net "S", 0 0, L_0000017c43ead060;  alias, 1 drivers
v0000017c43652c80_0 .net "a", 0 0, L_0000017c43e229b0;  alias, 1 drivers
v0000017c43653400_0 .net "b", 0 0, L_0000017c43e22d70;  alias, 1 drivers
v0000017c43653b80_0 .net "c", 0 0, L_0000017c43ead290;  alias, 1 drivers
S_0000017c43630780 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436305f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eacb20 .functor XOR 1, L_0000017c43ead060, L_0000017c43e234f0, C4<0>, C4<0>;
L_0000017c43ead4c0 .functor AND 1, L_0000017c43ead060, L_0000017c43e234f0, C4<1>, C4<1>;
v0000017c43652820_0 .net "S", 0 0, L_0000017c43eacb20;  alias, 1 drivers
v0000017c436521e0_0 .net "a", 0 0, L_0000017c43ead060;  alias, 1 drivers
v0000017c43652280_0 .net "b", 0 0, L_0000017c43e234f0;  alias, 1 drivers
v0000017c43654260_0 .net "c", 0 0, L_0000017c43ead4c0;  alias, 1 drivers
S_0000017c43630910 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c432434c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43eadd10 .functor XOR 1, L_0000017c43cf4128, L_0000017c43e22f50, C4<0>, C4<0>;
v0000017c436530e0_0 .net *"_ivl_1", 0 0, L_0000017c43e22f50;  1 drivers
S_0000017c43634c40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43630910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eac8f0 .functor OR 1, L_0000017c43eacce0, L_0000017c43ead6f0, C4<0>, C4<0>;
v0000017c43652780_0 .net "S", 0 0, L_0000017c43ead680;  1 drivers
v0000017c436528c0_0 .net "a", 0 0, L_0000017c43e23310;  1 drivers
v0000017c43652d20_0 .net "b", 0 0, L_0000017c43e23450;  1 drivers
v0000017c43653ae0_0 .net "c", 0 0, L_0000017c43eac8f0;  1 drivers
v0000017c436534a0_0 .net "carry_1", 0 0, L_0000017c43eacce0;  1 drivers
v0000017c43652dc0_0 .net "carry_2", 0 0, L_0000017c43ead6f0;  1 drivers
v0000017c436544e0_0 .net "cin", 0 0, L_0000017c43e23810;  1 drivers
v0000017c43652f00_0 .net "sum_1", 0 0, L_0000017c43eac5e0;  1 drivers
S_0000017c43636b80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43634c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eac5e0 .functor XOR 1, L_0000017c43e23310, L_0000017c43e23450, C4<0>, C4<0>;
L_0000017c43eacce0 .functor AND 1, L_0000017c43e23310, L_0000017c43e23450, C4<1>, C4<1>;
v0000017c43652140_0 .net "S", 0 0, L_0000017c43eac5e0;  alias, 1 drivers
v0000017c43652e60_0 .net "a", 0 0, L_0000017c43e23310;  alias, 1 drivers
v0000017c43653e00_0 .net "b", 0 0, L_0000017c43e23450;  alias, 1 drivers
v0000017c43654440_0 .net "c", 0 0, L_0000017c43eacce0;  alias, 1 drivers
S_0000017c436363b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43634c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ead680 .functor XOR 1, L_0000017c43eac5e0, L_0000017c43e23810, C4<0>, C4<0>;
L_0000017c43ead6f0 .functor AND 1, L_0000017c43eac5e0, L_0000017c43e23810, C4<1>, C4<1>;
v0000017c43652460_0 .net "S", 0 0, L_0000017c43ead680;  alias, 1 drivers
v0000017c43652fa0_0 .net "a", 0 0, L_0000017c43eac5e0;  alias, 1 drivers
v0000017c43652640_0 .net "b", 0 0, L_0000017c43e23810;  alias, 1 drivers
v0000017c43653a40_0 .net "c", 0 0, L_0000017c43ead6f0;  alias, 1 drivers
S_0000017c43634150 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43243680 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43eac7a0 .functor XOR 1, L_0000017c43cf4128, L_0000017c43e23950, C4<0>, C4<0>;
v0000017c43655de0_0 .net *"_ivl_1", 0 0, L_0000017c43e23950;  1 drivers
S_0000017c436369f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43634150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ead0d0 .functor OR 1, L_0000017c43eadbc0, L_0000017c43ead140, C4<0>, C4<0>;
v0000017c43653f40_0 .net "S", 0 0, L_0000017c43eacd50;  1 drivers
v0000017c436558e0_0 .net "a", 0 0, L_0000017c43eed5b0;  1 drivers
v0000017c43654d00_0 .net "b", 0 0, L_0000017c43eed150;  1 drivers
v0000017c436555c0_0 .net "c", 0 0, L_0000017c43ead0d0;  1 drivers
v0000017c43655d40_0 .net "carry_1", 0 0, L_0000017c43eadbc0;  1 drivers
v0000017c43657000_0 .net "carry_2", 0 0, L_0000017c43ead140;  1 drivers
v0000017c43656ec0_0 .net "cin", 0 0, L_0000017c43eed3d0;  1 drivers
v0000017c43655020_0 .net "sum_1", 0 0, L_0000017c43eac880;  1 drivers
S_0000017c436371c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436369f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eac880 .functor XOR 1, L_0000017c43eed5b0, L_0000017c43eed150, C4<0>, C4<0>;
L_0000017c43eadbc0 .functor AND 1, L_0000017c43eed5b0, L_0000017c43eed150, C4<1>, C4<1>;
v0000017c436535e0_0 .net "S", 0 0, L_0000017c43eac880;  alias, 1 drivers
v0000017c43653180_0 .net "a", 0 0, L_0000017c43eed5b0;  alias, 1 drivers
v0000017c43653720_0 .net "b", 0 0, L_0000017c43eed150;  alias, 1 drivers
v0000017c43653fe0_0 .net "c", 0 0, L_0000017c43eadbc0;  alias, 1 drivers
S_0000017c43637cb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436369f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eacd50 .functor XOR 1, L_0000017c43eac880, L_0000017c43eed3d0, C4<0>, C4<0>;
L_0000017c43ead140 .functor AND 1, L_0000017c43eac880, L_0000017c43eed3d0, C4<1>, C4<1>;
v0000017c436537c0_0 .net "S", 0 0, L_0000017c43eacd50;  alias, 1 drivers
v0000017c43653860_0 .net "a", 0 0, L_0000017c43eac880;  alias, 1 drivers
v0000017c43653900_0 .net "b", 0 0, L_0000017c43eed3d0;  alias, 1 drivers
v0000017c43653ea0_0 .net "c", 0 0, L_0000017c43ead140;  alias, 1 drivers
S_0000017c43636d10 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43243700 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43ead1b0 .functor XOR 1, L_0000017c43cf4128, L_0000017c43eeeb90, C4<0>, C4<0>;
v0000017c43656740_0 .net *"_ivl_1", 0 0, L_0000017c43eeeb90;  1 drivers
S_0000017c43635410 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43636d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eadc30 .functor OR 1, L_0000017c43eacf10, L_0000017c43eac6c0, C4<0>, C4<0>;
v0000017c43655980_0 .net "S", 0 0, L_0000017c43eadae0;  1 drivers
v0000017c436562e0_0 .net "a", 0 0, L_0000017c43eef630;  1 drivers
v0000017c43654940_0 .net "b", 0 0, L_0000017c43eed290;  1 drivers
v0000017c43654f80_0 .net "c", 0 0, L_0000017c43eadc30;  1 drivers
v0000017c43656a60_0 .net "carry_1", 0 0, L_0000017c43eacf10;  1 drivers
v0000017c43656920_0 .net "carry_2", 0 0, L_0000017c43eac6c0;  1 drivers
v0000017c43656060_0 .net "cin", 0 0, L_0000017c43eeeaf0;  1 drivers
v0000017c436569c0_0 .net "sum_1", 0 0, L_0000017c43eada70;  1 drivers
S_0000017c43637e40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43635410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eada70 .functor XOR 1, L_0000017c43eef630, L_0000017c43eed290, C4<0>, C4<0>;
L_0000017c43eacf10 .functor AND 1, L_0000017c43eef630, L_0000017c43eed290, C4<1>, C4<1>;
v0000017c43655e80_0 .net "S", 0 0, L_0000017c43eada70;  alias, 1 drivers
v0000017c43655c00_0 .net "a", 0 0, L_0000017c43eef630;  alias, 1 drivers
v0000017c436561a0_0 .net "b", 0 0, L_0000017c43eed290;  alias, 1 drivers
v0000017c43656f60_0 .net "c", 0 0, L_0000017c43eacf10;  alias, 1 drivers
S_0000017c43637350 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43635410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eadae0 .functor XOR 1, L_0000017c43eada70, L_0000017c43eeeaf0, C4<0>, C4<0>;
L_0000017c43eac6c0 .functor AND 1, L_0000017c43eada70, L_0000017c43eeeaf0, C4<1>, C4<1>;
v0000017c43655b60_0 .net "S", 0 0, L_0000017c43eadae0;  alias, 1 drivers
v0000017c43655ca0_0 .net "a", 0 0, L_0000017c43eada70;  alias, 1 drivers
v0000017c43656380_0 .net "b", 0 0, L_0000017c43eeeaf0;  alias, 1 drivers
v0000017c43655f20_0 .net "c", 0 0, L_0000017c43eac6c0;  alias, 1 drivers
S_0000017c43633980 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43631a40;
 .timescale 0 0;
P_0000017c43245280 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43ead300 .functor XOR 1, L_0000017c43cf4128, L_0000017c43eed830, C4<0>, C4<0>;
v0000017c43656560_0 .net *"_ivl_1", 0 0, L_0000017c43eed830;  1 drivers
S_0000017c43633020 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43633980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eac9d0 .functor OR 1, L_0000017c43eadb50, L_0000017c43eada00, C4<0>, C4<0>;
v0000017c43654da0_0 .net "S", 0 0, L_0000017c43eacff0;  1 drivers
v0000017c43655fc0_0 .net "a", 0 0, L_0000017c43eedab0;  1 drivers
v0000017c43656100_0 .net "b", 0 0, L_0000017c43eed8d0;  1 drivers
v0000017c43655840_0 .net "c", 0 0, L_0000017c43eac9d0;  1 drivers
v0000017c43656420_0 .net "carry_1", 0 0, L_0000017c43eadb50;  1 drivers
v0000017c43656ba0_0 .net "carry_2", 0 0, L_0000017c43eada00;  1 drivers
v0000017c436564c0_0 .net "cin", 0 0, L_0000017c43eee5f0;  1 drivers
v0000017c436550c0_0 .net "sum_1", 0 0, L_0000017c43eac960;  1 drivers
S_0000017c43637b20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43633020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eac960 .functor XOR 1, L_0000017c43eedab0, L_0000017c43eed8d0, C4<0>, C4<0>;
L_0000017c43eadb50 .functor AND 1, L_0000017c43eedab0, L_0000017c43eed8d0, C4<1>, C4<1>;
v0000017c43656240_0 .net "S", 0 0, L_0000017c43eac960;  alias, 1 drivers
v0000017c43656d80_0 .net "a", 0 0, L_0000017c43eedab0;  alias, 1 drivers
v0000017c43656c40_0 .net "b", 0 0, L_0000017c43eed8d0;  alias, 1 drivers
v0000017c43655a20_0 .net "c", 0 0, L_0000017c43eadb50;  alias, 1 drivers
S_0000017c43633b10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43633020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eacff0 .functor XOR 1, L_0000017c43eac960, L_0000017c43eee5f0, C4<0>, C4<0>;
L_0000017c43eada00 .functor AND 1, L_0000017c43eac960, L_0000017c43eee5f0, C4<1>, C4<1>;
v0000017c43656e20_0 .net "S", 0 0, L_0000017c43eacff0;  alias, 1 drivers
v0000017c43654e40_0 .net "a", 0 0, L_0000017c43eac960;  alias, 1 drivers
v0000017c436552a0_0 .net "b", 0 0, L_0000017c43eee5f0;  alias, 1 drivers
v0000017c43655520_0 .net "c", 0 0, L_0000017c43eada00;  alias, 1 drivers
S_0000017c436355a0 .scope module, "add4" "rca_Nbit" 2 88, 2 233 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43244b80 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf42d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb12e0 .functor BUFZ 1, L_0000017c43cf42d8, C4<0>, C4<0>, C4<0>;
v0000017c43663620_0 .net "S", 16 0, L_0000017c43ef4310;  alias, 1 drivers
v0000017c43661820_0 .net *"_ivl_0", 0 0, L_0000017c43eae4f0;  1 drivers
v0000017c43662c20_0 .net *"_ivl_10", 0 0, L_0000017c43eaf3d0;  1 drivers
v0000017c43661fa0_0 .net *"_ivl_100", 0 0, L_0000017c43eb0e80;  1 drivers
v0000017c436620e0_0 .net *"_ivl_110", 0 0, L_0000017c43eb0b00;  1 drivers
v0000017c43663440_0 .net *"_ivl_120", 0 0, L_0000017c43eaffa0;  1 drivers
v0000017c43663760_0 .net *"_ivl_130", 0 0, L_0000017c43eb0a90;  1 drivers
v0000017c43662d60_0 .net *"_ivl_140", 0 0, L_0000017c43eb0c50;  1 drivers
v0000017c43661960_0 .net *"_ivl_150", 0 0, L_0000017c43eb0630;  1 drivers
v0000017c436631c0_0 .net *"_ivl_160", 0 0, L_0000017c43eb1580;  1 drivers
v0000017c43661a00_0 .net *"_ivl_176", 0 0, L_0000017c43eb12e0;  1 drivers
v0000017c436615a0_0 .net *"_ivl_20", 0 0, L_0000017c43eaf4b0;  1 drivers
v0000017c43662720_0 .net *"_ivl_30", 0 0, L_0000017c43eaf520;  1 drivers
v0000017c43662fe0_0 .net *"_ivl_40", 0 0, L_0000017c43eaf130;  1 drivers
v0000017c43661aa0_0 .net *"_ivl_50", 0 0, L_0000017c43eaf6e0;  1 drivers
v0000017c43661640_0 .net *"_ivl_60", 0 0, L_0000017c43eaf830;  1 drivers
v0000017c43663300_0 .net *"_ivl_70", 0 0, L_0000017c43eae9c0;  1 drivers
v0000017c43663260_0 .net *"_ivl_80", 0 0, L_0000017c43eb0da0;  1 drivers
v0000017c43662900_0 .net *"_ivl_90", 0 0, L_0000017c43eb0b70;  1 drivers
v0000017c43662e00_0 .net "a", 16 0, L_0000017c43eed6f0;  alias, 1 drivers
v0000017c436633a0_0 .net "b", 16 0, L_0000017c43eee910;  alias, 1 drivers
v0000017c436636c0_0 .net "b1", 16 0, L_0000017c43ef1110;  1 drivers
v0000017c436634e0_0 .net "c", 0 0, L_0000017c43ef3af0;  alias, 1 drivers
v0000017c43663800_0 .net "cin", 0 0, L_0000017c43cf42d8;  1 drivers
v0000017c43662180_0 .net "co", 17 0, L_0000017c43ef39b0;  1 drivers
L_0000017c43eee9b0 .part L_0000017c43eee910, 0, 1;
L_0000017c43eeed70 .part L_0000017c43eed6f0, 0, 1;
L_0000017c43eeee10 .part L_0000017c43ef1110, 0, 1;
L_0000017c43ef0d50 .part L_0000017c43ef39b0, 0, 1;
L_0000017c43ef1250 .part L_0000017c43eee910, 1, 1;
L_0000017c43ef16b0 .part L_0000017c43eed6f0, 1, 1;
L_0000017c43ef1ed0 .part L_0000017c43ef1110, 1, 1;
L_0000017c43ef0030 .part L_0000017c43ef39b0, 1, 1;
L_0000017c43ef00d0 .part L_0000017c43eee910, 2, 1;
L_0000017c43eef950 .part L_0000017c43eed6f0, 2, 1;
L_0000017c43ef0850 .part L_0000017c43ef1110, 2, 1;
L_0000017c43eefd10 .part L_0000017c43ef39b0, 2, 1;
L_0000017c43ef14d0 .part L_0000017c43eee910, 3, 1;
L_0000017c43eef9f0 .part L_0000017c43eed6f0, 3, 1;
L_0000017c43ef19d0 .part L_0000017c43ef1110, 3, 1;
L_0000017c43ef1cf0 .part L_0000017c43ef39b0, 3, 1;
L_0000017c43ef0df0 .part L_0000017c43eee910, 4, 1;
L_0000017c43eefdb0 .part L_0000017c43eed6f0, 4, 1;
L_0000017c43ef1bb0 .part L_0000017c43ef1110, 4, 1;
L_0000017c43eeff90 .part L_0000017c43ef39b0, 4, 1;
L_0000017c43eefa90 .part L_0000017c43eee910, 5, 1;
L_0000017c43eefe50 .part L_0000017c43eed6f0, 5, 1;
L_0000017c43eefb30 .part L_0000017c43ef1110, 5, 1;
L_0000017c43eefbd0 .part L_0000017c43ef39b0, 5, 1;
L_0000017c43ef07b0 .part L_0000017c43eee910, 6, 1;
L_0000017c43ef1e30 .part L_0000017c43eed6f0, 6, 1;
L_0000017c43ef1d90 .part L_0000017c43ef1110, 6, 1;
L_0000017c43ef1a70 .part L_0000017c43ef39b0, 6, 1;
L_0000017c43ef0e90 .part L_0000017c43eee910, 7, 1;
L_0000017c43ef0670 .part L_0000017c43eed6f0, 7, 1;
L_0000017c43ef1b10 .part L_0000017c43ef1110, 7, 1;
L_0000017c43ef2010 .part L_0000017c43ef39b0, 7, 1;
L_0000017c43ef0170 .part L_0000017c43eee910, 8, 1;
L_0000017c43ef1930 .part L_0000017c43eed6f0, 8, 1;
L_0000017c43ef17f0 .part L_0000017c43ef1110, 8, 1;
L_0000017c43ef0a30 .part L_0000017c43ef39b0, 8, 1;
L_0000017c43eefc70 .part L_0000017c43eee910, 9, 1;
L_0000017c43eefef0 .part L_0000017c43eed6f0, 9, 1;
L_0000017c43ef08f0 .part L_0000017c43ef1110, 9, 1;
L_0000017c43ef0210 .part L_0000017c43ef39b0, 9, 1;
L_0000017c43ef1c50 .part L_0000017c43eee910, 10, 1;
L_0000017c43ef1570 .part L_0000017c43eed6f0, 10, 1;
L_0000017c43ef1610 .part L_0000017c43ef1110, 10, 1;
L_0000017c43ef12f0 .part L_0000017c43ef39b0, 10, 1;
L_0000017c43ef0350 .part L_0000017c43eee910, 11, 1;
L_0000017c43ef02b0 .part L_0000017c43eed6f0, 11, 1;
L_0000017c43ef0f30 .part L_0000017c43ef1110, 11, 1;
L_0000017c43ef1f70 .part L_0000017c43ef39b0, 11, 1;
L_0000017c43ef03f0 .part L_0000017c43eee910, 12, 1;
L_0000017c43ef20b0 .part L_0000017c43eed6f0, 12, 1;
L_0000017c43ef0490 .part L_0000017c43ef1110, 12, 1;
L_0000017c43ef1070 .part L_0000017c43ef39b0, 12, 1;
L_0000017c43ef0990 .part L_0000017c43eee910, 13, 1;
L_0000017c43ef1390 .part L_0000017c43eed6f0, 13, 1;
L_0000017c43ef0530 .part L_0000017c43ef1110, 13, 1;
L_0000017c43ef05d0 .part L_0000017c43ef39b0, 13, 1;
L_0000017c43ef1750 .part L_0000017c43eee910, 14, 1;
L_0000017c43ef0710 .part L_0000017c43eed6f0, 14, 1;
L_0000017c43ef0ad0 .part L_0000017c43ef1110, 14, 1;
L_0000017c43ef0b70 .part L_0000017c43ef39b0, 14, 1;
L_0000017c43ef0c10 .part L_0000017c43eee910, 15, 1;
L_0000017c43ef0cb0 .part L_0000017c43eed6f0, 15, 1;
L_0000017c43ef0fd0 .part L_0000017c43ef1110, 15, 1;
L_0000017c43ef1890 .part L_0000017c43ef39b0, 15, 1;
LS_0000017c43ef1110_0_0 .concat8 [ 1 1 1 1], L_0000017c43eae4f0, L_0000017c43eaf3d0, L_0000017c43eaf4b0, L_0000017c43eaf520;
LS_0000017c43ef1110_0_4 .concat8 [ 1 1 1 1], L_0000017c43eaf130, L_0000017c43eaf6e0, L_0000017c43eaf830, L_0000017c43eae9c0;
LS_0000017c43ef1110_0_8 .concat8 [ 1 1 1 1], L_0000017c43eb0da0, L_0000017c43eb0b70, L_0000017c43eb0e80, L_0000017c43eb0b00;
LS_0000017c43ef1110_0_12 .concat8 [ 1 1 1 1], L_0000017c43eaffa0, L_0000017c43eb0a90, L_0000017c43eb0c50, L_0000017c43eb0630;
LS_0000017c43ef1110_0_16 .concat8 [ 1 0 0 0], L_0000017c43eb1580;
LS_0000017c43ef1110_1_0 .concat8 [ 4 4 4 4], LS_0000017c43ef1110_0_0, LS_0000017c43ef1110_0_4, LS_0000017c43ef1110_0_8, LS_0000017c43ef1110_0_12;
LS_0000017c43ef1110_1_4 .concat8 [ 1 0 0 0], LS_0000017c43ef1110_0_16;
L_0000017c43ef1110 .concat8 [ 16 1 0 0], LS_0000017c43ef1110_1_0, LS_0000017c43ef1110_1_4;
L_0000017c43ef1430 .part L_0000017c43eee910, 16, 1;
L_0000017c43ef4770 .part L_0000017c43eed6f0, 16, 1;
L_0000017c43ef2790 .part L_0000017c43ef1110, 16, 1;
L_0000017c43ef3050 .part L_0000017c43ef39b0, 16, 1;
LS_0000017c43ef4310_0_0 .concat8 [ 1 1 1 1], L_0000017c43eaecd0, L_0000017c43eaf440, L_0000017c43eaee90, L_0000017c43eaf590;
LS_0000017c43ef4310_0_4 .concat8 [ 1 1 1 1], L_0000017c43eae6b0, L_0000017c43eae950, L_0000017c43eae2c0, L_0000017c43eb1740;
LS_0000017c43ef4310_0_8 .concat8 [ 1 1 1 1], L_0000017c43eb01d0, L_0000017c43eb0780, L_0000017c43eb1510, L_0000017c43eb09b0;
LS_0000017c43ef4310_0_12 .concat8 [ 1 1 1 1], L_0000017c43eb1040, L_0000017c43eb0390, L_0000017c43eb1430, L_0000017c43eb0940;
LS_0000017c43ef4310_0_16 .concat8 [ 1 0 0 0], L_0000017c43eafd00;
LS_0000017c43ef4310_1_0 .concat8 [ 4 4 4 4], LS_0000017c43ef4310_0_0, LS_0000017c43ef4310_0_4, LS_0000017c43ef4310_0_8, LS_0000017c43ef4310_0_12;
LS_0000017c43ef4310_1_4 .concat8 [ 1 0 0 0], LS_0000017c43ef4310_0_16;
L_0000017c43ef4310 .concat8 [ 16 1 0 0], LS_0000017c43ef4310_1_0, LS_0000017c43ef4310_1_4;
LS_0000017c43ef39b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb12e0, L_0000017c43eafb40, L_0000017c43eae560, L_0000017c43eaefe0;
LS_0000017c43ef39b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43eaf050, L_0000017c43eafa60, L_0000017c43eae410, L_0000017c43eae800;
LS_0000017c43ef39b0_0_8 .concat8 [ 1 1 1 1], L_0000017c43eb06a0, L_0000017c43eb02b0, L_0000017c43eafd70, L_0000017c43eb13c0;
LS_0000017c43ef39b0_0_12 .concat8 [ 1 1 1 1], L_0000017c43eb0f60, L_0000017c43eafde0, L_0000017c43eafe50, L_0000017c43eb1820;
LS_0000017c43ef39b0_0_16 .concat8 [ 1 1 0 0], L_0000017c43eb0470, L_0000017c43eb04e0;
LS_0000017c43ef39b0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43ef39b0_0_0, LS_0000017c43ef39b0_0_4, LS_0000017c43ef39b0_0_8, LS_0000017c43ef39b0_0_12;
LS_0000017c43ef39b0_1_4 .concat8 [ 2 0 0 0], LS_0000017c43ef39b0_0_16;
L_0000017c43ef39b0 .concat8 [ 16 2 0 0], LS_0000017c43ef39b0_1_0, LS_0000017c43ef39b0_1_4;
L_0000017c43ef3af0 .part L_0000017c43ef39b0, 17, 1;
S_0000017c43636540 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244380 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eae4f0 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43eee9b0, C4<0>, C4<0>;
v0000017c43657780_0 .net *"_ivl_1", 0 0, L_0000017c43eee9b0;  1 drivers
S_0000017c436329e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43636540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eafb40 .functor OR 1, L_0000017c43eaed40, L_0000017c43eaf9f0, C4<0>, C4<0>;
v0000017c43658e00_0 .net "S", 0 0, L_0000017c43eaecd0;  1 drivers
v0000017c43659800_0 .net "a", 0 0, L_0000017c43eeed70;  1 drivers
v0000017c43657b40_0 .net "b", 0 0, L_0000017c43eeee10;  1 drivers
v0000017c43658860_0 .net "c", 0 0, L_0000017c43eafb40;  1 drivers
v0000017c43658540_0 .net "carry_1", 0 0, L_0000017c43eaed40;  1 drivers
v0000017c43657aa0_0 .net "carry_2", 0 0, L_0000017c43eaf9f0;  1 drivers
v0000017c436575a0_0 .net "cin", 0 0, L_0000017c43ef0d50;  1 drivers
v0000017c43657e60_0 .net "sum_1", 0 0, L_0000017c43eae8e0;  1 drivers
S_0000017c43635280 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436329e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae8e0 .functor XOR 1, L_0000017c43eeed70, L_0000017c43eeee10, C4<0>, C4<0>;
L_0000017c43eaed40 .functor AND 1, L_0000017c43eeed70, L_0000017c43eeee10, C4<1>, C4<1>;
v0000017c43655480_0 .net "S", 0 0, L_0000017c43eae8e0;  alias, 1 drivers
v0000017c43655700_0 .net "a", 0 0, L_0000017c43eeed70;  alias, 1 drivers
v0000017c43656ce0_0 .net "b", 0 0, L_0000017c43eeee10;  alias, 1 drivers
v0000017c436557a0_0 .net "c", 0 0, L_0000017c43eaed40;  alias, 1 drivers
S_0000017c43635be0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436329e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaecd0 .functor XOR 1, L_0000017c43eae8e0, L_0000017c43ef0d50, C4<0>, C4<0>;
L_0000017c43eaf9f0 .functor AND 1, L_0000017c43eae8e0, L_0000017c43ef0d50, C4<1>, C4<1>;
v0000017c43655ac0_0 .net "S", 0 0, L_0000017c43eaecd0;  alias, 1 drivers
v0000017c43657be0_0 .net "a", 0 0, L_0000017c43eae8e0;  alias, 1 drivers
v0000017c43657a00_0 .net "b", 0 0, L_0000017c43ef0d50;  alias, 1 drivers
v0000017c43658cc0_0 .net "c", 0 0, L_0000017c43eaf9f0;  alias, 1 drivers
S_0000017c436374e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244a80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eaf3d0 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef1250, C4<0>, C4<0>;
v0000017c43657f00_0 .net *"_ivl_1", 0 0, L_0000017c43ef1250;  1 drivers
S_0000017c43633ca0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436374e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eae560 .functor OR 1, L_0000017c43eae1e0, L_0000017c43eaef00, C4<0>, C4<0>;
v0000017c43657820_0 .net "S", 0 0, L_0000017c43eaf440;  1 drivers
v0000017c43659760_0 .net "a", 0 0, L_0000017c43ef16b0;  1 drivers
v0000017c43657640_0 .net "b", 0 0, L_0000017c43ef1ed0;  1 drivers
v0000017c436589a0_0 .net "c", 0 0, L_0000017c43eae560;  1 drivers
v0000017c43658720_0 .net "carry_1", 0 0, L_0000017c43eae1e0;  1 drivers
v0000017c43657c80_0 .net "carry_2", 0 0, L_0000017c43eaef00;  1 drivers
v0000017c43658d60_0 .net "cin", 0 0, L_0000017c43ef0030;  1 drivers
v0000017c43658f40_0 .net "sum_1", 0 0, L_0000017c43eaef70;  1 drivers
S_0000017c43637990 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43633ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaef70 .functor XOR 1, L_0000017c43ef16b0, L_0000017c43ef1ed0, C4<0>, C4<0>;
L_0000017c43eae1e0 .functor AND 1, L_0000017c43ef16b0, L_0000017c43ef1ed0, C4<1>, C4<1>;
v0000017c436598a0_0 .net "S", 0 0, L_0000017c43eaef70;  alias, 1 drivers
v0000017c43659620_0 .net "a", 0 0, L_0000017c43ef16b0;  alias, 1 drivers
v0000017c43659120_0 .net "b", 0 0, L_0000017c43ef1ed0;  alias, 1 drivers
v0000017c436587c0_0 .net "c", 0 0, L_0000017c43eae1e0;  alias, 1 drivers
S_0000017c43635730 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43633ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaf440 .functor XOR 1, L_0000017c43eaef70, L_0000017c43ef0030, C4<0>, C4<0>;
L_0000017c43eaef00 .functor AND 1, L_0000017c43eaef70, L_0000017c43ef0030, C4<1>, C4<1>;
v0000017c43657d20_0 .net "S", 0 0, L_0000017c43eaf440;  alias, 1 drivers
v0000017c436596c0_0 .net "a", 0 0, L_0000017c43eaef70;  alias, 1 drivers
v0000017c436580e0_0 .net "b", 0 0, L_0000017c43ef0030;  alias, 1 drivers
v0000017c43657500_0 .net "c", 0 0, L_0000017c43eaef00;  alias, 1 drivers
S_0000017c43637030 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244bc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eaf4b0 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef00d0, C4<0>, C4<0>;
v0000017c43659440_0 .net *"_ivl_1", 0 0, L_0000017c43ef00d0;  1 drivers
S_0000017c43634790 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43637030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaefe0 .functor OR 1, L_0000017c43eaee20, L_0000017c43eafbb0, C4<0>, C4<0>;
v0000017c436585e0_0 .net "S", 0 0, L_0000017c43eaee90;  1 drivers
v0000017c43658ea0_0 .net "a", 0 0, L_0000017c43eef950;  1 drivers
v0000017c43657140_0 .net "b", 0 0, L_0000017c43ef0850;  1 drivers
v0000017c436582c0_0 .net "c", 0 0, L_0000017c43eaefe0;  1 drivers
v0000017c43659260_0 .net "carry_1", 0 0, L_0000017c43eaee20;  1 drivers
v0000017c43658a40_0 .net "carry_2", 0 0, L_0000017c43eafbb0;  1 drivers
v0000017c43659300_0 .net "cin", 0 0, L_0000017c43eefd10;  1 drivers
v0000017c436584a0_0 .net "sum_1", 0 0, L_0000017c43eaedb0;  1 drivers
S_0000017c436331b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43634790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaedb0 .functor XOR 1, L_0000017c43eef950, L_0000017c43ef0850, C4<0>, C4<0>;
L_0000017c43eaee20 .functor AND 1, L_0000017c43eef950, L_0000017c43ef0850, C4<1>, C4<1>;
v0000017c43658900_0 .net "S", 0 0, L_0000017c43eaedb0;  alias, 1 drivers
v0000017c43657fa0_0 .net "a", 0 0, L_0000017c43eef950;  alias, 1 drivers
v0000017c43657dc0_0 .net "b", 0 0, L_0000017c43ef0850;  alias, 1 drivers
v0000017c43658180_0 .net "c", 0 0, L_0000017c43eaee20;  alias, 1 drivers
S_0000017c436366d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43634790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaee90 .functor XOR 1, L_0000017c43eaedb0, L_0000017c43eefd10, C4<0>, C4<0>;
L_0000017c43eafbb0 .functor AND 1, L_0000017c43eaedb0, L_0000017c43eefd10, C4<1>, C4<1>;
v0000017c43658220_0 .net "S", 0 0, L_0000017c43eaee90;  alias, 1 drivers
v0000017c43658040_0 .net "a", 0 0, L_0000017c43eaedb0;  alias, 1 drivers
v0000017c436591c0_0 .net "b", 0 0, L_0000017c43eefd10;  alias, 1 drivers
v0000017c43659080_0 .net "c", 0 0, L_0000017c43eafbb0;  alias, 1 drivers
S_0000017c43633e30 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c432450c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eaf520 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef14d0, C4<0>, C4<0>;
v0000017c436578c0_0 .net *"_ivl_1", 0 0, L_0000017c43ef14d0;  1 drivers
S_0000017c43637fd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43633e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaf050 .functor OR 1, L_0000017c43eaf7c0, L_0000017c43eaf600, C4<0>, C4<0>;
v0000017c43659580_0 .net "S", 0 0, L_0000017c43eaf590;  1 drivers
v0000017c43658b80_0 .net "a", 0 0, L_0000017c43eef9f0;  1 drivers
v0000017c436571e0_0 .net "b", 0 0, L_0000017c43ef19d0;  1 drivers
v0000017c43657280_0 .net "c", 0 0, L_0000017c43eaf050;  1 drivers
v0000017c43657320_0 .net "carry_1", 0 0, L_0000017c43eaf7c0;  1 drivers
v0000017c436573c0_0 .net "carry_2", 0 0, L_0000017c43eaf600;  1 drivers
v0000017c43657460_0 .net "cin", 0 0, L_0000017c43ef1cf0;  1 drivers
v0000017c436576e0_0 .net "sum_1", 0 0, L_0000017c43eae5d0;  1 drivers
S_0000017c43638160 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43637fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae5d0 .functor XOR 1, L_0000017c43eef9f0, L_0000017c43ef19d0, C4<0>, C4<0>;
L_0000017c43eaf7c0 .functor AND 1, L_0000017c43eef9f0, L_0000017c43ef19d0, C4<1>, C4<1>;
v0000017c43658360_0 .net "S", 0 0, L_0000017c43eae5d0;  alias, 1 drivers
v0000017c43658400_0 .net "a", 0 0, L_0000017c43eef9f0;  alias, 1 drivers
v0000017c43658c20_0 .net "b", 0 0, L_0000017c43ef19d0;  alias, 1 drivers
v0000017c43658680_0 .net "c", 0 0, L_0000017c43eaf7c0;  alias, 1 drivers
S_0000017c436358c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43637fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaf590 .functor XOR 1, L_0000017c43eae5d0, L_0000017c43ef1cf0, C4<0>, C4<0>;
L_0000017c43eaf600 .functor AND 1, L_0000017c43eae5d0, L_0000017c43ef1cf0, C4<1>, C4<1>;
v0000017c43658ae0_0 .net "S", 0 0, L_0000017c43eaf590;  alias, 1 drivers
v0000017c436593a0_0 .net "a", 0 0, L_0000017c43eae5d0;  alias, 1 drivers
v0000017c43658fe0_0 .net "b", 0 0, L_0000017c43ef1cf0;  alias, 1 drivers
v0000017c436594e0_0 .net "c", 0 0, L_0000017c43eaf600;  alias, 1 drivers
S_0000017c43635d70 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244700 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eaf130 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef0df0, C4<0>, C4<0>;
v0000017c43659d00_0 .net *"_ivl_1", 0 0, L_0000017c43ef0df0;  1 drivers
S_0000017c43632530 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43635d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eafa60 .functor OR 1, L_0000017c43eae250, L_0000017c43eae720, C4<0>, C4<0>;
v0000017c4365a020_0 .net "S", 0 0, L_0000017c43eae6b0;  1 drivers
v0000017c4365a340_0 .net "a", 0 0, L_0000017c43eefdb0;  1 drivers
v0000017c4365b100_0 .net "b", 0 0, L_0000017c43ef1bb0;  1 drivers
v0000017c4365ba60_0 .net "c", 0 0, L_0000017c43eafa60;  1 drivers
v0000017c4365ab60_0 .net "carry_1", 0 0, L_0000017c43eae250;  1 drivers
v0000017c4365b240_0 .net "carry_2", 0 0, L_0000017c43eae720;  1 drivers
v0000017c4365a200_0 .net "cin", 0 0, L_0000017c43eeff90;  1 drivers
v0000017c4365b420_0 .net "sum_1", 0 0, L_0000017c43eaf670;  1 drivers
S_0000017c43634dd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43632530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaf670 .functor XOR 1, L_0000017c43eefdb0, L_0000017c43ef1bb0, C4<0>, C4<0>;
L_0000017c43eae250 .functor AND 1, L_0000017c43eefdb0, L_0000017c43ef1bb0, C4<1>, C4<1>;
v0000017c43657960_0 .net "S", 0 0, L_0000017c43eaf670;  alias, 1 drivers
v0000017c4365a660_0 .net "a", 0 0, L_0000017c43eefdb0;  alias, 1 drivers
v0000017c4365b1a0_0 .net "b", 0 0, L_0000017c43ef1bb0;  alias, 1 drivers
v0000017c4365ade0_0 .net "c", 0 0, L_0000017c43eae250;  alias, 1 drivers
S_0000017c43634ab0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43632530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae6b0 .functor XOR 1, L_0000017c43eaf670, L_0000017c43eeff90, C4<0>, C4<0>;
L_0000017c43eae720 .functor AND 1, L_0000017c43eaf670, L_0000017c43eeff90, C4<1>, C4<1>;
v0000017c4365a520_0 .net "S", 0 0, L_0000017c43eae6b0;  alias, 1 drivers
v0000017c4365b880_0 .net "a", 0 0, L_0000017c43eaf670;  alias, 1 drivers
v0000017c43659b20_0 .net "b", 0 0, L_0000017c43eeff90;  alias, 1 drivers
v0000017c4365bd80_0 .net "c", 0 0, L_0000017c43eae720;  alias, 1 drivers
S_0000017c43637670 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244640 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43eaf6e0 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43eefa90, C4<0>, C4<0>;
v0000017c43659da0_0 .net *"_ivl_1", 0 0, L_0000017c43eefa90;  1 drivers
S_0000017c436382f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43637670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eae410 .functor OR 1, L_0000017c43eae170, L_0000017c43eae870, C4<0>, C4<0>;
v0000017c4365a7a0_0 .net "S", 0 0, L_0000017c43eae950;  1 drivers
v0000017c4365a5c0_0 .net "a", 0 0, L_0000017c43eefe50;  1 drivers
v0000017c4365a980_0 .net "b", 0 0, L_0000017c43eefb30;  1 drivers
v0000017c4365b2e0_0 .net "c", 0 0, L_0000017c43eae410;  1 drivers
v0000017c436599e0_0 .net "carry_1", 0 0, L_0000017c43eae170;  1 drivers
v0000017c43659a80_0 .net "carry_2", 0 0, L_0000017c43eae870;  1 drivers
v0000017c4365a160_0 .net "cin", 0 0, L_0000017c43eefbd0;  1 drivers
v0000017c4365aa20_0 .net "sum_1", 0 0, L_0000017c43eaf750;  1 drivers
S_0000017c43635f00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436382f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaf750 .functor XOR 1, L_0000017c43eefe50, L_0000017c43eefb30, C4<0>, C4<0>;
L_0000017c43eae170 .functor AND 1, L_0000017c43eefe50, L_0000017c43eefb30, C4<1>, C4<1>;
v0000017c4365a3e0_0 .net "S", 0 0, L_0000017c43eaf750;  alias, 1 drivers
v0000017c4365b7e0_0 .net "a", 0 0, L_0000017c43eefe50;  alias, 1 drivers
v0000017c4365b920_0 .net "b", 0 0, L_0000017c43eefb30;  alias, 1 drivers
v0000017c4365aac0_0 .net "c", 0 0, L_0000017c43eae170;  alias, 1 drivers
S_0000017c43637800 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436382f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae950 .functor XOR 1, L_0000017c43eaf750, L_0000017c43eefbd0, C4<0>, C4<0>;
L_0000017c43eae870 .functor AND 1, L_0000017c43eaf750, L_0000017c43eefbd0, C4<1>, C4<1>;
v0000017c4365a480_0 .net "S", 0 0, L_0000017c43eae950;  alias, 1 drivers
v0000017c4365a8e0_0 .net "a", 0 0, L_0000017c43eaf750;  alias, 1 drivers
v0000017c4365ac00_0 .net "b", 0 0, L_0000017c43eefbd0;  alias, 1 drivers
v0000017c4365aca0_0 .net "c", 0 0, L_0000017c43eae870;  alias, 1 drivers
S_0000017c43634f60 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244480 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43eaf830 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef07b0, C4<0>, C4<0>;
v0000017c4365bc40_0 .net *"_ivl_1", 0 0, L_0000017c43ef07b0;  1 drivers
S_0000017c43636860 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43634f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eae800 .functor OR 1, L_0000017c43eafc90, L_0000017c43eae330, C4<0>, C4<0>;
v0000017c43659c60_0 .net "S", 0 0, L_0000017c43eae2c0;  1 drivers
v0000017c4365a840_0 .net "a", 0 0, L_0000017c43ef1e30;  1 drivers
v0000017c4365bba0_0 .net "b", 0 0, L_0000017c43ef1d90;  1 drivers
v0000017c4365ad40_0 .net "c", 0 0, L_0000017c43eae800;  1 drivers
v0000017c43659f80_0 .net "carry_1", 0 0, L_0000017c43eafc90;  1 drivers
v0000017c4365a0c0_0 .net "carry_2", 0 0, L_0000017c43eae330;  1 drivers
v0000017c4365be20_0 .net "cin", 0 0, L_0000017c43ef1a70;  1 drivers
v0000017c4365b560_0 .net "sum_1", 0 0, L_0000017c43eafc20;  1 drivers
S_0000017c436350f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43636860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eafc20 .functor XOR 1, L_0000017c43ef1e30, L_0000017c43ef1d90, C4<0>, C4<0>;
L_0000017c43eafc90 .functor AND 1, L_0000017c43ef1e30, L_0000017c43ef1d90, C4<1>, C4<1>;
v0000017c43659ee0_0 .net "S", 0 0, L_0000017c43eafc20;  alias, 1 drivers
v0000017c4365b9c0_0 .net "a", 0 0, L_0000017c43ef1e30;  alias, 1 drivers
v0000017c43659bc0_0 .net "b", 0 0, L_0000017c43ef1d90;  alias, 1 drivers
v0000017c4365bb00_0 .net "c", 0 0, L_0000017c43eafc90;  alias, 1 drivers
S_0000017c43634920 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43636860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae2c0 .functor XOR 1, L_0000017c43eafc20, L_0000017c43ef1a70, C4<0>, C4<0>;
L_0000017c43eae330 .functor AND 1, L_0000017c43eafc20, L_0000017c43ef1a70, C4<1>, C4<1>;
v0000017c4365b380_0 .net "S", 0 0, L_0000017c43eae2c0;  alias, 1 drivers
v0000017c4365bec0_0 .net "a", 0 0, L_0000017c43eafc20;  alias, 1 drivers
v0000017c4365a700_0 .net "b", 0 0, L_0000017c43ef1a70;  alias, 1 drivers
v0000017c43659e40_0 .net "c", 0 0, L_0000017c43eae330;  alias, 1 drivers
S_0000017c43635a50 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244f80 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43eae9c0 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef0e90, C4<0>, C4<0>;
v0000017c4365dcc0_0 .net *"_ivl_1", 0 0, L_0000017c43ef0e90;  1 drivers
S_0000017c43633fc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43635a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb06a0 .functor OR 1, L_0000017c43eb0160, L_0000017c43eb0710, C4<0>, C4<0>;
v0000017c4365b6a0_0 .net "S", 0 0, L_0000017c43eb1740;  1 drivers
v0000017c4365b740_0 .net "a", 0 0, L_0000017c43ef0670;  1 drivers
v0000017c4365c000_0 .net "b", 0 0, L_0000017c43ef1b10;  1 drivers
v0000017c4365b060_0 .net "c", 0 0, L_0000017c43eb06a0;  1 drivers
v0000017c4365c0a0_0 .net "carry_1", 0 0, L_0000017c43eb0160;  1 drivers
v0000017c43659940_0 .net "carry_2", 0 0, L_0000017c43eb0710;  1 drivers
v0000017c4365e760_0 .net "cin", 0 0, L_0000017c43ef2010;  1 drivers
v0000017c4365d040_0 .net "sum_1", 0 0, L_0000017c43eb0d30;  1 drivers
S_0000017c43632080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43633fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0d30 .functor XOR 1, L_0000017c43ef0670, L_0000017c43ef1b10, C4<0>, C4<0>;
L_0000017c43eb0160 .functor AND 1, L_0000017c43ef0670, L_0000017c43ef1b10, C4<1>, C4<1>;
v0000017c4365bce0_0 .net "S", 0 0, L_0000017c43eb0d30;  alias, 1 drivers
v0000017c4365ae80_0 .net "a", 0 0, L_0000017c43ef0670;  alias, 1 drivers
v0000017c4365bf60_0 .net "b", 0 0, L_0000017c43ef1b10;  alias, 1 drivers
v0000017c4365a2a0_0 .net "c", 0 0, L_0000017c43eb0160;  alias, 1 drivers
S_0000017c436342e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43633fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1740 .functor XOR 1, L_0000017c43eb0d30, L_0000017c43ef2010, C4<0>, C4<0>;
L_0000017c43eb0710 .functor AND 1, L_0000017c43eb0d30, L_0000017c43ef2010, C4<1>, C4<1>;
v0000017c4365b4c0_0 .net "S", 0 0, L_0000017c43eb1740;  alias, 1 drivers
v0000017c4365af20_0 .net "a", 0 0, L_0000017c43eb0d30;  alias, 1 drivers
v0000017c4365b600_0 .net "b", 0 0, L_0000017c43ef2010;  alias, 1 drivers
v0000017c4365afc0_0 .net "c", 0 0, L_0000017c43eb0710;  alias, 1 drivers
S_0000017c43636090 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244a40 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43eb0da0 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef0170, C4<0>, C4<0>;
v0000017c4365d2c0_0 .net *"_ivl_1", 0 0, L_0000017c43ef0170;  1 drivers
S_0000017c43636220 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43636090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb02b0 .functor OR 1, L_0000017c43eb0be0, L_0000017c43eb1190, C4<0>, C4<0>;
v0000017c4365e260_0 .net "S", 0 0, L_0000017c43eb01d0;  1 drivers
v0000017c4365c820_0 .net "a", 0 0, L_0000017c43ef1930;  1 drivers
v0000017c4365e800_0 .net "b", 0 0, L_0000017c43ef17f0;  1 drivers
v0000017c4365c500_0 .net "c", 0 0, L_0000017c43eb02b0;  1 drivers
v0000017c4365df40_0 .net "carry_1", 0 0, L_0000017c43eb0be0;  1 drivers
v0000017c4365d720_0 .net "carry_2", 0 0, L_0000017c43eb1190;  1 drivers
v0000017c4365d540_0 .net "cin", 0 0, L_0000017c43ef0a30;  1 drivers
v0000017c4365d400_0 .net "sum_1", 0 0, L_0000017c43eb00f0;  1 drivers
S_0000017c43632210 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43636220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb00f0 .functor XOR 1, L_0000017c43ef1930, L_0000017c43ef17f0, C4<0>, C4<0>;
L_0000017c43eb0be0 .functor AND 1, L_0000017c43ef1930, L_0000017c43ef17f0, C4<1>, C4<1>;
v0000017c4365e580_0 .net "S", 0 0, L_0000017c43eb00f0;  alias, 1 drivers
v0000017c4365e8a0_0 .net "a", 0 0, L_0000017c43ef1930;  alias, 1 drivers
v0000017c4365e620_0 .net "b", 0 0, L_0000017c43ef17f0;  alias, 1 drivers
v0000017c4365e120_0 .net "c", 0 0, L_0000017c43eb0be0;  alias, 1 drivers
S_0000017c436323a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43636220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb01d0 .functor XOR 1, L_0000017c43eb00f0, L_0000017c43ef0a30, C4<0>, C4<0>;
L_0000017c43eb1190 .functor AND 1, L_0000017c43eb00f0, L_0000017c43ef0a30, C4<1>, C4<1>;
v0000017c4365da40_0 .net "S", 0 0, L_0000017c43eb01d0;  alias, 1 drivers
v0000017c4365cd20_0 .net "a", 0 0, L_0000017c43eb00f0;  alias, 1 drivers
v0000017c4365e6c0_0 .net "b", 0 0, L_0000017c43ef0a30;  alias, 1 drivers
v0000017c4365d0e0_0 .net "c", 0 0, L_0000017c43eb1190;  alias, 1 drivers
S_0000017c43634470 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43245040 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43eb0b70 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43eefc70, C4<0>, C4<0>;
v0000017c4365de00_0 .net *"_ivl_1", 0 0, L_0000017c43eefc70;  1 drivers
S_0000017c43636ea0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43634470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eafd70 .functor OR 1, L_0000017c43eb15f0, L_0000017c43eb0a20, C4<0>, C4<0>;
v0000017c4365cbe0_0 .net "S", 0 0, L_0000017c43eb0780;  1 drivers
v0000017c4365dfe0_0 .net "a", 0 0, L_0000017c43eefef0;  1 drivers
v0000017c4365c8c0_0 .net "b", 0 0, L_0000017c43ef08f0;  1 drivers
v0000017c4365c280_0 .net "c", 0 0, L_0000017c43eafd70;  1 drivers
v0000017c4365dd60_0 .net "carry_1", 0 0, L_0000017c43eb15f0;  1 drivers
v0000017c4365ca00_0 .net "carry_2", 0 0, L_0000017c43eb0a20;  1 drivers
v0000017c4365d220_0 .net "cin", 0 0, L_0000017c43ef0210;  1 drivers
v0000017c4365e3a0_0 .net "sum_1", 0 0, L_0000017c43eb0e10;  1 drivers
S_0000017c436326c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43636ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0e10 .functor XOR 1, L_0000017c43eefef0, L_0000017c43ef08f0, C4<0>, C4<0>;
L_0000017c43eb15f0 .functor AND 1, L_0000017c43eefef0, L_0000017c43ef08f0, C4<1>, C4<1>;
v0000017c4365d4a0_0 .net "S", 0 0, L_0000017c43eb0e10;  alias, 1 drivers
v0000017c4365db80_0 .net "a", 0 0, L_0000017c43eefef0;  alias, 1 drivers
v0000017c4365d5e0_0 .net "b", 0 0, L_0000017c43ef08f0;  alias, 1 drivers
v0000017c4365cb40_0 .net "c", 0 0, L_0000017c43eb15f0;  alias, 1 drivers
S_0000017c43632850 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43636ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0780 .functor XOR 1, L_0000017c43eb0e10, L_0000017c43ef0210, C4<0>, C4<0>;
L_0000017c43eb0a20 .functor AND 1, L_0000017c43eb0e10, L_0000017c43ef0210, C4<1>, C4<1>;
v0000017c4365c1e0_0 .net "S", 0 0, L_0000017c43eb0780;  alias, 1 drivers
v0000017c4365e300_0 .net "a", 0 0, L_0000017c43eb0e10;  alias, 1 drivers
v0000017c4365e1c0_0 .net "b", 0 0, L_0000017c43ef0210;  alias, 1 drivers
v0000017c4365c960_0 .net "c", 0 0, L_0000017c43eb0a20;  alias, 1 drivers
S_0000017c43632b70 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244740 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43eb0e80 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef1c50, C4<0>, C4<0>;
v0000017c4365ce60_0 .net *"_ivl_1", 0 0, L_0000017c43ef1c50;  1 drivers
S_0000017c43632d00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43632b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb13c0 .functor OR 1, L_0000017c43eb0010, L_0000017c43eb1200, C4<0>, C4<0>;
v0000017c4365e440_0 .net "S", 0 0, L_0000017c43eb1510;  1 drivers
v0000017c4365c5a0_0 .net "a", 0 0, L_0000017c43ef1570;  1 drivers
v0000017c4365c3c0_0 .net "b", 0 0, L_0000017c43ef1610;  1 drivers
v0000017c4365cfa0_0 .net "c", 0 0, L_0000017c43eb13c0;  1 drivers
v0000017c4365d860_0 .net "carry_1", 0 0, L_0000017c43eb0010;  1 drivers
v0000017c4365d180_0 .net "carry_2", 0 0, L_0000017c43eb1200;  1 drivers
v0000017c4365d9a0_0 .net "cin", 0 0, L_0000017c43ef12f0;  1 drivers
v0000017c4365cf00_0 .net "sum_1", 0 0, L_0000017c43eb1660;  1 drivers
S_0000017c43633340 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43632d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1660 .functor XOR 1, L_0000017c43ef1570, L_0000017c43ef1610, C4<0>, C4<0>;
L_0000017c43eb0010 .functor AND 1, L_0000017c43ef1570, L_0000017c43ef1610, C4<1>, C4<1>;
v0000017c4365c140_0 .net "S", 0 0, L_0000017c43eb1660;  alias, 1 drivers
v0000017c4365d680_0 .net "a", 0 0, L_0000017c43ef1570;  alias, 1 drivers
v0000017c4365caa0_0 .net "b", 0 0, L_0000017c43ef1610;  alias, 1 drivers
v0000017c4365d7c0_0 .net "c", 0 0, L_0000017c43eb0010;  alias, 1 drivers
S_0000017c43632e90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43632d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1510 .functor XOR 1, L_0000017c43eb1660, L_0000017c43ef12f0, C4<0>, C4<0>;
L_0000017c43eb1200 .functor AND 1, L_0000017c43eb1660, L_0000017c43ef12f0, C4<1>, C4<1>;
v0000017c4365cc80_0 .net "S", 0 0, L_0000017c43eb1510;  alias, 1 drivers
v0000017c4365cdc0_0 .net "a", 0 0, L_0000017c43eb1660;  alias, 1 drivers
v0000017c4365c320_0 .net "b", 0 0, L_0000017c43ef12f0;  alias, 1 drivers
v0000017c4365dc20_0 .net "c", 0 0, L_0000017c43eb1200;  alias, 1 drivers
S_0000017c436334d0 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244b40 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43eb0b00 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef0350, C4<0>, C4<0>;
v0000017c4365f160_0 .net *"_ivl_1", 0 0, L_0000017c43ef0350;  1 drivers
S_0000017c43633660 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436334d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb0f60 .functor OR 1, L_0000017c43eb0ef0, L_0000017c43eb05c0, C4<0>, C4<0>;
v0000017c4365dea0_0 .net "S", 0 0, L_0000017c43eb09b0;  1 drivers
v0000017c4365e080_0 .net "a", 0 0, L_0000017c43ef02b0;  1 drivers
v0000017c4365f660_0 .net "b", 0 0, L_0000017c43ef0f30;  1 drivers
v0000017c4365ebc0_0 .net "c", 0 0, L_0000017c43eb0f60;  1 drivers
v0000017c43660a60_0 .net "carry_1", 0 0, L_0000017c43eb0ef0;  1 drivers
v0000017c4365fd40_0 .net "carry_2", 0 0, L_0000017c43eb05c0;  1 drivers
v0000017c43660240_0 .net "cin", 0 0, L_0000017c43ef1f70;  1 drivers
v0000017c4365f200_0 .net "sum_1", 0 0, L_0000017c43eb0240;  1 drivers
S_0000017c436337f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43633660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0240 .functor XOR 1, L_0000017c43ef02b0, L_0000017c43ef0f30, C4<0>, C4<0>;
L_0000017c43eb0ef0 .functor AND 1, L_0000017c43ef02b0, L_0000017c43ef0f30, C4<1>, C4<1>;
v0000017c4365c460_0 .net "S", 0 0, L_0000017c43eb0240;  alias, 1 drivers
v0000017c4365c640_0 .net "a", 0 0, L_0000017c43ef02b0;  alias, 1 drivers
v0000017c4365d360_0 .net "b", 0 0, L_0000017c43ef0f30;  alias, 1 drivers
v0000017c4365c6e0_0 .net "c", 0 0, L_0000017c43eb0ef0;  alias, 1 drivers
S_0000017c43634600 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43633660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb09b0 .functor XOR 1, L_0000017c43eb0240, L_0000017c43ef1f70, C4<0>, C4<0>;
L_0000017c43eb05c0 .functor AND 1, L_0000017c43eb0240, L_0000017c43ef1f70, C4<1>, C4<1>;
v0000017c4365d900_0 .net "S", 0 0, L_0000017c43eb09b0;  alias, 1 drivers
v0000017c4365c780_0 .net "a", 0 0, L_0000017c43eb0240;  alias, 1 drivers
v0000017c4365dae0_0 .net "b", 0 0, L_0000017c43ef1f70;  alias, 1 drivers
v0000017c4365e4e0_0 .net "c", 0 0, L_0000017c43eb05c0;  alias, 1 drivers
S_0000017c436387a0 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244c00 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43eaffa0 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef03f0, C4<0>, C4<0>;
v0000017c4365ff20_0 .net *"_ivl_1", 0 0, L_0000017c43ef03f0;  1 drivers
S_0000017c43638de0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436387a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eafde0 .functor OR 1, L_0000017c43eb07f0, L_0000017c43eb0860, C4<0>, C4<0>;
v0000017c43660420_0 .net "S", 0 0, L_0000017c43eb1040;  1 drivers
v0000017c43660b00_0 .net "a", 0 0, L_0000017c43ef20b0;  1 drivers
v0000017c4365f2a0_0 .net "b", 0 0, L_0000017c43ef0490;  1 drivers
v0000017c4365eee0_0 .net "c", 0 0, L_0000017c43eafde0;  1 drivers
v0000017c4365f5c0_0 .net "carry_1", 0 0, L_0000017c43eb07f0;  1 drivers
v0000017c43660880_0 .net "carry_2", 0 0, L_0000017c43eb0860;  1 drivers
v0000017c43661000_0 .net "cin", 0 0, L_0000017c43ef1070;  1 drivers
v0000017c43660ec0_0 .net "sum_1", 0 0, L_0000017c43eb0fd0;  1 drivers
S_0000017c43638480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43638de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0fd0 .functor XOR 1, L_0000017c43ef20b0, L_0000017c43ef0490, C4<0>, C4<0>;
L_0000017c43eb07f0 .functor AND 1, L_0000017c43ef20b0, L_0000017c43ef0490, C4<1>, C4<1>;
v0000017c43660060_0 .net "S", 0 0, L_0000017c43eb0fd0;  alias, 1 drivers
v0000017c4365fc00_0 .net "a", 0 0, L_0000017c43ef20b0;  alias, 1 drivers
v0000017c43660740_0 .net "b", 0 0, L_0000017c43ef0490;  alias, 1 drivers
v0000017c43660600_0 .net "c", 0 0, L_0000017c43eb07f0;  alias, 1 drivers
S_0000017c43638c50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43638de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1040 .functor XOR 1, L_0000017c43eb0fd0, L_0000017c43ef1070, C4<0>, C4<0>;
L_0000017c43eb0860 .functor AND 1, L_0000017c43eb0fd0, L_0000017c43ef1070, C4<1>, C4<1>;
v0000017c4365ef80_0 .net "S", 0 0, L_0000017c43eb1040;  alias, 1 drivers
v0000017c436609c0_0 .net "a", 0 0, L_0000017c43eb0fd0;  alias, 1 drivers
v0000017c43660d80_0 .net "b", 0 0, L_0000017c43ef1070;  alias, 1 drivers
v0000017c4365f840_0 .net "c", 0 0, L_0000017c43eb0860;  alias, 1 drivers
S_0000017c43638ac0 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244fc0 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43eb0a90 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef0990, C4<0>, C4<0>;
v0000017c4365f0c0_0 .net *"_ivl_1", 0 0, L_0000017c43ef0990;  1 drivers
S_0000017c43638610 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43638ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eafe50 .functor OR 1, L_0000017c43eb10b0, L_0000017c43eb08d0, C4<0>, C4<0>;
v0000017c4365fa20_0 .net "S", 0 0, L_0000017c43eb0390;  1 drivers
v0000017c4365f520_0 .net "a", 0 0, L_0000017c43ef1390;  1 drivers
v0000017c43660920_0 .net "b", 0 0, L_0000017c43ef0530;  1 drivers
v0000017c43660ba0_0 .net "c", 0 0, L_0000017c43eafe50;  1 drivers
v0000017c4365ffc0_0 .net "carry_1", 0 0, L_0000017c43eb10b0;  1 drivers
v0000017c43660c40_0 .net "carry_2", 0 0, L_0000017c43eb08d0;  1 drivers
v0000017c4365fde0_0 .net "cin", 0 0, L_0000017c43ef05d0;  1 drivers
v0000017c4365f700_0 .net "sum_1", 0 0, L_0000017c43eb0320;  1 drivers
S_0000017c43638930 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43638610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0320 .functor XOR 1, L_0000017c43ef1390, L_0000017c43ef0530, C4<0>, C4<0>;
L_0000017c43eb10b0 .functor AND 1, L_0000017c43ef1390, L_0000017c43ef0530, C4<1>, C4<1>;
v0000017c4365f340_0 .net "S", 0 0, L_0000017c43eb0320;  alias, 1 drivers
v0000017c4365f3e0_0 .net "a", 0 0, L_0000017c43ef1390;  alias, 1 drivers
v0000017c4365f8e0_0 .net "b", 0 0, L_0000017c43ef0530;  alias, 1 drivers
v0000017c4365fb60_0 .net "c", 0 0, L_0000017c43eb10b0;  alias, 1 drivers
S_0000017c4361c730 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43638610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0390 .functor XOR 1, L_0000017c43eb0320, L_0000017c43ef05d0, C4<0>, C4<0>;
L_0000017c43eb08d0 .functor AND 1, L_0000017c43eb0320, L_0000017c43ef05d0, C4<1>, C4<1>;
v0000017c4365f480_0 .net "S", 0 0, L_0000017c43eb0390;  alias, 1 drivers
v0000017c436607e0_0 .net "a", 0 0, L_0000017c43eb0320;  alias, 1 drivers
v0000017c4365f020_0 .net "b", 0 0, L_0000017c43ef05d0;  alias, 1 drivers
v0000017c4365e9e0_0 .net "c", 0 0, L_0000017c43eb08d0;  alias, 1 drivers
S_0000017c4361cbe0 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244ec0 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43eb0c50 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef1750, C4<0>, C4<0>;
v0000017c4365ed00_0 .net *"_ivl_1", 0 0, L_0000017c43ef1750;  1 drivers
S_0000017c4361a1b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb1820 .functor OR 1, L_0000017c43eafec0, L_0000017c43eb17b0, C4<0>, C4<0>;
v0000017c436602e0_0 .net "S", 0 0, L_0000017c43eb1430;  1 drivers
v0000017c43660e20_0 .net "a", 0 0, L_0000017c43ef0710;  1 drivers
v0000017c4365ea80_0 .net "b", 0 0, L_0000017c43ef0ad0;  1 drivers
v0000017c4365eb20_0 .net "c", 0 0, L_0000017c43eb1820;  1 drivers
v0000017c436604c0_0 .net "carry_1", 0 0, L_0000017c43eafec0;  1 drivers
v0000017c4365fac0_0 .net "carry_2", 0 0, L_0000017c43eb17b0;  1 drivers
v0000017c4365ec60_0 .net "cin", 0 0, L_0000017c43ef0b70;  1 drivers
v0000017c436606a0_0 .net "sum_1", 0 0, L_0000017c43eb1890;  1 drivers
S_0000017c4361e800 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1890 .functor XOR 1, L_0000017c43ef0710, L_0000017c43ef0ad0, C4<0>, C4<0>;
L_0000017c43eafec0 .functor AND 1, L_0000017c43ef0710, L_0000017c43ef0ad0, C4<1>, C4<1>;
v0000017c4365e940_0 .net "S", 0 0, L_0000017c43eb1890;  alias, 1 drivers
v0000017c436601a0_0 .net "a", 0 0, L_0000017c43ef0710;  alias, 1 drivers
v0000017c43660f60_0 .net "b", 0 0, L_0000017c43ef0ad0;  alias, 1 drivers
v0000017c4365f7a0_0 .net "c", 0 0, L_0000017c43eafec0;  alias, 1 drivers
S_0000017c4361a7f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1430 .functor XOR 1, L_0000017c43eb1890, L_0000017c43ef0b70, C4<0>, C4<0>;
L_0000017c43eb17b0 .functor AND 1, L_0000017c43eb1890, L_0000017c43ef0b70, C4<1>, C4<1>;
v0000017c43660ce0_0 .net "S", 0 0, L_0000017c43eb1430;  alias, 1 drivers
v0000017c4365eda0_0 .net "a", 0 0, L_0000017c43eb1890;  alias, 1 drivers
v0000017c436610a0_0 .net "b", 0 0, L_0000017c43ef0b70;  alias, 1 drivers
v0000017c4365f980_0 .net "c", 0 0, L_0000017c43eb17b0;  alias, 1 drivers
S_0000017c4361e1c0 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c43244980 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43eb0630 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef0c10, C4<0>, C4<0>;
v0000017c43662360_0 .net *"_ivl_1", 0 0, L_0000017c43ef0c10;  1 drivers
S_0000017c4361ab10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb0470 .functor OR 1, L_0000017c43eb14a0, L_0000017c43eb1120, C4<0>, C4<0>;
v0000017c43662a40_0 .net "S", 0 0, L_0000017c43eb0940;  1 drivers
v0000017c43661d20_0 .net "a", 0 0, L_0000017c43ef0cb0;  1 drivers
v0000017c43662040_0 .net "b", 0 0, L_0000017c43ef0fd0;  1 drivers
v0000017c43661f00_0 .net "c", 0 0, L_0000017c43eb0470;  1 drivers
v0000017c43661280_0 .net "carry_1", 0 0, L_0000017c43eb14a0;  1 drivers
v0000017c43662cc0_0 .net "carry_2", 0 0, L_0000017c43eb1120;  1 drivers
v0000017c43662ea0_0 .net "cin", 0 0, L_0000017c43ef1890;  1 drivers
v0000017c436622c0_0 .net "sum_1", 0 0, L_0000017c43eb0400;  1 drivers
S_0000017c4361c410 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0400 .functor XOR 1, L_0000017c43ef0cb0, L_0000017c43ef0fd0, C4<0>, C4<0>;
L_0000017c43eb14a0 .functor AND 1, L_0000017c43ef0cb0, L_0000017c43ef0fd0, C4<1>, C4<1>;
v0000017c4365fca0_0 .net "S", 0 0, L_0000017c43eb0400;  alias, 1 drivers
v0000017c4365ee40_0 .net "a", 0 0, L_0000017c43ef0cb0;  alias, 1 drivers
v0000017c4365fe80_0 .net "b", 0 0, L_0000017c43ef0fd0;  alias, 1 drivers
v0000017c43660100_0 .net "c", 0 0, L_0000017c43eb14a0;  alias, 1 drivers
S_0000017c4361eb20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0940 .functor XOR 1, L_0000017c43eb0400, L_0000017c43ef1890, C4<0>, C4<0>;
L_0000017c43eb1120 .functor AND 1, L_0000017c43eb0400, L_0000017c43ef1890, C4<1>, C4<1>;
v0000017c43660560_0 .net "S", 0 0, L_0000017c43eb0940;  alias, 1 drivers
v0000017c43660380_0 .net "a", 0 0, L_0000017c43eb0400;  alias, 1 drivers
v0000017c43661e60_0 .net "b", 0 0, L_0000017c43ef1890;  alias, 1 drivers
v0000017c436613c0_0 .net "c", 0 0, L_0000017c43eb1120;  alias, 1 drivers
S_0000017c4361dea0 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c436355a0;
 .timescale 0 0;
P_0000017c432451c0 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43eb1580 .functor XOR 1, L_0000017c43cf42d8, L_0000017c43ef1430, C4<0>, C4<0>;
v0000017c43661c80_0 .net *"_ivl_1", 0 0, L_0000017c43ef1430;  1 drivers
S_0000017c436199e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb04e0 .functor OR 1, L_0000017c43eb1270, L_0000017c43eaff30, C4<0>, C4<0>;
v0000017c436629a0_0 .net "S", 0 0, L_0000017c43eafd00;  1 drivers
v0000017c43662860_0 .net "a", 0 0, L_0000017c43ef4770;  1 drivers
v0000017c436624a0_0 .net "b", 0 0, L_0000017c43ef2790;  1 drivers
v0000017c43662f40_0 .net "c", 0 0, L_0000017c43eb04e0;  1 drivers
v0000017c43663120_0 .net "carry_1", 0 0, L_0000017c43eb1270;  1 drivers
v0000017c43662540_0 .net "carry_2", 0 0, L_0000017c43eaff30;  1 drivers
v0000017c436618c0_0 .net "cin", 0 0, L_0000017c43ef3050;  1 drivers
v0000017c43661be0_0 .net "sum_1", 0 0, L_0000017c43eb0cc0;  1 drivers
S_0000017c4361a340 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436199e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0cc0 .functor XOR 1, L_0000017c43ef4770, L_0000017c43ef2790, C4<0>, C4<0>;
L_0000017c43eb1270 .functor AND 1, L_0000017c43ef4770, L_0000017c43ef2790, C4<1>, C4<1>;
v0000017c436627c0_0 .net "S", 0 0, L_0000017c43eb0cc0;  alias, 1 drivers
v0000017c43662ae0_0 .net "a", 0 0, L_0000017c43ef4770;  alias, 1 drivers
v0000017c43662400_0 .net "b", 0 0, L_0000017c43ef2790;  alias, 1 drivers
v0000017c43662b80_0 .net "c", 0 0, L_0000017c43eb1270;  alias, 1 drivers
S_0000017c4361e4e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436199e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eafd00 .functor XOR 1, L_0000017c43eb0cc0, L_0000017c43ef3050, C4<0>, C4<0>;
L_0000017c43eaff30 .functor AND 1, L_0000017c43eb0cc0, L_0000017c43ef3050, C4<1>, C4<1>;
v0000017c43661500_0 .net "S", 0 0, L_0000017c43eafd00;  alias, 1 drivers
v0000017c43661dc0_0 .net "a", 0 0, L_0000017c43eb0cc0;  alias, 1 drivers
v0000017c43663080_0 .net "b", 0 0, L_0000017c43ef3050;  alias, 1 drivers
v0000017c43663580_0 .net "c", 0 0, L_0000017c43eaff30;  alias, 1 drivers
S_0000017c4361a4d0 .scope module, "add5" "rca_Nbit" 2 89, 2 233 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245300 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf4320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb4e60 .functor BUFZ 1, L_0000017c43cf4320, C4<0>, C4<0>, C4<0>;
v0000017c4366fe20_0 .net "S", 16 0, L_0000017c43ef5c10;  alias, 1 drivers
v0000017c4366e020_0 .net *"_ivl_0", 0 0, L_0000017c43eb1350;  1 drivers
v0000017c4366f380_0 .net *"_ivl_10", 0 0, L_0000017c43eb2e70;  1 drivers
v0000017c4366e7a0_0 .net *"_ivl_100", 0 0, L_0000017c43eb1f90;  1 drivers
v0000017c4366e660_0 .net *"_ivl_110", 0 0, L_0000017c43eb21c0;  1 drivers
v0000017c4366fc40_0 .net *"_ivl_120", 0 0, L_0000017c43eb4ed0;  1 drivers
v0000017c4366ff60_0 .net *"_ivl_130", 0 0, L_0000017c43eb4c30;  1 drivers
v0000017c4366f560_0 .net *"_ivl_140", 0 0, L_0000017c43eb4990;  1 drivers
v0000017c4366e160_0 .net *"_ivl_150", 0 0, L_0000017c43eb4d80;  1 drivers
v0000017c4366f9c0_0 .net *"_ivl_160", 0 0, L_0000017c43eb4d10;  1 drivers
v0000017c4366e200_0 .net *"_ivl_176", 0 0, L_0000017c43eb4e60;  1 drivers
v0000017c4366dda0_0 .net *"_ivl_20", 0 0, L_0000017c43eb30a0;  1 drivers
v0000017c4366ef20_0 .net *"_ivl_30", 0 0, L_0000017c43eb3340;  1 drivers
v0000017c4366f7e0_0 .net *"_ivl_40", 0 0, L_0000017c43eb2310;  1 drivers
v0000017c4366e980_0 .net *"_ivl_50", 0 0, L_0000017c43eb1d60;  1 drivers
v0000017c4366fec0_0 .net *"_ivl_60", 0 0, L_0000017c43eb1ba0;  1 drivers
v0000017c4366fb00_0 .net *"_ivl_70", 0 0, L_0000017c43eb3420;  1 drivers
v0000017c4366fa60_0 .net *"_ivl_80", 0 0, L_0000017c43eb2d90;  1 drivers
v0000017c4366f100_0 .net *"_ivl_90", 0 0, L_0000017c43eb1ac0;  1 drivers
v0000017c4366f600_0 .net "a", 16 0, L_0000017c43ef4310;  alias, 1 drivers
v0000017c4366f420_0 .net "b", 16 0, o0000017c436a0e68;  alias, 0 drivers
v0000017c43670000_0 .net "b1", 16 0, L_0000017c43ef5f30;  1 drivers
v0000017c4366fce0_0 .net "c", 0 0, L_0000017c43ef58f0;  alias, 1 drivers
v0000017c4366fba0_0 .net "cin", 0 0, L_0000017c43cf4320;  1 drivers
v0000017c4366e520_0 .net "co", 17 0, L_0000017c43ef6b10;  1 drivers
L_0000017c43ef3b90 .part o0000017c436a0e68, 0, 1;
L_0000017c43ef23d0 .part L_0000017c43ef4310, 0, 1;
L_0000017c43ef3e10 .part L_0000017c43ef5f30, 0, 1;
L_0000017c43ef2fb0 .part L_0000017c43ef6b10, 0, 1;
L_0000017c43ef2470 .part o0000017c436a0e68, 1, 1;
L_0000017c43ef3f50 .part L_0000017c43ef4310, 1, 1;
L_0000017c43ef3eb0 .part L_0000017c43ef5f30, 1, 1;
L_0000017c43ef2510 .part L_0000017c43ef6b10, 1, 1;
L_0000017c43ef37d0 .part o0000017c436a0e68, 2, 1;
L_0000017c43ef46d0 .part L_0000017c43ef4310, 2, 1;
L_0000017c43ef30f0 .part L_0000017c43ef5f30, 2, 1;
L_0000017c43ef25b0 .part L_0000017c43ef6b10, 2, 1;
L_0000017c43ef2970 .part o0000017c436a0e68, 3, 1;
L_0000017c43ef3190 .part L_0000017c43ef4310, 3, 1;
L_0000017c43ef2650 .part L_0000017c43ef5f30, 3, 1;
L_0000017c43ef3a50 .part L_0000017c43ef6b10, 3, 1;
L_0000017c43ef28d0 .part o0000017c436a0e68, 4, 1;
L_0000017c43ef2a10 .part L_0000017c43ef4310, 4, 1;
L_0000017c43ef2b50 .part L_0000017c43ef5f30, 4, 1;
L_0000017c43ef43b0 .part L_0000017c43ef6b10, 4, 1;
L_0000017c43ef2290 .part o0000017c436a0e68, 5, 1;
L_0000017c43ef3c30 .part L_0000017c43ef4310, 5, 1;
L_0000017c43ef4590 .part L_0000017c43ef5f30, 5, 1;
L_0000017c43ef2d30 .part L_0000017c43ef6b10, 5, 1;
L_0000017c43ef48b0 .part o0000017c436a0e68, 6, 1;
L_0000017c43ef2ab0 .part L_0000017c43ef4310, 6, 1;
L_0000017c43ef2bf0 .part L_0000017c43ef5f30, 6, 1;
L_0000017c43ef4810 .part L_0000017c43ef6b10, 6, 1;
L_0000017c43ef2c90 .part o0000017c436a0e68, 7, 1;
L_0000017c43ef3230 .part L_0000017c43ef4310, 7, 1;
L_0000017c43ef4630 .part L_0000017c43ef5f30, 7, 1;
L_0000017c43ef2330 .part L_0000017c43ef6b10, 7, 1;
L_0000017c43ef3ff0 .part o0000017c436a0e68, 8, 1;
L_0000017c43ef2dd0 .part L_0000017c43ef4310, 8, 1;
L_0000017c43ef2e70 .part L_0000017c43ef5f30, 8, 1;
L_0000017c43ef3cd0 .part L_0000017c43ef6b10, 8, 1;
L_0000017c43ef3910 .part o0000017c436a0e68, 9, 1;
L_0000017c43ef4090 .part L_0000017c43ef4310, 9, 1;
L_0000017c43ef2f10 .part L_0000017c43ef5f30, 9, 1;
L_0000017c43ef32d0 .part L_0000017c43ef6b10, 9, 1;
L_0000017c43ef3d70 .part o0000017c436a0e68, 10, 1;
L_0000017c43ef3410 .part L_0000017c43ef4310, 10, 1;
L_0000017c43ef2150 .part L_0000017c43ef5f30, 10, 1;
L_0000017c43ef21f0 .part L_0000017c43ef6b10, 10, 1;
L_0000017c43ef4130 .part o0000017c436a0e68, 11, 1;
L_0000017c43ef41d0 .part L_0000017c43ef4310, 11, 1;
L_0000017c43ef3370 .part L_0000017c43ef5f30, 11, 1;
L_0000017c43ef4270 .part L_0000017c43ef6b10, 11, 1;
L_0000017c43ef4450 .part o0000017c436a0e68, 12, 1;
L_0000017c43ef34b0 .part L_0000017c43ef4310, 12, 1;
L_0000017c43ef3550 .part L_0000017c43ef5f30, 12, 1;
L_0000017c43ef44f0 .part L_0000017c43ef6b10, 12, 1;
L_0000017c43ef35f0 .part o0000017c436a0e68, 13, 1;
L_0000017c43ef3690 .part L_0000017c43ef4310, 13, 1;
L_0000017c43ef3730 .part L_0000017c43ef5f30, 13, 1;
L_0000017c43ef3870 .part L_0000017c43ef6b10, 13, 1;
L_0000017c43ef5850 .part o0000017c436a0e68, 14, 1;
L_0000017c43ef5df0 .part L_0000017c43ef4310, 14, 1;
L_0000017c43ef6e30 .part L_0000017c43ef5f30, 14, 1;
L_0000017c43ef4bd0 .part L_0000017c43ef6b10, 14, 1;
L_0000017c43ef6ed0 .part o0000017c436a0e68, 15, 1;
L_0000017c43ef4c70 .part L_0000017c43ef4310, 15, 1;
L_0000017c43ef5e90 .part L_0000017c43ef5f30, 15, 1;
L_0000017c43ef6930 .part L_0000017c43ef6b10, 15, 1;
LS_0000017c43ef5f30_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb1350, L_0000017c43eb2e70, L_0000017c43eb30a0, L_0000017c43eb3340;
LS_0000017c43ef5f30_0_4 .concat8 [ 1 1 1 1], L_0000017c43eb2310, L_0000017c43eb1d60, L_0000017c43eb1ba0, L_0000017c43eb3420;
LS_0000017c43ef5f30_0_8 .concat8 [ 1 1 1 1], L_0000017c43eb2d90, L_0000017c43eb1ac0, L_0000017c43eb1f90, L_0000017c43eb21c0;
LS_0000017c43ef5f30_0_12 .concat8 [ 1 1 1 1], L_0000017c43eb4ed0, L_0000017c43eb4c30, L_0000017c43eb4990, L_0000017c43eb4d80;
LS_0000017c43ef5f30_0_16 .concat8 [ 1 0 0 0], L_0000017c43eb4d10;
LS_0000017c43ef5f30_1_0 .concat8 [ 4 4 4 4], LS_0000017c43ef5f30_0_0, LS_0000017c43ef5f30_0_4, LS_0000017c43ef5f30_0_8, LS_0000017c43ef5f30_0_12;
LS_0000017c43ef5f30_1_4 .concat8 [ 1 0 0 0], LS_0000017c43ef5f30_0_16;
L_0000017c43ef5f30 .concat8 [ 16 1 0 0], LS_0000017c43ef5f30_1_0, LS_0000017c43ef5f30_1_4;
L_0000017c43ef50d0 .part o0000017c436a0e68, 16, 1;
L_0000017c43ef69d0 .part L_0000017c43ef4310, 16, 1;
L_0000017c43ef6070 .part L_0000017c43ef5f30, 16, 1;
L_0000017c43ef6a70 .part L_0000017c43ef6b10, 16, 1;
LS_0000017c43ef5c10_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb0550, L_0000017c43eb2e00, L_0000017c43eb1cf0, L_0000017c43eb2620;
LS_0000017c43ef5c10_0_4 .concat8 [ 1 1 1 1], L_0000017c43eb2230, L_0000017c43eb2700, L_0000017c43eb2d20, L_0000017c43eb3260;
LS_0000017c43ef5c10_0_8 .concat8 [ 1 1 1 1], L_0000017c43eb2850, L_0000017c43eb1c80, L_0000017c43eb20e0, L_0000017c43eb4ca0;
LS_0000017c43ef5c10_0_12 .concat8 [ 1 1 1 1], L_0000017c43eb3570, L_0000017c43eb3dc0, L_0000017c43eb3730, L_0000017c43eb4df0;
LS_0000017c43ef5c10_0_16 .concat8 [ 1 0 0 0], L_0000017c43eb38f0;
LS_0000017c43ef5c10_1_0 .concat8 [ 4 4 4 4], LS_0000017c43ef5c10_0_0, LS_0000017c43ef5c10_0_4, LS_0000017c43ef5c10_0_8, LS_0000017c43ef5c10_0_12;
LS_0000017c43ef5c10_1_4 .concat8 [ 1 0 0 0], LS_0000017c43ef5c10_0_16;
L_0000017c43ef5c10 .concat8 [ 16 1 0 0], LS_0000017c43ef5c10_1_0, LS_0000017c43ef5c10_1_4;
LS_0000017c43ef6b10_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb4e60, L_0000017c43eb33b0, L_0000017c43eb3030, L_0000017c43eb1e40;
LS_0000017c43ef6b10_0_4 .concat8 [ 1 1 1 1], L_0000017c43eb2460, L_0000017c43eb2f50, L_0000017c43eb2bd0, L_0000017c43eb2070;
LS_0000017c43ef6b10_0_8 .concat8 [ 1 1 1 1], L_0000017c43eb2770, L_0000017c43eb1970, L_0000017c43eb1f20, L_0000017c43eb2150;
LS_0000017c43ef6b10_0_12 .concat8 [ 1 1 1 1], L_0000017c43eb4840, L_0000017c43eb4370, L_0000017c43eb46f0, L_0000017c43eb3ab0;
LS_0000017c43ef6b10_0_16 .concat8 [ 1 1 0 0], L_0000017c43eb4ae0, L_0000017c43eb4b50;
LS_0000017c43ef6b10_1_0 .concat8 [ 4 4 4 4], LS_0000017c43ef6b10_0_0, LS_0000017c43ef6b10_0_4, LS_0000017c43ef6b10_0_8, LS_0000017c43ef6b10_0_12;
LS_0000017c43ef6b10_1_4 .concat8 [ 2 0 0 0], LS_0000017c43ef6b10_0_16;
L_0000017c43ef6b10 .concat8 [ 16 2 0 0], LS_0000017c43ef6b10_1_0, LS_0000017c43ef6b10_1_4;
L_0000017c43ef58f0 .part L_0000017c43ef6b10, 17, 1;
S_0000017c4361a660 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43245180 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb1350 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef3b90, C4<0>, C4<0>;
v0000017c43665a60_0 .net *"_ivl_1", 0 0, L_0000017c43ef3b90;  1 drivers
S_0000017c4361afc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb33b0 .functor OR 1, L_0000017c43eb0080, L_0000017c43eb19e0, C4<0>, C4<0>;
v0000017c43661320_0 .net "S", 0 0, L_0000017c43eb0550;  1 drivers
v0000017c43661460_0 .net "a", 0 0, L_0000017c43ef23d0;  1 drivers
v0000017c436616e0_0 .net "b", 0 0, L_0000017c43ef3e10;  1 drivers
v0000017c43665880_0 .net "c", 0 0, L_0000017c43eb33b0;  1 drivers
v0000017c43664ca0_0 .net "carry_1", 0 0, L_0000017c43eb0080;  1 drivers
v0000017c43664020_0 .net "carry_2", 0 0, L_0000017c43eb19e0;  1 drivers
v0000017c43665d80_0 .net "cin", 0 0, L_0000017c43ef2fb0;  1 drivers
v0000017c436659c0_0 .net "sum_1", 0 0, L_0000017c43eb16d0;  1 drivers
S_0000017c4361b470 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb16d0 .functor XOR 1, L_0000017c43ef23d0, L_0000017c43ef3e10, C4<0>, C4<0>;
L_0000017c43eb0080 .functor AND 1, L_0000017c43ef23d0, L_0000017c43ef3e10, C4<1>, C4<1>;
v0000017c43662220_0 .net "S", 0 0, L_0000017c43eb16d0;  alias, 1 drivers
v0000017c436638a0_0 .net "a", 0 0, L_0000017c43ef23d0;  alias, 1 drivers
v0000017c43661140_0 .net "b", 0 0, L_0000017c43ef3e10;  alias, 1 drivers
v0000017c43661780_0 .net "c", 0 0, L_0000017c43eb0080;  alias, 1 drivers
S_0000017c43619e90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb0550 .functor XOR 1, L_0000017c43eb16d0, L_0000017c43ef2fb0, C4<0>, C4<0>;
L_0000017c43eb19e0 .functor AND 1, L_0000017c43eb16d0, L_0000017c43ef2fb0, C4<1>, C4<1>;
v0000017c43661b40_0 .net "S", 0 0, L_0000017c43eb0550;  alias, 1 drivers
v0000017c436611e0_0 .net "a", 0 0, L_0000017c43eb16d0;  alias, 1 drivers
v0000017c436625e0_0 .net "b", 0 0, L_0000017c43ef2fb0;  alias, 1 drivers
v0000017c43662680_0 .net "c", 0 0, L_0000017c43eb19e0;  alias, 1 drivers
S_0000017c4361ee40 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43245240 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb2e70 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef2470, C4<0>, C4<0>;
v0000017c43665ba0_0 .net *"_ivl_1", 0 0, L_0000017c43ef2470;  1 drivers
S_0000017c4361d3b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb3030 .functor OR 1, L_0000017c43eb32d0, L_0000017c43eb2380, C4<0>, C4<0>;
v0000017c43664340_0 .net "S", 0 0, L_0000017c43eb2e00;  1 drivers
v0000017c43665060_0 .net "a", 0 0, L_0000017c43ef3f50;  1 drivers
v0000017c43665b00_0 .net "b", 0 0, L_0000017c43ef3eb0;  1 drivers
v0000017c43664840_0 .net "c", 0 0, L_0000017c43eb3030;  1 drivers
v0000017c43665920_0 .net "carry_1", 0 0, L_0000017c43eb32d0;  1 drivers
v0000017c43663a80_0 .net "carry_2", 0 0, L_0000017c43eb2380;  1 drivers
v0000017c43663f80_0 .net "cin", 0 0, L_0000017c43ef2510;  1 drivers
v0000017c43664de0_0 .net "sum_1", 0 0, L_0000017c43eb2a80;  1 drivers
S_0000017c4361ae30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2a80 .functor XOR 1, L_0000017c43ef3f50, L_0000017c43ef3eb0, C4<0>, C4<0>;
L_0000017c43eb32d0 .functor AND 1, L_0000017c43ef3f50, L_0000017c43ef3eb0, C4<1>, C4<1>;
v0000017c43663da0_0 .net "S", 0 0, L_0000017c43eb2a80;  alias, 1 drivers
v0000017c43665f60_0 .net "a", 0 0, L_0000017c43ef3f50;  alias, 1 drivers
v0000017c436647a0_0 .net "b", 0 0, L_0000017c43ef3eb0;  alias, 1 drivers
v0000017c43663940_0 .net "c", 0 0, L_0000017c43eb32d0;  alias, 1 drivers
S_0000017c4361e670 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2e00 .functor XOR 1, L_0000017c43eb2a80, L_0000017c43ef2510, C4<0>, C4<0>;
L_0000017c43eb2380 .functor AND 1, L_0000017c43eb2a80, L_0000017c43ef2510, C4<1>, C4<1>;
v0000017c43664200_0 .net "S", 0 0, L_0000017c43eb2e00;  alias, 1 drivers
v0000017c436654c0_0 .net "a", 0 0, L_0000017c43eb2a80;  alias, 1 drivers
v0000017c43663ee0_0 .net "b", 0 0, L_0000017c43ef2510;  alias, 1 drivers
v0000017c43664d40_0 .net "c", 0 0, L_0000017c43eb2380;  alias, 1 drivers
S_0000017c4361b150 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c432452c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb30a0 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef37d0, C4<0>, C4<0>;
v0000017c43664160_0 .net *"_ivl_1", 0 0, L_0000017c43ef37d0;  1 drivers
S_0000017c4361dd10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb1e40 .functor OR 1, L_0000017c43eb31f0, L_0000017c43eb2a10, C4<0>, C4<0>;
v0000017c43663e40_0 .net "S", 0 0, L_0000017c43eb1cf0;  1 drivers
v0000017c436651a0_0 .net "a", 0 0, L_0000017c43ef46d0;  1 drivers
v0000017c43665100_0 .net "b", 0 0, L_0000017c43ef30f0;  1 drivers
v0000017c43664c00_0 .net "c", 0 0, L_0000017c43eb1e40;  1 drivers
v0000017c436657e0_0 .net "carry_1", 0 0, L_0000017c43eb31f0;  1 drivers
v0000017c43665e20_0 .net "carry_2", 0 0, L_0000017c43eb2a10;  1 drivers
v0000017c436639e0_0 .net "cin", 0 0, L_0000017c43ef25b0;  1 drivers
v0000017c43664e80_0 .net "sum_1", 0 0, L_0000017c43eb23f0;  1 drivers
S_0000017c4361bab0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361dd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb23f0 .functor XOR 1, L_0000017c43ef46d0, L_0000017c43ef30f0, C4<0>, C4<0>;
L_0000017c43eb31f0 .functor AND 1, L_0000017c43ef46d0, L_0000017c43ef30f0, C4<1>, C4<1>;
v0000017c43665c40_0 .net "S", 0 0, L_0000017c43eb23f0;  alias, 1 drivers
v0000017c43664fc0_0 .net "a", 0 0, L_0000017c43ef46d0;  alias, 1 drivers
v0000017c43665240_0 .net "b", 0 0, L_0000017c43ef30f0;  alias, 1 drivers
v0000017c43664b60_0 .net "c", 0 0, L_0000017c43eb31f0;  alias, 1 drivers
S_0000017c4361d540 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361dd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1cf0 .functor XOR 1, L_0000017c43eb23f0, L_0000017c43ef25b0, C4<0>, C4<0>;
L_0000017c43eb2a10 .functor AND 1, L_0000017c43eb23f0, L_0000017c43ef25b0, C4<1>, C4<1>;
v0000017c436648e0_0 .net "S", 0 0, L_0000017c43eb1cf0;  alias, 1 drivers
v0000017c43663d00_0 .net "a", 0 0, L_0000017c43eb23f0;  alias, 1 drivers
v0000017c436645c0_0 .net "b", 0 0, L_0000017c43ef25b0;  alias, 1 drivers
v0000017c43665ce0_0 .net "c", 0 0, L_0000017c43eb2a10;  alias, 1 drivers
S_0000017c4361e350 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43245200 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eb3340 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef2970, C4<0>, C4<0>;
v0000017c43664980_0 .net *"_ivl_1", 0 0, L_0000017c43ef2970;  1 drivers
S_0000017c4361a980 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb2460 .functor OR 1, L_0000017c43eb27e0, L_0000017c43eb2ee0, C4<0>, C4<0>;
v0000017c436652e0_0 .net "S", 0 0, L_0000017c43eb2620;  1 drivers
v0000017c43664700_0 .net "a", 0 0, L_0000017c43ef3190;  1 drivers
v0000017c43665380_0 .net "b", 0 0, L_0000017c43ef2650;  1 drivers
v0000017c43664520_0 .net "c", 0 0, L_0000017c43eb2460;  1 drivers
v0000017c43664660_0 .net "carry_1", 0 0, L_0000017c43eb27e0;  1 drivers
v0000017c43666000_0 .net "carry_2", 0 0, L_0000017c43eb2ee0;  1 drivers
v0000017c43665420_0 .net "cin", 0 0, L_0000017c43ef3a50;  1 drivers
v0000017c43665560_0 .net "sum_1", 0 0, L_0000017c43eb2fc0;  1 drivers
S_0000017c4361c8c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2fc0 .functor XOR 1, L_0000017c43ef3190, L_0000017c43ef2650, C4<0>, C4<0>;
L_0000017c43eb27e0 .functor AND 1, L_0000017c43ef3190, L_0000017c43ef2650, C4<1>, C4<1>;
v0000017c436643e0_0 .net "S", 0 0, L_0000017c43eb2fc0;  alias, 1 drivers
v0000017c43665ec0_0 .net "a", 0 0, L_0000017c43ef3190;  alias, 1 drivers
v0000017c436640c0_0 .net "b", 0 0, L_0000017c43ef2650;  alias, 1 drivers
v0000017c43663b20_0 .net "c", 0 0, L_0000017c43eb27e0;  alias, 1 drivers
S_0000017c4361bc40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2620 .functor XOR 1, L_0000017c43eb2fc0, L_0000017c43ef3a50, C4<0>, C4<0>;
L_0000017c43eb2ee0 .functor AND 1, L_0000017c43eb2fc0, L_0000017c43ef3a50, C4<1>, C4<1>;
v0000017c436642a0_0 .net "S", 0 0, L_0000017c43eb2620;  alias, 1 drivers
v0000017c43664480_0 .net "a", 0 0, L_0000017c43eb2fc0;  alias, 1 drivers
v0000017c43664f20_0 .net "b", 0 0, L_0000017c43ef3a50;  alias, 1 drivers
v0000017c43665740_0 .net "c", 0 0, L_0000017c43eb2ee0;  alias, 1 drivers
S_0000017c4361c280 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c432449c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eb2310 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef28d0, C4<0>, C4<0>;
v0000017c43666500_0 .net *"_ivl_1", 0 0, L_0000017c43ef28d0;  1 drivers
S_0000017c4361aca0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb2f50 .functor OR 1, L_0000017c43eb2af0, L_0000017c43eb24d0, C4<0>, C4<0>;
v0000017c43667a40_0 .net "S", 0 0, L_0000017c43eb2230;  1 drivers
v0000017c43666d20_0 .net "a", 0 0, L_0000017c43ef2a10;  1 drivers
v0000017c436686c0_0 .net "b", 0 0, L_0000017c43ef2b50;  1 drivers
v0000017c436670e0_0 .net "c", 0 0, L_0000017c43eb2f50;  1 drivers
v0000017c43667040_0 .net "carry_1", 0 0, L_0000017c43eb2af0;  1 drivers
v0000017c43666fa0_0 .net "carry_2", 0 0, L_0000017c43eb24d0;  1 drivers
v0000017c43668260_0 .net "cin", 0 0, L_0000017c43ef43b0;  1 drivers
v0000017c43668080_0 .net "sum_1", 0 0, L_0000017c43eb2690;  1 drivers
S_0000017c4361c5a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2690 .functor XOR 1, L_0000017c43ef2a10, L_0000017c43ef2b50, C4<0>, C4<0>;
L_0000017c43eb2af0 .functor AND 1, L_0000017c43ef2a10, L_0000017c43ef2b50, C4<1>, C4<1>;
v0000017c43664a20_0 .net "S", 0 0, L_0000017c43eb2690;  alias, 1 drivers
v0000017c436660a0_0 .net "a", 0 0, L_0000017c43ef2a10;  alias, 1 drivers
v0000017c43664ac0_0 .net "b", 0 0, L_0000017c43ef2b50;  alias, 1 drivers
v0000017c43665600_0 .net "c", 0 0, L_0000017c43eb2af0;  alias, 1 drivers
S_0000017c4361ecb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2230 .functor XOR 1, L_0000017c43eb2690, L_0000017c43ef43b0, C4<0>, C4<0>;
L_0000017c43eb24d0 .functor AND 1, L_0000017c43eb2690, L_0000017c43ef43b0, C4<1>, C4<1>;
v0000017c436656a0_0 .net "S", 0 0, L_0000017c43eb2230;  alias, 1 drivers
v0000017c43663bc0_0 .net "a", 0 0, L_0000017c43eb2690;  alias, 1 drivers
v0000017c43663c60_0 .net "b", 0 0, L_0000017c43ef43b0;  alias, 1 drivers
v0000017c436663c0_0 .net "c", 0 0, L_0000017c43eb24d0;  alias, 1 drivers
S_0000017c4361ca50 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c432447c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43eb1d60 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef2290, C4<0>, C4<0>;
v0000017c43668760_0 .net *"_ivl_1", 0 0, L_0000017c43ef2290;  1 drivers
S_0000017c4361db80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb2bd0 .functor OR 1, L_0000017c43eb2cb0, L_0000017c43eb2b60, C4<0>, C4<0>;
v0000017c43666280_0 .net "S", 0 0, L_0000017c43eb2700;  1 drivers
v0000017c43668300_0 .net "a", 0 0, L_0000017c43ef3c30;  1 drivers
v0000017c43668120_0 .net "b", 0 0, L_0000017c43ef4590;  1 drivers
v0000017c43666960_0 .net "c", 0 0, L_0000017c43eb2bd0;  1 drivers
v0000017c43666320_0 .net "carry_1", 0 0, L_0000017c43eb2cb0;  1 drivers
v0000017c43667cc0_0 .net "carry_2", 0 0, L_0000017c43eb2b60;  1 drivers
v0000017c43667360_0 .net "cin", 0 0, L_0000017c43ef2d30;  1 drivers
v0000017c43667f40_0 .net "sum_1", 0 0, L_0000017c43eb1a50;  1 drivers
S_0000017c4361bdd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1a50 .functor XOR 1, L_0000017c43ef3c30, L_0000017c43ef4590, C4<0>, C4<0>;
L_0000017c43eb2cb0 .functor AND 1, L_0000017c43ef3c30, L_0000017c43ef4590, C4<1>, C4<1>;
v0000017c436679a0_0 .net "S", 0 0, L_0000017c43eb1a50;  alias, 1 drivers
v0000017c436661e0_0 .net "a", 0 0, L_0000017c43ef3c30;  alias, 1 drivers
v0000017c436675e0_0 .net "b", 0 0, L_0000017c43ef4590;  alias, 1 drivers
v0000017c43667400_0 .net "c", 0 0, L_0000017c43eb2cb0;  alias, 1 drivers
S_0000017c4361bf60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2700 .functor XOR 1, L_0000017c43eb1a50, L_0000017c43ef2d30, C4<0>, C4<0>;
L_0000017c43eb2b60 .functor AND 1, L_0000017c43eb1a50, L_0000017c43ef2d30, C4<1>, C4<1>;
v0000017c43667ae0_0 .net "S", 0 0, L_0000017c43eb2700;  alias, 1 drivers
v0000017c436683a0_0 .net "a", 0 0, L_0000017c43eb1a50;  alias, 1 drivers
v0000017c43667180_0 .net "b", 0 0, L_0000017c43ef2d30;  alias, 1 drivers
v0000017c43668440_0 .net "c", 0 0, L_0000017c43eb2b60;  alias, 1 drivers
S_0000017c4361a020 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c432445c0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43eb1ba0 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef48b0, C4<0>, C4<0>;
v0000017c43666f00_0 .net *"_ivl_1", 0 0, L_0000017c43ef48b0;  1 drivers
S_0000017c4361d6d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb2070 .functor OR 1, L_0000017c43eb22a0, L_0000017c43eb2540, C4<0>, C4<0>;
v0000017c43666140_0 .net "S", 0 0, L_0000017c43eb2d20;  1 drivers
v0000017c43667220_0 .net "a", 0 0, L_0000017c43ef2ab0;  1 drivers
v0000017c43666e60_0 .net "b", 0 0, L_0000017c43ef2bf0;  1 drivers
v0000017c43667b80_0 .net "c", 0 0, L_0000017c43eb2070;  1 drivers
v0000017c43667d60_0 .net "carry_1", 0 0, L_0000017c43eb22a0;  1 drivers
v0000017c43666780_0 .net "carry_2", 0 0, L_0000017c43eb2540;  1 drivers
v0000017c43667c20_0 .net "cin", 0 0, L_0000017c43ef4810;  1 drivers
v0000017c436681c0_0 .net "sum_1", 0 0, L_0000017c43eb2c40;  1 drivers
S_0000017c4361e030 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2c40 .functor XOR 1, L_0000017c43ef2ab0, L_0000017c43ef2bf0, C4<0>, C4<0>;
L_0000017c43eb22a0 .functor AND 1, L_0000017c43ef2ab0, L_0000017c43ef2bf0, C4<1>, C4<1>;
v0000017c436672c0_0 .net "S", 0 0, L_0000017c43eb2c40;  alias, 1 drivers
v0000017c43666be0_0 .net "a", 0 0, L_0000017c43ef2ab0;  alias, 1 drivers
v0000017c436684e0_0 .net "b", 0 0, L_0000017c43ef2bf0;  alias, 1 drivers
v0000017c43666b40_0 .net "c", 0 0, L_0000017c43eb22a0;  alias, 1 drivers
S_0000017c4361d860 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2d20 .functor XOR 1, L_0000017c43eb2c40, L_0000017c43ef4810, C4<0>, C4<0>;
L_0000017c43eb2540 .functor AND 1, L_0000017c43eb2c40, L_0000017c43ef4810, C4<1>, C4<1>;
v0000017c436668c0_0 .net "S", 0 0, L_0000017c43eb2d20;  alias, 1 drivers
v0000017c43666c80_0 .net "a", 0 0, L_0000017c43eb2c40;  alias, 1 drivers
v0000017c43666dc0_0 .net "b", 0 0, L_0000017c43ef4810;  alias, 1 drivers
v0000017c436665a0_0 .net "c", 0 0, L_0000017c43eb2540;  alias, 1 drivers
S_0000017c43619530 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43245340 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43eb3420 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef2c90, C4<0>, C4<0>;
v0000017c43667900_0 .net *"_ivl_1", 0 0, L_0000017c43ef2c90;  1 drivers
S_0000017c4361c0f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43619530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb2770 .functor OR 1, L_0000017c43eb1dd0, L_0000017c43eb3110, C4<0>, C4<0>;
v0000017c43667720_0 .net "S", 0 0, L_0000017c43eb3260;  1 drivers
v0000017c436677c0_0 .net "a", 0 0, L_0000017c43ef3230;  1 drivers
v0000017c43667fe0_0 .net "b", 0 0, L_0000017c43ef4630;  1 drivers
v0000017c43668580_0 .net "c", 0 0, L_0000017c43eb2770;  1 drivers
v0000017c436666e0_0 .net "carry_1", 0 0, L_0000017c43eb1dd0;  1 drivers
v0000017c43666aa0_0 .net "carry_2", 0 0, L_0000017c43eb3110;  1 drivers
v0000017c43667860_0 .net "cin", 0 0, L_0000017c43ef2330;  1 drivers
v0000017c43666820_0 .net "sum_1", 0 0, L_0000017c43eb25b0;  1 drivers
S_0000017c4361e990 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb25b0 .functor XOR 1, L_0000017c43ef3230, L_0000017c43ef4630, C4<0>, C4<0>;
L_0000017c43eb1dd0 .functor AND 1, L_0000017c43ef3230, L_0000017c43ef4630, C4<1>, C4<1>;
v0000017c43666460_0 .net "S", 0 0, L_0000017c43eb25b0;  alias, 1 drivers
v0000017c43667680_0 .net "a", 0 0, L_0000017c43ef3230;  alias, 1 drivers
v0000017c436688a0_0 .net "b", 0 0, L_0000017c43ef4630;  alias, 1 drivers
v0000017c43666a00_0 .net "c", 0 0, L_0000017c43eb1dd0;  alias, 1 drivers
S_0000017c4361b790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3260 .functor XOR 1, L_0000017c43eb25b0, L_0000017c43ef2330, C4<0>, C4<0>;
L_0000017c43eb3110 .functor AND 1, L_0000017c43eb25b0, L_0000017c43ef2330, C4<1>, C4<1>;
v0000017c436674a0_0 .net "S", 0 0, L_0000017c43eb3260;  alias, 1 drivers
v0000017c43667540_0 .net "a", 0 0, L_0000017c43eb25b0;  alias, 1 drivers
v0000017c43668800_0 .net "b", 0 0, L_0000017c43ef2330;  alias, 1 drivers
v0000017c43666640_0 .net "c", 0 0, L_0000017c43eb3110;  alias, 1 drivers
S_0000017c4361cd70 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43244540 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43eb2d90 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef3ff0, C4<0>, C4<0>;
v0000017c4366aec0_0 .net *"_ivl_1", 0 0, L_0000017c43ef3ff0;  1 drivers
S_0000017c4361cf00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb1970 .functor OR 1, L_0000017c43eb3180, L_0000017c43eb1900, C4<0>, C4<0>;
v0000017c4366ab00_0 .net "S", 0 0, L_0000017c43eb2850;  1 drivers
v0000017c4366a100_0 .net "a", 0 0, L_0000017c43ef2dd0;  1 drivers
v0000017c4366a560_0 .net "b", 0 0, L_0000017c43ef2e70;  1 drivers
v0000017c4366a240_0 .net "c", 0 0, L_0000017c43eb1970;  1 drivers
v0000017c4366a920_0 .net "carry_1", 0 0, L_0000017c43eb3180;  1 drivers
v0000017c4366a9c0_0 .net "carry_2", 0 0, L_0000017c43eb1900;  1 drivers
v0000017c43669ac0_0 .net "cin", 0 0, L_0000017c43ef3cd0;  1 drivers
v0000017c436698e0_0 .net "sum_1", 0 0, L_0000017c43eb3490;  1 drivers
S_0000017c4361b2e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3490 .functor XOR 1, L_0000017c43ef2dd0, L_0000017c43ef2e70, C4<0>, C4<0>;
L_0000017c43eb3180 .functor AND 1, L_0000017c43ef2dd0, L_0000017c43ef2e70, C4<1>, C4<1>;
v0000017c43667e00_0 .net "S", 0 0, L_0000017c43eb3490;  alias, 1 drivers
v0000017c43667ea0_0 .net "a", 0 0, L_0000017c43ef2dd0;  alias, 1 drivers
v0000017c43668620_0 .net "b", 0 0, L_0000017c43ef2e70;  alias, 1 drivers
v0000017c4366aa60_0 .net "c", 0 0, L_0000017c43eb3180;  alias, 1 drivers
S_0000017c4361efd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb2850 .functor XOR 1, L_0000017c43eb3490, L_0000017c43ef3cd0, C4<0>, C4<0>;
L_0000017c43eb1900 .functor AND 1, L_0000017c43eb3490, L_0000017c43ef3cd0, C4<1>, C4<1>;
v0000017c43669f20_0 .net "S", 0 0, L_0000017c43eb2850;  alias, 1 drivers
v0000017c4366a740_0 .net "a", 0 0, L_0000017c43eb3490;  alias, 1 drivers
v0000017c436692a0_0 .net "b", 0 0, L_0000017c43ef3cd0;  alias, 1 drivers
v0000017c43668d00_0 .net "c", 0 0, L_0000017c43eb1900;  alias, 1 drivers
S_0000017c4361f160 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43244580 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43eb1ac0 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef3910, C4<0>, C4<0>;
v0000017c43668e40_0 .net *"_ivl_1", 0 0, L_0000017c43ef3910;  1 drivers
S_0000017c4361b600 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4361f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb1f20 .functor OR 1, L_0000017c43eb1c10, L_0000017c43eb1eb0, C4<0>, C4<0>;
v0000017c4366a060_0 .net "S", 0 0, L_0000017c43eb1c80;  1 drivers
v0000017c4366aba0_0 .net "a", 0 0, L_0000017c43ef4090;  1 drivers
v0000017c43668f80_0 .net "b", 0 0, L_0000017c43ef2f10;  1 drivers
v0000017c43669340_0 .net "c", 0 0, L_0000017c43eb1f20;  1 drivers
v0000017c43669a20_0 .net "carry_1", 0 0, L_0000017c43eb1c10;  1 drivers
v0000017c43669b60_0 .net "carry_2", 0 0, L_0000017c43eb1eb0;  1 drivers
v0000017c43669520_0 .net "cin", 0 0, L_0000017c43ef32d0;  1 drivers
v0000017c43669480_0 .net "sum_1", 0 0, L_0000017c43eb1b30;  1 drivers
S_0000017c4361d9f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1b30 .functor XOR 1, L_0000017c43ef4090, L_0000017c43ef2f10, C4<0>, C4<0>;
L_0000017c43eb1c10 .functor AND 1, L_0000017c43ef4090, L_0000017c43ef2f10, C4<1>, C4<1>;
v0000017c4366af60_0 .net "S", 0 0, L_0000017c43eb1b30;  alias, 1 drivers
v0000017c436697a0_0 .net "a", 0 0, L_0000017c43ef4090;  alias, 1 drivers
v0000017c43668940_0 .net "b", 0 0, L_0000017c43ef2f10;  alias, 1 drivers
v0000017c4366a1a0_0 .net "c", 0 0, L_0000017c43eb1c10;  alias, 1 drivers
S_0000017c4361f2f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb1c80 .functor XOR 1, L_0000017c43eb1b30, L_0000017c43ef32d0, C4<0>, C4<0>;
L_0000017c43eb1eb0 .functor AND 1, L_0000017c43eb1b30, L_0000017c43ef32d0, C4<1>, C4<1>;
v0000017c4366a4c0_0 .net "S", 0 0, L_0000017c43eb1c80;  alias, 1 drivers
v0000017c43668ee0_0 .net "a", 0 0, L_0000017c43eb1b30;  alias, 1 drivers
v0000017c43669ca0_0 .net "b", 0 0, L_0000017c43ef32d0;  alias, 1 drivers
v0000017c43669200_0 .net "c", 0 0, L_0000017c43eb1eb0;  alias, 1 drivers
S_0000017c43619080 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43245140 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43eb1f90 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef3d70, C4<0>, C4<0>;
v0000017c43669c00_0 .net *"_ivl_1", 0 0, L_0000017c43ef3d70;  1 drivers
S_0000017c4361d090 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43619080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb2150 .functor OR 1, L_0000017c43eb2000, L_0000017c43eb2930, C4<0>, C4<0>;
v0000017c4366a7e0_0 .net "S", 0 0, L_0000017c43eb20e0;  1 drivers
v0000017c4366a600_0 .net "a", 0 0, L_0000017c43ef3410;  1 drivers
v0000017c43669de0_0 .net "b", 0 0, L_0000017c43ef2150;  1 drivers
v0000017c436693e0_0 .net "c", 0 0, L_0000017c43eb2150;  1 drivers
v0000017c4366b0a0_0 .net "carry_1", 0 0, L_0000017c43eb2000;  1 drivers
v0000017c436695c0_0 .net "carry_2", 0 0, L_0000017c43eb2930;  1 drivers
v0000017c43669e80_0 .net "cin", 0 0, L_0000017c43ef21f0;  1 drivers
v0000017c4366ace0_0 .net "sum_1", 0 0, L_0000017c43eb28c0;  1 drivers
S_0000017c4361d220 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb28c0 .functor XOR 1, L_0000017c43ef3410, L_0000017c43ef2150, C4<0>, C4<0>;
L_0000017c43eb2000 .functor AND 1, L_0000017c43ef3410, L_0000017c43ef2150, C4<1>, C4<1>;
v0000017c4366a880_0 .net "S", 0 0, L_0000017c43eb28c0;  alias, 1 drivers
v0000017c4366a420_0 .net "a", 0 0, L_0000017c43ef3410;  alias, 1 drivers
v0000017c4366ac40_0 .net "b", 0 0, L_0000017c43ef2150;  alias, 1 drivers
v0000017c43669160_0 .net "c", 0 0, L_0000017c43eb2000;  alias, 1 drivers
S_0000017c43619210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb20e0 .functor XOR 1, L_0000017c43eb28c0, L_0000017c43ef21f0, C4<0>, C4<0>;
L_0000017c43eb2930 .functor AND 1, L_0000017c43eb28c0, L_0000017c43ef21f0, C4<1>, C4<1>;
v0000017c4366b000_0 .net "S", 0 0, L_0000017c43eb20e0;  alias, 1 drivers
v0000017c43668da0_0 .net "a", 0 0, L_0000017c43eb28c0;  alias, 1 drivers
v0000017c4366a2e0_0 .net "b", 0 0, L_0000017c43ef21f0;  alias, 1 drivers
v0000017c4366a380_0 .net "c", 0 0, L_0000017c43eb2930;  alias, 1 drivers
S_0000017c436193a0 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43244940 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43eb21c0 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef4130, C4<0>, C4<0>;
v0000017c4366ccc0_0 .net *"_ivl_1", 0 0, L_0000017c43ef4130;  1 drivers
S_0000017c4361b920 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436193a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb4840 .functor OR 1, L_0000017c43eb3960, L_0000017c43eb4a70, C4<0>, C4<0>;
v0000017c4366a6a0_0 .net "S", 0 0, L_0000017c43eb4ca0;  1 drivers
v0000017c43668bc0_0 .net "a", 0 0, L_0000017c43ef41d0;  1 drivers
v0000017c43668c60_0 .net "b", 0 0, L_0000017c43ef3370;  1 drivers
v0000017c436690c0_0 .net "c", 0 0, L_0000017c43eb4840;  1 drivers
v0000017c43669700_0 .net "carry_1", 0 0, L_0000017c43eb3960;  1 drivers
v0000017c43669840_0 .net "carry_2", 0 0, L_0000017c43eb4a70;  1 drivers
v0000017c43669d40_0 .net "cin", 0 0, L_0000017c43ef4270;  1 drivers
v0000017c43669fc0_0 .net "sum_1", 0 0, L_0000017c43eb29a0;  1 drivers
S_0000017c436196c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4361b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb29a0 .functor XOR 1, L_0000017c43ef41d0, L_0000017c43ef3370, C4<0>, C4<0>;
L_0000017c43eb3960 .functor AND 1, L_0000017c43ef41d0, L_0000017c43ef3370, C4<1>, C4<1>;
v0000017c436689e0_0 .net "S", 0 0, L_0000017c43eb29a0;  alias, 1 drivers
v0000017c4366ad80_0 .net "a", 0 0, L_0000017c43ef41d0;  alias, 1 drivers
v0000017c4366ae20_0 .net "b", 0 0, L_0000017c43ef3370;  alias, 1 drivers
v0000017c43669660_0 .net "c", 0 0, L_0000017c43eb3960;  alias, 1 drivers
S_0000017c43619850 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4361b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb4ca0 .functor XOR 1, L_0000017c43eb29a0, L_0000017c43ef4270, C4<0>, C4<0>;
L_0000017c43eb4a70 .functor AND 1, L_0000017c43eb29a0, L_0000017c43ef4270, C4<1>, C4<1>;
v0000017c43669980_0 .net "S", 0 0, L_0000017c43eb4ca0;  alias, 1 drivers
v0000017c43668a80_0 .net "a", 0 0, L_0000017c43eb29a0;  alias, 1 drivers
v0000017c43668b20_0 .net "b", 0 0, L_0000017c43ef4270;  alias, 1 drivers
v0000017c43669020_0 .net "c", 0 0, L_0000017c43eb4a70;  alias, 1 drivers
S_0000017c43619b70 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43244840 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43eb4ed0 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef4450, C4<0>, C4<0>;
v0000017c4366ba00_0 .net *"_ivl_1", 0 0, L_0000017c43ef4450;  1 drivers
S_0000017c43619d00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43619b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb4370 .functor OR 1, L_0000017c43eb48b0, L_0000017c43eb47d0, C4<0>, C4<0>;
v0000017c4366b5a0_0 .net "S", 0 0, L_0000017c43eb3570;  1 drivers
v0000017c4366bbe0_0 .net "a", 0 0, L_0000017c43ef34b0;  1 drivers
v0000017c4366b640_0 .net "b", 0 0, L_0000017c43ef3550;  1 drivers
v0000017c4366cf40_0 .net "c", 0 0, L_0000017c43eb4370;  1 drivers
v0000017c4366b3c0_0 .net "carry_1", 0 0, L_0000017c43eb48b0;  1 drivers
v0000017c4366b140_0 .net "carry_2", 0 0, L_0000017c43eb47d0;  1 drivers
v0000017c4366c040_0 .net "cin", 0 0, L_0000017c43ef44f0;  1 drivers
v0000017c4366ca40_0 .net "sum_1", 0 0, L_0000017c43eb3500;  1 drivers
S_0000017c436f4350 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43619d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3500 .functor XOR 1, L_0000017c43ef34b0, L_0000017c43ef3550, C4<0>, C4<0>;
L_0000017c43eb48b0 .functor AND 1, L_0000017c43ef34b0, L_0000017c43ef3550, C4<1>, C4<1>;
v0000017c4366baa0_0 .net "S", 0 0, L_0000017c43eb3500;  alias, 1 drivers
v0000017c4366c9a0_0 .net "a", 0 0, L_0000017c43ef34b0;  alias, 1 drivers
v0000017c4366d3a0_0 .net "b", 0 0, L_0000017c43ef3550;  alias, 1 drivers
v0000017c4366d580_0 .net "c", 0 0, L_0000017c43eb48b0;  alias, 1 drivers
S_0000017c436f9170 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43619d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3570 .functor XOR 1, L_0000017c43eb3500, L_0000017c43ef44f0, C4<0>, C4<0>;
L_0000017c43eb47d0 .functor AND 1, L_0000017c43eb3500, L_0000017c43ef44f0, C4<1>, C4<1>;
v0000017c4366ce00_0 .net "S", 0 0, L_0000017c43eb3570;  alias, 1 drivers
v0000017c4366d800_0 .net "a", 0 0, L_0000017c43eb3500;  alias, 1 drivers
v0000017c4366bb40_0 .net "b", 0 0, L_0000017c43ef44f0;  alias, 1 drivers
v0000017c4366c860_0 .net "c", 0 0, L_0000017c43eb47d0;  alias, 1 drivers
S_0000017c436f4800 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43244d40 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43eb4c30 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef35f0, C4<0>, C4<0>;
v0000017c4366b1e0_0 .net *"_ivl_1", 0 0, L_0000017c43ef35f0;  1 drivers
S_0000017c436f4670 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb46f0 .functor OR 1, L_0000017c43eb4920, L_0000017c43eb5090, C4<0>, C4<0>;
v0000017c4366d8a0_0 .net "S", 0 0, L_0000017c43eb3dc0;  1 drivers
v0000017c4366d620_0 .net "a", 0 0, L_0000017c43ef3690;  1 drivers
v0000017c4366d1c0_0 .net "b", 0 0, L_0000017c43ef3730;  1 drivers
v0000017c4366c7c0_0 .net "c", 0 0, L_0000017c43eb46f0;  1 drivers
v0000017c4366b460_0 .net "carry_1", 0 0, L_0000017c43eb4920;  1 drivers
v0000017c4366c5e0_0 .net "carry_2", 0 0, L_0000017c43eb5090;  1 drivers
v0000017c4366c680_0 .net "cin", 0 0, L_0000017c43ef3870;  1 drivers
v0000017c4366cae0_0 .net "sum_1", 0 0, L_0000017c43eb3a40;  1 drivers
S_0000017c436f4990 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3a40 .functor XOR 1, L_0000017c43ef3690, L_0000017c43ef3730, C4<0>, C4<0>;
L_0000017c43eb4920 .functor AND 1, L_0000017c43ef3690, L_0000017c43ef3730, C4<1>, C4<1>;
v0000017c4366c540_0 .net "S", 0 0, L_0000017c43eb3a40;  alias, 1 drivers
v0000017c4366bc80_0 .net "a", 0 0, L_0000017c43ef3690;  alias, 1 drivers
v0000017c4366d120_0 .net "b", 0 0, L_0000017c43ef3730;  alias, 1 drivers
v0000017c4366b280_0 .net "c", 0 0, L_0000017c43eb4920;  alias, 1 drivers
S_0000017c436f5c50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3dc0 .functor XOR 1, L_0000017c43eb3a40, L_0000017c43ef3870, C4<0>, C4<0>;
L_0000017c43eb5090 .functor AND 1, L_0000017c43eb3a40, L_0000017c43ef3870, C4<1>, C4<1>;
v0000017c4366d260_0 .net "S", 0 0, L_0000017c43eb3dc0;  alias, 1 drivers
v0000017c4366c2c0_0 .net "a", 0 0, L_0000017c43eb3a40;  alias, 1 drivers
v0000017c4366bd20_0 .net "b", 0 0, L_0000017c43ef3870;  alias, 1 drivers
v0000017c4366bdc0_0 .net "c", 0 0, L_0000017c43eb5090;  alias, 1 drivers
S_0000017c436f39f0 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43244880 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43eb4990 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef5850, C4<0>, C4<0>;
v0000017c4366d080_0 .net *"_ivl_1", 0 0, L_0000017c43ef5850;  1 drivers
S_0000017c436f41c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f39f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb3ab0 .functor OR 1, L_0000017c43eb4fb0, L_0000017c43eb4300, C4<0>, C4<0>;
v0000017c4366cea0_0 .net "S", 0 0, L_0000017c43eb3730;  1 drivers
v0000017c4366c4a0_0 .net "a", 0 0, L_0000017c43ef5df0;  1 drivers
v0000017c4366be60_0 .net "b", 0 0, L_0000017c43ef6e30;  1 drivers
v0000017c4366cfe0_0 .net "c", 0 0, L_0000017c43eb3ab0;  1 drivers
v0000017c4366d4e0_0 .net "carry_1", 0 0, L_0000017c43eb4fb0;  1 drivers
v0000017c4366d760_0 .net "carry_2", 0 0, L_0000017c43eb4300;  1 drivers
v0000017c4366b500_0 .net "cin", 0 0, L_0000017c43ef4bd0;  1 drivers
v0000017c4366b6e0_0 .net "sum_1", 0 0, L_0000017c43eb36c0;  1 drivers
S_0000017c436f44e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb36c0 .functor XOR 1, L_0000017c43ef5df0, L_0000017c43ef6e30, C4<0>, C4<0>;
L_0000017c43eb4fb0 .functor AND 1, L_0000017c43ef5df0, L_0000017c43ef6e30, C4<1>, C4<1>;
v0000017c4366d440_0 .net "S", 0 0, L_0000017c43eb36c0;  alias, 1 drivers
v0000017c4366c720_0 .net "a", 0 0, L_0000017c43ef5df0;  alias, 1 drivers
v0000017c4366cd60_0 .net "b", 0 0, L_0000017c43ef6e30;  alias, 1 drivers
v0000017c4366c900_0 .net "c", 0 0, L_0000017c43eb4fb0;  alias, 1 drivers
S_0000017c436f5160 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3730 .functor XOR 1, L_0000017c43eb36c0, L_0000017c43ef4bd0, C4<0>, C4<0>;
L_0000017c43eb4300 .functor AND 1, L_0000017c43eb36c0, L_0000017c43ef4bd0, C4<1>, C4<1>;
v0000017c4366b320_0 .net "S", 0 0, L_0000017c43eb3730;  alias, 1 drivers
v0000017c4366cb80_0 .net "a", 0 0, L_0000017c43eb36c0;  alias, 1 drivers
v0000017c4366c400_0 .net "b", 0 0, L_0000017c43ef4bd0;  alias, 1 drivers
v0000017c4366cc20_0 .net "c", 0 0, L_0000017c43eb4300;  alias, 1 drivers
S_0000017c436f3b80 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c43244c40 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43eb4d80 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef6ed0, C4<0>, C4<0>;
v0000017c4366eb60_0 .net *"_ivl_1", 0 0, L_0000017c43ef6ed0;  1 drivers
S_0000017c436f4fd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f3b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb4ae0 .functor OR 1, L_0000017c43eb4760, L_0000017c43eb39d0, C4<0>, C4<0>;
v0000017c4366b8c0_0 .net "S", 0 0, L_0000017c43eb4df0;  1 drivers
v0000017c4366c0e0_0 .net "a", 0 0, L_0000017c43ef4c70;  1 drivers
v0000017c4366c220_0 .net "b", 0 0, L_0000017c43ef5e90;  1 drivers
v0000017c4366c360_0 .net "c", 0 0, L_0000017c43eb4ae0;  1 drivers
v0000017c4366da80_0 .net "carry_1", 0 0, L_0000017c43eb4760;  1 drivers
v0000017c4366f4c0_0 .net "carry_2", 0 0, L_0000017c43eb39d0;  1 drivers
v0000017c4366f6a0_0 .net "cin", 0 0, L_0000017c43ef6930;  1 drivers
v0000017c4366eac0_0 .net "sum_1", 0 0, L_0000017c43eb4a00;  1 drivers
S_0000017c436f8cc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f4fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb4a00 .functor XOR 1, L_0000017c43ef4c70, L_0000017c43ef5e90, C4<0>, C4<0>;
L_0000017c43eb4760 .functor AND 1, L_0000017c43ef4c70, L_0000017c43ef5e90, C4<1>, C4<1>;
v0000017c4366c180_0 .net "S", 0 0, L_0000017c43eb4a00;  alias, 1 drivers
v0000017c4366d6c0_0 .net "a", 0 0, L_0000017c43ef4c70;  alias, 1 drivers
v0000017c4366b780_0 .net "b", 0 0, L_0000017c43ef5e90;  alias, 1 drivers
v0000017c4366d300_0 .net "c", 0 0, L_0000017c43eb4760;  alias, 1 drivers
S_0000017c436f81d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f4fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb4df0 .functor XOR 1, L_0000017c43eb4a00, L_0000017c43ef6930, C4<0>, C4<0>;
L_0000017c43eb39d0 .functor AND 1, L_0000017c43eb4a00, L_0000017c43ef6930, C4<1>, C4<1>;
v0000017c4366bf00_0 .net "S", 0 0, L_0000017c43eb4df0;  alias, 1 drivers
v0000017c4366b820_0 .net "a", 0 0, L_0000017c43eb4a00;  alias, 1 drivers
v0000017c4366bfa0_0 .net "b", 0 0, L_0000017c43ef6930;  alias, 1 drivers
v0000017c4366b960_0 .net "c", 0 0, L_0000017c43eb39d0;  alias, 1 drivers
S_0000017c436f7eb0 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c4361a4d0;
 .timescale 0 0;
P_0000017c432443c0 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43eb4d10 .functor XOR 1, L_0000017c43cf4320, L_0000017c43ef50d0, C4<0>, C4<0>;
v0000017c4366e480_0 .net *"_ivl_1", 0 0, L_0000017c43ef50d0;  1 drivers
S_0000017c436f3d10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f7eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb4b50 .functor OR 1, L_0000017c43eb3ff0, L_0000017c43eb4bc0, C4<0>, C4<0>;
v0000017c4366f1a0_0 .net "S", 0 0, L_0000017c43eb38f0;  1 drivers
v0000017c4366f060_0 .net "a", 0 0, L_0000017c43ef69d0;  1 drivers
v0000017c4366eca0_0 .net "b", 0 0, L_0000017c43ef6070;  1 drivers
v0000017c4366f740_0 .net "c", 0 0, L_0000017c43eb4b50;  1 drivers
v0000017c4366f920_0 .net "carry_1", 0 0, L_0000017c43eb3ff0;  1 drivers
v0000017c4366ed40_0 .net "carry_2", 0 0, L_0000017c43eb4bc0;  1 drivers
v0000017c4366e0c0_0 .net "cin", 0 0, L_0000017c43ef6a70;  1 drivers
v0000017c4366e3e0_0 .net "sum_1", 0 0, L_0000017c43eb43e0;  1 drivers
S_0000017c436f4b20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f3d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb43e0 .functor XOR 1, L_0000017c43ef69d0, L_0000017c43ef6070, C4<0>, C4<0>;
L_0000017c43eb3ff0 .functor AND 1, L_0000017c43ef69d0, L_0000017c43ef6070, C4<1>, C4<1>;
v0000017c4366efc0_0 .net "S", 0 0, L_0000017c43eb43e0;  alias, 1 drivers
v0000017c4366f240_0 .net "a", 0 0, L_0000017c43ef69d0;  alias, 1 drivers
v0000017c4366ec00_0 .net "b", 0 0, L_0000017c43ef6070;  alias, 1 drivers
v0000017c4366f2e0_0 .net "c", 0 0, L_0000017c43eb3ff0;  alias, 1 drivers
S_0000017c436f84f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f3d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb38f0 .functor XOR 1, L_0000017c43eb43e0, L_0000017c43ef6a70, C4<0>, C4<0>;
L_0000017c43eb4bc0 .functor AND 1, L_0000017c43eb43e0, L_0000017c43ef6a70, C4<1>, C4<1>;
v0000017c4366dd00_0 .net "S", 0 0, L_0000017c43eb38f0;  alias, 1 drivers
v0000017c4366e5c0_0 .net "a", 0 0, L_0000017c43eb43e0;  alias, 1 drivers
v0000017c4366f880_0 .net "b", 0 0, L_0000017c43ef6a70;  alias, 1 drivers
v0000017c4366fd80_0 .net "c", 0 0, L_0000017c43eb4bc0;  alias, 1 drivers
S_0000017c436f4cb0 .scope module, "k1" "karatsuba_4" 2 69, 2 96 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c437525d0_0 .net "F1", 8 0, L_0000017c43dfc3f0;  1 drivers
v0000017c43753110_0 .net "F2", 8 0, L_0000017c43dfb310;  1 drivers
o0000017c436a9748 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c43752c10_0 .net "F3", 8 0, o0000017c436a9748;  0 drivers
v0000017c43752170_0 .net "X", 4 0, L_0000017c43de9a70;  alias, 1 drivers
v0000017c43753a70_0 .net "Xl", 2 0, L_0000017c43dec1d0;  1 drivers
v0000017c43752850_0 .net "Xm1", 2 0, L_0000017c43deb9b0;  1 drivers
v0000017c43751c70_0 .net "Xms", 4 0, L_0000017c43dfa410;  1 drivers
v0000017c43752530_0 .net "Xr", 2 0, L_0000017c43ded710;  1 drivers
v0000017c437536b0_0 .net "Y", 4 0, L_0000017c43deafb0;  alias, 1 drivers
v0000017c43753d90_0 .net "Yl", 2 0, L_0000017c43ded850;  1 drivers
v0000017c43751db0_0 .net "Ym1", 2 0, L_0000017c43dec8b0;  1 drivers
v0000017c43753070_0 .net "Yr", 2 0, L_0000017c43deca90;  1 drivers
v0000017c43752f30_0 .net "Z", 8 0, L_0000017c43dfd390;  alias, 1 drivers
v0000017c43752b70_0 .net "Z1", 4 0, L_0000017c43df2490;  1 drivers
v0000017c43753570_0 .net "Z2", 4 0, L_0000017c43df40b0;  1 drivers
v0000017c437537f0_0 .net "Z3", 4 0, L_0000017c43df9790;  1 drivers
v0000017c43751950_0 .net "ZF", 8 0, L_0000017c43dfa730;  1 drivers
v0000017c43752670_0 .net *"_ivl_1", 1 0, L_0000017c43decef0;  1 drivers
L_0000017c43cf0d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43753e30_0 .net *"_ivl_11", 0 0, L_0000017c43cf0d20;  1 drivers
v0000017c43752210_0 .net *"_ivl_13", 1 0, L_0000017c43debb90;  1 drivers
L_0000017c43cf0d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43753930_0 .net *"_ivl_17", 0 0, L_0000017c43cf0d68;  1 drivers
v0000017c43752ad0_0 .net *"_ivl_19", 1 0, L_0000017c43dec310;  1 drivers
L_0000017c43cf0db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43752710_0 .net *"_ivl_23", 0 0, L_0000017c43cf0db0;  1 drivers
L_0000017c43cf0cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437522b0_0 .net *"_ivl_5", 0 0, L_0000017c43cf0cd8;  1 drivers
v0000017c43753750_0 .net *"_ivl_7", 1 0, L_0000017c43ded490;  1 drivers
v0000017c43751e50_0 .net "bin", 0 0, L_0000017c43dfad70;  1 drivers
v0000017c43752990_0 .net "cout1", 0 0, L_0000017c43dedc10;  1 drivers
v0000017c43753ed0_0 .net "cout2", 0 0, L_0000017c43decb30;  1 drivers
v0000017c43753c50_0 .net "cout3", 0 0, L_0000017c43dfa4b0;  1 drivers
v0000017c43752350_0 .net "cout4", 0 0, L_0000017c43dfba90;  1 drivers
v0000017c43752fd0_0 .net "cout5", 0 0, L_0000017c43dfe330;  1 drivers
v0000017c43751bd0_0 .net "sub_ans", 4 0, L_0000017c43dfc670;  1 drivers
L_0000017c43decef0 .part L_0000017c43de9a70, 2, 2;
L_0000017c43ded710 .concat [ 2 1 0 0], L_0000017c43decef0, L_0000017c43cf0cd8;
L_0000017c43ded490 .part L_0000017c43de9a70, 0, 2;
L_0000017c43dec1d0 .concat [ 2 1 0 0], L_0000017c43ded490, L_0000017c43cf0d20;
L_0000017c43debb90 .part L_0000017c43deafb0, 2, 2;
L_0000017c43deca90 .concat [ 2 1 0 0], L_0000017c43debb90, L_0000017c43cf0d68;
L_0000017c43dec310 .part L_0000017c43deafb0, 0, 2;
L_0000017c43ded850 .concat [ 2 1 0 0], L_0000017c43dec310, L_0000017c43cf0db0;
S_0000017c436f7550 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245080 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf0df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db4ee0 .functor BUFZ 1, L_0000017c43cf0df8, C4<0>, C4<0>, C4<0>;
v0000017c43670640_0 .net "S", 2 0, L_0000017c43deb9b0;  alias, 1 drivers
v0000017c43671720_0 .net *"_ivl_0", 0 0, L_0000017c43db5960;  1 drivers
v0000017c43670320_0 .net *"_ivl_10", 0 0, L_0000017c43db4070;  1 drivers
v0000017c43672620_0 .net *"_ivl_20", 0 0, L_0000017c43db5180;  1 drivers
v0000017c43672580_0 .net *"_ivl_36", 0 0, L_0000017c43db4ee0;  1 drivers
v0000017c436703c0_0 .net "a", 2 0, L_0000017c43ded710;  alias, 1 drivers
v0000017c43671ae0_0 .net "b", 2 0, L_0000017c43dec1d0;  alias, 1 drivers
v0000017c43671e00_0 .net "b1", 2 0, L_0000017c43dec270;  1 drivers
v0000017c43671cc0_0 .net "c", 0 0, L_0000017c43dedc10;  alias, 1 drivers
v0000017c43670460_0 .net "cin", 0 0, L_0000017c43cf0df8;  1 drivers
v0000017c436721c0_0 .net "co", 3 0, L_0000017c43deb910;  1 drivers
L_0000017c43dec6d0 .part L_0000017c43dec1d0, 0, 1;
L_0000017c43deb7d0 .part L_0000017c43ded710, 0, 1;
L_0000017c43ded7b0 .part L_0000017c43dec270, 0, 1;
L_0000017c43ded990 .part L_0000017c43deb910, 0, 1;
L_0000017c43deb870 .part L_0000017c43dec1d0, 1, 1;
L_0000017c43dec4f0 .part L_0000017c43ded710, 1, 1;
L_0000017c43dec3b0 .part L_0000017c43dec270, 1, 1;
L_0000017c43dec590 .part L_0000017c43deb910, 1, 1;
L_0000017c43dec270 .concat8 [ 1 1 1 0], L_0000017c43db5960, L_0000017c43db4070, L_0000017c43db5180;
L_0000017c43deda30 .part L_0000017c43dec1d0, 2, 1;
L_0000017c43dedb70 .part L_0000017c43ded710, 2, 1;
L_0000017c43ded530 .part L_0000017c43dec270, 2, 1;
L_0000017c43debc30 .part L_0000017c43deb910, 2, 1;
L_0000017c43deb9b0 .concat8 [ 1 1 1 0], L_0000017c43db4c40, L_0000017c43db49a0, L_0000017c43db5420;
L_0000017c43deb910 .concat8 [ 1 1 1 1], L_0000017c43db4ee0, L_0000017c43db4850, L_0000017c43db4a80, L_0000017c43db4e00;
L_0000017c43dedc10 .part L_0000017c43deb910, 3, 1;
S_0000017c436f8810 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c436f7550;
 .timescale 0 0;
P_0000017c43244600 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db5960 .functor XOR 1, L_0000017c43cf0df8, L_0000017c43dec6d0, C4<0>, C4<0>;
v0000017c4366df80_0 .net *"_ivl_1", 0 0, L_0000017c43dec6d0;  1 drivers
S_0000017c436f4e40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db4850 .functor OR 1, L_0000017c43db57a0, L_0000017c43db53b0, C4<0>, C4<0>;
v0000017c4366e840_0 .net "S", 0 0, L_0000017c43db4c40;  1 drivers
v0000017c4366e8e0_0 .net "a", 0 0, L_0000017c43deb7d0;  1 drivers
v0000017c4366d9e0_0 .net "b", 0 0, L_0000017c43ded7b0;  1 drivers
v0000017c4366ea20_0 .net "c", 0 0, L_0000017c43db4850;  1 drivers
v0000017c4366dbc0_0 .net "carry_1", 0 0, L_0000017c43db57a0;  1 drivers
v0000017c4366ee80_0 .net "carry_2", 0 0, L_0000017c43db53b0;  1 drivers
v0000017c4366de40_0 .net "cin", 0 0, L_0000017c43ded990;  1 drivers
v0000017c4366dee0_0 .net "sum_1", 0 0, L_0000017c43db4bd0;  1 drivers
S_0000017c436f52f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4bd0 .functor XOR 1, L_0000017c43deb7d0, L_0000017c43ded7b0, C4<0>, C4<0>;
L_0000017c43db57a0 .functor AND 1, L_0000017c43deb7d0, L_0000017c43ded7b0, C4<1>, C4<1>;
v0000017c4366e700_0 .net "S", 0 0, L_0000017c43db4bd0;  alias, 1 drivers
v0000017c436700a0_0 .net "a", 0 0, L_0000017c43deb7d0;  alias, 1 drivers
v0000017c4366e2a0_0 .net "b", 0 0, L_0000017c43ded7b0;  alias, 1 drivers
v0000017c4366d940_0 .net "c", 0 0, L_0000017c43db57a0;  alias, 1 drivers
S_0000017c436f7870 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4c40 .functor XOR 1, L_0000017c43db4bd0, L_0000017c43ded990, C4<0>, C4<0>;
L_0000017c43db53b0 .functor AND 1, L_0000017c43db4bd0, L_0000017c43ded990, C4<1>, C4<1>;
v0000017c4366db20_0 .net "S", 0 0, L_0000017c43db4c40;  alias, 1 drivers
v0000017c4366dc60_0 .net "a", 0 0, L_0000017c43db4bd0;  alias, 1 drivers
v0000017c4366ede0_0 .net "b", 0 0, L_0000017c43ded990;  alias, 1 drivers
v0000017c4366e340_0 .net "c", 0 0, L_0000017c43db53b0;  alias, 1 drivers
S_0000017c436f5480 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c436f7550;
 .timescale 0 0;
P_0000017c43244680 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db4070 .functor XOR 1, L_0000017c43cf0df8, L_0000017c43deb870, C4<0>, C4<0>;
v0000017c43672300_0 .net *"_ivl_1", 0 0, L_0000017c43deb870;  1 drivers
S_0000017c436f7a00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f5480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db4a80 .functor OR 1, L_0000017c43db59d0, L_0000017c43db4a10, C4<0>, C4<0>;
v0000017c43670500_0 .net "S", 0 0, L_0000017c43db49a0;  1 drivers
v0000017c43671c20_0 .net "a", 0 0, L_0000017c43dec4f0;  1 drivers
v0000017c436723a0_0 .net "b", 0 0, L_0000017c43dec3b0;  1 drivers
v0000017c43670e60_0 .net "c", 0 0, L_0000017c43db4a80;  1 drivers
v0000017c43671900_0 .net "carry_1", 0 0, L_0000017c43db59d0;  1 drivers
v0000017c43672260_0 .net "carry_2", 0 0, L_0000017c43db4a10;  1 drivers
v0000017c43671400_0 .net "cin", 0 0, L_0000017c43dec590;  1 drivers
v0000017c436728a0_0 .net "sum_1", 0 0, L_0000017c43db4930;  1 drivers
S_0000017c436f3540 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4930 .functor XOR 1, L_0000017c43dec4f0, L_0000017c43dec3b0, C4<0>, C4<0>;
L_0000017c43db59d0 .functor AND 1, L_0000017c43dec4f0, L_0000017c43dec3b0, C4<1>, C4<1>;
v0000017c436712c0_0 .net "S", 0 0, L_0000017c43db4930;  alias, 1 drivers
v0000017c43672760_0 .net "a", 0 0, L_0000017c43dec4f0;  alias, 1 drivers
v0000017c436705a0_0 .net "b", 0 0, L_0000017c43dec3b0;  alias, 1 drivers
v0000017c43670be0_0 .net "c", 0 0, L_0000017c43db59d0;  alias, 1 drivers
S_0000017c436f4030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db49a0 .functor XOR 1, L_0000017c43db4930, L_0000017c43dec590, C4<0>, C4<0>;
L_0000017c43db4a10 .functor AND 1, L_0000017c43db4930, L_0000017c43dec590, C4<1>, C4<1>;
v0000017c43671220_0 .net "S", 0 0, L_0000017c43db49a0;  alias, 1 drivers
v0000017c43671360_0 .net "a", 0 0, L_0000017c43db4930;  alias, 1 drivers
v0000017c43670780_0 .net "b", 0 0, L_0000017c43dec590;  alias, 1 drivers
v0000017c436726c0_0 .net "c", 0 0, L_0000017c43db4a10;  alias, 1 drivers
S_0000017c436f5610 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c436f7550;
 .timescale 0 0;
P_0000017c432448c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db5180 .functor XOR 1, L_0000017c43cf0df8, L_0000017c43deda30, C4<0>, C4<0>;
v0000017c43671860_0 .net *"_ivl_1", 0 0, L_0000017c43deda30;  1 drivers
S_0000017c436f57a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f5610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db4e00 .functor OR 1, L_0000017c43db4b60, L_0000017c43db4d90, C4<0>, C4<0>;
v0000017c43671b80_0 .net "S", 0 0, L_0000017c43db5420;  1 drivers
v0000017c43671680_0 .net "a", 0 0, L_0000017c43dedb70;  1 drivers
v0000017c43670b40_0 .net "b", 0 0, L_0000017c43ded530;  1 drivers
v0000017c43671fe0_0 .net "c", 0 0, L_0000017c43db4e00;  1 drivers
v0000017c436724e0_0 .net "carry_1", 0 0, L_0000017c43db4b60;  1 drivers
v0000017c43672800_0 .net "carry_2", 0 0, L_0000017c43db4d90;  1 drivers
v0000017c43670140_0 .net "cin", 0 0, L_0000017c43debc30;  1 drivers
v0000017c43670280_0 .net "sum_1", 0 0, L_0000017c43db4af0;  1 drivers
S_0000017c436f5930 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f57a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4af0 .functor XOR 1, L_0000017c43dedb70, L_0000017c43ded530, C4<0>, C4<0>;
L_0000017c43db4b60 .functor AND 1, L_0000017c43dedb70, L_0000017c43ded530, C4<1>, C4<1>;
v0000017c43672440_0 .net "S", 0 0, L_0000017c43db4af0;  alias, 1 drivers
v0000017c43671540_0 .net "a", 0 0, L_0000017c43dedb70;  alias, 1 drivers
v0000017c43671d60_0 .net "b", 0 0, L_0000017c43ded530;  alias, 1 drivers
v0000017c436719a0_0 .net "c", 0 0, L_0000017c43db4b60;  alias, 1 drivers
S_0000017c436f5ac0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f57a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5420 .functor XOR 1, L_0000017c43db4af0, L_0000017c43debc30, C4<0>, C4<0>;
L_0000017c43db4d90 .functor AND 1, L_0000017c43db4af0, L_0000017c43debc30, C4<1>, C4<1>;
v0000017c436701e0_0 .net "S", 0 0, L_0000017c43db5420;  alias, 1 drivers
v0000017c436715e0_0 .net "a", 0 0, L_0000017c43db4af0;  alias, 1 drivers
v0000017c436714a0_0 .net "b", 0 0, L_0000017c43debc30;  alias, 1 drivers
v0000017c43671a40_0 .net "c", 0 0, L_0000017c43db4d90;  alias, 1 drivers
S_0000017c436f6d80 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43244440 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf0e40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db7020 .functor BUFZ 1, L_0000017c43cf0e40, C4<0>, C4<0>, C4<0>;
v0000017c43673520_0 .net "S", 2 0, L_0000017c43dec8b0;  alias, 1 drivers
v0000017c43673160_0 .net *"_ivl_0", 0 0, L_0000017c43db5810;  1 drivers
v0000017c43673840_0 .net *"_ivl_10", 0 0, L_0000017c43db7330;  1 drivers
v0000017c43674d80_0 .net *"_ivl_20", 0 0, L_0000017c43db6760;  1 drivers
v0000017c43674e20_0 .net *"_ivl_36", 0 0, L_0000017c43db7020;  1 drivers
v0000017c43672d00_0 .net "a", 2 0, L_0000017c43deca90;  alias, 1 drivers
v0000017c436744c0_0 .net "b", 2 0, L_0000017c43ded850;  alias, 1 drivers
v0000017c43674100_0 .net "b1", 2 0, L_0000017c43debff0;  1 drivers
v0000017c43673c00_0 .net "c", 0 0, L_0000017c43decb30;  alias, 1 drivers
v0000017c43674740_0 .net "cin", 0 0, L_0000017c43cf0e40;  1 drivers
v0000017c43674ec0_0 .net "co", 3 0, L_0000017c43dec950;  1 drivers
L_0000017c43debaf0 .part L_0000017c43ded850, 0, 1;
L_0000017c43debcd0 .part L_0000017c43deca90, 0, 1;
L_0000017c43dec9f0 .part L_0000017c43debff0, 0, 1;
L_0000017c43debd70 .part L_0000017c43dec950, 0, 1;
L_0000017c43dedcb0 .part L_0000017c43ded850, 1, 1;
L_0000017c43debeb0 .part L_0000017c43deca90, 1, 1;
L_0000017c43debf50 .part L_0000017c43debff0, 1, 1;
L_0000017c43deba50 .part L_0000017c43dec950, 1, 1;
L_0000017c43debff0 .concat8 [ 1 1 1 0], L_0000017c43db5810, L_0000017c43db7330, L_0000017c43db6760;
L_0000017c43dec090 .part L_0000017c43ded850, 2, 1;
L_0000017c43dec130 .part L_0000017c43deca90, 2, 1;
L_0000017c43dec770 .part L_0000017c43debff0, 2, 1;
L_0000017c43dec810 .part L_0000017c43dec950, 2, 1;
L_0000017c43dec8b0 .concat8 [ 1 1 1 0], L_0000017c43db72c0, L_0000017c43db7410, L_0000017c43db6ed0;
L_0000017c43dec950 .concat8 [ 1 1 1 1], L_0000017c43db7020, L_0000017c43db6ae0, L_0000017c43db6d10, L_0000017c43db5f10;
L_0000017c43decb30 .part L_0000017c43dec950, 3, 1;
S_0000017c436f76e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c436f6d80;
 .timescale 0 0;
P_0000017c43244c80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db5810 .functor XOR 1, L_0000017c43cf0e40, L_0000017c43debaf0, C4<0>, C4<0>;
v0000017c43671040_0 .net *"_ivl_1", 0 0, L_0000017c43debaf0;  1 drivers
S_0000017c436f5de0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db6ae0 .functor OR 1, L_0000017c43db6c30, L_0000017c43db6290, C4<0>, C4<0>;
v0000017c436708c0_0 .net "S", 0 0, L_0000017c43db72c0;  1 drivers
v0000017c43670960_0 .net "a", 0 0, L_0000017c43debcd0;  1 drivers
v0000017c43670a00_0 .net "b", 0 0, L_0000017c43dec9f0;  1 drivers
v0000017c43670aa0_0 .net "c", 0 0, L_0000017c43db6ae0;  1 drivers
v0000017c43670d20_0 .net "carry_1", 0 0, L_0000017c43db6c30;  1 drivers
v0000017c43670dc0_0 .net "carry_2", 0 0, L_0000017c43db6290;  1 drivers
v0000017c43670f00_0 .net "cin", 0 0, L_0000017c43debd70;  1 drivers
v0000017c43670fa0_0 .net "sum_1", 0 0, L_0000017c43db4f50;  1 drivers
S_0000017c436f33b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db4f50 .functor XOR 1, L_0000017c43debcd0, L_0000017c43dec9f0, C4<0>, C4<0>;
L_0000017c43db6c30 .functor AND 1, L_0000017c43debcd0, L_0000017c43dec9f0, C4<1>, C4<1>;
v0000017c43671ea0_0 .net "S", 0 0, L_0000017c43db4f50;  alias, 1 drivers
v0000017c43671f40_0 .net "a", 0 0, L_0000017c43debcd0;  alias, 1 drivers
v0000017c436717c0_0 .net "b", 0 0, L_0000017c43dec9f0;  alias, 1 drivers
v0000017c43672080_0 .net "c", 0 0, L_0000017c43db6c30;  alias, 1 drivers
S_0000017c436f5f70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db72c0 .functor XOR 1, L_0000017c43db4f50, L_0000017c43debd70, C4<0>, C4<0>;
L_0000017c43db6290 .functor AND 1, L_0000017c43db4f50, L_0000017c43debd70, C4<1>, C4<1>;
v0000017c436706e0_0 .net "S", 0 0, L_0000017c43db72c0;  alias, 1 drivers
v0000017c43672120_0 .net "a", 0 0, L_0000017c43db4f50;  alias, 1 drivers
v0000017c43670820_0 .net "b", 0 0, L_0000017c43debd70;  alias, 1 drivers
v0000017c43670c80_0 .net "c", 0 0, L_0000017c43db6290;  alias, 1 drivers
S_0000017c436f3ea0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c436f6d80;
 .timescale 0 0;
P_0000017c43244cc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db7330 .functor XOR 1, L_0000017c43cf0e40, L_0000017c43dedcb0, C4<0>, C4<0>;
v0000017c43672c60_0 .net *"_ivl_1", 0 0, L_0000017c43dedcb0;  1 drivers
S_0000017c436f6100 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f3ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db6d10 .functor OR 1, L_0000017c43db6ca0, L_0000017c43db5ff0, C4<0>, C4<0>;
v0000017c43672a80_0 .net "S", 0 0, L_0000017c43db7410;  1 drivers
v0000017c43672b20_0 .net "a", 0 0, L_0000017c43debeb0;  1 drivers
v0000017c43674a60_0 .net "b", 0 0, L_0000017c43debf50;  1 drivers
v0000017c43674920_0 .net "c", 0 0, L_0000017c43db6d10;  1 drivers
v0000017c43674060_0 .net "carry_1", 0 0, L_0000017c43db6ca0;  1 drivers
v0000017c43672bc0_0 .net "carry_2", 0 0, L_0000017c43db5ff0;  1 drivers
v0000017c43674880_0 .net "cin", 0 0, L_0000017c43deba50;  1 drivers
v0000017c43673f20_0 .net "sum_1", 0 0, L_0000017c43db5d50;  1 drivers
S_0000017c436f8040 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5d50 .functor XOR 1, L_0000017c43debeb0, L_0000017c43debf50, C4<0>, C4<0>;
L_0000017c43db6ca0 .functor AND 1, L_0000017c43debeb0, L_0000017c43debf50, C4<1>, C4<1>;
v0000017c436710e0_0 .net "S", 0 0, L_0000017c43db5d50;  alias, 1 drivers
v0000017c43671180_0 .net "a", 0 0, L_0000017c43debeb0;  alias, 1 drivers
v0000017c436729e0_0 .net "b", 0 0, L_0000017c43debf50;  alias, 1 drivers
v0000017c43673de0_0 .net "c", 0 0, L_0000017c43db6ca0;  alias, 1 drivers
S_0000017c436f6290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f6100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7410 .functor XOR 1, L_0000017c43db5d50, L_0000017c43deba50, C4<0>, C4<0>;
L_0000017c43db5ff0 .functor AND 1, L_0000017c43db5d50, L_0000017c43deba50, C4<1>, C4<1>;
v0000017c43674380_0 .net "S", 0 0, L_0000017c43db7410;  alias, 1 drivers
v0000017c43674240_0 .net "a", 0 0, L_0000017c43db5d50;  alias, 1 drivers
v0000017c43674ba0_0 .net "b", 0 0, L_0000017c43deba50;  alias, 1 drivers
v0000017c436738e0_0 .net "c", 0 0, L_0000017c43db5ff0;  alias, 1 drivers
S_0000017c436f8680 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c436f6d80;
 .timescale 0 0;
P_0000017c43245100 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db6760 .functor XOR 1, L_0000017c43cf0e40, L_0000017c43dec090, C4<0>, C4<0>;
v0000017c43673480_0 .net *"_ivl_1", 0 0, L_0000017c43dec090;  1 drivers
S_0000017c436f8b30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f8680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db5f10 .functor OR 1, L_0000017c43db5ea0, L_0000017c43db68b0, C4<0>, C4<0>;
v0000017c436737a0_0 .net "S", 0 0, L_0000017c43db6ed0;  1 drivers
v0000017c436732a0_0 .net "a", 0 0, L_0000017c43dec130;  1 drivers
v0000017c436742e0_0 .net "b", 0 0, L_0000017c43dec770;  1 drivers
v0000017c43674ce0_0 .net "c", 0 0, L_0000017c43db5f10;  1 drivers
v0000017c43674420_0 .net "carry_1", 0 0, L_0000017c43db5ea0;  1 drivers
v0000017c43673200_0 .net "carry_2", 0 0, L_0000017c43db68b0;  1 drivers
v0000017c43673340_0 .net "cin", 0 0, L_0000017c43dec810;  1 drivers
v0000017c436733e0_0 .net "sum_1", 0 0, L_0000017c43db5b20;  1 drivers
S_0000017c436f6f10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f8b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5b20 .functor XOR 1, L_0000017c43dec130, L_0000017c43dec770, C4<0>, C4<0>;
L_0000017c43db5ea0 .functor AND 1, L_0000017c43dec130, L_0000017c43dec770, C4<1>, C4<1>;
v0000017c436749c0_0 .net "S", 0 0, L_0000017c43db5b20;  alias, 1 drivers
v0000017c436747e0_0 .net "a", 0 0, L_0000017c43dec130;  alias, 1 drivers
v0000017c43672940_0 .net "b", 0 0, L_0000017c43dec770;  alias, 1 drivers
v0000017c436741a0_0 .net "c", 0 0, L_0000017c43db5ea0;  alias, 1 drivers
S_0000017c436f8e50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f8b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db6ed0 .functor XOR 1, L_0000017c43db5b20, L_0000017c43dec810, C4<0>, C4<0>;
L_0000017c43db68b0 .functor AND 1, L_0000017c43db5b20, L_0000017c43dec810, C4<1>, C4<1>;
v0000017c43674b00_0 .net "S", 0 0, L_0000017c43db6ed0;  alias, 1 drivers
v0000017c43673700_0 .net "a", 0 0, L_0000017c43db5b20;  alias, 1 drivers
v0000017c43674c40_0 .net "b", 0 0, L_0000017c43dec810;  alias, 1 drivers
v0000017c43673660_0 .net "c", 0 0, L_0000017c43db68b0;  alias, 1 drivers
S_0000017c436f8fe0 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432446c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf1c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2e890 .functor BUFZ 1, L_0000017c43cf1c08, C4<0>, C4<0>, C4<0>;
v0000017c43677c60_0 .net "S", 4 0, L_0000017c43dfa410;  alias, 1 drivers
v0000017c43678de0_0 .net *"_ivl_0", 0 0, L_0000017c43e2d0f0;  1 drivers
v0000017c43678b60_0 .net *"_ivl_10", 0 0, L_0000017c43e2e270;  1 drivers
v0000017c43678fc0_0 .net *"_ivl_20", 0 0, L_0000017c43e2e040;  1 drivers
v0000017c43677940_0 .net *"_ivl_30", 0 0, L_0000017c43e2eeb0;  1 drivers
v0000017c43678660_0 .net *"_ivl_40", 0 0, L_0000017c43e2f850;  1 drivers
v0000017c43679e20_0 .net *"_ivl_56", 0 0, L_0000017c43e2e890;  1 drivers
v0000017c43678200_0 .net "a", 4 0, L_0000017c43df2490;  alias, 1 drivers
v0000017c436783e0_0 .net "b", 4 0, L_0000017c43df40b0;  alias, 1 drivers
v0000017c43679ce0_0 .net "b1", 4 0, L_0000017c43df87f0;  1 drivers
v0000017c43678840_0 .net "c", 0 0, L_0000017c43dfa4b0;  alias, 1 drivers
v0000017c43678c00_0 .net "cin", 0 0, L_0000017c43cf1c08;  1 drivers
v0000017c43679380_0 .net "co", 5 0, L_0000017c43df8f70;  1 drivers
L_0000017c43df9f10 .part L_0000017c43df40b0, 0, 1;
L_0000017c43dfa190 .part L_0000017c43df2490, 0, 1;
L_0000017c43dfa230 .part L_0000017c43df87f0, 0, 1;
L_0000017c43df8c50 .part L_0000017c43df8f70, 0, 1;
L_0000017c43df8070 .part L_0000017c43df40b0, 1, 1;
L_0000017c43dfa2d0 .part L_0000017c43df2490, 1, 1;
L_0000017c43df8570 .part L_0000017c43df87f0, 1, 1;
L_0000017c43df8bb0 .part L_0000017c43df8f70, 1, 1;
L_0000017c43df9970 .part L_0000017c43df40b0, 2, 1;
L_0000017c43df8d90 .part L_0000017c43df2490, 2, 1;
L_0000017c43df95b0 .part L_0000017c43df87f0, 2, 1;
L_0000017c43df8250 .part L_0000017c43df8f70, 2, 1;
L_0000017c43df8930 .part L_0000017c43df40b0, 3, 1;
L_0000017c43df9330 .part L_0000017c43df2490, 3, 1;
L_0000017c43df9830 .part L_0000017c43df87f0, 3, 1;
L_0000017c43df86b0 .part L_0000017c43df8f70, 3, 1;
LS_0000017c43df87f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2d0f0, L_0000017c43e2e270, L_0000017c43e2e040, L_0000017c43e2eeb0;
LS_0000017c43df87f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2f850;
L_0000017c43df87f0 .concat8 [ 4 1 0 0], LS_0000017c43df87f0_0_0, LS_0000017c43df87f0_0_4;
L_0000017c43df9010 .part L_0000017c43df40b0, 4, 1;
L_0000017c43df8e30 .part L_0000017c43df2490, 4, 1;
L_0000017c43df8890 .part L_0000017c43df87f0, 4, 1;
L_0000017c43df8ed0 .part L_0000017c43df8f70, 4, 1;
LS_0000017c43dfa410_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2f4d0, L_0000017c43e2fa10, L_0000017c43e2e0b0, L_0000017c43e2e350;
LS_0000017c43dfa410_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2f460;
L_0000017c43dfa410 .concat8 [ 4 1 0 0], LS_0000017c43dfa410_0_0, LS_0000017c43dfa410_0_4;
LS_0000017c43df8f70_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2e890, L_0000017c43e2df60, L_0000017c43e2e2e0, L_0000017c43e2edd0;
LS_0000017c43df8f70_0_4 .concat8 [ 1 1 0 0], L_0000017c43e2f770, L_0000017c43e2ef90;
L_0000017c43df8f70 .concat8 [ 4 2 0 0], LS_0000017c43df8f70_0_0, LS_0000017c43df8f70_0_4;
L_0000017c43dfa4b0 .part L_0000017c43df8f70, 5, 1;
S_0000017c436f6420 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c436f8fe0;
 .timescale 0 0;
P_0000017c43244a00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2d0f0 .functor XOR 1, L_0000017c43cf1c08, L_0000017c43df9f10, C4<0>, C4<0>;
v0000017c43673ac0_0 .net *"_ivl_1", 0 0, L_0000017c43df9f10;  1 drivers
S_0000017c436f7230 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2df60 .functor OR 1, L_0000017c43e2f380, L_0000017c43e2e900, C4<0>, C4<0>;
v0000017c43673a20_0 .net "S", 0 0, L_0000017c43e2f4d0;  1 drivers
v0000017c436750a0_0 .net "a", 0 0, L_0000017c43dfa190;  1 drivers
v0000017c43674560_0 .net "b", 0 0, L_0000017c43dfa230;  1 drivers
v0000017c43674600_0 .net "c", 0 0, L_0000017c43e2df60;  1 drivers
v0000017c43672f80_0 .net "carry_1", 0 0, L_0000017c43e2f380;  1 drivers
v0000017c436730c0_0 .net "carry_2", 0 0, L_0000017c43e2e900;  1 drivers
v0000017c436746a0_0 .net "cin", 0 0, L_0000017c43df8c50;  1 drivers
v0000017c436735c0_0 .net "sum_1", 0 0, L_0000017c43e2f540;  1 drivers
S_0000017c436f65b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f7230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2f540 .functor XOR 1, L_0000017c43dfa190, L_0000017c43dfa230, C4<0>, C4<0>;
L_0000017c43e2f380 .functor AND 1, L_0000017c43dfa190, L_0000017c43dfa230, C4<1>, C4<1>;
v0000017c43674f60_0 .net "S", 0 0, L_0000017c43e2f540;  alias, 1 drivers
v0000017c43673020_0 .net "a", 0 0, L_0000017c43dfa190;  alias, 1 drivers
v0000017c43672da0_0 .net "b", 0 0, L_0000017c43dfa230;  alias, 1 drivers
v0000017c43672e40_0 .net "c", 0 0, L_0000017c43e2f380;  alias, 1 drivers
S_0000017c436f6740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f7230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2f4d0 .functor XOR 1, L_0000017c43e2f540, L_0000017c43df8c50, C4<0>, C4<0>;
L_0000017c43e2e900 .functor AND 1, L_0000017c43e2f540, L_0000017c43df8c50, C4<1>, C4<1>;
v0000017c43672ee0_0 .net "S", 0 0, L_0000017c43e2f4d0;  alias, 1 drivers
v0000017c43673fc0_0 .net "a", 0 0, L_0000017c43e2f540;  alias, 1 drivers
v0000017c43675000_0 .net "b", 0 0, L_0000017c43df8c50;  alias, 1 drivers
v0000017c43673980_0 .net "c", 0 0, L_0000017c43e2e900;  alias, 1 drivers
S_0000017c436f89a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c436f8fe0;
 .timescale 0 0;
P_0000017c432444c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e2e270 .functor XOR 1, L_0000017c43cf1c08, L_0000017c43df8070, C4<0>, C4<0>;
v0000017c43676d60_0 .net *"_ivl_1", 0 0, L_0000017c43df8070;  1 drivers
S_0000017c436f8360 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2e2e0 .functor OR 1, L_0000017c43e2e510, L_0000017c43e2f700, C4<0>, C4<0>;
v0000017c43675d20_0 .net "S", 0 0, L_0000017c43e2fa10;  1 drivers
v0000017c436762c0_0 .net "a", 0 0, L_0000017c43dfa2d0;  1 drivers
v0000017c43677760_0 .net "b", 0 0, L_0000017c43df8570;  1 drivers
v0000017c436755a0_0 .net "c", 0 0, L_0000017c43e2e2e0;  1 drivers
v0000017c43675e60_0 .net "carry_1", 0 0, L_0000017c43e2e510;  1 drivers
v0000017c43676a40_0 .net "carry_2", 0 0, L_0000017c43e2f700;  1 drivers
v0000017c43676cc0_0 .net "cin", 0 0, L_0000017c43df8bb0;  1 drivers
v0000017c43676ea0_0 .net "sum_1", 0 0, L_0000017c43e2e580;  1 drivers
S_0000017c436f68d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e580 .functor XOR 1, L_0000017c43dfa2d0, L_0000017c43df8570, C4<0>, C4<0>;
L_0000017c43e2e510 .functor AND 1, L_0000017c43dfa2d0, L_0000017c43df8570, C4<1>, C4<1>;
v0000017c43673b60_0 .net "S", 0 0, L_0000017c43e2e580;  alias, 1 drivers
v0000017c43673ca0_0 .net "a", 0 0, L_0000017c43dfa2d0;  alias, 1 drivers
v0000017c43673d40_0 .net "b", 0 0, L_0000017c43df8570;  alias, 1 drivers
v0000017c43673e80_0 .net "c", 0 0, L_0000017c43e2e510;  alias, 1 drivers
S_0000017c436f9300 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2fa10 .functor XOR 1, L_0000017c43e2e580, L_0000017c43df8bb0, C4<0>, C4<0>;
L_0000017c43e2f700 .functor AND 1, L_0000017c43e2e580, L_0000017c43df8bb0, C4<1>, C4<1>;
v0000017c43677580_0 .net "S", 0 0, L_0000017c43e2fa10;  alias, 1 drivers
v0000017c43675aa0_0 .net "a", 0 0, L_0000017c43e2e580;  alias, 1 drivers
v0000017c436769a0_0 .net "b", 0 0, L_0000017c43df8bb0;  alias, 1 drivers
v0000017c43676e00_0 .net "c", 0 0, L_0000017c43e2f700;  alias, 1 drivers
S_0000017c436f6a60 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c436f8fe0;
 .timescale 0 0;
P_0000017c43244780 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e2e040 .functor XOR 1, L_0000017c43cf1c08, L_0000017c43df9970, C4<0>, C4<0>;
v0000017c43675c80_0 .net *"_ivl_1", 0 0, L_0000017c43df9970;  1 drivers
S_0000017c436f3090 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f6a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2edd0 .functor OR 1, L_0000017c43e2f310, L_0000017c43e2f7e0, C4<0>, C4<0>;
v0000017c43676f40_0 .net "S", 0 0, L_0000017c43e2e0b0;  1 drivers
v0000017c43675960_0 .net "a", 0 0, L_0000017c43df8d90;  1 drivers
v0000017c43675f00_0 .net "b", 0 0, L_0000017c43df95b0;  1 drivers
v0000017c43676860_0 .net "c", 0 0, L_0000017c43e2edd0;  1 drivers
v0000017c43677120_0 .net "carry_1", 0 0, L_0000017c43e2f310;  1 drivers
v0000017c43677080_0 .net "carry_2", 0 0, L_0000017c43e2f7e0;  1 drivers
v0000017c436767c0_0 .net "cin", 0 0, L_0000017c43df8250;  1 drivers
v0000017c43676360_0 .net "sum_1", 0 0, L_0000017c43e2dfd0;  1 drivers
S_0000017c436f73c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2dfd0 .functor XOR 1, L_0000017c43df8d90, L_0000017c43df95b0, C4<0>, C4<0>;
L_0000017c43e2f310 .functor AND 1, L_0000017c43df8d90, L_0000017c43df95b0, C4<1>, C4<1>;
v0000017c43675b40_0 .net "S", 0 0, L_0000017c43e2dfd0;  alias, 1 drivers
v0000017c43676900_0 .net "a", 0 0, L_0000017c43df8d90;  alias, 1 drivers
v0000017c43677260_0 .net "b", 0 0, L_0000017c43df95b0;  alias, 1 drivers
v0000017c43676540_0 .net "c", 0 0, L_0000017c43e2f310;  alias, 1 drivers
S_0000017c436f3220 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e0b0 .functor XOR 1, L_0000017c43e2dfd0, L_0000017c43df8250, C4<0>, C4<0>;
L_0000017c43e2f7e0 .functor AND 1, L_0000017c43e2dfd0, L_0000017c43df8250, C4<1>, C4<1>;
v0000017c43676720_0 .net "S", 0 0, L_0000017c43e2e0b0;  alias, 1 drivers
v0000017c43675fa0_0 .net "a", 0 0, L_0000017c43e2dfd0;  alias, 1 drivers
v0000017c43675dc0_0 .net "b", 0 0, L_0000017c43df8250;  alias, 1 drivers
v0000017c436760e0_0 .net "c", 0 0, L_0000017c43e2f7e0;  alias, 1 drivers
S_0000017c436f6bf0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c436f8fe0;
 .timescale 0 0;
P_0000017c43244500 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e2eeb0 .functor XOR 1, L_0000017c43cf1c08, L_0000017c43df8930, C4<0>, C4<0>;
v0000017c436778a0_0 .net *"_ivl_1", 0 0, L_0000017c43df8930;  1 drivers
S_0000017c436f36d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2f770 .functor OR 1, L_0000017c43e2e9e0, L_0000017c43e2e740, C4<0>, C4<0>;
v0000017c43676680_0 .net "S", 0 0, L_0000017c43e2e350;  1 drivers
v0000017c43676220_0 .net "a", 0 0, L_0000017c43df9330;  1 drivers
v0000017c436771c0_0 .net "b", 0 0, L_0000017c43df9830;  1 drivers
v0000017c436773a0_0 .net "c", 0 0, L_0000017c43e2f770;  1 drivers
v0000017c43677620_0 .net "carry_1", 0 0, L_0000017c43e2e9e0;  1 drivers
v0000017c436776c0_0 .net "carry_2", 0 0, L_0000017c43e2e740;  1 drivers
v0000017c43677300_0 .net "cin", 0 0, L_0000017c43df86b0;  1 drivers
v0000017c43677800_0 .net "sum_1", 0 0, L_0000017c43e2f3f0;  1 drivers
S_0000017c436f70a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2f3f0 .functor XOR 1, L_0000017c43df9330, L_0000017c43df9830, C4<0>, C4<0>;
L_0000017c43e2e9e0 .functor AND 1, L_0000017c43df9330, L_0000017c43df9830, C4<1>, C4<1>;
v0000017c43677440_0 .net "S", 0 0, L_0000017c43e2f3f0;  alias, 1 drivers
v0000017c43676180_0 .net "a", 0 0, L_0000017c43df9330;  alias, 1 drivers
v0000017c43676fe0_0 .net "b", 0 0, L_0000017c43df9830;  alias, 1 drivers
v0000017c43675a00_0 .net "c", 0 0, L_0000017c43e2e9e0;  alias, 1 drivers
S_0000017c436f3860 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e350 .functor XOR 1, L_0000017c43e2f3f0, L_0000017c43df86b0, C4<0>, C4<0>;
L_0000017c43e2e740 .functor AND 1, L_0000017c43e2f3f0, L_0000017c43df86b0, C4<1>, C4<1>;
v0000017c43675be0_0 .net "S", 0 0, L_0000017c43e2e350;  alias, 1 drivers
v0000017c43676040_0 .net "a", 0 0, L_0000017c43e2f3f0;  alias, 1 drivers
v0000017c43676c20_0 .net "b", 0 0, L_0000017c43df86b0;  alias, 1 drivers
v0000017c43675640_0 .net "c", 0 0, L_0000017c43e2e740;  alias, 1 drivers
S_0000017c436f7b90 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c436f8fe0;
 .timescale 0 0;
P_0000017c43244d00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e2f850 .functor XOR 1, L_0000017c43cf1c08, L_0000017c43df9010, C4<0>, C4<0>;
v0000017c436758c0_0 .net *"_ivl_1", 0 0, L_0000017c43df9010;  1 drivers
S_0000017c436f7d20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2ef90 .functor OR 1, L_0000017c43e2e120, L_0000017c43e2ecf0, C4<0>, C4<0>;
v0000017c43675140_0 .net "S", 0 0, L_0000017c43e2f460;  1 drivers
v0000017c436751e0_0 .net "a", 0 0, L_0000017c43df8e30;  1 drivers
v0000017c43675280_0 .net "b", 0 0, L_0000017c43df8890;  1 drivers
v0000017c43675320_0 .net "c", 0 0, L_0000017c43e2ef90;  1 drivers
v0000017c436753c0_0 .net "carry_1", 0 0, L_0000017c43e2e120;  1 drivers
v0000017c43675460_0 .net "carry_2", 0 0, L_0000017c43e2ecf0;  1 drivers
v0000017c43675500_0 .net "cin", 0 0, L_0000017c43df8ed0;  1 drivers
v0000017c43675780_0 .net "sum_1", 0 0, L_0000017c43e2f150;  1 drivers
S_0000017c436f97b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f7d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2f150 .functor XOR 1, L_0000017c43df8e30, L_0000017c43df8890, C4<0>, C4<0>;
L_0000017c43e2e120 .functor AND 1, L_0000017c43df8e30, L_0000017c43df8890, C4<1>, C4<1>;
v0000017c436774e0_0 .net "S", 0 0, L_0000017c43e2f150;  alias, 1 drivers
v0000017c43676ae0_0 .net "a", 0 0, L_0000017c43df8e30;  alias, 1 drivers
v0000017c43676400_0 .net "b", 0 0, L_0000017c43df8890;  alias, 1 drivers
v0000017c436764a0_0 .net "c", 0 0, L_0000017c43e2e120;  alias, 1 drivers
S_0000017c436fac00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f7d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2f460 .functor XOR 1, L_0000017c43e2f150, L_0000017c43df8ed0, C4<0>, C4<0>;
L_0000017c43e2ecf0 .functor AND 1, L_0000017c43e2f150, L_0000017c43df8ed0, C4<1>, C4<1>;
v0000017c436756e0_0 .net "S", 0 0, L_0000017c43e2f460;  alias, 1 drivers
v0000017c436765e0_0 .net "a", 0 0, L_0000017c43e2f150;  alias, 1 drivers
v0000017c43675820_0 .net "b", 0 0, L_0000017c43df8ed0;  alias, 1 drivers
v0000017c43676b80_0 .net "c", 0 0, L_0000017c43e2ecf0;  alias, 1 drivers
S_0000017c436fe440 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43244800 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf1db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2fee0 .functor BUFZ 1, L_0000017c43cf1db8, C4<0>, C4<0>, C4<0>;
v0000017c437156d0_0 .net "S", 8 0, L_0000017c43dfa730;  alias, 1 drivers
v0000017c43715810_0 .net *"_ivl_0", 0 0, L_0000017c43e2ed60;  1 drivers
v0000017c437151d0_0 .net *"_ivl_10", 0 0, L_0000017c43e309d0;  1 drivers
v0000017c43713f10_0 .net *"_ivl_20", 0 0, L_0000017c43e31300;  1 drivers
v0000017c43714d70_0 .net *"_ivl_30", 0 0, L_0000017c43e31060;  1 drivers
v0000017c43713fb0_0 .net *"_ivl_40", 0 0, L_0000017c43e30b20;  1 drivers
v0000017c437138d0_0 .net *"_ivl_50", 0 0, L_0000017c43e30730;  1 drivers
v0000017c43714eb0_0 .net *"_ivl_60", 0 0, L_0000017c43e31140;  1 drivers
v0000017c43714370_0 .net *"_ivl_70", 0 0, L_0000017c43e31220;  1 drivers
v0000017c43714410_0 .net *"_ivl_80", 0 0, L_0000017c43e314c0;  1 drivers
v0000017c43714ff0_0 .net *"_ivl_96", 0 0, L_0000017c43e2fee0;  1 drivers
v0000017c43713a10_0 .net "a", 8 0, L_0000017c43dfc3f0;  alias, 1 drivers
v0000017c43713150_0 .net "b", 8 0, L_0000017c43dfb310;  alias, 1 drivers
v0000017c437136f0_0 .net "b1", 8 0, L_0000017c43dfb6d0;  1 drivers
v0000017c437144b0_0 .net "c", 0 0, L_0000017c43dfba90;  alias, 1 drivers
v0000017c43713c90_0 .net "cin", 0 0, L_0000017c43cf1db8;  1 drivers
v0000017c437131f0_0 .net "co", 9 0, L_0000017c43dfa7d0;  1 drivers
L_0000017c43dfc490 .part L_0000017c43dfb310, 0, 1;
L_0000017c43dfaff0 .part L_0000017c43dfc3f0, 0, 1;
L_0000017c43dfc530 .part L_0000017c43dfb6d0, 0, 1;
L_0000017c43dfc850 .part L_0000017c43dfa7d0, 0, 1;
L_0000017c43dfbd10 .part L_0000017c43dfb310, 1, 1;
L_0000017c43dfb3b0 .part L_0000017c43dfc3f0, 1, 1;
L_0000017c43dfb090 .part L_0000017c43dfb6d0, 1, 1;
L_0000017c43dfb130 .part L_0000017c43dfa7d0, 1, 1;
L_0000017c43dfbbd0 .part L_0000017c43dfb310, 2, 1;
L_0000017c43dfbef0 .part L_0000017c43dfc3f0, 2, 1;
L_0000017c43dfb450 .part L_0000017c43dfb6d0, 2, 1;
L_0000017c43dfb950 .part L_0000017c43dfa7d0, 2, 1;
L_0000017c43dfb8b0 .part L_0000017c43dfb310, 3, 1;
L_0000017c43dfa910 .part L_0000017c43dfc3f0, 3, 1;
L_0000017c43dfc5d0 .part L_0000017c43dfb6d0, 3, 1;
L_0000017c43dfcad0 .part L_0000017c43dfa7d0, 3, 1;
L_0000017c43dfb4f0 .part L_0000017c43dfb310, 4, 1;
L_0000017c43dfc990 .part L_0000017c43dfc3f0, 4, 1;
L_0000017c43dfacd0 .part L_0000017c43dfb6d0, 4, 1;
L_0000017c43dfb590 .part L_0000017c43dfa7d0, 4, 1;
L_0000017c43dfbc70 .part L_0000017c43dfb310, 5, 1;
L_0000017c43dfcb70 .part L_0000017c43dfc3f0, 5, 1;
L_0000017c43dfbe50 .part L_0000017c43dfb6d0, 5, 1;
L_0000017c43dfa550 .part L_0000017c43dfa7d0, 5, 1;
L_0000017c43dfccb0 .part L_0000017c43dfb310, 6, 1;
L_0000017c43dfaeb0 .part L_0000017c43dfc3f0, 6, 1;
L_0000017c43dfa5f0 .part L_0000017c43dfb6d0, 6, 1;
L_0000017c43dfa690 .part L_0000017c43dfa7d0, 6, 1;
L_0000017c43dfb630 .part L_0000017c43dfb310, 7, 1;
L_0000017c43dfbf90 .part L_0000017c43dfc3f0, 7, 1;
L_0000017c43dfbdb0 .part L_0000017c43dfb6d0, 7, 1;
L_0000017c43dfc170 .part L_0000017c43dfa7d0, 7, 1;
LS_0000017c43dfb6d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2ed60, L_0000017c43e309d0, L_0000017c43e31300, L_0000017c43e31060;
LS_0000017c43dfb6d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43e30b20, L_0000017c43e30730, L_0000017c43e31140, L_0000017c43e31220;
LS_0000017c43dfb6d0_0_8 .concat8 [ 1 0 0 0], L_0000017c43e314c0;
L_0000017c43dfb6d0 .concat8 [ 4 4 1 0], LS_0000017c43dfb6d0_0_0, LS_0000017c43dfb6d0_0_4, LS_0000017c43dfb6d0_0_8;
L_0000017c43dfa9b0 .part L_0000017c43dfb310, 8, 1;
L_0000017c43dfb770 .part L_0000017c43dfc3f0, 8, 1;
L_0000017c43dfb9f0 .part L_0000017c43dfb6d0, 8, 1;
L_0000017c43dfaaf0 .part L_0000017c43dfa7d0, 8, 1;
LS_0000017c43dfa730_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2fc40, L_0000017c43e300a0, L_0000017c43e311b0, L_0000017c43e30500;
LS_0000017c43dfa730_0_4 .concat8 [ 1 1 1 1], L_0000017c43e30030, L_0000017c43e30dc0, L_0000017c43e2fb60, L_0000017c43e2fbd0;
LS_0000017c43dfa730_0_8 .concat8 [ 1 0 0 0], L_0000017c43e2fe00;
L_0000017c43dfa730 .concat8 [ 4 4 1 0], LS_0000017c43dfa730_0_0, LS_0000017c43dfa730_0_4, LS_0000017c43dfa730_0_8;
LS_0000017c43dfa7d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2fee0, L_0000017c43e30490, L_0000017c43e31610, L_0000017c43e31530;
LS_0000017c43dfa7d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43e2fcb0, L_0000017c43e30180, L_0000017c43e30260, L_0000017c43e307a0;
LS_0000017c43dfa7d0_0_8 .concat8 [ 1 1 0 0], L_0000017c43e30810, L_0000017c43e30d50;
L_0000017c43dfa7d0 .concat8 [ 4 4 2 0], LS_0000017c43dfa7d0_0_0, LS_0000017c43dfa7d0_0_4, LS_0000017c43dfa7d0_0_8;
L_0000017c43dfba90 .part L_0000017c43dfa7d0, 9, 1;
S_0000017c436fdf90 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244900 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2ed60 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfc490, C4<0>, C4<0>;
v0000017c43679600_0 .net *"_ivl_1", 0 0, L_0000017c43dfc490;  1 drivers
S_0000017c436ff250 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fdf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e30490 .functor OR 1, L_0000017c43e2f0e0, L_0000017c43e30ce0, C4<0>, C4<0>;
v0000017c43679420_0 .net "S", 0 0, L_0000017c43e2fc40;  1 drivers
v0000017c43677ee0_0 .net "a", 0 0, L_0000017c43dfaff0;  1 drivers
v0000017c436796a0_0 .net "b", 0 0, L_0000017c43dfc530;  1 drivers
v0000017c436787a0_0 .net "c", 0 0, L_0000017c43e30490;  1 drivers
v0000017c436779e0_0 .net "carry_1", 0 0, L_0000017c43e2f0e0;  1 drivers
v0000017c43679240_0 .net "carry_2", 0 0, L_0000017c43e30ce0;  1 drivers
v0000017c43679560_0 .net "cin", 0 0, L_0000017c43dfc850;  1 drivers
v0000017c43679ba0_0 .net "sum_1", 0 0, L_0000017c43e2f2a0;  1 drivers
S_0000017c436fe760 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436ff250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2f2a0 .functor XOR 1, L_0000017c43dfaff0, L_0000017c43dfc530, C4<0>, C4<0>;
L_0000017c43e2f0e0 .functor AND 1, L_0000017c43dfaff0, L_0000017c43dfc530, C4<1>, C4<1>;
v0000017c436797e0_0 .net "S", 0 0, L_0000017c43e2f2a0;  alias, 1 drivers
v0000017c43677b20_0 .net "a", 0 0, L_0000017c43dfaff0;  alias, 1 drivers
v0000017c43679880_0 .net "b", 0 0, L_0000017c43dfc530;  alias, 1 drivers
v0000017c43679920_0 .net "c", 0 0, L_0000017c43e2f0e0;  alias, 1 drivers
S_0000017c436fe120 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436ff250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2fc40 .functor XOR 1, L_0000017c43e2f2a0, L_0000017c43dfc850, C4<0>, C4<0>;
L_0000017c43e30ce0 .functor AND 1, L_0000017c43e2f2a0, L_0000017c43dfc850, C4<1>, C4<1>;
v0000017c43679ec0_0 .net "S", 0 0, L_0000017c43e2fc40;  alias, 1 drivers
v0000017c43678700_0 .net "a", 0 0, L_0000017c43e2f2a0;  alias, 1 drivers
v0000017c436794c0_0 .net "b", 0 0, L_0000017c43dfc850;  alias, 1 drivers
v0000017c436799c0_0 .net "c", 0 0, L_0000017c43e30ce0;  alias, 1 drivers
S_0000017c436fd180 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244ac0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e309d0 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfbd10, C4<0>, C4<0>;
v0000017c43677da0_0 .net *"_ivl_1", 0 0, L_0000017c43dfbd10;  1 drivers
S_0000017c436f9940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e31610 .functor OR 1, L_0000017c43e30ab0, L_0000017c43e30f80, C4<0>, C4<0>;
v0000017c43678160_0 .net "S", 0 0, L_0000017c43e300a0;  1 drivers
v0000017c43678480_0 .net "a", 0 0, L_0000017c43dfb3b0;  1 drivers
v0000017c43679100_0 .net "b", 0 0, L_0000017c43dfb090;  1 drivers
v0000017c43679b00_0 .net "c", 0 0, L_0000017c43e31610;  1 drivers
v0000017c43678ca0_0 .net "carry_1", 0 0, L_0000017c43e30ab0;  1 drivers
v0000017c43679740_0 .net "carry_2", 0 0, L_0000017c43e30f80;  1 drivers
v0000017c436782a0_0 .net "cin", 0 0, L_0000017c43dfb130;  1 drivers
v0000017c43679c40_0 .net "sum_1", 0 0, L_0000017c43e30a40;  1 drivers
S_0000017c436fc050 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f9940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30a40 .functor XOR 1, L_0000017c43dfb3b0, L_0000017c43dfb090, C4<0>, C4<0>;
L_0000017c43e30ab0 .functor AND 1, L_0000017c43dfb3b0, L_0000017c43dfb090, C4<1>, C4<1>;
v0000017c436788e0_0 .net "S", 0 0, L_0000017c43e30a40;  alias, 1 drivers
v0000017c43678980_0 .net "a", 0 0, L_0000017c43dfb3b0;  alias, 1 drivers
v0000017c436792e0_0 .net "b", 0 0, L_0000017c43dfb090;  alias, 1 drivers
v0000017c43678e80_0 .net "c", 0 0, L_0000017c43e30ab0;  alias, 1 drivers
S_0000017c436fbec0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f9940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e300a0 .functor XOR 1, L_0000017c43e30a40, L_0000017c43dfb130, C4<0>, C4<0>;
L_0000017c43e30f80 .functor AND 1, L_0000017c43e30a40, L_0000017c43dfb130, C4<1>, C4<1>;
v0000017c436785c0_0 .net "S", 0 0, L_0000017c43e300a0;  alias, 1 drivers
v0000017c43679a60_0 .net "a", 0 0, L_0000017c43e30a40;  alias, 1 drivers
v0000017c43677d00_0 .net "b", 0 0, L_0000017c43dfb130;  alias, 1 drivers
v0000017c43679d80_0 .net "c", 0 0, L_0000017c43e30f80;  alias, 1 drivers
S_0000017c436fe8f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244b00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e31300 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfbbd0, C4<0>, C4<0>;
v0000017c4363b260_0 .net *"_ivl_1", 0 0, L_0000017c43dfbbd0;  1 drivers
S_0000017c436fa5c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fe8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e31530 .functor OR 1, L_0000017c43e30ff0, L_0000017c43e31370, C4<0>, C4<0>;
v0000017c43677f80_0 .net "S", 0 0, L_0000017c43e311b0;  1 drivers
v0000017c436791a0_0 .net "a", 0 0, L_0000017c43dfbef0;  1 drivers
v0000017c43678020_0 .net "b", 0 0, L_0000017c43dfb450;  1 drivers
v0000017c436780c0_0 .net "c", 0 0, L_0000017c43e31530;  1 drivers
v0000017c43678520_0 .net "carry_1", 0 0, L_0000017c43e30ff0;  1 drivers
v0000017c43678a20_0 .net "carry_2", 0 0, L_0000017c43e31370;  1 drivers
v0000017c43678ac0_0 .net "cin", 0 0, L_0000017c43dfb950;  1 drivers
v0000017c43639140_0 .net "sum_1", 0 0, L_0000017c43e30110;  1 drivers
S_0000017c436fea80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fa5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30110 .functor XOR 1, L_0000017c43dfbef0, L_0000017c43dfb450, C4<0>, C4<0>;
L_0000017c43e30ff0 .functor AND 1, L_0000017c43dfbef0, L_0000017c43dfb450, C4<1>, C4<1>;
v0000017c43678d40_0 .net "S", 0 0, L_0000017c43e30110;  alias, 1 drivers
v0000017c43679f60_0 .net "a", 0 0, L_0000017c43dfbef0;  alias, 1 drivers
v0000017c43677a80_0 .net "b", 0 0, L_0000017c43dfb450;  alias, 1 drivers
v0000017c43678f20_0 .net "c", 0 0, L_0000017c43e30ff0;  alias, 1 drivers
S_0000017c436f9620 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fa5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e311b0 .functor XOR 1, L_0000017c43e30110, L_0000017c43dfb950, C4<0>, C4<0>;
L_0000017c43e31370 .functor AND 1, L_0000017c43e30110, L_0000017c43dfb950, C4<1>, C4<1>;
v0000017c43677bc0_0 .net "S", 0 0, L_0000017c43e311b0;  alias, 1 drivers
v0000017c43677e40_0 .net "a", 0 0, L_0000017c43e30110;  alias, 1 drivers
v0000017c43679060_0 .net "b", 0 0, L_0000017c43dfb950;  alias, 1 drivers
v0000017c43678340_0 .net "c", 0 0, L_0000017c43e31370;  alias, 1 drivers
S_0000017c436ff570 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244d80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e31060 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfb8b0, C4<0>, C4<0>;
v0000017c4363a360_0 .net *"_ivl_1", 0 0, L_0000017c43dfb8b0;  1 drivers
S_0000017c436fe2b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436ff570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2fcb0 .functor OR 1, L_0000017c43e303b0, L_0000017c43e30650, C4<0>, C4<0>;
v0000017c4363a0e0_0 .net "S", 0 0, L_0000017c43e30500;  1 drivers
v0000017c4363b440_0 .net "a", 0 0, L_0000017c43dfa910;  1 drivers
v0000017c4363b760_0 .net "b", 0 0, L_0000017c43dfc5d0;  1 drivers
v0000017c4363acc0_0 .net "c", 0 0, L_0000017c43e2fcb0;  1 drivers
v0000017c43639780_0 .net "carry_1", 0 0, L_0000017c43e303b0;  1 drivers
v0000017c4363a220_0 .net "carry_2", 0 0, L_0000017c43e30650;  1 drivers
v0000017c4363b120_0 .net "cin", 0 0, L_0000017c43dfcad0;  1 drivers
v0000017c4363a860_0 .net "sum_1", 0 0, L_0000017c43e2fd20;  1 drivers
S_0000017c436fc690 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fe2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2fd20 .functor XOR 1, L_0000017c43dfa910, L_0000017c43dfc5d0, C4<0>, C4<0>;
L_0000017c43e303b0 .functor AND 1, L_0000017c43dfa910, L_0000017c43dfc5d0, C4<1>, C4<1>;
v0000017c4363af40_0 .net "S", 0 0, L_0000017c43e2fd20;  alias, 1 drivers
v0000017c4363ae00_0 .net "a", 0 0, L_0000017c43dfa910;  alias, 1 drivers
v0000017c4363a5e0_0 .net "b", 0 0, L_0000017c43dfc5d0;  alias, 1 drivers
v0000017c43639be0_0 .net "c", 0 0, L_0000017c43e303b0;  alias, 1 drivers
S_0000017c436fc820 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fe2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30500 .functor XOR 1, L_0000017c43e2fd20, L_0000017c43dfcad0, C4<0>, C4<0>;
L_0000017c43e30650 .functor AND 1, L_0000017c43e2fd20, L_0000017c43dfcad0, C4<1>, C4<1>;
v0000017c4363b580_0 .net "S", 0 0, L_0000017c43e30500;  alias, 1 drivers
v0000017c4363a040_0 .net "a", 0 0, L_0000017c43e2fd20;  alias, 1 drivers
v0000017c436395a0_0 .net "b", 0 0, L_0000017c43dfcad0;  alias, 1 drivers
v0000017c4363a720_0 .net "c", 0 0, L_0000017c43e30650;  alias, 1 drivers
S_0000017c436f9ad0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244dc0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e30b20 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfb4f0, C4<0>, C4<0>;
v0000017c4363b8a0_0 .net *"_ivl_1", 0 0, L_0000017c43dfb4f0;  1 drivers
S_0000017c436fc1e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e30180 .functor OR 1, L_0000017c43e306c0, L_0000017c43e310d0, C4<0>, C4<0>;
v0000017c43639e60_0 .net "S", 0 0, L_0000017c43e30030;  1 drivers
v0000017c43639dc0_0 .net "a", 0 0, L_0000017c43dfc990;  1 drivers
v0000017c436393c0_0 .net "b", 0 0, L_0000017c43dfacd0;  1 drivers
v0000017c436391e0_0 .net "c", 0 0, L_0000017c43e30180;  1 drivers
v0000017c4363a180_0 .net "carry_1", 0 0, L_0000017c43e306c0;  1 drivers
v0000017c4363ad60_0 .net "carry_2", 0 0, L_0000017c43e310d0;  1 drivers
v0000017c4363b3a0_0 .net "cin", 0 0, L_0000017c43dfb590;  1 drivers
v0000017c4363a9a0_0 .net "sum_1", 0 0, L_0000017c43e2ff50;  1 drivers
S_0000017c436fa2a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fc1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2ff50 .functor XOR 1, L_0000017c43dfc990, L_0000017c43dfacd0, C4<0>, C4<0>;
L_0000017c43e306c0 .functor AND 1, L_0000017c43dfc990, L_0000017c43dfacd0, C4<1>, C4<1>;
v0000017c4363a4a0_0 .net "S", 0 0, L_0000017c43e2ff50;  alias, 1 drivers
v0000017c43639820_0 .net "a", 0 0, L_0000017c43dfc990;  alias, 1 drivers
v0000017c4363a7c0_0 .net "b", 0 0, L_0000017c43dfacd0;  alias, 1 drivers
v0000017c4363a2c0_0 .net "c", 0 0, L_0000017c43e306c0;  alias, 1 drivers
S_0000017c436fd310 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fc1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30030 .functor XOR 1, L_0000017c43e2ff50, L_0000017c43dfb590, C4<0>, C4<0>;
L_0000017c43e310d0 .functor AND 1, L_0000017c43e2ff50, L_0000017c43dfb590, C4<1>, C4<1>;
v0000017c43639960_0 .net "S", 0 0, L_0000017c43e30030;  alias, 1 drivers
v0000017c4363b800_0 .net "a", 0 0, L_0000017c43e2ff50;  alias, 1 drivers
v0000017c4363ac20_0 .net "b", 0 0, L_0000017c43dfb590;  alias, 1 drivers
v0000017c436398c0_0 .net "c", 0 0, L_0000017c43e310d0;  alias, 1 drivers
S_0000017c436fc500 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244e00 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43e30730 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfbc70, C4<0>, C4<0>;
v0000017c4363afe0_0 .net *"_ivl_1", 0 0, L_0000017c43dfbc70;  1 drivers
S_0000017c436fad90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e30260 .functor OR 1, L_0000017c43e30420, L_0000017c43e301f0, C4<0>, C4<0>;
v0000017c4363b620_0 .net "S", 0 0, L_0000017c43e30dc0;  1 drivers
v0000017c43639f00_0 .net "a", 0 0, L_0000017c43dfcb70;  1 drivers
v0000017c43639460_0 .net "b", 0 0, L_0000017c43dfbe50;  1 drivers
v0000017c4363a680_0 .net "c", 0 0, L_0000017c43e30260;  1 drivers
v0000017c4363a540_0 .net "carry_1", 0 0, L_0000017c43e30420;  1 drivers
v0000017c4363b080_0 .net "carry_2", 0 0, L_0000017c43e301f0;  1 drivers
v0000017c43639d20_0 .net "cin", 0 0, L_0000017c43dfa550;  1 drivers
v0000017c4363b1c0_0 .net "sum_1", 0 0, L_0000017c43e30c70;  1 drivers
S_0000017c436fc9b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30c70 .functor XOR 1, L_0000017c43dfcb70, L_0000017c43dfbe50, C4<0>, C4<0>;
L_0000017c43e30420 .functor AND 1, L_0000017c43dfcb70, L_0000017c43dfbe50, C4<1>, C4<1>;
v0000017c43639640_0 .net "S", 0 0, L_0000017c43e30c70;  alias, 1 drivers
v0000017c43639c80_0 .net "a", 0 0, L_0000017c43dfcb70;  alias, 1 drivers
v0000017c436396e0_0 .net "b", 0 0, L_0000017c43dfbe50;  alias, 1 drivers
v0000017c4363aea0_0 .net "c", 0 0, L_0000017c43e30420;  alias, 1 drivers
S_0000017c436fec10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30dc0 .functor XOR 1, L_0000017c43e30c70, L_0000017c43dfa550, C4<0>, C4<0>;
L_0000017c43e301f0 .functor AND 1, L_0000017c43e30c70, L_0000017c43dfa550, C4<1>, C4<1>;
v0000017c43639a00_0 .net "S", 0 0, L_0000017c43e30dc0;  alias, 1 drivers
v0000017c4363b6c0_0 .net "a", 0 0, L_0000017c43e30c70;  alias, 1 drivers
v0000017c4363b4e0_0 .net "b", 0 0, L_0000017c43dfa550;  alias, 1 drivers
v0000017c43639aa0_0 .net "c", 0 0, L_0000017c43e301f0;  alias, 1 drivers
S_0000017c436fe5d0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244e40 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43e31140 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfccb0, C4<0>, C4<0>;
v0000017c43714a50_0 .net *"_ivl_1", 0 0, L_0000017c43dfccb0;  1 drivers
S_0000017c436fbd30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fe5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e307a0 .functor OR 1, L_0000017c43e30b90, L_0000017c43e30340, C4<0>, C4<0>;
v0000017c4363aa40_0 .net "S", 0 0, L_0000017c43e2fb60;  1 drivers
v0000017c4363aae0_0 .net "a", 0 0, L_0000017c43dfaeb0;  1 drivers
v0000017c4363ab80_0 .net "b", 0 0, L_0000017c43dfa5f0;  1 drivers
v0000017c43714190_0 .net "c", 0 0, L_0000017c43e307a0;  1 drivers
v0000017c43713ab0_0 .net "carry_1", 0 0, L_0000017c43e30b90;  1 drivers
v0000017c437153b0_0 .net "carry_2", 0 0, L_0000017c43e30340;  1 drivers
v0000017c437149b0_0 .net "cin", 0 0, L_0000017c43dfa690;  1 drivers
v0000017c43713790_0 .net "sum_1", 0 0, L_0000017c43e302d0;  1 drivers
S_0000017c436fcff0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fbd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e302d0 .functor XOR 1, L_0000017c43dfaeb0, L_0000017c43dfa5f0, C4<0>, C4<0>;
L_0000017c43e30b90 .functor AND 1, L_0000017c43dfaeb0, L_0000017c43dfa5f0, C4<1>, C4<1>;
v0000017c43639320_0 .net "S", 0 0, L_0000017c43e302d0;  alias, 1 drivers
v0000017c4363b300_0 .net "a", 0 0, L_0000017c43dfaeb0;  alias, 1 drivers
v0000017c43639280_0 .net "b", 0 0, L_0000017c43dfa5f0;  alias, 1 drivers
v0000017c43639500_0 .net "c", 0 0, L_0000017c43e30b90;  alias, 1 drivers
S_0000017c436fa8e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fbd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2fb60 .functor XOR 1, L_0000017c43e302d0, L_0000017c43dfa690, C4<0>, C4<0>;
L_0000017c43e30340 .functor AND 1, L_0000017c43e302d0, L_0000017c43dfa690, C4<1>, C4<1>;
v0000017c43639fa0_0 .net "S", 0 0, L_0000017c43e2fb60;  alias, 1 drivers
v0000017c43639b40_0 .net "a", 0 0, L_0000017c43e302d0;  alias, 1 drivers
v0000017c4363a400_0 .net "b", 0 0, L_0000017c43dfa690;  alias, 1 drivers
v0000017c4363a900_0 .net "c", 0 0, L_0000017c43e30340;  alias, 1 drivers
S_0000017c436faa70 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244e80 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43e31220 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfb630, C4<0>, C4<0>;
v0000017c43713dd0_0 .net *"_ivl_1", 0 0, L_0000017c43dfb630;  1 drivers
S_0000017c436f9c60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436faa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e30810 .functor OR 1, L_0000017c43e305e0, L_0000017c43e2fe70, C4<0>, C4<0>;
v0000017c43713b50_0 .net "S", 0 0, L_0000017c43e2fbd0;  1 drivers
v0000017c43714910_0 .net "a", 0 0, L_0000017c43dfbf90;  1 drivers
v0000017c43715270_0 .net "b", 0 0, L_0000017c43dfbdb0;  1 drivers
v0000017c43714550_0 .net "c", 0 0, L_0000017c43e30810;  1 drivers
v0000017c43714b90_0 .net "carry_1", 0 0, L_0000017c43e305e0;  1 drivers
v0000017c43713d30_0 .net "carry_2", 0 0, L_0000017c43e2fe70;  1 drivers
v0000017c43715450_0 .net "cin", 0 0, L_0000017c43dfc170;  1 drivers
v0000017c43715310_0 .net "sum_1", 0 0, L_0000017c43e30570;  1 drivers
S_0000017c436ff3e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436f9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30570 .functor XOR 1, L_0000017c43dfbf90, L_0000017c43dfbdb0, C4<0>, C4<0>;
L_0000017c43e305e0 .functor AND 1, L_0000017c43dfbf90, L_0000017c43dfbdb0, C4<1>, C4<1>;
v0000017c43713e70_0 .net "S", 0 0, L_0000017c43e30570;  alias, 1 drivers
v0000017c43714af0_0 .net "a", 0 0, L_0000017c43dfbf90;  alias, 1 drivers
v0000017c437145f0_0 .net "b", 0 0, L_0000017c43dfbdb0;  alias, 1 drivers
v0000017c437142d0_0 .net "c", 0 0, L_0000017c43e305e0;  alias, 1 drivers
S_0000017c436fc370 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436f9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2fbd0 .functor XOR 1, L_0000017c43e30570, L_0000017c43dfc170, C4<0>, C4<0>;
L_0000017c43e2fe70 .functor AND 1, L_0000017c43e30570, L_0000017c43dfc170, C4<1>, C4<1>;
v0000017c43715090_0 .net "S", 0 0, L_0000017c43e2fbd0;  alias, 1 drivers
v0000017c43713330_0 .net "a", 0 0, L_0000017c43e30570;  alias, 1 drivers
v0000017c43715590_0 .net "b", 0 0, L_0000017c43dfc170;  alias, 1 drivers
v0000017c437158b0_0 .net "c", 0 0, L_0000017c43e2fe70;  alias, 1 drivers
S_0000017c436fa750 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c436fe440;
 .timescale 0 0;
P_0000017c43244f00 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43e314c0 .functor XOR 1, L_0000017c43cf1db8, L_0000017c43dfa9b0, C4<0>, C4<0>;
v0000017c43714c30_0 .net *"_ivl_1", 0 0, L_0000017c43dfa9b0;  1 drivers
S_0000017c436feda0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fa750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e30d50 .functor OR 1, L_0000017c43e31290, L_0000017c43e30ea0, C4<0>, C4<0>;
v0000017c437140f0_0 .net "S", 0 0, L_0000017c43e2fe00;  1 drivers
v0000017c437154f0_0 .net "a", 0 0, L_0000017c43dfb770;  1 drivers
v0000017c43715770_0 .net "b", 0 0, L_0000017c43dfb9f0;  1 drivers
v0000017c43714cd0_0 .net "c", 0 0, L_0000017c43e30d50;  1 drivers
v0000017c43713830_0 .net "carry_1", 0 0, L_0000017c43e31290;  1 drivers
v0000017c43714230_0 .net "carry_2", 0 0, L_0000017c43e30ea0;  1 drivers
v0000017c43715130_0 .net "cin", 0 0, L_0000017c43dfaaf0;  1 drivers
v0000017c43714870_0 .net "sum_1", 0 0, L_0000017c43e2fd90;  1 drivers
S_0000017c436fcb40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436feda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2fd90 .functor XOR 1, L_0000017c43dfb770, L_0000017c43dfb9f0, C4<0>, C4<0>;
L_0000017c43e31290 .functor AND 1, L_0000017c43dfb770, L_0000017c43dfb9f0, C4<1>, C4<1>;
v0000017c43714f50_0 .net "S", 0 0, L_0000017c43e2fd90;  alias, 1 drivers
v0000017c43714e10_0 .net "a", 0 0, L_0000017c43dfb770;  alias, 1 drivers
v0000017c43714690_0 .net "b", 0 0, L_0000017c43dfb9f0;  alias, 1 drivers
v0000017c43713bf0_0 .net "c", 0 0, L_0000017c43e31290;  alias, 1 drivers
S_0000017c436fccd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436feda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2fe00 .functor XOR 1, L_0000017c43e2fd90, L_0000017c43dfaaf0, C4<0>, C4<0>;
L_0000017c43e30ea0 .functor AND 1, L_0000017c43e2fd90, L_0000017c43dfaaf0, C4<1>, C4<1>;
v0000017c43715630_0 .net "S", 0 0, L_0000017c43e2fe00;  alias, 1 drivers
v0000017c43714050_0 .net "a", 0 0, L_0000017c43e2fd90;  alias, 1 drivers
v0000017c437135b0_0 .net "b", 0 0, L_0000017c43dfaaf0;  alias, 1 drivers
v0000017c43714730_0 .net "c", 0 0, L_0000017c43e30ea0;  alias, 1 drivers
S_0000017c436ff700 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43244f40 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf1e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e31df0 .functor BUFZ 1, L_0000017c43cf1e00, C4<0>, C4<0>, C4<0>;
v0000017c4371ced0_0 .net "S", 8 0, L_0000017c43dfd390;  alias, 1 drivers
v0000017c4371ce30_0 .net *"_ivl_0", 0 0, L_0000017c43e2ffc0;  1 drivers
v0000017c4371c430_0 .net *"_ivl_10", 0 0, L_0000017c43e313e0;  1 drivers
v0000017c4371b710_0 .net *"_ivl_20", 0 0, L_0000017c43e32090;  1 drivers
v0000017c4371ccf0_0 .net *"_ivl_30", 0 0, L_0000017c43e33210;  1 drivers
v0000017c4371ae50_0 .net *"_ivl_40", 0 0, L_0000017c43e31990;  1 drivers
v0000017c4371c750_0 .net *"_ivl_50", 0 0, L_0000017c43e32020;  1 drivers
v0000017c4371b490_0 .net *"_ivl_60", 0 0, L_0000017c43e325d0;  1 drivers
v0000017c4371b7b0_0 .net *"_ivl_70", 0 0, L_0000017c43e329c0;  1 drivers
v0000017c4371c7f0_0 .net *"_ivl_80", 0 0, L_0000017c43e323a0;  1 drivers
v0000017c4371cbb0_0 .net *"_ivl_96", 0 0, L_0000017c43e31df0;  1 drivers
v0000017c4371b0d0_0 .net "a", 8 0, L_0000017c43dfa730;  alias, 1 drivers
v0000017c4371b350_0 .net "b", 8 0, o0000017c436a9748;  alias, 0 drivers
v0000017c4371d010_0 .net "b1", 8 0, L_0000017c43dfe6f0;  1 drivers
v0000017c4371d0b0_0 .net "c", 0 0, L_0000017c43dfe330;  alias, 1 drivers
v0000017c4371c610_0 .net "cin", 0 0, L_0000017c43cf1e00;  1 drivers
v0000017c4371b210_0 .net "co", 9 0, L_0000017c43dfebf0;  1 drivers
L_0000017c43dfbb30 .part o0000017c436a9748, 0, 1;
L_0000017c43dfc210 .part L_0000017c43dfa730, 0, 1;
L_0000017c43dfa870 .part L_0000017c43dfe6f0, 0, 1;
L_0000017c43dfaa50 .part L_0000017c43dfebf0, 0, 1;
L_0000017c43dfab90 .part o0000017c436a9748, 1, 1;
L_0000017c43dfeab0 .part L_0000017c43dfa730, 1, 1;
L_0000017c43dff2d0 .part L_0000017c43dfe6f0, 1, 1;
L_0000017c43dfd430 .part L_0000017c43dfebf0, 1, 1;
L_0000017c43dfd4d0 .part o0000017c436a9748, 2, 1;
L_0000017c43dfd570 .part L_0000017c43dfa730, 2, 1;
L_0000017c43dfd2f0 .part L_0000017c43dfe6f0, 2, 1;
L_0000017c43dfd750 .part L_0000017c43dfebf0, 2, 1;
L_0000017c43dfef10 .part o0000017c436a9748, 3, 1;
L_0000017c43dfe470 .part L_0000017c43dfa730, 3, 1;
L_0000017c43dfe5b0 .part L_0000017c43dfe6f0, 3, 1;
L_0000017c43dfdbb0 .part L_0000017c43dfebf0, 3, 1;
L_0000017c43dfe510 .part o0000017c436a9748, 4, 1;
L_0000017c43dfd610 .part L_0000017c43dfa730, 4, 1;
L_0000017c43dfed30 .part L_0000017c43dfe6f0, 4, 1;
L_0000017c43dfee70 .part L_0000017c43dfebf0, 4, 1;
L_0000017c43dff230 .part o0000017c436a9748, 5, 1;
L_0000017c43dfe1f0 .part L_0000017c43dfa730, 5, 1;
L_0000017c43dfd110 .part L_0000017c43dfe6f0, 5, 1;
L_0000017c43dfe650 .part L_0000017c43dfebf0, 5, 1;
L_0000017c43dfe290 .part o0000017c436a9748, 6, 1;
L_0000017c43dfcfd0 .part L_0000017c43dfa730, 6, 1;
L_0000017c43dfdf70 .part L_0000017c43dfe6f0, 6, 1;
L_0000017c43dfe150 .part L_0000017c43dfebf0, 6, 1;
L_0000017c43dfea10 .part o0000017c436a9748, 7, 1;
L_0000017c43dfd070 .part L_0000017c43dfa730, 7, 1;
L_0000017c43dfeb50 .part L_0000017c43dfe6f0, 7, 1;
L_0000017c43dfe0b0 .part L_0000017c43dfebf0, 7, 1;
LS_0000017c43dfe6f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2ffc0, L_0000017c43e313e0, L_0000017c43e32090, L_0000017c43e33210;
LS_0000017c43dfe6f0_0_4 .concat8 [ 1 1 1 1], L_0000017c43e31990, L_0000017c43e32020, L_0000017c43e325d0, L_0000017c43e329c0;
LS_0000017c43dfe6f0_0_8 .concat8 [ 1 0 0 0], L_0000017c43e323a0;
L_0000017c43dfe6f0 .concat8 [ 4 4 1 0], LS_0000017c43dfe6f0_0_0, LS_0000017c43dfe6f0_0_4, LS_0000017c43dfe6f0_0_8;
L_0000017c43dff0f0 .part o0000017c436a9748, 8, 1;
L_0000017c43dff370 .part L_0000017c43dfa730, 8, 1;
L_0000017c43dfd6b0 .part L_0000017c43dfe6f0, 8, 1;
L_0000017c43dfedd0 .part L_0000017c43dfebf0, 8, 1;
LS_0000017c43dfd390_0_0 .concat8 [ 1 1 1 1], L_0000017c43e30960, L_0000017c43e30f10, L_0000017c43e32c60, L_0000017c43e32330;
LS_0000017c43dfd390_0_4 .concat8 [ 1 1 1 1], L_0000017c43e32720, L_0000017c43e32b10, L_0000017c43e31ed0, L_0000017c43e32870;
LS_0000017c43dfd390_0_8 .concat8 [ 1 0 0 0], L_0000017c43e32800;
L_0000017c43dfd390 .concat8 [ 4 4 1 0], LS_0000017c43dfd390_0_0, LS_0000017c43dfd390_0_4, LS_0000017c43dfd390_0_8;
LS_0000017c43dfebf0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e31df0, L_0000017c43e315a0, L_0000017c43e316f0, L_0000017c43e331a0;
LS_0000017c43dfebf0_0_4 .concat8 [ 1 1 1 1], L_0000017c43e322c0, L_0000017c43e31bc0, L_0000017c43e31d80, L_0000017c43e32790;
LS_0000017c43dfebf0_0_8 .concat8 [ 1 1 0 0], L_0000017c43e33050, L_0000017c43e31840;
L_0000017c43dfebf0 .concat8 [ 4 4 2 0], LS_0000017c43dfebf0_0_0, LS_0000017c43dfebf0_0_4, LS_0000017c43dfebf0_0_8;
L_0000017c43dfe330 .part L_0000017c43dfebf0, 9, 1;
S_0000017c436fa430 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c43245000 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2ffc0 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dfbb30, C4<0>, C4<0>;
v0000017c437177f0_0 .net *"_ivl_1", 0 0, L_0000017c43dfbb30;  1 drivers
S_0000017c436fef30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fa430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e315a0 .functor OR 1, L_0000017c43e308f0, L_0000017c43e30e30, C4<0>, C4<0>;
v0000017c43716850_0 .net "S", 0 0, L_0000017c43e30960;  1 drivers
v0000017c437167b0_0 .net "a", 0 0, L_0000017c43dfc210;  1 drivers
v0000017c43716d50_0 .net "b", 0 0, L_0000017c43dfa870;  1 drivers
v0000017c43718010_0 .net "c", 0 0, L_0000017c43e315a0;  1 drivers
v0000017c43717ed0_0 .net "carry_1", 0 0, L_0000017c43e308f0;  1 drivers
v0000017c43715d10_0 .net "carry_2", 0 0, L_0000017c43e30e30;  1 drivers
v0000017c43717750_0 .net "cin", 0 0, L_0000017c43dfaa50;  1 drivers
v0000017c43717bb0_0 .net "sum_1", 0 0, L_0000017c43e30880;  1 drivers
S_0000017c436fce60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30880 .functor XOR 1, L_0000017c43dfc210, L_0000017c43dfa870, C4<0>, C4<0>;
L_0000017c43e308f0 .functor AND 1, L_0000017c43dfc210, L_0000017c43dfa870, C4<1>, C4<1>;
v0000017c43713290_0 .net "S", 0 0, L_0000017c43e30880;  alias, 1 drivers
v0000017c437133d0_0 .net "a", 0 0, L_0000017c43dfc210;  alias, 1 drivers
v0000017c43713650_0 .net "b", 0 0, L_0000017c43dfa870;  alias, 1 drivers
v0000017c437147d0_0 .net "c", 0 0, L_0000017c43e308f0;  alias, 1 drivers
S_0000017c436fb560 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30960 .functor XOR 1, L_0000017c43e30880, L_0000017c43dfaa50, C4<0>, C4<0>;
L_0000017c43e30e30 .functor AND 1, L_0000017c43e30880, L_0000017c43dfaa50, C4<1>, C4<1>;
v0000017c43713470_0 .net "S", 0 0, L_0000017c43e30960;  alias, 1 drivers
v0000017c43713510_0 .net "a", 0 0, L_0000017c43e30880;  alias, 1 drivers
v0000017c43713970_0 .net "b", 0 0, L_0000017c43dfaa50;  alias, 1 drivers
v0000017c43717430_0 .net "c", 0 0, L_0000017c43e30e30;  alias, 1 drivers
S_0000017c436f9490 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c432458c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e313e0 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dfab90, C4<0>, C4<0>;
v0000017c43716cb0_0 .net *"_ivl_1", 0 0, L_0000017c43dfab90;  1 drivers
S_0000017c436ff0c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e316f0 .functor OR 1, L_0000017c43e31680, L_0000017c43e30c00, C4<0>, C4<0>;
v0000017c43715db0_0 .net "S", 0 0, L_0000017c43e30f10;  1 drivers
v0000017c43716f30_0 .net "a", 0 0, L_0000017c43dfeab0;  1 drivers
v0000017c43717890_0 .net "b", 0 0, L_0000017c43dff2d0;  1 drivers
v0000017c43716990_0 .net "c", 0 0, L_0000017c43e316f0;  1 drivers
v0000017c43715a90_0 .net "carry_1", 0 0, L_0000017c43e31680;  1 drivers
v0000017c437180b0_0 .net "carry_2", 0 0, L_0000017c43e30c00;  1 drivers
v0000017c43716a30_0 .net "cin", 0 0, L_0000017c43dfd430;  1 drivers
v0000017c43715f90_0 .net "sum_1", 0 0, L_0000017c43e31450;  1 drivers
S_0000017c436faf20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436ff0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e31450 .functor XOR 1, L_0000017c43dfeab0, L_0000017c43dff2d0, C4<0>, C4<0>;
L_0000017c43e31680 .functor AND 1, L_0000017c43dfeab0, L_0000017c43dff2d0, C4<1>, C4<1>;
v0000017c437171b0_0 .net "S", 0 0, L_0000017c43e31450;  alias, 1 drivers
v0000017c43716030_0 .net "a", 0 0, L_0000017c43dfeab0;  alias, 1 drivers
v0000017c43717390_0 .net "b", 0 0, L_0000017c43dff2d0;  alias, 1 drivers
v0000017c43717250_0 .net "c", 0 0, L_0000017c43e31680;  alias, 1 drivers
S_0000017c436f9df0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436ff0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e30f10 .functor XOR 1, L_0000017c43e31450, L_0000017c43dfd430, C4<0>, C4<0>;
L_0000017c43e30c00 .functor AND 1, L_0000017c43e31450, L_0000017c43dfd430, C4<1>, C4<1>;
v0000017c43717f70_0 .net "S", 0 0, L_0000017c43e30f10;  alias, 1 drivers
v0000017c437174d0_0 .net "a", 0 0, L_0000017c43e31450;  alias, 1 drivers
v0000017c43716170_0 .net "b", 0 0, L_0000017c43dfd430;  alias, 1 drivers
v0000017c43716710_0 .net "c", 0 0, L_0000017c43e30c00;  alias, 1 drivers
S_0000017c436f9f80 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c43246180 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e32090 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dfd4d0, C4<0>, C4<0>;
v0000017c43715950_0 .net *"_ivl_1", 0 0, L_0000017c43dfd4d0;  1 drivers
S_0000017c436fd4a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436f9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e331a0 .functor OR 1, L_0000017c43e31b50, L_0000017c43e31ca0, C4<0>, C4<0>;
v0000017c43715e50_0 .net "S", 0 0, L_0000017c43e32c60;  1 drivers
v0000017c43716ad0_0 .net "a", 0 0, L_0000017c43dfd570;  1 drivers
v0000017c437160d0_0 .net "b", 0 0, L_0000017c43dfd2f0;  1 drivers
v0000017c43716350_0 .net "c", 0 0, L_0000017c43e331a0;  1 drivers
v0000017c43716fd0_0 .net "carry_1", 0 0, L_0000017c43e31b50;  1 drivers
v0000017c437172f0_0 .net "carry_2", 0 0, L_0000017c43e31ca0;  1 drivers
v0000017c43716df0_0 .net "cin", 0 0, L_0000017c43dfd750;  1 drivers
v0000017c43716e90_0 .net "sum_1", 0 0, L_0000017c43e32170;  1 drivers
S_0000017c436fa110 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32170 .functor XOR 1, L_0000017c43dfd570, L_0000017c43dfd2f0, C4<0>, C4<0>;
L_0000017c43e31b50 .functor AND 1, L_0000017c43dfd570, L_0000017c43dfd2f0, C4<1>, C4<1>;
v0000017c43717070_0 .net "S", 0 0, L_0000017c43e32170;  alias, 1 drivers
v0000017c437179d0_0 .net "a", 0 0, L_0000017c43dfd570;  alias, 1 drivers
v0000017c437168f0_0 .net "b", 0 0, L_0000017c43dfd2f0;  alias, 1 drivers
v0000017c43716670_0 .net "c", 0 0, L_0000017c43e31b50;  alias, 1 drivers
S_0000017c436fde00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32c60 .functor XOR 1, L_0000017c43e32170, L_0000017c43dfd750, C4<0>, C4<0>;
L_0000017c43e31ca0 .functor AND 1, L_0000017c43e32170, L_0000017c43dfd750, C4<1>, C4<1>;
v0000017c43717a70_0 .net "S", 0 0, L_0000017c43e32c60;  alias, 1 drivers
v0000017c43717570_0 .net "a", 0 0, L_0000017c43e32170;  alias, 1 drivers
v0000017c43716530_0 .net "b", 0 0, L_0000017c43dfd750;  alias, 1 drivers
v0000017c43717930_0 .net "c", 0 0, L_0000017c43e31ca0;  alias, 1 drivers
S_0000017c436fb0b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c432455c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e33210 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dfef10, C4<0>, C4<0>;
v0000017c43717d90_0 .net *"_ivl_1", 0 0, L_0000017c43dfef10;  1 drivers
S_0000017c436fd630 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fb0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e322c0 .functor OR 1, L_0000017c43e32480, L_0000017c43e32250, C4<0>, C4<0>;
v0000017c43715ef0_0 .net "S", 0 0, L_0000017c43e32330;  1 drivers
v0000017c43717610_0 .net "a", 0 0, L_0000017c43dfe470;  1 drivers
v0000017c43716c10_0 .net "b", 0 0, L_0000017c43dfe5b0;  1 drivers
v0000017c437165d0_0 .net "c", 0 0, L_0000017c43e322c0;  1 drivers
v0000017c43717cf0_0 .net "carry_1", 0 0, L_0000017c43e32480;  1 drivers
v0000017c437162b0_0 .net "carry_2", 0 0, L_0000017c43e32250;  1 drivers
v0000017c43715b30_0 .net "cin", 0 0, L_0000017c43dfdbb0;  1 drivers
v0000017c43715bd0_0 .net "sum_1", 0 0, L_0000017c43e32bf0;  1 drivers
S_0000017c436fb240 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fd630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32bf0 .functor XOR 1, L_0000017c43dfe470, L_0000017c43dfe5b0, C4<0>, C4<0>;
L_0000017c43e32480 .functor AND 1, L_0000017c43dfe470, L_0000017c43dfe5b0, C4<1>, C4<1>;
v0000017c43717b10_0 .net "S", 0 0, L_0000017c43e32bf0;  alias, 1 drivers
v0000017c43717110_0 .net "a", 0 0, L_0000017c43dfe470;  alias, 1 drivers
v0000017c437163f0_0 .net "b", 0 0, L_0000017c43dfe5b0;  alias, 1 drivers
v0000017c43717c50_0 .net "c", 0 0, L_0000017c43e32480;  alias, 1 drivers
S_0000017c436fd7c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fd630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32330 .functor XOR 1, L_0000017c43e32bf0, L_0000017c43dfdbb0, C4<0>, C4<0>;
L_0000017c43e32250 .functor AND 1, L_0000017c43e32bf0, L_0000017c43dfdbb0, C4<1>, C4<1>;
v0000017c437159f0_0 .net "S", 0 0, L_0000017c43e32330;  alias, 1 drivers
v0000017c43716210_0 .net "a", 0 0, L_0000017c43e32bf0;  alias, 1 drivers
v0000017c43716490_0 .net "b", 0 0, L_0000017c43dfdbb0;  alias, 1 drivers
v0000017c43716b70_0 .net "c", 0 0, L_0000017c43e32250;  alias, 1 drivers
S_0000017c436fb3d0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c43245e80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e31990 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dfe510, C4<0>, C4<0>;
v0000017c4371a3b0_0 .net *"_ivl_1", 0 0, L_0000017c43dfe510;  1 drivers
S_0000017c436fb6f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fb3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e31bc0 .functor OR 1, L_0000017c43e32100, L_0000017c43e32db0, C4<0>, C4<0>;
v0000017c43719c30_0 .net "S", 0 0, L_0000017c43e32720;  1 drivers
v0000017c437188d0_0 .net "a", 0 0, L_0000017c43dfd610;  1 drivers
v0000017c43718c90_0 .net "b", 0 0, L_0000017c43dfed30;  1 drivers
v0000017c43719af0_0 .net "c", 0 0, L_0000017c43e31bc0;  1 drivers
v0000017c43718650_0 .net "carry_1", 0 0, L_0000017c43e32100;  1 drivers
v0000017c43719ff0_0 .net "carry_2", 0 0, L_0000017c43e32db0;  1 drivers
v0000017c437183d0_0 .net "cin", 0 0, L_0000017c43dfee70;  1 drivers
v0000017c43719b90_0 .net "sum_1", 0 0, L_0000017c43e317d0;  1 drivers
S_0000017c436fb880 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fb6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e317d0 .functor XOR 1, L_0000017c43dfd610, L_0000017c43dfed30, C4<0>, C4<0>;
L_0000017c43e32100 .functor AND 1, L_0000017c43dfd610, L_0000017c43dfed30, C4<1>, C4<1>;
v0000017c437176b0_0 .net "S", 0 0, L_0000017c43e317d0;  alias, 1 drivers
v0000017c43717e30_0 .net "a", 0 0, L_0000017c43dfd610;  alias, 1 drivers
v0000017c43715c70_0 .net "b", 0 0, L_0000017c43dfed30;  alias, 1 drivers
v0000017c43719d70_0 .net "c", 0 0, L_0000017c43e32100;  alias, 1 drivers
S_0000017c436fd950 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fb6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32720 .functor XOR 1, L_0000017c43e317d0, L_0000017c43dfee70, C4<0>, C4<0>;
L_0000017c43e32db0 .functor AND 1, L_0000017c43e317d0, L_0000017c43dfee70, C4<1>, C4<1>;
v0000017c437190f0_0 .net "S", 0 0, L_0000017c43e32720;  alias, 1 drivers
v0000017c43719f50_0 .net "a", 0 0, L_0000017c43e317d0;  alias, 1 drivers
v0000017c43718970_0 .net "b", 0 0, L_0000017c43dfee70;  alias, 1 drivers
v0000017c4371a4f0_0 .net "c", 0 0, L_0000017c43e32db0;  alias, 1 drivers
S_0000017c436fba10 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c43245780 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43e32020 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dff230, C4<0>, C4<0>;
v0000017c43718bf0_0 .net *"_ivl_1", 0 0, L_0000017c43dff230;  1 drivers
S_0000017c436fbba0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436fba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e31d80 .functor OR 1, L_0000017c43e32560, L_0000017c43e33280, C4<0>, C4<0>;
v0000017c4371a630_0 .net "S", 0 0, L_0000017c43e32b10;  1 drivers
v0000017c4371a310_0 .net "a", 0 0, L_0000017c43dfe1f0;  1 drivers
v0000017c43718790_0 .net "b", 0 0, L_0000017c43dfd110;  1 drivers
v0000017c437186f0_0 .net "c", 0 0, L_0000017c43e31d80;  1 drivers
v0000017c4371a6d0_0 .net "carry_1", 0 0, L_0000017c43e32560;  1 drivers
v0000017c437194b0_0 .net "carry_2", 0 0, L_0000017c43e33280;  1 drivers
v0000017c43719a50_0 .net "cin", 0 0, L_0000017c43dfe650;  1 drivers
v0000017c4371a130_0 .net "sum_1", 0 0, L_0000017c43e321e0;  1 drivers
S_0000017c436fdae0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c436fbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e321e0 .functor XOR 1, L_0000017c43dfe1f0, L_0000017c43dfd110, C4<0>, C4<0>;
L_0000017c43e32560 .functor AND 1, L_0000017c43dfe1f0, L_0000017c43dfd110, C4<1>, C4<1>;
v0000017c4371a450_0 .net "S", 0 0, L_0000017c43e321e0;  alias, 1 drivers
v0000017c43719190_0 .net "a", 0 0, L_0000017c43dfe1f0;  alias, 1 drivers
v0000017c4371a590_0 .net "b", 0 0, L_0000017c43dfd110;  alias, 1 drivers
v0000017c4371a770_0 .net "c", 0 0, L_0000017c43e32560;  alias, 1 drivers
S_0000017c436fdc70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c436fbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32b10 .functor XOR 1, L_0000017c43e321e0, L_0000017c43dfe650, C4<0>, C4<0>;
L_0000017c43e33280 .functor AND 1, L_0000017c43e321e0, L_0000017c43dfe650, C4<1>, C4<1>;
v0000017c43719870_0 .net "S", 0 0, L_0000017c43e32b10;  alias, 1 drivers
v0000017c43718290_0 .net "a", 0 0, L_0000017c43e321e0;  alias, 1 drivers
v0000017c43719cd0_0 .net "b", 0 0, L_0000017c43dfe650;  alias, 1 drivers
v0000017c43719370_0 .net "c", 0 0, L_0000017c43e33280;  alias, 1 drivers
S_0000017c43703580 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c43246280 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43e325d0 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dfe290, C4<0>, C4<0>;
v0000017c43719eb0_0 .net *"_ivl_1", 0 0, L_0000017c43dfe290;  1 drivers
S_0000017c437054c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43703580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e32790 .functor OR 1, L_0000017c43e32a30, L_0000017c43e31c30, C4<0>, C4<0>;
v0000017c43718ab0_0 .net "S", 0 0, L_0000017c43e31ed0;  1 drivers
v0000017c43718330_0 .net "a", 0 0, L_0000017c43dfcfd0;  1 drivers
v0000017c43718470_0 .net "b", 0 0, L_0000017c43dfdf70;  1 drivers
v0000017c43719550_0 .net "c", 0 0, L_0000017c43e32790;  1 drivers
v0000017c43718150_0 .net "carry_1", 0 0, L_0000017c43e32a30;  1 drivers
v0000017c437185b0_0 .net "carry_2", 0 0, L_0000017c43e31c30;  1 drivers
v0000017c43718f10_0 .net "cin", 0 0, L_0000017c43dfe150;  1 drivers
v0000017c43718510_0 .net "sum_1", 0 0, L_0000017c43e31d10;  1 drivers
S_0000017c437049d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437054c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e31d10 .functor XOR 1, L_0000017c43dfcfd0, L_0000017c43dfdf70, C4<0>, C4<0>;
L_0000017c43e32a30 .functor AND 1, L_0000017c43dfcfd0, L_0000017c43dfdf70, C4<1>, C4<1>;
v0000017c43718d30_0 .net "S", 0 0, L_0000017c43e31d10;  alias, 1 drivers
v0000017c43719e10_0 .net "a", 0 0, L_0000017c43dfcfd0;  alias, 1 drivers
v0000017c43718e70_0 .net "b", 0 0, L_0000017c43dfdf70;  alias, 1 drivers
v0000017c43718a10_0 .net "c", 0 0, L_0000017c43e32a30;  alias, 1 drivers
S_0000017c437017d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437054c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e31ed0 .functor XOR 1, L_0000017c43e31d10, L_0000017c43dfe150, C4<0>, C4<0>;
L_0000017c43e31c30 .functor AND 1, L_0000017c43e31d10, L_0000017c43dfe150, C4<1>, C4<1>;
v0000017c4371a810_0 .net "S", 0 0, L_0000017c43e31ed0;  alias, 1 drivers
v0000017c43718830_0 .net "a", 0 0, L_0000017c43e31d10;  alias, 1 drivers
v0000017c43718b50_0 .net "b", 0 0, L_0000017c43dfe150;  alias, 1 drivers
v0000017c4371a8b0_0 .net "c", 0 0, L_0000017c43e31c30;  alias, 1 drivers
S_0000017c43704b60 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c43245a80 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43e329c0 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dfea10, C4<0>, C4<0>;
v0000017c4371b3f0_0 .net *"_ivl_1", 0 0, L_0000017c43dfea10;  1 drivers
S_0000017c437046b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43704b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e33050 .functor OR 1, L_0000017c43e33130, L_0000017c43e32950, C4<0>, C4<0>;
v0000017c43719410_0 .net "S", 0 0, L_0000017c43e32870;  1 drivers
v0000017c437195f0_0 .net "a", 0 0, L_0000017c43dfd070;  1 drivers
v0000017c43719690_0 .net "b", 0 0, L_0000017c43dfeb50;  1 drivers
v0000017c43719730_0 .net "c", 0 0, L_0000017c43e33050;  1 drivers
v0000017c437199b0_0 .net "carry_1", 0 0, L_0000017c43e33130;  1 drivers
v0000017c437197d0_0 .net "carry_2", 0 0, L_0000017c43e32950;  1 drivers
v0000017c4371a1d0_0 .net "cin", 0 0, L_0000017c43dfe0b0;  1 drivers
v0000017c4371a270_0 .net "sum_1", 0 0, L_0000017c43e332f0;  1 drivers
S_0000017c43704520 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437046b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e332f0 .functor XOR 1, L_0000017c43dfd070, L_0000017c43dfeb50, C4<0>, C4<0>;
L_0000017c43e33130 .functor AND 1, L_0000017c43dfd070, L_0000017c43dfeb50, C4<1>, C4<1>;
v0000017c43719230_0 .net "S", 0 0, L_0000017c43e332f0;  alias, 1 drivers
v0000017c43718dd0_0 .net "a", 0 0, L_0000017c43dfd070;  alias, 1 drivers
v0000017c43718fb0_0 .net "b", 0 0, L_0000017c43dfeb50;  alias, 1 drivers
v0000017c43719910_0 .net "c", 0 0, L_0000017c43e33130;  alias, 1 drivers
S_0000017c43705b00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437046b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32870 .functor XOR 1, L_0000017c43e332f0, L_0000017c43dfe0b0, C4<0>, C4<0>;
L_0000017c43e32950 .functor AND 1, L_0000017c43e332f0, L_0000017c43dfe0b0, C4<1>, C4<1>;
v0000017c4371a090_0 .net "S", 0 0, L_0000017c43e32870;  alias, 1 drivers
v0000017c437181f0_0 .net "a", 0 0, L_0000017c43e332f0;  alias, 1 drivers
v0000017c43719050_0 .net "b", 0 0, L_0000017c43dfe0b0;  alias, 1 drivers
v0000017c437192d0_0 .net "c", 0 0, L_0000017c43e32950;  alias, 1 drivers
S_0000017c436ffa20 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c436ff700;
 .timescale 0 0;
P_0000017c432457c0 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43e323a0 .functor XOR 1, L_0000017c43cf1e00, L_0000017c43dff0f0, C4<0>, C4<0>;
v0000017c4371ca70_0 .net *"_ivl_1", 0 0, L_0000017c43dff0f0;  1 drivers
S_0000017c43705330 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c436ffa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e31840 .functor OR 1, L_0000017c43e31760, L_0000017c43e32410, C4<0>, C4<0>;
v0000017c4371cb10_0 .net "S", 0 0, L_0000017c43e32800;  1 drivers
v0000017c4371af90_0 .net "a", 0 0, L_0000017c43dff370;  1 drivers
v0000017c4371aef0_0 .net "b", 0 0, L_0000017c43dfd6b0;  1 drivers
v0000017c4371c890_0 .net "c", 0 0, L_0000017c43e31840;  1 drivers
v0000017c4371bcb0_0 .net "carry_1", 0 0, L_0000017c43e31760;  1 drivers
v0000017c4371b030_0 .net "carry_2", 0 0, L_0000017c43e32410;  1 drivers
v0000017c4371cd90_0 .net "cin", 0 0, L_0000017c43dfedd0;  1 drivers
v0000017c4371c9d0_0 .net "sum_1", 0 0, L_0000017c43e32cd0;  1 drivers
S_0000017c43702770 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43705330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32cd0 .functor XOR 1, L_0000017c43dff370, L_0000017c43dfd6b0, C4<0>, C4<0>;
L_0000017c43e31760 .functor AND 1, L_0000017c43dff370, L_0000017c43dfd6b0, C4<1>, C4<1>;
v0000017c4371b8f0_0 .net "S", 0 0, L_0000017c43e32cd0;  alias, 1 drivers
v0000017c4371cc50_0 .net "a", 0 0, L_0000017c43dff370;  alias, 1 drivers
v0000017c4371cf70_0 .net "b", 0 0, L_0000017c43dfd6b0;  alias, 1 drivers
v0000017c4371c4d0_0 .net "c", 0 0, L_0000017c43e31760;  alias, 1 drivers
S_0000017c43704840 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43705330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32800 .functor XOR 1, L_0000017c43e32cd0, L_0000017c43dfedd0, C4<0>, C4<0>;
L_0000017c43e32410 .functor AND 1, L_0000017c43e32cd0, L_0000017c43dfedd0, C4<1>, C4<1>;
v0000017c4371aa90_0 .net "S", 0 0, L_0000017c43e32800;  alias, 1 drivers
v0000017c4371c570_0 .net "a", 0 0, L_0000017c43e32cd0;  alias, 1 drivers
v0000017c4371bb70_0 .net "b", 0 0, L_0000017c43dfedd0;  alias, 1 drivers
v0000017c4371ab30_0 .net "c", 0 0, L_0000017c43e32410;  alias, 1 drivers
S_0000017c43704cf0 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c4372bc50_0 .net "F1", 4 0, L_0000017c43dee750;  1 drivers
v0000017c43729ef0_0 .net "F2", 4 0, L_0000017c43def0b0;  1 drivers
o0000017c436ae1e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c4372a990_0 .net "F3", 4 0, o0000017c436ae1e8;  0 drivers
v0000017c4372bcf0_0 .net "X", 2 0, L_0000017c43ded710;  alias, 1 drivers
v0000017c4372acb0_0 .net "Xl", 0 0, L_0000017c43decc70;  1 drivers
o0000017c436ae608 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43729f90_0 .net "Xm", 0 0, o0000017c436ae608;  0 drivers
v0000017c4372ad50_0 .net "Xm1", 0 0, L_0000017c43db6060;  1 drivers
v0000017c4372bd90_0 .net "Xms", 2 0, L_0000017c43dee430;  1 drivers
v0000017c4372adf0_0 .net "Xr", 0 0, L_0000017c43decbd0;  1 drivers
v0000017c4372bf70_0 .net "Y", 2 0, L_0000017c43deca90;  alias, 1 drivers
v0000017c4372ae90_0 .net "Yl", 0 0, L_0000017c43decdb0;  1 drivers
o0000017c436ae638 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c4372af30_0 .net "Ym", 0 0, o0000017c436ae638;  0 drivers
v0000017c4372afd0_0 .net "Ym1", 0 0, L_0000017c43db6920;  1 drivers
v0000017c4372b070_0 .net "Yr", 0 0, L_0000017c43decd10;  1 drivers
v0000017c4372b2f0_0 .net "Z", 4 0, L_0000017c43df2490;  alias, 1 drivers
v0000017c4372dd70_0 .net "Z1", 2 0, L_0000017c43ded350;  1 drivers
v0000017c4372df50_0 .net "Z2", 2 0, L_0000017c43ded3f0;  1 drivers
v0000017c4372c150_0 .net "Z3", 2 0, L_0000017c43df0230;  1 drivers
v0000017c4372c8d0_0 .net "ZF", 4 0, L_0000017c43dee070;  1 drivers
v0000017c4372d9b0_0 .net "bin", 0 0, L_0000017c43deff10;  1 drivers
v0000017c4372e130_0 .net "cout1", 0 0, L_0000017c43ded030;  1 drivers
v0000017c4372c970_0 .net "cout2", 0 0, L_0000017c43ded2b0;  1 drivers
v0000017c4372d5f0_0 .net "cout3", 0 0, L_0000017c43defe70;  1 drivers
v0000017c4372c510_0 .net "cout4", 0 0, L_0000017c43dee250;  1 drivers
v0000017c4372c650_0 .net "cout5", 0 0, L_0000017c43df2a30;  1 drivers
v0000017c4372c5b0_0 .net "sub_ans", 2 0, L_0000017c43deecf0;  1 drivers
L_0000017c43decbd0 .part L_0000017c43ded710, 1, 1;
L_0000017c43decc70 .part L_0000017c43ded710, 0, 1;
L_0000017c43decd10 .part L_0000017c43deca90, 1, 1;
L_0000017c43decdb0 .part L_0000017c43deca90, 0, 1;
S_0000017c43700380 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245800 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf0e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db73a0 .functor BUFZ 1, L_0000017c43cf0e88, C4<0>, C4<0>, C4<0>;
v0000017c4371adb0_0 .net "S", 0 0, L_0000017c43db6060;  alias, 1 drivers
v0000017c4371b530_0 .net *"_ivl_7", 0 0, L_0000017c43db73a0;  1 drivers
v0000017c4371b5d0_0 .net "a", 0 0, L_0000017c43decbd0;  alias, 1 drivers
v0000017c4371b670_0 .net "b", 0 0, L_0000017c43decc70;  alias, 1 drivers
v0000017c4371b990_0 .net "b1", 0 0, L_0000017c43db74f0;  1 drivers
v0000017c4371c250_0 .net "c", 0 0, L_0000017c43ded030;  alias, 1 drivers
v0000017c4371bad0_0 .net "cin", 0 0, L_0000017c43cf0e88;  1 drivers
v0000017c4371bc10_0 .net "co", 1 0, L_0000017c43decf90;  1 drivers
L_0000017c43dece50 .part L_0000017c43decf90, 0, 1;
L_0000017c43decf90 .concat8 [ 1 1 0 0], L_0000017c43db73a0, L_0000017c43db6610;
L_0000017c43ded030 .part L_0000017c43decf90, 1, 1;
S_0000017c43704200 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43700380;
 .timescale 0 0;
P_0000017c43245700 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db74f0 .functor XOR 1, L_0000017c43cf0e88, L_0000017c43decc70, C4<0>, C4<0>;
S_0000017c43703d50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43704200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db6610 .functor OR 1, L_0000017c43db6f40, L_0000017c43db5f80, C4<0>, C4<0>;
v0000017c4371b850_0 .net "S", 0 0, L_0000017c43db6060;  alias, 1 drivers
v0000017c4371bdf0_0 .net "a", 0 0, L_0000017c43decbd0;  alias, 1 drivers
v0000017c4371abd0_0 .net "b", 0 0, L_0000017c43db74f0;  alias, 1 drivers
v0000017c4371ac70_0 .net "c", 0 0, L_0000017c43db6610;  1 drivers
v0000017c4371ad10_0 .net "carry_1", 0 0, L_0000017c43db6f40;  1 drivers
v0000017c4371c1b0_0 .net "carry_2", 0 0, L_0000017c43db5f80;  1 drivers
v0000017c4371bf30_0 .net "cin", 0 0, L_0000017c43dece50;  1 drivers
v0000017c4371be90_0 .net "sum_1", 0 0, L_0000017c43db7100;  1 drivers
S_0000017c437014b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43703d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7100 .functor XOR 1, L_0000017c43decbd0, L_0000017c43db74f0, C4<0>, C4<0>;
L_0000017c43db6f40 .functor AND 1, L_0000017c43decbd0, L_0000017c43db74f0, C4<1>, C4<1>;
v0000017c4371a950_0 .net "S", 0 0, L_0000017c43db7100;  alias, 1 drivers
v0000017c4371b170_0 .net "a", 0 0, L_0000017c43decbd0;  alias, 1 drivers
v0000017c4371ba30_0 .net "b", 0 0, L_0000017c43db74f0;  alias, 1 drivers
v0000017c4371b2b0_0 .net "c", 0 0, L_0000017c43db6f40;  alias, 1 drivers
S_0000017c436ffed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43703d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db6060 .functor XOR 1, L_0000017c43db7100, L_0000017c43dece50, C4<0>, C4<0>;
L_0000017c43db5f80 .functor AND 1, L_0000017c43db7100, L_0000017c43dece50, C4<1>, C4<1>;
v0000017c4371bd50_0 .net "S", 0 0, L_0000017c43db6060;  alias, 1 drivers
v0000017c4371c930_0 .net "a", 0 0, L_0000017c43db7100;  alias, 1 drivers
v0000017c4371c6b0_0 .net "b", 0 0, L_0000017c43dece50;  alias, 1 drivers
v0000017c4371a9f0_0 .net "c", 0 0, L_0000017c43db5f80;  alias, 1 drivers
S_0000017c436ffd40 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432454c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf0ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db67d0 .functor BUFZ 1, L_0000017c43cf0ed0, C4<0>, C4<0>, C4<0>;
v0000017c4371f3b0_0 .net "S", 0 0, L_0000017c43db6920;  alias, 1 drivers
v0000017c4371dbf0_0 .net *"_ivl_7", 0 0, L_0000017c43db67d0;  1 drivers
v0000017c4371ef50_0 .net "a", 0 0, L_0000017c43decd10;  alias, 1 drivers
v0000017c4371d150_0 .net "b", 0 0, L_0000017c43decdb0;  alias, 1 drivers
v0000017c4371d8d0_0 .net "b1", 0 0, L_0000017c43db7090;  1 drivers
v0000017c4371f770_0 .net "c", 0 0, L_0000017c43ded2b0;  alias, 1 drivers
v0000017c4371d1f0_0 .net "cin", 0 0, L_0000017c43cf0ed0;  1 drivers
v0000017c4371d790_0 .net "co", 1 0, L_0000017c43ded210;  1 drivers
L_0000017c43ded170 .part L_0000017c43ded210, 0, 1;
L_0000017c43ded210 .concat8 [ 1 1 0 0], L_0000017c43db67d0, L_0000017c43db6e60;
L_0000017c43ded2b0 .part L_0000017c43ded210, 1, 1;
S_0000017c43700e70 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c436ffd40;
 .timescale 0 0;
P_0000017c43245900 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db7090 .functor XOR 1, L_0000017c43cf0ed0, L_0000017c43decdb0, C4<0>, C4<0>;
S_0000017c437006a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43700e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db6e60 .functor OR 1, L_0000017c43db60d0, L_0000017c43db6300, C4<0>, C4<0>;
v0000017c4371dd30_0 .net "S", 0 0, L_0000017c43db6920;  alias, 1 drivers
v0000017c4371f6d0_0 .net "a", 0 0, L_0000017c43decd10;  alias, 1 drivers
v0000017c4371e0f0_0 .net "b", 0 0, L_0000017c43db7090;  alias, 1 drivers
v0000017c4371d510_0 .net "c", 0 0, L_0000017c43db6e60;  1 drivers
v0000017c4371dfb0_0 .net "carry_1", 0 0, L_0000017c43db60d0;  1 drivers
v0000017c4371e550_0 .net "carry_2", 0 0, L_0000017c43db6300;  1 drivers
v0000017c4371d830_0 .net "cin", 0 0, L_0000017c43ded170;  1 drivers
v0000017c4371f590_0 .net "sum_1", 0 0, L_0000017c43db6b50;  1 drivers
S_0000017c43702450 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db6b50 .functor XOR 1, L_0000017c43decd10, L_0000017c43db7090, C4<0>, C4<0>;
L_0000017c43db60d0 .functor AND 1, L_0000017c43decd10, L_0000017c43db7090, C4<1>, C4<1>;
v0000017c4371bfd0_0 .net "S", 0 0, L_0000017c43db6b50;  alias, 1 drivers
v0000017c4371c070_0 .net "a", 0 0, L_0000017c43decd10;  alias, 1 drivers
v0000017c4371c110_0 .net "b", 0 0, L_0000017c43db7090;  alias, 1 drivers
v0000017c4371c2f0_0 .net "c", 0 0, L_0000017c43db60d0;  alias, 1 drivers
S_0000017c436ff890 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db6920 .functor XOR 1, L_0000017c43db6b50, L_0000017c43ded170, C4<0>, C4<0>;
L_0000017c43db6300 .functor AND 1, L_0000017c43db6b50, L_0000017c43ded170, C4<1>, C4<1>;
v0000017c4371c390_0 .net "S", 0 0, L_0000017c43db6920;  alias, 1 drivers
v0000017c4371de70_0 .net "a", 0 0, L_0000017c43db6b50;  alias, 1 drivers
v0000017c4371d3d0_0 .net "b", 0 0, L_0000017c43ded170;  alias, 1 drivers
v0000017c4371e5f0_0 .net "c", 0 0, L_0000017c43db6300;  alias, 1 drivers
S_0000017c43701e10 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245540 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf10c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db5ab0 .functor BUFZ 1, L_0000017c43cf10c8, C4<0>, C4<0>, C4<0>;
v0000017c43720490_0 .net "S", 2 0, L_0000017c43dee430;  alias, 1 drivers
v0000017c4371fa90_0 .net *"_ivl_0", 0 0, L_0000017c43db75d0;  1 drivers
v0000017c43720f30_0 .net *"_ivl_10", 0 0, L_0000017c43db6530;  1 drivers
v0000017c437205d0_0 .net *"_ivl_20", 0 0, L_0000017c43db64c0;  1 drivers
v0000017c437219d0_0 .net *"_ivl_36", 0 0, L_0000017c43db5ab0;  1 drivers
v0000017c43721ed0_0 .net "a", 2 0, L_0000017c43ded350;  alias, 1 drivers
v0000017c43720990_0 .net "b", 2 0, L_0000017c43ded3f0;  alias, 1 drivers
v0000017c43721f70_0 .net "b1", 2 0, L_0000017c43defdd0;  1 drivers
v0000017c43721d90_0 .net "c", 0 0, L_0000017c43defe70;  alias, 1 drivers
v0000017c43720cb0_0 .net "cin", 0 0, L_0000017c43cf10c8;  1 drivers
v0000017c43721250_0 .net "co", 3 0, L_0000017c43defbf0;  1 drivers
L_0000017c43def470 .part L_0000017c43ded3f0, 0, 1;
L_0000017c43def150 .part L_0000017c43ded350, 0, 1;
L_0000017c43defc90 .part L_0000017c43defdd0, 0, 1;
L_0000017c43df0050 .part L_0000017c43defbf0, 0, 1;
L_0000017c43df0370 .part L_0000017c43ded3f0, 1, 1;
L_0000017c43def650 .part L_0000017c43ded350, 1, 1;
L_0000017c43def1f0 .part L_0000017c43defdd0, 1, 1;
L_0000017c43defb50 .part L_0000017c43defbf0, 1, 1;
L_0000017c43defdd0 .concat8 [ 1 1 1 0], L_0000017c43db75d0, L_0000017c43db6530, L_0000017c43db64c0;
L_0000017c43def790 .part L_0000017c43ded3f0, 2, 1;
L_0000017c43dee390 .part L_0000017c43ded350, 2, 1;
L_0000017c43dee1b0 .part L_0000017c43defdd0, 2, 1;
L_0000017c43deffb0 .part L_0000017c43defbf0, 2, 1;
L_0000017c43dee430 .concat8 [ 1 1 1 0], L_0000017c43db7560, L_0000017c43db71e0, L_0000017c43db6a00;
L_0000017c43defbf0 .concat8 [ 1 1 1 1], L_0000017c43db5ab0, L_0000017c43db6450, L_0000017c43db6680, L_0000017c43db5a40;
L_0000017c43defe70 .part L_0000017c43defbf0, 3, 1;
S_0000017c43701c80 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43701e10;
 .timescale 0 0;
P_0000017c432459c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db75d0 .functor XOR 1, L_0000017c43cf10c8, L_0000017c43def470, C4<0>, C4<0>;
v0000017c4371db50_0 .net *"_ivl_1", 0 0, L_0000017c43def470;  1 drivers
S_0000017c437009c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43701c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db6450 .functor OR 1, L_0000017c43db7250, L_0000017c43db63e0, C4<0>, C4<0>;
v0000017c4371d970_0 .net "S", 0 0, L_0000017c43db7560;  1 drivers
v0000017c4371e730_0 .net "a", 0 0, L_0000017c43def150;  1 drivers
v0000017c4371e370_0 .net "b", 0 0, L_0000017c43defc90;  1 drivers
v0000017c4371df10_0 .net "c", 0 0, L_0000017c43db6450;  1 drivers
v0000017c4371eff0_0 .net "carry_1", 0 0, L_0000017c43db7250;  1 drivers
v0000017c4371da10_0 .net "carry_2", 0 0, L_0000017c43db63e0;  1 drivers
v0000017c4371f810_0 .net "cin", 0 0, L_0000017c43df0050;  1 drivers
v0000017c4371dab0_0 .net "sum_1", 0 0, L_0000017c43db6370;  1 drivers
S_0000017c43703ee0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437009c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db6370 .functor XOR 1, L_0000017c43def150, L_0000017c43defc90, C4<0>, C4<0>;
L_0000017c43db7250 .functor AND 1, L_0000017c43def150, L_0000017c43defc90, C4<1>, C4<1>;
v0000017c4371e230_0 .net "S", 0 0, L_0000017c43db6370;  alias, 1 drivers
v0000017c4371dc90_0 .net "a", 0 0, L_0000017c43def150;  alias, 1 drivers
v0000017c4371f130_0 .net "b", 0 0, L_0000017c43defc90;  alias, 1 drivers
v0000017c4371f090_0 .net "c", 0 0, L_0000017c43db7250;  alias, 1 drivers
S_0000017c436ffbb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437009c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7560 .functor XOR 1, L_0000017c43db6370, L_0000017c43df0050, C4<0>, C4<0>;
L_0000017c43db63e0 .functor AND 1, L_0000017c43db6370, L_0000017c43df0050, C4<1>, C4<1>;
v0000017c4371ddd0_0 .net "S", 0 0, L_0000017c43db7560;  alias, 1 drivers
v0000017c4371e2d0_0 .net "a", 0 0, L_0000017c43db6370;  alias, 1 drivers
v0000017c4371f270_0 .net "b", 0 0, L_0000017c43df0050;  alias, 1 drivers
v0000017c4371e910_0 .net "c", 0 0, L_0000017c43db63e0;  alias, 1 drivers
S_0000017c43701640 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43701e10;
 .timescale 0 0;
P_0000017c43245940 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db6530 .functor XOR 1, L_0000017c43cf10c8, L_0000017c43df0370, C4<0>, C4<0>;
v0000017c4371e870_0 .net *"_ivl_1", 0 0, L_0000017c43df0370;  1 drivers
S_0000017c43704390 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43701640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db6680 .functor OR 1, L_0000017c43db6d80, L_0000017c43db6840, C4<0>, C4<0>;
v0000017c4371d330_0 .net "S", 0 0, L_0000017c43db71e0;  1 drivers
v0000017c4371f630_0 .net "a", 0 0, L_0000017c43def650;  1 drivers
v0000017c4371f8b0_0 .net "b", 0 0, L_0000017c43def1f0;  1 drivers
v0000017c4371d290_0 .net "c", 0 0, L_0000017c43db6680;  1 drivers
v0000017c4371f4f0_0 .net "carry_1", 0 0, L_0000017c43db6d80;  1 drivers
v0000017c4371e7d0_0 .net "carry_2", 0 0, L_0000017c43db6840;  1 drivers
v0000017c4371e9b0_0 .net "cin", 0 0, L_0000017c43defb50;  1 drivers
v0000017c4371ea50_0 .net "sum_1", 0 0, L_0000017c43db65a0;  1 drivers
S_0000017c43701960 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43704390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db65a0 .functor XOR 1, L_0000017c43def650, L_0000017c43def1f0, C4<0>, C4<0>;
L_0000017c43db6d80 .functor AND 1, L_0000017c43def650, L_0000017c43def1f0, C4<1>, C4<1>;
v0000017c4371f1d0_0 .net "S", 0 0, L_0000017c43db65a0;  alias, 1 drivers
v0000017c4371f450_0 .net "a", 0 0, L_0000017c43def650;  alias, 1 drivers
v0000017c4371e050_0 .net "b", 0 0, L_0000017c43def1f0;  alias, 1 drivers
v0000017c4371e190_0 .net "c", 0 0, L_0000017c43db6d80;  alias, 1 drivers
S_0000017c43702900 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43704390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db71e0 .functor XOR 1, L_0000017c43db65a0, L_0000017c43defb50, C4<0>, C4<0>;
L_0000017c43db6840 .functor AND 1, L_0000017c43db65a0, L_0000017c43defb50, C4<1>, C4<1>;
v0000017c4371e410_0 .net "S", 0 0, L_0000017c43db71e0;  alias, 1 drivers
v0000017c4371e4b0_0 .net "a", 0 0, L_0000017c43db65a0;  alias, 1 drivers
v0000017c4371f310_0 .net "b", 0 0, L_0000017c43defb50;  alias, 1 drivers
v0000017c4371e690_0 .net "c", 0 0, L_0000017c43db6840;  alias, 1 drivers
S_0000017c43705650 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43701e10;
 .timescale 0 0;
P_0000017c432456c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db64c0 .functor XOR 1, L_0000017c43cf10c8, L_0000017c43def790, C4<0>, C4<0>;
v0000017c43721a70_0 .net *"_ivl_1", 0 0, L_0000017c43def790;  1 drivers
S_0000017c43701fa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43705650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db5a40 .functor OR 1, L_0000017c43db6bc0, L_0000017c43db6a70, C4<0>, C4<0>;
v0000017c4371eeb0_0 .net "S", 0 0, L_0000017c43db6a00;  1 drivers
v0000017c4371d650_0 .net "a", 0 0, L_0000017c43dee390;  1 drivers
v0000017c4371d6f0_0 .net "b", 0 0, L_0000017c43dee1b0;  1 drivers
v0000017c437207b0_0 .net "c", 0 0, L_0000017c43db5a40;  1 drivers
v0000017c43720350_0 .net "carry_1", 0 0, L_0000017c43db6bc0;  1 drivers
v0000017c437217f0_0 .net "carry_2", 0 0, L_0000017c43db6a70;  1 drivers
v0000017c43721c50_0 .net "cin", 0 0, L_0000017c43deffb0;  1 drivers
v0000017c437212f0_0 .net "sum_1", 0 0, L_0000017c43db66f0;  1 drivers
S_0000017c43700b50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43701fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db66f0 .functor XOR 1, L_0000017c43dee390, L_0000017c43dee1b0, C4<0>, C4<0>;
L_0000017c43db6bc0 .functor AND 1, L_0000017c43dee390, L_0000017c43dee1b0, C4<1>, C4<1>;
v0000017c4371eaf0_0 .net "S", 0 0, L_0000017c43db66f0;  alias, 1 drivers
v0000017c4371d470_0 .net "a", 0 0, L_0000017c43dee390;  alias, 1 drivers
v0000017c4371eb90_0 .net "b", 0 0, L_0000017c43dee1b0;  alias, 1 drivers
v0000017c4371ec30_0 .net "c", 0 0, L_0000017c43db6bc0;  alias, 1 drivers
S_0000017c43704070 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43701fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db6a00 .functor XOR 1, L_0000017c43db66f0, L_0000017c43deffb0, C4<0>, C4<0>;
L_0000017c43db6a70 .functor AND 1, L_0000017c43db66f0, L_0000017c43deffb0, C4<1>, C4<1>;
v0000017c4371ecd0_0 .net "S", 0 0, L_0000017c43db6a00;  alias, 1 drivers
v0000017c4371d5b0_0 .net "a", 0 0, L_0000017c43db66f0;  alias, 1 drivers
v0000017c4371ed70_0 .net "b", 0 0, L_0000017c43deffb0;  alias, 1 drivers
v0000017c4371ee10_0 .net "c", 0 0, L_0000017c43db6a70;  alias, 1 drivers
S_0000017c43702130 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245380 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf1278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db9010 .functor BUFZ 1, L_0000017c43cf1278, C4<0>, C4<0>, C4<0>;
v0000017c437230f0_0 .net "S", 4 0, L_0000017c43dee070;  alias, 1 drivers
v0000017c43724090_0 .net *"_ivl_0", 0 0, L_0000017c43db7b80;  1 drivers
v0000017c437248b0_0 .net *"_ivl_10", 0 0, L_0000017c43db7640;  1 drivers
v0000017c43722510_0 .net *"_ivl_20", 0 0, L_0000017c43db7f70;  1 drivers
v0000017c43724630_0 .net *"_ivl_30", 0 0, L_0000017c43db8d70;  1 drivers
v0000017c43723190_0 .net *"_ivl_40", 0 0, L_0000017c43db89f0;  1 drivers
v0000017c43724130_0 .net *"_ivl_56", 0 0, L_0000017c43db9010;  1 drivers
v0000017c437241d0_0 .net "a", 4 0, L_0000017c43dee750;  alias, 1 drivers
v0000017c43723370_0 .net "b", 4 0, L_0000017c43def0b0;  alias, 1 drivers
v0000017c43723230_0 .net "b1", 4 0, L_0000017c43deeed0;  1 drivers
v0000017c43722150_0 .net "c", 0 0, L_0000017c43dee250;  alias, 1 drivers
v0000017c43723410_0 .net "cin", 0 0, L_0000017c43cf1278;  1 drivers
v0000017c437235f0_0 .net "co", 5 0, L_0000017c43deef70;  1 drivers
L_0000017c43def510 .part L_0000017c43def0b0, 0, 1;
L_0000017c43def6f0 .part L_0000017c43dee750, 0, 1;
L_0000017c43deea70 .part L_0000017c43deeed0, 0, 1;
L_0000017c43def5b0 .part L_0000017c43deef70, 0, 1;
L_0000017c43dee570 .part L_0000017c43def0b0, 1, 1;
L_0000017c43df0190 .part L_0000017c43dee750, 1, 1;
L_0000017c43dee610 .part L_0000017c43deeed0, 1, 1;
L_0000017c43dee7f0 .part L_0000017c43deef70, 1, 1;
L_0000017c43dee890 .part L_0000017c43def0b0, 2, 1;
L_0000017c43deddf0 .part L_0000017c43dee750, 2, 1;
L_0000017c43deee30 .part L_0000017c43deeed0, 2, 1;
L_0000017c43dee9d0 .part L_0000017c43deef70, 2, 1;
L_0000017c43def970 .part L_0000017c43def0b0, 3, 1;
L_0000017c43dede90 .part L_0000017c43dee750, 3, 1;
L_0000017c43df02d0 .part L_0000017c43deeed0, 3, 1;
L_0000017c43df0410 .part L_0000017c43deef70, 3, 1;
LS_0000017c43deeed0_0_0 .concat8 [ 1 1 1 1], L_0000017c43db7b80, L_0000017c43db7640, L_0000017c43db7f70, L_0000017c43db8d70;
LS_0000017c43deeed0_0_4 .concat8 [ 1 0 0 0], L_0000017c43db89f0;
L_0000017c43deeed0 .concat8 [ 4 1 0 0], LS_0000017c43deeed0_0_0, LS_0000017c43deeed0_0_4;
L_0000017c43deeb10 .part L_0000017c43def0b0, 4, 1;
L_0000017c43df04b0 .part L_0000017c43dee750, 4, 1;
L_0000017c43dedfd0 .part L_0000017c43deeed0, 4, 1;
L_0000017c43dedf30 .part L_0000017c43deef70, 4, 1;
LS_0000017c43dee070_0_0 .concat8 [ 1 1 1 1], L_0000017c43db9160, L_0000017c43db86e0, L_0000017c43db8050, L_0000017c43db8c20;
LS_0000017c43dee070_0_4 .concat8 [ 1 0 0 0], L_0000017c43db81a0;
L_0000017c43dee070 .concat8 [ 4 1 0 0], LS_0000017c43dee070_0_0, LS_0000017c43dee070_0_4;
LS_0000017c43deef70_0_0 .concat8 [ 1 1 1 1], L_0000017c43db9010, L_0000017c43db8440, L_0000017c43db8e50, L_0000017c43db8910;
LS_0000017c43deef70_0_4 .concat8 [ 1 1 0 0], L_0000017c43db80c0, L_0000017c43db8fa0;
L_0000017c43deef70 .concat8 [ 4 2 0 0], LS_0000017c43deef70_0_0, LS_0000017c43deef70_0_4;
L_0000017c43dee250 .part L_0000017c43deef70, 5, 1;
S_0000017c437057e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43702130;
 .timescale 0 0;
P_0000017c43246240 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db7b80 .functor XOR 1, L_0000017c43cf1278, L_0000017c43def510, C4<0>, C4<0>;
v0000017c43720a30_0 .net *"_ivl_1", 0 0, L_0000017c43def510;  1 drivers
S_0000017c43703bc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db8440 .functor OR 1, L_0000017c43db8f30, L_0000017c43db88a0, C4<0>, C4<0>;
v0000017c437203f0_0 .net "S", 0 0, L_0000017c43db9160;  1 drivers
v0000017c43721070_0 .net "a", 0 0, L_0000017c43def6f0;  1 drivers
v0000017c43721b10_0 .net "b", 0 0, L_0000017c43deea70;  1 drivers
v0000017c437208f0_0 .net "c", 0 0, L_0000017c43db8440;  1 drivers
v0000017c43721930_0 .net "carry_1", 0 0, L_0000017c43db8f30;  1 drivers
v0000017c4371fb30_0 .net "carry_2", 0 0, L_0000017c43db88a0;  1 drivers
v0000017c4371ff90_0 .net "cin", 0 0, L_0000017c43def5b0;  1 drivers
v0000017c4371f9f0_0 .net "sum_1", 0 0, L_0000017c43db8bb0;  1 drivers
S_0000017c43701af0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43703bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8bb0 .functor XOR 1, L_0000017c43def6f0, L_0000017c43deea70, C4<0>, C4<0>;
L_0000017c43db8f30 .functor AND 1, L_0000017c43def6f0, L_0000017c43deea70, C4<1>, C4<1>;
v0000017c43720670_0 .net "S", 0 0, L_0000017c43db8bb0;  alias, 1 drivers
v0000017c43720710_0 .net "a", 0 0, L_0000017c43def6f0;  alias, 1 drivers
v0000017c4371fbd0_0 .net "b", 0 0, L_0000017c43deea70;  alias, 1 drivers
v0000017c43720850_0 .net "c", 0 0, L_0000017c43db8f30;  alias, 1 drivers
S_0000017c43704e80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43703bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9160 .functor XOR 1, L_0000017c43db8bb0, L_0000017c43def5b0, C4<0>, C4<0>;
L_0000017c43db88a0 .functor AND 1, L_0000017c43db8bb0, L_0000017c43def5b0, C4<1>, C4<1>;
v0000017c43720210_0 .net "S", 0 0, L_0000017c43db9160;  alias, 1 drivers
v0000017c437214d0_0 .net "a", 0 0, L_0000017c43db8bb0;  alias, 1 drivers
v0000017c4371fef0_0 .net "b", 0 0, L_0000017c43def5b0;  alias, 1 drivers
v0000017c43720d50_0 .net "c", 0 0, L_0000017c43db88a0;  alias, 1 drivers
S_0000017c43700ce0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43702130;
 .timescale 0 0;
P_0000017c43246000 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db7640 .functor XOR 1, L_0000017c43cf1278, L_0000017c43dee570, C4<0>, C4<0>;
v0000017c43720df0_0 .net *"_ivl_1", 0 0, L_0000017c43dee570;  1 drivers
S_0000017c437025e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43700ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db8e50 .functor OR 1, L_0000017c43db8c90, L_0000017c43db7790, C4<0>, C4<0>;
v0000017c4371fe50_0 .net "S", 0 0, L_0000017c43db86e0;  1 drivers
v0000017c437202b0_0 .net "a", 0 0, L_0000017c43df0190;  1 drivers
v0000017c43720530_0 .net "b", 0 0, L_0000017c43dee610;  1 drivers
v0000017c43721430_0 .net "c", 0 0, L_0000017c43db8e50;  1 drivers
v0000017c43720ad0_0 .net "carry_1", 0 0, L_0000017c43db8c90;  1 drivers
v0000017c43720b70_0 .net "carry_2", 0 0, L_0000017c43db7790;  1 drivers
v0000017c43720170_0 .net "cin", 0 0, L_0000017c43dee7f0;  1 drivers
v0000017c43720c10_0 .net "sum_1", 0 0, L_0000017c43db7950;  1 drivers
S_0000017c43705010 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437025e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7950 .functor XOR 1, L_0000017c43df0190, L_0000017c43dee610, C4<0>, C4<0>;
L_0000017c43db8c90 .functor AND 1, L_0000017c43df0190, L_0000017c43dee610, C4<1>, C4<1>;
v0000017c43721bb0_0 .net "S", 0 0, L_0000017c43db7950;  alias, 1 drivers
v0000017c43720030_0 .net "a", 0 0, L_0000017c43df0190;  alias, 1 drivers
v0000017c437200d0_0 .net "b", 0 0, L_0000017c43dee610;  alias, 1 drivers
v0000017c43721890_0 .net "c", 0 0, L_0000017c43db8c90;  alias, 1 drivers
S_0000017c43705970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437025e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db86e0 .functor XOR 1, L_0000017c43db7950, L_0000017c43dee7f0, C4<0>, C4<0>;
L_0000017c43db7790 .functor AND 1, L_0000017c43db7950, L_0000017c43dee7f0, C4<1>, C4<1>;
v0000017c43721cf0_0 .net "S", 0 0, L_0000017c43db86e0;  alias, 1 drivers
v0000017c4371f950_0 .net "a", 0 0, L_0000017c43db7950;  alias, 1 drivers
v0000017c437211b0_0 .net "b", 0 0, L_0000017c43dee7f0;  alias, 1 drivers
v0000017c43722010_0 .net "c", 0 0, L_0000017c43db7790;  alias, 1 drivers
S_0000017c43700060 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43702130;
 .timescale 0 0;
P_0000017c43245840 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db7f70 .functor XOR 1, L_0000017c43cf1278, L_0000017c43dee890, C4<0>, C4<0>;
v0000017c43722d30_0 .net *"_ivl_1", 0 0, L_0000017c43dee890;  1 drivers
S_0000017c43700830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43700060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db8910 .functor OR 1, L_0000017c43db7fe0, L_0000017c43db87c0, C4<0>, C4<0>;
v0000017c4371fc70_0 .net "S", 0 0, L_0000017c43db8050;  1 drivers
v0000017c437216b0_0 .net "a", 0 0, L_0000017c43deddf0;  1 drivers
v0000017c43721750_0 .net "b", 0 0, L_0000017c43deee30;  1 drivers
v0000017c4371fd10_0 .net "c", 0 0, L_0000017c43db8910;  1 drivers
v0000017c4371fdb0_0 .net "carry_1", 0 0, L_0000017c43db7fe0;  1 drivers
v0000017c437237d0_0 .net "carry_2", 0 0, L_0000017c43db87c0;  1 drivers
v0000017c437223d0_0 .net "cin", 0 0, L_0000017c43dee9d0;  1 drivers
v0000017c43724270_0 .net "sum_1", 0 0, L_0000017c43db8130;  1 drivers
S_0000017c43701000 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43700830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8130 .functor XOR 1, L_0000017c43deddf0, L_0000017c43deee30, C4<0>, C4<0>;
L_0000017c43db7fe0 .functor AND 1, L_0000017c43deddf0, L_0000017c43deee30, C4<1>, C4<1>;
v0000017c43720e90_0 .net "S", 0 0, L_0000017c43db8130;  alias, 1 drivers
v0000017c43721110_0 .net "a", 0 0, L_0000017c43deddf0;  alias, 1 drivers
v0000017c43721e30_0 .net "b", 0 0, L_0000017c43deee30;  alias, 1 drivers
v0000017c43720fd0_0 .net "c", 0 0, L_0000017c43db7fe0;  alias, 1 drivers
S_0000017c43701190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43700830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8050 .functor XOR 1, L_0000017c43db8130, L_0000017c43dee9d0, C4<0>, C4<0>;
L_0000017c43db87c0 .functor AND 1, L_0000017c43db8130, L_0000017c43dee9d0, C4<1>, C4<1>;
v0000017c43721390_0 .net "S", 0 0, L_0000017c43db8050;  alias, 1 drivers
v0000017c437220b0_0 .net "a", 0 0, L_0000017c43db8130;  alias, 1 drivers
v0000017c43721570_0 .net "b", 0 0, L_0000017c43dee9d0;  alias, 1 drivers
v0000017c43721610_0 .net "c", 0 0, L_0000017c43db87c0;  alias, 1 drivers
S_0000017c437051a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43702130;
 .timescale 0 0;
P_0000017c43245740 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43db8d70 .functor XOR 1, L_0000017c43cf1278, L_0000017c43def970, C4<0>, C4<0>;
v0000017c43724590_0 .net *"_ivl_1", 0 0, L_0000017c43def970;  1 drivers
S_0000017c437022c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437051a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db80c0 .functor OR 1, L_0000017c43db8d00, L_0000017c43db8980, C4<0>, C4<0>;
v0000017c43723050_0 .net "S", 0 0, L_0000017c43db8c20;  1 drivers
v0000017c437225b0_0 .net "a", 0 0, L_0000017c43dede90;  1 drivers
v0000017c43723870_0 .net "b", 0 0, L_0000017c43df02d0;  1 drivers
v0000017c43722fb0_0 .net "c", 0 0, L_0000017c43db80c0;  1 drivers
v0000017c43722b50_0 .net "carry_1", 0 0, L_0000017c43db8d00;  1 drivers
v0000017c43723ff0_0 .net "carry_2", 0 0, L_0000017c43db8980;  1 drivers
v0000017c43724450_0 .net "cin", 0 0, L_0000017c43df0410;  1 drivers
v0000017c43723af0_0 .net "sum_1", 0 0, L_0000017c43db7aa0;  1 drivers
S_0000017c43701320 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437022c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7aa0 .functor XOR 1, L_0000017c43dede90, L_0000017c43df02d0, C4<0>, C4<0>;
L_0000017c43db8d00 .functor AND 1, L_0000017c43dede90, L_0000017c43df02d0, C4<1>, C4<1>;
v0000017c43722830_0 .net "S", 0 0, L_0000017c43db7aa0;  alias, 1 drivers
v0000017c43723f50_0 .net "a", 0 0, L_0000017c43dede90;  alias, 1 drivers
v0000017c43723730_0 .net "b", 0 0, L_0000017c43df02d0;  alias, 1 drivers
v0000017c43722bf0_0 .net "c", 0 0, L_0000017c43db8d00;  alias, 1 drivers
S_0000017c437001f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437022c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8c20 .functor XOR 1, L_0000017c43db7aa0, L_0000017c43df0410, C4<0>, C4<0>;
L_0000017c43db8980 .functor AND 1, L_0000017c43db7aa0, L_0000017c43df0410, C4<1>, C4<1>;
v0000017c43722e70_0 .net "S", 0 0, L_0000017c43db8c20;  alias, 1 drivers
v0000017c437246d0_0 .net "a", 0 0, L_0000017c43db7aa0;  alias, 1 drivers
v0000017c43722970_0 .net "b", 0 0, L_0000017c43df0410;  alias, 1 drivers
v0000017c43722c90_0 .net "c", 0 0, L_0000017c43db8980;  alias, 1 drivers
S_0000017c43700510 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43702130;
 .timescale 0 0;
P_0000017c43245b40 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43db89f0 .functor XOR 1, L_0000017c43cf1278, L_0000017c43deeb10, C4<0>, C4<0>;
v0000017c43722ab0_0 .net *"_ivl_1", 0 0, L_0000017c43deeb10;  1 drivers
S_0000017c43702a90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43700510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db8fa0 .functor OR 1, L_0000017c43db90f0, L_0000017c43db79c0, C4<0>, C4<0>;
v0000017c43723c30_0 .net "S", 0 0, L_0000017c43db81a0;  1 drivers
v0000017c437243b0_0 .net "a", 0 0, L_0000017c43df04b0;  1 drivers
v0000017c43722f10_0 .net "b", 0 0, L_0000017c43dedfd0;  1 drivers
v0000017c43722470_0 .net "c", 0 0, L_0000017c43db8fa0;  1 drivers
v0000017c43724310_0 .net "carry_1", 0 0, L_0000017c43db90f0;  1 drivers
v0000017c43723550_0 .net "carry_2", 0 0, L_0000017c43db79c0;  1 drivers
v0000017c43723a50_0 .net "cin", 0 0, L_0000017c43dedf30;  1 drivers
v0000017c43722a10_0 .net "sum_1", 0 0, L_0000017c43db8ec0;  1 drivers
S_0000017c43702c20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43702a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8ec0 .functor XOR 1, L_0000017c43df04b0, L_0000017c43dedfd0, C4<0>, C4<0>;
L_0000017c43db90f0 .functor AND 1, L_0000017c43df04b0, L_0000017c43dedfd0, C4<1>, C4<1>;
v0000017c43724770_0 .net "S", 0 0, L_0000017c43db8ec0;  alias, 1 drivers
v0000017c43722650_0 .net "a", 0 0, L_0000017c43df04b0;  alias, 1 drivers
v0000017c43722dd0_0 .net "b", 0 0, L_0000017c43dedfd0;  alias, 1 drivers
v0000017c437226f0_0 .net "c", 0 0, L_0000017c43db90f0;  alias, 1 drivers
S_0000017c43702db0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43702a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db81a0 .functor XOR 1, L_0000017c43db8ec0, L_0000017c43dedf30, C4<0>, C4<0>;
L_0000017c43db79c0 .functor AND 1, L_0000017c43db8ec0, L_0000017c43dedf30, C4<1>, C4<1>;
v0000017c437232d0_0 .net "S", 0 0, L_0000017c43db81a0;  alias, 1 drivers
v0000017c43722790_0 .net "a", 0 0, L_0000017c43db8ec0;  alias, 1 drivers
v0000017c43724810_0 .net "b", 0 0, L_0000017c43dedf30;  alias, 1 drivers
v0000017c437244f0_0 .net "c", 0 0, L_0000017c43db79c0;  alias, 1 drivers
S_0000017c43702f40 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245e00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf12c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43db9320 .functor BUFZ 1, L_0000017c43cf12c0, C4<0>, C4<0>, C4<0>;
v0000017c43729310_0 .net "S", 4 0, L_0000017c43df2490;  alias, 1 drivers
v0000017c437293b0_0 .net *"_ivl_0", 0 0, L_0000017c43db9080;  1 drivers
v0000017c43729590_0 .net *"_ivl_10", 0 0, L_0000017c43db8750;  1 drivers
v0000017c437273d0_0 .net *"_ivl_20", 0 0, L_0000017c43db8520;  1 drivers
v0000017c437291d0_0 .net *"_ivl_30", 0 0, L_0000017c43db7db0;  1 drivers
v0000017c43729450_0 .net *"_ivl_40", 0 0, L_0000017c43db82f0;  1 drivers
v0000017c437280f0_0 .net *"_ivl_56", 0 0, L_0000017c43db9320;  1 drivers
v0000017c43728f50_0 .net "a", 4 0, L_0000017c43dee070;  alias, 1 drivers
v0000017c43727970_0 .net "b", 4 0, o0000017c436ae1e8;  alias, 0 drivers
v0000017c43727a10_0 .net "b1", 4 0, L_0000017c43df1310;  1 drivers
v0000017c43729810_0 .net "c", 0 0, L_0000017c43df2a30;  alias, 1 drivers
v0000017c43727650_0 .net "cin", 0 0, L_0000017c43cf12c0;  1 drivers
v0000017c437294f0_0 .net "co", 5 0, L_0000017c43df28f0;  1 drivers
L_0000017c43dee2f0 .part o0000017c436ae1e8, 0, 1;
L_0000017c43df2cb0 .part L_0000017c43dee070, 0, 1;
L_0000017c43df1450 .part L_0000017c43df1310, 0, 1;
L_0000017c43df0af0 .part L_0000017c43df28f0, 0, 1;
L_0000017c43df2710 .part o0000017c436ae1e8, 1, 1;
L_0000017c43df2850 .part L_0000017c43dee070, 1, 1;
L_0000017c43df14f0 .part L_0000017c43df1310, 1, 1;
L_0000017c43df0eb0 .part L_0000017c43df28f0, 1, 1;
L_0000017c43df2350 .part o0000017c436ae1e8, 2, 1;
L_0000017c43df0910 .part L_0000017c43dee070, 2, 1;
L_0000017c43df23f0 .part L_0000017c43df1310, 2, 1;
L_0000017c43df0550 .part L_0000017c43df28f0, 2, 1;
L_0000017c43df05f0 .part o0000017c436ae1e8, 3, 1;
L_0000017c43df16d0 .part L_0000017c43dee070, 3, 1;
L_0000017c43df1630 .part L_0000017c43df1310, 3, 1;
L_0000017c43df1e50 .part L_0000017c43df28f0, 3, 1;
LS_0000017c43df1310_0_0 .concat8 [ 1 1 1 1], L_0000017c43db9080, L_0000017c43db8750, L_0000017c43db8520, L_0000017c43db7db0;
LS_0000017c43df1310_0_4 .concat8 [ 1 0 0 0], L_0000017c43db82f0;
L_0000017c43df1310 .concat8 [ 4 1 0 0], LS_0000017c43df1310_0_0, LS_0000017c43df1310_0_4;
L_0000017c43df13b0 .part o0000017c436ae1e8, 4, 1;
L_0000017c43df0b90 .part L_0000017c43dee070, 4, 1;
L_0000017c43df27b0 .part L_0000017c43df1310, 4, 1;
L_0000017c43df0c30 .part L_0000017c43df28f0, 4, 1;
LS_0000017c43df2490_0_0 .concat8 [ 1 1 1 1], L_0000017c43db7a30, L_0000017c43db84b0, L_0000017c43db8210, L_0000017c43db78e0;
LS_0000017c43df2490_0_4 .concat8 [ 1 0 0 0], L_0000017c43db92b0;
L_0000017c43df2490 .concat8 [ 4 1 0 0], LS_0000017c43df2490_0_0, LS_0000017c43df2490_0_4;
LS_0000017c43df28f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43db9320, L_0000017c43db7e20, L_0000017c43db91d0, L_0000017c43db7870;
LS_0000017c43df28f0_0_4 .concat8 [ 1 1 0 0], L_0000017c43db76b0, L_0000017c43dba3c0;
L_0000017c43df28f0 .concat8 [ 4 2 0 0], LS_0000017c43df28f0_0_0, LS_0000017c43df28f0_0_4;
L_0000017c43df2a30 .part L_0000017c43df28f0, 5, 1;
S_0000017c437030d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43702f40;
 .timescale 0 0;
P_0000017c43245fc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db9080 .functor XOR 1, L_0000017c43cf12c0, L_0000017c43dee2f0, C4<0>, C4<0>;
v0000017c437250d0_0 .net *"_ivl_1", 0 0, L_0000017c43dee2f0;  1 drivers
S_0000017c437038a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437030d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db7e20 .functor OR 1, L_0000017c43db7cd0, L_0000017c43db7d40, C4<0>, C4<0>;
v0000017c437239b0_0 .net "S", 0 0, L_0000017c43db7a30;  1 drivers
v0000017c43723b90_0 .net "a", 0 0, L_0000017c43df2cb0;  1 drivers
v0000017c43723d70_0 .net "b", 0 0, L_0000017c43df1450;  1 drivers
v0000017c43723e10_0 .net "c", 0 0, L_0000017c43db7e20;  1 drivers
v0000017c43723eb0_0 .net "carry_1", 0 0, L_0000017c43db7cd0;  1 drivers
v0000017c43725350_0 .net "carry_2", 0 0, L_0000017c43db7d40;  1 drivers
v0000017c43726cf0_0 .net "cin", 0 0, L_0000017c43df0af0;  1 drivers
v0000017c43725670_0 .net "sum_1", 0 0, L_0000017c43db7e90;  1 drivers
S_0000017c43703260 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437038a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7e90 .functor XOR 1, L_0000017c43df2cb0, L_0000017c43df1450, C4<0>, C4<0>;
L_0000017c43db7cd0 .functor AND 1, L_0000017c43df2cb0, L_0000017c43df1450, C4<1>, C4<1>;
v0000017c437234b0_0 .net "S", 0 0, L_0000017c43db7e90;  alias, 1 drivers
v0000017c43723910_0 .net "a", 0 0, L_0000017c43df2cb0;  alias, 1 drivers
v0000017c43722290_0 .net "b", 0 0, L_0000017c43df1450;  alias, 1 drivers
v0000017c43723cd0_0 .net "c", 0 0, L_0000017c43db7cd0;  alias, 1 drivers
S_0000017c437033f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437038a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7a30 .functor XOR 1, L_0000017c43db7e90, L_0000017c43df0af0, C4<0>, C4<0>;
L_0000017c43db7d40 .functor AND 1, L_0000017c43db7e90, L_0000017c43df0af0, C4<1>, C4<1>;
v0000017c437221f0_0 .net "S", 0 0, L_0000017c43db7a30;  alias, 1 drivers
v0000017c43723690_0 .net "a", 0 0, L_0000017c43db7e90;  alias, 1 drivers
v0000017c43722330_0 .net "b", 0 0, L_0000017c43df0af0;  alias, 1 drivers
v0000017c437228d0_0 .net "c", 0 0, L_0000017c43db7d40;  alias, 1 drivers
S_0000017c43703710 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43702f40;
 .timescale 0 0;
P_0000017c43245580 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db8750 .functor XOR 1, L_0000017c43cf12c0, L_0000017c43df2710, C4<0>, C4<0>;
v0000017c43724ef0_0 .net *"_ivl_1", 0 0, L_0000017c43df2710;  1 drivers
S_0000017c43703a30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43703710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db91d0 .functor OR 1, L_0000017c43db7c60, L_0000017c43db7800, C4<0>, C4<0>;
v0000017c43724e50_0 .net "S", 0 0, L_0000017c43db84b0;  1 drivers
v0000017c43726750_0 .net "a", 0 0, L_0000017c43df2850;  1 drivers
v0000017c437253f0_0 .net "b", 0 0, L_0000017c43df14f0;  1 drivers
v0000017c43725850_0 .net "c", 0 0, L_0000017c43db91d0;  1 drivers
v0000017c437255d0_0 .net "carry_1", 0 0, L_0000017c43db7c60;  1 drivers
v0000017c437258f0_0 .net "carry_2", 0 0, L_0000017c43db7800;  1 drivers
v0000017c43726bb0_0 .net "cin", 0 0, L_0000017c43df0eb0;  1 drivers
v0000017c43726d90_0 .net "sum_1", 0 0, L_0000017c43db7bf0;  1 drivers
S_0000017c43708080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43703a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db7bf0 .functor XOR 1, L_0000017c43df2850, L_0000017c43df14f0, C4<0>, C4<0>;
L_0000017c43db7c60 .functor AND 1, L_0000017c43df2850, L_0000017c43df14f0, C4<1>, C4<1>;
v0000017c43724b30_0 .net "S", 0 0, L_0000017c43db7bf0;  alias, 1 drivers
v0000017c43726930_0 .net "a", 0 0, L_0000017c43df2850;  alias, 1 drivers
v0000017c437269d0_0 .net "b", 0 0, L_0000017c43df14f0;  alias, 1 drivers
v0000017c437267f0_0 .net "c", 0 0, L_0000017c43db7c60;  alias, 1 drivers
S_0000017c437070e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43703a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db84b0 .functor XOR 1, L_0000017c43db7bf0, L_0000017c43df0eb0, C4<0>, C4<0>;
L_0000017c43db7800 .functor AND 1, L_0000017c43db7bf0, L_0000017c43df0eb0, C4<1>, C4<1>;
v0000017c43725710_0 .net "S", 0 0, L_0000017c43db84b0;  alias, 1 drivers
v0000017c437264d0_0 .net "a", 0 0, L_0000017c43db7bf0;  alias, 1 drivers
v0000017c43726a70_0 .net "b", 0 0, L_0000017c43df0eb0;  alias, 1 drivers
v0000017c437257b0_0 .net "c", 0 0, L_0000017c43db7800;  alias, 1 drivers
S_0000017c4370a470 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43702f40;
 .timescale 0 0;
P_0000017c43246040 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db8520 .functor XOR 1, L_0000017c43cf12c0, L_0000017c43df2350, C4<0>, C4<0>;
v0000017c43725a30_0 .net *"_ivl_1", 0 0, L_0000017c43df2350;  1 drivers
S_0000017c43706460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db7870 .functor OR 1, L_0000017c43db7f00, L_0000017c43db8280, C4<0>, C4<0>;
v0000017c43725490_0 .net "S", 0 0, L_0000017c43db8210;  1 drivers
v0000017c43726110_0 .net "a", 0 0, L_0000017c43df0910;  1 drivers
v0000017c43726b10_0 .net "b", 0 0, L_0000017c43df23f0;  1 drivers
v0000017c43725d50_0 .net "c", 0 0, L_0000017c43db7870;  1 drivers
v0000017c43726250_0 .net "carry_1", 0 0, L_0000017c43db7f00;  1 drivers
v0000017c43725530_0 .net "carry_2", 0 0, L_0000017c43db8280;  1 drivers
v0000017c43726c50_0 .net "cin", 0 0, L_0000017c43df0550;  1 drivers
v0000017c43726ed0_0 .net "sum_1", 0 0, L_0000017c43db8590;  1 drivers
S_0000017c4370bbe0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43706460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8590 .functor XOR 1, L_0000017c43df0910, L_0000017c43df23f0, C4<0>, C4<0>;
L_0000017c43db7f00 .functor AND 1, L_0000017c43df0910, L_0000017c43df23f0, C4<1>, C4<1>;
v0000017c43725990_0 .net "S", 0 0, L_0000017c43db8590;  alias, 1 drivers
v0000017c437261b0_0 .net "a", 0 0, L_0000017c43df0910;  alias, 1 drivers
v0000017c43725df0_0 .net "b", 0 0, L_0000017c43df23f0;  alias, 1 drivers
v0000017c43725ad0_0 .net "c", 0 0, L_0000017c43db7f00;  alias, 1 drivers
S_0000017c43708850 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43706460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8210 .functor XOR 1, L_0000017c43db8590, L_0000017c43df0550, C4<0>, C4<0>;
L_0000017c43db8280 .functor AND 1, L_0000017c43db8590, L_0000017c43df0550, C4<1>, C4<1>;
v0000017c43726890_0 .net "S", 0 0, L_0000017c43db8210;  alias, 1 drivers
v0000017c43724bd0_0 .net "a", 0 0, L_0000017c43db8590;  alias, 1 drivers
v0000017c43726e30_0 .net "b", 0 0, L_0000017c43df0550;  alias, 1 drivers
v0000017c437270b0_0 .net "c", 0 0, L_0000017c43db8280;  alias, 1 drivers
S_0000017c43706dc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43702f40;
 .timescale 0 0;
P_0000017c432462c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43db7db0 .functor XOR 1, L_0000017c43cf12c0, L_0000017c43df05f0, C4<0>, C4<0>;
v0000017c43725fd0_0 .net *"_ivl_1", 0 0, L_0000017c43df05f0;  1 drivers
S_0000017c437065f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43706dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db76b0 .functor OR 1, L_0000017c43db8600, L_0000017c43db7b10, C4<0>, C4<0>;
v0000017c43725cb0_0 .net "S", 0 0, L_0000017c43db78e0;  1 drivers
v0000017c43724950_0 .net "a", 0 0, L_0000017c43df16d0;  1 drivers
v0000017c437249f0_0 .net "b", 0 0, L_0000017c43df1630;  1 drivers
v0000017c43726570_0 .net "c", 0 0, L_0000017c43db76b0;  1 drivers
v0000017c43724f90_0 .net "carry_1", 0 0, L_0000017c43db8600;  1 drivers
v0000017c43725e90_0 .net "carry_2", 0 0, L_0000017c43db7b10;  1 drivers
v0000017c43724a90_0 .net "cin", 0 0, L_0000017c43df1e50;  1 drivers
v0000017c43726070_0 .net "sum_1", 0 0, L_0000017c43db8360;  1 drivers
S_0000017c43709660 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437065f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8360 .functor XOR 1, L_0000017c43df16d0, L_0000017c43df1630, C4<0>, C4<0>;
L_0000017c43db8600 .functor AND 1, L_0000017c43df16d0, L_0000017c43df1630, C4<1>, C4<1>;
v0000017c43726f70_0 .net "S", 0 0, L_0000017c43db8360;  alias, 1 drivers
v0000017c43727010_0 .net "a", 0 0, L_0000017c43df16d0;  alias, 1 drivers
v0000017c43725b70_0 .net "b", 0 0, L_0000017c43df1630;  alias, 1 drivers
v0000017c43725c10_0 .net "c", 0 0, L_0000017c43db8600;  alias, 1 drivers
S_0000017c43706c30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437065f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db78e0 .functor XOR 1, L_0000017c43db8360, L_0000017c43df1e50, C4<0>, C4<0>;
L_0000017c43db7b10 .functor AND 1, L_0000017c43db8360, L_0000017c43df1e50, C4<1>, C4<1>;
v0000017c437266b0_0 .net "S", 0 0, L_0000017c43db78e0;  alias, 1 drivers
v0000017c43724c70_0 .net "a", 0 0, L_0000017c43db8360;  alias, 1 drivers
v0000017c43724db0_0 .net "b", 0 0, L_0000017c43df1e50;  alias, 1 drivers
v0000017c43725f30_0 .net "c", 0 0, L_0000017c43db7b10;  alias, 1 drivers
S_0000017c43705fb0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43702f40;
 .timescale 0 0;
P_0000017c43246300 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43db82f0 .functor XOR 1, L_0000017c43cf12c0, L_0000017c43df13b0, C4<0>, C4<0>;
v0000017c43727330_0 .net *"_ivl_1", 0 0, L_0000017c43df13b0;  1 drivers
S_0000017c437086c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43705fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dba3c0 .functor OR 1, L_0000017c43db9e10, L_0000017c43db9c50, C4<0>, C4<0>;
v0000017c437252b0_0 .net "S", 0 0, L_0000017c43db92b0;  1 drivers
v0000017c437271f0_0 .net "a", 0 0, L_0000017c43df0b90;  1 drivers
v0000017c43729270_0 .net "b", 0 0, L_0000017c43df27b0;  1 drivers
v0000017c43729130_0 .net "c", 0 0, L_0000017c43dba3c0;  1 drivers
v0000017c43728870_0 .net "carry_1", 0 0, L_0000017c43db9e10;  1 drivers
v0000017c43727290_0 .net "carry_2", 0 0, L_0000017c43db9c50;  1 drivers
v0000017c43729090_0 .net "cin", 0 0, L_0000017c43df0c30;  1 drivers
v0000017c43728730_0 .net "sum_1", 0 0, L_0000017c43db9390;  1 drivers
S_0000017c43706aa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437086c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9390 .functor XOR 1, L_0000017c43df0b90, L_0000017c43df27b0, C4<0>, C4<0>;
L_0000017c43db9e10 .functor AND 1, L_0000017c43df0b90, L_0000017c43df27b0, C4<1>, C4<1>;
v0000017c437262f0_0 .net "S", 0 0, L_0000017c43db9390;  alias, 1 drivers
v0000017c43726390_0 .net "a", 0 0, L_0000017c43df0b90;  alias, 1 drivers
v0000017c43724d10_0 .net "b", 0 0, L_0000017c43df27b0;  alias, 1 drivers
v0000017c43726430_0 .net "c", 0 0, L_0000017c43db9e10;  alias, 1 drivers
S_0000017c4370b410 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437086c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db92b0 .functor XOR 1, L_0000017c43db9390, L_0000017c43df0c30, C4<0>, C4<0>;
L_0000017c43db9c50 .functor AND 1, L_0000017c43db9390, L_0000017c43df0c30, C4<1>, C4<1>;
v0000017c43726610_0 .net "S", 0 0, L_0000017c43db92b0;  alias, 1 drivers
v0000017c43725030_0 .net "a", 0 0, L_0000017c43db9390;  alias, 1 drivers
v0000017c43725170_0 .net "b", 0 0, L_0000017c43df0c30;  alias, 1 drivers
v0000017c43725210_0 .net "c", 0 0, L_0000017c43db9c50;  alias, 1 drivers
S_0000017c43707d60 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43db6990 .functor AND 1, L_0000017c43decbd0, L_0000017c43decd10, C4<1>, C4<1>;
v0000017c43728ff0_0 .net "X", 0 0, L_0000017c43decbd0;  alias, 1 drivers
v0000017c43727470_0 .net "Y", 0 0, L_0000017c43decd10;  alias, 1 drivers
v0000017c43728af0_0 .net "Z", 2 0, L_0000017c43ded350;  alias, 1 drivers
L_0000017c43cf0f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43727dd0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf0f18;  1 drivers
L_0000017c43cf0f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43727f10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf0f60;  1 drivers
v0000017c43729630_0 .net *"_ivl_9", 0 0, L_0000017c43db6990;  1 drivers
L_0000017c43ded350 .concat8 [ 1 1 1 0], L_0000017c43db6990, L_0000017c43cf0f60, L_0000017c43cf0f18;
S_0000017c4370bd70 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43db7480 .functor AND 1, L_0000017c43decc70, L_0000017c43decdb0, C4<1>, C4<1>;
v0000017c437284b0_0 .net "X", 0 0, L_0000017c43decc70;  alias, 1 drivers
v0000017c43727ab0_0 .net "Y", 0 0, L_0000017c43decdb0;  alias, 1 drivers
v0000017c43727510_0 .net "Z", 2 0, L_0000017c43ded3f0;  alias, 1 drivers
L_0000017c43cf0fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43728910_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf0fa8;  1 drivers
L_0000017c43cf0ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437296d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf0ff0;  1 drivers
v0000017c437275b0_0 .net *"_ivl_9", 0 0, L_0000017c43db7480;  1 drivers
L_0000017c43ded3f0 .concat8 [ 1 1 1 0], L_0000017c43db7480, L_0000017c43cf0ff0, L_0000017c43cf0fa8;
S_0000017c4370a150 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43db7170 .functor AND 1, o0000017c436ae608, o0000017c436ae638, C4<1>, C4<1>;
v0000017c437282d0_0 .net "X", 0 0, o0000017c436ae608;  alias, 0 drivers
v0000017c43729770_0 .net "Y", 0 0, o0000017c436ae638;  alias, 0 drivers
v0000017c43728cd0_0 .net "Z", 2 0, L_0000017c43df0230;  alias, 1 drivers
L_0000017c43cf1038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43727790_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf1038;  1 drivers
L_0000017c43cf1080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437298b0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf1080;  1 drivers
v0000017c43727150_0 .net *"_ivl_9", 0 0, L_0000017c43db7170;  1 drivers
L_0000017c43df0230 .concat8 [ 1 1 1 0], L_0000017c43db7170, L_0000017c43cf1080, L_0000017c43cf1038;
S_0000017c4370b8c0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435489e0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548a18 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548a50 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43728a50_0 .net *"_ivl_0", 4 0, L_0000017c43def8d0;  1 drivers
L_0000017c43cf1158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43728c30_0 .net *"_ivl_3", 1 0, L_0000017c43cf1158;  1 drivers
v0000017c437276f0_0 .net *"_ivl_6", 2 0, L_0000017c43deec50;  1 drivers
L_0000017c43cf11a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43727830_0 .net *"_ivl_8", 1 0, L_0000017c43cf11a0;  1 drivers
v0000017c43727e70_0 .net "a", 2 0, L_0000017c43ded350;  alias, 1 drivers
v0000017c437278d0_0 .net "a_out", 4 0, L_0000017c43dee750;  alias, 1 drivers
L_0000017c43def8d0 .concat [ 3 2 0 0], L_0000017c43ded350, L_0000017c43cf1158;
L_0000017c43deec50 .part L_0000017c43def8d0, 0, 3;
L_0000017c43dee750 .concat [ 2 3 0 0], L_0000017c43cf11a0, L_0000017c43deec50;
S_0000017c43706780 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435487d0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548808 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548840 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43727b50_0 .net *"_ivl_0", 4 0, L_0000017c43deed90;  1 drivers
L_0000017c43cf11e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437285f0_0 .net *"_ivl_3", 1 0, L_0000017c43cf11e8;  1 drivers
v0000017c43727bf0_0 .net *"_ivl_6", 3 0, L_0000017c43defab0;  1 drivers
L_0000017c43cf1230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43728190_0 .net *"_ivl_8", 0 0, L_0000017c43cf1230;  1 drivers
v0000017c43727c90_0 .net "a", 2 0, L_0000017c43deecf0;  alias, 1 drivers
v0000017c437289b0_0 .net "a_out", 4 0, L_0000017c43def0b0;  alias, 1 drivers
L_0000017c43deed90 .concat [ 3 2 0 0], L_0000017c43deecf0, L_0000017c43cf11e8;
L_0000017c43defab0 .part L_0000017c43deed90, 0, 4;
L_0000017c43def0b0 .concat [ 1 4 0 0], L_0000017c43cf1230, L_0000017c43defab0;
S_0000017c4370a2e0 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43704cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432453c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf1110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43db8b40 .functor BUFZ 1, L_0000017c43cf1110, C4<0>, C4<0>, C4<0>;
v0000017c4372a3f0_0 .net "S", 2 0, L_0000017c43deecf0;  alias, 1 drivers
v0000017c4372b570_0 .net *"_ivl_0", 0 0, L_0000017c43db6140;  1 drivers
v0000017c4372aad0_0 .net *"_ivl_10", 0 0, L_0000017c43db6220;  1 drivers
v0000017c4372aa30_0 .net *"_ivl_20", 0 0, L_0000017c43db8de0;  1 drivers
v0000017c4372ac10_0 .net *"_ivl_36", 0 0, L_0000017c43db8b40;  1 drivers
v0000017c4372a5d0_0 .net "a", 2 0, L_0000017c43df0230;  alias, 1 drivers
v0000017c4372a350_0 .net "b", 2 0, L_0000017c43dee430;  alias, 1 drivers
v0000017c4372bbb0_0 .net "b1", 2 0, L_0000017c43defd30;  1 drivers
v0000017c43729db0_0 .net "c", 0 0, L_0000017c43deff10;  alias, 1 drivers
v0000017c4372b6b0_0 .net "cin", 0 0, L_0000017c43cf1110;  1 drivers
v0000017c4372a8f0_0 .net "co", 3 0, L_0000017c43df00f0;  1 drivers
L_0000017c43dedd50 .part L_0000017c43dee430, 0, 1;
L_0000017c43dee110 .part L_0000017c43df0230, 0, 1;
L_0000017c43def290 .part L_0000017c43defd30, 0, 1;
L_0000017c43def330 .part L_0000017c43df00f0, 0, 1;
L_0000017c43def830 .part L_0000017c43dee430, 1, 1;
L_0000017c43deebb0 .part L_0000017c43df0230, 1, 1;
L_0000017c43def3d0 .part L_0000017c43defd30, 1, 1;
L_0000017c43defa10 .part L_0000017c43df00f0, 1, 1;
L_0000017c43defd30 .concat8 [ 1 1 1 0], L_0000017c43db6140, L_0000017c43db6220, L_0000017c43db8de0;
L_0000017c43def010 .part L_0000017c43dee430, 2, 1;
L_0000017c43dee930 .part L_0000017c43df0230, 2, 1;
L_0000017c43dee6b0 .part L_0000017c43defd30, 2, 1;
L_0000017c43dee4d0 .part L_0000017c43df00f0, 2, 1;
L_0000017c43deecf0 .concat8 [ 1 1 1 0], L_0000017c43db5b90, L_0000017c43db5c70, L_0000017c43db8ad0;
L_0000017c43df00f0 .concat8 [ 1 1 1 1], L_0000017c43db8b40, L_0000017c43db5c00, L_0000017c43db8a60, L_0000017c43db8670;
L_0000017c43deff10 .part L_0000017c43df00f0, 3, 1;
S_0000017c43707270 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4370a2e0;
 .timescale 0 0;
P_0000017c43245440 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db6140 .functor XOR 1, L_0000017c43cf1110, L_0000017c43dedd50, C4<0>, C4<0>;
v0000017c4372ba70_0 .net *"_ivl_1", 0 0, L_0000017c43dedd50;  1 drivers
S_0000017c437097f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43707270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db5c00 .functor OR 1, L_0000017c43db61b0, L_0000017c43db6df0, C4<0>, C4<0>;
v0000017c43728550_0 .net "S", 0 0, L_0000017c43db5b90;  1 drivers
v0000017c43728690_0 .net "a", 0 0, L_0000017c43dee110;  1 drivers
v0000017c437287d0_0 .net "b", 0 0, L_0000017c43def290;  1 drivers
v0000017c43728d70_0 .net "c", 0 0, L_0000017c43db5c00;  1 drivers
v0000017c43728e10_0 .net "carry_1", 0 0, L_0000017c43db61b0;  1 drivers
v0000017c4372b430_0 .net "carry_2", 0 0, L_0000017c43db6df0;  1 drivers
v0000017c4372bed0_0 .net "cin", 0 0, L_0000017c43def330;  1 drivers
v0000017c43729950_0 .net "sum_1", 0 0, L_0000017c43db5ce0;  1 drivers
S_0000017c43707400 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5ce0 .functor XOR 1, L_0000017c43dee110, L_0000017c43def290, C4<0>, C4<0>;
L_0000017c43db61b0 .functor AND 1, L_0000017c43dee110, L_0000017c43def290, C4<1>, C4<1>;
v0000017c43727d30_0 .net "S", 0 0, L_0000017c43db5ce0;  alias, 1 drivers
v0000017c43727fb0_0 .net "a", 0 0, L_0000017c43dee110;  alias, 1 drivers
v0000017c43728eb0_0 .net "b", 0 0, L_0000017c43def290;  alias, 1 drivers
v0000017c43728b90_0 .net "c", 0 0, L_0000017c43db61b0;  alias, 1 drivers
S_0000017c437089e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5b90 .functor XOR 1, L_0000017c43db5ce0, L_0000017c43def330, C4<0>, C4<0>;
L_0000017c43db6df0 .functor AND 1, L_0000017c43db5ce0, L_0000017c43def330, C4<1>, C4<1>;
v0000017c43728050_0 .net "S", 0 0, L_0000017c43db5b90;  alias, 1 drivers
v0000017c43728230_0 .net "a", 0 0, L_0000017c43db5ce0;  alias, 1 drivers
v0000017c43728370_0 .net "b", 0 0, L_0000017c43def330;  alias, 1 drivers
v0000017c43728410_0 .net "c", 0 0, L_0000017c43db6df0;  alias, 1 drivers
S_0000017c4370bf00 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4370a2e0;
 .timescale 0 0;
P_0000017c43245640 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db6220 .functor XOR 1, L_0000017c43cf1110, L_0000017c43def830, C4<0>, C4<0>;
v0000017c4372ab70_0 .net *"_ivl_1", 0 0, L_0000017c43def830;  1 drivers
S_0000017c43709980 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db8a60 .functor OR 1, L_0000017c43db5dc0, L_0000017c43db5e30, C4<0>, C4<0>;
v0000017c4372b7f0_0 .net "S", 0 0, L_0000017c43db5c70;  1 drivers
v0000017c4372a170_0 .net "a", 0 0, L_0000017c43deebb0;  1 drivers
v0000017c43729a90_0 .net "b", 0 0, L_0000017c43def3d0;  1 drivers
v0000017c43729b30_0 .net "c", 0 0, L_0000017c43db8a60;  1 drivers
v0000017c4372a210_0 .net "carry_1", 0 0, L_0000017c43db5dc0;  1 drivers
v0000017c4372a710_0 .net "carry_2", 0 0, L_0000017c43db5e30;  1 drivers
v0000017c4372a490_0 .net "cin", 0 0, L_0000017c43defa10;  1 drivers
v0000017c4372a2b0_0 .net "sum_1", 0 0, L_0000017c43db6fb0;  1 drivers
S_0000017c43707720 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43709980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db6fb0 .functor XOR 1, L_0000017c43deebb0, L_0000017c43def3d0, C4<0>, C4<0>;
L_0000017c43db5dc0 .functor AND 1, L_0000017c43deebb0, L_0000017c43def3d0, C4<1>, C4<1>;
v0000017c4372b110_0 .net "S", 0 0, L_0000017c43db6fb0;  alias, 1 drivers
v0000017c437299f0_0 .net "a", 0 0, L_0000017c43deebb0;  alias, 1 drivers
v0000017c4372a0d0_0 .net "b", 0 0, L_0000017c43def3d0;  alias, 1 drivers
v0000017c4372b1b0_0 .net "c", 0 0, L_0000017c43db5dc0;  alias, 1 drivers
S_0000017c437094d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43709980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db5c70 .functor XOR 1, L_0000017c43db6fb0, L_0000017c43defa10, C4<0>, C4<0>;
L_0000017c43db5e30 .functor AND 1, L_0000017c43db6fb0, L_0000017c43defa10, C4<1>, C4<1>;
v0000017c43729d10_0 .net "S", 0 0, L_0000017c43db5c70;  alias, 1 drivers
v0000017c4372a030_0 .net "a", 0 0, L_0000017c43db6fb0;  alias, 1 drivers
v0000017c4372b390_0 .net "b", 0 0, L_0000017c43defa10;  alias, 1 drivers
v0000017c4372b250_0 .net "c", 0 0, L_0000017c43db5e30;  alias, 1 drivers
S_0000017c43708530 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4370a2e0;
 .timescale 0 0;
P_0000017c43245a00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db8de0 .functor XOR 1, L_0000017c43cf1110, L_0000017c43def010, C4<0>, C4<0>;
v0000017c4372a850_0 .net *"_ivl_1", 0 0, L_0000017c43def010;  1 drivers
S_0000017c43708b70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43708530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db8670 .functor OR 1, L_0000017c43db7720, L_0000017c43db83d0, C4<0>, C4<0>;
v0000017c43729e50_0 .net "S", 0 0, L_0000017c43db8ad0;  1 drivers
v0000017c4372b750_0 .net "a", 0 0, L_0000017c43dee930;  1 drivers
v0000017c4372c010_0 .net "b", 0 0, L_0000017c43dee6b0;  1 drivers
v0000017c4372be30_0 .net "c", 0 0, L_0000017c43db8670;  1 drivers
v0000017c4372b610_0 .net "carry_1", 0 0, L_0000017c43db7720;  1 drivers
v0000017c4372c0b0_0 .net "carry_2", 0 0, L_0000017c43db83d0;  1 drivers
v0000017c43729c70_0 .net "cin", 0 0, L_0000017c43dee4d0;  1 drivers
v0000017c4372a530_0 .net "sum_1", 0 0, L_0000017c43db8830;  1 drivers
S_0000017c43709b10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43708b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8830 .functor XOR 1, L_0000017c43dee930, L_0000017c43dee6b0, C4<0>, C4<0>;
L_0000017c43db7720 .functor AND 1, L_0000017c43dee930, L_0000017c43dee6b0, C4<1>, C4<1>;
v0000017c43729bd0_0 .net "S", 0 0, L_0000017c43db8830;  alias, 1 drivers
v0000017c4372b930_0 .net "a", 0 0, L_0000017c43dee930;  alias, 1 drivers
v0000017c4372b9d0_0 .net "b", 0 0, L_0000017c43dee6b0;  alias, 1 drivers
v0000017c4372b890_0 .net "c", 0 0, L_0000017c43db7720;  alias, 1 drivers
S_0000017c43707590 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43708b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db8ad0 .functor XOR 1, L_0000017c43db8830, L_0000017c43dee4d0, C4<0>, C4<0>;
L_0000017c43db83d0 .functor AND 1, L_0000017c43db8830, L_0000017c43dee4d0, C4<1>, C4<1>;
v0000017c4372a670_0 .net "S", 0 0, L_0000017c43db8ad0;  alias, 1 drivers
v0000017c4372b4d0_0 .net "a", 0 0, L_0000017c43db8830;  alias, 1 drivers
v0000017c4372bb10_0 .net "b", 0 0, L_0000017c43dee4d0;  alias, 1 drivers
v0000017c4372a7b0_0 .net "c", 0 0, L_0000017c43db83d0;  alias, 1 drivers
S_0000017c43709e30 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c4373d4f0_0 .net "F1", 4 0, L_0000017c43df39d0;  1 drivers
v0000017c4373b650_0 .net "F2", 4 0, L_0000017c43df2fd0;  1 drivers
o0000017c436b4248 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c4373d630_0 .net "F3", 4 0, o0000017c436b4248;  0 drivers
v0000017c4373bbf0_0 .net "X", 2 0, L_0000017c43dec1d0;  alias, 1 drivers
v0000017c4373c910_0 .net "Xl", 0 0, L_0000017c43df1770;  1 drivers
o0000017c436b4668 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c4373d310_0 .net "Xm", 0 0, o0000017c436b4668;  0 drivers
v0000017c4373c370_0 .net "Xm1", 0 0, L_0000017c43dba4a0;  1 drivers
v0000017c4373c550_0 .net "Xms", 2 0, L_0000017c43df09b0;  1 drivers
v0000017c4373d130_0 .net "Xr", 0 0, L_0000017c43df2ad0;  1 drivers
v0000017c4373cc30_0 .net "Y", 2 0, L_0000017c43ded850;  alias, 1 drivers
v0000017c4373d450_0 .net "Yl", 0 0, L_0000017c43df0cd0;  1 drivers
o0000017c436b4698 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c4373c0f0_0 .net "Ym", 0 0, o0000017c436b4698;  0 drivers
v0000017c4373c050_0 .net "Ym1", 0 0, L_0000017c43db9ef0;  1 drivers
v0000017c4373b6f0_0 .net "Yr", 0 0, L_0000017c43df2670;  1 drivers
v0000017c4373bfb0_0 .net "Z", 4 0, L_0000017c43df40b0;  alias, 1 drivers
v0000017c4373c5f0_0 .net "Z1", 2 0, L_0000017c43df2990;  1 drivers
v0000017c4373b970_0 .net "Z2", 2 0, L_0000017c43df1c70;  1 drivers
v0000017c4373d810_0 .net "Z3", 2 0, L_0000017c43df1f90;  1 drivers
v0000017c4373bc90_0 .net "ZF", 4 0, L_0000017c43df3250;  1 drivers
v0000017c4373d6d0_0 .net "bin", 0 0, L_0000017c43df50f0;  1 drivers
v0000017c4373cd70_0 .net "cout1", 0 0, L_0000017c43df2b70;  1 drivers
v0000017c4373bd30_0 .net "cout2", 0 0, L_0000017c43df07d0;  1 drivers
v0000017c4373ce10_0 .net "cout3", 0 0, L_0000017c43df2530;  1 drivers
v0000017c4373cf50_0 .net "cout4", 0 0, L_0000017c43df2f30;  1 drivers
v0000017c4373d1d0_0 .net "cout5", 0 0, L_0000017c43df4790;  1 drivers
v0000017c4373b150_0 .net "sub_ans", 2 0, L_0000017c43df41f0;  1 drivers
L_0000017c43df2ad0 .part L_0000017c43dec1d0, 1, 1;
L_0000017c43df1770 .part L_0000017c43dec1d0, 0, 1;
L_0000017c43df2670 .part L_0000017c43ded850, 1, 1;
L_0000017c43df0cd0 .part L_0000017c43ded850, 0, 1;
S_0000017c43708210 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245a40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf1308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dba510 .functor BUFZ 1, L_0000017c43cf1308, C4<0>, C4<0>, C4<0>;
v0000017c4372c790_0 .net "S", 0 0, L_0000017c43dba4a0;  alias, 1 drivers
v0000017c4372cc90_0 .net *"_ivl_7", 0 0, L_0000017c43dba510;  1 drivers
v0000017c4372ce70_0 .net "a", 0 0, L_0000017c43df2ad0;  alias, 1 drivers
v0000017c4372cd30_0 .net "b", 0 0, L_0000017c43df1770;  alias, 1 drivers
v0000017c4372e3b0_0 .net "b1", 0 0, L_0000017c43dba5f0;  1 drivers
v0000017c4372c830_0 .net "c", 0 0, L_0000017c43df2b70;  alias, 1 drivers
v0000017c4372e6d0_0 .net "cin", 0 0, L_0000017c43cf1308;  1 drivers
v0000017c4372d2d0_0 .net "co", 1 0, L_0000017c43df0f50;  1 drivers
L_0000017c43df1a90 .part L_0000017c43df0f50, 0, 1;
L_0000017c43df0f50 .concat8 [ 1 1 0 0], L_0000017c43dba510, L_0000017c43dba0b0;
L_0000017c43df2b70 .part L_0000017c43df0f50, 1, 1;
S_0000017c43709ca0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43708210;
 .timescale 0 0;
P_0000017c43245ec0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dba5f0 .functor XOR 1, L_0000017c43cf1308, L_0000017c43df1770, C4<0>, C4<0>;
S_0000017c4370af60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43709ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dba0b0 .functor OR 1, L_0000017c43dba970, L_0000017c43db94e0, C4<0>, C4<0>;
v0000017c4372cbf0_0 .net "S", 0 0, L_0000017c43dba4a0;  alias, 1 drivers
v0000017c4372e270_0 .net "a", 0 0, L_0000017c43df2ad0;  alias, 1 drivers
v0000017c4372cb50_0 .net "b", 0 0, L_0000017c43dba5f0;  alias, 1 drivers
v0000017c4372ca10_0 .net "c", 0 0, L_0000017c43dba0b0;  1 drivers
v0000017c4372e630_0 .net "carry_1", 0 0, L_0000017c43dba970;  1 drivers
v0000017c4372c6f0_0 .net "carry_2", 0 0, L_0000017c43db94e0;  1 drivers
v0000017c4372e310_0 .net "cin", 0 0, L_0000017c43df1a90;  1 drivers
v0000017c4372cab0_0 .net "sum_1", 0 0, L_0000017c43dba820;  1 drivers
S_0000017c43709fc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dba820 .functor XOR 1, L_0000017c43df2ad0, L_0000017c43dba5f0, C4<0>, C4<0>;
L_0000017c43dba970 .functor AND 1, L_0000017c43df2ad0, L_0000017c43dba5f0, C4<1>, C4<1>;
v0000017c4372e090_0 .net "S", 0 0, L_0000017c43dba820;  alias, 1 drivers
v0000017c4372d370_0 .net "a", 0 0, L_0000017c43df2ad0;  alias, 1 drivers
v0000017c4372cdd0_0 .net "b", 0 0, L_0000017c43dba5f0;  alias, 1 drivers
v0000017c4372e1d0_0 .net "c", 0 0, L_0000017c43dba970;  alias, 1 drivers
S_0000017c43708d00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dba4a0 .functor XOR 1, L_0000017c43dba820, L_0000017c43df1a90, C4<0>, C4<0>;
L_0000017c43db94e0 .functor AND 1, L_0000017c43dba820, L_0000017c43df1a90, C4<1>, C4<1>;
v0000017c4372d910_0 .net "S", 0 0, L_0000017c43dba4a0;  alias, 1 drivers
v0000017c4372de10_0 .net "a", 0 0, L_0000017c43dba820;  alias, 1 drivers
v0000017c4372da50_0 .net "b", 0 0, L_0000017c43df1a90;  alias, 1 drivers
v0000017c4372e590_0 .net "c", 0 0, L_0000017c43db94e0;  alias, 1 drivers
S_0000017c437078b0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245ac0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf1350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dba350 .functor BUFZ 1, L_0000017c43cf1350, C4<0>, C4<0>, C4<0>;
v0000017c4372c330_0 .net "S", 0 0, L_0000017c43db9ef0;  alias, 1 drivers
v0000017c4372c3d0_0 .net *"_ivl_7", 0 0, L_0000017c43dba350;  1 drivers
v0000017c4372c470_0 .net "a", 0 0, L_0000017c43df2670;  alias, 1 drivers
v0000017c4372d0f0_0 .net "b", 0 0, L_0000017c43df0cd0;  alias, 1 drivers
v0000017c4372d230_0 .net "b1", 0 0, L_0000017c43db9550;  1 drivers
v0000017c4372d410_0 .net "c", 0 0, L_0000017c43df07d0;  alias, 1 drivers
v0000017c4372d4b0_0 .net "cin", 0 0, L_0000017c43cf1350;  1 drivers
v0000017c4372d550_0 .net "co", 1 0, L_0000017c43df0ff0;  1 drivers
L_0000017c43df0e10 .part L_0000017c43df0ff0, 0, 1;
L_0000017c43df0ff0 .concat8 [ 1 1 0 0], L_0000017c43dba350, L_0000017c43db96a0;
L_0000017c43df07d0 .part L_0000017c43df0ff0, 1, 1;
S_0000017c4370a600 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437078b0;
 .timescale 0 0;
P_0000017c43245b80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db9550 .functor XOR 1, L_0000017c43cf1350, L_0000017c43df0cd0, C4<0>, C4<0>;
S_0000017c4370a790 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db96a0 .functor OR 1, L_0000017c43dbac10, L_0000017c43dba580, C4<0>, C4<0>;
v0000017c4372d050_0 .net "S", 0 0, L_0000017c43db9ef0;  alias, 1 drivers
v0000017c4372e810_0 .net "a", 0 0, L_0000017c43df2670;  alias, 1 drivers
v0000017c4372c290_0 .net "b", 0 0, L_0000017c43db9550;  alias, 1 drivers
v0000017c4372dcd0_0 .net "c", 0 0, L_0000017c43db96a0;  1 drivers
v0000017c4372deb0_0 .net "carry_1", 0 0, L_0000017c43dbac10;  1 drivers
v0000017c4372db90_0 .net "carry_2", 0 0, L_0000017c43dba580;  1 drivers
v0000017c4372e8b0_0 .net "cin", 0 0, L_0000017c43df0e10;  1 drivers
v0000017c4372c1f0_0 .net "sum_1", 0 0, L_0000017c43dba430;  1 drivers
S_0000017c43707bd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dba430 .functor XOR 1, L_0000017c43df2670, L_0000017c43db9550, C4<0>, C4<0>;
L_0000017c43dbac10 .functor AND 1, L_0000017c43df2670, L_0000017c43db9550, C4<1>, C4<1>;
v0000017c4372daf0_0 .net "S", 0 0, L_0000017c43dba430;  alias, 1 drivers
v0000017c4372d190_0 .net "a", 0 0, L_0000017c43df2670;  alias, 1 drivers
v0000017c4372dff0_0 .net "b", 0 0, L_0000017c43db9550;  alias, 1 drivers
v0000017c4372e450_0 .net "c", 0 0, L_0000017c43dbac10;  alias, 1 drivers
S_0000017c4370a920 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9ef0 .functor XOR 1, L_0000017c43dba430, L_0000017c43df0e10, C4<0>, C4<0>;
L_0000017c43dba580 .functor AND 1, L_0000017c43dba430, L_0000017c43df0e10, C4<1>, C4<1>;
v0000017c4372e770_0 .net "S", 0 0, L_0000017c43db9ef0;  alias, 1 drivers
v0000017c4372cf10_0 .net "a", 0 0, L_0000017c43dba430;  alias, 1 drivers
v0000017c4372e4f0_0 .net "b", 0 0, L_0000017c43df0e10;  alias, 1 drivers
v0000017c4372cfb0_0 .net "c", 0 0, L_0000017c43dba580;  alias, 1 drivers
S_0000017c4370ba50 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245bc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf1548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dba6d0 .functor BUFZ 1, L_0000017c43cf1548, C4<0>, C4<0>, C4<0>;
v0000017c437304d0_0 .net "S", 2 0, L_0000017c43df09b0;  alias, 1 drivers
v0000017c4372f710_0 .net *"_ivl_0", 0 0, L_0000017c43dba120;  1 drivers
v0000017c4372f0d0_0 .net *"_ivl_10", 0 0, L_0000017c43db9f60;  1 drivers
v0000017c4372f850_0 .net *"_ivl_20", 0 0, L_0000017c43dba270;  1 drivers
v0000017c4372f990_0 .net *"_ivl_36", 0 0, L_0000017c43dba6d0;  1 drivers
v0000017c437306b0_0 .net "a", 2 0, L_0000017c43df2990;  alias, 1 drivers
v0000017c4372fcb0_0 .net "b", 2 0, L_0000017c43df1c70;  alias, 1 drivers
v0000017c4372fb70_0 .net "b1", 2 0, L_0000017c43df0730;  1 drivers
v0000017c437307f0_0 .net "c", 0 0, L_0000017c43df2530;  alias, 1 drivers
v0000017c4372ff30_0 .net "cin", 0 0, L_0000017c43cf1548;  1 drivers
v0000017c4372e950_0 .net "co", 3 0, L_0000017c43df0a50;  1 drivers
L_0000017c43df1d10 .part L_0000017c43df1c70, 0, 1;
L_0000017c43df0d70 .part L_0000017c43df2990, 0, 1;
L_0000017c43df1ef0 .part L_0000017c43df0730, 0, 1;
L_0000017c43df2c10 .part L_0000017c43df0a50, 0, 1;
L_0000017c43df2030 .part L_0000017c43df1c70, 1, 1;
L_0000017c43df1090 .part L_0000017c43df2990, 1, 1;
L_0000017c43df0690 .part L_0000017c43df0730, 1, 1;
L_0000017c43df22b0 .part L_0000017c43df0a50, 1, 1;
L_0000017c43df0730 .concat8 [ 1 1 1 0], L_0000017c43dba120, L_0000017c43db9f60, L_0000017c43dba270;
L_0000017c43df1130 .part L_0000017c43df1c70, 2, 1;
L_0000017c43df11d0 .part L_0000017c43df2990, 2, 1;
L_0000017c43df0870 .part L_0000017c43df0730, 2, 1;
L_0000017c43df1590 .part L_0000017c43df0a50, 2, 1;
L_0000017c43df09b0 .concat8 [ 1 1 1 0], L_0000017c43db9be0, L_0000017c43db9940, L_0000017c43dbab30;
L_0000017c43df0a50 .concat8 [ 1 1 1 1], L_0000017c43dba6d0, L_0000017c43db9cc0, L_0000017c43db9da0, L_0000017c43dba040;
L_0000017c43df2530 .part L_0000017c43df0a50, 3, 1;
S_0000017c43707ef0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4370ba50;
 .timescale 0 0;
P_0000017c43245680 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dba120 .functor XOR 1, L_0000017c43cf1548, L_0000017c43df1d10, C4<0>, C4<0>;
v0000017c4372ed10_0 .net *"_ivl_1", 0 0, L_0000017c43df1d10;  1 drivers
S_0000017c43705c90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43707ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db9cc0 .functor OR 1, L_0000017c43db9d30, L_0000017c43dbadd0, C4<0>, C4<0>;
v0000017c4372f7b0_0 .net "S", 0 0, L_0000017c43db9be0;  1 drivers
v0000017c4372f5d0_0 .net "a", 0 0, L_0000017c43df0d70;  1 drivers
v0000017c4372f8f0_0 .net "b", 0 0, L_0000017c43df1ef0;  1 drivers
v0000017c437302f0_0 .net "c", 0 0, L_0000017c43db9cc0;  1 drivers
v0000017c4372e9f0_0 .net "carry_1", 0 0, L_0000017c43db9d30;  1 drivers
v0000017c4372ea90_0 .net "carry_2", 0 0, L_0000017c43dbadd0;  1 drivers
v0000017c4372f170_0 .net "cin", 0 0, L_0000017c43df2c10;  1 drivers
v0000017c4372fa30_0 .net "sum_1", 0 0, L_0000017c43db9710;  1 drivers
S_0000017c4370aab0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43705c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9710 .functor XOR 1, L_0000017c43df0d70, L_0000017c43df1ef0, C4<0>, C4<0>;
L_0000017c43db9d30 .functor AND 1, L_0000017c43df0d70, L_0000017c43df1ef0, C4<1>, C4<1>;
v0000017c4372d690_0 .net "S", 0 0, L_0000017c43db9710;  alias, 1 drivers
v0000017c4372d730_0 .net "a", 0 0, L_0000017c43df0d70;  alias, 1 drivers
v0000017c4372d7d0_0 .net "b", 0 0, L_0000017c43df1ef0;  alias, 1 drivers
v0000017c4372d870_0 .net "c", 0 0, L_0000017c43db9d30;  alias, 1 drivers
S_0000017c4370ac40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43705c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9be0 .functor XOR 1, L_0000017c43db9710, L_0000017c43df2c10, C4<0>, C4<0>;
L_0000017c43dbadd0 .functor AND 1, L_0000017c43db9710, L_0000017c43df2c10, C4<1>, C4<1>;
v0000017c4372dc30_0 .net "S", 0 0, L_0000017c43db9be0;  alias, 1 drivers
v0000017c4372ee50_0 .net "a", 0 0, L_0000017c43db9710;  alias, 1 drivers
v0000017c43730c50_0 .net "b", 0 0, L_0000017c43df2c10;  alias, 1 drivers
v0000017c4372fc10_0 .net "c", 0 0, L_0000017c43dbadd0;  alias, 1 drivers
S_0000017c43708e90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4370ba50;
 .timescale 0 0;
P_0000017c43245400 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43db9f60 .functor XOR 1, L_0000017c43cf1548, L_0000017c43df2030, C4<0>, C4<0>;
v0000017c4372fdf0_0 .net *"_ivl_1", 0 0, L_0000017c43df2030;  1 drivers
S_0000017c43705e20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43708e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db9da0 .functor OR 1, L_0000017c43db9860, L_0000017c43dba660, C4<0>, C4<0>;
v0000017c43730f70_0 .net "S", 0 0, L_0000017c43db9940;  1 drivers
v0000017c4372f210_0 .net "a", 0 0, L_0000017c43df1090;  1 drivers
v0000017c43730930_0 .net "b", 0 0, L_0000017c43df0690;  1 drivers
v0000017c4372f530_0 .net "c", 0 0, L_0000017c43db9da0;  1 drivers
v0000017c43730070_0 .net "carry_1", 0 0, L_0000017c43db9860;  1 drivers
v0000017c437309d0_0 .net "carry_2", 0 0, L_0000017c43dba660;  1 drivers
v0000017c4372f350_0 .net "cin", 0 0, L_0000017c43df22b0;  1 drivers
v0000017c4372edb0_0 .net "sum_1", 0 0, L_0000017c43dba7b0;  1 drivers
S_0000017c43709020 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43705e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dba7b0 .functor XOR 1, L_0000017c43df1090, L_0000017c43df0690, C4<0>, C4<0>;
L_0000017c43db9860 .functor AND 1, L_0000017c43df1090, L_0000017c43df0690, C4<1>, C4<1>;
v0000017c43730110_0 .net "S", 0 0, L_0000017c43dba7b0;  alias, 1 drivers
v0000017c43730570_0 .net "a", 0 0, L_0000017c43df1090;  alias, 1 drivers
v0000017c43730250_0 .net "b", 0 0, L_0000017c43df0690;  alias, 1 drivers
v0000017c43730d90_0 .net "c", 0 0, L_0000017c43db9860;  alias, 1 drivers
S_0000017c4370add0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43705e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9940 .functor XOR 1, L_0000017c43dba7b0, L_0000017c43df22b0, C4<0>, C4<0>;
L_0000017c43dba660 .functor AND 1, L_0000017c43dba7b0, L_0000017c43df22b0, C4<1>, C4<1>;
v0000017c4372f2b0_0 .net "S", 0 0, L_0000017c43db9940;  alias, 1 drivers
v0000017c43730bb0_0 .net "a", 0 0, L_0000017c43dba7b0;  alias, 1 drivers
v0000017c43730e30_0 .net "b", 0 0, L_0000017c43df22b0;  alias, 1 drivers
v0000017c43730ed0_0 .net "c", 0 0, L_0000017c43dba660;  alias, 1 drivers
S_0000017c4370b0f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4370ba50;
 .timescale 0 0;
P_0000017c432460c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dba270 .functor XOR 1, L_0000017c43cf1548, L_0000017c43df1130, C4<0>, C4<0>;
v0000017c4372fe90_0 .net *"_ivl_1", 0 0, L_0000017c43df1130;  1 drivers
S_0000017c43707a40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dba040 .functor OR 1, L_0000017c43dbacf0, L_0000017c43db9b70, C4<0>, C4<0>;
v0000017c4372fd50_0 .net "S", 0 0, L_0000017c43dbab30;  1 drivers
v0000017c43731010_0 .net "a", 0 0, L_0000017c43df11d0;  1 drivers
v0000017c437310b0_0 .net "b", 0 0, L_0000017c43df0870;  1 drivers
v0000017c4372ef90_0 .net "c", 0 0, L_0000017c43dba040;  1 drivers
v0000017c437301b0_0 .net "carry_1", 0 0, L_0000017c43dbacf0;  1 drivers
v0000017c43730390_0 .net "carry_2", 0 0, L_0000017c43db9b70;  1 drivers
v0000017c4372f670_0 .net "cin", 0 0, L_0000017c43df1590;  1 drivers
v0000017c43730610_0 .net "sum_1", 0 0, L_0000017c43db9e80;  1 drivers
S_0000017c437083a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43707a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9e80 .functor XOR 1, L_0000017c43df11d0, L_0000017c43df0870, C4<0>, C4<0>;
L_0000017c43dbacf0 .functor AND 1, L_0000017c43df11d0, L_0000017c43df0870, C4<1>, C4<1>;
v0000017c4372eef0_0 .net "S", 0 0, L_0000017c43db9e80;  alias, 1 drivers
v0000017c4372fad0_0 .net "a", 0 0, L_0000017c43df11d0;  alias, 1 drivers
v0000017c4372f030_0 .net "b", 0 0, L_0000017c43df0870;  alias, 1 drivers
v0000017c4372f3f0_0 .net "c", 0 0, L_0000017c43dbacf0;  alias, 1 drivers
S_0000017c437091b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43707a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbab30 .functor XOR 1, L_0000017c43db9e80, L_0000017c43df1590, C4<0>, C4<0>;
L_0000017c43db9b70 .functor AND 1, L_0000017c43db9e80, L_0000017c43df1590, C4<1>, C4<1>;
v0000017c43730890_0 .net "S", 0 0, L_0000017c43dbab30;  alias, 1 drivers
v0000017c43730430_0 .net "a", 0 0, L_0000017c43db9e80;  alias, 1 drivers
v0000017c43730b10_0 .net "b", 0 0, L_0000017c43df1590;  alias, 1 drivers
v0000017c4372f490_0 .net "c", 0 0, L_0000017c43db9b70;  alias, 1 drivers
S_0000017c43709340 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245c00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf16f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dbb620 .functor BUFZ 1, L_0000017c43cf16f8, C4<0>, C4<0>, C4<0>;
v0000017c43735b10_0 .net "S", 4 0, L_0000017c43df3250;  alias, 1 drivers
v0000017c43735c50_0 .net *"_ivl_0", 0 0, L_0000017c43db9a20;  1 drivers
v0000017c43735d90_0 .net *"_ivl_10", 0 0, L_0000017c43dbaeb0;  1 drivers
v0000017c43733c70_0 .net *"_ivl_20", 0 0, L_0000017c43dbb9a0;  1 drivers
v0000017c437359d0_0 .net *"_ivl_30", 0 0, L_0000017c43dbb7e0;  1 drivers
v0000017c43735cf0_0 .net *"_ivl_40", 0 0, L_0000017c43dbc340;  1 drivers
v0000017c43734990_0 .net *"_ivl_56", 0 0, L_0000017c43dbb620;  1 drivers
v0000017c43735750_0 .net "a", 4 0, L_0000017c43df39d0;  alias, 1 drivers
v0000017c43734170_0 .net "b", 4 0, L_0000017c43df2fd0;  alias, 1 drivers
v0000017c43734210_0 .net "b1", 4 0, L_0000017c43df4c90;  1 drivers
v0000017c43736010_0 .net "c", 0 0, L_0000017c43df2f30;  alias, 1 drivers
v0000017c43733e50_0 .net "cin", 0 0, L_0000017c43cf16f8;  1 drivers
v0000017c43735e30_0 .net "co", 5 0, L_0000017c43df43d0;  1 drivers
L_0000017c43df4dd0 .part L_0000017c43df2fd0, 0, 1;
L_0000017c43df3bb0 .part L_0000017c43df39d0, 0, 1;
L_0000017c43df4330 .part L_0000017c43df4c90, 0, 1;
L_0000017c43df3e30 .part L_0000017c43df43d0, 0, 1;
L_0000017c43df3c50 .part L_0000017c43df2fd0, 1, 1;
L_0000017c43df4bf0 .part L_0000017c43df39d0, 1, 1;
L_0000017c43df3d90 .part L_0000017c43df4c90, 1, 1;
L_0000017c43df3890 .part L_0000017c43df43d0, 1, 1;
L_0000017c43df3570 .part L_0000017c43df2fd0, 2, 1;
L_0000017c43df3390 .part L_0000017c43df39d0, 2, 1;
L_0000017c43df4290 .part L_0000017c43df4c90, 2, 1;
L_0000017c43df4e70 .part L_0000017c43df43d0, 2, 1;
L_0000017c43df54b0 .part L_0000017c43df2fd0, 3, 1;
L_0000017c43df2df0 .part L_0000017c43df39d0, 3, 1;
L_0000017c43df3cf0 .part L_0000017c43df4c90, 3, 1;
L_0000017c43df45b0 .part L_0000017c43df43d0, 3, 1;
LS_0000017c43df4c90_0_0 .concat8 [ 1 1 1 1], L_0000017c43db9a20, L_0000017c43dbaeb0, L_0000017c43dbb9a0, L_0000017c43dbb7e0;
LS_0000017c43df4c90_0_4 .concat8 [ 1 0 0 0], L_0000017c43dbc340;
L_0000017c43df4c90 .concat8 [ 4 1 0 0], LS_0000017c43df4c90_0_0, LS_0000017c43df4c90_0_4;
L_0000017c43df2e90 .part L_0000017c43df2fd0, 4, 1;
L_0000017c43df4d30 .part L_0000017c43df39d0, 4, 1;
L_0000017c43df3110 .part L_0000017c43df4c90, 4, 1;
L_0000017c43df4650 .part L_0000017c43df43d0, 4, 1;
LS_0000017c43df3250_0_0 .concat8 [ 1 1 1 1], L_0000017c43dbbcb0, L_0000017c43dbc5e0, L_0000017c43dbc6c0, L_0000017c43dbbe70;
LS_0000017c43df3250_0_4 .concat8 [ 1 0 0 0], L_0000017c43dbb5b0;
L_0000017c43df3250 .concat8 [ 4 1 0 0], LS_0000017c43df3250_0_0, LS_0000017c43df3250_0_4;
LS_0000017c43df43d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43dbb620, L_0000017c43dbbf50, L_0000017c43dbc180, L_0000017c43dbbee0;
LS_0000017c43df43d0_0_4 .concat8 [ 1 1 0 0], L_0000017c43dbbfc0, L_0000017c43dbb8c0;
L_0000017c43df43d0 .concat8 [ 4 2 0 0], LS_0000017c43df43d0_0_0, LS_0000017c43df43d0_0_4;
L_0000017c43df2f30 .part L_0000017c43df43d0, 5, 1;
S_0000017c4370b280 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43709340;
 .timescale 0 0;
P_0000017c43245c40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43db9a20 .functor XOR 1, L_0000017c43cf16f8, L_0000017c43df4dd0, C4<0>, C4<0>;
v0000017c437338b0_0 .net *"_ivl_1", 0 0, L_0000017c43df4dd0;  1 drivers
S_0000017c4370b5a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbbf50 .functor OR 1, L_0000017c43db9b00, L_0000017c43dbb150, C4<0>, C4<0>;
v0000017c437318d0_0 .net "S", 0 0, L_0000017c43dbbcb0;  1 drivers
v0000017c43731c90_0 .net "a", 0 0, L_0000017c43df3bb0;  1 drivers
v0000017c43732af0_0 .net "b", 0 0, L_0000017c43df4330;  1 drivers
v0000017c43731e70_0 .net "c", 0 0, L_0000017c43dbbf50;  1 drivers
v0000017c43732f50_0 .net "carry_1", 0 0, L_0000017c43db9b00;  1 drivers
v0000017c437333b0_0 .net "carry_2", 0 0, L_0000017c43dbb150;  1 drivers
v0000017c43731b50_0 .net "cin", 0 0, L_0000017c43df3e30;  1 drivers
v0000017c437327d0_0 .net "sum_1", 0 0, L_0000017c43db9a90;  1 drivers
S_0000017c43706140 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9a90 .functor XOR 1, L_0000017c43df3bb0, L_0000017c43df4330, C4<0>, C4<0>;
L_0000017c43db9b00 .functor AND 1, L_0000017c43df3bb0, L_0000017c43df4330, C4<1>, C4<1>;
v0000017c43730a70_0 .net "S", 0 0, L_0000017c43db9a90;  alias, 1 drivers
v0000017c43730750_0 .net "a", 0 0, L_0000017c43df3bb0;  alias, 1 drivers
v0000017c43730cf0_0 .net "b", 0 0, L_0000017c43df4330;  alias, 1 drivers
v0000017c4372eb30_0 .net "c", 0 0, L_0000017c43db9b00;  alias, 1 drivers
S_0000017c4370b730 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbbcb0 .functor XOR 1, L_0000017c43db9a90, L_0000017c43df3e30, C4<0>, C4<0>;
L_0000017c43dbb150 .functor AND 1, L_0000017c43db9a90, L_0000017c43df3e30, C4<1>, C4<1>;
v0000017c4372ebd0_0 .net "S", 0 0, L_0000017c43dbbcb0;  alias, 1 drivers
v0000017c4372ffd0_0 .net "a", 0 0, L_0000017c43db9a90;  alias, 1 drivers
v0000017c4372ec70_0 .net "b", 0 0, L_0000017c43df3e30;  alias, 1 drivers
v0000017c43733630_0 .net "c", 0 0, L_0000017c43dbb150;  alias, 1 drivers
S_0000017c437062d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43709340;
 .timescale 0 0;
P_0000017c43246100 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43dbaeb0 .functor XOR 1, L_0000017c43cf16f8, L_0000017c43df3c50, C4<0>, C4<0>;
v0000017c437311f0_0 .net *"_ivl_1", 0 0, L_0000017c43df3c50;  1 drivers
S_0000017c43706910 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437062d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbc180 .functor OR 1, L_0000017c43dbb2a0, L_0000017c43dbc3b0, C4<0>, C4<0>;
v0000017c43732eb0_0 .net "S", 0 0, L_0000017c43dbc5e0;  1 drivers
v0000017c437313d0_0 .net "a", 0 0, L_0000017c43df4bf0;  1 drivers
v0000017c437315b0_0 .net "b", 0 0, L_0000017c43df3d90;  1 drivers
v0000017c43732870_0 .net "c", 0 0, L_0000017c43dbc180;  1 drivers
v0000017c43732410_0 .net "carry_1", 0 0, L_0000017c43dbb2a0;  1 drivers
v0000017c43731bf0_0 .net "carry_2", 0 0, L_0000017c43dbc3b0;  1 drivers
v0000017c437320f0_0 .net "cin", 0 0, L_0000017c43df3890;  1 drivers
v0000017c43732190_0 .net "sum_1", 0 0, L_0000017c43dbbe00;  1 drivers
S_0000017c43706f50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43706910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbbe00 .functor XOR 1, L_0000017c43df4bf0, L_0000017c43df3d90, C4<0>, C4<0>;
L_0000017c43dbb2a0 .functor AND 1, L_0000017c43df4bf0, L_0000017c43df3d90, C4<1>, C4<1>;
v0000017c43733590_0 .net "S", 0 0, L_0000017c43dbbe00;  alias, 1 drivers
v0000017c43731830_0 .net "a", 0 0, L_0000017c43df4bf0;  alias, 1 drivers
v0000017c43732ff0_0 .net "b", 0 0, L_0000017c43df3d90;  alias, 1 drivers
v0000017c43732730_0 .net "c", 0 0, L_0000017c43dbb2a0;  alias, 1 drivers
S_0000017c43710b90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43706910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc5e0 .functor XOR 1, L_0000017c43dbbe00, L_0000017c43df3890, C4<0>, C4<0>;
L_0000017c43dbc3b0 .functor AND 1, L_0000017c43dbbe00, L_0000017c43df3890, C4<1>, C4<1>;
v0000017c437322d0_0 .net "S", 0 0, L_0000017c43dbc5e0;  alias, 1 drivers
v0000017c43731f10_0 .net "a", 0 0, L_0000017c43dbbe00;  alias, 1 drivers
v0000017c437336d0_0 .net "b", 0 0, L_0000017c43df3890;  alias, 1 drivers
v0000017c43731970_0 .net "c", 0 0, L_0000017c43dbc3b0;  alias, 1 drivers
S_0000017c4370eac0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43709340;
 .timescale 0 0;
P_0000017c43245cc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dbb9a0 .functor XOR 1, L_0000017c43cf16f8, L_0000017c43df3570, C4<0>, C4<0>;
v0000017c437324b0_0 .net *"_ivl_1", 0 0, L_0000017c43df3570;  1 drivers
S_0000017c4370c9f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbbee0 .functor OR 1, L_0000017c43dbc030, L_0000017c43dbb690, C4<0>, C4<0>;
v0000017c43731a10_0 .net "S", 0 0, L_0000017c43dbc6c0;  1 drivers
v0000017c43733810_0 .net "a", 0 0, L_0000017c43df3390;  1 drivers
v0000017c43732c30_0 .net "b", 0 0, L_0000017c43df4290;  1 drivers
v0000017c43731ab0_0 .net "c", 0 0, L_0000017c43dbbee0;  1 drivers
v0000017c43731dd0_0 .net "carry_1", 0 0, L_0000017c43dbc030;  1 drivers
v0000017c43732cd0_0 .net "carry_2", 0 0, L_0000017c43dbb690;  1 drivers
v0000017c43731fb0_0 .net "cin", 0 0, L_0000017c43df4e70;  1 drivers
v0000017c43732050_0 .net "sum_1", 0 0, L_0000017c43dbb540;  1 drivers
S_0000017c4370ede0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbb540 .functor XOR 1, L_0000017c43df3390, L_0000017c43df4290, C4<0>, C4<0>;
L_0000017c43dbc030 .functor AND 1, L_0000017c43df3390, L_0000017c43df4290, C4<1>, C4<1>;
v0000017c437331d0_0 .net "S", 0 0, L_0000017c43dbb540;  alias, 1 drivers
v0000017c43731d30_0 .net "a", 0 0, L_0000017c43df3390;  alias, 1 drivers
v0000017c43732230_0 .net "b", 0 0, L_0000017c43df4290;  alias, 1 drivers
v0000017c43733270_0 .net "c", 0 0, L_0000017c43dbc030;  alias, 1 drivers
S_0000017c4370f100 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc6c0 .functor XOR 1, L_0000017c43dbb540, L_0000017c43df4e70, C4<0>, C4<0>;
L_0000017c43dbb690 .functor AND 1, L_0000017c43dbb540, L_0000017c43df4e70, C4<1>, C4<1>;
v0000017c43733770_0 .net "S", 0 0, L_0000017c43dbc6c0;  alias, 1 drivers
v0000017c43733450_0 .net "a", 0 0, L_0000017c43dbb540;  alias, 1 drivers
v0000017c43732370_0 .net "b", 0 0, L_0000017c43df4e70;  alias, 1 drivers
v0000017c43733090_0 .net "c", 0 0, L_0000017c43dbb690;  alias, 1 drivers
S_0000017c43710d20 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43709340;
 .timescale 0 0;
P_0000017c43246140 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43dbb7e0 .functor XOR 1, L_0000017c43cf16f8, L_0000017c43df54b0, C4<0>, C4<0>;
v0000017c43731470_0 .net *"_ivl_1", 0 0, L_0000017c43df54b0;  1 drivers
S_0000017c4370d670 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43710d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbbfc0 .functor OR 1, L_0000017c43dbb230, L_0000017c43dbb770, C4<0>, C4<0>;
v0000017c43731790_0 .net "S", 0 0, L_0000017c43dbbe70;  1 drivers
v0000017c43731290_0 .net "a", 0 0, L_0000017c43df2df0;  1 drivers
v0000017c437334f0_0 .net "b", 0 0, L_0000017c43df3cf0;  1 drivers
v0000017c43731650_0 .net "c", 0 0, L_0000017c43dbbfc0;  1 drivers
v0000017c43731330_0 .net "carry_1", 0 0, L_0000017c43dbb230;  1 drivers
v0000017c43732a50_0 .net "carry_2", 0 0, L_0000017c43dbb770;  1 drivers
v0000017c43731510_0 .net "cin", 0 0, L_0000017c43df45b0;  1 drivers
v0000017c43732b90_0 .net "sum_1", 0 0, L_0000017c43dbc8f0;  1 drivers
S_0000017c43712170 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc8f0 .functor XOR 1, L_0000017c43df2df0, L_0000017c43df3cf0, C4<0>, C4<0>;
L_0000017c43dbb230 .functor AND 1, L_0000017c43df2df0, L_0000017c43df3cf0, C4<1>, C4<1>;
v0000017c43732e10_0 .net "S", 0 0, L_0000017c43dbc8f0;  alias, 1 drivers
v0000017c43731150_0 .net "a", 0 0, L_0000017c43df2df0;  alias, 1 drivers
v0000017c43732550_0 .net "b", 0 0, L_0000017c43df3cf0;  alias, 1 drivers
v0000017c43732910_0 .net "c", 0 0, L_0000017c43dbb230;  alias, 1 drivers
S_0000017c4370cb80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbbe70 .functor XOR 1, L_0000017c43dbc8f0, L_0000017c43df45b0, C4<0>, C4<0>;
L_0000017c43dbb770 .functor AND 1, L_0000017c43dbc8f0, L_0000017c43df45b0, C4<1>, C4<1>;
v0000017c437329b0_0 .net "S", 0 0, L_0000017c43dbbe70;  alias, 1 drivers
v0000017c437325f0_0 .net "a", 0 0, L_0000017c43dbc8f0;  alias, 1 drivers
v0000017c43732690_0 .net "b", 0 0, L_0000017c43df45b0;  alias, 1 drivers
v0000017c43733310_0 .net "c", 0 0, L_0000017c43dbb770;  alias, 1 drivers
S_0000017c4370cd10 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43709340;
 .timescale 0 0;
P_0000017c43245c80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43dbc340 .functor XOR 1, L_0000017c43cf16f8, L_0000017c43df2e90, C4<0>, C4<0>;
v0000017c43733bd0_0 .net *"_ivl_1", 0 0, L_0000017c43df2e90;  1 drivers
S_0000017c4370ef70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbb8c0 .functor OR 1, L_0000017c43dbb850, L_0000017c43dbba80, C4<0>, C4<0>;
v0000017c437339f0_0 .net "S", 0 0, L_0000017c43dbb5b0;  1 drivers
v0000017c43733a90_0 .net "a", 0 0, L_0000017c43df4d30;  1 drivers
v0000017c43735a70_0 .net "b", 0 0, L_0000017c43df3110;  1 drivers
v0000017c43735930_0 .net "c", 0 0, L_0000017c43dbb8c0;  1 drivers
v0000017c43735070_0 .net "carry_1", 0 0, L_0000017c43dbb850;  1 drivers
v0000017c43733b30_0 .net "carry_2", 0 0, L_0000017c43dbba80;  1 drivers
v0000017c43735890_0 .net "cin", 0 0, L_0000017c43df4650;  1 drivers
v0000017c43734f30_0 .net "sum_1", 0 0, L_0000017c43dbc1f0;  1 drivers
S_0000017c43711040 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc1f0 .functor XOR 1, L_0000017c43df4d30, L_0000017c43df3110, C4<0>, C4<0>;
L_0000017c43dbb850 .functor AND 1, L_0000017c43df4d30, L_0000017c43df3110, C4<1>, C4<1>;
v0000017c43732d70_0 .net "S", 0 0, L_0000017c43dbc1f0;  alias, 1 drivers
v0000017c43733130_0 .net "a", 0 0, L_0000017c43df4d30;  alias, 1 drivers
v0000017c437316f0_0 .net "b", 0 0, L_0000017c43df3110;  alias, 1 drivers
v0000017c43734df0_0 .net "c", 0 0, L_0000017c43dbb850;  alias, 1 drivers
S_0000017c43711810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbb5b0 .functor XOR 1, L_0000017c43dbc1f0, L_0000017c43df4650, C4<0>, C4<0>;
L_0000017c43dbba80 .functor AND 1, L_0000017c43dbc1f0, L_0000017c43df4650, C4<1>, C4<1>;
v0000017c43735390_0 .net "S", 0 0, L_0000017c43dbb5b0;  alias, 1 drivers
v0000017c43735250_0 .net "a", 0 0, L_0000017c43dbc1f0;  alias, 1 drivers
v0000017c43735bb0_0 .net "b", 0 0, L_0000017c43df4650;  alias, 1 drivers
v0000017c437348f0_0 .net "c", 0 0, L_0000017c43dbba80;  alias, 1 drivers
S_0000017c4370e160 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245d00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf1740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dbae40 .functor BUFZ 1, L_0000017c43cf1740, C4<0>, C4<0>, C4<0>;
v0000017c437368d0_0 .net "S", 4 0, L_0000017c43df40b0;  alias, 1 drivers
v0000017c43737e10_0 .net *"_ivl_0", 0 0, L_0000017c43dbb700;  1 drivers
v0000017c43738310_0 .net *"_ivl_10", 0 0, L_0000017c43dbb930;  1 drivers
v0000017c43736510_0 .net *"_ivl_20", 0 0, L_0000017c43dbb0e0;  1 drivers
v0000017c43737690_0 .net *"_ivl_30", 0 0, L_0000017c43dbbd90;  1 drivers
v0000017c437377d0_0 .net *"_ivl_40", 0 0, L_0000017c43dbc810;  1 drivers
v0000017c43737910_0 .net *"_ivl_56", 0 0, L_0000017c43dbae40;  1 drivers
v0000017c43737a50_0 .net "a", 4 0, L_0000017c43df3250;  alias, 1 drivers
v0000017c43737b90_0 .net "b", 4 0, o0000017c436b4248;  alias, 0 drivers
v0000017c43737d70_0 .net "b1", 4 0, L_0000017c43df3750;  1 drivers
v0000017c43737eb0_0 .net "c", 0 0, L_0000017c43df4790;  alias, 1 drivers
v0000017c43737f50_0 .net "cin", 0 0, L_0000017c43cf1740;  1 drivers
v0000017c43737ff0_0 .net "co", 5 0, L_0000017c43df5410;  1 drivers
L_0000017c43df32f0 .part o0000017c436b4248, 0, 1;
L_0000017c43df4f10 .part L_0000017c43df3250, 0, 1;
L_0000017c43df5230 .part L_0000017c43df3750, 0, 1;
L_0000017c43df46f0 .part L_0000017c43df5410, 0, 1;
L_0000017c43df5190 .part o0000017c436b4248, 1, 1;
L_0000017c43df3430 .part L_0000017c43df3250, 1, 1;
L_0000017c43df3ed0 .part L_0000017c43df3750, 1, 1;
L_0000017c43df3070 .part L_0000017c43df5410, 1, 1;
L_0000017c43df4470 .part o0000017c436b4248, 2, 1;
L_0000017c43df4fb0 .part L_0000017c43df3250, 2, 1;
L_0000017c43df4ab0 .part L_0000017c43df3750, 2, 1;
L_0000017c43df5050 .part L_0000017c43df5410, 2, 1;
L_0000017c43df34d0 .part o0000017c436b4248, 3, 1;
L_0000017c43df3f70 .part L_0000017c43df3250, 3, 1;
L_0000017c43df3610 .part L_0000017c43df3750, 3, 1;
L_0000017c43df36b0 .part L_0000017c43df5410, 3, 1;
LS_0000017c43df3750_0_0 .concat8 [ 1 1 1 1], L_0000017c43dbb700, L_0000017c43dbb930, L_0000017c43dbb0e0, L_0000017c43dbbd90;
LS_0000017c43df3750_0_4 .concat8 [ 1 0 0 0], L_0000017c43dbc810;
L_0000017c43df3750 .concat8 [ 4 1 0 0], LS_0000017c43df3750_0_0, LS_0000017c43df3750_0_4;
L_0000017c43df4010 .part o0000017c436b4248, 4, 1;
L_0000017c43df3a70 .part L_0000017c43df3250, 4, 1;
L_0000017c43df3b10 .part L_0000017c43df3750, 4, 1;
L_0000017c43df37f0 .part L_0000017c43df5410, 4, 1;
LS_0000017c43df40b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43dbb3f0, L_0000017c43dbbd20, L_0000017c43dbbaf0, L_0000017c43dbc500;
LS_0000017c43df40b0_0_4 .concat8 [ 1 0 0 0], L_0000017c43dbc880;
L_0000017c43df40b0 .concat8 [ 4 1 0 0], LS_0000017c43df40b0_0_0, LS_0000017c43df40b0_0_4;
LS_0000017c43df5410_0_0 .concat8 [ 1 1 1 1], L_0000017c43dbae40, L_0000017c43dbc260, L_0000017c43dbb4d0, L_0000017c43dbbb60;
LS_0000017c43df5410_0_4 .concat8 [ 1 1 0 0], L_0000017c43dbc7a0, L_0000017c43dbc9d0;
L_0000017c43df5410 .concat8 [ 4 2 0 0], LS_0000017c43df5410_0_0, LS_0000017c43df5410_0_4;
L_0000017c43df4790 .part L_0000017c43df5410, 5, 1;
S_0000017c4370e2f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4370e160;
 .timescale 0 0;
P_0000017c43245d40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dbb700 .functor XOR 1, L_0000017c43cf1740, L_0000017c43df32f0, C4<0>, C4<0>;
v0000017c43734350_0 .net *"_ivl_1", 0 0, L_0000017c43df32f0;  1 drivers
S_0000017c43711680 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbc260 .functor OR 1, L_0000017c43dbc110, L_0000017c43dbbc40, C4<0>, C4<0>;
v0000017c43735570_0 .net "S", 0 0, L_0000017c43dbb3f0;  1 drivers
v0000017c43734530_0 .net "a", 0 0, L_0000017c43df4f10;  1 drivers
v0000017c43735f70_0 .net "b", 0 0, L_0000017c43df5230;  1 drivers
v0000017c43734030_0 .net "c", 0 0, L_0000017c43dbc260;  1 drivers
v0000017c437357f0_0 .net "carry_1", 0 0, L_0000017c43dbc110;  1 drivers
v0000017c437340d0_0 .net "carry_2", 0 0, L_0000017c43dbbc40;  1 drivers
v0000017c43734a30_0 .net "cin", 0 0, L_0000017c43df46f0;  1 drivers
v0000017c437360b0_0 .net "sum_1", 0 0, L_0000017c43dbc0a0;  1 drivers
S_0000017c43711b30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43711680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc0a0 .functor XOR 1, L_0000017c43df4f10, L_0000017c43df5230, C4<0>, C4<0>;
L_0000017c43dbc110 .functor AND 1, L_0000017c43df4f10, L_0000017c43df5230, C4<1>, C4<1>;
v0000017c43733ef0_0 .net "S", 0 0, L_0000017c43dbc0a0;  alias, 1 drivers
v0000017c43734cb0_0 .net "a", 0 0, L_0000017c43df4f10;  alias, 1 drivers
v0000017c437342b0_0 .net "b", 0 0, L_0000017c43df5230;  alias, 1 drivers
v0000017c43733d10_0 .net "c", 0 0, L_0000017c43dbc110;  alias, 1 drivers
S_0000017c437111d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43711680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbb3f0 .functor XOR 1, L_0000017c43dbc0a0, L_0000017c43df46f0, C4<0>, C4<0>;
L_0000017c43dbbc40 .functor AND 1, L_0000017c43dbc0a0, L_0000017c43df46f0, C4<1>, C4<1>;
v0000017c43735ed0_0 .net "S", 0 0, L_0000017c43dbb3f0;  alias, 1 drivers
v0000017c43733db0_0 .net "a", 0 0, L_0000017c43dbc0a0;  alias, 1 drivers
v0000017c437354d0_0 .net "b", 0 0, L_0000017c43df46f0;  alias, 1 drivers
v0000017c43733f90_0 .net "c", 0 0, L_0000017c43dbbc40;  alias, 1 drivers
S_0000017c4370f290 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4370e160;
 .timescale 0 0;
P_0000017c43246080 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43dbb930 .functor XOR 1, L_0000017c43cf1740, L_0000017c43df5190, C4<0>, C4<0>;
v0000017c437351b0_0 .net *"_ivl_1", 0 0, L_0000017c43df5190;  1 drivers
S_0000017c437119a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbb4d0 .functor OR 1, L_0000017c43dbba10, L_0000017c43dbb380, C4<0>, C4<0>;
v0000017c437347b0_0 .net "S", 0 0, L_0000017c43dbbd20;  1 drivers
v0000017c43734850_0 .net "a", 0 0, L_0000017c43df3430;  1 drivers
v0000017c43734b70_0 .net "b", 0 0, L_0000017c43df3ed0;  1 drivers
v0000017c43734c10_0 .net "c", 0 0, L_0000017c43dbb4d0;  1 drivers
v0000017c43734d50_0 .net "carry_1", 0 0, L_0000017c43dbba10;  1 drivers
v0000017c43734fd0_0 .net "carry_2", 0 0, L_0000017c43dbb380;  1 drivers
v0000017c43734e90_0 .net "cin", 0 0, L_0000017c43df3070;  1 drivers
v0000017c43735110_0 .net "sum_1", 0 0, L_0000017c43dbc570;  1 drivers
S_0000017c43711e50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437119a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc570 .functor XOR 1, L_0000017c43df3430, L_0000017c43df3ed0, C4<0>, C4<0>;
L_0000017c43dbba10 .functor AND 1, L_0000017c43df3430, L_0000017c43df3ed0, C4<1>, C4<1>;
v0000017c43733950_0 .net "S", 0 0, L_0000017c43dbc570;  alias, 1 drivers
v0000017c437343f0_0 .net "a", 0 0, L_0000017c43df3430;  alias, 1 drivers
v0000017c43734490_0 .net "b", 0 0, L_0000017c43df3ed0;  alias, 1 drivers
v0000017c437345d0_0 .net "c", 0 0, L_0000017c43dbba10;  alias, 1 drivers
S_0000017c43711360 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437119a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbbd20 .functor XOR 1, L_0000017c43dbc570, L_0000017c43df3070, C4<0>, C4<0>;
L_0000017c43dbb380 .functor AND 1, L_0000017c43dbc570, L_0000017c43df3070, C4<1>, C4<1>;
v0000017c437352f0_0 .net "S", 0 0, L_0000017c43dbbd20;  alias, 1 drivers
v0000017c43734670_0 .net "a", 0 0, L_0000017c43dbc570;  alias, 1 drivers
v0000017c43734710_0 .net "b", 0 0, L_0000017c43df3070;  alias, 1 drivers
v0000017c43734ad0_0 .net "c", 0 0, L_0000017c43dbb380;  alias, 1 drivers
S_0000017c4370db20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4370e160;
 .timescale 0 0;
P_0000017c43245480 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dbb0e0 .functor XOR 1, L_0000017c43cf1740, L_0000017c43df4470, C4<0>, C4<0>;
v0000017c43738630_0 .net *"_ivl_1", 0 0, L_0000017c43df4470;  1 drivers
S_0000017c4370f8d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbbb60 .functor OR 1, L_0000017c43dbc650, L_0000017c43dbc730, C4<0>, C4<0>;
v0000017c43737370_0 .net "S", 0 0, L_0000017c43dbbaf0;  1 drivers
v0000017c43736290_0 .net "a", 0 0, L_0000017c43df4fb0;  1 drivers
v0000017c43736330_0 .net "b", 0 0, L_0000017c43df4ab0;  1 drivers
v0000017c437386d0_0 .net "c", 0 0, L_0000017c43dbbb60;  1 drivers
v0000017c437372d0_0 .net "carry_1", 0 0, L_0000017c43dbc650;  1 drivers
v0000017c43738270_0 .net "carry_2", 0 0, L_0000017c43dbc730;  1 drivers
v0000017c437366f0_0 .net "cin", 0 0, L_0000017c43df5050;  1 drivers
v0000017c43738590_0 .net "sum_1", 0 0, L_0000017c43dbb460;  1 drivers
S_0000017c4370cea0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbb460 .functor XOR 1, L_0000017c43df4fb0, L_0000017c43df4ab0, C4<0>, C4<0>;
L_0000017c43dbc650 .functor AND 1, L_0000017c43df4fb0, L_0000017c43df4ab0, C4<1>, C4<1>;
v0000017c43735430_0 .net "S", 0 0, L_0000017c43dbb460;  alias, 1 drivers
v0000017c43735610_0 .net "a", 0 0, L_0000017c43df4fb0;  alias, 1 drivers
v0000017c437356b0_0 .net "b", 0 0, L_0000017c43df4ab0;  alias, 1 drivers
v0000017c43736dd0_0 .net "c", 0 0, L_0000017c43dbc650;  alias, 1 drivers
S_0000017c43711fe0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbbaf0 .functor XOR 1, L_0000017c43dbb460, L_0000017c43df5050, C4<0>, C4<0>;
L_0000017c43dbc730 .functor AND 1, L_0000017c43dbb460, L_0000017c43df5050, C4<1>, C4<1>;
v0000017c43736790_0 .net "S", 0 0, L_0000017c43dbbaf0;  alias, 1 drivers
v0000017c43737230_0 .net "a", 0 0, L_0000017c43dbb460;  alias, 1 drivers
v0000017c43736c90_0 .net "b", 0 0, L_0000017c43df5050;  alias, 1 drivers
v0000017c43738130_0 .net "c", 0 0, L_0000017c43dbc730;  alias, 1 drivers
S_0000017c4370ec50 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4370e160;
 .timescale 0 0;
P_0000017c43245d80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43dbbd90 .functor XOR 1, L_0000017c43cf1740, L_0000017c43df34d0, C4<0>, C4<0>;
v0000017c437379b0_0 .net *"_ivl_1", 0 0, L_0000017c43df34d0;  1 drivers
S_0000017c4370fd80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbc7a0 .functor OR 1, L_0000017c43dbc420, L_0000017c43dbc490, C4<0>, C4<0>;
v0000017c43738810_0 .net "S", 0 0, L_0000017c43dbc500;  1 drivers
v0000017c437388b0_0 .net "a", 0 0, L_0000017c43df3f70;  1 drivers
v0000017c43736a10_0 .net "b", 0 0, L_0000017c43df3610;  1 drivers
v0000017c437381d0_0 .net "c", 0 0, L_0000017c43dbc7a0;  1 drivers
v0000017c43736bf0_0 .net "carry_1", 0 0, L_0000017c43dbc420;  1 drivers
v0000017c43737870_0 .net "carry_2", 0 0, L_0000017c43dbc490;  1 drivers
v0000017c43737550_0 .net "cin", 0 0, L_0000017c43df36b0;  1 drivers
v0000017c43736150_0 .net "sum_1", 0 0, L_0000017c43dbbbd0;  1 drivers
S_0000017c4370d4e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbbbd0 .functor XOR 1, L_0000017c43df3f70, L_0000017c43df3610, C4<0>, C4<0>;
L_0000017c43dbc420 .functor AND 1, L_0000017c43df3f70, L_0000017c43df3610, C4<1>, C4<1>;
v0000017c43736650_0 .net "S", 0 0, L_0000017c43dbbbd0;  alias, 1 drivers
v0000017c43736ab0_0 .net "a", 0 0, L_0000017c43df3f70;  alias, 1 drivers
v0000017c43736d30_0 .net "b", 0 0, L_0000017c43df3610;  alias, 1 drivers
v0000017c43737c30_0 .net "c", 0 0, L_0000017c43dbc420;  alias, 1 drivers
S_0000017c4370d350 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc500 .functor XOR 1, L_0000017c43dbbbd0, L_0000017c43df36b0, C4<0>, C4<0>;
L_0000017c43dbc490 .functor AND 1, L_0000017c43dbbbd0, L_0000017c43df36b0, C4<1>, C4<1>;
v0000017c43736fb0_0 .net "S", 0 0, L_0000017c43dbc500;  alias, 1 drivers
v0000017c43736b50_0 .net "a", 0 0, L_0000017c43dbbbd0;  alias, 1 drivers
v0000017c437383b0_0 .net "b", 0 0, L_0000017c43df36b0;  alias, 1 drivers
v0000017c43738770_0 .net "c", 0 0, L_0000017c43dbc490;  alias, 1 drivers
S_0000017c43710a00 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4370e160;
 .timescale 0 0;
P_0000017c43245dc0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43dbc810 .functor XOR 1, L_0000017c43cf1740, L_0000017c43df4010, C4<0>, C4<0>;
v0000017c437375f0_0 .net *"_ivl_1", 0 0, L_0000017c43df4010;  1 drivers
S_0000017c43710550 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43710a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbc9d0 .functor OR 1, L_0000017c43dbaf20, L_0000017c43dbc960, C4<0>, C4<0>;
v0000017c43738450_0 .net "S", 0 0, L_0000017c43dbc880;  1 drivers
v0000017c43736f10_0 .net "a", 0 0, L_0000017c43df3a70;  1 drivers
v0000017c43737050_0 .net "b", 0 0, L_0000017c43df3b10;  1 drivers
v0000017c43736470_0 .net "c", 0 0, L_0000017c43dbc9d0;  1 drivers
v0000017c43737af0_0 .net "carry_1", 0 0, L_0000017c43dbaf20;  1 drivers
v0000017c43737190_0 .net "carry_2", 0 0, L_0000017c43dbc960;  1 drivers
v0000017c437370f0_0 .net "cin", 0 0, L_0000017c43df37f0;  1 drivers
v0000017c43737410_0 .net "sum_1", 0 0, L_0000017c43dbc2d0;  1 drivers
S_0000017c4370dcb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43710550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc2d0 .functor XOR 1, L_0000017c43df3a70, L_0000017c43df3b10, C4<0>, C4<0>;
L_0000017c43dbaf20 .functor AND 1, L_0000017c43df3a70, L_0000017c43df3b10, C4<1>, C4<1>;
v0000017c437361f0_0 .net "S", 0 0, L_0000017c43dbc2d0;  alias, 1 drivers
v0000017c437374b0_0 .net "a", 0 0, L_0000017c43df3a70;  alias, 1 drivers
v0000017c43736830_0 .net "b", 0 0, L_0000017c43df3b10;  alias, 1 drivers
v0000017c43737730_0 .net "c", 0 0, L_0000017c43dbaf20;  alias, 1 drivers
S_0000017c4370c090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43710550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbc880 .functor XOR 1, L_0000017c43dbc2d0, L_0000017c43df37f0, C4<0>, C4<0>;
L_0000017c43dbc960 .functor AND 1, L_0000017c43dbc2d0, L_0000017c43df37f0, C4<1>, C4<1>;
v0000017c43736e70_0 .net "S", 0 0, L_0000017c43dbc880;  alias, 1 drivers
v0000017c43736970_0 .net "a", 0 0, L_0000017c43dbc2d0;  alias, 1 drivers
v0000017c437363d0_0 .net "b", 0 0, L_0000017c43df37f0;  alias, 1 drivers
v0000017c43737cd0_0 .net "c", 0 0, L_0000017c43dbc960;  alias, 1 drivers
S_0000017c43710eb0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43dba740 .functor AND 1, L_0000017c43df2ad0, L_0000017c43df2670, C4<1>, C4<1>;
v0000017c437365b0_0 .net "X", 0 0, L_0000017c43df2ad0;  alias, 1 drivers
v0000017c43738090_0 .net "Y", 0 0, L_0000017c43df2670;  alias, 1 drivers
v0000017c437384f0_0 .net "Z", 2 0, L_0000017c43df2990;  alias, 1 drivers
L_0000017c43cf1398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43739670_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf1398;  1 drivers
L_0000017c43cf13e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43738bd0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf13e0;  1 drivers
v0000017c43739b70_0 .net *"_ivl_9", 0 0, L_0000017c43dba740;  1 drivers
L_0000017c43df2990 .concat8 [ 1 1 1 0], L_0000017c43dba740, L_0000017c43cf13e0, L_0000017c43cf1398;
S_0000017c437103c0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43dbac80 .functor AND 1, L_0000017c43df1770, L_0000017c43df0cd0, C4<1>, C4<1>;
v0000017c43738950_0 .net "X", 0 0, L_0000017c43df1770;  alias, 1 drivers
v0000017c43739850_0 .net "Y", 0 0, L_0000017c43df0cd0;  alias, 1 drivers
v0000017c437397b0_0 .net "Z", 2 0, L_0000017c43df1c70;  alias, 1 drivers
L_0000017c43cf1428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4373a890_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf1428;  1 drivers
L_0000017c43cf1470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4373ad90_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf1470;  1 drivers
v0000017c43738d10_0 .net *"_ivl_9", 0 0, L_0000017c43dbac80;  1 drivers
L_0000017c43df1c70 .concat8 [ 1 1 1 0], L_0000017c43dbac80, L_0000017c43cf1470, L_0000017c43cf1428;
S_0000017c4370f420 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43db95c0 .functor AND 1, o0000017c436b4668, o0000017c436b4698, C4<1>, C4<1>;
v0000017c4373a7f0_0 .net "X", 0 0, o0000017c436b4668;  alias, 0 drivers
v0000017c4373a930_0 .net "Y", 0 0, o0000017c436b4698;  alias, 0 drivers
v0000017c43739ad0_0 .net "Z", 2 0, L_0000017c43df1f90;  alias, 1 drivers
L_0000017c43cf14b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437393f0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf14b8;  1 drivers
L_0000017c43cf1500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4373a9d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf1500;  1 drivers
v0000017c43739df0_0 .net *"_ivl_9", 0 0, L_0000017c43db95c0;  1 drivers
L_0000017c43df1f90 .concat8 [ 1 1 1 0], L_0000017c43db95c0, L_0000017c43cf1500, L_0000017c43cf14b8;
S_0000017c43711cc0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547f90 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547fc8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548000 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c4373aa70_0 .net *"_ivl_0", 4 0, L_0000017c43df4b50;  1 drivers
L_0000017c43cf15d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c4373a2f0_0 .net *"_ivl_3", 1 0, L_0000017c43cf15d8;  1 drivers
v0000017c4373a4d0_0 .net *"_ivl_6", 2 0, L_0000017c43df4150;  1 drivers
L_0000017c43cf1620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c4373ab10_0 .net *"_ivl_8", 1 0, L_0000017c43cf1620;  1 drivers
v0000017c4373abb0_0 .net "a", 2 0, L_0000017c43df2990;  alias, 1 drivers
v0000017c4373ac50_0 .net "a_out", 4 0, L_0000017c43df39d0;  alias, 1 drivers
L_0000017c43df4b50 .concat [ 3 2 0 0], L_0000017c43df2990, L_0000017c43cf15d8;
L_0000017c43df4150 .part L_0000017c43df4b50, 0, 3;
L_0000017c43df39d0 .concat [ 2 3 0 0], L_0000017c43cf1620, L_0000017c43df4150;
S_0000017c4370f5b0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548b40 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548b78 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548bb0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43738f90_0 .net *"_ivl_0", 4 0, L_0000017c43df2d50;  1 drivers
L_0000017c43cf1668 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43739f30_0 .net *"_ivl_3", 1 0, L_0000017c43cf1668;  1 drivers
v0000017c43739c10_0 .net *"_ivl_6", 3 0, L_0000017c43df5370;  1 drivers
L_0000017c43cf16b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4373a110_0 .net *"_ivl_8", 0 0, L_0000017c43cf16b0;  1 drivers
v0000017c437389f0_0 .net "a", 2 0, L_0000017c43df41f0;  alias, 1 drivers
v0000017c43739710_0 .net "a_out", 4 0, L_0000017c43df2fd0;  alias, 1 drivers
L_0000017c43df2d50 .concat [ 3 2 0 0], L_0000017c43df41f0, L_0000017c43cf1668;
L_0000017c43df5370 .part L_0000017c43df2d50, 0, 4;
L_0000017c43df2fd0 .concat [ 1 4 0 0], L_0000017c43cf16b0, L_0000017c43df5370;
S_0000017c4370d800 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43709e30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43245e40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf1590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43db99b0 .functor BUFZ 1, L_0000017c43cf1590, C4<0>, C4<0>, C4<0>;
v0000017c4373ba10_0 .net "S", 2 0, L_0000017c43df41f0;  alias, 1 drivers
v0000017c4373b330_0 .net *"_ivl_0", 0 0, L_0000017c43dba900;  1 drivers
v0000017c4373c870_0 .net *"_ivl_10", 0 0, L_0000017c43dba200;  1 drivers
v0000017c4373d770_0 .net *"_ivl_20", 0 0, L_0000017c43db9240;  1 drivers
v0000017c4373b5b0_0 .net *"_ivl_36", 0 0, L_0000017c43db99b0;  1 drivers
v0000017c4373b290_0 .net "a", 2 0, L_0000017c43df1f90;  alias, 1 drivers
v0000017c4373ccd0_0 .net "b", 2 0, L_0000017c43df09b0;  alias, 1 drivers
v0000017c4373b830_0 .net "b1", 2 0, L_0000017c43df1db0;  1 drivers
v0000017c4373bb50_0 .net "c", 0 0, L_0000017c43df50f0;  alias, 1 drivers
v0000017c4373d270_0 .net "cin", 0 0, L_0000017c43cf1590;  1 drivers
v0000017c4373c2d0_0 .net "co", 3 0, L_0000017c43df3930;  1 drivers
L_0000017c43df1810 .part L_0000017c43df09b0, 0, 1;
L_0000017c43df1270 .part L_0000017c43df1f90, 0, 1;
L_0000017c43df20d0 .part L_0000017c43df1db0, 0, 1;
L_0000017c43df18b0 .part L_0000017c43df3930, 0, 1;
L_0000017c43df1950 .part L_0000017c43df09b0, 1, 1;
L_0000017c43df19f0 .part L_0000017c43df1f90, 1, 1;
L_0000017c43df1b30 .part L_0000017c43df1db0, 1, 1;
L_0000017c43df1bd0 .part L_0000017c43df3930, 1, 1;
L_0000017c43df1db0 .concat8 [ 1 1 1 0], L_0000017c43dba900, L_0000017c43dba200, L_0000017c43db9240;
L_0000017c43df2170 .part L_0000017c43df09b0, 2, 1;
L_0000017c43df2210 .part L_0000017c43df1f90, 2, 1;
L_0000017c43df25d0 .part L_0000017c43df1db0, 2, 1;
L_0000017c43df52d0 .part L_0000017c43df3930, 2, 1;
L_0000017c43df41f0 .concat8 [ 1 1 1 0], L_0000017c43db9630, L_0000017c43dbaac0, L_0000017c43db97f0;
L_0000017c43df3930 .concat8 [ 1 1 1 1], L_0000017c43db99b0, L_0000017c43dba190, L_0000017c43db9400, L_0000017c43dba2e0;
L_0000017c43df50f0 .part L_0000017c43df3930, 3, 1;
S_0000017c4370d030 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4370d800;
 .timescale 0 0;
P_0000017c43245f40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dba900 .functor XOR 1, L_0000017c43cf1590, L_0000017c43df1810, C4<0>, C4<0>;
v0000017c43739350_0 .net *"_ivl_1", 0 0, L_0000017c43df1810;  1 drivers
S_0000017c4370f740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dba190 .functor OR 1, L_0000017c43db9fd0, L_0000017c43dbaba0, C4<0>, C4<0>;
v0000017c43739030_0 .net "S", 0 0, L_0000017c43db9630;  1 drivers
v0000017c43738ef0_0 .net "a", 0 0, L_0000017c43df1270;  1 drivers
v0000017c4373ae30_0 .net "b", 0 0, L_0000017c43df20d0;  1 drivers
v0000017c43738c70_0 .net "c", 0 0, L_0000017c43dba190;  1 drivers
v0000017c437390d0_0 .net "carry_1", 0 0, L_0000017c43db9fd0;  1 drivers
v0000017c43739fd0_0 .net "carry_2", 0 0, L_0000017c43dbaba0;  1 drivers
v0000017c4373aed0_0 .net "cin", 0 0, L_0000017c43df18b0;  1 drivers
v0000017c4373b010_0 .net "sum_1", 0 0, L_0000017c43dba890;  1 drivers
S_0000017c4370d990 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dba890 .functor XOR 1, L_0000017c43df1270, L_0000017c43df20d0, C4<0>, C4<0>;
L_0000017c43db9fd0 .functor AND 1, L_0000017c43df1270, L_0000017c43df20d0, C4<1>, C4<1>;
v0000017c4373acf0_0 .net "S", 0 0, L_0000017c43dba890;  alias, 1 drivers
v0000017c4373af70_0 .net "a", 0 0, L_0000017c43df1270;  alias, 1 drivers
v0000017c4373a570_0 .net "b", 0 0, L_0000017c43df20d0;  alias, 1 drivers
v0000017c43739170_0 .net "c", 0 0, L_0000017c43db9fd0;  alias, 1 drivers
S_0000017c4370de40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9630 .functor XOR 1, L_0000017c43dba890, L_0000017c43df18b0, C4<0>, C4<0>;
L_0000017c43dbaba0 .functor AND 1, L_0000017c43dba890, L_0000017c43df18b0, C4<1>, C4<1>;
v0000017c4373a610_0 .net "S", 0 0, L_0000017c43db9630;  alias, 1 drivers
v0000017c43739cb0_0 .net "a", 0 0, L_0000017c43dba890;  alias, 1 drivers
v0000017c43738a90_0 .net "b", 0 0, L_0000017c43df18b0;  alias, 1 drivers
v0000017c43738b30_0 .net "c", 0 0, L_0000017c43dbaba0;  alias, 1 drivers
S_0000017c4370e480 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4370d800;
 .timescale 0 0;
P_0000017c43245f80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43dba200 .functor XOR 1, L_0000017c43cf1590, L_0000017c43df1950, C4<0>, C4<0>;
v0000017c4373a250_0 .net *"_ivl_1", 0 0, L_0000017c43df1950;  1 drivers
S_0000017c4370dfd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370e480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43db9400 .functor OR 1, L_0000017c43dbaa50, L_0000017c43dbad60, C4<0>, C4<0>;
v0000017c4373a070_0 .net "S", 0 0, L_0000017c43dbaac0;  1 drivers
v0000017c4373b0b0_0 .net "a", 0 0, L_0000017c43df19f0;  1 drivers
v0000017c43739a30_0 .net "b", 0 0, L_0000017c43df1b30;  1 drivers
v0000017c43739e90_0 .net "c", 0 0, L_0000017c43db9400;  1 drivers
v0000017c43738e50_0 .net "carry_1", 0 0, L_0000017c43dbaa50;  1 drivers
v0000017c4373a750_0 .net "carry_2", 0 0, L_0000017c43dbad60;  1 drivers
v0000017c43739490_0 .net "cin", 0 0, L_0000017c43df1bd0;  1 drivers
v0000017c4373a1b0_0 .net "sum_1", 0 0, L_0000017c43dba9e0;  1 drivers
S_0000017c437106e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370dfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dba9e0 .functor XOR 1, L_0000017c43df19f0, L_0000017c43df1b30, C4<0>, C4<0>;
L_0000017c43dbaa50 .functor AND 1, L_0000017c43df19f0, L_0000017c43df1b30, C4<1>, C4<1>;
v0000017c437395d0_0 .net "S", 0 0, L_0000017c43dba9e0;  alias, 1 drivers
v0000017c43738db0_0 .net "a", 0 0, L_0000017c43df19f0;  alias, 1 drivers
v0000017c437398f0_0 .net "b", 0 0, L_0000017c43df1b30;  alias, 1 drivers
v0000017c43739990_0 .net "c", 0 0, L_0000017c43dbaa50;  alias, 1 drivers
S_0000017c43712300 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370dfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbaac0 .functor XOR 1, L_0000017c43dba9e0, L_0000017c43df1bd0, C4<0>, C4<0>;
L_0000017c43dbad60 .functor AND 1, L_0000017c43dba9e0, L_0000017c43df1bd0, C4<1>, C4<1>;
v0000017c4373a6b0_0 .net "S", 0 0, L_0000017c43dbaac0;  alias, 1 drivers
v0000017c43739210_0 .net "a", 0 0, L_0000017c43dba9e0;  alias, 1 drivers
v0000017c43739d50_0 .net "b", 0 0, L_0000017c43df1bd0;  alias, 1 drivers
v0000017c437392b0_0 .net "c", 0 0, L_0000017c43dbad60;  alias, 1 drivers
S_0000017c437114f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4370d800;
 .timescale 0 0;
P_0000017c43246200 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43db9240 .functor XOR 1, L_0000017c43cf1590, L_0000017c43df2170, C4<0>, C4<0>;
v0000017c4373cb90_0 .net *"_ivl_1", 0 0, L_0000017c43df2170;  1 drivers
S_0000017c4370d1c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437114f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dba2e0 .functor OR 1, L_0000017c43db9780, L_0000017c43db98d0, C4<0>, C4<0>;
v0000017c4373be70_0 .net "S", 0 0, L_0000017c43db97f0;  1 drivers
v0000017c4373b8d0_0 .net "a", 0 0, L_0000017c43df2210;  1 drivers
v0000017c4373caf0_0 .net "b", 0 0, L_0000017c43df25d0;  1 drivers
v0000017c4373c190_0 .net "c", 0 0, L_0000017c43dba2e0;  1 drivers
v0000017c4373bab0_0 .net "carry_1", 0 0, L_0000017c43db9780;  1 drivers
v0000017c4373d3b0_0 .net "carry_2", 0 0, L_0000017c43db98d0;  1 drivers
v0000017c4373c9b0_0 .net "cin", 0 0, L_0000017c43df52d0;  1 drivers
v0000017c4373b790_0 .net "sum_1", 0 0, L_0000017c43db9470;  1 drivers
S_0000017c4370e610 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db9470 .functor XOR 1, L_0000017c43df2210, L_0000017c43df25d0, C4<0>, C4<0>;
L_0000017c43db9780 .functor AND 1, L_0000017c43df2210, L_0000017c43df25d0, C4<1>, C4<1>;
v0000017c4373a390_0 .net "S", 0 0, L_0000017c43db9470;  alias, 1 drivers
v0000017c4373a430_0 .net "a", 0 0, L_0000017c43df2210;  alias, 1 drivers
v0000017c43739530_0 .net "b", 0 0, L_0000017c43df25d0;  alias, 1 drivers
v0000017c4373ca50_0 .net "c", 0 0, L_0000017c43db9780;  alias, 1 drivers
S_0000017c4370c220 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43db97f0 .functor XOR 1, L_0000017c43db9470, L_0000017c43df52d0, C4<0>, C4<0>;
L_0000017c43db98d0 .functor AND 1, L_0000017c43db9470, L_0000017c43df52d0, C4<1>, C4<1>;
v0000017c4373b510_0 .net "S", 0 0, L_0000017c43db97f0;  alias, 1 drivers
v0000017c4373bdd0_0 .net "a", 0 0, L_0000017c43db9470;  alias, 1 drivers
v0000017c4373d090_0 .net "b", 0 0, L_0000017c43df52d0;  alias, 1 drivers
v0000017c4373d590_0 .net "c", 0 0, L_0000017c43db98d0;  alias, 1 drivers
S_0000017c4370c3b0 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c4374ebb0_0 .net "F1", 4 0, L_0000017c43df7850;  1 drivers
v0000017c4374e7f0_0 .net "F2", 4 0, L_0000017c43df6770;  1 drivers
o0000017c436ba2d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c4374e2f0_0 .net "F3", 4 0, o0000017c436ba2d8;  0 drivers
v0000017c4374e4d0_0 .net "X", 2 0, L_0000017c43deb9b0;  alias, 1 drivers
v0000017c4374d170_0 .net "Xl", 0 0, L_0000017c43df31b0;  1 drivers
o0000017c436ba6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c4374d710_0 .net "Xm", 0 0, o0000017c436ba6f8;  0 drivers
v0000017c4374d490_0 .net "Xm1", 0 0, L_0000017c43dbb070;  1 drivers
v0000017c4374e070_0 .net "Xms", 2 0, L_0000017c43df75d0;  1 drivers
v0000017c4374ca90_0 .net "Xr", 0 0, L_0000017c43df4510;  1 drivers
v0000017c4374e570_0 .net "Y", 2 0, L_0000017c43dec8b0;  alias, 1 drivers
v0000017c4374db70_0 .net "Yl", 0 0, L_0000017c43df48d0;  1 drivers
o0000017c436ba728 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c4374d5d0_0 .net "Ym", 0 0, o0000017c436ba728;  0 drivers
v0000017c4374d990_0 .net "Ym1", 0 0, L_0000017c43dbcb20;  1 drivers
v0000017c4374e9d0_0 .net "Yr", 0 0, L_0000017c43df4830;  1 drivers
v0000017c4374ee30_0 .net "Z", 4 0, L_0000017c43df9790;  alias, 1 drivers
v0000017c4374eb10_0 .net "Z1", 2 0, L_0000017c43df5690;  1 drivers
v0000017c4374da30_0 .net "Z2", 2 0, L_0000017c43df6ef0;  1 drivers
v0000017c4374cef0_0 .net "Z3", 2 0, L_0000017c43df6310;  1 drivers
v0000017c4374e890_0 .net "ZF", 4 0, L_0000017c43df8390;  1 drivers
v0000017c4374cb30_0 .net "bin", 0 0, L_0000017c43df5e10;  1 drivers
v0000017c4374d0d0_0 .net "cout1", 0 0, L_0000017c43df6db0;  1 drivers
v0000017c4374ed90_0 .net "cout2", 0 0, L_0000017c43df5c30;  1 drivers
v0000017c4374ea70_0 .net "cout3", 0 0, L_0000017c43df6f90;  1 drivers
v0000017c4374dad0_0 .net "cout4", 0 0, L_0000017c43df9650;  1 drivers
v0000017c4374d8f0_0 .net "cout5", 0 0, L_0000017c43dfa370;  1 drivers
v0000017c4374c950_0 .net "sub_ans", 2 0, L_0000017c43df5eb0;  1 drivers
L_0000017c43df4510 .part L_0000017c43deb9b0, 1, 1;
L_0000017c43df31b0 .part L_0000017c43deb9b0, 0, 1;
L_0000017c43df4830 .part L_0000017c43dec8b0, 1, 1;
L_0000017c43df48d0 .part L_0000017c43dec8b0, 0, 1;
S_0000017c4370e7a0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246500 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf1788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dbca40 .functor BUFZ 1, L_0000017c43cf1788, C4<0>, C4<0>, C4<0>;
v0000017c4373fcf0_0 .net "S", 0 0, L_0000017c43dbb070;  alias, 1 drivers
v0000017c43740010_0 .net *"_ivl_7", 0 0, L_0000017c43dbca40;  1 drivers
v0000017c4373f9d0_0 .net "a", 0 0, L_0000017c43df4510;  alias, 1 drivers
v0000017c4373e530_0 .net "b", 0 0, L_0000017c43df31b0;  alias, 1 drivers
v0000017c4373f430_0 .net "b1", 0 0, L_0000017c43dbb1c0;  1 drivers
v0000017c4373e5d0_0 .net "c", 0 0, L_0000017c43df6db0;  alias, 1 drivers
v0000017c4373e490_0 .net "cin", 0 0, L_0000017c43cf1788;  1 drivers
v0000017c4373fed0_0 .net "co", 1 0, L_0000017c43df4a10;  1 drivers
L_0000017c43df4970 .part L_0000017c43df4a10, 0, 1;
L_0000017c43df4a10 .concat8 [ 1 1 0 0], L_0000017c43dbca40, L_0000017c43dbd990;
L_0000017c43df6db0 .part L_0000017c43df4a10, 1, 1;
S_0000017c4370c6d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4370e7a0;
 .timescale 0 0;
P_0000017c43246e00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dbb1c0 .functor XOR 1, L_0000017c43cf1788, L_0000017c43df31b0, C4<0>, C4<0>;
S_0000017c4370fa60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbd990 .functor OR 1, L_0000017c43dbb000, L_0000017c43dbb310, C4<0>, C4<0>;
v0000017c4373b3d0_0 .net "S", 0 0, L_0000017c43dbb070;  alias, 1 drivers
v0000017c4373b470_0 .net "a", 0 0, L_0000017c43df4510;  alias, 1 drivers
v0000017c4373c730_0 .net "b", 0 0, L_0000017c43dbb1c0;  alias, 1 drivers
v0000017c4373c7d0_0 .net "c", 0 0, L_0000017c43dbd990;  1 drivers
v0000017c4373cff0_0 .net "carry_1", 0 0, L_0000017c43dbb000;  1 drivers
v0000017c4373fc50_0 .net "carry_2", 0 0, L_0000017c43dbb310;  1 drivers
v0000017c4373f7f0_0 .net "cin", 0 0, L_0000017c43df4970;  1 drivers
v0000017c4373e3f0_0 .net "sum_1", 0 0, L_0000017c43dbaf90;  1 drivers
S_0000017c4370e930 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4370fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbaf90 .functor XOR 1, L_0000017c43df4510, L_0000017c43dbb1c0, C4<0>, C4<0>;
L_0000017c43dbb000 .functor AND 1, L_0000017c43df4510, L_0000017c43dbb1c0, C4<1>, C4<1>;
v0000017c4373ceb0_0 .net "S", 0 0, L_0000017c43dbaf90;  alias, 1 drivers
v0000017c4373b1f0_0 .net "a", 0 0, L_0000017c43df4510;  alias, 1 drivers
v0000017c4373bf10_0 .net "b", 0 0, L_0000017c43dbb1c0;  alias, 1 drivers
v0000017c4373c230_0 .net "c", 0 0, L_0000017c43dbb000;  alias, 1 drivers
S_0000017c4370c540 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4370fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbb070 .functor XOR 1, L_0000017c43dbaf90, L_0000017c43df4970, C4<0>, C4<0>;
L_0000017c43dbb310 .functor AND 1, L_0000017c43dbaf90, L_0000017c43df4970, C4<1>, C4<1>;
v0000017c4373c410_0 .net "S", 0 0, L_0000017c43dbb070;  alias, 1 drivers
v0000017c4373c4b0_0 .net "a", 0 0, L_0000017c43dbaf90;  alias, 1 drivers
v0000017c4373d8b0_0 .net "b", 0 0, L_0000017c43df4970;  alias, 1 drivers
v0000017c4373c690_0 .net "c", 0 0, L_0000017c43dbb310;  alias, 1 drivers
S_0000017c4370fbf0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246640 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf17d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dbdae0 .functor BUFZ 1, L_0000017c43cf17d0, C4<0>, C4<0>, C4<0>;
v0000017c4373e670_0 .net "S", 0 0, L_0000017c43dbcb20;  alias, 1 drivers
v0000017c4373fd90_0 .net *"_ivl_7", 0 0, L_0000017c43dbdae0;  1 drivers
v0000017c4373da90_0 .net "a", 0 0, L_0000017c43df4830;  alias, 1 drivers
v0000017c4373df90_0 .net "b", 0 0, L_0000017c43df48d0;  alias, 1 drivers
v0000017c4373ead0_0 .net "b1", 0 0, L_0000017c43dbdf40;  1 drivers
v0000017c4373f110_0 .net "c", 0 0, L_0000017c43df5c30;  alias, 1 drivers
v0000017c4373f930_0 .net "cin", 0 0, L_0000017c43cf17d0;  1 drivers
v0000017c4373dd10_0 .net "co", 1 0, L_0000017c43df7710;  1 drivers
L_0000017c43df5b90 .part L_0000017c43df7710, 0, 1;
L_0000017c43df7710 .concat8 [ 1 1 0 0], L_0000017c43dbdae0, L_0000017c43dbd840;
L_0000017c43df5c30 .part L_0000017c43df7710, 1, 1;
S_0000017c4370ff10 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4370fbf0;
 .timescale 0 0;
P_0000017c43246bc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dbdf40 .functor XOR 1, L_0000017c43cf17d0, L_0000017c43df48d0, C4<0>, C4<0>;
S_0000017c437100a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4370ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbd840 .functor OR 1, L_0000017c43dbd370, L_0000017c43dbd220, C4<0>, C4<0>;
v0000017c4373f1b0_0 .net "S", 0 0, L_0000017c43dbcb20;  alias, 1 drivers
v0000017c4373d9f0_0 .net "a", 0 0, L_0000017c43df4830;  alias, 1 drivers
v0000017c4373edf0_0 .net "b", 0 0, L_0000017c43dbdf40;  alias, 1 drivers
v0000017c4373ea30_0 .net "c", 0 0, L_0000017c43dbd840;  1 drivers
v0000017c4373f6b0_0 .net "carry_1", 0 0, L_0000017c43dbd370;  1 drivers
v0000017c4373dbd0_0 .net "carry_2", 0 0, L_0000017c43dbd220;  1 drivers
v0000017c4373ecb0_0 .net "cin", 0 0, L_0000017c43df5b90;  1 drivers
v0000017c4373f390_0 .net "sum_1", 0 0, L_0000017c43dbd680;  1 drivers
S_0000017c4370c860 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437100a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbd680 .functor XOR 1, L_0000017c43df4830, L_0000017c43dbdf40, C4<0>, C4<0>;
L_0000017c43dbd370 .functor AND 1, L_0000017c43df4830, L_0000017c43dbdf40, C4<1>, C4<1>;
v0000017c4373e170_0 .net "S", 0 0, L_0000017c43dbd680;  alias, 1 drivers
v0000017c4373def0_0 .net "a", 0 0, L_0000017c43df4830;  alias, 1 drivers
v0000017c4373fa70_0 .net "b", 0 0, L_0000017c43dbdf40;  alias, 1 drivers
v0000017c4373e030_0 .net "c", 0 0, L_0000017c43dbd370;  alias, 1 drivers
S_0000017c43710230 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437100a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbcb20 .functor XOR 1, L_0000017c43dbd680, L_0000017c43df5b90, C4<0>, C4<0>;
L_0000017c43dbd220 .functor AND 1, L_0000017c43dbd680, L_0000017c43df5b90, C4<1>, C4<1>;
v0000017c4373f070_0 .net "S", 0 0, L_0000017c43dbcb20;  alias, 1 drivers
v0000017c4373ec10_0 .net "a", 0 0, L_0000017c43dbd680;  alias, 1 drivers
v0000017c4373f750_0 .net "b", 0 0, L_0000017c43df5b90;  alias, 1 drivers
v0000017c4373f610_0 .net "c", 0 0, L_0000017c43dbd220;  alias, 1 drivers
S_0000017c43710870 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247240 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf19c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43dbd300 .functor BUFZ 1, L_0000017c43cf19c8, C4<0>, C4<0>, C4<0>;
v0000017c43742810_0 .net "S", 2 0, L_0000017c43df75d0;  alias, 1 drivers
v0000017c43740510_0 .net *"_ivl_0", 0 0, L_0000017c43dbd5a0;  1 drivers
v0000017c43741730_0 .net *"_ivl_10", 0 0, L_0000017c43dbcff0;  1 drivers
v0000017c43741410_0 .net *"_ivl_20", 0 0, L_0000017c43dbdd80;  1 drivers
v0000017c43741f50_0 .net *"_ivl_36", 0 0, L_0000017c43dbd300;  1 drivers
v0000017c437401f0_0 .net "a", 2 0, L_0000017c43df5690;  alias, 1 drivers
v0000017c437408d0_0 .net "b", 2 0, L_0000017c43df6ef0;  alias, 1 drivers
v0000017c43741af0_0 .net "b1", 2 0, L_0000017c43df61d0;  1 drivers
v0000017c43740290_0 .net "c", 0 0, L_0000017c43df6f90;  alias, 1 drivers
v0000017c43741690_0 .net "cin", 0 0, L_0000017c43cf19c8;  1 drivers
v0000017c437405b0_0 .net "co", 3 0, L_0000017c43df6090;  1 drivers
L_0000017c43df64f0 .part L_0000017c43df6ef0, 0, 1;
L_0000017c43df6c70 .part L_0000017c43df5690, 0, 1;
L_0000017c43df7210 .part L_0000017c43df61d0, 0, 1;
L_0000017c43df63b0 .part L_0000017c43df6090, 0, 1;
L_0000017c43df5cd0 .part L_0000017c43df6ef0, 1, 1;
L_0000017c43df7350 .part L_0000017c43df5690, 1, 1;
L_0000017c43df6d10 .part L_0000017c43df61d0, 1, 1;
L_0000017c43df59b0 .part L_0000017c43df6090, 1, 1;
L_0000017c43df61d0 .concat8 [ 1 1 1 0], L_0000017c43dbd5a0, L_0000017c43dbcff0, L_0000017c43dbdd80;
L_0000017c43df55f0 .part L_0000017c43df6ef0, 2, 1;
L_0000017c43df77b0 .part L_0000017c43df5690, 2, 1;
L_0000017c43df5d70 .part L_0000017c43df61d0, 2, 1;
L_0000017c43df6270 .part L_0000017c43df6090, 2, 1;
L_0000017c43df75d0 .concat8 [ 1 1 1 0], L_0000017c43dbded0, L_0000017c43dbd450, L_0000017c43dbcab0;
L_0000017c43df6090 .concat8 [ 1 1 1 1], L_0000017c43dbd300, L_0000017c43dbd4c0, L_0000017c43dbd610, L_0000017c43dbcdc0;
L_0000017c43df6f90 .part L_0000017c43df6090, 3, 1;
S_0000017c43712620 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43710870;
 .timescale 0 0;
P_0000017c43246d00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dbd5a0 .functor XOR 1, L_0000017c43cf19c8, L_0000017c43df64f0, C4<0>, C4<0>;
v0000017c4373dc70_0 .net *"_ivl_1", 0 0, L_0000017c43df64f0;  1 drivers
S_0000017c43712940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43712620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbd4c0 .functor OR 1, L_0000017c43dbda00, L_0000017c43dbd3e0, C4<0>, C4<0>;
v0000017c4373e8f0_0 .net "S", 0 0, L_0000017c43dbded0;  1 drivers
v0000017c4373e2b0_0 .net "a", 0 0, L_0000017c43df6c70;  1 drivers
v0000017c4373fbb0_0 .net "b", 0 0, L_0000017c43df7210;  1 drivers
v0000017c437400b0_0 .net "c", 0 0, L_0000017c43dbd4c0;  1 drivers
v0000017c4373e210_0 .net "carry_1", 0 0, L_0000017c43dbda00;  1 drivers
v0000017c4373f4d0_0 .net "carry_2", 0 0, L_0000017c43dbd3e0;  1 drivers
v0000017c4373db30_0 .net "cin", 0 0, L_0000017c43df63b0;  1 drivers
v0000017c4373f2f0_0 .net "sum_1", 0 0, L_0000017c43dbd290;  1 drivers
S_0000017c43712df0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43712940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbd290 .functor XOR 1, L_0000017c43df6c70, L_0000017c43df7210, C4<0>, C4<0>;
L_0000017c43dbda00 .functor AND 1, L_0000017c43df6c70, L_0000017c43df7210, C4<1>, C4<1>;
v0000017c4373f890_0 .net "S", 0 0, L_0000017c43dbd290;  alias, 1 drivers
v0000017c4373d950_0 .net "a", 0 0, L_0000017c43df6c70;  alias, 1 drivers
v0000017c4373f250_0 .net "b", 0 0, L_0000017c43df7210;  alias, 1 drivers
v0000017c4373ff70_0 .net "c", 0 0, L_0000017c43dbda00;  alias, 1 drivers
S_0000017c43712490 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43712940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbded0 .functor XOR 1, L_0000017c43dbd290, L_0000017c43df63b0, C4<0>, C4<0>;
L_0000017c43dbd3e0 .functor AND 1, L_0000017c43dbd290, L_0000017c43df63b0, C4<1>, C4<1>;
v0000017c4373e710_0 .net "S", 0 0, L_0000017c43dbded0;  alias, 1 drivers
v0000017c4373fe30_0 .net "a", 0 0, L_0000017c43dbd290;  alias, 1 drivers
v0000017c4373e7b0_0 .net "b", 0 0, L_0000017c43df63b0;  alias, 1 drivers
v0000017c4373e850_0 .net "c", 0 0, L_0000017c43dbd3e0;  alias, 1 drivers
S_0000017c437127b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43710870;
 .timescale 0 0;
P_0000017c432472c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43dbcff0 .functor XOR 1, L_0000017c43cf19c8, L_0000017c43df5cd0, C4<0>, C4<0>;
v0000017c437414b0_0 .net *"_ivl_1", 0 0, L_0000017c43df5cd0;  1 drivers
S_0000017c43712ad0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437127b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbd610 .functor OR 1, L_0000017c43dbdbc0, L_0000017c43dbce30, C4<0>, C4<0>;
v0000017c4373e350_0 .net "S", 0 0, L_0000017c43dbd450;  1 drivers
v0000017c4373ee90_0 .net "a", 0 0, L_0000017c43df7350;  1 drivers
v0000017c4373ef30_0 .net "b", 0 0, L_0000017c43df6d10;  1 drivers
v0000017c4373efd0_0 .net "c", 0 0, L_0000017c43dbd610;  1 drivers
v0000017c43740f10_0 .net "carry_1", 0 0, L_0000017c43dbdbc0;  1 drivers
v0000017c437419b0_0 .net "carry_2", 0 0, L_0000017c43dbce30;  1 drivers
v0000017c43740790_0 .net "cin", 0 0, L_0000017c43df59b0;  1 drivers
v0000017c43742590_0 .net "sum_1", 0 0, L_0000017c43dbdca0;  1 drivers
S_0000017c43712c60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43712ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbdca0 .functor XOR 1, L_0000017c43df7350, L_0000017c43df6d10, C4<0>, C4<0>;
L_0000017c43dbdbc0 .functor AND 1, L_0000017c43df7350, L_0000017c43df6d10, C4<1>, C4<1>;
v0000017c4373eb70_0 .net "S", 0 0, L_0000017c43dbdca0;  alias, 1 drivers
v0000017c4373fb10_0 .net "a", 0 0, L_0000017c43df7350;  alias, 1 drivers
v0000017c4373f570_0 .net "b", 0 0, L_0000017c43df6d10;  alias, 1 drivers
v0000017c4373e990_0 .net "c", 0 0, L_0000017c43dbdbc0;  alias, 1 drivers
S_0000017c437725d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43712ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbd450 .functor XOR 1, L_0000017c43dbdca0, L_0000017c43df59b0, C4<0>, C4<0>;
L_0000017c43dbce30 .functor AND 1, L_0000017c43dbdca0, L_0000017c43df59b0, C4<1>, C4<1>;
v0000017c4373ddb0_0 .net "S", 0 0, L_0000017c43dbd450;  alias, 1 drivers
v0000017c4373de50_0 .net "a", 0 0, L_0000017c43dbdca0;  alias, 1 drivers
v0000017c4373ed50_0 .net "b", 0 0, L_0000017c43df59b0;  alias, 1 drivers
v0000017c4373e0d0_0 .net "c", 0 0, L_0000017c43dbce30;  alias, 1 drivers
S_0000017c43773570 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43710870;
 .timescale 0 0;
P_0000017c43246840 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dbdd80 .functor XOR 1, L_0000017c43cf19c8, L_0000017c43df55f0, C4<0>, C4<0>;
v0000017c43742130_0 .net *"_ivl_1", 0 0, L_0000017c43df55f0;  1 drivers
S_0000017c43770690 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43773570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbcdc0 .functor OR 1, L_0000017c43dbcf10, L_0000017c43dbddf0, C4<0>, C4<0>;
v0000017c43741910_0 .net "S", 0 0, L_0000017c43dbcab0;  1 drivers
v0000017c43742270_0 .net "a", 0 0, L_0000017c43df77b0;  1 drivers
v0000017c43741550_0 .net "b", 0 0, L_0000017c43df5d70;  1 drivers
v0000017c43742090_0 .net "c", 0 0, L_0000017c43dbcdc0;  1 drivers
v0000017c43740d30_0 .net "carry_1", 0 0, L_0000017c43dbcf10;  1 drivers
v0000017c43742770_0 .net "carry_2", 0 0, L_0000017c43dbddf0;  1 drivers
v0000017c43740150_0 .net "cin", 0 0, L_0000017c43df6270;  1 drivers
v0000017c43740970_0 .net "sum_1", 0 0, L_0000017c43dbcf80;  1 drivers
S_0000017c4376df80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43770690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbcf80 .functor XOR 1, L_0000017c43df77b0, L_0000017c43df5d70, C4<0>, C4<0>;
L_0000017c43dbcf10 .functor AND 1, L_0000017c43df77b0, L_0000017c43df5d70, C4<1>, C4<1>;
v0000017c43741a50_0 .net "S", 0 0, L_0000017c43dbcf80;  alias, 1 drivers
v0000017c437415f0_0 .net "a", 0 0, L_0000017c43df77b0;  alias, 1 drivers
v0000017c437412d0_0 .net "b", 0 0, L_0000017c43df5d70;  alias, 1 drivers
v0000017c437421d0_0 .net "c", 0 0, L_0000017c43dbcf10;  alias, 1 drivers
S_0000017c4376e430 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43770690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbcab0 .functor XOR 1, L_0000017c43dbcf80, L_0000017c43df6270, C4<0>, C4<0>;
L_0000017c43dbddf0 .functor AND 1, L_0000017c43dbcf80, L_0000017c43df6270, C4<1>, C4<1>;
v0000017c43740330_0 .net "S", 0 0, L_0000017c43dbcab0;  alias, 1 drivers
v0000017c43742630_0 .net "a", 0 0, L_0000017c43dbcf80;  alias, 1 drivers
v0000017c437428b0_0 .net "b", 0 0, L_0000017c43df6270;  alias, 1 drivers
v0000017c437426d0_0 .net "c", 0 0, L_0000017c43dbddf0;  alias, 1 drivers
S_0000017c4376e110 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246e40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf1b78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2cb40 .functor BUFZ 1, L_0000017c43cf1b78, C4<0>, C4<0>, C4<0>;
v0000017c43744610_0 .net "S", 4 0, L_0000017c43df8390;  alias, 1 drivers
v0000017c43742bd0_0 .net *"_ivl_0", 0 0, L_0000017c43e2ce50;  1 drivers
v0000017c437447f0_0 .net *"_ivl_10", 0 0, L_0000017c43e2c670;  1 drivers
v0000017c43744bb0_0 .net *"_ivl_20", 0 0, L_0000017c43e2d940;  1 drivers
v0000017c43742a90_0 .net *"_ivl_30", 0 0, L_0000017c43e2c520;  1 drivers
v0000017c43742c70_0 .net *"_ivl_40", 0 0, L_0000017c43e2c590;  1 drivers
v0000017c43742db0_0 .net *"_ivl_56", 0 0, L_0000017c43e2cb40;  1 drivers
v0000017c43742e50_0 .net "a", 4 0, L_0000017c43df7850;  alias, 1 drivers
v0000017c43742ef0_0 .net "b", 4 0, L_0000017c43df6770;  alias, 1 drivers
v0000017c43742f90_0 .net "b1", 4 0, L_0000017c43df7c10;  1 drivers
v0000017c43745830_0 .net "c", 0 0, L_0000017c43df9650;  alias, 1 drivers
v0000017c43745510_0 .net "cin", 0 0, L_0000017c43cf1b78;  1 drivers
v0000017c437469b0_0 .net "co", 5 0, L_0000017c43df9510;  1 drivers
L_0000017c43df78f0 .part L_0000017c43df6770, 0, 1;
L_0000017c43df7170 .part L_0000017c43df7850, 0, 1;
L_0000017c43df5f50 .part L_0000017c43df7c10, 0, 1;
L_0000017c43df7990 .part L_0000017c43df9510, 0, 1;
L_0000017c43df73f0 .part L_0000017c43df6770, 1, 1;
L_0000017c43df5870 .part L_0000017c43df7850, 1, 1;
L_0000017c43df68b0 .part L_0000017c43df7c10, 1, 1;
L_0000017c43df69f0 .part L_0000017c43df9510, 1, 1;
L_0000017c43df7530 .part L_0000017c43df6770, 2, 1;
L_0000017c43df6a90 .part L_0000017c43df7850, 2, 1;
L_0000017c43df6130 .part L_0000017c43df7c10, 2, 1;
L_0000017c43df6b30 .part L_0000017c43df9510, 2, 1;
L_0000017c43df6bd0 .part L_0000017c43df6770, 3, 1;
L_0000017c43df5910 .part L_0000017c43df7850, 3, 1;
L_0000017c43df5ff0 .part L_0000017c43df7c10, 3, 1;
L_0000017c43df7ad0 .part L_0000017c43df9510, 3, 1;
LS_0000017c43df7c10_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2ce50, L_0000017c43e2c670, L_0000017c43e2d940, L_0000017c43e2c520;
LS_0000017c43df7c10_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2c590;
L_0000017c43df7c10 .concat8 [ 4 1 0 0], LS_0000017c43df7c10_0_0, LS_0000017c43df7c10_0_4;
L_0000017c43df7cb0 .part L_0000017c43df6770, 4, 1;
L_0000017c43df9150 .part L_0000017c43df7850, 4, 1;
L_0000017c43df5a50 .part L_0000017c43df7c10, 4, 1;
L_0000017c43df9fb0 .part L_0000017c43df9510, 4, 1;
LS_0000017c43df8390_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2cf30, L_0000017c43e2d6a0, L_0000017c43e2c8a0, L_0000017c43e2def0;
LS_0000017c43df8390_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2dc50;
L_0000017c43df8390 .concat8 [ 4 1 0 0], LS_0000017c43df8390_0_0, LS_0000017c43df8390_0_4;
LS_0000017c43df9510_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2cb40, L_0000017c43e2cd70, L_0000017c43e2d710, L_0000017c43e2de10;
LS_0000017c43df9510_0_4 .concat8 [ 1 1 0 0], L_0000017c43e2dbe0, L_0000017c43e2dcc0;
L_0000017c43df9510 .concat8 [ 4 2 0 0], LS_0000017c43df9510_0_0, LS_0000017c43df9510_0_4;
L_0000017c43df9650 .part L_0000017c43df9510, 5, 1;
S_0000017c4376ed90 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4376e110;
 .timescale 0 0;
P_0000017c432469c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2ce50 .functor XOR 1, L_0000017c43cf1b78, L_0000017c43df78f0, C4<0>, C4<0>;
v0000017c43741050_0 .net *"_ivl_1", 0 0, L_0000017c43df78f0;  1 drivers
S_0000017c437733e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2cd70 .functor OR 1, L_0000017c43e2d2b0, L_0000017c43e2c4b0, C4<0>, C4<0>;
v0000017c437403d0_0 .net "S", 0 0, L_0000017c43e2cf30;  1 drivers
v0000017c437424f0_0 .net "a", 0 0, L_0000017c43df7170;  1 drivers
v0000017c437410f0_0 .net "b", 0 0, L_0000017c43df5f50;  1 drivers
v0000017c43741b90_0 .net "c", 0 0, L_0000017c43e2cd70;  1 drivers
v0000017c43741870_0 .net "carry_1", 0 0, L_0000017c43e2d2b0;  1 drivers
v0000017c43740470_0 .net "carry_2", 0 0, L_0000017c43e2c4b0;  1 drivers
v0000017c43740ab0_0 .net "cin", 0 0, L_0000017c43df7990;  1 drivers
v0000017c43740dd0_0 .net "sum_1", 0 0, L_0000017c43e2de80;  1 drivers
S_0000017c4376e5c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437733e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2de80 .functor XOR 1, L_0000017c43df7170, L_0000017c43df5f50, C4<0>, C4<0>;
L_0000017c43e2d2b0 .functor AND 1, L_0000017c43df7170, L_0000017c43df5f50, C4<1>, C4<1>;
v0000017c43742310_0 .net "S", 0 0, L_0000017c43e2de80;  alias, 1 drivers
v0000017c43740a10_0 .net "a", 0 0, L_0000017c43df7170;  alias, 1 drivers
v0000017c43740650_0 .net "b", 0 0, L_0000017c43df5f50;  alias, 1 drivers
v0000017c437417d0_0 .net "c", 0 0, L_0000017c43e2d2b0;  alias, 1 drivers
S_0000017c43772760 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437733e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2cf30 .functor XOR 1, L_0000017c43e2de80, L_0000017c43df7990, C4<0>, C4<0>;
L_0000017c43e2c4b0 .functor AND 1, L_0000017c43e2de80, L_0000017c43df7990, C4<1>, C4<1>;
v0000017c437423b0_0 .net "S", 0 0, L_0000017c43e2cf30;  alias, 1 drivers
v0000017c43740830_0 .net "a", 0 0, L_0000017c43e2de80;  alias, 1 drivers
v0000017c437406f0_0 .net "b", 0 0, L_0000017c43df7990;  alias, 1 drivers
v0000017c43742450_0 .net "c", 0 0, L_0000017c43e2c4b0;  alias, 1 drivers
S_0000017c4376f3d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4376e110;
 .timescale 0 0;
P_0000017c43246680 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e2c670 .functor XOR 1, L_0000017c43cf1b78, L_0000017c43df73f0, C4<0>, C4<0>;
v0000017c43742d10_0 .net *"_ivl_1", 0 0, L_0000017c43df73f0;  1 drivers
S_0000017c43773700 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2d710 .functor OR 1, L_0000017c43e2da20, L_0000017c43e2d160, C4<0>, C4<0>;
v0000017c43740fb0_0 .net "S", 0 0, L_0000017c43e2d6a0;  1 drivers
v0000017c43741190_0 .net "a", 0 0, L_0000017c43df5870;  1 drivers
v0000017c43741230_0 .net "b", 0 0, L_0000017c43df68b0;  1 drivers
v0000017c43741d70_0 .net "c", 0 0, L_0000017c43e2d710;  1 drivers
v0000017c43741e10_0 .net "carry_1", 0 0, L_0000017c43e2da20;  1 drivers
v0000017c43741eb0_0 .net "carry_2", 0 0, L_0000017c43e2d160;  1 drivers
v0000017c43743170_0 .net "cin", 0 0, L_0000017c43df69f0;  1 drivers
v0000017c43743a30_0 .net "sum_1", 0 0, L_0000017c43e2d400;  1 drivers
S_0000017c43771180 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43773700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2d400 .functor XOR 1, L_0000017c43df5870, L_0000017c43df68b0, C4<0>, C4<0>;
L_0000017c43e2da20 .functor AND 1, L_0000017c43df5870, L_0000017c43df68b0, C4<1>, C4<1>;
v0000017c43740bf0_0 .net "S", 0 0, L_0000017c43e2d400;  alias, 1 drivers
v0000017c43741ff0_0 .net "a", 0 0, L_0000017c43df5870;  alias, 1 drivers
v0000017c43740b50_0 .net "b", 0 0, L_0000017c43df68b0;  alias, 1 drivers
v0000017c43741370_0 .net "c", 0 0, L_0000017c43e2da20;  alias, 1 drivers
S_0000017c43772440 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43773700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2d6a0 .functor XOR 1, L_0000017c43e2d400, L_0000017c43df69f0, C4<0>, C4<0>;
L_0000017c43e2d160 .functor AND 1, L_0000017c43e2d400, L_0000017c43df69f0, C4<1>, C4<1>;
v0000017c43741c30_0 .net "S", 0 0, L_0000017c43e2d6a0;  alias, 1 drivers
v0000017c43740c90_0 .net "a", 0 0, L_0000017c43e2d400;  alias, 1 drivers
v0000017c43740e70_0 .net "b", 0 0, L_0000017c43df69f0;  alias, 1 drivers
v0000017c43741cd0_0 .net "c", 0 0, L_0000017c43e2d160;  alias, 1 drivers
S_0000017c437701e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4376e110;
 .timescale 0 0;
P_0000017c43246400 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e2d940 .functor XOR 1, L_0000017c43cf1b78, L_0000017c43df7530, C4<0>, C4<0>;
v0000017c43744e30_0 .net *"_ivl_1", 0 0, L_0000017c43df7530;  1 drivers
S_0000017c437730c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437701e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2de10 .functor OR 1, L_0000017c43e2d240, L_0000017c43e2d780, C4<0>, C4<0>;
v0000017c43743490_0 .net "S", 0 0, L_0000017c43e2c8a0;  1 drivers
v0000017c437442f0_0 .net "a", 0 0, L_0000017c43df6a90;  1 drivers
v0000017c43743670_0 .net "b", 0 0, L_0000017c43df6130;  1 drivers
v0000017c437432b0_0 .net "c", 0 0, L_0000017c43e2de10;  1 drivers
v0000017c437433f0_0 .net "carry_1", 0 0, L_0000017c43e2d240;  1 drivers
v0000017c437437b0_0 .net "carry_2", 0 0, L_0000017c43e2d780;  1 drivers
v0000017c437435d0_0 .net "cin", 0 0, L_0000017c43df6b30;  1 drivers
v0000017c43744750_0 .net "sum_1", 0 0, L_0000017c43e2d1d0;  1 drivers
S_0000017c4376fd30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437730c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2d1d0 .functor XOR 1, L_0000017c43df6a90, L_0000017c43df6130, C4<0>, C4<0>;
L_0000017c43e2d240 .functor AND 1, L_0000017c43df6a90, L_0000017c43df6130, C4<1>, C4<1>;
v0000017c43744110_0 .net "S", 0 0, L_0000017c43e2d1d0;  alias, 1 drivers
v0000017c43744570_0 .net "a", 0 0, L_0000017c43df6a90;  alias, 1 drivers
v0000017c43744250_0 .net "b", 0 0, L_0000017c43df6130;  alias, 1 drivers
v0000017c43744d90_0 .net "c", 0 0, L_0000017c43e2d240;  alias, 1 drivers
S_0000017c4376ef20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437730c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2c8a0 .functor XOR 1, L_0000017c43e2d1d0, L_0000017c43df6b30, C4<0>, C4<0>;
L_0000017c43e2d780 .functor AND 1, L_0000017c43e2d1d0, L_0000017c43df6b30, C4<1>, C4<1>;
v0000017c43743210_0 .net "S", 0 0, L_0000017c43e2c8a0;  alias, 1 drivers
v0000017c437449d0_0 .net "a", 0 0, L_0000017c43e2d1d0;  alias, 1 drivers
v0000017c437450b0_0 .net "b", 0 0, L_0000017c43df6b30;  alias, 1 drivers
v0000017c437430d0_0 .net "c", 0 0, L_0000017c43e2d780;  alias, 1 drivers
S_0000017c4376d490 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4376e110;
 .timescale 0 0;
P_0000017c43247280 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e2c520 .functor XOR 1, L_0000017c43cf1b78, L_0000017c43df6bd0, C4<0>, C4<0>;
v0000017c43744c50_0 .net *"_ivl_1", 0 0, L_0000017c43df6bd0;  1 drivers
S_0000017c4376ea70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2dbe0 .functor OR 1, L_0000017c43e2d320, L_0000017c43e2db70, C4<0>, C4<0>;
v0000017c43743ad0_0 .net "S", 0 0, L_0000017c43e2def0;  1 drivers
v0000017c43743030_0 .net "a", 0 0, L_0000017c43df5910;  1 drivers
v0000017c43743350_0 .net "b", 0 0, L_0000017c43df5ff0;  1 drivers
v0000017c437438f0_0 .net "c", 0 0, L_0000017c43e2dbe0;  1 drivers
v0000017c43744ed0_0 .net "carry_1", 0 0, L_0000017c43e2d320;  1 drivers
v0000017c43744f70_0 .net "carry_2", 0 0, L_0000017c43e2db70;  1 drivers
v0000017c43743990_0 .net "cin", 0 0, L_0000017c43df7ad0;  1 drivers
v0000017c43743b70_0 .net "sum_1", 0 0, L_0000017c43e2d5c0;  1 drivers
S_0000017c4376f240 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2d5c0 .functor XOR 1, L_0000017c43df5910, L_0000017c43df5ff0, C4<0>, C4<0>;
L_0000017c43e2d320 .functor AND 1, L_0000017c43df5910, L_0000017c43df5ff0, C4<1>, C4<1>;
v0000017c43744a70_0 .net "S", 0 0, L_0000017c43e2d5c0;  alias, 1 drivers
v0000017c43743850_0 .net "a", 0 0, L_0000017c43df5910;  alias, 1 drivers
v0000017c43743710_0 .net "b", 0 0, L_0000017c43df5ff0;  alias, 1 drivers
v0000017c437441b0_0 .net "c", 0 0, L_0000017c43e2d320;  alias, 1 drivers
S_0000017c43771310 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2def0 .functor XOR 1, L_0000017c43e2d5c0, L_0000017c43df7ad0, C4<0>, C4<0>;
L_0000017c43e2db70 .functor AND 1, L_0000017c43e2d5c0, L_0000017c43df7ad0, C4<1>, C4<1>;
v0000017c437444d0_0 .net "S", 0 0, L_0000017c43e2def0;  alias, 1 drivers
v0000017c43743530_0 .net "a", 0 0, L_0000017c43e2d5c0;  alias, 1 drivers
v0000017c43744890_0 .net "b", 0 0, L_0000017c43df7ad0;  alias, 1 drivers
v0000017c43742b30_0 .net "c", 0 0, L_0000017c43e2db70;  alias, 1 drivers
S_0000017c4376e2a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4376e110;
 .timescale 0 0;
P_0000017c43246700 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e2c590 .functor XOR 1, L_0000017c43cf1b78, L_0000017c43df7cb0, C4<0>, C4<0>;
v0000017c437429f0_0 .net *"_ivl_1", 0 0, L_0000017c43df7cb0;  1 drivers
S_0000017c4376f560 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2dcc0 .functor OR 1, L_0000017c43e2c360, L_0000017c43e2cde0, C4<0>, C4<0>;
v0000017c437446b0_0 .net "S", 0 0, L_0000017c43e2dc50;  1 drivers
v0000017c43744430_0 .net "a", 0 0, L_0000017c43df9150;  1 drivers
v0000017c43743df0_0 .net "b", 0 0, L_0000017c43df5a50;  1 drivers
v0000017c43743e90_0 .net "c", 0 0, L_0000017c43e2dcc0;  1 drivers
v0000017c43743f30_0 .net "carry_1", 0 0, L_0000017c43e2c360;  1 drivers
v0000017c43744930_0 .net "carry_2", 0 0, L_0000017c43e2cde0;  1 drivers
v0000017c43743fd0_0 .net "cin", 0 0, L_0000017c43df9fb0;  1 drivers
v0000017c43744cf0_0 .net "sum_1", 0 0, L_0000017c43e2cd00;  1 drivers
S_0000017c43771f90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376f560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2cd00 .functor XOR 1, L_0000017c43df9150, L_0000017c43df5a50, C4<0>, C4<0>;
L_0000017c43e2c360 .functor AND 1, L_0000017c43df9150, L_0000017c43df5a50, C4<1>, C4<1>;
v0000017c43745010_0 .net "S", 0 0, L_0000017c43e2cd00;  alias, 1 drivers
v0000017c43742950_0 .net "a", 0 0, L_0000017c43df9150;  alias, 1 drivers
v0000017c43743c10_0 .net "b", 0 0, L_0000017c43df5a50;  alias, 1 drivers
v0000017c43744390_0 .net "c", 0 0, L_0000017c43e2c360;  alias, 1 drivers
S_0000017c437728f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376f560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2dc50 .functor XOR 1, L_0000017c43e2cd00, L_0000017c43df9fb0, C4<0>, C4<0>;
L_0000017c43e2cde0 .functor AND 1, L_0000017c43e2cd00, L_0000017c43df9fb0, C4<1>, C4<1>;
v0000017c43744070_0 .net "S", 0 0, L_0000017c43e2dc50;  alias, 1 drivers
v0000017c43744b10_0 .net "a", 0 0, L_0000017c43e2cd00;  alias, 1 drivers
v0000017c43743cb0_0 .net "b", 0 0, L_0000017c43df9fb0;  alias, 1 drivers
v0000017c43743d50_0 .net "c", 0 0, L_0000017c43e2cde0;  alias, 1 drivers
S_0000017c43772120 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246f00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf1bc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2cad0 .functor BUFZ 1, L_0000017c43cf1bc0, C4<0>, C4<0>, C4<0>;
v0000017c43748350_0 .net "S", 4 0, L_0000017c43df9790;  alias, 1 drivers
v0000017c43748530_0 .net *"_ivl_0", 0 0, L_0000017c43e2c3d0;  1 drivers
v0000017c43748b70_0 .net *"_ivl_10", 0 0, L_0000017c43e2cfa0;  1 drivers
v0000017c43748850_0 .net *"_ivl_20", 0 0, L_0000017c43e2c440;  1 drivers
v0000017c43749930_0 .net *"_ivl_30", 0 0, L_0000017c43e2c750;  1 drivers
v0000017c437491b0_0 .net *"_ivl_40", 0 0, L_0000017c43e2d8d0;  1 drivers
v0000017c43748df0_0 .net *"_ivl_56", 0 0, L_0000017c43e2cad0;  1 drivers
v0000017c43748c10_0 .net "a", 4 0, L_0000017c43df8390;  alias, 1 drivers
v0000017c437499d0_0 .net "b", 4 0, o0000017c436ba2d8;  alias, 0 drivers
v0000017c43748cb0_0 .net "b1", 4 0, L_0000017c43df9e70;  1 drivers
v0000017c43747f90_0 .net "c", 0 0, L_0000017c43dfa370;  alias, 1 drivers
v0000017c43749890_0 .net "cin", 0 0, L_0000017c43cf1bc0;  1 drivers
v0000017c43748990_0 .net "co", 5 0, L_0000017c43df7d50;  1 drivers
L_0000017c43df8750 .part o0000017c436ba2d8, 0, 1;
L_0000017c43df91f0 .part L_0000017c43df8390, 0, 1;
L_0000017c43df84d0 .part L_0000017c43df9e70, 0, 1;
L_0000017c43dfa050 .part L_0000017c43df7d50, 0, 1;
L_0000017c43df89d0 .part o0000017c436ba2d8, 1, 1;
L_0000017c43df8610 .part L_0000017c43df8390, 1, 1;
L_0000017c43df7f30 .part L_0000017c43df9e70, 1, 1;
L_0000017c43dfa0f0 .part L_0000017c43df7d50, 1, 1;
L_0000017c43df96f0 .part o0000017c436ba2d8, 2, 1;
L_0000017c43df8b10 .part L_0000017c43df8390, 2, 1;
L_0000017c43df8430 .part L_0000017c43df9e70, 2, 1;
L_0000017c43df8cf0 .part L_0000017c43df7d50, 2, 1;
L_0000017c43df8a70 .part o0000017c436ba2d8, 3, 1;
L_0000017c43df7fd0 .part L_0000017c43df8390, 3, 1;
L_0000017c43df98d0 .part L_0000017c43df9e70, 3, 1;
L_0000017c43df9dd0 .part L_0000017c43df7d50, 3, 1;
LS_0000017c43df9e70_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2c3d0, L_0000017c43e2cfa0, L_0000017c43e2c440, L_0000017c43e2c750;
LS_0000017c43df9e70_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2d8d0;
L_0000017c43df9e70 .concat8 [ 4 1 0 0], LS_0000017c43df9e70_0_0, LS_0000017c43df9e70_0_4;
L_0000017c43df9290 .part o0000017c436ba2d8, 4, 1;
L_0000017c43df7df0 .part L_0000017c43df8390, 4, 1;
L_0000017c43df7e90 .part L_0000017c43df9e70, 4, 1;
L_0000017c43df9d30 .part L_0000017c43df7d50, 4, 1;
LS_0000017c43df9790_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2d390, L_0000017c43e2d010, L_0000017c43e2c6e0, L_0000017c43e2c910;
LS_0000017c43df9790_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2c9f0;
L_0000017c43df9790 .concat8 [ 4 1 0 0], LS_0000017c43df9790_0_0, LS_0000017c43df9790_0_4;
LS_0000017c43df7d50_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2cad0, L_0000017c43e2c7c0, L_0000017c43e2c830, L_0000017c43e2cc20;
LS_0000017c43df7d50_0_4 .concat8 [ 1 1 0 0], L_0000017c43e2ca60, L_0000017c43e2d080;
L_0000017c43df7d50 .concat8 [ 4 2 0 0], LS_0000017c43df7d50_0_0, LS_0000017c43df7d50_0_4;
L_0000017c43dfa370 .part L_0000017c43df7d50, 5, 1;
S_0000017c4376f0b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43772120;
 .timescale 0 0;
P_0000017c432463c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2c3d0 .functor XOR 1, L_0000017c43cf1bc0, L_0000017c43df8750, C4<0>, C4<0>;
v0000017c43747630_0 .net *"_ivl_1", 0 0, L_0000017c43df8750;  1 drivers
S_0000017c43770cd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2c7c0 .functor OR 1, L_0000017c43e2dd30, L_0000017c43e2d470, C4<0>, C4<0>;
v0000017c43746370_0 .net "S", 0 0, L_0000017c43e2d390;  1 drivers
v0000017c43745290_0 .net "a", 0 0, L_0000017c43df91f0;  1 drivers
v0000017c43745330_0 .net "b", 0 0, L_0000017c43df84d0;  1 drivers
v0000017c437476d0_0 .net "c", 0 0, L_0000017c43e2c7c0;  1 drivers
v0000017c437462d0_0 .net "carry_1", 0 0, L_0000017c43e2dd30;  1 drivers
v0000017c43747270_0 .net "carry_2", 0 0, L_0000017c43e2d470;  1 drivers
v0000017c437456f0_0 .net "cin", 0 0, L_0000017c43dfa050;  1 drivers
v0000017c43747590_0 .net "sum_1", 0 0, L_0000017c43e2d9b0;  1 drivers
S_0000017c4376ddf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43770cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2d9b0 .functor XOR 1, L_0000017c43df91f0, L_0000017c43df84d0, C4<0>, C4<0>;
L_0000017c43e2dd30 .functor AND 1, L_0000017c43df91f0, L_0000017c43df84d0, C4<1>, C4<1>;
v0000017c437455b0_0 .net "S", 0 0, L_0000017c43e2d9b0;  alias, 1 drivers
v0000017c43746730_0 .net "a", 0 0, L_0000017c43df91f0;  alias, 1 drivers
v0000017c43745fb0_0 .net "b", 0 0, L_0000017c43df84d0;  alias, 1 drivers
v0000017c43745dd0_0 .net "c", 0 0, L_0000017c43e2dd30;  alias, 1 drivers
S_0000017c4376d620 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43770cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2d390 .functor XOR 1, L_0000017c43e2d9b0, L_0000017c43dfa050, C4<0>, C4<0>;
L_0000017c43e2d470 .functor AND 1, L_0000017c43e2d9b0, L_0000017c43dfa050, C4<1>, C4<1>;
v0000017c43745790_0 .net "S", 0 0, L_0000017c43e2d390;  alias, 1 drivers
v0000017c43746230_0 .net "a", 0 0, L_0000017c43e2d9b0;  alias, 1 drivers
v0000017c43745c90_0 .net "b", 0 0, L_0000017c43dfa050;  alias, 1 drivers
v0000017c43747130_0 .net "c", 0 0, L_0000017c43e2d470;  alias, 1 drivers
S_0000017c43770050 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43772120;
 .timescale 0 0;
P_0000017c43246380 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e2cfa0 .functor XOR 1, L_0000017c43cf1bc0, L_0000017c43df89d0, C4<0>, C4<0>;
v0000017c437473b0_0 .net *"_ivl_1", 0 0, L_0000017c43df89d0;  1 drivers
S_0000017c437722b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43770050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2c830 .functor OR 1, L_0000017c43e2dda0, L_0000017c43e2d630, C4<0>, C4<0>;
v0000017c43747770_0 .net "S", 0 0, L_0000017c43e2d010;  1 drivers
v0000017c437458d0_0 .net "a", 0 0, L_0000017c43df8610;  1 drivers
v0000017c43745d30_0 .net "b", 0 0, L_0000017c43df7f30;  1 drivers
v0000017c43746af0_0 .net "c", 0 0, L_0000017c43e2c830;  1 drivers
v0000017c43745650_0 .net "carry_1", 0 0, L_0000017c43e2dda0;  1 drivers
v0000017c43746ff0_0 .net "carry_2", 0 0, L_0000017c43e2d630;  1 drivers
v0000017c437453d0_0 .net "cin", 0 0, L_0000017c43dfa0f0;  1 drivers
v0000017c43746b90_0 .net "sum_1", 0 0, L_0000017c43e2cbb0;  1 drivers
S_0000017c4376d7b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437722b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2cbb0 .functor XOR 1, L_0000017c43df8610, L_0000017c43df7f30, C4<0>, C4<0>;
L_0000017c43e2dda0 .functor AND 1, L_0000017c43df8610, L_0000017c43df7f30, C4<1>, C4<1>;
v0000017c43746410_0 .net "S", 0 0, L_0000017c43e2cbb0;  alias, 1 drivers
v0000017c43747310_0 .net "a", 0 0, L_0000017c43df8610;  alias, 1 drivers
v0000017c43746910_0 .net "b", 0 0, L_0000017c43df7f30;  alias, 1 drivers
v0000017c43746d70_0 .net "c", 0 0, L_0000017c43e2dda0;  alias, 1 drivers
S_0000017c43770b40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437722b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2d010 .functor XOR 1, L_0000017c43e2cbb0, L_0000017c43dfa0f0, C4<0>, C4<0>;
L_0000017c43e2d630 .functor AND 1, L_0000017c43e2cbb0, L_0000017c43dfa0f0, C4<1>, C4<1>;
v0000017c437460f0_0 .net "S", 0 0, L_0000017c43e2d010;  alias, 1 drivers
v0000017c43746f50_0 .net "a", 0 0, L_0000017c43e2cbb0;  alias, 1 drivers
v0000017c43745970_0 .net "b", 0 0, L_0000017c43dfa0f0;  alias, 1 drivers
v0000017c437471d0_0 .net "c", 0 0, L_0000017c43e2d630;  alias, 1 drivers
S_0000017c4376e750 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43772120;
 .timescale 0 0;
P_0000017c43246e80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e2c440 .functor XOR 1, L_0000017c43cf1bc0, L_0000017c43df96f0, C4<0>, C4<0>;
v0000017c43746eb0_0 .net *"_ivl_1", 0 0, L_0000017c43df96f0;  1 drivers
S_0000017c437714a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2cc20 .functor OR 1, L_0000017c43e2d7f0, L_0000017c43e2d4e0, C4<0>, C4<0>;
v0000017c43747090_0 .net "S", 0 0, L_0000017c43e2c6e0;  1 drivers
v0000017c43745b50_0 .net "a", 0 0, L_0000017c43df8b10;  1 drivers
v0000017c43746c30_0 .net "b", 0 0, L_0000017c43df8430;  1 drivers
v0000017c43747450_0 .net "c", 0 0, L_0000017c43e2cc20;  1 drivers
v0000017c43745bf0_0 .net "carry_1", 0 0, L_0000017c43e2d7f0;  1 drivers
v0000017c43746cd0_0 .net "carry_2", 0 0, L_0000017c43e2d4e0;  1 drivers
v0000017c43746e10_0 .net "cin", 0 0, L_0000017c43df8cf0;  1 drivers
v0000017c43746690_0 .net "sum_1", 0 0, L_0000017c43e2c600;  1 drivers
S_0000017c4376ec00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437714a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2c600 .functor XOR 1, L_0000017c43df8b10, L_0000017c43df8430, C4<0>, C4<0>;
L_0000017c43e2d7f0 .functor AND 1, L_0000017c43df8b10, L_0000017c43df8430, C4<1>, C4<1>;
v0000017c43745e70_0 .net "S", 0 0, L_0000017c43e2c600;  alias, 1 drivers
v0000017c437464b0_0 .net "a", 0 0, L_0000017c43df8b10;  alias, 1 drivers
v0000017c43747810_0 .net "b", 0 0, L_0000017c43df8430;  alias, 1 drivers
v0000017c43745a10_0 .net "c", 0 0, L_0000017c43e2d7f0;  alias, 1 drivers
S_0000017c43771950 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437714a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2c6e0 .functor XOR 1, L_0000017c43e2c600, L_0000017c43df8cf0, C4<0>, C4<0>;
L_0000017c43e2d4e0 .functor AND 1, L_0000017c43e2c600, L_0000017c43df8cf0, C4<1>, C4<1>;
v0000017c43746a50_0 .net "S", 0 0, L_0000017c43e2c6e0;  alias, 1 drivers
v0000017c43746550_0 .net "a", 0 0, L_0000017c43e2c600;  alias, 1 drivers
v0000017c437465f0_0 .net "b", 0 0, L_0000017c43df8cf0;  alias, 1 drivers
v0000017c43745ab0_0 .net "c", 0 0, L_0000017c43e2d4e0;  alias, 1 drivers
S_0000017c4376d940 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43772120;
 .timescale 0 0;
P_0000017c43246980 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e2c750 .functor XOR 1, L_0000017c43cf1bc0, L_0000017c43df8a70, C4<0>, C4<0>;
v0000017c43748a30_0 .net *"_ivl_1", 0 0, L_0000017c43df8a70;  1 drivers
S_0000017c4376f6f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2ca60 .functor OR 1, L_0000017c43e2d550, L_0000017c43e2c980, C4<0>, C4<0>;
v0000017c437451f0_0 .net "S", 0 0, L_0000017c43e2c910;  1 drivers
v0000017c43745470_0 .net "a", 0 0, L_0000017c43df7fd0;  1 drivers
v0000017c43749250_0 .net "b", 0 0, L_0000017c43df98d0;  1 drivers
v0000017c43749bb0_0 .net "c", 0 0, L_0000017c43e2ca60;  1 drivers
v0000017c437485d0_0 .net "carry_1", 0 0, L_0000017c43e2d550;  1 drivers
v0000017c437488f0_0 .net "carry_2", 0 0, L_0000017c43e2c980;  1 drivers
v0000017c43748030_0 .net "cin", 0 0, L_0000017c43df9dd0;  1 drivers
v0000017c43749f70_0 .net "sum_1", 0 0, L_0000017c43e2da90;  1 drivers
S_0000017c4376dad0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2da90 .functor XOR 1, L_0000017c43df7fd0, L_0000017c43df98d0, C4<0>, C4<0>;
L_0000017c43e2d550 .functor AND 1, L_0000017c43df7fd0, L_0000017c43df98d0, C4<1>, C4<1>;
v0000017c43745f10_0 .net "S", 0 0, L_0000017c43e2da90;  alias, 1 drivers
v0000017c437474f0_0 .net "a", 0 0, L_0000017c43df7fd0;  alias, 1 drivers
v0000017c43746870_0 .net "b", 0 0, L_0000017c43df98d0;  alias, 1 drivers
v0000017c437467d0_0 .net "c", 0 0, L_0000017c43e2d550;  alias, 1 drivers
S_0000017c4376dc60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2c910 .functor XOR 1, L_0000017c43e2da90, L_0000017c43df9dd0, C4<0>, C4<0>;
L_0000017c43e2c980 .functor AND 1, L_0000017c43e2da90, L_0000017c43df9dd0, C4<1>, C4<1>;
v0000017c43746050_0 .net "S", 0 0, L_0000017c43e2c910;  alias, 1 drivers
v0000017c437478b0_0 .net "a", 0 0, L_0000017c43e2da90;  alias, 1 drivers
v0000017c43746190_0 .net "b", 0 0, L_0000017c43df9dd0;  alias, 1 drivers
v0000017c43745150_0 .net "c", 0 0, L_0000017c43e2c980;  alias, 1 drivers
S_0000017c43770e60 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43772120;
 .timescale 0 0;
P_0000017c43246540 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e2d8d0 .functor XOR 1, L_0000017c43cf1bc0, L_0000017c43df9290, C4<0>, C4<0>;
v0000017c43749ed0_0 .net *"_ivl_1", 0 0, L_0000017c43df9290;  1 drivers
S_0000017c43770370 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43770e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2d080 .functor OR 1, L_0000017c43e2db00, L_0000017c43e2d860, C4<0>, C4<0>;
v0000017c43748670_0 .net "S", 0 0, L_0000017c43e2c9f0;  1 drivers
v0000017c43747bd0_0 .net "a", 0 0, L_0000017c43df7df0;  1 drivers
v0000017c43748710_0 .net "b", 0 0, L_0000017c43df7e90;  1 drivers
v0000017c437487b0_0 .net "c", 0 0, L_0000017c43e2d080;  1 drivers
v0000017c43749750_0 .net "carry_1", 0 0, L_0000017c43e2db00;  1 drivers
v0000017c43749c50_0 .net "carry_2", 0 0, L_0000017c43e2d860;  1 drivers
v0000017c43749d90_0 .net "cin", 0 0, L_0000017c43df9d30;  1 drivers
v0000017c437482b0_0 .net "sum_1", 0 0, L_0000017c43e2cec0;  1 drivers
S_0000017c43772a80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43770370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2cec0 .functor XOR 1, L_0000017c43df7df0, L_0000017c43df7e90, C4<0>, C4<0>;
L_0000017c43e2db00 .functor AND 1, L_0000017c43df7df0, L_0000017c43df7e90, C4<1>, C4<1>;
v0000017c437480d0_0 .net "S", 0 0, L_0000017c43e2cec0;  alias, 1 drivers
v0000017c43748f30_0 .net "a", 0 0, L_0000017c43df7df0;  alias, 1 drivers
v0000017c43748ad0_0 .net "b", 0 0, L_0000017c43df7e90;  alias, 1 drivers
v0000017c437483f0_0 .net "c", 0 0, L_0000017c43e2db00;  alias, 1 drivers
S_0000017c43773250 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43770370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2c9f0 .functor XOR 1, L_0000017c43e2cec0, L_0000017c43df9d30, C4<0>, C4<0>;
L_0000017c43e2d860 .functor AND 1, L_0000017c43e2cec0, L_0000017c43df9d30, C4<1>, C4<1>;
v0000017c43748170_0 .net "S", 0 0, L_0000017c43e2c9f0;  alias, 1 drivers
v0000017c43749e30_0 .net "a", 0 0, L_0000017c43e2cec0;  alias, 1 drivers
v0000017c43748210_0 .net "b", 0 0, L_0000017c43df9d30;  alias, 1 drivers
v0000017c43748490_0 .net "c", 0 0, L_0000017c43e2d860;  alias, 1 drivers
S_0000017c437717c0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43dbd1b0 .functor AND 1, L_0000017c43df4510, L_0000017c43df4830, C4<1>, C4<1>;
v0000017c43749a70_0 .net "X", 0 0, L_0000017c43df4510;  alias, 1 drivers
v0000017c43748d50_0 .net "Y", 0 0, L_0000017c43df4830;  alias, 1 drivers
v0000017c43749110_0 .net "Z", 2 0, L_0000017c43df5690;  alias, 1 drivers
L_0000017c43cf1818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43748e90_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf1818;  1 drivers
L_0000017c43cf1860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4374a0b0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf1860;  1 drivers
v0000017c43748fd0_0 .net *"_ivl_9", 0 0, L_0000017c43dbd1b0;  1 drivers
L_0000017c43df5690 .concat8 [ 1 1 1 0], L_0000017c43dbd1b0, L_0000017c43cf1860, L_0000017c43cf1818;
S_0000017c4376e8e0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43dbdb50 .functor AND 1, L_0000017c43df31b0, L_0000017c43df48d0, C4<1>, C4<1>;
v0000017c43749070_0 .net "X", 0 0, L_0000017c43df31b0;  alias, 1 drivers
v0000017c437492f0_0 .net "Y", 0 0, L_0000017c43df48d0;  alias, 1 drivers
v0000017c4374a010_0 .net "Z", 2 0, L_0000017c43df6ef0;  alias, 1 drivers
L_0000017c43cf18a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43749390_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf18a8;  1 drivers
L_0000017c43cf18f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437497f0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf18f0;  1 drivers
v0000017c43749430_0 .net *"_ivl_9", 0 0, L_0000017c43dbdb50;  1 drivers
L_0000017c43df6ef0 .concat8 [ 1 1 1 0], L_0000017c43dbdb50, L_0000017c43cf18f0, L_0000017c43cf18a8;
S_0000017c43770ff0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43dbcc70 .functor AND 1, o0000017c436ba6f8, o0000017c436ba728, C4<1>, C4<1>;
v0000017c437494d0_0 .net "X", 0 0, o0000017c436ba6f8;  alias, 0 drivers
v0000017c43749570_0 .net "Y", 0 0, o0000017c436ba728;  alias, 0 drivers
v0000017c43747950_0 .net "Z", 2 0, L_0000017c43df6310;  alias, 1 drivers
L_0000017c43cf1938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43749610_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf1938;  1 drivers
L_0000017c43cf1980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43747d10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf1980;  1 drivers
v0000017c43747db0_0 .net *"_ivl_9", 0 0, L_0000017c43dbcc70;  1 drivers
L_0000017c43df6310 .concat8 [ 1 1 1 0], L_0000017c43dbcc70, L_0000017c43cf1980, L_0000017c43cf1938;
S_0000017c43771630 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435480f0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548128 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548160 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c437479f0_0 .net *"_ivl_0", 4 0, L_0000017c43df5af0;  1 drivers
L_0000017c43cf1a58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437496b0_0 .net *"_ivl_3", 1 0, L_0000017c43cf1a58;  1 drivers
v0000017c43749b10_0 .net *"_ivl_6", 2 0, L_0000017c43df57d0;  1 drivers
L_0000017c43cf1aa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43749cf0_0 .net *"_ivl_8", 1 0, L_0000017c43cf1aa0;  1 drivers
v0000017c43747e50_0 .net "a", 2 0, L_0000017c43df5690;  alias, 1 drivers
v0000017c43747a90_0 .net "a_out", 4 0, L_0000017c43df7850;  alias, 1 drivers
L_0000017c43df5af0 .concat [ 3 2 0 0], L_0000017c43df5690, L_0000017c43cf1a58;
L_0000017c43df57d0 .part L_0000017c43df5af0, 0, 3;
L_0000017c43df7850 .concat [ 2 3 0 0], L_0000017c43cf1aa0, L_0000017c43df57d0;
S_0000017c43772c10 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548d50 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548d88 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548dc0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43747ef0_0 .net *"_ivl_0", 4 0, L_0000017c43df7490;  1 drivers
L_0000017c43cf1ae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43747b30_0 .net *"_ivl_3", 1 0, L_0000017c43cf1ae8;  1 drivers
v0000017c43747c70_0 .net *"_ivl_6", 3 0, L_0000017c43df66d0;  1 drivers
L_0000017c43cf1b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4374aab0_0 .net *"_ivl_8", 0 0, L_0000017c43cf1b30;  1 drivers
v0000017c4374c3b0_0 .net "a", 2 0, L_0000017c43df5eb0;  alias, 1 drivers
v0000017c4374a790_0 .net "a_out", 4 0, L_0000017c43df6770;  alias, 1 drivers
L_0000017c43df7490 .concat [ 3 2 0 0], L_0000017c43df5eb0, L_0000017c43cf1ae8;
L_0000017c43df66d0 .part L_0000017c43df7490, 0, 4;
L_0000017c43df6770 .concat [ 1 4 0 0], L_0000017c43cf1b30, L_0000017c43df66d0;
S_0000017c4376f880 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c4370c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246d40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf1a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2cc90 .functor BUFZ 1, L_0000017c43cf1a10, C4<0>, C4<0>, C4<0>;
v0000017c4374a650_0 .net "S", 2 0, L_0000017c43df5eb0;  alias, 1 drivers
v0000017c4374b4b0_0 .net *"_ivl_0", 0 0, L_0000017c43dbdc30;  1 drivers
v0000017c4374bf50_0 .net *"_ivl_10", 0 0, L_0000017c43dbd920;  1 drivers
v0000017c4374ba50_0 .net *"_ivl_20", 0 0, L_0000017c43dbcd50;  1 drivers
v0000017c4374baf0_0 .net *"_ivl_36", 0 0, L_0000017c43e2cc90;  1 drivers
v0000017c4374bb90_0 .net "a", 2 0, L_0000017c43df6310;  alias, 1 drivers
v0000017c4374bc30_0 .net "b", 2 0, L_0000017c43df75d0;  alias, 1 drivers
v0000017c4374bd70_0 .net "b1", 2 0, L_0000017c43df5730;  1 drivers
v0000017c4374beb0_0 .net "c", 0 0, L_0000017c43df5e10;  alias, 1 drivers
v0000017c4374bff0_0 .net "cin", 0 0, L_0000017c43cf1a10;  1 drivers
v0000017c4374d030_0 .net "co", 3 0, L_0000017c43df5550;  1 drivers
L_0000017c43df6450 .part L_0000017c43df75d0, 0, 1;
L_0000017c43df72b0 .part L_0000017c43df6310, 0, 1;
L_0000017c43df7b70 .part L_0000017c43df5730, 0, 1;
L_0000017c43df6590 .part L_0000017c43df5550, 0, 1;
L_0000017c43df6e50 .part L_0000017c43df75d0, 1, 1;
L_0000017c43df7030 .part L_0000017c43df6310, 1, 1;
L_0000017c43df6810 .part L_0000017c43df5730, 1, 1;
L_0000017c43df7a30 .part L_0000017c43df5550, 1, 1;
L_0000017c43df5730 .concat8 [ 1 1 1 0], L_0000017c43dbdc30, L_0000017c43dbd920, L_0000017c43dbcd50;
L_0000017c43df6950 .part L_0000017c43df75d0, 2, 1;
L_0000017c43df6630 .part L_0000017c43df6310, 2, 1;
L_0000017c43df7670 .part L_0000017c43df5730, 2, 1;
L_0000017c43df70d0 .part L_0000017c43df5550, 2, 1;
L_0000017c43df5eb0 .concat8 [ 1 1 1 0], L_0000017c43dbcea0, L_0000017c43dbd060, L_0000017c43dbd140;
L_0000017c43df5550 .concat8 [ 1 1 1 1], L_0000017c43e2cc90, L_0000017c43dbd530, L_0000017c43dbcce0, L_0000017c43dbd7d0;
L_0000017c43df5e10 .part L_0000017c43df5550, 3, 1;
S_0000017c4376fa10 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4376f880;
 .timescale 0 0;
P_0000017c43246880 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43dbdc30 .functor XOR 1, L_0000017c43cf1a10, L_0000017c43df6450, C4<0>, C4<0>;
v0000017c4374c130_0 .net *"_ivl_1", 0 0, L_0000017c43df6450;  1 drivers
S_0000017c43770820 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376fa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbd530 .functor OR 1, L_0000017c43dbd8b0, L_0000017c43dbde60, C4<0>, C4<0>;
v0000017c4374b910_0 .net "S", 0 0, L_0000017c43dbcea0;  1 drivers
v0000017c4374c270_0 .net "a", 0 0, L_0000017c43df72b0;  1 drivers
v0000017c4374b550_0 .net "b", 0 0, L_0000017c43df7b70;  1 drivers
v0000017c4374c090_0 .net "c", 0 0, L_0000017c43dbd530;  1 drivers
v0000017c4374ad30_0 .net "carry_1", 0 0, L_0000017c43dbd8b0;  1 drivers
v0000017c4374c6d0_0 .net "carry_2", 0 0, L_0000017c43dbde60;  1 drivers
v0000017c4374a150_0 .net "cin", 0 0, L_0000017c43df6590;  1 drivers
v0000017c4374a970_0 .net "sum_1", 0 0, L_0000017c43dbdd10;  1 drivers
S_0000017c4376fba0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43770820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbdd10 .functor XOR 1, L_0000017c43df72b0, L_0000017c43df7b70, C4<0>, C4<0>;
L_0000017c43dbd8b0 .functor AND 1, L_0000017c43df72b0, L_0000017c43df7b70, C4<1>, C4<1>;
v0000017c4374b9b0_0 .net "S", 0 0, L_0000017c43dbdd10;  alias, 1 drivers
v0000017c4374b5f0_0 .net "a", 0 0, L_0000017c43df72b0;  alias, 1 drivers
v0000017c4374b2d0_0 .net "b", 0 0, L_0000017c43df7b70;  alias, 1 drivers
v0000017c4374c1d0_0 .net "c", 0 0, L_0000017c43dbd8b0;  alias, 1 drivers
S_0000017c4376fec0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43770820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbcea0 .functor XOR 1, L_0000017c43dbdd10, L_0000017c43df6590, C4<0>, C4<0>;
L_0000017c43dbde60 .functor AND 1, L_0000017c43dbdd10, L_0000017c43df6590, C4<1>, C4<1>;
v0000017c4374a330_0 .net "S", 0 0, L_0000017c43dbcea0;  alias, 1 drivers
v0000017c4374c590_0 .net "a", 0 0, L_0000017c43dbdd10;  alias, 1 drivers
v0000017c4374c8b0_0 .net "b", 0 0, L_0000017c43df6590;  alias, 1 drivers
v0000017c4374c630_0 .net "c", 0 0, L_0000017c43dbde60;  alias, 1 drivers
S_0000017c43770500 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4376f880;
 .timescale 0 0;
P_0000017c43246580 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43dbd920 .functor XOR 1, L_0000017c43cf1a10, L_0000017c43df6e50, C4<0>, C4<0>;
v0000017c4374add0_0 .net *"_ivl_1", 0 0, L_0000017c43df6e50;  1 drivers
S_0000017c43771ae0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43770500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbcce0 .functor OR 1, L_0000017c43dbda70, L_0000017c43dbcc00, C4<0>, C4<0>;
v0000017c4374c450_0 .net "S", 0 0, L_0000017c43dbd060;  1 drivers
v0000017c4374c770_0 .net "a", 0 0, L_0000017c43df7030;  1 drivers
v0000017c4374bcd0_0 .net "b", 0 0, L_0000017c43df6810;  1 drivers
v0000017c4374aa10_0 .net "c", 0 0, L_0000017c43dbcce0;  1 drivers
v0000017c4374b230_0 .net "carry_1", 0 0, L_0000017c43dbda70;  1 drivers
v0000017c4374ac90_0 .net "carry_2", 0 0, L_0000017c43dbcc00;  1 drivers
v0000017c4374ab50_0 .net "cin", 0 0, L_0000017c43df7a30;  1 drivers
v0000017c4374a290_0 .net "sum_1", 0 0, L_0000017c43dbcb90;  1 drivers
S_0000017c43771c70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43771ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbcb90 .functor XOR 1, L_0000017c43df7030, L_0000017c43df6810, C4<0>, C4<0>;
L_0000017c43dbda70 .functor AND 1, L_0000017c43df7030, L_0000017c43df6810, C4<1>, C4<1>;
v0000017c4374be10_0 .net "S", 0 0, L_0000017c43dbcb90;  alias, 1 drivers
v0000017c4374b690_0 .net "a", 0 0, L_0000017c43df7030;  alias, 1 drivers
v0000017c4374abf0_0 .net "b", 0 0, L_0000017c43df6810;  alias, 1 drivers
v0000017c4374c310_0 .net "c", 0 0, L_0000017c43dbda70;  alias, 1 drivers
S_0000017c437709b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43771ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbd060 .functor XOR 1, L_0000017c43dbcb90, L_0000017c43df7a30, C4<0>, C4<0>;
L_0000017c43dbcc00 .functor AND 1, L_0000017c43dbcb90, L_0000017c43df7a30, C4<1>, C4<1>;
v0000017c4374a3d0_0 .net "S", 0 0, L_0000017c43dbd060;  alias, 1 drivers
v0000017c4374a5b0_0 .net "a", 0 0, L_0000017c43dbcb90;  alias, 1 drivers
v0000017c4374b730_0 .net "b", 0 0, L_0000017c43df7a30;  alias, 1 drivers
v0000017c4374afb0_0 .net "c", 0 0, L_0000017c43dbcc00;  alias, 1 drivers
S_0000017c43771e00 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4376f880;
 .timescale 0 0;
P_0000017c43247100 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43dbcd50 .functor XOR 1, L_0000017c43cf1a10, L_0000017c43df6950, C4<0>, C4<0>;
v0000017c4374a510_0 .net *"_ivl_1", 0 0, L_0000017c43df6950;  1 drivers
S_0000017c43772da0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43771e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43dbd7d0 .functor OR 1, L_0000017c43dbd6f0, L_0000017c43dbd760, C4<0>, C4<0>;
v0000017c4374a1f0_0 .net "S", 0 0, L_0000017c43dbd140;  1 drivers
v0000017c4374b0f0_0 .net "a", 0 0, L_0000017c43df6630;  1 drivers
v0000017c4374c4f0_0 .net "b", 0 0, L_0000017c43df7670;  1 drivers
v0000017c4374a470_0 .net "c", 0 0, L_0000017c43dbd7d0;  1 drivers
v0000017c4374b190_0 .net "carry_1", 0 0, L_0000017c43dbd6f0;  1 drivers
v0000017c4374a6f0_0 .net "carry_2", 0 0, L_0000017c43dbd760;  1 drivers
v0000017c4374b410_0 .net "cin", 0 0, L_0000017c43df70d0;  1 drivers
v0000017c4374b870_0 .net "sum_1", 0 0, L_0000017c43dbd0d0;  1 drivers
S_0000017c43772f30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43772da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbd0d0 .functor XOR 1, L_0000017c43df6630, L_0000017c43df7670, C4<0>, C4<0>;
L_0000017c43dbd6f0 .functor AND 1, L_0000017c43df6630, L_0000017c43df7670, C4<1>, C4<1>;
v0000017c4374a830_0 .net "S", 0 0, L_0000017c43dbd0d0;  alias, 1 drivers
v0000017c4374b7d0_0 .net "a", 0 0, L_0000017c43df6630;  alias, 1 drivers
v0000017c4374b370_0 .net "b", 0 0, L_0000017c43df7670;  alias, 1 drivers
v0000017c4374ae70_0 .net "c", 0 0, L_0000017c43dbd6f0;  alias, 1 drivers
S_0000017c43779650 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43772da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43dbd140 .functor XOR 1, L_0000017c43dbd0d0, L_0000017c43df70d0, C4<0>, C4<0>;
L_0000017c43dbd760 .functor AND 1, L_0000017c43dbd0d0, L_0000017c43df70d0, C4<1>, C4<1>;
v0000017c4374a8d0_0 .net "S", 0 0, L_0000017c43dbd140;  alias, 1 drivers
v0000017c4374c810_0 .net "a", 0 0, L_0000017c43dbd0d0;  alias, 1 drivers
v0000017c4374af10_0 .net "b", 0 0, L_0000017c43df70d0;  alias, 1 drivers
v0000017c4374b050_0 .net "c", 0 0, L_0000017c43dbd760;  alias, 1 drivers
S_0000017c437789d0 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43548f60 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548f98 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43548fd0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c4374e430_0 .net *"_ivl_0", 8 0, L_0000017c43dfc7b0;  1 drivers
L_0000017c43cf1c98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c4374d670_0 .net *"_ivl_3", 3 0, L_0000017c43cf1c98;  1 drivers
v0000017c4374cbd0_0 .net *"_ivl_6", 4 0, L_0000017c43dfc0d0;  1 drivers
L_0000017c43cf1ce0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c4374d7b0_0 .net *"_ivl_8", 3 0, L_0000017c43cf1ce0;  1 drivers
v0000017c4374d2b0_0 .net "a", 4 0, L_0000017c43df2490;  alias, 1 drivers
v0000017c4374ec50_0 .net "a_out", 8 0, L_0000017c43dfc3f0;  alias, 1 drivers
L_0000017c43dfc7b0 .concat [ 5 4 0 0], L_0000017c43df2490, L_0000017c43cf1c98;
L_0000017c43dfc0d0 .part L_0000017c43dfc7b0, 0, 5;
L_0000017c43dfc3f0 .concat [ 4 5 0 0], L_0000017c43cf1ce0, L_0000017c43dfc0d0;
S_0000017c43779330 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43548670 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435486a8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c435486e0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c4374cc70_0 .net *"_ivl_0", 8 0, L_0000017c43dfb810;  1 drivers
L_0000017c43cf1d28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c4374e110_0 .net *"_ivl_3", 3 0, L_0000017c43cf1d28;  1 drivers
v0000017c4374ef70_0 .net *"_ivl_6", 6 0, L_0000017c43dfac30;  1 drivers
L_0000017c43cf1d70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c4374e930_0 .net *"_ivl_8", 1 0, L_0000017c43cf1d70;  1 drivers
v0000017c4374cd10_0 .net "a", 4 0, L_0000017c43dfc670;  alias, 1 drivers
v0000017c4374ddf0_0 .net "a_out", 8 0, L_0000017c43dfb310;  alias, 1 drivers
L_0000017c43dfb810 .concat [ 5 4 0 0], L_0000017c43dfc670, L_0000017c43cf1d28;
L_0000017c43dfac30 .part L_0000017c43dfb810, 0, 7;
L_0000017c43dfb310 .concat [ 2 7 0 0], L_0000017c43cf1d70, L_0000017c43dfac30;
S_0000017c43778b60 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c436f4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432470c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf1c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2ec80 .functor BUFZ 1, L_0000017c43cf1c50, C4<0>, C4<0>, C4<0>;
v0000017c4374f650_0 .net "S", 4 0, L_0000017c43dfc670;  alias, 1 drivers
v0000017c437518b0_0 .net *"_ivl_0", 0 0, L_0000017c43e2fa80;  1 drivers
v0000017c4374f150_0 .net *"_ivl_10", 0 0, L_0000017c43e2f690;  1 drivers
v0000017c4374f1f0_0 .net *"_ivl_20", 0 0, L_0000017c43e2f8c0;  1 drivers
v0000017c437532f0_0 .net *"_ivl_30", 0 0, L_0000017c43e2eba0;  1 drivers
v0000017c43752a30_0 .net *"_ivl_40", 0 0, L_0000017c43e2f9a0;  1 drivers
v0000017c43753890_0 .net *"_ivl_56", 0 0, L_0000017c43e2ec80;  1 drivers
v0000017c43753390_0 .net "a", 4 0, L_0000017c43df9790;  alias, 1 drivers
v0000017c43752490_0 .net "b", 4 0, L_0000017c43dfa410;  alias, 1 drivers
v0000017c43753cf0_0 .net "b1", 4 0, L_0000017c43dfca30;  1 drivers
v0000017c43753b10_0 .net "c", 0 0, L_0000017c43dfad70;  alias, 1 drivers
v0000017c43753bb0_0 .net "cin", 0 0, L_0000017c43cf1c50;  1 drivers
v0000017c43751d10_0 .net "co", 5 0, L_0000017c43dfcc10;  1 drivers
L_0000017c43df8110 .part L_0000017c43dfa410, 0, 1;
L_0000017c43df90b0 .part L_0000017c43df9790, 0, 1;
L_0000017c43df93d0 .part L_0000017c43dfca30, 0, 1;
L_0000017c43df9470 .part L_0000017c43dfcc10, 0, 1;
L_0000017c43df81b0 .part L_0000017c43dfa410, 1, 1;
L_0000017c43df9a10 .part L_0000017c43df9790, 1, 1;
L_0000017c43df9ab0 .part L_0000017c43dfca30, 1, 1;
L_0000017c43df9b50 .part L_0000017c43dfcc10, 1, 1;
L_0000017c43df9c90 .part L_0000017c43dfa410, 2, 1;
L_0000017c43df9bf0 .part L_0000017c43df9790, 2, 1;
L_0000017c43df82f0 .part L_0000017c43dfca30, 2, 1;
L_0000017c43dfc030 .part L_0000017c43dfcc10, 2, 1;
L_0000017c43dfb1d0 .part L_0000017c43dfa410, 3, 1;
L_0000017c43dfae10 .part L_0000017c43df9790, 3, 1;
L_0000017c43dfaf50 .part L_0000017c43dfca30, 3, 1;
L_0000017c43dfc710 .part L_0000017c43dfcc10, 3, 1;
LS_0000017c43dfca30_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2fa80, L_0000017c43e2f690, L_0000017c43e2f8c0, L_0000017c43e2eba0;
LS_0000017c43dfca30_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2f9a0;
L_0000017c43dfca30 .concat8 [ 4 1 0 0], LS_0000017c43dfca30_0_0, LS_0000017c43dfca30_0_4;
L_0000017c43dfc2b0 .part L_0000017c43dfa410, 4, 1;
L_0000017c43dfc8f0 .part L_0000017c43df9790, 4, 1;
L_0000017c43dfc350 .part L_0000017c43dfca30, 4, 1;
L_0000017c43dfb270 .part L_0000017c43dfcc10, 4, 1;
LS_0000017c43dfc670_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2f620, L_0000017c43e2e190, L_0000017c43e2e430, L_0000017c43e2ec10;
LS_0000017c43dfc670_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2e6d0;
L_0000017c43dfc670 .concat8 [ 4 1 0 0], LS_0000017c43dfc670_0_0, LS_0000017c43dfc670_0_4;
LS_0000017c43dfcc10_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2ec80, L_0000017c43e2ef20, L_0000017c43e2eac0, L_0000017c43e2f070;
LS_0000017c43dfcc10_0_4 .concat8 [ 1 1 0 0], L_0000017c43e2e4a0, L_0000017c43e2eb30;
L_0000017c43dfcc10 .concat8 [ 4 2 0 0], LS_0000017c43dfcc10_0_0, LS_0000017c43dfcc10_0_4;
L_0000017c43dfad70 .part L_0000017c43dfcc10, 5, 1;
S_0000017c437754b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43778b60;
 .timescale 0 0;
P_0000017c43246480 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2fa80 .functor XOR 1, L_0000017c43cf1c50, L_0000017c43df8110, C4<0>, C4<0>;
v0000017c4374e390_0 .net *"_ivl_1", 0 0, L_0000017c43df8110;  1 drivers
S_0000017c43774510 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437754b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2ef20 .functor OR 1, L_0000017c43e2f5b0, L_0000017c43e2e970, C4<0>, C4<0>;
v0000017c4374df30_0 .net "S", 0 0, L_0000017c43e2f620;  1 drivers
v0000017c4374dc10_0 .net "a", 0 0, L_0000017c43df90b0;  1 drivers
v0000017c4374cf90_0 .net "b", 0 0, L_0000017c43df93d0;  1 drivers
v0000017c4374d210_0 .net "c", 0 0, L_0000017c43e2ef20;  1 drivers
v0000017c4374d350_0 .net "carry_1", 0 0, L_0000017c43e2f5b0;  1 drivers
v0000017c4374dfd0_0 .net "carry_2", 0 0, L_0000017c43e2e970;  1 drivers
v0000017c4374dcb0_0 .net "cin", 0 0, L_0000017c43df9470;  1 drivers
v0000017c4374ecf0_0 .net "sum_1", 0 0, L_0000017c43e2e5f0;  1 drivers
S_0000017c437794c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43774510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e5f0 .functor XOR 1, L_0000017c43df90b0, L_0000017c43df93d0, C4<0>, C4<0>;
L_0000017c43e2f5b0 .functor AND 1, L_0000017c43df90b0, L_0000017c43df93d0, C4<1>, C4<1>;
v0000017c4374d850_0 .net "S", 0 0, L_0000017c43e2e5f0;  alias, 1 drivers
v0000017c4374cdb0_0 .net "a", 0 0, L_0000017c43df90b0;  alias, 1 drivers
v0000017c4374eed0_0 .net "b", 0 0, L_0000017c43df93d0;  alias, 1 drivers
v0000017c4374ce50_0 .net "c", 0 0, L_0000017c43e2f5b0;  alias, 1 drivers
S_0000017c43776a90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43774510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2f620 .functor XOR 1, L_0000017c43e2e5f0, L_0000017c43df9470, C4<0>, C4<0>;
L_0000017c43e2e970 .functor AND 1, L_0000017c43e2e5f0, L_0000017c43df9470, C4<1>, C4<1>;
v0000017c4374e750_0 .net "S", 0 0, L_0000017c43e2f620;  alias, 1 drivers
v0000017c4374e610_0 .net "a", 0 0, L_0000017c43e2e5f0;  alias, 1 drivers
v0000017c4374de90_0 .net "b", 0 0, L_0000017c43df9470;  alias, 1 drivers
v0000017c4374d3f0_0 .net "c", 0 0, L_0000017c43e2e970;  alias, 1 drivers
S_0000017c43777d50 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43778b60;
 .timescale 0 0;
P_0000017c43247180 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e2f690 .functor XOR 1, L_0000017c43cf1c50, L_0000017c43df81b0, C4<0>, C4<0>;
v0000017c4374f970_0 .net *"_ivl_1", 0 0, L_0000017c43df81b0;  1 drivers
S_0000017c43775640 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43777d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2eac0 .functor OR 1, L_0000017c43e2e3c0, L_0000017c43e2f000, C4<0>, C4<0>;
v0000017c437509b0_0 .net "S", 0 0, L_0000017c43e2e190;  1 drivers
v0000017c437516d0_0 .net "a", 0 0, L_0000017c43df9a10;  1 drivers
v0000017c43751590_0 .net "b", 0 0, L_0000017c43df9ab0;  1 drivers
v0000017c43750a50_0 .net "c", 0 0, L_0000017c43e2eac0;  1 drivers
v0000017c43751630_0 .net "carry_1", 0 0, L_0000017c43e2e3c0;  1 drivers
v0000017c4374f8d0_0 .net "carry_2", 0 0, L_0000017c43e2f000;  1 drivers
v0000017c4374fd30_0 .net "cin", 0 0, L_0000017c43df9b50;  1 drivers
v0000017c43751450_0 .net "sum_1", 0 0, L_0000017c43e2ea50;  1 drivers
S_0000017c437741f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43775640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2ea50 .functor XOR 1, L_0000017c43df9a10, L_0000017c43df9ab0, C4<0>, C4<0>;
L_0000017c43e2e3c0 .functor AND 1, L_0000017c43df9a10, L_0000017c43df9ab0, C4<1>, C4<1>;
v0000017c4374dd50_0 .net "S", 0 0, L_0000017c43e2ea50;  alias, 1 drivers
v0000017c4374d530_0 .net "a", 0 0, L_0000017c43df9a10;  alias, 1 drivers
v0000017c4374e1b0_0 .net "b", 0 0, L_0000017c43df9ab0;  alias, 1 drivers
v0000017c4374f010_0 .net "c", 0 0, L_0000017c43e2e3c0;  alias, 1 drivers
S_0000017c437746a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43775640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e190 .functor XOR 1, L_0000017c43e2ea50, L_0000017c43df9b50, C4<0>, C4<0>;
L_0000017c43e2f000 .functor AND 1, L_0000017c43e2ea50, L_0000017c43df9b50, C4<1>, C4<1>;
v0000017c4374e250_0 .net "S", 0 0, L_0000017c43e2e190;  alias, 1 drivers
v0000017c4374e6b0_0 .net "a", 0 0, L_0000017c43e2ea50;  alias, 1 drivers
v0000017c4374f0b0_0 .net "b", 0 0, L_0000017c43df9b50;  alias, 1 drivers
v0000017c4374c9f0_0 .net "c", 0 0, L_0000017c43e2f000;  alias, 1 drivers
S_0000017c43775960 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43778b60;
 .timescale 0 0;
P_0000017c43246740 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e2f8c0 .functor XOR 1, L_0000017c43cf1c50, L_0000017c43df9c90, C4<0>, C4<0>;
v0000017c4374f470_0 .net *"_ivl_1", 0 0, L_0000017c43df9c90;  1 drivers
S_0000017c43778e80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43775960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2f070 .functor OR 1, L_0000017c43e2f1c0, L_0000017c43e2ee40, C4<0>, C4<0>;
v0000017c43750d70_0 .net "S", 0 0, L_0000017c43e2e430;  1 drivers
v0000017c4374fdd0_0 .net "a", 0 0, L_0000017c43df9bf0;  1 drivers
v0000017c43751090_0 .net "b", 0 0, L_0000017c43df82f0;  1 drivers
v0000017c4374f3d0_0 .net "c", 0 0, L_0000017c43e2f070;  1 drivers
v0000017c43750ff0_0 .net "carry_1", 0 0, L_0000017c43e2f1c0;  1 drivers
v0000017c4374f510_0 .net "carry_2", 0 0, L_0000017c43e2ee40;  1 drivers
v0000017c43750230_0 .net "cin", 0 0, L_0000017c43dfc030;  1 drivers
v0000017c43751770_0 .net "sum_1", 0 0, L_0000017c43e2e200;  1 drivers
S_0000017c437797e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43778e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e200 .functor XOR 1, L_0000017c43df9bf0, L_0000017c43df82f0, C4<0>, C4<0>;
L_0000017c43e2f1c0 .functor AND 1, L_0000017c43df9bf0, L_0000017c43df82f0, C4<1>, C4<1>;
v0000017c4374f6f0_0 .net "S", 0 0, L_0000017c43e2e200;  alias, 1 drivers
v0000017c437504b0_0 .net "a", 0 0, L_0000017c43df9bf0;  alias, 1 drivers
v0000017c4374fa10_0 .net "b", 0 0, L_0000017c43df82f0;  alias, 1 drivers
v0000017c4374f330_0 .net "c", 0 0, L_0000017c43e2f1c0;  alias, 1 drivers
S_0000017c43778cf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43778e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e430 .functor XOR 1, L_0000017c43e2e200, L_0000017c43dfc030, C4<0>, C4<0>;
L_0000017c43e2ee40 .functor AND 1, L_0000017c43e2e200, L_0000017c43dfc030, C4<1>, C4<1>;
v0000017c43751130_0 .net "S", 0 0, L_0000017c43e2e430;  alias, 1 drivers
v0000017c4374f290_0 .net "a", 0 0, L_0000017c43e2e200;  alias, 1 drivers
v0000017c43750cd0_0 .net "b", 0 0, L_0000017c43dfc030;  alias, 1 drivers
v0000017c4374f790_0 .net "c", 0 0, L_0000017c43e2ee40;  alias, 1 drivers
S_0000017c437765e0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43778b60;
 .timescale 0 0;
P_0000017c43246d80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e2eba0 .functor XOR 1, L_0000017c43cf1c50, L_0000017c43dfb1d0, C4<0>, C4<0>;
v0000017c4374fc90_0 .net *"_ivl_1", 0 0, L_0000017c43dfb1d0;  1 drivers
S_0000017c43777bc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437765e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2e4a0 .functor OR 1, L_0000017c43e2f930, L_0000017c43e2f230, C4<0>, C4<0>;
v0000017c43750e10_0 .net "S", 0 0, L_0000017c43e2ec10;  1 drivers
v0000017c4374fab0_0 .net "a", 0 0, L_0000017c43dfae10;  1 drivers
v0000017c4374ff10_0 .net "b", 0 0, L_0000017c43dfaf50;  1 drivers
v0000017c43750870_0 .net "c", 0 0, L_0000017c43e2e4a0;  1 drivers
v0000017c437511d0_0 .net "carry_1", 0 0, L_0000017c43e2f930;  1 drivers
v0000017c43751270_0 .net "carry_2", 0 0, L_0000017c43e2f230;  1 drivers
v0000017c437507d0_0 .net "cin", 0 0, L_0000017c43dfc710;  1 drivers
v0000017c43750370_0 .net "sum_1", 0 0, L_0000017c43e2e7b0;  1 drivers
S_0000017c43775fa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43777bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e7b0 .functor XOR 1, L_0000017c43dfae10, L_0000017c43dfaf50, C4<0>, C4<0>;
L_0000017c43e2f930 .functor AND 1, L_0000017c43dfae10, L_0000017c43dfaf50, C4<1>, C4<1>;
v0000017c4374ffb0_0 .net "S", 0 0, L_0000017c43e2e7b0;  alias, 1 drivers
v0000017c43750550_0 .net "a", 0 0, L_0000017c43dfae10;  alias, 1 drivers
v0000017c4374f830_0 .net "b", 0 0, L_0000017c43dfaf50;  alias, 1 drivers
v0000017c4374f5b0_0 .net "c", 0 0, L_0000017c43e2f930;  alias, 1 drivers
S_0000017c437749c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43777bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2ec10 .functor XOR 1, L_0000017c43e2e7b0, L_0000017c43dfc710, C4<0>, C4<0>;
L_0000017c43e2f230 .functor AND 1, L_0000017c43e2e7b0, L_0000017c43dfc710, C4<1>, C4<1>;
v0000017c43750730_0 .net "S", 0 0, L_0000017c43e2ec10;  alias, 1 drivers
v0000017c43750050_0 .net "a", 0 0, L_0000017c43e2e7b0;  alias, 1 drivers
v0000017c4374fe70_0 .net "b", 0 0, L_0000017c43dfc710;  alias, 1 drivers
v0000017c437500f0_0 .net "c", 0 0, L_0000017c43e2f230;  alias, 1 drivers
S_0000017c43776130 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43778b60;
 .timescale 0 0;
P_0000017c43246600 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e2f9a0 .functor XOR 1, L_0000017c43cf1c50, L_0000017c43dfc2b0, C4<0>, C4<0>;
v0000017c43751810_0 .net *"_ivl_1", 0 0, L_0000017c43dfc2b0;  1 drivers
S_0000017c43777ee0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43776130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2eb30 .functor OR 1, L_0000017c43e2e660, L_0000017c43e2e820, C4<0>, C4<0>;
v0000017c43750690_0 .net "S", 0 0, L_0000017c43e2e6d0;  1 drivers
v0000017c43750910_0 .net "a", 0 0, L_0000017c43dfc8f0;  1 drivers
v0000017c43750b90_0 .net "b", 0 0, L_0000017c43dfc350;  1 drivers
v0000017c43750c30_0 .net "c", 0 0, L_0000017c43e2eb30;  1 drivers
v0000017c43750eb0_0 .net "carry_1", 0 0, L_0000017c43e2e660;  1 drivers
v0000017c43750f50_0 .net "carry_2", 0 0, L_0000017c43e2e820;  1 drivers
v0000017c437513b0_0 .net "cin", 0 0, L_0000017c43dfb270;  1 drivers
v0000017c437514f0_0 .net "sum_1", 0 0, L_0000017c43e2faf0;  1 drivers
S_0000017c43778840 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43777ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2faf0 .functor XOR 1, L_0000017c43dfc8f0, L_0000017c43dfc350, C4<0>, C4<0>;
L_0000017c43e2e660 .functor AND 1, L_0000017c43dfc8f0, L_0000017c43dfc350, C4<1>, C4<1>;
v0000017c437502d0_0 .net "S", 0 0, L_0000017c43e2faf0;  alias, 1 drivers
v0000017c4374fbf0_0 .net "a", 0 0, L_0000017c43dfc8f0;  alias, 1 drivers
v0000017c43751310_0 .net "b", 0 0, L_0000017c43dfc350;  alias, 1 drivers
v0000017c4374fb50_0 .net "c", 0 0, L_0000017c43e2e660;  alias, 1 drivers
S_0000017c43777710 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43777ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2e6d0 .functor XOR 1, L_0000017c43e2faf0, L_0000017c43dfb270, C4<0>, C4<0>;
L_0000017c43e2e820 .functor AND 1, L_0000017c43e2faf0, L_0000017c43dfb270, C4<1>, C4<1>;
v0000017c43750190_0 .net "S", 0 0, L_0000017c43e2e6d0;  alias, 1 drivers
v0000017c43750410_0 .net "a", 0 0, L_0000017c43e2faf0;  alias, 1 drivers
v0000017c43750af0_0 .net "b", 0 0, L_0000017c43dfb270;  alias, 1 drivers
v0000017c437505f0_0 .net "c", 0 0, L_0000017c43e2e820;  alias, 1 drivers
S_0000017c437778a0 .scope module, "k2" "karatsuba_4" 2 70, 2 96 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c4389fc50_0 .net "F1", 8 0, L_0000017c43e0da10;  1 drivers
v0000017c438a19b0_0 .net "F2", 8 0, L_0000017c43e0cb10;  1 drivers
o0000017c436c5d68 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c4389fd90_0 .net "F3", 8 0, o0000017c436c5d68;  0 drivers
v0000017c4389fa70_0 .net "X", 4 0, L_0000017c43de9cf0;  alias, 1 drivers
v0000017c438a14b0_0 .net "Xl", 2 0, L_0000017c43dfdc50;  1 drivers
v0000017c438a0ab0_0 .net "Xm1", 2 0, L_0000017c43dfec90;  1 drivers
v0000017c438a1a50_0 .net "Xms", 4 0, L_0000017c43e0e370;  1 drivers
v0000017c438a1550_0 .net "Xr", 2 0, L_0000017c43dfcd50;  1 drivers
v0000017c438a0510_0 .net "Y", 4 0, L_0000017c43dea150;  alias, 1 drivers
v0000017c438a0fb0_0 .net "Yl", 2 0, L_0000017c43dfde30;  1 drivers
v0000017c438a03d0_0 .net "Ym1", 2 0, L_0000017c43e001d0;  1 drivers
v0000017c438a0650_0 .net "Yr", 2 0, L_0000017c43dfe790;  1 drivers
v0000017c438a0a10_0 .net "Z", 8 0, L_0000017c43e0e690;  alias, 1 drivers
v0000017c438a0010_0 .net "Z1", 4 0, L_0000017c43e02070;  1 drivers
v0000017c438a0470_0 .net "Z2", 4 0, L_0000017c43e086f0;  1 drivers
v0000017c438a1050_0 .net "Z3", 4 0, L_0000017c43e0a1d0;  1 drivers
v0000017c4389fbb0_0 .net "ZF", 8 0, L_0000017c43e0ef50;  1 drivers
v0000017c438a0b50_0 .net *"_ivl_1", 1 0, L_0000017c43dfdcf0;  1 drivers
L_0000017c43cf1e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438a1230_0 .net *"_ivl_11", 0 0, L_0000017c43cf1e90;  1 drivers
v0000017c438a05b0_0 .net *"_ivl_13", 1 0, L_0000017c43dfdd90;  1 drivers
L_0000017c43cf1ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438a1eb0_0 .net *"_ivl_17", 0 0, L_0000017c43cf1ed8;  1 drivers
v0000017c438a08d0_0 .net *"_ivl_19", 1 0, L_0000017c43dfd7f0;  1 drivers
L_0000017c43cf1f20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c4389fcf0_0 .net *"_ivl_23", 0 0, L_0000017c43cf1f20;  1 drivers
L_0000017c43cf1e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438a06f0_0 .net *"_ivl_5", 0 0, L_0000017c43cf1e48;  1 drivers
v0000017c438a1870_0 .net *"_ivl_7", 1 0, L_0000017c43dfd1b0;  1 drivers
v0000017c438a1d70_0 .net "bin", 0 0, L_0000017c43e0df10;  1 drivers
v0000017c438a1f50_0 .net "cout1", 0 0, L_0000017c43dfda70;  1 drivers
v0000017c4389fe30_0 .net "cout2", 0 0, L_0000017c43e00bd0;  1 drivers
v0000017c438a1730_0 .net "cout3", 0 0, L_0000017c43e0d970;  1 drivers
v0000017c438a1b90_0 .net "cout4", 0 0, L_0000017c43e0f6d0;  1 drivers
v0000017c438a10f0_0 .net "cout5", 0 0, L_0000017c43e0f310;  1 drivers
v0000017c438a0790_0 .net "sub_ans", 4 0, L_0000017c43e0cc50;  1 drivers
L_0000017c43dfdcf0 .part L_0000017c43de9cf0, 2, 2;
L_0000017c43dfcd50 .concat [ 2 1 0 0], L_0000017c43dfdcf0, L_0000017c43cf1e48;
L_0000017c43dfd1b0 .part L_0000017c43de9cf0, 0, 2;
L_0000017c43dfdc50 .concat [ 2 1 0 0], L_0000017c43dfd1b0, L_0000017c43cf1e90;
L_0000017c43dfdd90 .part L_0000017c43dea150, 2, 2;
L_0000017c43dfe790 .concat [ 2 1 0 0], L_0000017c43dfdd90, L_0000017c43cf1ed8;
L_0000017c43dfd7f0 .part L_0000017c43dea150, 0, 2;
L_0000017c43dfde30 .concat [ 2 1 0 0], L_0000017c43dfd7f0, L_0000017c43cf1f20;
S_0000017c43778070 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432471c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf1f68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e32e90 .functor BUFZ 1, L_0000017c43cf1f68, C4<0>, C4<0>, C4<0>;
v0000017c43788cd0_0 .net "S", 2 0, L_0000017c43dfec90;  alias, 1 drivers
v0000017c437880f0_0 .net *"_ivl_0", 0 0, L_0000017c43e318b0;  1 drivers
v0000017c43787470_0 .net *"_ivl_10", 0 0, L_0000017c43e31a00;  1 drivers
v0000017c43788230_0 .net *"_ivl_20", 0 0, L_0000017c43e32aa0;  1 drivers
v0000017c43787b50_0 .net *"_ivl_36", 0 0, L_0000017c43e32e90;  1 drivers
v0000017c437893b0_0 .net "a", 2 0, L_0000017c43dfcd50;  alias, 1 drivers
v0000017c43787970_0 .net "b", 2 0, L_0000017c43dfdc50;  alias, 1 drivers
v0000017c43787bf0_0 .net "b1", 2 0, L_0000017c43dfe8d0;  1 drivers
v0000017c43789810_0 .net "c", 0 0, L_0000017c43dfda70;  alias, 1 drivers
v0000017c43789630_0 .net "cin", 0 0, L_0000017c43cf1f68;  1 drivers
v0000017c43788e10_0 .net "co", 3 0, L_0000017c43dfdb10;  1 drivers
L_0000017c43dfefb0 .part L_0000017c43dfdc50, 0, 1;
L_0000017c43dfcdf0 .part L_0000017c43dfcd50, 0, 1;
L_0000017c43dfe830 .part L_0000017c43dfe8d0, 0, 1;
L_0000017c43dfd890 .part L_0000017c43dfdb10, 0, 1;
L_0000017c43dff050 .part L_0000017c43dfdc50, 1, 1;
L_0000017c43dff4b0 .part L_0000017c43dfcd50, 1, 1;
L_0000017c43dff410 .part L_0000017c43dfe8d0, 1, 1;
L_0000017c43dfd9d0 .part L_0000017c43dfdb10, 1, 1;
L_0000017c43dfe8d0 .concat8 [ 1 1 1 0], L_0000017c43e318b0, L_0000017c43e31a00, L_0000017c43e32aa0;
L_0000017c43dfe3d0 .part L_0000017c43dfdc50, 2, 1;
L_0000017c43dfd250 .part L_0000017c43dfcd50, 2, 1;
L_0000017c43dfd930 .part L_0000017c43dfe8d0, 2, 1;
L_0000017c43dfe970 .part L_0000017c43dfdb10, 2, 1;
L_0000017c43dfec90 .concat8 [ 1 1 1 0], L_0000017c43e328e0, L_0000017c43e31ae0, L_0000017c43e32d40;
L_0000017c43dfdb10 .concat8 [ 1 1 1 1], L_0000017c43e32e90, L_0000017c43e324f0, L_0000017c43e32640, L_0000017c43e32fe0;
L_0000017c43dfda70 .part L_0000017c43dfdb10, 3, 1;
S_0000017c43774830 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43778070;
 .timescale 0 0;
P_0000017c43246b80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e318b0 .functor XOR 1, L_0000017c43cf1f68, L_0000017c43dfefb0, C4<0>, C4<0>;
v0000017c437520d0_0 .net *"_ivl_1", 0 0, L_0000017c43dfefb0;  1 drivers
S_0000017c43779970 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43774830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e324f0 .functor OR 1, L_0000017c43e32e20, L_0000017c43e31920, C4<0>, C4<0>;
v0000017c43753250_0 .net "S", 0 0, L_0000017c43e328e0;  1 drivers
v0000017c437519f0_0 .net "a", 0 0, L_0000017c43dfcdf0;  1 drivers
v0000017c43752d50_0 .net "b", 0 0, L_0000017c43dfe830;  1 drivers
v0000017c43751a90_0 .net "c", 0 0, L_0000017c43e324f0;  1 drivers
v0000017c43753430_0 .net "carry_1", 0 0, L_0000017c43e32e20;  1 drivers
v0000017c43751b30_0 .net "carry_2", 0 0, L_0000017c43e31920;  1 drivers
v0000017c437523f0_0 .net "cin", 0 0, L_0000017c43dfd890;  1 drivers
v0000017c437528f0_0 .net "sum_1", 0 0, L_0000017c43e31a70;  1 drivers
S_0000017c43774380 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43779970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e31a70 .functor XOR 1, L_0000017c43dfcdf0, L_0000017c43dfe830, C4<0>, C4<0>;
L_0000017c43e32e20 .functor AND 1, L_0000017c43dfcdf0, L_0000017c43dfe830, C4<1>, C4<1>;
v0000017c437531b0_0 .net "S", 0 0, L_0000017c43e31a70;  alias, 1 drivers
v0000017c43752cb0_0 .net "a", 0 0, L_0000017c43dfcdf0;  alias, 1 drivers
v0000017c43753610_0 .net "b", 0 0, L_0000017c43dfe830;  alias, 1 drivers
v0000017c437534d0_0 .net "c", 0 0, L_0000017c43e32e20;  alias, 1 drivers
S_0000017c43777580 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43779970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e328e0 .functor XOR 1, L_0000017c43e31a70, L_0000017c43dfd890, C4<0>, C4<0>;
L_0000017c43e31920 .functor AND 1, L_0000017c43e31a70, L_0000017c43dfd890, C4<1>, C4<1>;
v0000017c43752030_0 .net "S", 0 0, L_0000017c43e328e0;  alias, 1 drivers
v0000017c43751ef0_0 .net "a", 0 0, L_0000017c43e31a70;  alias, 1 drivers
v0000017c437539d0_0 .net "b", 0 0, L_0000017c43dfd890;  alias, 1 drivers
v0000017c43751f90_0 .net "c", 0 0, L_0000017c43e31920;  alias, 1 drivers
S_0000017c43778200 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43778070;
 .timescale 0 0;
P_0000017c43246f80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e31a00 .functor XOR 1, L_0000017c43cf1f68, L_0000017c43dff050, C4<0>, C4<0>;
v0000017c43787a10_0 .net *"_ivl_1", 0 0, L_0000017c43dff050;  1 drivers
S_0000017c43779010 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43778200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e32640 .functor OR 1, L_0000017c43e31e60, L_0000017c43e31f40, C4<0>, C4<0>;
v0000017c43787d30_0 .net "S", 0 0, L_0000017c43e31ae0;  1 drivers
v0000017c43788c30_0 .net "a", 0 0, L_0000017c43dff4b0;  1 drivers
v0000017c43787650_0 .net "b", 0 0, L_0000017c43dff410;  1 drivers
v0000017c43788f50_0 .net "c", 0 0, L_0000017c43e32640;  1 drivers
v0000017c437873d0_0 .net "carry_1", 0 0, L_0000017c43e31e60;  1 drivers
v0000017c43787e70_0 .net "carry_2", 0 0, L_0000017c43e31f40;  1 drivers
v0000017c43788190_0 .net "cin", 0 0, L_0000017c43dfd9d0;  1 drivers
v0000017c43787ab0_0 .net "sum_1", 0 0, L_0000017c43e31fb0;  1 drivers
S_0000017c437791a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43779010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e31fb0 .functor XOR 1, L_0000017c43dff4b0, L_0000017c43dff410, C4<0>, C4<0>;
L_0000017c43e31e60 .functor AND 1, L_0000017c43dff4b0, L_0000017c43dff410, C4<1>, C4<1>;
v0000017c437527b0_0 .net "S", 0 0, L_0000017c43e31fb0;  alias, 1 drivers
v0000017c43752df0_0 .net "a", 0 0, L_0000017c43dff4b0;  alias, 1 drivers
v0000017c43752e90_0 .net "b", 0 0, L_0000017c43dff410;  alias, 1 drivers
v0000017c43787790_0 .net "c", 0 0, L_0000017c43e31e60;  alias, 1 drivers
S_0000017c43774b50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43779010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e31ae0 .functor XOR 1, L_0000017c43e31fb0, L_0000017c43dfd9d0, C4<0>, C4<0>;
L_0000017c43e31f40 .functor AND 1, L_0000017c43e31fb0, L_0000017c43dfd9d0, C4<1>, C4<1>;
v0000017c437889b0_0 .net "S", 0 0, L_0000017c43e31ae0;  alias, 1 drivers
v0000017c437896d0_0 .net "a", 0 0, L_0000017c43e31fb0;  alias, 1 drivers
v0000017c43789590_0 .net "b", 0 0, L_0000017c43dfd9d0;  alias, 1 drivers
v0000017c43788a50_0 .net "c", 0 0, L_0000017c43e31f40;  alias, 1 drivers
S_0000017c43775000 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43778070;
 .timescale 0 0;
P_0000017c43247300 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e32aa0 .functor XOR 1, L_0000017c43cf1f68, L_0000017c43dfe3d0, C4<0>, C4<0>;
v0000017c43787fb0_0 .net *"_ivl_1", 0 0, L_0000017c43dfe3d0;  1 drivers
S_0000017c43774e70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43775000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e32fe0 .functor OR 1, L_0000017c43e326b0, L_0000017c43e32f70, C4<0>, C4<0>;
v0000017c437882d0_0 .net "S", 0 0, L_0000017c43e32d40;  1 drivers
v0000017c437878d0_0 .net "a", 0 0, L_0000017c43dfd250;  1 drivers
v0000017c43787510_0 .net "b", 0 0, L_0000017c43dfd930;  1 drivers
v0000017c43788ff0_0 .net "c", 0 0, L_0000017c43e32fe0;  1 drivers
v0000017c43788b90_0 .net "carry_1", 0 0, L_0000017c43e326b0;  1 drivers
v0000017c43789770_0 .net "carry_2", 0 0, L_0000017c43e32f70;  1 drivers
v0000017c43789130_0 .net "cin", 0 0, L_0000017c43dfe970;  1 drivers
v0000017c437898b0_0 .net "sum_1", 0 0, L_0000017c43e32b80;  1 drivers
S_0000017c437757d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43774e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32b80 .functor XOR 1, L_0000017c43dfd250, L_0000017c43dfd930, C4<0>, C4<0>;
L_0000017c43e326b0 .functor AND 1, L_0000017c43dfd250, L_0000017c43dfd930, C4<1>, C4<1>;
v0000017c437891d0_0 .net "S", 0 0, L_0000017c43e32b80;  alias, 1 drivers
v0000017c43788050_0 .net "a", 0 0, L_0000017c43dfd250;  alias, 1 drivers
v0000017c43787f10_0 .net "b", 0 0, L_0000017c43dfd930;  alias, 1 drivers
v0000017c43788af0_0 .net "c", 0 0, L_0000017c43e326b0;  alias, 1 drivers
S_0000017c43777a30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43774e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32d40 .functor XOR 1, L_0000017c43e32b80, L_0000017c43dfe970, C4<0>, C4<0>;
L_0000017c43e32f70 .functor AND 1, L_0000017c43e32b80, L_0000017c43dfe970, C4<1>, C4<1>;
v0000017c43789310_0 .net "S", 0 0, L_0000017c43e32d40;  alias, 1 drivers
v0000017c43787830_0 .net "a", 0 0, L_0000017c43e32b80;  alias, 1 drivers
v0000017c437876f0_0 .net "b", 0 0, L_0000017c43dfe970;  alias, 1 drivers
v0000017c43789090_0 .net "c", 0 0, L_0000017c43e32f70;  alias, 1 drivers
S_0000017c43777260 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247080 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf1fb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e34b70 .functor BUFZ 1, L_0000017c43cf1fb0, C4<0>, C4<0>, C4<0>;
v0000017c4378b1b0_0 .net "S", 2 0, L_0000017c43e001d0;  alias, 1 drivers
v0000017c4378bcf0_0 .net *"_ivl_0", 0 0, L_0000017c43e330c0;  1 drivers
v0000017c4378a170_0 .net *"_ivl_10", 0 0, L_0000017c43e33d70;  1 drivers
v0000017c4378bed0_0 .net *"_ivl_20", 0 0, L_0000017c43e34940;  1 drivers
v0000017c4378a710_0 .net *"_ivl_36", 0 0, L_0000017c43e34b70;  1 drivers
v0000017c4378b430_0 .net "a", 2 0, L_0000017c43dfe790;  alias, 1 drivers
v0000017c43789e50_0 .net "b", 2 0, L_0000017c43dfde30;  alias, 1 drivers
v0000017c4378b750_0 .net "b1", 2 0, L_0000017c43e00ef0;  1 drivers
v0000017c4378a490_0 .net "c", 0 0, L_0000017c43e00bd0;  alias, 1 drivers
v0000017c4378a7b0_0 .net "cin", 0 0, L_0000017c43cf1fb0;  1 drivers
v0000017c4378a670_0 .net "co", 3 0, L_0000017c43e00090;  1 drivers
L_0000017c43dfded0 .part L_0000017c43dfde30, 0, 1;
L_0000017c43dfe010 .part L_0000017c43dfe790, 0, 1;
L_0000017c43dfce90 .part L_0000017c43e00ef0, 0, 1;
L_0000017c43dfcf30 .part L_0000017c43e00090, 0, 1;
L_0000017c43dff190 .part L_0000017c43dfde30, 1, 1;
L_0000017c43e01a30 .part L_0000017c43dfe790, 1, 1;
L_0000017c43e00310 .part L_0000017c43e00ef0, 1, 1;
L_0000017c43dff550 .part L_0000017c43e00090, 1, 1;
L_0000017c43e00ef0 .concat8 [ 1 1 1 0], L_0000017c43e330c0, L_0000017c43e33d70, L_0000017c43e34940;
L_0000017c43dffe10 .part L_0000017c43dfde30, 2, 1;
L_0000017c43e01850 .part L_0000017c43dfe790, 2, 1;
L_0000017c43e01cb0 .part L_0000017c43e00ef0, 2, 1;
L_0000017c43e00450 .part L_0000017c43e00090, 2, 1;
L_0000017c43e001d0 .concat8 [ 1 1 1 0], L_0000017c43e33670, L_0000017c43e348d0, L_0000017c43e344e0;
L_0000017c43e00090 .concat8 [ 1 1 1 1], L_0000017c43e34b70, L_0000017c43e33de0, L_0000017c43e33440, L_0000017c43e338a0;
L_0000017c43e00bd0 .part L_0000017c43e00090, 3, 1;
S_0000017c43775af0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43777260;
 .timescale 0 0;
P_0000017c43246780 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e330c0 .functor XOR 1, L_0000017c43cf1fb0, L_0000017c43dfded0, C4<0>, C4<0>;
v0000017c43788550_0 .net *"_ivl_1", 0 0, L_0000017c43dfded0;  1 drivers
S_0000017c43774ce0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43775af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e33de0 .functor OR 1, L_0000017c43e33830, L_0000017c43e34c50, C4<0>, C4<0>;
v0000017c43789450_0 .net "S", 0 0, L_0000017c43e33670;  1 drivers
v0000017c43787c90_0 .net "a", 0 0, L_0000017c43dfe010;  1 drivers
v0000017c43788410_0 .net "b", 0 0, L_0000017c43dfce90;  1 drivers
v0000017c437894f0_0 .net "c", 0 0, L_0000017c43e33de0;  1 drivers
v0000017c437871f0_0 .net "carry_1", 0 0, L_0000017c43e33830;  1 drivers
v0000017c43787290_0 .net "carry_2", 0 0, L_0000017c43e34c50;  1 drivers
v0000017c437875b0_0 .net "cin", 0 0, L_0000017c43dfcf30;  1 drivers
v0000017c437884b0_0 .net "sum_1", 0 0, L_0000017c43e32f00;  1 drivers
S_0000017c437762c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43774ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e32f00 .functor XOR 1, L_0000017c43dfe010, L_0000017c43dfce90, C4<0>, C4<0>;
L_0000017c43e33830 .functor AND 1, L_0000017c43dfe010, L_0000017c43dfce90, C4<1>, C4<1>;
v0000017c43787dd0_0 .net "S", 0 0, L_0000017c43e32f00;  alias, 1 drivers
v0000017c43789270_0 .net "a", 0 0, L_0000017c43dfe010;  alias, 1 drivers
v0000017c43787330_0 .net "b", 0 0, L_0000017c43dfce90;  alias, 1 drivers
v0000017c43787150_0 .net "c", 0 0, L_0000017c43e33830;  alias, 1 drivers
S_0000017c43775190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43774ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e33670 .functor XOR 1, L_0000017c43e32f00, L_0000017c43dfcf30, C4<0>, C4<0>;
L_0000017c43e34c50 .functor AND 1, L_0000017c43e32f00, L_0000017c43dfcf30, C4<1>, C4<1>;
v0000017c437887d0_0 .net "S", 0 0, L_0000017c43e33670;  alias, 1 drivers
v0000017c43788d70_0 .net "a", 0 0, L_0000017c43e32f00;  alias, 1 drivers
v0000017c43788370_0 .net "b", 0 0, L_0000017c43dfcf30;  alias, 1 drivers
v0000017c43788eb0_0 .net "c", 0 0, L_0000017c43e34c50;  alias, 1 drivers
S_0000017c43778390 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43777260;
 .timescale 0 0;
P_0000017c432464c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e33d70 .functor XOR 1, L_0000017c43cf1fb0, L_0000017c43dff190, C4<0>, C4<0>;
v0000017c4378ba70_0 .net *"_ivl_1", 0 0, L_0000017c43dff190;  1 drivers
S_0000017c43775c80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43778390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e33440 .functor OR 1, L_0000017c43e34470, L_0000017c43e34a90, C4<0>, C4<0>;
v0000017c4378b070_0 .net "S", 0 0, L_0000017c43e348d0;  1 drivers
v0000017c43789a90_0 .net "a", 0 0, L_0000017c43e01a30;  1 drivers
v0000017c4378b4d0_0 .net "b", 0 0, L_0000017c43e00310;  1 drivers
v0000017c4378ab70_0 .net "c", 0 0, L_0000017c43e33440;  1 drivers
v0000017c4378a5d0_0 .net "carry_1", 0 0, L_0000017c43e34470;  1 drivers
v0000017c4378b9d0_0 .net "carry_2", 0 0, L_0000017c43e34a90;  1 drivers
v0000017c4378b930_0 .net "cin", 0 0, L_0000017c43dff550;  1 drivers
v0000017c437899f0_0 .net "sum_1", 0 0, L_0000017c43e349b0;  1 drivers
S_0000017c43773a20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43775c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e349b0 .functor XOR 1, L_0000017c43e01a30, L_0000017c43e00310, C4<0>, C4<0>;
L_0000017c43e34470 .functor AND 1, L_0000017c43e01a30, L_0000017c43e00310, C4<1>, C4<1>;
v0000017c437885f0_0 .net "S", 0 0, L_0000017c43e349b0;  alias, 1 drivers
v0000017c43788690_0 .net "a", 0 0, L_0000017c43e01a30;  alias, 1 drivers
v0000017c43788730_0 .net "b", 0 0, L_0000017c43e00310;  alias, 1 drivers
v0000017c43788870_0 .net "c", 0 0, L_0000017c43e34470;  alias, 1 drivers
S_0000017c43779b00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43775c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e348d0 .functor XOR 1, L_0000017c43e349b0, L_0000017c43dff550, C4<0>, C4<0>;
L_0000017c43e34a90 .functor AND 1, L_0000017c43e349b0, L_0000017c43dff550, C4<1>, C4<1>;
v0000017c43788910_0 .net "S", 0 0, L_0000017c43e348d0;  alias, 1 drivers
v0000017c4378b2f0_0 .net "a", 0 0, L_0000017c43e349b0;  alias, 1 drivers
v0000017c43789950_0 .net "b", 0 0, L_0000017c43dff550;  alias, 1 drivers
v0000017c43789f90_0 .net "c", 0 0, L_0000017c43e34a90;  alias, 1 drivers
S_0000017c43776c20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43777260;
 .timescale 0 0;
P_0000017c432467c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e34940 .functor XOR 1, L_0000017c43cf1fb0, L_0000017c43dffe10, C4<0>, C4<0>;
v0000017c4378a3f0_0 .net *"_ivl_1", 0 0, L_0000017c43dffe10;  1 drivers
S_0000017c43773ed0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43776c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e338a0 .functor OR 1, L_0000017c43e33c20, L_0000017c43e341d0, C4<0>, C4<0>;
v0000017c4378be30_0 .net "S", 0 0, L_0000017c43e344e0;  1 drivers
v0000017c4378bb10_0 .net "a", 0 0, L_0000017c43e01850;  1 drivers
v0000017c4378a030_0 .net "b", 0 0, L_0000017c43e01cb0;  1 drivers
v0000017c43789ef0_0 .net "c", 0 0, L_0000017c43e338a0;  1 drivers
v0000017c4378bd90_0 .net "carry_1", 0 0, L_0000017c43e33c20;  1 drivers
v0000017c4378acb0_0 .net "carry_2", 0 0, L_0000017c43e341d0;  1 drivers
v0000017c4378b250_0 .net "cin", 0 0, L_0000017c43e00450;  1 drivers
v0000017c4378a0d0_0 .net "sum_1", 0 0, L_0000017c43e34b00;  1 drivers
S_0000017c43778520 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43773ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34b00 .functor XOR 1, L_0000017c43e01850, L_0000017c43e01cb0, C4<0>, C4<0>;
L_0000017c43e33c20 .functor AND 1, L_0000017c43e01850, L_0000017c43e01cb0, C4<1>, C4<1>;
v0000017c4378bbb0_0 .net "S", 0 0, L_0000017c43e34b00;  alias, 1 drivers
v0000017c4378a8f0_0 .net "a", 0 0, L_0000017c43e01850;  alias, 1 drivers
v0000017c4378bc50_0 .net "b", 0 0, L_0000017c43e01cb0;  alias, 1 drivers
v0000017c4378bf70_0 .net "c", 0 0, L_0000017c43e33c20;  alias, 1 drivers
S_0000017c43773890 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43773ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e344e0 .functor XOR 1, L_0000017c43e34b00, L_0000017c43e00450, C4<0>, C4<0>;
L_0000017c43e341d0 .functor AND 1, L_0000017c43e34b00, L_0000017c43e00450, C4<1>, C4<1>;
v0000017c4378b110_0 .net "S", 0 0, L_0000017c43e344e0;  alias, 1 drivers
v0000017c43789b30_0 .net "a", 0 0, L_0000017c43e34b00;  alias, 1 drivers
v0000017c4378b570_0 .net "b", 0 0, L_0000017c43e00450;  alias, 1 drivers
v0000017c4378ac10_0 .net "c", 0 0, L_0000017c43e341d0;  alias, 1 drivers
S_0000017c43775320 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246ec0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf2d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3f0d0 .functor BUFZ 1, L_0000017c43cf2d78, C4<0>, C4<0>, C4<0>;
v0000017c4378d050_0 .net "S", 4 0, L_0000017c43e0e370;  alias, 1 drivers
v0000017c4378d190_0 .net *"_ivl_0", 0 0, L_0000017c43e3c890;  1 drivers
v0000017c4378d230_0 .net *"_ivl_10", 0 0, L_0000017c43e3cc80;  1 drivers
v0000017c4378f710_0 .net *"_ivl_20", 0 0, L_0000017c43e3d310;  1 drivers
v0000017c43790c50_0 .net *"_ivl_30", 0 0, L_0000017c43e3e500;  1 drivers
v0000017c4378ee50_0 .net *"_ivl_40", 0 0, L_0000017c43e3e730;  1 drivers
v0000017c43790750_0 .net *"_ivl_56", 0 0, L_0000017c43e3f0d0;  1 drivers
v0000017c4378f3f0_0 .net "a", 4 0, L_0000017c43e02070;  alias, 1 drivers
v0000017c4378f7b0_0 .net "b", 4 0, L_0000017c43e086f0;  alias, 1 drivers
v0000017c437907f0_0 .net "b1", 4 0, L_0000017c43e0ced0;  1 drivers
v0000017c43790bb0_0 .net "c", 0 0, L_0000017c43e0d970;  alias, 1 drivers
v0000017c43790d90_0 .net "cin", 0 0, L_0000017c43cf2d78;  1 drivers
v0000017c4378f210_0 .net "co", 5 0, L_0000017c43e0dd30;  1 drivers
L_0000017c43e0b170 .part L_0000017c43e086f0, 0, 1;
L_0000017c43e097d0 .part L_0000017c43e02070, 0, 1;
L_0000017c43e09ff0 .part L_0000017c43e0ced0, 0, 1;
L_0000017c43e0b210 .part L_0000017c43e0dd30, 0, 1;
L_0000017c43e0b2b0 .part L_0000017c43e086f0, 1, 1;
L_0000017c43e0b530 .part L_0000017c43e02070, 1, 1;
L_0000017c43e0bb70 .part L_0000017c43e0ced0, 1, 1;
L_0000017c43e09910 .part L_0000017c43e0dd30, 1, 1;
L_0000017c43e095f0 .part L_0000017c43e086f0, 2, 1;
L_0000017c43e09730 .part L_0000017c43e02070, 2, 1;
L_0000017c43e099b0 .part L_0000017c43e0ced0, 2, 1;
L_0000017c43e09af0 .part L_0000017c43e0dd30, 2, 1;
L_0000017c43e0db50 .part L_0000017c43e086f0, 3, 1;
L_0000017c43e0d8d0 .part L_0000017c43e02070, 3, 1;
L_0000017c43e0c390 .part L_0000017c43e0ced0, 3, 1;
L_0000017c43e0dc90 .part L_0000017c43e0dd30, 3, 1;
LS_0000017c43e0ced0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3c890, L_0000017c43e3cc80, L_0000017c43e3d310, L_0000017c43e3e500;
LS_0000017c43e0ced0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3e730;
L_0000017c43e0ced0 .concat8 [ 4 1 0 0], LS_0000017c43e0ced0_0_0, LS_0000017c43e0ced0_0_4;
L_0000017c43e0ccf0 .part L_0000017c43e086f0, 4, 1;
L_0000017c43e0c610 .part L_0000017c43e02070, 4, 1;
L_0000017c43e0cbb0 .part L_0000017c43e0ced0, 4, 1;
L_0000017c43e0d3d0 .part L_0000017c43e0dd30, 4, 1;
LS_0000017c43e0e370_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3c970, L_0000017c43e3ccf0, L_0000017c43e3bfd0, L_0000017c43e3e650;
LS_0000017c43e0e370_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3e420;
L_0000017c43e0e370 .concat8 [ 4 1 0 0], LS_0000017c43e0e370_0_0, LS_0000017c43e0e370_0_4;
LS_0000017c43e0dd30_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3f0d0, L_0000017c43e3cc10, L_0000017c43e3d2a0, L_0000017c43e3ec70;
LS_0000017c43e0dd30_0_4 .concat8 [ 1 1 0 0], L_0000017c43e3f680, L_0000017c43e3e8f0;
L_0000017c43e0dd30 .concat8 [ 4 2 0 0], LS_0000017c43e0dd30_0_0, LS_0000017c43e0dd30_0_4;
L_0000017c43e0d970 .part L_0000017c43e0dd30, 5, 1;
S_0000017c43776900 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43775320;
 .timescale 0 0;
P_0000017c43247340 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3c890 .functor XOR 1, L_0000017c43cf2d78, L_0000017c43e0b170, C4<0>, C4<0>;
v0000017c4378a850_0 .net *"_ivl_1", 0 0, L_0000017c43e0b170;  1 drivers
S_0000017c43775e10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43776900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3cc10 .functor OR 1, L_0000017c43e3ceb0, L_0000017c43e3cba0, C4<0>, C4<0>;
v0000017c4378c0b0_0 .net "S", 0 0, L_0000017c43e3c970;  1 drivers
v0000017c4378afd0_0 .net "a", 0 0, L_0000017c43e097d0;  1 drivers
v0000017c4378b390_0 .net "b", 0 0, L_0000017c43e09ff0;  1 drivers
v0000017c4378ad50_0 .net "c", 0 0, L_0000017c43e3cc10;  1 drivers
v0000017c43789c70_0 .net "carry_1", 0 0, L_0000017c43e3ceb0;  1 drivers
v0000017c4378a350_0 .net "carry_2", 0 0, L_0000017c43e3cba0;  1 drivers
v0000017c4378b6b0_0 .net "cin", 0 0, L_0000017c43e0b210;  1 drivers
v0000017c43789db0_0 .net "sum_1", 0 0, L_0000017c43e3d230;  1 drivers
S_0000017c43773bb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43775e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d230 .functor XOR 1, L_0000017c43e097d0, L_0000017c43e09ff0, C4<0>, C4<0>;
L_0000017c43e3ceb0 .functor AND 1, L_0000017c43e097d0, L_0000017c43e09ff0, C4<1>, C4<1>;
v0000017c4378c010_0 .net "S", 0 0, L_0000017c43e3d230;  alias, 1 drivers
v0000017c43789bd0_0 .net "a", 0 0, L_0000017c43e097d0;  alias, 1 drivers
v0000017c4378b610_0 .net "b", 0 0, L_0000017c43e09ff0;  alias, 1 drivers
v0000017c4378a210_0 .net "c", 0 0, L_0000017c43e3ceb0;  alias, 1 drivers
S_0000017c437786b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43775e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3c970 .functor XOR 1, L_0000017c43e3d230, L_0000017c43e0b210, C4<0>, C4<0>;
L_0000017c43e3cba0 .functor AND 1, L_0000017c43e3d230, L_0000017c43e0b210, C4<1>, C4<1>;
v0000017c4378a530_0 .net "S", 0 0, L_0000017c43e3c970;  alias, 1 drivers
v0000017c4378a2b0_0 .net "a", 0 0, L_0000017c43e3d230;  alias, 1 drivers
v0000017c4378b7f0_0 .net "b", 0 0, L_0000017c43e0b210;  alias, 1 drivers
v0000017c43789d10_0 .net "c", 0 0, L_0000017c43e3cba0;  alias, 1 drivers
S_0000017c43773d40 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43775320;
 .timescale 0 0;
P_0000017c43246800 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e3cc80 .functor XOR 1, L_0000017c43cf2d78, L_0000017c43e0b2b0, C4<0>, C4<0>;
v0000017c4378d4b0_0 .net *"_ivl_1", 0 0, L_0000017c43e0b2b0;  1 drivers
S_0000017c43776450 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43773d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3d2a0 .functor OR 1, L_0000017c43e3d0e0, L_0000017c43e3cf20, C4<0>, C4<0>;
v0000017c4378df50_0 .net "S", 0 0, L_0000017c43e3ccf0;  1 drivers
v0000017c4378cbf0_0 .net "a", 0 0, L_0000017c43e0b530;  1 drivers
v0000017c4378cfb0_0 .net "b", 0 0, L_0000017c43e0bb70;  1 drivers
v0000017c4378cab0_0 .net "c", 0 0, L_0000017c43e3d2a0;  1 drivers
v0000017c4378cf10_0 .net "carry_1", 0 0, L_0000017c43e3d0e0;  1 drivers
v0000017c4378d9b0_0 .net "carry_2", 0 0, L_0000017c43e3cf20;  1 drivers
v0000017c4378c790_0 .net "cin", 0 0, L_0000017c43e09910;  1 drivers
v0000017c4378e590_0 .net "sum_1", 0 0, L_0000017c43e3d070;  1 drivers
S_0000017c437773f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43776450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d070 .functor XOR 1, L_0000017c43e0b530, L_0000017c43e0bb70, C4<0>, C4<0>;
L_0000017c43e3d0e0 .functor AND 1, L_0000017c43e0b530, L_0000017c43e0bb70, C4<1>, C4<1>;
v0000017c4378b890_0 .net "S", 0 0, L_0000017c43e3d070;  alias, 1 drivers
v0000017c4378a990_0 .net "a", 0 0, L_0000017c43e0b530;  alias, 1 drivers
v0000017c4378aa30_0 .net "b", 0 0, L_0000017c43e0bb70;  alias, 1 drivers
v0000017c4378aad0_0 .net "c", 0 0, L_0000017c43e3d0e0;  alias, 1 drivers
S_0000017c43774060 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43776450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3ccf0 .functor XOR 1, L_0000017c43e3d070, L_0000017c43e09910, C4<0>, C4<0>;
L_0000017c43e3cf20 .functor AND 1, L_0000017c43e3d070, L_0000017c43e09910, C4<1>, C4<1>;
v0000017c4378adf0_0 .net "S", 0 0, L_0000017c43e3ccf0;  alias, 1 drivers
v0000017c4378ae90_0 .net "a", 0 0, L_0000017c43e3d070;  alias, 1 drivers
v0000017c4378af30_0 .net "b", 0 0, L_0000017c43e09910;  alias, 1 drivers
v0000017c4378e450_0 .net "c", 0 0, L_0000017c43e3cf20;  alias, 1 drivers
S_0000017c43776770 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43775320;
 .timescale 0 0;
P_0000017c43246900 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3d310 .functor XOR 1, L_0000017c43cf2d78, L_0000017c43e095f0, C4<0>, C4<0>;
v0000017c4378e130_0 .net *"_ivl_1", 0 0, L_0000017c43e095f0;  1 drivers
S_0000017c43776db0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43776770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3ec70 .functor OR 1, L_0000017c43e3d540, L_0000017c43e3e9d0, C4<0>, C4<0>;
v0000017c4378d910_0 .net "S", 0 0, L_0000017c43e3bfd0;  1 drivers
v0000017c4378e270_0 .net "a", 0 0, L_0000017c43e09730;  1 drivers
v0000017c4378d550_0 .net "b", 0 0, L_0000017c43e099b0;  1 drivers
v0000017c4378e090_0 .net "c", 0 0, L_0000017c43e3ec70;  1 drivers
v0000017c4378cd30_0 .net "carry_1", 0 0, L_0000017c43e3d540;  1 drivers
v0000017c4378e770_0 .net "carry_2", 0 0, L_0000017c43e3e9d0;  1 drivers
v0000017c4378c150_0 .net "cin", 0 0, L_0000017c43e09af0;  1 drivers
v0000017c4378c970_0 .net "sum_1", 0 0, L_0000017c43e3d4d0;  1 drivers
S_0000017c43776f40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43776db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d4d0 .functor XOR 1, L_0000017c43e09730, L_0000017c43e099b0, C4<0>, C4<0>;
L_0000017c43e3d540 .functor AND 1, L_0000017c43e09730, L_0000017c43e099b0, C4<1>, C4<1>;
v0000017c4378da50_0 .net "S", 0 0, L_0000017c43e3d4d0;  alias, 1 drivers
v0000017c4378d5f0_0 .net "a", 0 0, L_0000017c43e09730;  alias, 1 drivers
v0000017c4378d2d0_0 .net "b", 0 0, L_0000017c43e099b0;  alias, 1 drivers
v0000017c4378e1d0_0 .net "c", 0 0, L_0000017c43e3d540;  alias, 1 drivers
S_0000017c437770d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43776db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3bfd0 .functor XOR 1, L_0000017c43e3d4d0, L_0000017c43e09af0, C4<0>, C4<0>;
L_0000017c43e3e9d0 .functor AND 1, L_0000017c43e3d4d0, L_0000017c43e09af0, C4<1>, C4<1>;
v0000017c4378c330_0 .net "S", 0 0, L_0000017c43e3bfd0;  alias, 1 drivers
v0000017c4378e630_0 .net "a", 0 0, L_0000017c43e3d4d0;  alias, 1 drivers
v0000017c4378e8b0_0 .net "b", 0 0, L_0000017c43e09af0;  alias, 1 drivers
v0000017c4378e6d0_0 .net "c", 0 0, L_0000017c43e3e9d0;  alias, 1 drivers
S_0000017c4377fa50 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43775320;
 .timescale 0 0;
P_0000017c43246940 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e3e500 .functor XOR 1, L_0000017c43cf2d78, L_0000017c43e0db50, C4<0>, C4<0>;
v0000017c4378dff0_0 .net *"_ivl_1", 0 0, L_0000017c43e0db50;  1 drivers
S_0000017c4377f280 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3f680 .functor OR 1, L_0000017c43e3ec00, L_0000017c43e3f610, C4<0>, C4<0>;
v0000017c4378d0f0_0 .net "S", 0 0, L_0000017c43e3e650;  1 drivers
v0000017c4378daf0_0 .net "a", 0 0, L_0000017c43e0d8d0;  1 drivers
v0000017c4378c1f0_0 .net "b", 0 0, L_0000017c43e0c390;  1 drivers
v0000017c4378c830_0 .net "c", 0 0, L_0000017c43e3f680;  1 drivers
v0000017c4378e3b0_0 .net "carry_1", 0 0, L_0000017c43e3ec00;  1 drivers
v0000017c4378c290_0 .net "carry_2", 0 0, L_0000017c43e3f610;  1 drivers
v0000017c4378d870_0 .net "cin", 0 0, L_0000017c43e0dc90;  1 drivers
v0000017c4378c3d0_0 .net "sum_1", 0 0, L_0000017c43e3f530;  1 drivers
S_0000017c4377cb70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3f530 .functor XOR 1, L_0000017c43e0d8d0, L_0000017c43e0c390, C4<0>, C4<0>;
L_0000017c43e3ec00 .functor AND 1, L_0000017c43e0d8d0, L_0000017c43e0c390, C4<1>, C4<1>;
v0000017c4378e310_0 .net "S", 0 0, L_0000017c43e3f530;  alias, 1 drivers
v0000017c4378d370_0 .net "a", 0 0, L_0000017c43e0d8d0;  alias, 1 drivers
v0000017c4378ce70_0 .net "b", 0 0, L_0000017c43e0c390;  alias, 1 drivers
v0000017c4378e810_0 .net "c", 0 0, L_0000017c43e3ec00;  alias, 1 drivers
S_0000017c4377a5f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e650 .functor XOR 1, L_0000017c43e3f530, L_0000017c43e0dc90, C4<0>, C4<0>;
L_0000017c43e3f610 .functor AND 1, L_0000017c43e3f530, L_0000017c43e0dc90, C4<1>, C4<1>;
v0000017c4378e4f0_0 .net "S", 0 0, L_0000017c43e3e650;  alias, 1 drivers
v0000017c4378d410_0 .net "a", 0 0, L_0000017c43e3f530;  alias, 1 drivers
v0000017c4378db90_0 .net "b", 0 0, L_0000017c43e0dc90;  alias, 1 drivers
v0000017c4378d690_0 .net "c", 0 0, L_0000017c43e3f610;  alias, 1 drivers
S_0000017c4377edd0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43775320;
 .timescale 0 0;
P_0000017c43246a00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e3e730 .functor XOR 1, L_0000017c43cf2d78, L_0000017c43e0ccf0, C4<0>, C4<0>;
v0000017c4378cc90_0 .net *"_ivl_1", 0 0, L_0000017c43e0ccf0;  1 drivers
S_0000017c4377ac30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3e8f0 .functor OR 1, L_0000017c43e3dee0, L_0000017c43e3ea40, C4<0>, C4<0>;
v0000017c4378c650_0 .net "S", 0 0, L_0000017c43e3e420;  1 drivers
v0000017c4378c8d0_0 .net "a", 0 0, L_0000017c43e0c610;  1 drivers
v0000017c4378c6f0_0 .net "b", 0 0, L_0000017c43e0cbb0;  1 drivers
v0000017c4378ca10_0 .net "c", 0 0, L_0000017c43e3e8f0;  1 drivers
v0000017c4378de10_0 .net "carry_1", 0 0, L_0000017c43e3dee0;  1 drivers
v0000017c4378cb50_0 .net "carry_2", 0 0, L_0000017c43e3ea40;  1 drivers
v0000017c4378deb0_0 .net "cin", 0 0, L_0000017c43e0d3d0;  1 drivers
v0000017c4378cdd0_0 .net "sum_1", 0 0, L_0000017c43e3de70;  1 drivers
S_0000017c4377f730 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3de70 .functor XOR 1, L_0000017c43e0c610, L_0000017c43e0cbb0, C4<0>, C4<0>;
L_0000017c43e3dee0 .functor AND 1, L_0000017c43e0c610, L_0000017c43e0cbb0, C4<1>, C4<1>;
v0000017c4378dc30_0 .net "S", 0 0, L_0000017c43e3de70;  alias, 1 drivers
v0000017c4378d730_0 .net "a", 0 0, L_0000017c43e0c610;  alias, 1 drivers
v0000017c4378c470_0 .net "b", 0 0, L_0000017c43e0cbb0;  alias, 1 drivers
v0000017c4378dcd0_0 .net "c", 0 0, L_0000017c43e3dee0;  alias, 1 drivers
S_0000017c4377ec40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e420 .functor XOR 1, L_0000017c43e3de70, L_0000017c43e0d3d0, C4<0>, C4<0>;
L_0000017c43e3ea40 .functor AND 1, L_0000017c43e3de70, L_0000017c43e0d3d0, C4<1>, C4<1>;
v0000017c4378c510_0 .net "S", 0 0, L_0000017c43e3e420;  alias, 1 drivers
v0000017c4378dd70_0 .net "a", 0 0, L_0000017c43e3de70;  alias, 1 drivers
v0000017c4378d7d0_0 .net "b", 0 0, L_0000017c43e0d3d0;  alias, 1 drivers
v0000017c4378c5b0_0 .net "c", 0 0, L_0000017c43e3ea40;  alias, 1 drivers
S_0000017c4377cd00 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246a40 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf2f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e40f70 .functor BUFZ 1, L_0000017c43cf2f28, C4<0>, C4<0>, C4<0>;
v0000017c43795430_0 .net "S", 8 0, L_0000017c43e0ef50;  alias, 1 drivers
v0000017c43795c50_0 .net *"_ivl_0", 0 0, L_0000017c43e3e260;  1 drivers
v0000017c43795110_0 .net *"_ivl_10", 0 0, L_0000017c43e3f060;  1 drivers
v0000017c43794e90_0 .net *"_ivl_20", 0 0, L_0000017c43e3f450;  1 drivers
v0000017c437960b0_0 .net *"_ivl_30", 0 0, L_0000017c43e40c60;  1 drivers
v0000017c43794850_0 .net *"_ivl_40", 0 0, L_0000017c43e40cd0;  1 drivers
v0000017c43793950_0 .net *"_ivl_50", 0 0, L_0000017c43e40250;  1 drivers
v0000017c437948f0_0 .net *"_ivl_60", 0 0, L_0000017c43e3fe60;  1 drivers
v0000017c43793d10_0 .net *"_ivl_70", 0 0, L_0000017c43e3fed0;  1 drivers
v0000017c43795cf0_0 .net *"_ivl_80", 0 0, L_0000017c43e3fae0;  1 drivers
v0000017c437940d0_0 .net *"_ivl_96", 0 0, L_0000017c43e40f70;  1 drivers
v0000017c437939f0_0 .net "a", 8 0, L_0000017c43e0da10;  alias, 1 drivers
v0000017c43793db0_0 .net "b", 8 0, L_0000017c43e0cb10;  alias, 1 drivers
v0000017c437951b0_0 .net "b1", 8 0, L_0000017c43e102b0;  1 drivers
v0000017c43795070_0 .net "c", 0 0, L_0000017c43e0f6d0;  alias, 1 drivers
v0000017c43794990_0 .net "cin", 0 0, L_0000017c43cf2f28;  1 drivers
v0000017c43795570_0 .net "co", 9 0, L_0000017c43e0f630;  1 drivers
L_0000017c43e0d650 .part L_0000017c43e0cb10, 0, 1;
L_0000017c43e0c570 .part L_0000017c43e0da10, 0, 1;
L_0000017c43e0dfb0 .part L_0000017c43e102b0, 0, 1;
L_0000017c43e0c7f0 .part L_0000017c43e0f630, 0, 1;
L_0000017c43e0c890 .part L_0000017c43e0cb10, 1, 1;
L_0000017c43e0ce30 .part L_0000017c43e0da10, 1, 1;
L_0000017c43e0cf70 .part L_0000017c43e102b0, 1, 1;
L_0000017c43e0d6f0 .part L_0000017c43e0f630, 1, 1;
L_0000017c43e0e050 .part L_0000017c43e0cb10, 2, 1;
L_0000017c43e0e0f0 .part L_0000017c43e0da10, 2, 1;
L_0000017c43e0d0b0 .part L_0000017c43e102b0, 2, 1;
L_0000017c43e0d330 .part L_0000017c43e0f630, 2, 1;
L_0000017c43e0d470 .part L_0000017c43e0cb10, 3, 1;
L_0000017c43e0e190 .part L_0000017c43e0da10, 3, 1;
L_0000017c43e0e230 .part L_0000017c43e102b0, 3, 1;
L_0000017c43e0e2d0 .part L_0000017c43e0f630, 3, 1;
L_0000017c43e0d790 .part L_0000017c43e0cb10, 4, 1;
L_0000017c43e0d830 .part L_0000017c43e0da10, 4, 1;
L_0000017c43e0e4b0 .part L_0000017c43e102b0, 4, 1;
L_0000017c43e0e410 .part L_0000017c43e0f630, 4, 1;
L_0000017c43e0bd50 .part L_0000017c43e0cb10, 5, 1;
L_0000017c43e0bdf0 .part L_0000017c43e0da10, 5, 1;
L_0000017c43e0e550 .part L_0000017c43e102b0, 5, 1;
L_0000017c43e0ed70 .part L_0000017c43e0f630, 5, 1;
L_0000017c43e10b70 .part L_0000017c43e0cb10, 6, 1;
L_0000017c43e0ecd0 .part L_0000017c43e0da10, 6, 1;
L_0000017c43e0f090 .part L_0000017c43e102b0, 6, 1;
L_0000017c43e10210 .part L_0000017c43e0f630, 6, 1;
L_0000017c43e0eaf0 .part L_0000017c43e0cb10, 7, 1;
L_0000017c43e0f450 .part L_0000017c43e0da10, 7, 1;
L_0000017c43e0f950 .part L_0000017c43e102b0, 7, 1;
L_0000017c43e0eb90 .part L_0000017c43e0f630, 7, 1;
LS_0000017c43e102b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3e260, L_0000017c43e3f060, L_0000017c43e3f450, L_0000017c43e40c60;
LS_0000017c43e102b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43e40cd0, L_0000017c43e40250, L_0000017c43e3fe60, L_0000017c43e3fed0;
LS_0000017c43e102b0_0_8 .concat8 [ 1 0 0 0], L_0000017c43e3fae0;
L_0000017c43e102b0 .concat8 [ 4 4 1 0], LS_0000017c43e102b0_0_0, LS_0000017c43e102b0_0_4, LS_0000017c43e102b0_0_8;
L_0000017c43e0f4f0 .part L_0000017c43e0cb10, 8, 1;
L_0000017c43e0f590 .part L_0000017c43e0da10, 8, 1;
L_0000017c43e0e910 .part L_0000017c43e102b0, 8, 1;
L_0000017c43e0ee10 .part L_0000017c43e0f630, 8, 1;
LS_0000017c43e0ef50_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3e810, L_0000017c43e3f300, L_0000017c43e3e0a0, L_0000017c43e3fd80;
LS_0000017c43e0ef50_0_4 .concat8 [ 1 1 1 1], L_0000017c43e41280, L_0000017c43e40aa0, L_0000017c43e40020, L_0000017c43e40e90;
LS_0000017c43e0ef50_0_8 .concat8 [ 1 0 0 0], L_0000017c43e3fdf0;
L_0000017c43e0ef50 .concat8 [ 4 4 1 0], LS_0000017c43e0ef50_0_0, LS_0000017c43e0ef50_0_4, LS_0000017c43e0ef50_0_8;
LS_0000017c43e0f630_0_0 .concat8 [ 1 1 1 1], L_0000017c43e40f70, L_0000017c43e3eff0, L_0000017c43e3f370, L_0000017c43e3e340;
LS_0000017c43e0f630_0_4 .concat8 [ 1 1 1 1], L_0000017c43e40e20, L_0000017c43e40790, L_0000017c43e41130, L_0000017c43e40640;
LS_0000017c43e0f630_0_8 .concat8 [ 1 1 0 0], L_0000017c43e3fa00, L_0000017c43e40870;
L_0000017c43e0f630 .concat8 [ 4 4 2 0], LS_0000017c43e0f630_0_0, LS_0000017c43e0f630_0_4, LS_0000017c43e0f630_0_8;
L_0000017c43e0f6d0 .part L_0000017c43e0f630, 9, 1;
S_0000017c4377ba40 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246c00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3e260 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0d650, C4<0>, C4<0>;
v0000017c43790f70_0 .net *"_ivl_1", 0 0, L_0000017c43e0d650;  1 drivers
S_0000017c4377c210 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3eff0 .functor OR 1, L_0000017c43e3e2d0, L_0000017c43e3f220, C4<0>, C4<0>;
v0000017c4378fb70_0 .net "S", 0 0, L_0000017c43e3e810;  1 drivers
v0000017c437902f0_0 .net "a", 0 0, L_0000017c43e0c570;  1 drivers
v0000017c4378f530_0 .net "b", 0 0, L_0000017c43e0dfb0;  1 drivers
v0000017c43790ed0_0 .net "c", 0 0, L_0000017c43e3eff0;  1 drivers
v0000017c4378e950_0 .net "carry_1", 0 0, L_0000017c43e3e2d0;  1 drivers
v0000017c4378f850_0 .net "carry_2", 0 0, L_0000017c43e3f220;  1 drivers
v0000017c4378eef0_0 .net "cin", 0 0, L_0000017c43e0c7f0;  1 drivers
v0000017c4378f5d0_0 .net "sum_1", 0 0, L_0000017c43e3e7a0;  1 drivers
S_0000017c43779fb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e7a0 .functor XOR 1, L_0000017c43e0c570, L_0000017c43e0dfb0, C4<0>, C4<0>;
L_0000017c43e3e2d0 .functor AND 1, L_0000017c43e0c570, L_0000017c43e0dfb0, C4<1>, C4<1>;
v0000017c437906b0_0 .net "S", 0 0, L_0000017c43e3e7a0;  alias, 1 drivers
v0000017c43790250_0 .net "a", 0 0, L_0000017c43e0c570;  alias, 1 drivers
v0000017c4378fa30_0 .net "b", 0 0, L_0000017c43e0dfb0;  alias, 1 drivers
v0000017c4378fad0_0 .net "c", 0 0, L_0000017c43e3e2d0;  alias, 1 drivers
S_0000017c4377b400 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e810 .functor XOR 1, L_0000017c43e3e7a0, L_0000017c43e0c7f0, C4<0>, C4<0>;
L_0000017c43e3f220 .functor AND 1, L_0000017c43e3e7a0, L_0000017c43e0c7f0, C4<1>, C4<1>;
v0000017c43790890_0 .net "S", 0 0, L_0000017c43e3e810;  alias, 1 drivers
v0000017c43790430_0 .net "a", 0 0, L_0000017c43e3e7a0;  alias, 1 drivers
v0000017c43790cf0_0 .net "b", 0 0, L_0000017c43e0c7f0;  alias, 1 drivers
v0000017c4378f670_0 .net "c", 0 0, L_0000017c43e3f220;  alias, 1 drivers
S_0000017c4377e790 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246cc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e3f060 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0c890, C4<0>, C4<0>;
v0000017c4378f990_0 .net *"_ivl_1", 0 0, L_0000017c43e0c890;  1 drivers
S_0000017c4377e2e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377e790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3f370 .functor OR 1, L_0000017c43e3f140, L_0000017c43e3dd90, C4<0>, C4<0>;
v0000017c4378fcb0_0 .net "S", 0 0, L_0000017c43e3f300;  1 drivers
v0000017c4378ef90_0 .net "a", 0 0, L_0000017c43e0ce30;  1 drivers
v0000017c4378ed10_0 .net "b", 0 0, L_0000017c43e0cf70;  1 drivers
v0000017c437909d0_0 .net "c", 0 0, L_0000017c43e3f370;  1 drivers
v0000017c437901b0_0 .net "carry_1", 0 0, L_0000017c43e3f140;  1 drivers
v0000017c437910b0_0 .net "carry_2", 0 0, L_0000017c43e3dd90;  1 drivers
v0000017c43790a70_0 .net "cin", 0 0, L_0000017c43e0d6f0;  1 drivers
v0000017c4378e9f0_0 .net "sum_1", 0 0, L_0000017c43e3e880;  1 drivers
S_0000017c4377e470 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e880 .functor XOR 1, L_0000017c43e0ce30, L_0000017c43e0cf70, C4<0>, C4<0>;
L_0000017c43e3f140 .functor AND 1, L_0000017c43e0ce30, L_0000017c43e0cf70, C4<1>, C4<1>;
v0000017c4378f8f0_0 .net "S", 0 0, L_0000017c43e3e880;  alias, 1 drivers
v0000017c43791010_0 .net "a", 0 0, L_0000017c43e0ce30;  alias, 1 drivers
v0000017c4378f170_0 .net "b", 0 0, L_0000017c43e0cf70;  alias, 1 drivers
v0000017c4378ffd0_0 .net "c", 0 0, L_0000017c43e3f140;  alias, 1 drivers
S_0000017c4377a2d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377e2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3f300 .functor XOR 1, L_0000017c43e3e880, L_0000017c43e0d6f0, C4<0>, C4<0>;
L_0000017c43e3dd90 .functor AND 1, L_0000017c43e3e880, L_0000017c43e0d6f0, C4<1>, C4<1>;
v0000017c43790390_0 .net "S", 0 0, L_0000017c43e3f300;  alias, 1 drivers
v0000017c4378fc10_0 .net "a", 0 0, L_0000017c43e3e880;  alias, 1 drivers
v0000017c4378f350_0 .net "b", 0 0, L_0000017c43e0d6f0;  alias, 1 drivers
v0000017c43790930_0 .net "c", 0 0, L_0000017c43e3dd90;  alias, 1 drivers
S_0000017c4377dfc0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246a80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3f450 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0e050, C4<0>, C4<0>;
v0000017c4378ec70_0 .net *"_ivl_1", 0 0, L_0000017c43e0e050;  1 drivers
S_0000017c4377a460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3e340 .functor OR 1, L_0000017c43e3f5a0, L_0000017c43e3de00, C4<0>, C4<0>;
v0000017c4378f030_0 .net "S", 0 0, L_0000017c43e3e0a0;  1 drivers
v0000017c4378ebd0_0 .net "a", 0 0, L_0000017c43e0e0f0;  1 drivers
v0000017c437904d0_0 .net "b", 0 0, L_0000017c43e0d0b0;  1 drivers
v0000017c4378fdf0_0 .net "c", 0 0, L_0000017c43e3e340;  1 drivers
v0000017c43790570_0 .net "carry_1", 0 0, L_0000017c43e3f5a0;  1 drivers
v0000017c4378fe90_0 .net "carry_2", 0 0, L_0000017c43e3de00;  1 drivers
v0000017c4378ff30_0 .net "cin", 0 0, L_0000017c43e0d330;  1 drivers
v0000017c43790110_0 .net "sum_1", 0 0, L_0000017c43e3f3e0;  1 drivers
S_0000017c4377c530 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3f3e0 .functor XOR 1, L_0000017c43e0e0f0, L_0000017c43e0d0b0, C4<0>, C4<0>;
L_0000017c43e3f5a0 .functor AND 1, L_0000017c43e0e0f0, L_0000017c43e0d0b0, C4<1>, C4<1>;
v0000017c43790e30_0 .net "S", 0 0, L_0000017c43e3f3e0;  alias, 1 drivers
v0000017c4378ea90_0 .net "a", 0 0, L_0000017c43e0e0f0;  alias, 1 drivers
v0000017c4378eb30_0 .net "b", 0 0, L_0000017c43e0d0b0;  alias, 1 drivers
v0000017c4378f2b0_0 .net "c", 0 0, L_0000017c43e3f5a0;  alias, 1 drivers
S_0000017c4377b270 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e0a0 .functor XOR 1, L_0000017c43e3f3e0, L_0000017c43e0d330, C4<0>, C4<0>;
L_0000017c43e3de00 .functor AND 1, L_0000017c43e3f3e0, L_0000017c43e0d330, C4<1>, C4<1>;
v0000017c4378f490_0 .net "S", 0 0, L_0000017c43e3e0a0;  alias, 1 drivers
v0000017c43790070_0 .net "a", 0 0, L_0000017c43e3f3e0;  alias, 1 drivers
v0000017c43790b10_0 .net "b", 0 0, L_0000017c43e0d330;  alias, 1 drivers
v0000017c4378fd50_0 .net "c", 0 0, L_0000017c43e3de00;  alias, 1 drivers
S_0000017c4377adc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246ac0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e40c60 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0d470, C4<0>, C4<0>;
v0000017c43792b90_0 .net *"_ivl_1", 0 0, L_0000017c43e0d470;  1 drivers
S_0000017c4377a780 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e40e20 .functor OR 1, L_0000017c43e3fd10, L_0000017c43e3f920, C4<0>, C4<0>;
v0000017c43792e10_0 .net "S", 0 0, L_0000017c43e3fd80;  1 drivers
v0000017c437925f0_0 .net "a", 0 0, L_0000017c43e0e190;  1 drivers
v0000017c43791c90_0 .net "b", 0 0, L_0000017c43e0e230;  1 drivers
v0000017c43793130_0 .net "c", 0 0, L_0000017c43e40e20;  1 drivers
v0000017c43791970_0 .net "carry_1", 0 0, L_0000017c43e3fd10;  1 drivers
v0000017c437927d0_0 .net "carry_2", 0 0, L_0000017c43e3f920;  1 drivers
v0000017c43792230_0 .net "cin", 0 0, L_0000017c43e0e2d0;  1 drivers
v0000017c43792eb0_0 .net "sum_1", 0 0, L_0000017c43e40800;  1 drivers
S_0000017c4377ce90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40800 .functor XOR 1, L_0000017c43e0e190, L_0000017c43e0e230, C4<0>, C4<0>;
L_0000017c43e3fd10 .functor AND 1, L_0000017c43e0e190, L_0000017c43e0e230, C4<1>, C4<1>;
v0000017c43790610_0 .net "S", 0 0, L_0000017c43e40800;  alias, 1 drivers
v0000017c4378edb0_0 .net "a", 0 0, L_0000017c43e0e190;  alias, 1 drivers
v0000017c4378f0d0_0 .net "b", 0 0, L_0000017c43e0e230;  alias, 1 drivers
v0000017c43791510_0 .net "c", 0 0, L_0000017c43e3fd10;  alias, 1 drivers
S_0000017c4377af50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3fd80 .functor XOR 1, L_0000017c43e40800, L_0000017c43e0e2d0, C4<0>, C4<0>;
L_0000017c43e3f920 .functor AND 1, L_0000017c43e40800, L_0000017c43e0e2d0, C4<1>, C4<1>;
v0000017c43791830_0 .net "S", 0 0, L_0000017c43e3fd80;  alias, 1 drivers
v0000017c43792f50_0 .net "a", 0 0, L_0000017c43e40800;  alias, 1 drivers
v0000017c43792730_0 .net "b", 0 0, L_0000017c43e0e2d0;  alias, 1 drivers
v0000017c43791bf0_0 .net "c", 0 0, L_0000017c43e3f920;  alias, 1 drivers
S_0000017c4377c080 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246b00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e40cd0 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0d790, C4<0>, C4<0>;
v0000017c43793450_0 .net *"_ivl_1", 0 0, L_0000017c43e0d790;  1 drivers
S_0000017c4377b0e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e40790 .functor OR 1, L_0000017c43e41050, L_0000017c43e3fa70, C4<0>, C4<0>;
v0000017c43792690_0 .net "S", 0 0, L_0000017c43e41280;  1 drivers
v0000017c437938b0_0 .net "a", 0 0, L_0000017c43e0d830;  1 drivers
v0000017c43793630_0 .net "b", 0 0, L_0000017c43e0e4b0;  1 drivers
v0000017c43793310_0 .net "c", 0 0, L_0000017c43e40790;  1 drivers
v0000017c43791e70_0 .net "carry_1", 0 0, L_0000017c43e41050;  1 drivers
v0000017c437913d0_0 .net "carry_2", 0 0, L_0000017c43e3fa70;  1 drivers
v0000017c437933b0_0 .net "cin", 0 0, L_0000017c43e0e410;  1 drivers
v0000017c43792410_0 .net "sum_1", 0 0, L_0000017c43e40d40;  1 drivers
S_0000017c4377e150 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40d40 .functor XOR 1, L_0000017c43e0d830, L_0000017c43e0e4b0, C4<0>, C4<0>;
L_0000017c43e41050 .functor AND 1, L_0000017c43e0d830, L_0000017c43e0e4b0, C4<1>, C4<1>;
v0000017c437922d0_0 .net "S", 0 0, L_0000017c43e40d40;  alias, 1 drivers
v0000017c43791d30_0 .net "a", 0 0, L_0000017c43e0d830;  alias, 1 drivers
v0000017c437931d0_0 .net "b", 0 0, L_0000017c43e0e4b0;  alias, 1 drivers
v0000017c43793090_0 .net "c", 0 0, L_0000017c43e41050;  alias, 1 drivers
S_0000017c4377a140 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41280 .functor XOR 1, L_0000017c43e40d40, L_0000017c43e0e410, C4<0>, C4<0>;
L_0000017c43e3fa70 .functor AND 1, L_0000017c43e40d40, L_0000017c43e0e410, C4<1>, C4<1>;
v0000017c43791dd0_0 .net "S", 0 0, L_0000017c43e41280;  alias, 1 drivers
v0000017c43792370_0 .net "a", 0 0, L_0000017c43e40d40;  alias, 1 drivers
v0000017c43793270_0 .net "b", 0 0, L_0000017c43e0e410;  alias, 1 drivers
v0000017c43792910_0 .net "c", 0 0, L_0000017c43e3fa70;  alias, 1 drivers
S_0000017c4377c3a0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246b40 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43e40250 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0bd50, C4<0>, C4<0>;
v0000017c43791f10_0 .net *"_ivl_1", 0 0, L_0000017c43e0bd50;  1 drivers
S_0000017c4377ef60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e41130 .functor OR 1, L_0000017c43e40db0, L_0000017c43e3f840, C4<0>, C4<0>;
v0000017c43792a50_0 .net "S", 0 0, L_0000017c43e40aa0;  1 drivers
v0000017c43792c30_0 .net "a", 0 0, L_0000017c43e0bdf0;  1 drivers
v0000017c43792af0_0 .net "b", 0 0, L_0000017c43e0e550;  1 drivers
v0000017c43791b50_0 .net "c", 0 0, L_0000017c43e41130;  1 drivers
v0000017c437920f0_0 .net "carry_1", 0 0, L_0000017c43e40db0;  1 drivers
v0000017c43793590_0 .net "carry_2", 0 0, L_0000017c43e3f840;  1 drivers
v0000017c43792cd0_0 .net "cin", 0 0, L_0000017c43e0ed70;  1 drivers
v0000017c43791290_0 .net "sum_1", 0 0, L_0000017c43e3fbc0;  1 drivers
S_0000017c4377f8c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3fbc0 .functor XOR 1, L_0000017c43e0bdf0, L_0000017c43e0e550, C4<0>, C4<0>;
L_0000017c43e40db0 .functor AND 1, L_0000017c43e0bdf0, L_0000017c43e0e550, C4<1>, C4<1>;
v0000017c437915b0_0 .net "S", 0 0, L_0000017c43e3fbc0;  alias, 1 drivers
v0000017c437934f0_0 .net "a", 0 0, L_0000017c43e0bdf0;  alias, 1 drivers
v0000017c43792550_0 .net "b", 0 0, L_0000017c43e0e550;  alias, 1 drivers
v0000017c43792d70_0 .net "c", 0 0, L_0000017c43e40db0;  alias, 1 drivers
S_0000017c4377c850 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40aa0 .functor XOR 1, L_0000017c43e3fbc0, L_0000017c43e0ed70, C4<0>, C4<0>;
L_0000017c43e3f840 .functor AND 1, L_0000017c43e3fbc0, L_0000017c43e0ed70, C4<1>, C4<1>;
v0000017c437929b0_0 .net "S", 0 0, L_0000017c43e40aa0;  alias, 1 drivers
v0000017c437911f0_0 .net "a", 0 0, L_0000017c43e3fbc0;  alias, 1 drivers
v0000017c43792870_0 .net "b", 0 0, L_0000017c43e0ed70;  alias, 1 drivers
v0000017c437924b0_0 .net "c", 0 0, L_0000017c43e3f840;  alias, 1 drivers
S_0000017c4377b590 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246c40 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43e3fe60 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e10b70, C4<0>, C4<0>;
v0000017c43795750_0 .net *"_ivl_1", 0 0, L_0000017c43e10b70;  1 drivers
S_0000017c4377c9e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e40640 .functor OR 1, L_0000017c43e405d0, L_0000017c43e3fc30, C4<0>, C4<0>;
v0000017c43792ff0_0 .net "S", 0 0, L_0000017c43e40020;  1 drivers
v0000017c43791330_0 .net "a", 0 0, L_0000017c43e0ecd0;  1 drivers
v0000017c43791470_0 .net "b", 0 0, L_0000017c43e0f090;  1 drivers
v0000017c43791650_0 .net "c", 0 0, L_0000017c43e40640;  1 drivers
v0000017c437916f0_0 .net "carry_1", 0 0, L_0000017c43e405d0;  1 drivers
v0000017c43791790_0 .net "carry_2", 0 0, L_0000017c43e3fc30;  1 drivers
v0000017c437918d0_0 .net "cin", 0 0, L_0000017c43e10210;  1 drivers
v0000017c43791ab0_0 .net "sum_1", 0 0, L_0000017c43e411a0;  1 drivers
S_0000017c4377c6c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e411a0 .functor XOR 1, L_0000017c43e0ecd0, L_0000017c43e0f090, C4<0>, C4<0>;
L_0000017c43e405d0 .functor AND 1, L_0000017c43e0ecd0, L_0000017c43e0f090, C4<1>, C4<1>;
v0000017c437936d0_0 .net "S", 0 0, L_0000017c43e411a0;  alias, 1 drivers
v0000017c43792190_0 .net "a", 0 0, L_0000017c43e0ecd0;  alias, 1 drivers
v0000017c43793770_0 .net "b", 0 0, L_0000017c43e0f090;  alias, 1 drivers
v0000017c43793810_0 .net "c", 0 0, L_0000017c43e405d0;  alias, 1 drivers
S_0000017c4377b720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40020 .functor XOR 1, L_0000017c43e411a0, L_0000017c43e10210, C4<0>, C4<0>;
L_0000017c43e3fc30 .functor AND 1, L_0000017c43e411a0, L_0000017c43e10210, C4<1>, C4<1>;
v0000017c43791a10_0 .net "S", 0 0, L_0000017c43e40020;  alias, 1 drivers
v0000017c43791fb0_0 .net "a", 0 0, L_0000017c43e411a0;  alias, 1 drivers
v0000017c43791150_0 .net "b", 0 0, L_0000017c43e10210;  alias, 1 drivers
v0000017c43792050_0 .net "c", 0 0, L_0000017c43e3fc30;  alias, 1 drivers
S_0000017c4377d980 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246c80 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43e3fed0 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0eaf0, C4<0>, C4<0>;
v0000017c437942b0_0 .net *"_ivl_1", 0 0, L_0000017c43e0eaf0;  1 drivers
S_0000017c4377b8b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3fa00 .functor OR 1, L_0000017c43e3f990, L_0000017c43e401e0, C4<0>, C4<0>;
v0000017c43794cb0_0 .net "S", 0 0, L_0000017c43e40e90;  1 drivers
v0000017c43795890_0 .net "a", 0 0, L_0000017c43e0f450;  1 drivers
v0000017c43794170_0 .net "b", 0 0, L_0000017c43e0f950;  1 drivers
v0000017c437943f0_0 .net "c", 0 0, L_0000017c43e3fa00;  1 drivers
v0000017c437957f0_0 .net "carry_1", 0 0, L_0000017c43e3f990;  1 drivers
v0000017c43794210_0 .net "carry_2", 0 0, L_0000017c43e401e0;  1 drivers
v0000017c43795ed0_0 .net "cin", 0 0, L_0000017c43e0eb90;  1 drivers
v0000017c437959d0_0 .net "sum_1", 0 0, L_0000017c43e3fca0;  1 drivers
S_0000017c4377d020 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3fca0 .functor XOR 1, L_0000017c43e0f450, L_0000017c43e0f950, C4<0>, C4<0>;
L_0000017c43e3f990 .functor AND 1, L_0000017c43e0f450, L_0000017c43e0f950, C4<1>, C4<1>;
v0000017c43795930_0 .net "S", 0 0, L_0000017c43e3fca0;  alias, 1 drivers
v0000017c43794530_0 .net "a", 0 0, L_0000017c43e0f450;  alias, 1 drivers
v0000017c43794ad0_0 .net "b", 0 0, L_0000017c43e0f950;  alias, 1 drivers
v0000017c43795f70_0 .net "c", 0 0, L_0000017c43e3f990;  alias, 1 drivers
S_0000017c4377a910 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40e90 .functor XOR 1, L_0000017c43e3fca0, L_0000017c43e0eb90, C4<0>, C4<0>;
L_0000017c43e401e0 .functor AND 1, L_0000017c43e3fca0, L_0000017c43e0eb90, C4<1>, C4<1>;
v0000017c437956b0_0 .net "S", 0 0, L_0000017c43e40e90;  alias, 1 drivers
v0000017c43795250_0 .net "a", 0 0, L_0000017c43e3fca0;  alias, 1 drivers
v0000017c43794a30_0 .net "b", 0 0, L_0000017c43e0eb90;  alias, 1 drivers
v0000017c43794b70_0 .net "c", 0 0, L_0000017c43e401e0;  alias, 1 drivers
S_0000017c4377bbd0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c4377cd00;
 .timescale 0 0;
P_0000017c43246dc0 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43e3fae0 .functor XOR 1, L_0000017c43cf2f28, L_0000017c43e0f4f0, C4<0>, C4<0>;
v0000017c437947b0_0 .net *"_ivl_1", 0 0, L_0000017c43e0f4f0;  1 drivers
S_0000017c4377e920 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e40870 .functor OR 1, L_0000017c43e40f00, L_0000017c43e412f0, C4<0>, C4<0>;
v0000017c43793a90_0 .net "S", 0 0, L_0000017c43e3fdf0;  1 drivers
v0000017c437954d0_0 .net "a", 0 0, L_0000017c43e0f590;  1 drivers
v0000017c43794030_0 .net "b", 0 0, L_0000017c43e0e910;  1 drivers
v0000017c43794490_0 .net "c", 0 0, L_0000017c43e40870;  1 drivers
v0000017c43794d50_0 .net "carry_1", 0 0, L_0000017c43e40f00;  1 drivers
v0000017c43794df0_0 .net "carry_2", 0 0, L_0000017c43e412f0;  1 drivers
v0000017c43794670_0 .net "cin", 0 0, L_0000017c43e0ee10;  1 drivers
v0000017c43794710_0 .net "sum_1", 0 0, L_0000017c43e40170;  1 drivers
S_0000017c4377bd60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40170 .functor XOR 1, L_0000017c43e0f590, L_0000017c43e0e910, C4<0>, C4<0>;
L_0000017c43e40f00 .functor AND 1, L_0000017c43e0f590, L_0000017c43e0e910, C4<1>, C4<1>;
v0000017c43795a70_0 .net "S", 0 0, L_0000017c43e40170;  alias, 1 drivers
v0000017c43795bb0_0 .net "a", 0 0, L_0000017c43e0f590;  alias, 1 drivers
v0000017c43793f90_0 .net "b", 0 0, L_0000017c43e0e910;  alias, 1 drivers
v0000017c43794350_0 .net "c", 0 0, L_0000017c43e40f00;  alias, 1 drivers
S_0000017c4377d1b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3fdf0 .functor XOR 1, L_0000017c43e40170, L_0000017c43e0ee10, C4<0>, C4<0>;
L_0000017c43e412f0 .functor AND 1, L_0000017c43e40170, L_0000017c43e0ee10, C4<1>, C4<1>;
v0000017c43795b10_0 .net "S", 0 0, L_0000017c43e3fdf0;  alias, 1 drivers
v0000017c437945d0_0 .net "a", 0 0, L_0000017c43e40170;  alias, 1 drivers
v0000017c43794c10_0 .net "b", 0 0, L_0000017c43e0ee10;  alias, 1 drivers
v0000017c43796010_0 .net "c", 0 0, L_0000017c43e412f0;  alias, 1 drivers
S_0000017c4377bef0 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43246f40 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf2f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e41520 .functor BUFZ 1, L_0000017c43cf2f70, C4<0>, C4<0>, C4<0>;
v0000017c4379ca50_0 .net "S", 8 0, L_0000017c43e0e690;  alias, 1 drivers
v0000017c4379ceb0_0 .net *"_ivl_0", 0 0, L_0000017c43e40fe0;  1 drivers
v0000017c4379bb50_0 .net *"_ivl_10", 0 0, L_0000017c43e40330;  1 drivers
v0000017c4379ccd0_0 .net *"_ivl_20", 0 0, L_0000017c43e3f760;  1 drivers
v0000017c4379bfb0_0 .net *"_ivl_30", 0 0, L_0000017c43e404f0;  1 drivers
v0000017c4379c730_0 .net *"_ivl_40", 0 0, L_0000017c43e40bf0;  1 drivers
v0000017c4379bbf0_0 .net *"_ivl_50", 0 0, L_0000017c43e41d00;  1 drivers
v0000017c4379c050_0 .net *"_ivl_60", 0 0, L_0000017c43e429b0;  1 drivers
v0000017c4379c230_0 .net *"_ivl_70", 0 0, L_0000017c43e42e80;  1 drivers
v0000017c4379d3b0_0 .net *"_ivl_80", 0 0, L_0000017c43e42160;  1 drivers
v0000017c4379c0f0_0 .net *"_ivl_96", 0 0, L_0000017c43e41520;  1 drivers
v0000017c4379b470_0 .net "a", 8 0, L_0000017c43e0ef50;  alias, 1 drivers
v0000017c4379c5f0_0 .net "b", 8 0, o0000017c436c5d68;  alias, 0 drivers
v0000017c4379d8b0_0 .net "b1", 8 0, L_0000017c43e0f1d0;  1 drivers
v0000017c4379bc90_0 .net "c", 0 0, L_0000017c43e0f310;  alias, 1 drivers
v0000017c4379cc30_0 .net "cin", 0 0, L_0000017c43cf2f70;  1 drivers
v0000017c4379d6d0_0 .net "co", 9 0, L_0000017c43e0e730;  1 drivers
L_0000017c43e0f770 .part o0000017c436c5d68, 0, 1;
L_0000017c43e0f8b0 .part L_0000017c43e0ef50, 0, 1;
L_0000017c43e0eeb0 .part L_0000017c43e0f1d0, 0, 1;
L_0000017c43e10530 .part L_0000017c43e0e730, 0, 1;
L_0000017c43e10990 .part o0000017c436c5d68, 1, 1;
L_0000017c43e0fe50 .part L_0000017c43e0ef50, 1, 1;
L_0000017c43e0f9f0 .part L_0000017c43e0f1d0, 1, 1;
L_0000017c43e10170 .part L_0000017c43e0e730, 1, 1;
L_0000017c43e10ad0 .part o0000017c436c5d68, 2, 1;
L_0000017c43e10850 .part L_0000017c43e0ef50, 2, 1;
L_0000017c43e10cb0 .part L_0000017c43e0f1d0, 2, 1;
L_0000017c43e10c10 .part L_0000017c43e0e730, 2, 1;
L_0000017c43e0fc70 .part o0000017c436c5d68, 3, 1;
L_0000017c43e0e9b0 .part L_0000017c43e0ef50, 3, 1;
L_0000017c43e10350 .part L_0000017c43e0f1d0, 3, 1;
L_0000017c43e10a30 .part L_0000017c43e0e730, 3, 1;
L_0000017c43e0f810 .part o0000017c436c5d68, 4, 1;
L_0000017c43e103f0 .part L_0000017c43e0ef50, 4, 1;
L_0000017c43e10490 .part L_0000017c43e0f1d0, 4, 1;
L_0000017c43e0fa90 .part L_0000017c43e0e730, 4, 1;
L_0000017c43e0ea50 .part o0000017c436c5d68, 5, 1;
L_0000017c43e0f3b0 .part L_0000017c43e0ef50, 5, 1;
L_0000017c43e0fbd0 .part L_0000017c43e0f1d0, 5, 1;
L_0000017c43e0e5f0 .part L_0000017c43e0e730, 5, 1;
L_0000017c43e0fdb0 .part o0000017c436c5d68, 6, 1;
L_0000017c43e0f270 .part L_0000017c43e0ef50, 6, 1;
L_0000017c43e105d0 .part L_0000017c43e0f1d0, 6, 1;
L_0000017c43e0ec30 .part L_0000017c43e0e730, 6, 1;
L_0000017c43e0fb30 .part o0000017c436c5d68, 7, 1;
L_0000017c43e10670 .part L_0000017c43e0ef50, 7, 1;
L_0000017c43e0eff0 .part L_0000017c43e0f1d0, 7, 1;
L_0000017c43e0f130 .part L_0000017c43e0e730, 7, 1;
LS_0000017c43e0f1d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e40fe0, L_0000017c43e40330, L_0000017c43e3f760, L_0000017c43e404f0;
LS_0000017c43e0f1d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43e40bf0, L_0000017c43e41d00, L_0000017c43e429b0, L_0000017c43e42e80;
LS_0000017c43e0f1d0_0_8 .concat8 [ 1 0 0 0], L_0000017c43e42160;
L_0000017c43e0f1d0 .concat8 [ 4 4 1 0], LS_0000017c43e0f1d0_0_0, LS_0000017c43e0f1d0_0_4, LS_0000017c43e0f1d0_0_8;
L_0000017c43e0fd10 .part o0000017c436c5d68, 8, 1;
L_0000017c43e108f0 .part L_0000017c43e0ef50, 8, 1;
L_0000017c43e10710 .part L_0000017c43e0f1d0, 8, 1;
L_0000017c43e107b0 .part L_0000017c43e0e730, 8, 1;
LS_0000017c43e0e690_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3fb50, L_0000017c43e3ffb0, L_0000017c43e409c0, L_0000017c43e40480;
LS_0000017c43e0e690_0_4 .concat8 [ 1 1 1 1], L_0000017c43e41ec0, L_0000017c43e41590, L_0000017c43e41c20, L_0000017c43e41830;
LS_0000017c43e0e690_0_8 .concat8 [ 1 0 0 0], L_0000017c43e42550;
L_0000017c43e0e690 .concat8 [ 4 4 1 0], LS_0000017c43e0e690_0_0, LS_0000017c43e0e690_0_4, LS_0000017c43e0e690_0_8;
LS_0000017c43e0e730_0_0 .concat8 [ 1 1 1 1], L_0000017c43e41520, L_0000017c43e406b0, L_0000017c43e40090, L_0000017c43e40410;
LS_0000017c43e0e730_0_4 .concat8 [ 1 1 1 1], L_0000017c43e40b10, L_0000017c43e42a90, L_0000017c43e414b0, L_0000017c43e424e0;
LS_0000017c43e0e730_0_8 .concat8 [ 1 1 0 0], L_0000017c43e41bb0, L_0000017c43e425c0;
L_0000017c43e0e730 .concat8 [ 4 4 2 0], LS_0000017c43e0e730_0_0, LS_0000017c43e0e730_0_4, LS_0000017c43e0e730_0_8;
L_0000017c43e0f310 .part L_0000017c43e0e730, 9, 1;
S_0000017c4377d4d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c43246fc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e40fe0 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e0f770, C4<0>, C4<0>;
v0000017c437975f0_0 .net *"_ivl_1", 0 0, L_0000017c43e0f770;  1 drivers
S_0000017c4377d340 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e406b0 .functor OR 1, L_0000017c43e408e0, L_0000017c43e3f8b0, C4<0>, C4<0>;
v0000017c43795610_0 .net "S", 0 0, L_0000017c43e3fb50;  1 drivers
v0000017c43793bd0_0 .net "a", 0 0, L_0000017c43e0f8b0;  1 drivers
v0000017c43793c70_0 .net "b", 0 0, L_0000017c43e0eeb0;  1 drivers
v0000017c43793ef0_0 .net "c", 0 0, L_0000017c43e406b0;  1 drivers
v0000017c43798090_0 .net "carry_1", 0 0, L_0000017c43e408e0;  1 drivers
v0000017c43796330_0 .net "carry_2", 0 0, L_0000017c43e3f8b0;  1 drivers
v0000017c43796830_0 .net "cin", 0 0, L_0000017c43e10530;  1 drivers
v0000017c437972d0_0 .net "sum_1", 0 0, L_0000017c43e402c0;  1 drivers
S_0000017c4377d660 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e402c0 .functor XOR 1, L_0000017c43e0f8b0, L_0000017c43e0eeb0, C4<0>, C4<0>;
L_0000017c43e408e0 .functor AND 1, L_0000017c43e0f8b0, L_0000017c43e0eeb0, C4<1>, C4<1>;
v0000017c43794f30_0 .net "S", 0 0, L_0000017c43e402c0;  alias, 1 drivers
v0000017c43795d90_0 .net "a", 0 0, L_0000017c43e0f8b0;  alias, 1 drivers
v0000017c43794fd0_0 .net "b", 0 0, L_0000017c43e0eeb0;  alias, 1 drivers
v0000017c43793b30_0 .net "c", 0 0, L_0000017c43e408e0;  alias, 1 drivers
S_0000017c4377d7f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3fb50 .functor XOR 1, L_0000017c43e402c0, L_0000017c43e10530, C4<0>, C4<0>;
L_0000017c43e3f8b0 .functor AND 1, L_0000017c43e402c0, L_0000017c43e10530, C4<1>, C4<1>;
v0000017c437952f0_0 .net "S", 0 0, L_0000017c43e3fb50;  alias, 1 drivers
v0000017c43793e50_0 .net "a", 0 0, L_0000017c43e402c0;  alias, 1 drivers
v0000017c43795390_0 .net "b", 0 0, L_0000017c43e10530;  alias, 1 drivers
v0000017c43795e30_0 .net "c", 0 0, L_0000017c43e3f8b0;  alias, 1 drivers
S_0000017c4377db10 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c43247200 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e40330 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e10990, C4<0>, C4<0>;
v0000017c43797690_0 .net *"_ivl_1", 0 0, L_0000017c43e10990;  1 drivers
S_0000017c4377dca0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e40090 .functor OR 1, L_0000017c43e3ff40, L_0000017c43e403a0, C4<0>, C4<0>;
v0000017c43797550_0 .net "S", 0 0, L_0000017c43e3ffb0;  1 drivers
v0000017c43798810_0 .net "a", 0 0, L_0000017c43e0fe50;  1 drivers
v0000017c43798770_0 .net "b", 0 0, L_0000017c43e0f9f0;  1 drivers
v0000017c43796510_0 .net "c", 0 0, L_0000017c43e40090;  1 drivers
v0000017c437979b0_0 .net "carry_1", 0 0, L_0000017c43e3ff40;  1 drivers
v0000017c43797870_0 .net "carry_2", 0 0, L_0000017c43e403a0;  1 drivers
v0000017c43796bf0_0 .net "cin", 0 0, L_0000017c43e10170;  1 drivers
v0000017c43797d70_0 .net "sum_1", 0 0, L_0000017c43e40950;  1 drivers
S_0000017c4377de30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40950 .functor XOR 1, L_0000017c43e0fe50, L_0000017c43e0f9f0, C4<0>, C4<0>;
L_0000017c43e3ff40 .functor AND 1, L_0000017c43e0fe50, L_0000017c43e0f9f0, C4<1>, C4<1>;
v0000017c43796e70_0 .net "S", 0 0, L_0000017c43e40950;  alias, 1 drivers
v0000017c43797230_0 .net "a", 0 0, L_0000017c43e0fe50;  alias, 1 drivers
v0000017c437968d0_0 .net "b", 0 0, L_0000017c43e0f9f0;  alias, 1 drivers
v0000017c43796b50_0 .net "c", 0 0, L_0000017c43e3ff40;  alias, 1 drivers
S_0000017c4377e600 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3ffb0 .functor XOR 1, L_0000017c43e40950, L_0000017c43e10170, C4<0>, C4<0>;
L_0000017c43e403a0 .functor AND 1, L_0000017c43e40950, L_0000017c43e10170, C4<1>, C4<1>;
v0000017c43798130_0 .net "S", 0 0, L_0000017c43e3ffb0;  alias, 1 drivers
v0000017c43797c30_0 .net "a", 0 0, L_0000017c43e40950;  alias, 1 drivers
v0000017c43798310_0 .net "b", 0 0, L_0000017c43e10170;  alias, 1 drivers
v0000017c43796970_0 .net "c", 0 0, L_0000017c43e403a0;  alias, 1 drivers
S_0000017c4377eab0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c43247000 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3f760 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e10ad0, C4<0>, C4<0>;
v0000017c43798270_0 .net *"_ivl_1", 0 0, L_0000017c43e10ad0;  1 drivers
S_0000017c4377aaa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e40410 .functor OR 1, L_0000017c43e40100, L_0000017c43e40720, C4<0>, C4<0>;
v0000017c43797f50_0 .net "S", 0 0, L_0000017c43e409c0;  1 drivers
v0000017c43797190_0 .net "a", 0 0, L_0000017c43e10850;  1 drivers
v0000017c43798630_0 .net "b", 0 0, L_0000017c43e10cb0;  1 drivers
v0000017c43798450_0 .net "c", 0 0, L_0000017c43e40410;  1 drivers
v0000017c43797370_0 .net "carry_1", 0 0, L_0000017c43e40100;  1 drivers
v0000017c437986d0_0 .net "carry_2", 0 0, L_0000017c43e40720;  1 drivers
v0000017c43797af0_0 .net "cin", 0 0, L_0000017c43e10c10;  1 drivers
v0000017c437981d0_0 .net "sum_1", 0 0, L_0000017c43e410c0;  1 drivers
S_0000017c4377f410 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e410c0 .functor XOR 1, L_0000017c43e10850, L_0000017c43e10cb0, C4<0>, C4<0>;
L_0000017c43e40100 .functor AND 1, L_0000017c43e10850, L_0000017c43e10cb0, C4<1>, C4<1>;
v0000017c43797b90_0 .net "S", 0 0, L_0000017c43e410c0;  alias, 1 drivers
v0000017c43797a50_0 .net "a", 0 0, L_0000017c43e10850;  alias, 1 drivers
v0000017c437983b0_0 .net "b", 0 0, L_0000017c43e10cb0;  alias, 1 drivers
v0000017c437970f0_0 .net "c", 0 0, L_0000017c43e40100;  alias, 1 drivers
S_0000017c43779e20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e409c0 .functor XOR 1, L_0000017c43e410c0, L_0000017c43e10c10, C4<0>, C4<0>;
L_0000017c43e40720 .functor AND 1, L_0000017c43e410c0, L_0000017c43e10c10, C4<1>, C4<1>;
v0000017c43796a10_0 .net "S", 0 0, L_0000017c43e409c0;  alias, 1 drivers
v0000017c43796f10_0 .net "a", 0 0, L_0000017c43e410c0;  alias, 1 drivers
v0000017c43797910_0 .net "b", 0 0, L_0000017c43e10c10;  alias, 1 drivers
v0000017c43796290_0 .net "c", 0 0, L_0000017c43e40720;  alias, 1 drivers
S_0000017c4377f0f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c43247040 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e404f0 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e0fc70, C4<0>, C4<0>;
v0000017c43796470_0 .net *"_ivl_1", 0 0, L_0000017c43e0fc70;  1 drivers
S_0000017c4377f5a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e40b10 .functor OR 1, L_0000017c43e40b80, L_0000017c43e40a30, C4<0>, C4<0>;
v0000017c437966f0_0 .net "S", 0 0, L_0000017c43e40480;  1 drivers
v0000017c437974b0_0 .net "a", 0 0, L_0000017c43e0e9b0;  1 drivers
v0000017c43796d30_0 .net "b", 0 0, L_0000017c43e10350;  1 drivers
v0000017c437963d0_0 .net "c", 0 0, L_0000017c43e40b10;  1 drivers
v0000017c43796dd0_0 .net "carry_1", 0 0, L_0000017c43e40b80;  1 drivers
v0000017c43797730_0 .net "carry_2", 0 0, L_0000017c43e40a30;  1 drivers
v0000017c43798590_0 .net "cin", 0 0, L_0000017c43e10a30;  1 drivers
v0000017c43796fb0_0 .net "sum_1", 0 0, L_0000017c43e41210;  1 drivers
S_0000017c4377fbe0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4377f5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41210 .functor XOR 1, L_0000017c43e0e9b0, L_0000017c43e10350, C4<0>, C4<0>;
L_0000017c43e40b80 .functor AND 1, L_0000017c43e0e9b0, L_0000017c43e10350, C4<1>, C4<1>;
v0000017c437988b0_0 .net "S", 0 0, L_0000017c43e41210;  alias, 1 drivers
v0000017c43796ab0_0 .net "a", 0 0, L_0000017c43e0e9b0;  alias, 1 drivers
v0000017c43796c90_0 .net "b", 0 0, L_0000017c43e10350;  alias, 1 drivers
v0000017c43797cd0_0 .net "c", 0 0, L_0000017c43e40b80;  alias, 1 drivers
S_0000017c4377fd70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4377f5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40480 .functor XOR 1, L_0000017c43e41210, L_0000017c43e10a30, C4<0>, C4<0>;
L_0000017c43e40a30 .functor AND 1, L_0000017c43e41210, L_0000017c43e10a30, C4<1>, C4<1>;
v0000017c43797410_0 .net "S", 0 0, L_0000017c43e40480;  alias, 1 drivers
v0000017c43797ff0_0 .net "a", 0 0, L_0000017c43e41210;  alias, 1 drivers
v0000017c437984f0_0 .net "b", 0 0, L_0000017c43e10a30;  alias, 1 drivers
v0000017c43796790_0 .net "c", 0 0, L_0000017c43e40a30;  alias, 1 drivers
S_0000017c4377ff00 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c432480c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e40bf0 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e0f810, C4<0>, C4<0>;
v0000017c43799530_0 .net *"_ivl_1", 0 0, L_0000017c43e0f810;  1 drivers
S_0000017c43779c90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4377ff00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e42a90 .functor OR 1, L_0000017c43e3f7d0, L_0000017c43e42a20, C4<0>, C4<0>;
v0000017c437993f0_0 .net "S", 0 0, L_0000017c43e41ec0;  1 drivers
v0000017c437997b0_0 .net "a", 0 0, L_0000017c43e103f0;  1 drivers
v0000017c437992b0_0 .net "b", 0 0, L_0000017c43e10490;  1 drivers
v0000017c4379abb0_0 .net "c", 0 0, L_0000017c43e42a90;  1 drivers
v0000017c4379a1b0_0 .net "carry_1", 0 0, L_0000017c43e3f7d0;  1 drivers
v0000017c43799210_0 .net "carry_2", 0 0, L_0000017c43e42a20;  1 drivers
v0000017c43799350_0 .net "cin", 0 0, L_0000017c43e0fa90;  1 drivers
v0000017c43799490_0 .net "sum_1", 0 0, L_0000017c43e40560;  1 drivers
S_0000017c43783f10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43779c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e40560 .functor XOR 1, L_0000017c43e103f0, L_0000017c43e10490, C4<0>, C4<0>;
L_0000017c43e3f7d0 .functor AND 1, L_0000017c43e103f0, L_0000017c43e10490, C4<1>, C4<1>;
v0000017c43797050_0 .net "S", 0 0, L_0000017c43e40560;  alias, 1 drivers
v0000017c437965b0_0 .net "a", 0 0, L_0000017c43e103f0;  alias, 1 drivers
v0000017c43796150_0 .net "b", 0 0, L_0000017c43e10490;  alias, 1 drivers
v0000017c43797e10_0 .net "c", 0 0, L_0000017c43e3f7d0;  alias, 1 drivers
S_0000017c43786300 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43779c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41ec0 .functor XOR 1, L_0000017c43e40560, L_0000017c43e0fa90, C4<0>, C4<0>;
L_0000017c43e42a20 .functor AND 1, L_0000017c43e40560, L_0000017c43e0fa90, C4<1>, C4<1>;
v0000017c437961f0_0 .net "S", 0 0, L_0000017c43e41ec0;  alias, 1 drivers
v0000017c437977d0_0 .net "a", 0 0, L_0000017c43e40560;  alias, 1 drivers
v0000017c43796650_0 .net "b", 0 0, L_0000017c43e0fa90;  alias, 1 drivers
v0000017c43797eb0_0 .net "c", 0 0, L_0000017c43e42a20;  alias, 1 drivers
S_0000017c43781990 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c43247cc0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43e41d00 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e0ea50, C4<0>, C4<0>;
v0000017c4379b010_0 .net *"_ivl_1", 0 0, L_0000017c43e0ea50;  1 drivers
S_0000017c43785fe0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43781990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e414b0 .functor OR 1, L_0000017c43e41d70, L_0000017c43e42e10, C4<0>, C4<0>;
v0000017c4379a250_0 .net "S", 0 0, L_0000017c43e41590;  1 drivers
v0000017c43799b70_0 .net "a", 0 0, L_0000017c43e0f3b0;  1 drivers
v0000017c4379a2f0_0 .net "b", 0 0, L_0000017c43e0fbd0;  1 drivers
v0000017c43799670_0 .net "c", 0 0, L_0000017c43e414b0;  1 drivers
v0000017c4379acf0_0 .net "carry_1", 0 0, L_0000017c43e41d70;  1 drivers
v0000017c43798950_0 .net "carry_2", 0 0, L_0000017c43e42e10;  1 drivers
v0000017c43799170_0 .net "cin", 0 0, L_0000017c43e0e5f0;  1 drivers
v0000017c43798d10_0 .net "sum_1", 0 0, L_0000017c43e42c50;  1 drivers
S_0000017c43782160 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43785fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e42c50 .functor XOR 1, L_0000017c43e0f3b0, L_0000017c43e0fbd0, C4<0>, C4<0>;
L_0000017c43e41d70 .functor AND 1, L_0000017c43e0f3b0, L_0000017c43e0fbd0, C4<1>, C4<1>;
v0000017c4379a4d0_0 .net "S", 0 0, L_0000017c43e42c50;  alias, 1 drivers
v0000017c43798f90_0 .net "a", 0 0, L_0000017c43e0f3b0;  alias, 1 drivers
v0000017c437995d0_0 .net "b", 0 0, L_0000017c43e0fbd0;  alias, 1 drivers
v0000017c4379aa70_0 .net "c", 0 0, L_0000017c43e41d70;  alias, 1 drivers
S_0000017c43784eb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43785fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41590 .functor XOR 1, L_0000017c43e42c50, L_0000017c43e0e5f0, C4<0>, C4<0>;
L_0000017c43e42e10 .functor AND 1, L_0000017c43e42c50, L_0000017c43e0e5f0, C4<1>, C4<1>;
v0000017c43799030_0 .net "S", 0 0, L_0000017c43e41590;  alias, 1 drivers
v0000017c4379a7f0_0 .net "a", 0 0, L_0000017c43e42c50;  alias, 1 drivers
v0000017c4379a430_0 .net "b", 0 0, L_0000017c43e0e5f0;  alias, 1 drivers
v0000017c4379ac50_0 .net "c", 0 0, L_0000017c43e42e10;  alias, 1 drivers
S_0000017c437811c0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c43247f80 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43e429b0 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e0fdb0, C4<0>, C4<0>;
v0000017c4379a110_0 .net *"_ivl_1", 0 0, L_0000017c43e0fdb0;  1 drivers
S_0000017c43783a60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437811c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e424e0 .functor OR 1, L_0000017c43e417c0, L_0000017c43e41b40, C4<0>, C4<0>;
v0000017c43799850_0 .net "S", 0 0, L_0000017c43e41c20;  1 drivers
v0000017c43798b30_0 .net "a", 0 0, L_0000017c43e0f270;  1 drivers
v0000017c43798bd0_0 .net "b", 0 0, L_0000017c43e105d0;  1 drivers
v0000017c4379ab10_0 .net "c", 0 0, L_0000017c43e424e0;  1 drivers
v0000017c437998f0_0 .net "carry_1", 0 0, L_0000017c43e417c0;  1 drivers
v0000017c4379a070_0 .net "carry_2", 0 0, L_0000017c43e41b40;  1 drivers
v0000017c4379a930_0 .net "cin", 0 0, L_0000017c43e0ec30;  1 drivers
v0000017c43798db0_0 .net "sum_1", 0 0, L_0000017c43e428d0;  1 drivers
S_0000017c43784d20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43783a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e428d0 .functor XOR 1, L_0000017c43e0f270, L_0000017c43e105d0, C4<0>, C4<0>;
L_0000017c43e417c0 .functor AND 1, L_0000017c43e0f270, L_0000017c43e105d0, C4<1>, C4<1>;
v0000017c437989f0_0 .net "S", 0 0, L_0000017c43e428d0;  alias, 1 drivers
v0000017c437990d0_0 .net "a", 0 0, L_0000017c43e0f270;  alias, 1 drivers
v0000017c4379a390_0 .net "b", 0 0, L_0000017c43e105d0;  alias, 1 drivers
v0000017c43798a90_0 .net "c", 0 0, L_0000017c43e417c0;  alias, 1 drivers
S_0000017c43780d10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43783a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41c20 .functor XOR 1, L_0000017c43e428d0, L_0000017c43e0ec30, C4<0>, C4<0>;
L_0000017c43e41b40 .functor AND 1, L_0000017c43e428d0, L_0000017c43e0ec30, C4<1>, C4<1>;
v0000017c43799710_0 .net "S", 0 0, L_0000017c43e41c20;  alias, 1 drivers
v0000017c4379a570_0 .net "a", 0 0, L_0000017c43e428d0;  alias, 1 drivers
v0000017c4379a610_0 .net "b", 0 0, L_0000017c43e0ec30;  alias, 1 drivers
v0000017c4379ad90_0 .net "c", 0 0, L_0000017c43e41b40;  alias, 1 drivers
S_0000017c43782c50 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c432478c0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43e42e80 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e0fb30, C4<0>, C4<0>;
v0000017c43799df0_0 .net *"_ivl_1", 0 0, L_0000017c43e0fb30;  1 drivers
S_0000017c43785040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43782c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e41bb0 .functor OR 1, L_0000017c43e42400, L_0000017c43e42b00, C4<0>, C4<0>;
v0000017c43798ef0_0 .net "S", 0 0, L_0000017c43e41830;  1 drivers
v0000017c43799f30_0 .net "a", 0 0, L_0000017c43e10670;  1 drivers
v0000017c4379a9d0_0 .net "b", 0 0, L_0000017c43e0eff0;  1 drivers
v0000017c43799c10_0 .net "c", 0 0, L_0000017c43e41bb0;  1 drivers
v0000017c43798c70_0 .net "carry_1", 0 0, L_0000017c43e42400;  1 drivers
v0000017c4379aed0_0 .net "carry_2", 0 0, L_0000017c43e42b00;  1 drivers
v0000017c43799cb0_0 .net "cin", 0 0, L_0000017c43e0f130;  1 drivers
v0000017c43799d50_0 .net "sum_1", 0 0, L_0000017c43e42940;  1 drivers
S_0000017c437838d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43785040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e42940 .functor XOR 1, L_0000017c43e10670, L_0000017c43e0eff0, C4<0>, C4<0>;
L_0000017c43e42400 .functor AND 1, L_0000017c43e10670, L_0000017c43e0eff0, C4<1>, C4<1>;
v0000017c43798e50_0 .net "S", 0 0, L_0000017c43e42940;  alias, 1 drivers
v0000017c43799990_0 .net "a", 0 0, L_0000017c43e10670;  alias, 1 drivers
v0000017c4379a6b0_0 .net "b", 0 0, L_0000017c43e0eff0;  alias, 1 drivers
v0000017c4379a750_0 .net "c", 0 0, L_0000017c43e42400;  alias, 1 drivers
S_0000017c437851d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43785040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41830 .functor XOR 1, L_0000017c43e42940, L_0000017c43e0f130, C4<0>, C4<0>;
L_0000017c43e42b00 .functor AND 1, L_0000017c43e42940, L_0000017c43e0f130, C4<1>, C4<1>;
v0000017c4379af70_0 .net "S", 0 0, L_0000017c43e41830;  alias, 1 drivers
v0000017c4379a890_0 .net "a", 0 0, L_0000017c43e42940;  alias, 1 drivers
v0000017c43799a30_0 .net "b", 0 0, L_0000017c43e0f130;  alias, 1 drivers
v0000017c43799ad0_0 .net "c", 0 0, L_0000017c43e42b00;  alias, 1 drivers
S_0000017c43781030 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c4377bef0;
 .timescale 0 0;
P_0000017c43247600 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43e42160 .functor XOR 1, L_0000017c43cf2f70, L_0000017c43e0fd10, C4<0>, C4<0>;
v0000017c4379d130_0 .net *"_ivl_1", 0 0, L_0000017c43e0fd10;  1 drivers
S_0000017c43781b20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43781030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e425c0 .functor OR 1, L_0000017c43e418a0, L_0000017c43e41600, C4<0>, C4<0>;
v0000017c4379d590_0 .net "S", 0 0, L_0000017c43e42550;  1 drivers
v0000017c4379bab0_0 .net "a", 0 0, L_0000017c43e108f0;  1 drivers
v0000017c4379c9b0_0 .net "b", 0 0, L_0000017c43e10710;  1 drivers
v0000017c4379ce10_0 .net "c", 0 0, L_0000017c43e425c0;  1 drivers
v0000017c4379ba10_0 .net "carry_1", 0 0, L_0000017c43e418a0;  1 drivers
v0000017c4379b330_0 .net "carry_2", 0 0, L_0000017c43e41600;  1 drivers
v0000017c4379bd30_0 .net "cin", 0 0, L_0000017c43e107b0;  1 drivers
v0000017c4379c870_0 .net "sum_1", 0 0, L_0000017c43e421d0;  1 drivers
S_0000017c437814e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43781b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e421d0 .functor XOR 1, L_0000017c43e108f0, L_0000017c43e10710, C4<0>, C4<0>;
L_0000017c43e418a0 .functor AND 1, L_0000017c43e108f0, L_0000017c43e10710, C4<1>, C4<1>;
v0000017c4379ae30_0 .net "S", 0 0, L_0000017c43e421d0;  alias, 1 drivers
v0000017c4379b0b0_0 .net "a", 0 0, L_0000017c43e108f0;  alias, 1 drivers
v0000017c43799e90_0 .net "b", 0 0, L_0000017c43e10710;  alias, 1 drivers
v0000017c43799fd0_0 .net "c", 0 0, L_0000017c43e418a0;  alias, 1 drivers
S_0000017c43780ea0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43781b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e42550 .functor XOR 1, L_0000017c43e421d0, L_0000017c43e107b0, C4<0>, C4<0>;
L_0000017c43e41600 .functor AND 1, L_0000017c43e421d0, L_0000017c43e107b0, C4<1>, C4<1>;
v0000017c4379b3d0_0 .net "S", 0 0, L_0000017c43e42550;  alias, 1 drivers
v0000017c4379be70_0 .net "a", 0 0, L_0000017c43e421d0;  alias, 1 drivers
v0000017c4379bdd0_0 .net "b", 0 0, L_0000017c43e107b0;  alias, 1 drivers
v0000017c4379bf10_0 .net "c", 0 0, L_0000017c43e41600;  alias, 1 drivers
S_0000017c43785360 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c437aab50_0 .net "F1", 4 0, L_0000017c43dff9b0;  1 drivers
v0000017c437aadd0_0 .net "F2", 4 0, L_0000017c43e010d0;  1 drivers
o0000017c436ca808 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c437aa6f0_0 .net "F3", 4 0, o0000017c436ca808;  0 drivers
v0000017c437ac4f0_0 .net "X", 2 0, L_0000017c43dfcd50;  alias, 1 drivers
v0000017c437aaf10_0 .net "Xl", 0 0, L_0000017c43e013f0;  1 drivers
o0000017c436cac28 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c437ac090_0 .net "Xm", 0 0, o0000017c436cac28;  0 drivers
v0000017c437aa150_0 .net "Xm1", 0 0, L_0000017c43e34550;  1 drivers
v0000017c437aafb0_0 .net "Xms", 2 0, L_0000017c43dffcd0;  1 drivers
v0000017c437aa1f0_0 .net "Xr", 0 0, L_0000017c43dffd70;  1 drivers
v0000017c437ab050_0 .net "Y", 2 0, L_0000017c43dfe790;  alias, 1 drivers
v0000017c437ab0f0_0 .net "Yl", 0 0, L_0000017c43dffeb0;  1 drivers
o0000017c436cac58 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c437abeb0_0 .net "Ym", 0 0, o0000017c436cac58;  0 drivers
v0000017c437ab550_0 .net "Ym1", 0 0, L_0000017c43e34cc0;  1 drivers
v0000017c437ab9b0_0 .net "Yr", 0 0, L_0000017c43e01210;  1 drivers
v0000017c437ac130_0 .net "Z", 4 0, L_0000017c43e02070;  alias, 1 drivers
v0000017c437aa3d0_0 .net "Z1", 2 0, L_0000017c43e015d0;  1 drivers
v0000017c437ac1d0_0 .net "Z2", 2 0, L_0000017c43e00590;  1 drivers
v0000017c437ac590_0 .net "Z3", 2 0, L_0000017c43dffc30;  1 drivers
v0000017c437aa330_0 .net "ZF", 4 0, L_0000017c43e03fb0;  1 drivers
v0000017c437aa470_0 .net "bin", 0 0, L_0000017c43dff910;  1 drivers
v0000017c437acf90_0 .net "cout1", 0 0, L_0000017c43dfff50;  1 drivers
v0000017c437aed90_0 .net "cout2", 0 0, L_0000017c43dffb90;  1 drivers
v0000017c437ae4d0_0 .net "cout3", 0 0, L_0000017c43e006d0;  1 drivers
v0000017c437af010_0 .net "cout4", 0 0, L_0000017c43e03e70;  1 drivers
v0000017c437ae1b0_0 .net "cout5", 0 0, L_0000017c43e04230;  1 drivers
v0000017c437adcb0_0 .net "sub_ans", 2 0, L_0000017c43dff730;  1 drivers
L_0000017c43dffd70 .part L_0000017c43dfcd50, 1, 1;
L_0000017c43e013f0 .part L_0000017c43dfcd50, 0, 1;
L_0000017c43e01210 .part L_0000017c43dfe790, 1, 1;
L_0000017c43dffeb0 .part L_0000017c43dfe790, 0, 1;
S_0000017c43786170 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432482c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf1ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e33910 .functor BUFZ 1, L_0000017c43cf1ff8, C4<0>, C4<0>, C4<0>;
v0000017c4379cf50_0 .net "S", 0 0, L_0000017c43e34550;  alias, 1 drivers
v0000017c4379c690_0 .net *"_ivl_7", 0 0, L_0000017c43e33910;  1 drivers
v0000017c4379b5b0_0 .net "a", 0 0, L_0000017c43dffd70;  alias, 1 drivers
v0000017c4379c910_0 .net "b", 0 0, L_0000017c43e013f0;  alias, 1 drivers
v0000017c4379d1d0_0 .net "b1", 0 0, L_0000017c43e334b0;  1 drivers
v0000017c4379b650_0 .net "c", 0 0, L_0000017c43dfff50;  alias, 1 drivers
v0000017c4379c7d0_0 .net "cin", 0 0, L_0000017c43cf1ff8;  1 drivers
v0000017c4379b290_0 .net "co", 1 0, L_0000017c43dff7d0;  1 drivers
L_0000017c43e012b0 .part L_0000017c43dff7d0, 0, 1;
L_0000017c43dff7d0 .concat8 [ 1 1 0 0], L_0000017c43e33910, L_0000017c43e337c0;
L_0000017c43dfff50 .part L_0000017c43dff7d0, 1, 1;
S_0000017c43785680 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43786170;
 .timescale 0 0;
P_0000017c432477c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e334b0 .functor XOR 1, L_0000017c43cf1ff8, L_0000017c43e013f0, C4<0>, C4<0>;
S_0000017c43781350 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43785680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e337c0 .functor OR 1, L_0000017c43e34d30, L_0000017c43e34160, C4<0>, C4<0>;
v0000017c4379c410_0 .net "S", 0 0, L_0000017c43e34550;  alias, 1 drivers
v0000017c4379b970_0 .net "a", 0 0, L_0000017c43dffd70;  alias, 1 drivers
v0000017c4379cb90_0 .net "b", 0 0, L_0000017c43e334b0;  alias, 1 drivers
v0000017c4379c4b0_0 .net "c", 0 0, L_0000017c43e337c0;  1 drivers
v0000017c4379c550_0 .net "carry_1", 0 0, L_0000017c43e34d30;  1 drivers
v0000017c4379d450_0 .net "carry_2", 0 0, L_0000017c43e34160;  1 drivers
v0000017c4379cd70_0 .net "cin", 0 0, L_0000017c43e012b0;  1 drivers
v0000017c4379b830_0 .net "sum_1", 0 0, L_0000017c43e34be0;  1 drivers
S_0000017c43785b30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43781350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34be0 .functor XOR 1, L_0000017c43dffd70, L_0000017c43e334b0, C4<0>, C4<0>;
L_0000017c43e34d30 .functor AND 1, L_0000017c43dffd70, L_0000017c43e334b0, C4<1>, C4<1>;
v0000017c4379caf0_0 .net "S", 0 0, L_0000017c43e34be0;  alias, 1 drivers
v0000017c4379c2d0_0 .net "a", 0 0, L_0000017c43dffd70;  alias, 1 drivers
v0000017c4379b790_0 .net "b", 0 0, L_0000017c43e334b0;  alias, 1 drivers
v0000017c4379b510_0 .net "c", 0 0, L_0000017c43e34d30;  alias, 1 drivers
S_0000017c43781cb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43781350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34550 .functor XOR 1, L_0000017c43e34be0, L_0000017c43e012b0, C4<0>, C4<0>;
L_0000017c43e34160 .functor AND 1, L_0000017c43e34be0, L_0000017c43e012b0, C4<1>, C4<1>;
v0000017c4379b150_0 .net "S", 0 0, L_0000017c43e34550;  alias, 1 drivers
v0000017c4379b8d0_0 .net "a", 0 0, L_0000017c43e34be0;  alias, 1 drivers
v0000017c4379c190_0 .net "b", 0 0, L_0000017c43e012b0;  alias, 1 drivers
v0000017c4379c370_0 .net "c", 0 0, L_0000017c43e34160;  alias, 1 drivers
S_0000017c43781670 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248100 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf2040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e33ec0 .functor BUFZ 1, L_0000017c43cf2040, C4<0>, C4<0>, C4<0>;
v0000017c4379ee90_0 .net "S", 0 0, L_0000017c43e34cc0;  alias, 1 drivers
v0000017c4379de50_0 .net *"_ivl_7", 0 0, L_0000017c43e33ec0;  1 drivers
v0000017c4379dbd0_0 .net "a", 0 0, L_0000017c43e01210;  alias, 1 drivers
v0000017c4379f390_0 .net "b", 0 0, L_0000017c43dffeb0;  alias, 1 drivers
v0000017c4379f250_0 .net "b1", 0 0, L_0000017c43e34e10;  1 drivers
v0000017c4379e350_0 .net "c", 0 0, L_0000017c43dffb90;  alias, 1 drivers
v0000017c4379e8f0_0 .net "cin", 0 0, L_0000017c43cf2040;  1 drivers
v0000017c4379e990_0 .net "co", 1 0, L_0000017c43e01b70;  1 drivers
L_0000017c43e004f0 .part L_0000017c43e01b70, 0, 1;
L_0000017c43e01b70 .concat8 [ 1 1 0 0], L_0000017c43e33ec0, L_0000017c43e34e80;
L_0000017c43dffb90 .part L_0000017c43e01b70, 1, 1;
S_0000017c43781e40 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43781670;
 .timescale 0 0;
P_0000017c43247a00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e34e10 .functor XOR 1, L_0000017c43cf2040, L_0000017c43dffeb0, C4<0>, C4<0>;
S_0000017c437822f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43781e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e34e80 .functor OR 1, L_0000017c43e33600, L_0000017c43e34da0, C4<0>, C4<0>;
v0000017c4379d630_0 .net "S", 0 0, L_0000017c43e34cc0;  alias, 1 drivers
v0000017c4379d770_0 .net "a", 0 0, L_0000017c43e01210;  alias, 1 drivers
v0000017c4379e3f0_0 .net "b", 0 0, L_0000017c43e34e10;  alias, 1 drivers
v0000017c4379f7f0_0 .net "c", 0 0, L_0000017c43e34e80;  1 drivers
v0000017c4379f110_0 .net "carry_1", 0 0, L_0000017c43e33600;  1 drivers
v0000017c4379d950_0 .net "carry_2", 0 0, L_0000017c43e34da0;  1 drivers
v0000017c4379edf0_0 .net "cin", 0 0, L_0000017c43e004f0;  1 drivers
v0000017c4379e670_0 .net "sum_1", 0 0, L_0000017c43e33520;  1 drivers
S_0000017c43785cc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437822f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e33520 .functor XOR 1, L_0000017c43e01210, L_0000017c43e34e10, C4<0>, C4<0>;
L_0000017c43e33600 .functor AND 1, L_0000017c43e01210, L_0000017c43e34e10, C4<1>, C4<1>;
v0000017c4379cff0_0 .net "S", 0 0, L_0000017c43e33520;  alias, 1 drivers
v0000017c4379b6f0_0 .net "a", 0 0, L_0000017c43e01210;  alias, 1 drivers
v0000017c4379d090_0 .net "b", 0 0, L_0000017c43e34e10;  alias, 1 drivers
v0000017c4379b1f0_0 .net "c", 0 0, L_0000017c43e33600;  alias, 1 drivers
S_0000017c43785e50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437822f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34cc0 .functor XOR 1, L_0000017c43e33520, L_0000017c43e004f0, C4<0>, C4<0>;
L_0000017c43e34da0 .functor AND 1, L_0000017c43e33520, L_0000017c43e004f0, C4<1>, C4<1>;
v0000017c4379d270_0 .net "S", 0 0, L_0000017c43e34cc0;  alias, 1 drivers
v0000017c4379d310_0 .net "a", 0 0, L_0000017c43e33520;  alias, 1 drivers
v0000017c4379d4f0_0 .net "b", 0 0, L_0000017c43e004f0;  alias, 1 drivers
v0000017c4379d810_0 .net "c", 0 0, L_0000017c43e34da0;  alias, 1 drivers
S_0000017c43781800 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247a40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf2238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e34080 .functor BUFZ 1, L_0000017c43cf2238, C4<0>, C4<0>, C4<0>;
v0000017c437a1a50_0 .net "S", 2 0, L_0000017c43dffcd0;  alias, 1 drivers
v0000017c437a0b50_0 .net *"_ivl_0", 0 0, L_0000017c43e34ef0;  1 drivers
v0000017c437a10f0_0 .net *"_ivl_10", 0 0, L_0000017c43e34400;  1 drivers
v0000017c437a2770_0 .net *"_ivl_20", 0 0, L_0000017c43e34240;  1 drivers
v0000017c437a1cd0_0 .net *"_ivl_36", 0 0, L_0000017c43e34080;  1 drivers
v0000017c437a2270_0 .net "a", 2 0, L_0000017c43e015d0;  alias, 1 drivers
v0000017c437a1af0_0 .net "b", 2 0, L_0000017c43e00590;  alias, 1 drivers
v0000017c437a0e70_0 .net "b1", 2 0, L_0000017c43e003b0;  1 drivers
v0000017c437a08d0_0 .net "c", 0 0, L_0000017c43e006d0;  alias, 1 drivers
v0000017c437a1b90_0 .net "cin", 0 0, L_0000017c43cf2238;  1 drivers
v0000017c437a0fb0_0 .net "co", 3 0, L_0000017c43e00270;  1 drivers
L_0000017c43e01350 .part L_0000017c43e00590, 0, 1;
L_0000017c43e01ad0 .part L_0000017c43e015d0, 0, 1;
L_0000017c43e00810 .part L_0000017c43e003b0, 0, 1;
L_0000017c43e00130 .part L_0000017c43e00270, 0, 1;
L_0000017c43dffa50 .part L_0000017c43e00590, 1, 1;
L_0000017c43e008b0 .part L_0000017c43e015d0, 1, 1;
L_0000017c43dff870 .part L_0000017c43e003b0, 1, 1;
L_0000017c43e01490 .part L_0000017c43e00270, 1, 1;
L_0000017c43e003b0 .concat8 [ 1 1 1 0], L_0000017c43e34ef0, L_0000017c43e34400, L_0000017c43e34240;
L_0000017c43e01530 .part L_0000017c43e00590, 2, 1;
L_0000017c43e00630 .part L_0000017c43e015d0, 2, 1;
L_0000017c43e00950 .part L_0000017c43e003b0, 2, 1;
L_0000017c43e00c70 .part L_0000017c43e00270, 2, 1;
L_0000017c43dffcd0 .concat8 [ 1 1 1 0], L_0000017c43e33360, L_0000017c43e34780, L_0000017c43e34010;
L_0000017c43e00270 .concat8 [ 1 1 1 1], L_0000017c43e34080, L_0000017c43e333d0, L_0000017c43e33fa0, L_0000017c43e336e0;
L_0000017c43e006d0 .part L_0000017c43e00270, 3, 1;
S_0000017c437854f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43781800;
 .timescale 0 0;
P_0000017c43247e80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e34ef0 .functor XOR 1, L_0000017c43cf2238, L_0000017c43e01350, C4<0>, C4<0>;
v0000017c4379fa70_0 .net *"_ivl_1", 0 0, L_0000017c43e01350;  1 drivers
S_0000017c43784b90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437854f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e333d0 .functor OR 1, L_0000017c43e33d00, L_0000017c43e33a60, C4<0>, C4<0>;
v0000017c4379f2f0_0 .net "S", 0 0, L_0000017c43e33360;  1 drivers
v0000017c4379ead0_0 .net "a", 0 0, L_0000017c43e01ad0;  1 drivers
v0000017c4379e030_0 .net "b", 0 0, L_0000017c43e00810;  1 drivers
v0000017c4379ddb0_0 .net "c", 0 0, L_0000017c43e333d0;  1 drivers
v0000017c4379d9f0_0 .net "carry_1", 0 0, L_0000017c43e33d00;  1 drivers
v0000017c4379f1b0_0 .net "carry_2", 0 0, L_0000017c43e33a60;  1 drivers
v0000017c4379e490_0 .net "cin", 0 0, L_0000017c43e00130;  1 drivers
v0000017c4379f9d0_0 .net "sum_1", 0 0, L_0000017c43e34a20;  1 drivers
S_0000017c437803b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43784b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34a20 .functor XOR 1, L_0000017c43e01ad0, L_0000017c43e00810, C4<0>, C4<0>;
L_0000017c43e33d00 .functor AND 1, L_0000017c43e01ad0, L_0000017c43e00810, C4<1>, C4<1>;
v0000017c4379ea30_0 .net "S", 0 0, L_0000017c43e34a20;  alias, 1 drivers
v0000017c4379f930_0 .net "a", 0 0, L_0000017c43e01ad0;  alias, 1 drivers
v0000017c4379e170_0 .net "b", 0 0, L_0000017c43e00810;  alias, 1 drivers
v0000017c4379dd10_0 .net "c", 0 0, L_0000017c43e33d00;  alias, 1 drivers
S_0000017c43781fd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43784b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e33360 .functor XOR 1, L_0000017c43e34a20, L_0000017c43e00130, C4<0>, C4<0>;
L_0000017c43e33a60 .functor AND 1, L_0000017c43e34a20, L_0000017c43e00130, C4<1>, C4<1>;
v0000017c4379fe30_0 .net "S", 0 0, L_0000017c43e33360;  alias, 1 drivers
v0000017c4379fb10_0 .net "a", 0 0, L_0000017c43e34a20;  alias, 1 drivers
v0000017c4379df90_0 .net "b", 0 0, L_0000017c43e00130;  alias, 1 drivers
v0000017c4379def0_0 .net "c", 0 0, L_0000017c43e33a60;  alias, 1 drivers
S_0000017c43782480 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43781800;
 .timescale 0 0;
P_0000017c43247dc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e34400 .functor XOR 1, L_0000017c43cf2238, L_0000017c43dffa50, C4<0>, C4<0>;
v0000017c4379ef30_0 .net *"_ivl_1", 0 0, L_0000017c43dffa50;  1 drivers
S_0000017c43782610 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43782480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e33fa0 .functor OR 1, L_0000017c43e33bb0, L_0000017c43e33f30, C4<0>, C4<0>;
v0000017c4379e5d0_0 .net "S", 0 0, L_0000017c43e34780;  1 drivers
v0000017c4379e0d0_0 .net "a", 0 0, L_0000017c43e008b0;  1 drivers
v0000017c4379f6b0_0 .net "b", 0 0, L_0000017c43dff870;  1 drivers
v0000017c4379f430_0 .net "c", 0 0, L_0000017c43e33fa0;  1 drivers
v0000017c4379fcf0_0 .net "carry_1", 0 0, L_0000017c43e33bb0;  1 drivers
v0000017c4379f4d0_0 .net "carry_2", 0 0, L_0000017c43e33f30;  1 drivers
v0000017c4379eb70_0 .net "cin", 0 0, L_0000017c43e01490;  1 drivers
v0000017c4379e210_0 .net "sum_1", 0 0, L_0000017c43e33e50;  1 drivers
S_0000017c437840a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43782610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e33e50 .functor XOR 1, L_0000017c43e008b0, L_0000017c43dff870, C4<0>, C4<0>;
L_0000017c43e33bb0 .functor AND 1, L_0000017c43e008b0, L_0000017c43dff870, C4<1>, C4<1>;
v0000017c4379e2b0_0 .net "S", 0 0, L_0000017c43e33e50;  alias, 1 drivers
v0000017c4379fbb0_0 .net "a", 0 0, L_0000017c43e008b0;  alias, 1 drivers
v0000017c4379fd90_0 .net "b", 0 0, L_0000017c43dff870;  alias, 1 drivers
v0000017c4379fed0_0 .net "c", 0 0, L_0000017c43e33bb0;  alias, 1 drivers
S_0000017c43780090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43782610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34780 .functor XOR 1, L_0000017c43e33e50, L_0000017c43e01490, C4<0>, C4<0>;
L_0000017c43e33f30 .functor AND 1, L_0000017c43e33e50, L_0000017c43e01490, C4<1>, C4<1>;
v0000017c437a0010_0 .net "S", 0 0, L_0000017c43e34780;  alias, 1 drivers
v0000017c4379e530_0 .net "a", 0 0, L_0000017c43e33e50;  alias, 1 drivers
v0000017c4379f070_0 .net "b", 0 0, L_0000017c43e01490;  alias, 1 drivers
v0000017c4379fc50_0 .net "c", 0 0, L_0000017c43e33f30;  alias, 1 drivers
S_0000017c43782ac0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43781800;
 .timescale 0 0;
P_0000017c43248140 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e34240 .functor XOR 1, L_0000017c43cf2238, L_0000017c43e01530, C4<0>, C4<0>;
v0000017c437a05b0_0 .net *"_ivl_1", 0 0, L_0000017c43e01530;  1 drivers
S_0000017c43783bf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43782ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e336e0 .functor OR 1, L_0000017c43e34630, L_0000017c43e33590, C4<0>, C4<0>;
v0000017c4379da90_0 .net "S", 0 0, L_0000017c43e34010;  1 drivers
v0000017c4379db30_0 .net "a", 0 0, L_0000017c43e00630;  1 drivers
v0000017c4379e850_0 .net "b", 0 0, L_0000017c43e00950;  1 drivers
v0000017c4379dc70_0 .net "c", 0 0, L_0000017c43e336e0;  1 drivers
v0000017c4379ec10_0 .net "carry_1", 0 0, L_0000017c43e34630;  1 drivers
v0000017c4379ecb0_0 .net "carry_2", 0 0, L_0000017c43e33590;  1 drivers
v0000017c4379efd0_0 .net "cin", 0 0, L_0000017c43e00c70;  1 drivers
v0000017c4379ed50_0 .net "sum_1", 0 0, L_0000017c43e33c90;  1 drivers
S_0000017c43783420 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43783bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e33c90 .functor XOR 1, L_0000017c43e00630, L_0000017c43e00950, C4<0>, C4<0>;
L_0000017c43e34630 .functor AND 1, L_0000017c43e00630, L_0000017c43e00950, C4<1>, C4<1>;
v0000017c4379f890_0 .net "S", 0 0, L_0000017c43e33c90;  alias, 1 drivers
v0000017c4379f570_0 .net "a", 0 0, L_0000017c43e00630;  alias, 1 drivers
v0000017c4379ff70_0 .net "b", 0 0, L_0000017c43e00950;  alias, 1 drivers
v0000017c4379e710_0 .net "c", 0 0, L_0000017c43e34630;  alias, 1 drivers
S_0000017c43783290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43783bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34010 .functor XOR 1, L_0000017c43e33c90, L_0000017c43e00c70, C4<0>, C4<0>;
L_0000017c43e33590 .functor AND 1, L_0000017c43e33c90, L_0000017c43e00c70, C4<1>, C4<1>;
v0000017c437a00b0_0 .net "S", 0 0, L_0000017c43e34010;  alias, 1 drivers
v0000017c4379e7b0_0 .net "a", 0 0, L_0000017c43e33c90;  alias, 1 drivers
v0000017c4379f610_0 .net "b", 0 0, L_0000017c43e00c70;  alias, 1 drivers
v0000017c4379f750_0 .net "c", 0 0, L_0000017c43e33590;  alias, 1 drivers
S_0000017c43780220 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247700 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf23e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e359e0 .functor BUFZ 1, L_0000017c43cf23e8, C4<0>, C4<0>, C4<0>;
v0000017c437a35d0_0 .net "S", 4 0, L_0000017c43e03fb0;  alias, 1 drivers
v0000017c437a4bb0_0 .net *"_ivl_0", 0 0, L_0000017c43e35b30;  1 drivers
v0000017c437a2f90_0 .net *"_ivl_10", 0 0, L_0000017c43e36a10;  1 drivers
v0000017c437a44d0_0 .net *"_ivl_20", 0 0, L_0000017c43e36540;  1 drivers
v0000017c437a2ef0_0 .net *"_ivl_30", 0 0, L_0000017c43e352e0;  1 drivers
v0000017c437a46b0_0 .net *"_ivl_40", 0 0, L_0000017c43e34f60;  1 drivers
v0000017c437a50b0_0 .net *"_ivl_56", 0 0, L_0000017c43e359e0;  1 drivers
v0000017c437a3710_0 .net "a", 4 0, L_0000017c43dff9b0;  alias, 1 drivers
v0000017c437a4070_0 .net "b", 4 0, L_0000017c43e010d0;  alias, 1 drivers
v0000017c437a29f0_0 .net "b1", 4 0, L_0000017c43e031f0;  1 drivers
v0000017c437a2e50_0 .net "c", 0 0, L_0000017c43e03e70;  alias, 1 drivers
v0000017c437a3850_0 .net "cin", 0 0, L_0000017c43cf23e8;  1 drivers
v0000017c437a2bd0_0 .net "co", 5 0, L_0000017c43e035b0;  1 drivers
L_0000017c43e01170 .part L_0000017c43e010d0, 0, 1;
L_0000017c43e01990 .part L_0000017c43dff9b0, 0, 1;
L_0000017c43e01e90 .part L_0000017c43e031f0, 0, 1;
L_0000017c43e02570 .part L_0000017c43e035b0, 0, 1;
L_0000017c43e03f10 .part L_0000017c43e010d0, 1, 1;
L_0000017c43e036f0 .part L_0000017c43dff9b0, 1, 1;
L_0000017c43e02a70 .part L_0000017c43e031f0, 1, 1;
L_0000017c43e02750 .part L_0000017c43e035b0, 1, 1;
L_0000017c43e02610 .part L_0000017c43e010d0, 2, 1;
L_0000017c43e04050 .part L_0000017c43dff9b0, 2, 1;
L_0000017c43e044b0 .part L_0000017c43e031f0, 2, 1;
L_0000017c43e04370 .part L_0000017c43e035b0, 2, 1;
L_0000017c43e03470 .part L_0000017c43e010d0, 3, 1;
L_0000017c43e02110 .part L_0000017c43dff9b0, 3, 1;
L_0000017c43e03510 .part L_0000017c43e031f0, 3, 1;
L_0000017c43e02390 .part L_0000017c43e035b0, 3, 1;
LS_0000017c43e031f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e35b30, L_0000017c43e36a10, L_0000017c43e36540, L_0000017c43e352e0;
LS_0000017c43e031f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e34f60;
L_0000017c43e031f0 .concat8 [ 4 1 0 0], LS_0000017c43e031f0_0_0, LS_0000017c43e031f0_0_4;
L_0000017c43e027f0 .part L_0000017c43e010d0, 4, 1;
L_0000017c43e02430 .part L_0000017c43dff9b0, 4, 1;
L_0000017c43e01fd0 .part L_0000017c43e031f0, 4, 1;
L_0000017c43e03650 .part L_0000017c43e035b0, 4, 1;
LS_0000017c43e03fb0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e368c0, L_0000017c43e36690, L_0000017c43e36070, L_0000017c43e35970;
LS_0000017c43e03fb0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e34fd0;
L_0000017c43e03fb0 .concat8 [ 4 1 0 0], LS_0000017c43e03fb0_0_0, LS_0000017c43e03fb0_0_4;
LS_0000017c43e035b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e359e0, L_0000017c43e35cf0, L_0000017c43e362a0, L_0000017c43e354a0;
LS_0000017c43e035b0_0_4 .concat8 [ 1 1 0 0], L_0000017c43e36af0, L_0000017c43e361c0;
L_0000017c43e035b0 .concat8 [ 4 2 0 0], LS_0000017c43e035b0_0_0, LS_0000017c43e035b0_0_4;
L_0000017c43e03e70 .part L_0000017c43e035b0, 5, 1;
S_0000017c437827a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43780220;
 .timescale 0 0;
P_0000017c43247f00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e35b30 .functor XOR 1, L_0000017c43cf23e8, L_0000017c43e01170, C4<0>, C4<0>;
v0000017c437a1050_0 .net *"_ivl_1", 0 0, L_0000017c43e01170;  1 drivers
S_0000017c43785810 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437827a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e35cf0 .functor OR 1, L_0000017c43e36620, L_0000017c43e35270, C4<0>, C4<0>;
v0000017c437a2630_0 .net "S", 0 0, L_0000017c43e368c0;  1 drivers
v0000017c437a21d0_0 .net "a", 0 0, L_0000017c43e01990;  1 drivers
v0000017c437a17d0_0 .net "b", 0 0, L_0000017c43e01e90;  1 drivers
v0000017c437a1c30_0 .net "c", 0 0, L_0000017c43e35cf0;  1 drivers
v0000017c437a15f0_0 .net "carry_1", 0 0, L_0000017c43e36620;  1 drivers
v0000017c437a28b0_0 .net "carry_2", 0 0, L_0000017c43e35270;  1 drivers
v0000017c437a2090_0 .net "cin", 0 0, L_0000017c43e02570;  1 drivers
v0000017c437a0d30_0 .net "sum_1", 0 0, L_0000017c43e35a50;  1 drivers
S_0000017c43783d80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43785810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35a50 .functor XOR 1, L_0000017c43e01990, L_0000017c43e01e90, C4<0>, C4<0>;
L_0000017c43e36620 .functor AND 1, L_0000017c43e01990, L_0000017c43e01e90, C4<1>, C4<1>;
v0000017c437a0a10_0 .net "S", 0 0, L_0000017c43e35a50;  alias, 1 drivers
v0000017c437a2130_0 .net "a", 0 0, L_0000017c43e01990;  alias, 1 drivers
v0000017c437a0290_0 .net "b", 0 0, L_0000017c43e01e90;  alias, 1 drivers
v0000017c437a1d70_0 .net "c", 0 0, L_0000017c43e36620;  alias, 1 drivers
S_0000017c437859a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43785810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e368c0 .functor XOR 1, L_0000017c43e35a50, L_0000017c43e02570, C4<0>, C4<0>;
L_0000017c43e35270 .functor AND 1, L_0000017c43e35a50, L_0000017c43e02570, C4<1>, C4<1>;
v0000017c437a12d0_0 .net "S", 0 0, L_0000017c43e368c0;  alias, 1 drivers
v0000017c437a0c90_0 .net "a", 0 0, L_0000017c43e35a50;  alias, 1 drivers
v0000017c437a14b0_0 .net "b", 0 0, L_0000017c43e02570;  alias, 1 drivers
v0000017c437a0830_0 .net "c", 0 0, L_0000017c43e35270;  alias, 1 drivers
S_0000017c43782930 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43780220;
 .timescale 0 0;
P_0000017c43247680 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e36a10 .functor XOR 1, L_0000017c43cf23e8, L_0000017c43e03f10, C4<0>, C4<0>;
v0000017c437a0510_0 .net *"_ivl_1", 0 0, L_0000017c43e03f10;  1 drivers
S_0000017c43780540 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43782930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e362a0 .functor OR 1, L_0000017c43e367e0, L_0000017c43e36700, C4<0>, C4<0>;
v0000017c437a1190_0 .net "S", 0 0, L_0000017c43e36690;  1 drivers
v0000017c437a0dd0_0 .net "a", 0 0, L_0000017c43e036f0;  1 drivers
v0000017c437a1230_0 .net "b", 0 0, L_0000017c43e02a70;  1 drivers
v0000017c437a1e10_0 .net "c", 0 0, L_0000017c43e362a0;  1 drivers
v0000017c437a01f0_0 .net "carry_1", 0 0, L_0000017c43e367e0;  1 drivers
v0000017c437a0330_0 .net "carry_2", 0 0, L_0000017c43e36700;  1 drivers
v0000017c437a0970_0 .net "cin", 0 0, L_0000017c43e02750;  1 drivers
v0000017c437a1550_0 .net "sum_1", 0 0, L_0000017c43e35350;  1 drivers
S_0000017c43784230 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43780540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35350 .functor XOR 1, L_0000017c43e036f0, L_0000017c43e02a70, C4<0>, C4<0>;
L_0000017c43e367e0 .functor AND 1, L_0000017c43e036f0, L_0000017c43e02a70, C4<1>, C4<1>;
v0000017c437a0bf0_0 .net "S", 0 0, L_0000017c43e35350;  alias, 1 drivers
v0000017c437a1ff0_0 .net "a", 0 0, L_0000017c43e036f0;  alias, 1 drivers
v0000017c437a2310_0 .net "b", 0 0, L_0000017c43e02a70;  alias, 1 drivers
v0000017c437a1370_0 .net "c", 0 0, L_0000017c43e367e0;  alias, 1 drivers
S_0000017c437806d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43780540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e36690 .functor XOR 1, L_0000017c43e35350, L_0000017c43e02750, C4<0>, C4<0>;
L_0000017c43e36700 .functor AND 1, L_0000017c43e35350, L_0000017c43e02750, C4<1>, C4<1>;
v0000017c437a1870_0 .net "S", 0 0, L_0000017c43e36690;  alias, 1 drivers
v0000017c437a0650_0 .net "a", 0 0, L_0000017c43e35350;  alias, 1 drivers
v0000017c437a2450_0 .net "b", 0 0, L_0000017c43e02750;  alias, 1 drivers
v0000017c437a1410_0 .net "c", 0 0, L_0000017c43e36700;  alias, 1 drivers
S_0000017c43782de0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43780220;
 .timescale 0 0;
P_0000017c43247400 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e36540 .functor XOR 1, L_0000017c43cf23e8, L_0000017c43e02610, C4<0>, C4<0>;
v0000017c437a06f0_0 .net *"_ivl_1", 0 0, L_0000017c43e02610;  1 drivers
S_0000017c43780860 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43782de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e354a0 .functor OR 1, L_0000017c43e35820, L_0000017c43e35dd0, C4<0>, C4<0>;
v0000017c437a1730_0 .net "S", 0 0, L_0000017c43e36070;  1 drivers
v0000017c437a19b0_0 .net "a", 0 0, L_0000017c43e04050;  1 drivers
v0000017c437a24f0_0 .net "b", 0 0, L_0000017c43e044b0;  1 drivers
v0000017c437a2590_0 .net "c", 0 0, L_0000017c43e354a0;  1 drivers
v0000017c437a26d0_0 .net "carry_1", 0 0, L_0000017c43e35820;  1 drivers
v0000017c437a2810_0 .net "carry_2", 0 0, L_0000017c43e35dd0;  1 drivers
v0000017c437a03d0_0 .net "cin", 0 0, L_0000017c43e04370;  1 drivers
v0000017c437a0470_0 .net "sum_1", 0 0, L_0000017c43e36930;  1 drivers
S_0000017c43782f70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43780860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e36930 .functor XOR 1, L_0000017c43e04050, L_0000017c43e044b0, C4<0>, C4<0>;
L_0000017c43e35820 .functor AND 1, L_0000017c43e04050, L_0000017c43e044b0, C4<1>, C4<1>;
v0000017c437a1910_0 .net "S", 0 0, L_0000017c43e36930;  alias, 1 drivers
v0000017c437a1eb0_0 .net "a", 0 0, L_0000017c43e04050;  alias, 1 drivers
v0000017c437a1f50_0 .net "b", 0 0, L_0000017c43e044b0;  alias, 1 drivers
v0000017c437a1690_0 .net "c", 0 0, L_0000017c43e35820;  alias, 1 drivers
S_0000017c43783100 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43780860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e36070 .functor XOR 1, L_0000017c43e36930, L_0000017c43e04370, C4<0>, C4<0>;
L_0000017c43e35dd0 .functor AND 1, L_0000017c43e36930, L_0000017c43e04370, C4<1>, C4<1>;
v0000017c437a0ab0_0 .net "S", 0 0, L_0000017c43e36070;  alias, 1 drivers
v0000017c437a23b0_0 .net "a", 0 0, L_0000017c43e36930;  alias, 1 drivers
v0000017c437a0150_0 .net "b", 0 0, L_0000017c43e04370;  alias, 1 drivers
v0000017c437a0f10_0 .net "c", 0 0, L_0000017c43e35dd0;  alias, 1 drivers
S_0000017c437835b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43780220;
 .timescale 0 0;
P_0000017c43248180 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e352e0 .functor XOR 1, L_0000017c43cf23e8, L_0000017c43e03470, C4<0>, C4<0>;
v0000017c437a2950_0 .net *"_ivl_1", 0 0, L_0000017c43e03470;  1 drivers
S_0000017c43783740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437835b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e36af0 .functor OR 1, L_0000017c43e36380, L_0000017c43e36a80, C4<0>, C4<0>;
v0000017c437a3a30_0 .net "S", 0 0, L_0000017c43e35970;  1 drivers
v0000017c437a2db0_0 .net "a", 0 0, L_0000017c43e02110;  1 drivers
v0000017c437a3030_0 .net "b", 0 0, L_0000017c43e03510;  1 drivers
v0000017c437a4390_0 .net "c", 0 0, L_0000017c43e36af0;  1 drivers
v0000017c437a3f30_0 .net "carry_1", 0 0, L_0000017c43e36380;  1 drivers
v0000017c437a37b0_0 .net "carry_2", 0 0, L_0000017c43e36a80;  1 drivers
v0000017c437a3350_0 .net "cin", 0 0, L_0000017c43e02390;  1 drivers
v0000017c437a38f0_0 .net "sum_1", 0 0, L_0000017c43e369a0;  1 drivers
S_0000017c437843c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43783740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e369a0 .functor XOR 1, L_0000017c43e02110, L_0000017c43e03510, C4<0>, C4<0>;
L_0000017c43e36380 .functor AND 1, L_0000017c43e02110, L_0000017c43e03510, C4<1>, C4<1>;
v0000017c437a0790_0 .net "S", 0 0, L_0000017c43e369a0;  alias, 1 drivers
v0000017c437a4ed0_0 .net "a", 0 0, L_0000017c43e02110;  alias, 1 drivers
v0000017c437a2d10_0 .net "b", 0 0, L_0000017c43e03510;  alias, 1 drivers
v0000017c437a41b0_0 .net "c", 0 0, L_0000017c43e36380;  alias, 1 drivers
S_0000017c437846e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43783740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35970 .functor XOR 1, L_0000017c43e369a0, L_0000017c43e02390, C4<0>, C4<0>;
L_0000017c43e36a80 .functor AND 1, L_0000017c43e369a0, L_0000017c43e02390, C4<1>, C4<1>;
v0000017c437a4610_0 .net "S", 0 0, L_0000017c43e35970;  alias, 1 drivers
v0000017c437a3df0_0 .net "a", 0 0, L_0000017c43e369a0;  alias, 1 drivers
v0000017c437a33f0_0 .net "b", 0 0, L_0000017c43e02390;  alias, 1 drivers
v0000017c437a4930_0 .net "c", 0 0, L_0000017c43e36a80;  alias, 1 drivers
S_0000017c43784550 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43780220;
 .timescale 0 0;
P_0000017c43248040 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e34f60 .functor XOR 1, L_0000017c43cf23e8, L_0000017c43e027f0, C4<0>, C4<0>;
v0000017c437a42f0_0 .net *"_ivl_1", 0 0, L_0000017c43e027f0;  1 drivers
S_0000017c437809f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43784550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e361c0 .functor OR 1, L_0000017c43e36150, L_0000017c43e35510, C4<0>, C4<0>;
v0000017c437a5010_0 .net "S", 0 0, L_0000017c43e34fd0;  1 drivers
v0000017c437a4d90_0 .net "a", 0 0, L_0000017c43e02430;  1 drivers
v0000017c437a4250_0 .net "b", 0 0, L_0000017c43e01fd0;  1 drivers
v0000017c437a49d0_0 .net "c", 0 0, L_0000017c43e361c0;  1 drivers
v0000017c437a3210_0 .net "carry_1", 0 0, L_0000017c43e36150;  1 drivers
v0000017c437a3530_0 .net "carry_2", 0 0, L_0000017c43e35510;  1 drivers
v0000017c437a4430_0 .net "cin", 0 0, L_0000017c43e03650;  1 drivers
v0000017c437a3670_0 .net "sum_1", 0 0, L_0000017c43e353c0;  1 drivers
S_0000017c43784870 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437809f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e353c0 .functor XOR 1, L_0000017c43e02430, L_0000017c43e01fd0, C4<0>, C4<0>;
L_0000017c43e36150 .functor AND 1, L_0000017c43e02430, L_0000017c43e01fd0, C4<1>, C4<1>;
v0000017c437a2a90_0 .net "S", 0 0, L_0000017c43e353c0;  alias, 1 drivers
v0000017c437a2b30_0 .net "a", 0 0, L_0000017c43e02430;  alias, 1 drivers
v0000017c437a4f70_0 .net "b", 0 0, L_0000017c43e01fd0;  alias, 1 drivers
v0000017c437a3990_0 .net "c", 0 0, L_0000017c43e36150;  alias, 1 drivers
S_0000017c43780b80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437809f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e34fd0 .functor XOR 1, L_0000017c43e353c0, L_0000017c43e03650, C4<0>, C4<0>;
L_0000017c43e35510 .functor AND 1, L_0000017c43e353c0, L_0000017c43e03650, C4<1>, C4<1>;
v0000017c437a30d0_0 .net "S", 0 0, L_0000017c43e34fd0;  alias, 1 drivers
v0000017c437a4890_0 .net "a", 0 0, L_0000017c43e353c0;  alias, 1 drivers
v0000017c437a3170_0 .net "b", 0 0, L_0000017c43e03650;  alias, 1 drivers
v0000017c437a3490_0 .net "c", 0 0, L_0000017c43e35510;  alias, 1 drivers
S_0000017c43784a00 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432481c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf2430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e37880 .functor BUFZ 1, L_0000017c43cf2430, C4<0>, C4<0>, C4<0>;
v0000017c437a8210_0 .net "S", 4 0, L_0000017c43e02070;  alias, 1 drivers
v0000017c437a94d0_0 .net *"_ivl_0", 0 0, L_0000017c43e35580;  1 drivers
v0000017c437a7f90_0 .net *"_ivl_10", 0 0, L_0000017c43e350b0;  1 drivers
v0000017c437a8cb0_0 .net *"_ivl_20", 0 0, L_0000017c43e357b0;  1 drivers
v0000017c437a8030_0 .net *"_ivl_30", 0 0, L_0000017c43e35f20;  1 drivers
v0000017c437aa0b0_0 .net *"_ivl_40", 0 0, L_0000017c43e35f90;  1 drivers
v0000017c437a9e30_0 .net *"_ivl_56", 0 0, L_0000017c43e37880;  1 drivers
v0000017c437a99d0_0 .net "a", 4 0, L_0000017c43e03fb0;  alias, 1 drivers
v0000017c437a8fd0_0 .net "b", 4 0, o0000017c436ca808;  alias, 0 drivers
v0000017c437a9a70_0 .net "b1", 4 0, L_0000017c43e029d0;  1 drivers
v0000017c437a8d50_0 .net "c", 0 0, L_0000017c43e04230;  alias, 1 drivers
v0000017c437a9250_0 .net "cin", 0 0, L_0000017c43cf2430;  1 drivers
v0000017c437a82b0_0 .net "co", 5 0, L_0000017c43e03970;  1 drivers
L_0000017c43e03150 .part o0000017c436ca808, 0, 1;
L_0000017c43e024d0 .part L_0000017c43e03fb0, 0, 1;
L_0000017c43e026b0 .part L_0000017c43e029d0, 0, 1;
L_0000017c43e040f0 .part L_0000017c43e03970, 0, 1;
L_0000017c43e022f0 .part o0000017c436ca808, 1, 1;
L_0000017c43e03bf0 .part L_0000017c43e03fb0, 1, 1;
L_0000017c43e02e30 .part L_0000017c43e029d0, 1, 1;
L_0000017c43e02cf0 .part L_0000017c43e03970, 1, 1;
L_0000017c43e021b0 .part o0000017c436ca808, 2, 1;
L_0000017c43e04410 .part L_0000017c43e03fb0, 2, 1;
L_0000017c43e03d30 .part L_0000017c43e029d0, 2, 1;
L_0000017c43e04190 .part L_0000017c43e03970, 2, 1;
L_0000017c43e03dd0 .part o0000017c436ca808, 3, 1;
L_0000017c43e02890 .part L_0000017c43e03fb0, 3, 1;
L_0000017c43e02930 .part L_0000017c43e029d0, 3, 1;
L_0000017c43e03790 .part L_0000017c43e03970, 3, 1;
LS_0000017c43e029d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e35580, L_0000017c43e350b0, L_0000017c43e357b0, L_0000017c43e35f20;
LS_0000017c43e029d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e35f90;
L_0000017c43e029d0 .concat8 [ 4 1 0 0], LS_0000017c43e029d0_0_0, LS_0000017c43e029d0_0_4;
L_0000017c43e03830 .part o0000017c436ca808, 4, 1;
L_0000017c43e02bb0 .part L_0000017c43e03fb0, 4, 1;
L_0000017c43e03c90 .part L_0000017c43e029d0, 4, 1;
L_0000017c43e038d0 .part L_0000017c43e03970, 4, 1;
LS_0000017c43e02070_0_0 .concat8 [ 1 1 1 1], L_0000017c43e355f0, L_0000017c43e356d0, L_0000017c43e35c10, L_0000017c43e36230;
LS_0000017c43e02070_0_4 .concat8 [ 1 0 0 0], L_0000017c43e37340;
L_0000017c43e02070 .concat8 [ 4 1 0 0], LS_0000017c43e02070_0_0, LS_0000017c43e02070_0_4;
LS_0000017c43e03970_0_0 .concat8 [ 1 1 1 1], L_0000017c43e37880, L_0000017c43e36460, L_0000017c43e364d0, L_0000017c43e35eb0;
LS_0000017c43e03970_0_4 .concat8 [ 1 1 0 0], L_0000017c43e365b0, L_0000017c43e37f80;
L_0000017c43e03970 .concat8 [ 4 2 0 0], LS_0000017c43e03970_0_0, LS_0000017c43e03970_0_4;
L_0000017c43e04230 .part L_0000017c43e03970, 5, 1;
S_0000017c437867b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43784a00;
 .timescale 0 0;
P_0000017c43248200 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e35580 .functor XOR 1, L_0000017c43cf2430, L_0000017c43e03150, C4<0>, C4<0>;
v0000017c437a4e30_0 .net *"_ivl_1", 0 0, L_0000017c43e03150;  1 drivers
S_0000017c43786df0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437867b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e36460 .functor OR 1, L_0000017c43e35890, L_0000017c43e35040, C4<0>, C4<0>;
v0000017c437a3cb0_0 .net "S", 0 0, L_0000017c43e355f0;  1 drivers
v0000017c437a4c50_0 .net "a", 0 0, L_0000017c43e024d0;  1 drivers
v0000017c437a3d50_0 .net "b", 0 0, L_0000017c43e026b0;  1 drivers
v0000017c437a3e90_0 .net "c", 0 0, L_0000017c43e36460;  1 drivers
v0000017c437a4110_0 .net "carry_1", 0 0, L_0000017c43e35890;  1 drivers
v0000017c437a4cf0_0 .net "carry_2", 0 0, L_0000017c43e35040;  1 drivers
v0000017c437a4570_0 .net "cin", 0 0, L_0000017c43e040f0;  1 drivers
v0000017c437a4750_0 .net "sum_1", 0 0, L_0000017c43e35e40;  1 drivers
S_0000017c43786ad0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43786df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35e40 .functor XOR 1, L_0000017c43e024d0, L_0000017c43e026b0, C4<0>, C4<0>;
L_0000017c43e35890 .functor AND 1, L_0000017c43e024d0, L_0000017c43e026b0, C4<1>, C4<1>;
v0000017c437a3ad0_0 .net "S", 0 0, L_0000017c43e35e40;  alias, 1 drivers
v0000017c437a32b0_0 .net "a", 0 0, L_0000017c43e024d0;  alias, 1 drivers
v0000017c437a3b70_0 .net "b", 0 0, L_0000017c43e026b0;  alias, 1 drivers
v0000017c437a4a70_0 .net "c", 0 0, L_0000017c43e35890;  alias, 1 drivers
S_0000017c43786490 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43786df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e355f0 .functor XOR 1, L_0000017c43e35e40, L_0000017c43e040f0, C4<0>, C4<0>;
L_0000017c43e35040 .functor AND 1, L_0000017c43e35e40, L_0000017c43e040f0, C4<1>, C4<1>;
v0000017c437a3fd0_0 .net "S", 0 0, L_0000017c43e355f0;  alias, 1 drivers
v0000017c437a3c10_0 .net "a", 0 0, L_0000017c43e35e40;  alias, 1 drivers
v0000017c437a47f0_0 .net "b", 0 0, L_0000017c43e040f0;  alias, 1 drivers
v0000017c437a4b10_0 .net "c", 0 0, L_0000017c43e35040;  alias, 1 drivers
S_0000017c43786940 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43784a00;
 .timescale 0 0;
P_0000017c43248300 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e350b0 .functor XOR 1, L_0000017c43cf2430, L_0000017c43e022f0, C4<0>, C4<0>;
v0000017c437a6c30_0 .net *"_ivl_1", 0 0, L_0000017c43e022f0;  1 drivers
S_0000017c43786620 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43786940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e364d0 .functor OR 1, L_0000017c43e35ac0, L_0000017c43e35740, C4<0>, C4<0>;
v0000017c437a5970_0 .net "S", 0 0, L_0000017c43e356d0;  1 drivers
v0000017c437a5bf0_0 .net "a", 0 0, L_0000017c43e03bf0;  1 drivers
v0000017c437a7310_0 .net "b", 0 0, L_0000017c43e02e30;  1 drivers
v0000017c437a5b50_0 .net "c", 0 0, L_0000017c43e364d0;  1 drivers
v0000017c437a71d0_0 .net "carry_1", 0 0, L_0000017c43e35ac0;  1 drivers
v0000017c437a78b0_0 .net "carry_2", 0 0, L_0000017c43e35740;  1 drivers
v0000017c437a6af0_0 .net "cin", 0 0, L_0000017c43e02cf0;  1 drivers
v0000017c437a7630_0 .net "sum_1", 0 0, L_0000017c43e35660;  1 drivers
S_0000017c43786c60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43786620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35660 .functor XOR 1, L_0000017c43e03bf0, L_0000017c43e02e30, C4<0>, C4<0>;
L_0000017c43e35ac0 .functor AND 1, L_0000017c43e03bf0, L_0000017c43e02e30, C4<1>, C4<1>;
v0000017c437a2c70_0 .net "S", 0 0, L_0000017c43e35660;  alias, 1 drivers
v0000017c437a7090_0 .net "a", 0 0, L_0000017c43e03bf0;  alias, 1 drivers
v0000017c437a6370_0 .net "b", 0 0, L_0000017c43e02e30;  alias, 1 drivers
v0000017c437a5dd0_0 .net "c", 0 0, L_0000017c43e35ac0;  alias, 1 drivers
S_0000017c4376ce50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43786620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e356d0 .functor XOR 1, L_0000017c43e35660, L_0000017c43e02cf0, C4<0>, C4<0>;
L_0000017c43e35740 .functor AND 1, L_0000017c43e35660, L_0000017c43e02cf0, C4<1>, C4<1>;
v0000017c437a7270_0 .net "S", 0 0, L_0000017c43e356d0;  alias, 1 drivers
v0000017c437a6910_0 .net "a", 0 0, L_0000017c43e35660;  alias, 1 drivers
v0000017c437a6d70_0 .net "b", 0 0, L_0000017c43e02cf0;  alias, 1 drivers
v0000017c437a6a50_0 .net "c", 0 0, L_0000017c43e35740;  alias, 1 drivers
S_0000017c43769160 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43784a00;
 .timescale 0 0;
P_0000017c43247480 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e357b0 .functor XOR 1, L_0000017c43cf2430, L_0000017c43e021b0, C4<0>, C4<0>;
v0000017c437a5e70_0 .net *"_ivl_1", 0 0, L_0000017c43e021b0;  1 drivers
S_0000017c43769480 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43769160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e35eb0 .functor OR 1, L_0000017c43e35ba0, L_0000017c43e35d60, C4<0>, C4<0>;
v0000017c437a5830_0 .net "S", 0 0, L_0000017c43e35c10;  1 drivers
v0000017c437a5a10_0 .net "a", 0 0, L_0000017c43e04410;  1 drivers
v0000017c437a73b0_0 .net "b", 0 0, L_0000017c43e03d30;  1 drivers
v0000017c437a6410_0 .net "c", 0 0, L_0000017c43e35eb0;  1 drivers
v0000017c437a58d0_0 .net "carry_1", 0 0, L_0000017c43e35ba0;  1 drivers
v0000017c437a6730_0 .net "carry_2", 0 0, L_0000017c43e35d60;  1 drivers
v0000017c437a6190_0 .net "cin", 0 0, L_0000017c43e04190;  1 drivers
v0000017c437a5ab0_0 .net "sum_1", 0 0, L_0000017c43e35900;  1 drivers
S_0000017c437692f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43769480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35900 .functor XOR 1, L_0000017c43e04410, L_0000017c43e03d30, C4<0>, C4<0>;
L_0000017c43e35ba0 .functor AND 1, L_0000017c43e04410, L_0000017c43e03d30, C4<1>, C4<1>;
v0000017c437a5790_0 .net "S", 0 0, L_0000017c43e35900;  alias, 1 drivers
v0000017c437a5c90_0 .net "a", 0 0, L_0000017c43e04410;  alias, 1 drivers
v0000017c437a7810_0 .net "b", 0 0, L_0000017c43e03d30;  alias, 1 drivers
v0000017c437a76d0_0 .net "c", 0 0, L_0000017c43e35ba0;  alias, 1 drivers
S_0000017c43767540 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43769480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35c10 .functor XOR 1, L_0000017c43e35900, L_0000017c43e04190, C4<0>, C4<0>;
L_0000017c43e35d60 .functor AND 1, L_0000017c43e35900, L_0000017c43e04190, C4<1>, C4<1>;
v0000017c437a62d0_0 .net "S", 0 0, L_0000017c43e35c10;  alias, 1 drivers
v0000017c437a7770_0 .net "a", 0 0, L_0000017c43e35900;  alias, 1 drivers
v0000017c437a55b0_0 .net "b", 0 0, L_0000017c43e04190;  alias, 1 drivers
v0000017c437a5d30_0 .net "c", 0 0, L_0000017c43e35d60;  alias, 1 drivers
S_0000017c43769610 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43784a00;
 .timescale 0 0;
P_0000017c43247bc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e35f20 .functor XOR 1, L_0000017c43cf2430, L_0000017c43e03dd0, C4<0>, C4<0>;
v0000017c437a65f0_0 .net *"_ivl_1", 0 0, L_0000017c43e03dd0;  1 drivers
S_0000017c43767d10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43769610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e365b0 .functor OR 1, L_0000017c43e360e0, L_0000017c43e36310, C4<0>, C4<0>;
v0000017c437a5290_0 .net "S", 0 0, L_0000017c43e36230;  1 drivers
v0000017c437a5330_0 .net "a", 0 0, L_0000017c43e02890;  1 drivers
v0000017c437a5150_0 .net "b", 0 0, L_0000017c43e02930;  1 drivers
v0000017c437a64b0_0 .net "c", 0 0, L_0000017c43e365b0;  1 drivers
v0000017c437a74f0_0 .net "carry_1", 0 0, L_0000017c43e360e0;  1 drivers
v0000017c437a69b0_0 .net "carry_2", 0 0, L_0000017c43e36310;  1 drivers
v0000017c437a7590_0 .net "cin", 0 0, L_0000017c43e03790;  1 drivers
v0000017c437a6550_0 .net "sum_1", 0 0, L_0000017c43e36000;  1 drivers
S_0000017c437681c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43767d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e36000 .functor XOR 1, L_0000017c43e02890, L_0000017c43e02930, C4<0>, C4<0>;
L_0000017c43e360e0 .functor AND 1, L_0000017c43e02890, L_0000017c43e02930, C4<1>, C4<1>;
v0000017c437a67d0_0 .net "S", 0 0, L_0000017c43e36000;  alias, 1 drivers
v0000017c437a5fb0_0 .net "a", 0 0, L_0000017c43e02890;  alias, 1 drivers
v0000017c437a5f10_0 .net "b", 0 0, L_0000017c43e02930;  alias, 1 drivers
v0000017c437a60f0_0 .net "c", 0 0, L_0000017c43e360e0;  alias, 1 drivers
S_0000017c4376b550 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43767d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e36230 .functor XOR 1, L_0000017c43e36000, L_0000017c43e03790, C4<0>, C4<0>;
L_0000017c43e36310 .functor AND 1, L_0000017c43e36000, L_0000017c43e03790, C4<1>, C4<1>;
v0000017c437a6230_0 .net "S", 0 0, L_0000017c43e36230;  alias, 1 drivers
v0000017c437a6050_0 .net "a", 0 0, L_0000017c43e36000;  alias, 1 drivers
v0000017c437a7130_0 .net "b", 0 0, L_0000017c43e03790;  alias, 1 drivers
v0000017c437a7450_0 .net "c", 0 0, L_0000017c43e36310;  alias, 1 drivers
S_0000017c43768b20 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43784a00;
 .timescale 0 0;
P_0000017c43247d40 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e35f90 .functor XOR 1, L_0000017c43cf2430, L_0000017c43e03830, C4<0>, C4<0>;
v0000017c437a96b0_0 .net *"_ivl_1", 0 0, L_0000017c43e03830;  1 drivers
S_0000017c4376c1d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43768b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e37f80 .functor OR 1, L_0000017c43e36e70, L_0000017c43e36d20, C4<0>, C4<0>;
v0000017c437a6ff0_0 .net "S", 0 0, L_0000017c43e37340;  1 drivers
v0000017c437a53d0_0 .net "a", 0 0, L_0000017c43e02bb0;  1 drivers
v0000017c437a5470_0 .net "b", 0 0, L_0000017c43e03c90;  1 drivers
v0000017c437a5510_0 .net "c", 0 0, L_0000017c43e37f80;  1 drivers
v0000017c437a5650_0 .net "carry_1", 0 0, L_0000017c43e36e70;  1 drivers
v0000017c437a56f0_0 .net "carry_2", 0 0, L_0000017c43e36d20;  1 drivers
v0000017c437a8850_0 .net "cin", 0 0, L_0000017c43e038d0;  1 drivers
v0000017c437a9930_0 .net "sum_1", 0 0, L_0000017c43e377a0;  1 drivers
S_0000017c4376af10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e377a0 .functor XOR 1, L_0000017c43e02bb0, L_0000017c43e03c90, C4<0>, C4<0>;
L_0000017c43e36e70 .functor AND 1, L_0000017c43e02bb0, L_0000017c43e03c90, C4<1>, C4<1>;
v0000017c437a6690_0 .net "S", 0 0, L_0000017c43e377a0;  alias, 1 drivers
v0000017c437a6870_0 .net "a", 0 0, L_0000017c43e02bb0;  alias, 1 drivers
v0000017c437a6b90_0 .net "b", 0 0, L_0000017c43e03c90;  alias, 1 drivers
v0000017c437a6cd0_0 .net "c", 0 0, L_0000017c43e36e70;  alias, 1 drivers
S_0000017c437697a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37340 .functor XOR 1, L_0000017c43e377a0, L_0000017c43e038d0, C4<0>, C4<0>;
L_0000017c43e36d20 .functor AND 1, L_0000017c43e377a0, L_0000017c43e038d0, C4<1>, C4<1>;
v0000017c437a6f50_0 .net "S", 0 0, L_0000017c43e37340;  alias, 1 drivers
v0000017c437a51f0_0 .net "a", 0 0, L_0000017c43e377a0;  alias, 1 drivers
v0000017c437a6e10_0 .net "b", 0 0, L_0000017c43e038d0;  alias, 1 drivers
v0000017c437a6eb0_0 .net "c", 0 0, L_0000017c43e36d20;  alias, 1 drivers
S_0000017c43769930 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e33980 .functor AND 1, L_0000017c43dffd70, L_0000017c43e01210, C4<1>, C4<1>;
v0000017c437a85d0_0 .net "X", 0 0, L_0000017c43dffd70;  alias, 1 drivers
v0000017c437a8df0_0 .net "Y", 0 0, L_0000017c43e01210;  alias, 1 drivers
v0000017c437a80d0_0 .net "Z", 2 0, L_0000017c43e015d0;  alias, 1 drivers
L_0000017c43cf2088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437a9f70_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2088;  1 drivers
L_0000017c43cf20d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437a7d10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf20d0;  1 drivers
v0000017c437a8f30_0 .net *"_ivl_9", 0 0, L_0000017c43e33980;  1 drivers
L_0000017c43e015d0 .concat8 [ 1 1 1 0], L_0000017c43e33980, L_0000017c43cf20d0, L_0000017c43cf2088;
S_0000017c4376bb90 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e339f0 .functor AND 1, L_0000017c43e013f0, L_0000017c43dffeb0, C4<1>, C4<1>;
v0000017c437a7950_0 .net "X", 0 0, L_0000017c43e013f0;  alias, 1 drivers
v0000017c437a8170_0 .net "Y", 0 0, L_0000017c43dffeb0;  alias, 1 drivers
v0000017c437a91b0_0 .net "Z", 2 0, L_0000017c43e00590;  alias, 1 drivers
L_0000017c43cf2118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437a8350_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2118;  1 drivers
L_0000017c43cf2160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437a8c10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf2160;  1 drivers
v0000017c437a8670_0 .net *"_ivl_9", 0 0, L_0000017c43e339f0;  1 drivers
L_0000017c43e00590 .concat8 [ 1 1 1 0], L_0000017c43e339f0, L_0000017c43cf2160, L_0000017c43cf2118;
S_0000017c4376cfe0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e345c0 .functor AND 1, o0000017c436cac28, o0000017c436cac58, C4<1>, C4<1>;
v0000017c437a79f0_0 .net "X", 0 0, o0000017c436cac28;  alias, 0 drivers
v0000017c437a9b10_0 .net "Y", 0 0, o0000017c436cac58;  alias, 0 drivers
v0000017c437a9bb0_0 .net "Z", 2 0, L_0000017c43dffc30;  alias, 1 drivers
L_0000017c43cf21a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437a9c50_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf21a8;  1 drivers
L_0000017c43cf21f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437a9890_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf21f0;  1 drivers
v0000017c437a8b70_0 .net *"_ivl_9", 0 0, L_0000017c43e345c0;  1 drivers
L_0000017c43dffc30 .concat8 [ 1 1 1 0], L_0000017c43e345c0, L_0000017c43cf21f0, L_0000017c43cf21a8;
S_0000017c4376ccc0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548eb0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548ee8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548f20 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c437a7b30_0 .net *"_ivl_0", 4 0, L_0000017c43e017b0;  1 drivers
L_0000017c43cf22c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437a8ad0_0 .net *"_ivl_3", 1 0, L_0000017c43cf22c8;  1 drivers
v0000017c437a83f0_0 .net *"_ivl_6", 2 0, L_0000017c43e01030;  1 drivers
L_0000017c43cf2310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437a7a90_0 .net *"_ivl_8", 1 0, L_0000017c43cf2310;  1 drivers
v0000017c437a92f0_0 .net "a", 2 0, L_0000017c43e015d0;  alias, 1 drivers
v0000017c437a9cf0_0 .net "a_out", 4 0, L_0000017c43dff9b0;  alias, 1 drivers
L_0000017c43e017b0 .concat [ 3 2 0 0], L_0000017c43e015d0, L_0000017c43cf22c8;
L_0000017c43e01030 .part L_0000017c43e017b0, 0, 3;
L_0000017c43dff9b0 .concat [ 2 3 0 0], L_0000017c43cf2310, L_0000017c43e01030;
S_0000017c43768350 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547070 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c435470a8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435470e0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c437a8710_0 .net *"_ivl_0", 4 0, L_0000017c43dffaf0;  1 drivers
L_0000017c43cf2358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437a8490_0 .net *"_ivl_3", 1 0, L_0000017c43cf2358;  1 drivers
v0000017c437a8990_0 .net *"_ivl_6", 3 0, L_0000017c43e018f0;  1 drivers
L_0000017c43cf23a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437a87b0_0 .net *"_ivl_8", 0 0, L_0000017c43cf23a0;  1 drivers
v0000017c437a9390_0 .net "a", 2 0, L_0000017c43dff730;  alias, 1 drivers
v0000017c437a9d90_0 .net "a_out", 4 0, L_0000017c43e010d0;  alias, 1 drivers
L_0000017c43dffaf0 .concat [ 3 2 0 0], L_0000017c43dff730, L_0000017c43cf2358;
L_0000017c43e018f0 .part L_0000017c43dffaf0, 0, 4;
L_0000017c43e010d0 .concat [ 1 4 0 0], L_0000017c43cf23a0, L_0000017c43e018f0;
S_0000017c4376ad80 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43785360;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247b40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf2280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e35430 .functor BUFZ 1, L_0000017c43cf2280, C4<0>, C4<0>, C4<0>;
v0000017c437abcd0_0 .net "S", 2 0, L_0000017c43dff730;  alias, 1 drivers
v0000017c437ac310_0 .net *"_ivl_0", 0 0, L_0000017c43e33750;  1 drivers
v0000017c437aad30_0 .net *"_ivl_10", 0 0, L_0000017c43e34390;  1 drivers
v0000017c437aa290_0 .net *"_ivl_20", 0 0, L_0000017c43e36770;  1 drivers
v0000017c437abd70_0 .net *"_ivl_36", 0 0, L_0000017c43e35430;  1 drivers
v0000017c437abff0_0 .net "a", 2 0, L_0000017c43dffc30;  alias, 1 drivers
v0000017c437ab190_0 .net "b", 2 0, L_0000017c43dffcd0;  alias, 1 drivers
v0000017c437ac630_0 .net "b1", 2 0, L_0000017c43e01c10;  1 drivers
v0000017c437ac450_0 .net "c", 0 0, L_0000017c43dff910;  alias, 1 drivers
v0000017c437aaab0_0 .net "cin", 0 0, L_0000017c43cf2280;  1 drivers
v0000017c437ac810_0 .net "co", 3 0, L_0000017c43e01710;  1 drivers
L_0000017c43dffff0 .part L_0000017c43dffcd0, 0, 1;
L_0000017c43e00770 .part L_0000017c43dffc30, 0, 1;
L_0000017c43e01670 .part L_0000017c43e01c10, 0, 1;
L_0000017c43e009f0 .part L_0000017c43e01710, 0, 1;
L_0000017c43e00a90 .part L_0000017c43dffcd0, 1, 1;
L_0000017c43dff5f0 .part L_0000017c43dffc30, 1, 1;
L_0000017c43e00b30 .part L_0000017c43e01c10, 1, 1;
L_0000017c43e00d10 .part L_0000017c43e01710, 1, 1;
L_0000017c43e01c10 .concat8 [ 1 1 1 0], L_0000017c43e33750, L_0000017c43e34390, L_0000017c43e36770;
L_0000017c43dff690 .part L_0000017c43dffcd0, 2, 1;
L_0000017c43e00db0 .part L_0000017c43dffc30, 2, 1;
L_0000017c43e00e50 .part L_0000017c43e01c10, 2, 1;
L_0000017c43e00f90 .part L_0000017c43e01710, 2, 1;
L_0000017c43dff730 .concat8 [ 1 1 1 0], L_0000017c43e340f0, L_0000017c43e347f0, L_0000017c43e35190;
L_0000017c43e01710 .concat8 [ 1 1 1 1], L_0000017c43e35430, L_0000017c43e34320, L_0000017c43e35c80, L_0000017c43e35200;
L_0000017c43dff910 .part L_0000017c43e01710, 3, 1;
S_0000017c437676d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4376ad80;
 .timescale 0 0;
P_0000017c43247d00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e33750 .functor XOR 1, L_0000017c43cf2280, L_0000017c43dffff0, C4<0>, C4<0>;
v0000017c437a7e50_0 .net *"_ivl_1", 0 0, L_0000017c43dffff0;  1 drivers
S_0000017c4376d170 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437676d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e34320 .functor OR 1, L_0000017c43e33b40, L_0000017c43e342b0, C4<0>, C4<0>;
v0000017c437a9610_0 .net "S", 0 0, L_0000017c43e340f0;  1 drivers
v0000017c437a8e90_0 .net "a", 0 0, L_0000017c43e00770;  1 drivers
v0000017c437a9750_0 .net "b", 0 0, L_0000017c43e01670;  1 drivers
v0000017c437a9070_0 .net "c", 0 0, L_0000017c43e34320;  1 drivers
v0000017c437a7bd0_0 .net "carry_1", 0 0, L_0000017c43e33b40;  1 drivers
v0000017c437a7c70_0 .net "carry_2", 0 0, L_0000017c43e342b0;  1 drivers
v0000017c437a9110_0 .net "cin", 0 0, L_0000017c43e009f0;  1 drivers
v0000017c437a7db0_0 .net "sum_1", 0 0, L_0000017c43e33ad0;  1 drivers
S_0000017c43769ac0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376d170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e33ad0 .functor XOR 1, L_0000017c43e00770, L_0000017c43e01670, C4<0>, C4<0>;
L_0000017c43e33b40 .functor AND 1, L_0000017c43e00770, L_0000017c43e01670, C4<1>, C4<1>;
v0000017c437a9570_0 .net "S", 0 0, L_0000017c43e33ad0;  alias, 1 drivers
v0000017c437a8530_0 .net "a", 0 0, L_0000017c43e00770;  alias, 1 drivers
v0000017c437a88f0_0 .net "b", 0 0, L_0000017c43e01670;  alias, 1 drivers
v0000017c437a9ed0_0 .net "c", 0 0, L_0000017c43e33b40;  alias, 1 drivers
S_0000017c4376beb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376d170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e340f0 .functor XOR 1, L_0000017c43e33ad0, L_0000017c43e009f0, C4<0>, C4<0>;
L_0000017c43e342b0 .functor AND 1, L_0000017c43e33ad0, L_0000017c43e009f0, C4<1>, C4<1>;
v0000017c437a8a30_0 .net "S", 0 0, L_0000017c43e340f0;  alias, 1 drivers
v0000017c437a97f0_0 .net "a", 0 0, L_0000017c43e33ad0;  alias, 1 drivers
v0000017c437a9430_0 .net "b", 0 0, L_0000017c43e009f0;  alias, 1 drivers
v0000017c437aa010_0 .net "c", 0 0, L_0000017c43e342b0;  alias, 1 drivers
S_0000017c437684e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4376ad80;
 .timescale 0 0;
P_0000017c43247d80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e34390 .functor XOR 1, L_0000017c43cf2280, L_0000017c43e00a90, C4<0>, C4<0>;
v0000017c437aba50_0 .net *"_ivl_1", 0 0, L_0000017c43e00a90;  1 drivers
S_0000017c4376a290 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437684e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e35c80 .functor OR 1, L_0000017c43e34710, L_0000017c43e34860, C4<0>, C4<0>;
v0000017c437ab370_0 .net "S", 0 0, L_0000017c43e347f0;  1 drivers
v0000017c437aa790_0 .net "a", 0 0, L_0000017c43dff5f0;  1 drivers
v0000017c437ab730_0 .net "b", 0 0, L_0000017c43e00b30;  1 drivers
v0000017c437aabf0_0 .net "c", 0 0, L_0000017c43e35c80;  1 drivers
v0000017c437ab690_0 .net "carry_1", 0 0, L_0000017c43e34710;  1 drivers
v0000017c437ac8b0_0 .net "carry_2", 0 0, L_0000017c43e34860;  1 drivers
v0000017c437abc30_0 .net "cin", 0 0, L_0000017c43e00d10;  1 drivers
v0000017c437aa830_0 .net "sum_1", 0 0, L_0000017c43e346a0;  1 drivers
S_0000017c4376bd20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e346a0 .functor XOR 1, L_0000017c43dff5f0, L_0000017c43e00b30, C4<0>, C4<0>;
L_0000017c43e34710 .functor AND 1, L_0000017c43dff5f0, L_0000017c43e00b30, C4<1>, C4<1>;
v0000017c437a7ef0_0 .net "S", 0 0, L_0000017c43e346a0;  alias, 1 drivers
v0000017c437aae70_0 .net "a", 0 0, L_0000017c43dff5f0;  alias, 1 drivers
v0000017c437ac6d0_0 .net "b", 0 0, L_0000017c43e00b30;  alias, 1 drivers
v0000017c437aa970_0 .net "c", 0 0, L_0000017c43e34710;  alias, 1 drivers
S_0000017c4376ba00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e347f0 .functor XOR 1, L_0000017c43e346a0, L_0000017c43e00d10, C4<0>, C4<0>;
L_0000017c43e34860 .functor AND 1, L_0000017c43e346a0, L_0000017c43e00d10, C4<1>, C4<1>;
v0000017c437ab410_0 .net "S", 0 0, L_0000017c43e347f0;  alias, 1 drivers
v0000017c437abb90_0 .net "a", 0 0, L_0000017c43e346a0;  alias, 1 drivers
v0000017c437ab5f0_0 .net "b", 0 0, L_0000017c43e00d10;  alias, 1 drivers
v0000017c437ab2d0_0 .net "c", 0 0, L_0000017c43e34860;  alias, 1 drivers
S_0000017c4376a420 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4376ad80;
 .timescale 0 0;
P_0000017c43247740 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e36770 .functor XOR 1, L_0000017c43cf2280, L_0000017c43dff690, C4<0>, C4<0>;
v0000017c437abaf0_0 .net *"_ivl_1", 0 0, L_0000017c43dff690;  1 drivers
S_0000017c4376d300 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e35200 .functor OR 1, L_0000017c43e36850, L_0000017c43e363f0, C4<0>, C4<0>;
v0000017c437ab870_0 .net "S", 0 0, L_0000017c43e35190;  1 drivers
v0000017c437ab230_0 .net "a", 0 0, L_0000017c43e00db0;  1 drivers
v0000017c437aa5b0_0 .net "b", 0 0, L_0000017c43e00e50;  1 drivers
v0000017c437aaa10_0 .net "c", 0 0, L_0000017c43e35200;  1 drivers
v0000017c437aa650_0 .net "carry_1", 0 0, L_0000017c43e36850;  1 drivers
v0000017c437ab910_0 .net "carry_2", 0 0, L_0000017c43e363f0;  1 drivers
v0000017c437ab4b0_0 .net "cin", 0 0, L_0000017c43e00f90;  1 drivers
v0000017c437ac3b0_0 .net "sum_1", 0 0, L_0000017c43e35120;  1 drivers
S_0000017c43769c50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35120 .functor XOR 1, L_0000017c43e00db0, L_0000017c43e00e50, C4<0>, C4<0>;
L_0000017c43e36850 .functor AND 1, L_0000017c43e00db0, L_0000017c43e00e50, C4<1>, C4<1>;
v0000017c437ac270_0 .net "S", 0 0, L_0000017c43e35120;  alias, 1 drivers
v0000017c437aa8d0_0 .net "a", 0 0, L_0000017c43e00db0;  alias, 1 drivers
v0000017c437ac770_0 .net "b", 0 0, L_0000017c43e00e50;  alias, 1 drivers
v0000017c437aa510_0 .net "c", 0 0, L_0000017c43e36850;  alias, 1 drivers
S_0000017c4376a5b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e35190 .functor XOR 1, L_0000017c43e35120, L_0000017c43e00f90, C4<0>, C4<0>;
L_0000017c43e363f0 .functor AND 1, L_0000017c43e35120, L_0000017c43e00f90, C4<1>, C4<1>;
v0000017c437abf50_0 .net "S", 0 0, L_0000017c43e35190;  alias, 1 drivers
v0000017c437abe10_0 .net "a", 0 0, L_0000017c43e35120;  alias, 1 drivers
v0000017c437ab7d0_0 .net "b", 0 0, L_0000017c43e00f90;  alias, 1 drivers
v0000017c437aac90_0 .net "c", 0 0, L_0000017c43e363f0;  alias, 1 drivers
S_0000017c43768990 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c437bda70_0 .net "F1", 4 0, L_0000017c43e05f90;  1 drivers
v0000017c437bd2f0_0 .net "F2", 4 0, L_0000017c43e06530;  1 drivers
o0000017c4382e848 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c437bc670_0 .net "F3", 4 0, o0000017c4382e848;  0 drivers
v0000017c437bdbb0_0 .net "X", 2 0, L_0000017c43dfdc50;  alias, 1 drivers
v0000017c437bdd90_0 .net "Xl", 0 0, L_0000017c43e03290;  1 drivers
o0000017c4382ec68 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c437bded0_0 .net "Xm", 0 0, o0000017c4382ec68;  0 drivers
v0000017c437bd4d0_0 .net "Xm1", 0 0, L_0000017c43e37500;  1 drivers
v0000017c437bc2b0_0 .net "Xms", 2 0, L_0000017c43e049b0;  1 drivers
v0000017c437bd1b0_0 .net "Xr", 0 0, L_0000017c43e042d0;  1 drivers
v0000017c437bd610_0 .net "Y", 2 0, L_0000017c43dfde30;  alias, 1 drivers
v0000017c437be010_0 .net "Yl", 0 0, L_0000017c43e03b50;  1 drivers
o0000017c4382ec98 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c437bbb30_0 .net "Ym", 0 0, o0000017c4382ec98;  0 drivers
v0000017c437bc710_0 .net "Ym1", 0 0, L_0000017c43e38220;  1 drivers
v0000017c437bbc70_0 .net "Yr", 0 0, L_0000017c43e03ab0;  1 drivers
v0000017c437bcad0_0 .net "Z", 4 0, L_0000017c43e086f0;  alias, 1 drivers
v0000017c437bdf70_0 .net "Z1", 2 0, L_0000017c43e02c50;  1 drivers
v0000017c437bc850_0 .net "Z2", 2 0, L_0000017c43e02d90;  1 drivers
v0000017c437bc3f0_0 .net "Z3", 2 0, L_0000017c43e02f70;  1 drivers
v0000017c437bbf90_0 .net "ZF", 4 0, L_0000017c43e04f50;  1 drivers
v0000017c437bd6b0_0 .net "bin", 0 0, L_0000017c43e063f0;  1 drivers
v0000017c437bcc10_0 .net "cout1", 0 0, L_0000017c43e01df0;  1 drivers
v0000017c437bc7b0_0 .net "cout2", 0 0, L_0000017c43e01f30;  1 drivers
v0000017c437bca30_0 .net "cout3", 0 0, L_0000017c43e05e50;  1 drivers
v0000017c437bdb10_0 .net "cout4", 0 0, L_0000017c43e04ff0;  1 drivers
v0000017c437bccb0_0 .net "cout5", 0 0, L_0000017c43e071b0;  1 drivers
v0000017c437bc8f0_0 .net "sub_ans", 2 0, L_0000017c43e06ad0;  1 drivers
L_0000017c43e042d0 .part L_0000017c43dfdc50, 1, 1;
L_0000017c43e03290 .part L_0000017c43dfdc50, 0, 1;
L_0000017c43e03ab0 .part L_0000017c43dfde30, 1, 1;
L_0000017c43e03b50 .part L_0000017c43dfde30, 0, 1;
S_0000017c43769de0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248340 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf2478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e38370 .functor BUFZ 1, L_0000017c43cf2478, C4<0>, C4<0>, C4<0>;
v0000017c437aec50_0 .net "S", 0 0, L_0000017c43e37500;  alias, 1 drivers
v0000017c437ad3f0_0 .net *"_ivl_7", 0 0, L_0000017c43e38370;  1 drivers
v0000017c437ae750_0 .net "a", 0 0, L_0000017c43e042d0;  alias, 1 drivers
v0000017c437ac950_0 .net "b", 0 0, L_0000017c43e03290;  alias, 1 drivers
v0000017c437ad0d0_0 .net "b1", 0 0, L_0000017c43e37ff0;  1 drivers
v0000017c437aef70_0 .net "c", 0 0, L_0000017c43e01df0;  alias, 1 drivers
v0000017c437ac9f0_0 .net "cin", 0 0, L_0000017c43cf2478;  1 drivers
v0000017c437ad170_0 .net "co", 1 0, L_0000017c43e01d50;  1 drivers
L_0000017c43e02250 .part L_0000017c43e01d50, 0, 1;
L_0000017c43e01d50 .concat8 [ 1 1 0 0], L_0000017c43e38370, L_0000017c43e36c40;
L_0000017c43e01df0 .part L_0000017c43e01d50, 1, 1;
S_0000017c43768cb0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43769de0;
 .timescale 0 0;
P_0000017c43247900 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e37ff0 .functor XOR 1, L_0000017c43cf2478, L_0000017c43e03290, C4<0>, C4<0>;
S_0000017c43767ea0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43768cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e36c40 .functor OR 1, L_0000017c43e373b0, L_0000017c43e37650, C4<0>, C4<0>;
v0000017c437ad530_0 .net "S", 0 0, L_0000017c43e37500;  alias, 1 drivers
v0000017c437aeed0_0 .net "a", 0 0, L_0000017c43e042d0;  alias, 1 drivers
v0000017c437ad8f0_0 .net "b", 0 0, L_0000017c43e37ff0;  alias, 1 drivers
v0000017c437acd10_0 .net "c", 0 0, L_0000017c43e36c40;  1 drivers
v0000017c437ad7b0_0 .net "carry_1", 0 0, L_0000017c43e373b0;  1 drivers
v0000017c437ade90_0 .net "carry_2", 0 0, L_0000017c43e37650;  1 drivers
v0000017c437ad030_0 .net "cin", 0 0, L_0000017c43e02250;  1 drivers
v0000017c437aee30_0 .net "sum_1", 0 0, L_0000017c43e37b90;  1 drivers
S_0000017c43769f70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43767ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37b90 .functor XOR 1, L_0000017c43e042d0, L_0000017c43e37ff0, C4<0>, C4<0>;
L_0000017c43e373b0 .functor AND 1, L_0000017c43e042d0, L_0000017c43e37ff0, C4<1>, C4<1>;
v0000017c437aea70_0 .net "S", 0 0, L_0000017c43e37b90;  alias, 1 drivers
v0000017c437adad0_0 .net "a", 0 0, L_0000017c43e042d0;  alias, 1 drivers
v0000017c437ad490_0 .net "b", 0 0, L_0000017c43e37ff0;  alias, 1 drivers
v0000017c437add50_0 .net "c", 0 0, L_0000017c43e373b0;  alias, 1 drivers
S_0000017c43767090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43767ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37500 .functor XOR 1, L_0000017c43e37b90, L_0000017c43e02250, C4<0>, C4<0>;
L_0000017c43e37650 .functor AND 1, L_0000017c43e37b90, L_0000017c43e02250, C4<1>, C4<1>;
v0000017c437aebb0_0 .net "S", 0 0, L_0000017c43e37500;  alias, 1 drivers
v0000017c437ad670_0 .net "a", 0 0, L_0000017c43e37b90;  alias, 1 drivers
v0000017c437acbd0_0 .net "b", 0 0, L_0000017c43e02250;  alias, 1 drivers
v0000017c437addf0_0 .net "c", 0 0, L_0000017c43e37650;  alias, 1 drivers
S_0000017c43767860 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247540 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf24c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e38060 .functor BUFZ 1, L_0000017c43cf24c0, C4<0>, C4<0>, C4<0>;
v0000017c437ad990_0 .net "S", 0 0, L_0000017c43e38220;  alias, 1 drivers
v0000017c437adc10_0 .net *"_ivl_7", 0 0, L_0000017c43e38060;  1 drivers
v0000017c437adf30_0 .net "a", 0 0, L_0000017c43e03ab0;  alias, 1 drivers
v0000017c437aca90_0 .net "b", 0 0, L_0000017c43e03b50;  alias, 1 drivers
v0000017c437adfd0_0 .net "b1", 0 0, L_0000017c43e375e0;  1 drivers
v0000017c437ae070_0 .net "c", 0 0, L_0000017c43e01f30;  alias, 1 drivers
v0000017c437ae250_0 .net "cin", 0 0, L_0000017c43cf24c0;  1 drivers
v0000017c437ae2f0_0 .net "co", 1 0, L_0000017c43e02ed0;  1 drivers
L_0000017c43e02b10 .part L_0000017c43e02ed0, 0, 1;
L_0000017c43e02ed0 .concat8 [ 1 1 0 0], L_0000017c43e38060, L_0000017c43e37810;
L_0000017c43e01f30 .part L_0000017c43e02ed0, 1, 1;
S_0000017c4376a100 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43767860;
 .timescale 0 0;
P_0000017c432479c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e375e0 .functor XOR 1, L_0000017c43cf24c0, L_0000017c43e03b50, C4<0>, C4<0>;
S_0000017c43768670 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e37810 .functor OR 1, L_0000017c43e36d90, L_0000017c43e38140, C4<0>, C4<0>;
v0000017c437ad210_0 .net "S", 0 0, L_0000017c43e38220;  alias, 1 drivers
v0000017c437ae9d0_0 .net "a", 0 0, L_0000017c43e03ab0;  alias, 1 drivers
v0000017c437ad2b0_0 .net "b", 0 0, L_0000017c43e375e0;  alias, 1 drivers
v0000017c437ad850_0 .net "c", 0 0, L_0000017c43e37810;  1 drivers
v0000017c437ae7f0_0 .net "carry_1", 0 0, L_0000017c43e36d90;  1 drivers
v0000017c437ad350_0 .net "carry_2", 0 0, L_0000017c43e38140;  1 drivers
v0000017c437af0b0_0 .net "cin", 0 0, L_0000017c43e02b10;  1 drivers
v0000017c437aecf0_0 .net "sum_1", 0 0, L_0000017c43e37260;  1 drivers
S_0000017c4376b6e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43768670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37260 .functor XOR 1, L_0000017c43e03ab0, L_0000017c43e375e0, C4<0>, C4<0>;
L_0000017c43e36d90 .functor AND 1, L_0000017c43e03ab0, L_0000017c43e375e0, C4<1>, C4<1>;
v0000017c437ada30_0 .net "S", 0 0, L_0000017c43e37260;  alias, 1 drivers
v0000017c437ad5d0_0 .net "a", 0 0, L_0000017c43e03ab0;  alias, 1 drivers
v0000017c437ae930_0 .net "b", 0 0, L_0000017c43e375e0;  alias, 1 drivers
v0000017c437ae890_0 .net "c", 0 0, L_0000017c43e36d90;  alias, 1 drivers
S_0000017c437673b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43768670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38220 .functor XOR 1, L_0000017c43e37260, L_0000017c43e02b10, C4<0>, C4<0>;
L_0000017c43e38140 .functor AND 1, L_0000017c43e37260, L_0000017c43e02b10, C4<1>, C4<1>;
v0000017c437ad710_0 .net "S", 0 0, L_0000017c43e38220;  alias, 1 drivers
v0000017c437adb70_0 .net "a", 0 0, L_0000017c43e37260;  alias, 1 drivers
v0000017c437aeb10_0 .net "b", 0 0, L_0000017c43e02b10;  alias, 1 drivers
v0000017c437ae110_0 .net "c", 0 0, L_0000017c43e38140;  alias, 1 drivers
S_0000017c4376b870 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432475c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf26b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e378f0 .functor BUFZ 1, L_0000017c43cf26b8, C4<0>, C4<0>, C4<0>;
v0000017c437afdd0_0 .net "S", 2 0, L_0000017c43e049b0;  alias, 1 drivers
v0000017c437b11d0_0 .net *"_ivl_0", 0 0, L_0000017c43e381b0;  1 drivers
v0000017c437b0af0_0 .net *"_ivl_10", 0 0, L_0000017c43e386f0;  1 drivers
v0000017c437aff10_0 .net *"_ivl_20", 0 0, L_0000017c43e37110;  1 drivers
v0000017c437b00f0_0 .net *"_ivl_36", 0 0, L_0000017c43e378f0;  1 drivers
v0000017c437b0190_0 .net "a", 2 0, L_0000017c43e02c50;  alias, 1 drivers
v0000017c437b0eb0_0 .net "b", 2 0, L_0000017c43e02d90;  alias, 1 drivers
v0000017c437af6f0_0 .net "b1", 2 0, L_0000017c43e04550;  1 drivers
v0000017c437b04b0_0 .net "c", 0 0, L_0000017c43e05e50;  alias, 1 drivers
v0000017c437b0870_0 .net "cin", 0 0, L_0000017c43cf26b8;  1 drivers
v0000017c437b1310_0 .net "co", 3 0, L_0000017c43e053b0;  1 drivers
L_0000017c43e03010 .part L_0000017c43e02d90, 0, 1;
L_0000017c43e030b0 .part L_0000017c43e02c50, 0, 1;
L_0000017c43e03330 .part L_0000017c43e04550, 0, 1;
L_0000017c43e033d0 .part L_0000017c43e053b0, 0, 1;
L_0000017c43e03a10 .part L_0000017c43e02d90, 1, 1;
L_0000017c43e06670 .part L_0000017c43e02c50, 1, 1;
L_0000017c43e06a30 .part L_0000017c43e04550, 1, 1;
L_0000017c43e059f0 .part L_0000017c43e053b0, 1, 1;
L_0000017c43e04550 .concat8 [ 1 1 1 0], L_0000017c43e381b0, L_0000017c43e386f0, L_0000017c43e37110;
L_0000017c43e06b70 .part L_0000017c43e02d90, 2, 1;
L_0000017c43e05310 .part L_0000017c43e02c50, 2, 1;
L_0000017c43e06350 .part L_0000017c43e04550, 2, 1;
L_0000017c43e065d0 .part L_0000017c43e053b0, 2, 1;
L_0000017c43e049b0 .concat8 [ 1 1 1 0], L_0000017c43e37960, L_0000017c43e376c0, L_0000017c43e38300;
L_0000017c43e053b0 .concat8 [ 1 1 1 1], L_0000017c43e378f0, L_0000017c43e38610, L_0000017c43e36ee0, L_0000017c43e37ce0;
L_0000017c43e05e50 .part L_0000017c43e053b0, 3, 1;
S_0000017c43768800 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4376b870;
 .timescale 0 0;
P_0000017c43247780 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e381b0 .functor XOR 1, L_0000017c43cf26b8, L_0000017c43e03010, C4<0>, C4<0>;
v0000017c437b0230_0 .net *"_ivl_1", 0 0, L_0000017c43e03010;  1 drivers
S_0000017c4376a740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43768800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e38610 .functor OR 1, L_0000017c43e37f10, L_0000017c43e37dc0, C4<0>, C4<0>;
v0000017c437ace50_0 .net "S", 0 0, L_0000017c43e37960;  1 drivers
v0000017c437acef0_0 .net "a", 0 0, L_0000017c43e030b0;  1 drivers
v0000017c437b0550_0 .net "b", 0 0, L_0000017c43e03330;  1 drivers
v0000017c437afa10_0 .net "c", 0 0, L_0000017c43e38610;  1 drivers
v0000017c437af5b0_0 .net "carry_1", 0 0, L_0000017c43e37f10;  1 drivers
v0000017c437afbf0_0 .net "carry_2", 0 0, L_0000017c43e37dc0;  1 drivers
v0000017c437b09b0_0 .net "cin", 0 0, L_0000017c43e033d0;  1 drivers
v0000017c437b0cd0_0 .net "sum_1", 0 0, L_0000017c43e36cb0;  1 drivers
S_0000017c4376a8d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e36cb0 .functor XOR 1, L_0000017c43e030b0, L_0000017c43e03330, C4<0>, C4<0>;
L_0000017c43e37f10 .functor AND 1, L_0000017c43e030b0, L_0000017c43e03330, C4<1>, C4<1>;
v0000017c437ae390_0 .net "S", 0 0, L_0000017c43e36cb0;  alias, 1 drivers
v0000017c437ae430_0 .net "a", 0 0, L_0000017c43e030b0;  alias, 1 drivers
v0000017c437ae570_0 .net "b", 0 0, L_0000017c43e03330;  alias, 1 drivers
v0000017c437ae610_0 .net "c", 0 0, L_0000017c43e37f10;  alias, 1 drivers
S_0000017c4376aa60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37960 .functor XOR 1, L_0000017c43e36cb0, L_0000017c43e033d0, C4<0>, C4<0>;
L_0000017c43e37dc0 .functor AND 1, L_0000017c43e36cb0, L_0000017c43e033d0, C4<1>, C4<1>;
v0000017c437ae6b0_0 .net "S", 0 0, L_0000017c43e37960;  alias, 1 drivers
v0000017c437acb30_0 .net "a", 0 0, L_0000017c43e36cb0;  alias, 1 drivers
v0000017c437acc70_0 .net "b", 0 0, L_0000017c43e033d0;  alias, 1 drivers
v0000017c437acdb0_0 .net "c", 0 0, L_0000017c43e37dc0;  alias, 1 drivers
S_0000017c4376abf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4376b870;
 .timescale 0 0;
P_0000017c43248000 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e386f0 .functor XOR 1, L_0000017c43cf26b8, L_0000017c43e03a10, C4<0>, C4<0>;
v0000017c437af1f0_0 .net *"_ivl_1", 0 0, L_0000017c43e03a10;  1 drivers
S_0000017c43768e40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e36ee0 .functor OR 1, L_0000017c43e37570, L_0000017c43e36e00, C4<0>, C4<0>;
v0000017c437af830_0 .net "S", 0 0, L_0000017c43e376c0;  1 drivers
v0000017c437b0f50_0 .net "a", 0 0, L_0000017c43e06670;  1 drivers
v0000017c437b0730_0 .net "b", 0 0, L_0000017c43e06a30;  1 drivers
v0000017c437afc90_0 .net "c", 0 0, L_0000017c43e36ee0;  1 drivers
v0000017c437b0d70_0 .net "carry_1", 0 0, L_0000017c43e37570;  1 drivers
v0000017c437b0910_0 .net "carry_2", 0 0, L_0000017c43e36e00;  1 drivers
v0000017c437b0e10_0 .net "cin", 0 0, L_0000017c43e059f0;  1 drivers
v0000017c437b02d0_0 .net "sum_1", 0 0, L_0000017c43e370a0;  1 drivers
S_0000017c43767220 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43768e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e370a0 .functor XOR 1, L_0000017c43e06670, L_0000017c43e06a30, C4<0>, C4<0>;
L_0000017c43e37570 .functor AND 1, L_0000017c43e06670, L_0000017c43e06a30, C4<1>, C4<1>;
v0000017c437b13b0_0 .net "S", 0 0, L_0000017c43e370a0;  alias, 1 drivers
v0000017c437afe70_0 .net "a", 0 0, L_0000017c43e06670;  alias, 1 drivers
v0000017c437af3d0_0 .net "b", 0 0, L_0000017c43e06a30;  alias, 1 drivers
v0000017c437b05f0_0 .net "c", 0 0, L_0000017c43e37570;  alias, 1 drivers
S_0000017c43768fd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43768e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e376c0 .functor XOR 1, L_0000017c43e370a0, L_0000017c43e059f0, C4<0>, C4<0>;
L_0000017c43e36e00 .functor AND 1, L_0000017c43e370a0, L_0000017c43e059f0, C4<1>, C4<1>;
v0000017c437af150_0 .net "S", 0 0, L_0000017c43e376c0;  alias, 1 drivers
v0000017c437b0050_0 .net "a", 0 0, L_0000017c43e370a0;  alias, 1 drivers
v0000017c437affb0_0 .net "b", 0 0, L_0000017c43e059f0;  alias, 1 drivers
v0000017c437b0690_0 .net "c", 0 0, L_0000017c43e36e00;  alias, 1 drivers
S_0000017c4376b0a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4376b870;
 .timescale 0 0;
P_0000017c43247fc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e37110 .functor XOR 1, L_0000017c43cf26b8, L_0000017c43e06b70, C4<0>, C4<0>;
v0000017c437af470_0 .net *"_ivl_1", 0 0, L_0000017c43e06b70;  1 drivers
S_0000017c4376b230 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376b0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e37ce0 .functor OR 1, L_0000017c43e38290, L_0000017c43e37730, C4<0>, C4<0>;
v0000017c437afd30_0 .net "S", 0 0, L_0000017c43e38300;  1 drivers
v0000017c437b0370_0 .net "a", 0 0, L_0000017c43e05310;  1 drivers
v0000017c437b1270_0 .net "b", 0 0, L_0000017c43e06350;  1 drivers
v0000017c437b0a50_0 .net "c", 0 0, L_0000017c43e37ce0;  1 drivers
v0000017c437b1130_0 .net "carry_1", 0 0, L_0000017c43e38290;  1 drivers
v0000017c437af330_0 .net "carry_2", 0 0, L_0000017c43e37730;  1 drivers
v0000017c437afab0_0 .net "cin", 0 0, L_0000017c43e065d0;  1 drivers
v0000017c437b0410_0 .net "sum_1", 0 0, L_0000017c43e37030;  1 drivers
S_0000017c4376b3c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37030 .functor XOR 1, L_0000017c43e05310, L_0000017c43e06350, C4<0>, C4<0>;
L_0000017c43e38290 .functor AND 1, L_0000017c43e05310, L_0000017c43e06350, C4<1>, C4<1>;
v0000017c437afb50_0 .net "S", 0 0, L_0000017c43e37030;  alias, 1 drivers
v0000017c437b0ff0_0 .net "a", 0 0, L_0000017c43e05310;  alias, 1 drivers
v0000017c437af8d0_0 .net "b", 0 0, L_0000017c43e06350;  alias, 1 drivers
v0000017c437af290_0 .net "c", 0 0, L_0000017c43e38290;  alias, 1 drivers
S_0000017c4376c040 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38300 .functor XOR 1, L_0000017c43e37030, L_0000017c43e065d0, C4<0>, C4<0>;
L_0000017c43e37730 .functor AND 1, L_0000017c43e37030, L_0000017c43e065d0, C4<1>, C4<1>;
v0000017c437af970_0 .net "S", 0 0, L_0000017c43e38300;  alias, 1 drivers
v0000017c437af510_0 .net "a", 0 0, L_0000017c43e37030;  alias, 1 drivers
v0000017c437b07d0_0 .net "b", 0 0, L_0000017c43e065d0;  alias, 1 drivers
v0000017c437b1090_0 .net "c", 0 0, L_0000017c43e37730;  alias, 1 drivers
S_0000017c437679f0 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247980 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf2868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e39560 .functor BUFZ 1, L_0000017c43cf2868, C4<0>, C4<0>, C4<0>;
v0000017c437b6770_0 .net "S", 4 0, L_0000017c43e04f50;  alias, 1 drivers
v0000017c437b5f50_0 .net *"_ivl_0", 0 0, L_0000017c43e38680;  1 drivers
v0000017c437b5870_0 .net *"_ivl_10", 0 0, L_0000017c43e38b50;  1 drivers
v0000017c437b5d70_0 .net *"_ivl_20", 0 0, L_0000017c43e3a050;  1 drivers
v0000017c437b5910_0 .net *"_ivl_30", 0 0, L_0000017c43e39fe0;  1 drivers
v0000017c437b52d0_0 .net *"_ivl_40", 0 0, L_0000017c43e39640;  1 drivers
v0000017c437b5230_0 .net *"_ivl_56", 0 0, L_0000017c43e39560;  1 drivers
v0000017c437b48d0_0 .net "a", 4 0, L_0000017c43e05f90;  alias, 1 drivers
v0000017c437b4b50_0 .net "b", 4 0, L_0000017c43e06530;  alias, 1 drivers
v0000017c437b4470_0 .net "b1", 4 0, L_0000017c43e04b90;  1 drivers
v0000017c437b5690_0 .net "c", 0 0, L_0000017c43e04ff0;  alias, 1 drivers
v0000017c437b5550_0 .net "cin", 0 0, L_0000017c43cf2868;  1 drivers
v0000017c437b5a50_0 .net "co", 5 0, L_0000017c43e05810;  1 drivers
L_0000017c43e04cd0 .part L_0000017c43e06530, 0, 1;
L_0000017c43e06cb0 .part L_0000017c43e05f90, 0, 1;
L_0000017c43e06030 .part L_0000017c43e04b90, 0, 1;
L_0000017c43e05590 .part L_0000017c43e05810, 0, 1;
L_0000017c43e04730 .part L_0000017c43e06530, 1, 1;
L_0000017c43e05630 .part L_0000017c43e05f90, 1, 1;
L_0000017c43e06850 .part L_0000017c43e04b90, 1, 1;
L_0000017c43e06990 .part L_0000017c43e05810, 1, 1;
L_0000017c43e04870 .part L_0000017c43e06530, 2, 1;
L_0000017c43e04910 .part L_0000017c43e05f90, 2, 1;
L_0000017c43e060d0 .part L_0000017c43e04b90, 2, 1;
L_0000017c43e04c30 .part L_0000017c43e05810, 2, 1;
L_0000017c43e04a50 .part L_0000017c43e06530, 3, 1;
L_0000017c43e056d0 .part L_0000017c43e05f90, 3, 1;
L_0000017c43e04d70 .part L_0000017c43e04b90, 3, 1;
L_0000017c43e04af0 .part L_0000017c43e05810, 3, 1;
LS_0000017c43e04b90_0_0 .concat8 [ 1 1 1 1], L_0000017c43e38680, L_0000017c43e38b50, L_0000017c43e3a050, L_0000017c43e39fe0;
LS_0000017c43e04b90_0_4 .concat8 [ 1 0 0 0], L_0000017c43e39640;
L_0000017c43e04b90 .concat8 [ 4 1 0 0], LS_0000017c43e04b90_0_0, LS_0000017c43e04b90_0_4;
L_0000017c43e04e10 .part L_0000017c43e06530, 4, 1;
L_0000017c43e05770 .part L_0000017c43e05f90, 4, 1;
L_0000017c43e05c70 .part L_0000017c43e04b90, 4, 1;
L_0000017c43e06170 .part L_0000017c43e05810, 4, 1;
LS_0000017c43e04f50_0_0 .concat8 [ 1 1 1 1], L_0000017c43e39e20, L_0000017c43e39f70, L_0000017c43e38d80, L_0000017c43e39950;
LS_0000017c43e04f50_0_4 .concat8 [ 1 0 0 0], L_0000017c43e38a70;
L_0000017c43e04f50 .concat8 [ 4 1 0 0], LS_0000017c43e04f50_0_0, LS_0000017c43e04f50_0_4;
LS_0000017c43e05810_0_0 .concat8 [ 1 1 1 1], L_0000017c43e39560, L_0000017c43e39e90, L_0000017c43e398e0, L_0000017c43e38760;
LS_0000017c43e05810_0_4 .concat8 [ 1 1 0 0], L_0000017c43e387d0, L_0000017c43e38920;
L_0000017c43e05810 .concat8 [ 4 2 0 0], LS_0000017c43e05810_0_0, LS_0000017c43e05810_0_4;
L_0000017c43e04ff0 .part L_0000017c43e05810, 5, 1;
S_0000017c4376c360 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437679f0;
 .timescale 0 0;
P_0000017c43248080 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e38680 .functor XOR 1, L_0000017c43cf2868, L_0000017c43e04cd0, C4<0>, C4<0>;
v0000017c437b37f0_0 .net *"_ivl_1", 0 0, L_0000017c43e04cd0;  1 drivers
S_0000017c4376c4f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e39e90 .functor OR 1, L_0000017c43e36bd0, L_0000017c43e38a00, C4<0>, C4<0>;
v0000017c437b1770_0 .net "S", 0 0, L_0000017c43e39e20;  1 drivers
v0000017c437af790_0 .net "a", 0 0, L_0000017c43e06cb0;  1 drivers
v0000017c437b1810_0 .net "b", 0 0, L_0000017c43e06030;  1 drivers
v0000017c437af650_0 .net "c", 0 0, L_0000017c43e39e90;  1 drivers
v0000017c437b3d90_0 .net "carry_1", 0 0, L_0000017c43e36bd0;  1 drivers
v0000017c437b2030_0 .net "carry_2", 0 0, L_0000017c43e38a00;  1 drivers
v0000017c437b1d10_0 .net "cin", 0 0, L_0000017c43e05590;  1 drivers
v0000017c437b31b0_0 .net "sum_1", 0 0, L_0000017c43e36b60;  1 drivers
S_0000017c4376c680 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4376c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e36b60 .functor XOR 1, L_0000017c43e06cb0, L_0000017c43e06030, C4<0>, C4<0>;
L_0000017c43e36bd0 .functor AND 1, L_0000017c43e06cb0, L_0000017c43e06030, C4<1>, C4<1>;
v0000017c437b1450_0 .net "S", 0 0, L_0000017c43e36b60;  alias, 1 drivers
v0000017c437b0b90_0 .net "a", 0 0, L_0000017c43e06cb0;  alias, 1 drivers
v0000017c437b0c30_0 .net "b", 0 0, L_0000017c43e06030;  alias, 1 drivers
v0000017c437b18b0_0 .net "c", 0 0, L_0000017c43e36bd0;  alias, 1 drivers
S_0000017c4376c810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4376c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e39e20 .functor XOR 1, L_0000017c43e36b60, L_0000017c43e05590, C4<0>, C4<0>;
L_0000017c43e38a00 .functor AND 1, L_0000017c43e36b60, L_0000017c43e05590, C4<1>, C4<1>;
v0000017c437b14f0_0 .net "S", 0 0, L_0000017c43e39e20;  alias, 1 drivers
v0000017c437b1590_0 .net "a", 0 0, L_0000017c43e36b60;  alias, 1 drivers
v0000017c437b1630_0 .net "b", 0 0, L_0000017c43e05590;  alias, 1 drivers
v0000017c437b16d0_0 .net "c", 0 0, L_0000017c43e38a00;  alias, 1 drivers
S_0000017c4376c9a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437679f0;
 .timescale 0 0;
P_0000017c432476c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e38b50 .functor XOR 1, L_0000017c43cf2868, L_0000017c43e04730, C4<0>, C4<0>;
v0000017c437b3570_0 .net *"_ivl_1", 0 0, L_0000017c43e04730;  1 drivers
S_0000017c43767b80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4376c9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e398e0 .functor OR 1, L_0000017c43e39f00, L_0000017c43e39330, C4<0>, C4<0>;
v0000017c437b1a90_0 .net "S", 0 0, L_0000017c43e39f70;  1 drivers
v0000017c437b34d0_0 .net "a", 0 0, L_0000017c43e05630;  1 drivers
v0000017c437b2b70_0 .net "b", 0 0, L_0000017c43e06850;  1 drivers
v0000017c437b1b30_0 .net "c", 0 0, L_0000017c43e398e0;  1 drivers
v0000017c437b39d0_0 .net "carry_1", 0 0, L_0000017c43e39f00;  1 drivers
v0000017c437b2490_0 .net "carry_2", 0 0, L_0000017c43e39330;  1 drivers
v0000017c437b3b10_0 .net "cin", 0 0, L_0000017c43e06990;  1 drivers
v0000017c437b2990_0 .net "sum_1", 0 0, L_0000017c43e38c30;  1 drivers
S_0000017c4376cb30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43767b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38c30 .functor XOR 1, L_0000017c43e05630, L_0000017c43e06850, C4<0>, C4<0>;
L_0000017c43e39f00 .functor AND 1, L_0000017c43e05630, L_0000017c43e06850, C4<1>, C4<1>;
v0000017c437b36b0_0 .net "S", 0 0, L_0000017c43e38c30;  alias, 1 drivers
v0000017c437b1bd0_0 .net "a", 0 0, L_0000017c43e05630;  alias, 1 drivers
v0000017c437b1db0_0 .net "b", 0 0, L_0000017c43e06850;  alias, 1 drivers
v0000017c437b2f30_0 .net "c", 0 0, L_0000017c43e39f00;  alias, 1 drivers
S_0000017c43768030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43767b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e39f70 .functor XOR 1, L_0000017c43e38c30, L_0000017c43e06990, C4<0>, C4<0>;
L_0000017c43e39330 .functor AND 1, L_0000017c43e38c30, L_0000017c43e06990, C4<1>, C4<1>;
v0000017c437b32f0_0 .net "S", 0 0, L_0000017c43e39f70;  alias, 1 drivers
v0000017c437b1950_0 .net "a", 0 0, L_0000017c43e38c30;  alias, 1 drivers
v0000017c437b1f90_0 .net "b", 0 0, L_0000017c43e06990;  alias, 1 drivers
v0000017c437b2a30_0 .net "c", 0 0, L_0000017c43e39330;  alias, 1 drivers
S_0000017c437edaf0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437679f0;
 .timescale 0 0;
P_0000017c43248240 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3a050 .functor XOR 1, L_0000017c43cf2868, L_0000017c43e04870, C4<0>, C4<0>;
v0000017c437b3bb0_0 .net *"_ivl_1", 0 0, L_0000017c43e04870;  1 drivers
S_0000017c437ecb50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437edaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e38760 .functor OR 1, L_0000017c43e394f0, L_0000017c43e39720, C4<0>, C4<0>;
v0000017c437b3f70_0 .net "S", 0 0, L_0000017c43e38d80;  1 drivers
v0000017c437b3610_0 .net "a", 0 0, L_0000017c43e04910;  1 drivers
v0000017c437b2170_0 .net "b", 0 0, L_0000017c43e060d0;  1 drivers
v0000017c437b2850_0 .net "c", 0 0, L_0000017c43e38760;  1 drivers
v0000017c437b2530_0 .net "carry_1", 0 0, L_0000017c43e394f0;  1 drivers
v0000017c437b3930_0 .net "carry_2", 0 0, L_0000017c43e39720;  1 drivers
v0000017c437b1e50_0 .net "cin", 0 0, L_0000017c43e04c30;  1 drivers
v0000017c437b3750_0 .net "sum_1", 0 0, L_0000017c43e392c0;  1 drivers
S_0000017c437ec510 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ecb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e392c0 .functor XOR 1, L_0000017c43e04910, L_0000017c43e060d0, C4<0>, C4<0>;
L_0000017c43e394f0 .functor AND 1, L_0000017c43e04910, L_0000017c43e060d0, C4<1>, C4<1>;
v0000017c437b3e30_0 .net "S", 0 0, L_0000017c43e392c0;  alias, 1 drivers
v0000017c437b3250_0 .net "a", 0 0, L_0000017c43e04910;  alias, 1 drivers
v0000017c437b3a70_0 .net "b", 0 0, L_0000017c43e060d0;  alias, 1 drivers
v0000017c437b2710_0 .net "c", 0 0, L_0000017c43e394f0;  alias, 1 drivers
S_0000017c437ebd40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ecb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38d80 .functor XOR 1, L_0000017c43e392c0, L_0000017c43e04c30, C4<0>, C4<0>;
L_0000017c43e39720 .functor AND 1, L_0000017c43e392c0, L_0000017c43e04c30, C4<1>, C4<1>;
v0000017c437b1c70_0 .net "S", 0 0, L_0000017c43e38d80;  alias, 1 drivers
v0000017c437b2670_0 .net "a", 0 0, L_0000017c43e392c0;  alias, 1 drivers
v0000017c437b25d0_0 .net "b", 0 0, L_0000017c43e04c30;  alias, 1 drivers
v0000017c437b27b0_0 .net "c", 0 0, L_0000017c43e39720;  alias, 1 drivers
S_0000017c437f0e80 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c437679f0;
 .timescale 0 0;
P_0000017c43247a80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e39fe0 .functor XOR 1, L_0000017c43cf2868, L_0000017c43e04a50, C4<0>, C4<0>;
v0000017c437b40b0_0 .net *"_ivl_1", 0 0, L_0000017c43e04a50;  1 drivers
S_0000017c437ebed0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f0e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e387d0 .functor OR 1, L_0000017c43e39aa0, L_0000017c43e39b10, C4<0>, C4<0>;
v0000017c437b2350_0 .net "S", 0 0, L_0000017c43e39950;  1 drivers
v0000017c437b3390_0 .net "a", 0 0, L_0000017c43e056d0;  1 drivers
v0000017c437b2c10_0 .net "b", 0 0, L_0000017c43e04d70;  1 drivers
v0000017c437b3cf0_0 .net "c", 0 0, L_0000017c43e387d0;  1 drivers
v0000017c437b3ed0_0 .net "carry_1", 0 0, L_0000017c43e39aa0;  1 drivers
v0000017c437b4010_0 .net "carry_2", 0 0, L_0000017c43e39b10;  1 drivers
v0000017c437b23f0_0 .net "cin", 0 0, L_0000017c43e04af0;  1 drivers
v0000017c437b2cb0_0 .net "sum_1", 0 0, L_0000017c43e393a0;  1 drivers
S_0000017c437ee130 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ebed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e393a0 .functor XOR 1, L_0000017c43e056d0, L_0000017c43e04d70, C4<0>, C4<0>;
L_0000017c43e39aa0 .functor AND 1, L_0000017c43e056d0, L_0000017c43e04d70, C4<1>, C4<1>;
v0000017c437b2ad0_0 .net "S", 0 0, L_0000017c43e393a0;  alias, 1 drivers
v0000017c437b3890_0 .net "a", 0 0, L_0000017c43e056d0;  alias, 1 drivers
v0000017c437b20d0_0 .net "b", 0 0, L_0000017c43e04d70;  alias, 1 drivers
v0000017c437b3c50_0 .net "c", 0 0, L_0000017c43e39aa0;  alias, 1 drivers
S_0000017c437efee0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ebed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e39950 .functor XOR 1, L_0000017c43e393a0, L_0000017c43e04af0, C4<0>, C4<0>;
L_0000017c43e39b10 .functor AND 1, L_0000017c43e393a0, L_0000017c43e04af0, C4<1>, C4<1>;
v0000017c437b2210_0 .net "S", 0 0, L_0000017c43e39950;  alias, 1 drivers
v0000017c437b22b0_0 .net "a", 0 0, L_0000017c43e393a0;  alias, 1 drivers
v0000017c437b28f0_0 .net "b", 0 0, L_0000017c43e04af0;  alias, 1 drivers
v0000017c437b3430_0 .net "c", 0 0, L_0000017c43e39b10;  alias, 1 drivers
S_0000017c437f0070 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c437679f0;
 .timescale 0 0;
P_0000017c432474c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e39640 .functor XOR 1, L_0000017c43cf2868, L_0000017c43e04e10, C4<0>, C4<0>;
v0000017c437b4830_0 .net *"_ivl_1", 0 0, L_0000017c43e04e10;  1 drivers
S_0000017c437f0200 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f0070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e38920 .functor OR 1, L_0000017c43e38ed0, L_0000017c43e39790, C4<0>, C4<0>;
v0000017c437b43d0_0 .net "S", 0 0, L_0000017c43e38a70;  1 drivers
v0000017c437b55f0_0 .net "a", 0 0, L_0000017c43e05770;  1 drivers
v0000017c437b68b0_0 .net "b", 0 0, L_0000017c43e05c70;  1 drivers
v0000017c437b4a10_0 .net "c", 0 0, L_0000017c43e38920;  1 drivers
v0000017c437b5c30_0 .net "carry_1", 0 0, L_0000017c43e38ed0;  1 drivers
v0000017c437b6310_0 .net "carry_2", 0 0, L_0000017c43e39790;  1 drivers
v0000017c437b50f0_0 .net "cin", 0 0, L_0000017c43e06170;  1 drivers
v0000017c437b5050_0 .net "sum_1", 0 0, L_0000017c43e3a0c0;  1 drivers
S_0000017c437f0390 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f0200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a0c0 .functor XOR 1, L_0000017c43e05770, L_0000017c43e05c70, C4<0>, C4<0>;
L_0000017c43e38ed0 .functor AND 1, L_0000017c43e05770, L_0000017c43e05c70, C4<1>, C4<1>;
v0000017c437b1ef0_0 .net "S", 0 0, L_0000017c43e3a0c0;  alias, 1 drivers
v0000017c437b19f0_0 .net "a", 0 0, L_0000017c43e05770;  alias, 1 drivers
v0000017c437b2d50_0 .net "b", 0 0, L_0000017c43e05c70;  alias, 1 drivers
v0000017c437b2df0_0 .net "c", 0 0, L_0000017c43e38ed0;  alias, 1 drivers
S_0000017c437ecce0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f0200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38a70 .functor XOR 1, L_0000017c43e3a0c0, L_0000017c43e06170, C4<0>, C4<0>;
L_0000017c43e39790 .functor AND 1, L_0000017c43e3a0c0, L_0000017c43e06170, C4<1>, C4<1>;
v0000017c437b2e90_0 .net "S", 0 0, L_0000017c43e38a70;  alias, 1 drivers
v0000017c437b2fd0_0 .net "a", 0 0, L_0000017c43e3a0c0;  alias, 1 drivers
v0000017c437b3070_0 .net "b", 0 0, L_0000017c43e06170;  alias, 1 drivers
v0000017c437b3110_0 .net "c", 0 0, L_0000017c43e39790;  alias, 1 drivers
S_0000017c437ed7d0 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248280 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf28b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e39bf0 .functor BUFZ 1, L_0000017c43cf28b0, C4<0>, C4<0>, C4<0>;
v0000017c437b6bd0_0 .net "S", 4 0, L_0000017c43e086f0;  alias, 1 drivers
v0000017c437b7cb0_0 .net *"_ivl_0", 0 0, L_0000017c43e39170;  1 drivers
v0000017c437b8d90_0 .net *"_ivl_10", 0 0, L_0000017c43e38e60;  1 drivers
v0000017c437b69f0_0 .net *"_ivl_20", 0 0, L_0000017c43e39480;  1 drivers
v0000017c437b6a90_0 .net *"_ivl_30", 0 0, L_0000017c43e396b0;  1 drivers
v0000017c437b6d10_0 .net *"_ivl_40", 0 0, L_0000017c43e3a1a0;  1 drivers
v0000017c437b7d50_0 .net *"_ivl_56", 0 0, L_0000017c43e39bf0;  1 drivers
v0000017c437b6b30_0 .net "a", 4 0, L_0000017c43e04f50;  alias, 1 drivers
v0000017c437b6c70_0 .net "b", 4 0, o0000017c4382e848;  alias, 0 drivers
v0000017c437b6f90_0 .net "b1", 4 0, L_0000017c43e072f0;  1 drivers
v0000017c437b81b0_0 .net "c", 0 0, L_0000017c43e071b0;  alias, 1 drivers
v0000017c437b8070_0 .net "cin", 0 0, L_0000017c43cf28b0;  1 drivers
v0000017c437b7df0_0 .net "co", 5 0, L_0000017c43e07b10;  1 drivers
L_0000017c43e051d0 .part o0000017c4382e848, 0, 1;
L_0000017c43e05270 .part L_0000017c43e04f50, 0, 1;
L_0000017c43e062b0 .part L_0000017c43e072f0, 0, 1;
L_0000017c43e058b0 .part L_0000017c43e07b10, 0, 1;
L_0000017c43e05a90 .part o0000017c4382e848, 1, 1;
L_0000017c43e05b30 .part L_0000017c43e04f50, 1, 1;
L_0000017c43e05bd0 .part L_0000017c43e072f0, 1, 1;
L_0000017c43e07ed0 .part L_0000017c43e07b10, 1, 1;
L_0000017c43e07890 .part o0000017c4382e848, 2, 1;
L_0000017c43e08650 .part L_0000017c43e04f50, 2, 1;
L_0000017c43e08fb0 .part L_0000017c43e072f0, 2, 1;
L_0000017c43e085b0 .part L_0000017c43e07b10, 2, 1;
L_0000017c43e07c50 .part o0000017c4382e848, 3, 1;
L_0000017c43e076b0 .part L_0000017c43e04f50, 3, 1;
L_0000017c43e09370 .part L_0000017c43e072f0, 3, 1;
L_0000017c43e090f0 .part L_0000017c43e07b10, 3, 1;
LS_0000017c43e072f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e39170, L_0000017c43e38e60, L_0000017c43e39480, L_0000017c43e396b0;
LS_0000017c43e072f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3a1a0;
L_0000017c43e072f0 .concat8 [ 4 1 0 0], LS_0000017c43e072f0_0_0, LS_0000017c43e072f0_0_4;
L_0000017c43e08510 .part o0000017c4382e848, 4, 1;
L_0000017c43e08dd0 .part L_0000017c43e04f50, 4, 1;
L_0000017c43e08a10 .part L_0000017c43e072f0, 4, 1;
L_0000017c43e074d0 .part L_0000017c43e07b10, 4, 1;
LS_0000017c43e086f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e38840, L_0000017c43e38ae0, L_0000017c43e39870, L_0000017c43e39a30;
LS_0000017c43e086f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3a210;
L_0000017c43e086f0 .concat8 [ 4 1 0 0], LS_0000017c43e086f0_0_0, LS_0000017c43e086f0_0_4;
LS_0000017c43e07b10_0_0 .concat8 [ 1 1 1 1], L_0000017c43e39bf0, L_0000017c43e39410, L_0000017c43e39250, L_0000017c43e3a130;
LS_0000017c43e07b10_0_4 .concat8 [ 1 1 0 0], L_0000017c43e39090, L_0000017c43e3a280;
L_0000017c43e07b10 .concat8 [ 4 2 0 0], LS_0000017c43e07b10_0_0, LS_0000017c43e07b10_0_4;
L_0000017c43e071b0 .part L_0000017c43e07b10, 5, 1;
S_0000017c437ece70 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437ed7d0;
 .timescale 0 0;
P_0000017c43247e40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e39170 .functor XOR 1, L_0000017c43cf28b0, L_0000017c43e051d0, C4<0>, C4<0>;
v0000017c437b6270_0 .net *"_ivl_1", 0 0, L_0000017c43e051d0;  1 drivers
S_0000017c437edfa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437ece70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e39410 .functor OR 1, L_0000017c43e38bc0, L_0000017c43e39800, C4<0>, C4<0>;
v0000017c437b66d0_0 .net "S", 0 0, L_0000017c43e38840;  1 drivers
v0000017c437b6590_0 .net "a", 0 0, L_0000017c43e05270;  1 drivers
v0000017c437b54b0_0 .net "b", 0 0, L_0000017c43e062b0;  1 drivers
v0000017c437b4970_0 .net "c", 0 0, L_0000017c43e39410;  1 drivers
v0000017c437b5190_0 .net "carry_1", 0 0, L_0000017c43e38bc0;  1 drivers
v0000017c437b5e10_0 .net "carry_2", 0 0, L_0000017c43e39800;  1 drivers
v0000017c437b6630_0 .net "cin", 0 0, L_0000017c43e058b0;  1 drivers
v0000017c437b4bf0_0 .net "sum_1", 0 0, L_0000017c43e391e0;  1 drivers
S_0000017c437ed960 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437edfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e391e0 .functor XOR 1, L_0000017c43e05270, L_0000017c43e062b0, C4<0>, C4<0>;
L_0000017c43e38bc0 .functor AND 1, L_0000017c43e05270, L_0000017c43e062b0, C4<1>, C4<1>;
v0000017c437b6090_0 .net "S", 0 0, L_0000017c43e391e0;  alias, 1 drivers
v0000017c437b57d0_0 .net "a", 0 0, L_0000017c43e05270;  alias, 1 drivers
v0000017c437b6810_0 .net "b", 0 0, L_0000017c43e062b0;  alias, 1 drivers
v0000017c437b5370_0 .net "c", 0 0, L_0000017c43e38bc0;  alias, 1 drivers
S_0000017c437eb3e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437edfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38840 .functor XOR 1, L_0000017c43e391e0, L_0000017c43e058b0, C4<0>, C4<0>;
L_0000017c43e39800 .functor AND 1, L_0000017c43e391e0, L_0000017c43e058b0, C4<1>, C4<1>;
v0000017c437b5410_0 .net "S", 0 0, L_0000017c43e38840;  alias, 1 drivers
v0000017c437b4dd0_0 .net "a", 0 0, L_0000017c43e391e0;  alias, 1 drivers
v0000017c437b61d0_0 .net "b", 0 0, L_0000017c43e058b0;  alias, 1 drivers
v0000017c437b4c90_0 .net "c", 0 0, L_0000017c43e39800;  alias, 1 drivers
S_0000017c437ec1f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437ed7d0;
 .timescale 0 0;
P_0000017c43247380 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e38e60 .functor XOR 1, L_0000017c43cf28b0, L_0000017c43e05a90, C4<0>, C4<0>;
v0000017c437b4790_0 .net *"_ivl_1", 0 0, L_0000017c43e05a90;  1 drivers
S_0000017c437ed000 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437ec1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e39250 .functor OR 1, L_0000017c43e39d40, L_0000017c43e38ca0, C4<0>, C4<0>;
v0000017c437b59b0_0 .net "S", 0 0, L_0000017c43e38ae0;  1 drivers
v0000017c437b4e70_0 .net "a", 0 0, L_0000017c43e05b30;  1 drivers
v0000017c437b63b0_0 .net "b", 0 0, L_0000017c43e05bd0;  1 drivers
v0000017c437b4290_0 .net "c", 0 0, L_0000017c43e39250;  1 drivers
v0000017c437b46f0_0 .net "carry_1", 0 0, L_0000017c43e39d40;  1 drivers
v0000017c437b5eb0_0 .net "carry_2", 0 0, L_0000017c43e38ca0;  1 drivers
v0000017c437b5b90_0 .net "cin", 0 0, L_0000017c43e07ed0;  1 drivers
v0000017c437b4f10_0 .net "sum_1", 0 0, L_0000017c43e38df0;  1 drivers
S_0000017c437ed190 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ed000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38df0 .functor XOR 1, L_0000017c43e05b30, L_0000017c43e05bd0, C4<0>, C4<0>;
L_0000017c43e39d40 .functor AND 1, L_0000017c43e05b30, L_0000017c43e05bd0, C4<1>, C4<1>;
v0000017c437b4ab0_0 .net "S", 0 0, L_0000017c43e38df0;  alias, 1 drivers
v0000017c437b5af0_0 .net "a", 0 0, L_0000017c43e05b30;  alias, 1 drivers
v0000017c437b5730_0 .net "b", 0 0, L_0000017c43e05bd0;  alias, 1 drivers
v0000017c437b5ff0_0 .net "c", 0 0, L_0000017c43e39d40;  alias, 1 drivers
S_0000017c437ec6a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ed000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38ae0 .functor XOR 1, L_0000017c43e38df0, L_0000017c43e07ed0, C4<0>, C4<0>;
L_0000017c43e38ca0 .functor AND 1, L_0000017c43e38df0, L_0000017c43e07ed0, C4<1>, C4<1>;
v0000017c437b4150_0 .net "S", 0 0, L_0000017c43e38ae0;  alias, 1 drivers
v0000017c437b41f0_0 .net "a", 0 0, L_0000017c43e38df0;  alias, 1 drivers
v0000017c437b4d30_0 .net "b", 0 0, L_0000017c43e07ed0;  alias, 1 drivers
v0000017c437b6130_0 .net "c", 0 0, L_0000017c43e38ca0;  alias, 1 drivers
S_0000017c437ee2c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437ed7d0;
 .timescale 0 0;
P_0000017c43247c00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e39480 .functor XOR 1, L_0000017c43cf28b0, L_0000017c43e07890, C4<0>, C4<0>;
v0000017c437b78f0_0 .net *"_ivl_1", 0 0, L_0000017c43e07890;  1 drivers
S_0000017c437edc80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437ee2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3a130 .functor OR 1, L_0000017c43e395d0, L_0000017c43e38d10, C4<0>, C4<0>;
v0000017c437b7f30_0 .net "S", 0 0, L_0000017c43e39870;  1 drivers
v0000017c437b73f0_0 .net "a", 0 0, L_0000017c43e08650;  1 drivers
v0000017c437b87f0_0 .net "b", 0 0, L_0000017c43e08fb0;  1 drivers
v0000017c437b8930_0 .net "c", 0 0, L_0000017c43e3a130;  1 drivers
v0000017c437b6950_0 .net "carry_1", 0 0, L_0000017c43e395d0;  1 drivers
v0000017c437b70d0_0 .net "carry_2", 0 0, L_0000017c43e38d10;  1 drivers
v0000017c437b7490_0 .net "cin", 0 0, L_0000017c43e085b0;  1 drivers
v0000017c437b8ed0_0 .net "sum_1", 0 0, L_0000017c43e38f40;  1 drivers
S_0000017c437f0520 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437edc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38f40 .functor XOR 1, L_0000017c43e08650, L_0000017c43e08fb0, C4<0>, C4<0>;
L_0000017c43e395d0 .functor AND 1, L_0000017c43e08650, L_0000017c43e08fb0, C4<1>, C4<1>;
v0000017c437b4510_0 .net "S", 0 0, L_0000017c43e38f40;  alias, 1 drivers
v0000017c437b5cd0_0 .net "a", 0 0, L_0000017c43e08650;  alias, 1 drivers
v0000017c437b4330_0 .net "b", 0 0, L_0000017c43e08fb0;  alias, 1 drivers
v0000017c437b4fb0_0 .net "c", 0 0, L_0000017c43e395d0;  alias, 1 drivers
S_0000017c437ede10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437edc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e39870 .functor XOR 1, L_0000017c43e38f40, L_0000017c43e085b0, C4<0>, C4<0>;
L_0000017c43e38d10 .functor AND 1, L_0000017c43e38f40, L_0000017c43e085b0, C4<1>, C4<1>;
v0000017c437b6450_0 .net "S", 0 0, L_0000017c43e39870;  alias, 1 drivers
v0000017c437b64f0_0 .net "a", 0 0, L_0000017c43e38f40;  alias, 1 drivers
v0000017c437b45b0_0 .net "b", 0 0, L_0000017c43e085b0;  alias, 1 drivers
v0000017c437b4650_0 .net "c", 0 0, L_0000017c43e38d10;  alias, 1 drivers
S_0000017c437ed320 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c437ed7d0;
 .timescale 0 0;
P_0000017c432473c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e396b0 .functor XOR 1, L_0000017c43cf28b0, L_0000017c43e07c50, C4<0>, C4<0>;
v0000017c437b6e50_0 .net *"_ivl_1", 0 0, L_0000017c43e07c50;  1 drivers
S_0000017c437f06b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437ed320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e39090 .functor OR 1, L_0000017c43e39c60, L_0000017c43e38fb0, C4<0>, C4<0>;
v0000017c437b7530_0 .net "S", 0 0, L_0000017c43e39a30;  1 drivers
v0000017c437b8a70_0 .net "a", 0 0, L_0000017c43e076b0;  1 drivers
v0000017c437b7350_0 .net "b", 0 0, L_0000017c43e09370;  1 drivers
v0000017c437b8b10_0 .net "c", 0 0, L_0000017c43e39090;  1 drivers
v0000017c437b90b0_0 .net "carry_1", 0 0, L_0000017c43e39c60;  1 drivers
v0000017c437b7170_0 .net "carry_2", 0 0, L_0000017c43e38fb0;  1 drivers
v0000017c437b8bb0_0 .net "cin", 0 0, L_0000017c43e090f0;  1 drivers
v0000017c437b7210_0 .net "sum_1", 0 0, L_0000017c43e399c0;  1 drivers
S_0000017c437eea90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e399c0 .functor XOR 1, L_0000017c43e076b0, L_0000017c43e09370, C4<0>, C4<0>;
L_0000017c43e39c60 .functor AND 1, L_0000017c43e076b0, L_0000017c43e09370, C4<1>, C4<1>;
v0000017c437b8890_0 .net "S", 0 0, L_0000017c43e399c0;  alias, 1 drivers
v0000017c437b7b70_0 .net "a", 0 0, L_0000017c43e076b0;  alias, 1 drivers
v0000017c437b75d0_0 .net "b", 0 0, L_0000017c43e09370;  alias, 1 drivers
v0000017c437b89d0_0 .net "c", 0 0, L_0000017c43e39c60;  alias, 1 drivers
S_0000017c437ee450 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e39a30 .functor XOR 1, L_0000017c43e399c0, L_0000017c43e090f0, C4<0>, C4<0>;
L_0000017c43e38fb0 .functor AND 1, L_0000017c43e399c0, L_0000017c43e090f0, C4<1>, C4<1>;
v0000017c437b8110_0 .net "S", 0 0, L_0000017c43e39a30;  alias, 1 drivers
v0000017c437b8570_0 .net "a", 0 0, L_0000017c43e399c0;  alias, 1 drivers
v0000017c437b8250_0 .net "b", 0 0, L_0000017c43e090f0;  alias, 1 drivers
v0000017c437b7990_0 .net "c", 0 0, L_0000017c43e38fb0;  alias, 1 drivers
S_0000017c437ec380 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c437ed7d0;
 .timescale 0 0;
P_0000017c43247ac0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e3a1a0 .functor XOR 1, L_0000017c43cf28b0, L_0000017c43e08510, C4<0>, C4<0>;
v0000017c437b7c10_0 .net *"_ivl_1", 0 0, L_0000017c43e08510;  1 drivers
S_0000017c437ec830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437ec380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3a280 .functor OR 1, L_0000017c43e39020, L_0000017c43e39b80, C4<0>, C4<0>;
v0000017c437b77b0_0 .net "S", 0 0, L_0000017c43e3a210;  1 drivers
v0000017c437b8c50_0 .net "a", 0 0, L_0000017c43e08dd0;  1 drivers
v0000017c437b7ad0_0 .net "b", 0 0, L_0000017c43e08a10;  1 drivers
v0000017c437b7850_0 .net "c", 0 0, L_0000017c43e3a280;  1 drivers
v0000017c437b7fd0_0 .net "carry_1", 0 0, L_0000017c43e39020;  1 drivers
v0000017c437b7a30_0 .net "carry_2", 0 0, L_0000017c43e39b80;  1 drivers
v0000017c437b7e90_0 .net "cin", 0 0, L_0000017c43e074d0;  1 drivers
v0000017c437b8cf0_0 .net "sum_1", 0 0, L_0000017c43e388b0;  1 drivers
S_0000017c437eedb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ec830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e388b0 .functor XOR 1, L_0000017c43e08dd0, L_0000017c43e08a10, C4<0>, C4<0>;
L_0000017c43e39020 .functor AND 1, L_0000017c43e08dd0, L_0000017c43e08a10, C4<1>, C4<1>;
v0000017c437b7670_0 .net "S", 0 0, L_0000017c43e388b0;  alias, 1 drivers
v0000017c437b9010_0 .net "a", 0 0, L_0000017c43e08dd0;  alias, 1 drivers
v0000017c437b8e30_0 .net "b", 0 0, L_0000017c43e08a10;  alias, 1 drivers
v0000017c437b72b0_0 .net "c", 0 0, L_0000017c43e39020;  alias, 1 drivers
S_0000017c437eb890 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ec830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a210 .functor XOR 1, L_0000017c43e388b0, L_0000017c43e074d0, C4<0>, C4<0>;
L_0000017c43e39b80 .functor AND 1, L_0000017c43e388b0, L_0000017c43e074d0, C4<1>, C4<1>;
v0000017c437b8f70_0 .net "S", 0 0, L_0000017c43e3a210;  alias, 1 drivers
v0000017c437b6db0_0 .net "a", 0 0, L_0000017c43e388b0;  alias, 1 drivers
v0000017c437b7710_0 .net "b", 0 0, L_0000017c43e074d0;  alias, 1 drivers
v0000017c437b6ef0_0 .net "c", 0 0, L_0000017c43e39b80;  alias, 1 drivers
S_0000017c437eb0c0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e379d0 .functor AND 1, L_0000017c43e042d0, L_0000017c43e03ab0, C4<1>, C4<1>;
v0000017c437b82f0_0 .net "X", 0 0, L_0000017c43e042d0;  alias, 1 drivers
v0000017c437b8390_0 .net "Y", 0 0, L_0000017c43e03ab0;  alias, 1 drivers
v0000017c437b7030_0 .net "Z", 2 0, L_0000017c43e02c50;  alias, 1 drivers
L_0000017c43cf2508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437b8430_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2508;  1 drivers
L_0000017c43cf2550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437b84d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf2550;  1 drivers
v0000017c437b8610_0 .net *"_ivl_9", 0 0, L_0000017c43e379d0;  1 drivers
L_0000017c43e02c50 .concat8 [ 1 1 1 0], L_0000017c43e379d0, L_0000017c43cf2550, L_0000017c43cf2508;
S_0000017c437ee770 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e37b20 .functor AND 1, L_0000017c43e03290, L_0000017c43e03b50, C4<1>, C4<1>;
v0000017c437b86b0_0 .net "X", 0 0, L_0000017c43e03290;  alias, 1 drivers
v0000017c437b8750_0 .net "Y", 0 0, L_0000017c43e03b50;  alias, 1 drivers
v0000017c437ba5f0_0 .net "Z", 2 0, L_0000017c43e02d90;  alias, 1 drivers
L_0000017c43cf2598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437baa50_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2598;  1 drivers
L_0000017c43cf25e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437ba230_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf25e0;  1 drivers
v0000017c437ba2d0_0 .net *"_ivl_9", 0 0, L_0000017c43e37b20;  1 drivers
L_0000017c43e02d90 .concat8 [ 1 1 1 0], L_0000017c43e37b20, L_0000017c43cf25e0, L_0000017c43cf2598;
S_0000017c437ee5e0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e36f50 .functor AND 1, o0000017c4382ec68, o0000017c4382ec98, C4<1>, C4<1>;
v0000017c437b9e70_0 .net "X", 0 0, o0000017c4382ec68;  alias, 0 drivers
v0000017c437ba370_0 .net "Y", 0 0, o0000017c4382ec98;  alias, 0 drivers
v0000017c437b9830_0 .net "Z", 2 0, L_0000017c43e02f70;  alias, 1 drivers
L_0000017c43cf2628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437b9f10_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2628;  1 drivers
L_0000017c43cf2670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437b93d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf2670;  1 drivers
v0000017c437ba410_0 .net *"_ivl_9", 0 0, L_0000017c43e36f50;  1 drivers
L_0000017c43e02f70 .concat8 [ 1 1 1 0], L_0000017c43e36f50, L_0000017c43cf2670, L_0000017c43cf2628;
S_0000017c437ef3f0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547120 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547158 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547190 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c437b98d0_0 .net *"_ivl_0", 4 0, L_0000017c43e05d10;  1 drivers
L_0000017c43cf2748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437bb770_0 .net *"_ivl_3", 1 0, L_0000017c43cf2748;  1 drivers
v0000017c437baf50_0 .net *"_ivl_6", 2 0, L_0000017c43e06710;  1 drivers
L_0000017c43cf2790 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437ba870_0 .net *"_ivl_8", 1 0, L_0000017c43cf2790;  1 drivers
v0000017c437ba4b0_0 .net "a", 2 0, L_0000017c43e02c50;  alias, 1 drivers
v0000017c437ba910_0 .net "a_out", 4 0, L_0000017c43e05f90;  alias, 1 drivers
L_0000017c43e05d10 .concat [ 3 2 0 0], L_0000017c43e02c50, L_0000017c43cf2748;
L_0000017c43e06710 .part L_0000017c43e05d10, 0, 3;
L_0000017c43e05f90 .concat [ 2 3 0 0], L_0000017c43cf2790, L_0000017c43e06710;
S_0000017c437ec9c0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547a10 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547a48 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547a80 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c437bacd0_0 .net *"_ivl_0", 4 0, L_0000017c43e047d0;  1 drivers
L_0000017c43cf27d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c437b9970_0 .net *"_ivl_3", 1 0, L_0000017c43cf27d8;  1 drivers
v0000017c437bab90_0 .net *"_ivl_6", 3 0, L_0000017c43e05950;  1 drivers
L_0000017c43cf2820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c437b9fb0_0 .net *"_ivl_8", 0 0, L_0000017c43cf2820;  1 drivers
v0000017c437b9dd0_0 .net "a", 2 0, L_0000017c43e06ad0;  alias, 1 drivers
v0000017c437bb450_0 .net "a_out", 4 0, L_0000017c43e06530;  alias, 1 drivers
L_0000017c43e047d0 .concat [ 3 2 0 0], L_0000017c43e06ad0, L_0000017c43cf27d8;
L_0000017c43e05950 .part L_0000017c43e047d0, 0, 4;
L_0000017c43e06530 .concat [ 1 4 0 0], L_0000017c43cf2820, L_0000017c43e05950;
S_0000017c437eef40 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43768990;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247440 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf2700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e385a0 .functor BUFZ 1, L_0000017c43cf2700, C4<0>, C4<0>, C4<0>;
v0000017c437bd570_0 .net "S", 2 0, L_0000017c43e06ad0;  alias, 1 drivers
v0000017c437bc030_0 .net *"_ivl_0", 0 0, L_0000017c43e36fc0;  1 drivers
v0000017c437bd070_0 .net *"_ivl_10", 0 0, L_0000017c43e37d50;  1 drivers
v0000017c437bc0d0_0 .net *"_ivl_20", 0 0, L_0000017c43e37e30;  1 drivers
v0000017c437bd7f0_0 .net *"_ivl_36", 0 0, L_0000017c43e385a0;  1 drivers
v0000017c437bc350_0 .net "a", 2 0, L_0000017c43e02f70;  alias, 1 drivers
v0000017c437bd9d0_0 .net "b", 2 0, L_0000017c43e049b0;  alias, 1 drivers
v0000017c437bc170_0 .net "b1", 2 0, L_0000017c43e06c10;  1 drivers
v0000017c437bde30_0 .net "c", 0 0, L_0000017c43e063f0;  alias, 1 drivers
v0000017c437bc210_0 .net "cin", 0 0, L_0000017c43cf2700;  1 drivers
v0000017c437bc5d0_0 .net "co", 3 0, L_0000017c43e068f0;  1 drivers
L_0000017c43e05ef0 .part L_0000017c43e049b0, 0, 1;
L_0000017c43e04690 .part L_0000017c43e02f70, 0, 1;
L_0000017c43e05450 .part L_0000017c43e06c10, 0, 1;
L_0000017c43e045f0 .part L_0000017c43e068f0, 0, 1;
L_0000017c43e06490 .part L_0000017c43e049b0, 1, 1;
L_0000017c43e04eb0 .part L_0000017c43e02f70, 1, 1;
L_0000017c43e05130 .part L_0000017c43e06c10, 1, 1;
L_0000017c43e06210 .part L_0000017c43e068f0, 1, 1;
L_0000017c43e06c10 .concat8 [ 1 1 1 0], L_0000017c43e36fc0, L_0000017c43e37d50, L_0000017c43e37e30;
L_0000017c43e05090 .part L_0000017c43e049b0, 2, 1;
L_0000017c43e067b0 .part L_0000017c43e02f70, 2, 1;
L_0000017c43e05db0 .part L_0000017c43e06c10, 2, 1;
L_0000017c43e054f0 .part L_0000017c43e068f0, 2, 1;
L_0000017c43e06ad0 .concat8 [ 1 1 1 0], L_0000017c43e372d0, L_0000017c43e37ab0, L_0000017c43e38450;
L_0000017c43e068f0 .concat8 [ 1 1 1 1], L_0000017c43e385a0, L_0000017c43e37490, L_0000017c43e37c70, L_0000017c43e384c0;
L_0000017c43e063f0 .part L_0000017c43e068f0, 3, 1;
S_0000017c437ed4b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437eef40;
 .timescale 0 0;
P_0000017c43247500 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e36fc0 .functor XOR 1, L_0000017c43cf2700, L_0000017c43e05ef0, C4<0>, C4<0>;
v0000017c437ba190_0 .net *"_ivl_1", 0 0, L_0000017c43e05ef0;  1 drivers
S_0000017c437ee900 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437ed4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e37490 .functor OR 1, L_0000017c43e371f0, L_0000017c43e37420, C4<0>, C4<0>;
v0000017c437b9b50_0 .net "S", 0 0, L_0000017c43e372d0;  1 drivers
v0000017c437bb630_0 .net "a", 0 0, L_0000017c43e04690;  1 drivers
v0000017c437b9bf0_0 .net "b", 0 0, L_0000017c43e05450;  1 drivers
v0000017c437b9d30_0 .net "c", 0 0, L_0000017c43e37490;  1 drivers
v0000017c437bac30_0 .net "carry_1", 0 0, L_0000017c43e371f0;  1 drivers
v0000017c437b9650_0 .net "carry_2", 0 0, L_0000017c43e37420;  1 drivers
v0000017c437ba050_0 .net "cin", 0 0, L_0000017c43e045f0;  1 drivers
v0000017c437ba0f0_0 .net "sum_1", 0 0, L_0000017c43e37180;  1 drivers
S_0000017c437eb570 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ee900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37180 .functor XOR 1, L_0000017c43e04690, L_0000017c43e05450, C4<0>, C4<0>;
L_0000017c43e371f0 .functor AND 1, L_0000017c43e04690, L_0000017c43e05450, C4<1>, C4<1>;
v0000017c437b9c90_0 .net "S", 0 0, L_0000017c43e37180;  alias, 1 drivers
v0000017c437ba550_0 .net "a", 0 0, L_0000017c43e04690;  alias, 1 drivers
v0000017c437bb270_0 .net "b", 0 0, L_0000017c43e05450;  alias, 1 drivers
v0000017c437ba9b0_0 .net "c", 0 0, L_0000017c43e371f0;  alias, 1 drivers
S_0000017c437ed640 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ee900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e372d0 .functor XOR 1, L_0000017c43e37180, L_0000017c43e045f0, C4<0>, C4<0>;
L_0000017c43e37420 .functor AND 1, L_0000017c43e37180, L_0000017c43e045f0, C4<1>, C4<1>;
v0000017c437bae10_0 .net "S", 0 0, L_0000017c43e372d0;  alias, 1 drivers
v0000017c437b9a10_0 .net "a", 0 0, L_0000017c43e37180;  alias, 1 drivers
v0000017c437baff0_0 .net "b", 0 0, L_0000017c43e045f0;  alias, 1 drivers
v0000017c437b9ab0_0 .net "c", 0 0, L_0000017c43e37420;  alias, 1 drivers
S_0000017c437f0840 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437eef40;
 .timescale 0 0;
P_0000017c43247840 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e37d50 .functor XOR 1, L_0000017c43cf2700, L_0000017c43e06490, C4<0>, C4<0>;
v0000017c437bb310_0 .net *"_ivl_1", 0 0, L_0000017c43e06490;  1 drivers
S_0000017c437eec20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f0840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e37c70 .functor OR 1, L_0000017c43e383e0, L_0000017c43e37c00, C4<0>, C4<0>;
v0000017c437bb6d0_0 .net "S", 0 0, L_0000017c43e37ab0;  1 drivers
v0000017c437bad70_0 .net "a", 0 0, L_0000017c43e04eb0;  1 drivers
v0000017c437b9510_0 .net "b", 0 0, L_0000017c43e05130;  1 drivers
v0000017c437baeb0_0 .net "c", 0 0, L_0000017c43e37c70;  1 drivers
v0000017c437bb090_0 .net "carry_1", 0 0, L_0000017c43e383e0;  1 drivers
v0000017c437b9150_0 .net "carry_2", 0 0, L_0000017c43e37c00;  1 drivers
v0000017c437b91f0_0 .net "cin", 0 0, L_0000017c43e06210;  1 drivers
v0000017c437bb1d0_0 .net "sum_1", 0 0, L_0000017c43e37a40;  1 drivers
S_0000017c437ef0d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437eec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37a40 .functor XOR 1, L_0000017c43e04eb0, L_0000017c43e05130, C4<0>, C4<0>;
L_0000017c43e383e0 .functor AND 1, L_0000017c43e04eb0, L_0000017c43e05130, C4<1>, C4<1>;
v0000017c437bb130_0 .net "S", 0 0, L_0000017c43e37a40;  alias, 1 drivers
v0000017c437ba690_0 .net "a", 0 0, L_0000017c43e04eb0;  alias, 1 drivers
v0000017c437ba730_0 .net "b", 0 0, L_0000017c43e05130;  alias, 1 drivers
v0000017c437bb810_0 .net "c", 0 0, L_0000017c43e383e0;  alias, 1 drivers
S_0000017c437eb700 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437eec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37ab0 .functor XOR 1, L_0000017c43e37a40, L_0000017c43e06210, C4<0>, C4<0>;
L_0000017c43e37c00 .functor AND 1, L_0000017c43e37a40, L_0000017c43e06210, C4<1>, C4<1>;
v0000017c437ba7d0_0 .net "S", 0 0, L_0000017c43e37ab0;  alias, 1 drivers
v0000017c437b9470_0 .net "a", 0 0, L_0000017c43e37a40;  alias, 1 drivers
v0000017c437baaf0_0 .net "b", 0 0, L_0000017c43e06210;  alias, 1 drivers
v0000017c437bb8b0_0 .net "c", 0 0, L_0000017c43e37c00;  alias, 1 drivers
S_0000017c437efd50 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437eef40;
 .timescale 0 0;
P_0000017c43247580 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e37e30 .functor XOR 1, L_0000017c43cf2700, L_0000017c43e05090, C4<0>, C4<0>;
v0000017c437bbef0_0 .net *"_ivl_1", 0 0, L_0000017c43e05090;  1 drivers
S_0000017c437ef260 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437efd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e384c0 .functor OR 1, L_0000017c43e380d0, L_0000017c43e38530, C4<0>, C4<0>;
v0000017c437bc490_0 .net "S", 0 0, L_0000017c43e38450;  1 drivers
v0000017c437bd930_0 .net "a", 0 0, L_0000017c43e067b0;  1 drivers
v0000017c437bd890_0 .net "b", 0 0, L_0000017c43e05db0;  1 drivers
v0000017c437bcb70_0 .net "c", 0 0, L_0000017c43e384c0;  1 drivers
v0000017c437bd750_0 .net "carry_1", 0 0, L_0000017c43e380d0;  1 drivers
v0000017c437bc990_0 .net "carry_2", 0 0, L_0000017c43e38530;  1 drivers
v0000017c437bba90_0 .net "cin", 0 0, L_0000017c43e054f0;  1 drivers
v0000017c437bc530_0 .net "sum_1", 0 0, L_0000017c43e37ea0;  1 drivers
S_0000017c437f09d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ef260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e37ea0 .functor XOR 1, L_0000017c43e067b0, L_0000017c43e05db0, C4<0>, C4<0>;
L_0000017c43e380d0 .functor AND 1, L_0000017c43e067b0, L_0000017c43e05db0, C4<1>, C4<1>;
v0000017c437bb3b0_0 .net "S", 0 0, L_0000017c43e37ea0;  alias, 1 drivers
v0000017c437b9290_0 .net "a", 0 0, L_0000017c43e067b0;  alias, 1 drivers
v0000017c437b9330_0 .net "b", 0 0, L_0000017c43e05db0;  alias, 1 drivers
v0000017c437bb4f0_0 .net "c", 0 0, L_0000017c43e380d0;  alias, 1 drivers
S_0000017c437ef580 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ef260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e38450 .functor XOR 1, L_0000017c43e37ea0, L_0000017c43e054f0, C4<0>, C4<0>;
L_0000017c43e38530 .functor AND 1, L_0000017c43e37ea0, L_0000017c43e054f0, C4<1>, C4<1>;
v0000017c437bb590_0 .net "S", 0 0, L_0000017c43e38450;  alias, 1 drivers
v0000017c437b95b0_0 .net "a", 0 0, L_0000017c43e37ea0;  alias, 1 drivers
v0000017c437b96f0_0 .net "b", 0 0, L_0000017c43e054f0;  alias, 1 drivers
v0000017c437b9790_0 .net "c", 0 0, L_0000017c43e38530;  alias, 1 drivers
S_0000017c437ef710 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43899f30_0 .net "F1", 4 0, L_0000017c43e0a090;  1 drivers
v0000017c4389ca50_0 .net "F2", 4 0, L_0000017c43e0a9f0;  1 drivers
o0000017c438348d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c4389cd70_0 .net "F3", 4 0, o0000017c438348d8;  0 drivers
v0000017c4389c730_0 .net "X", 2 0, L_0000017c43dfec90;  alias, 1 drivers
v0000017c4389b150_0 .net "Xl", 0 0, L_0000017c43e09230;  1 drivers
o0000017c43834cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c4389c9b0_0 .net "Xm", 0 0, o0000017c43834cf8;  0 drivers
v0000017c4389ce10_0 .net "Xm1", 0 0, L_0000017c43e39cd0;  1 drivers
v0000017c4389d090_0 .net "Xms", 2 0, L_0000017c43e094b0;  1 drivers
v0000017c4389b0b0_0 .net "Xr", 0 0, L_0000017c43e09190;  1 drivers
v0000017c4389b290_0 .net "Y", 2 0, L_0000017c43e001d0;  alias, 1 drivers
v0000017c4389b510_0 .net "Yl", 0 0, L_0000017c43e06f30;  1 drivers
o0000017c43834d28 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c4389cc30_0 .net "Ym", 0 0, o0000017c43834d28;  0 drivers
v0000017c4389c2d0_0 .net "Ym1", 0 0, L_0000017c43e3aa60;  1 drivers
v0000017c4389b650_0 .net "Yr", 0 0, L_0000017c43e07bb0;  1 drivers
v0000017c4389b6f0_0 .net "Z", 4 0, L_0000017c43e0a1d0;  alias, 1 drivers
v0000017c4389b1f0_0 .net "Z1", 2 0, L_0000017c43e07930;  1 drivers
v0000017c4389b3d0_0 .net "Z2", 2 0, L_0000017c43e08830;  1 drivers
v0000017c4389b970_0 .net "Z3", 2 0, L_0000017c43e083d0;  1 drivers
v0000017c4389c7d0_0 .net "ZF", 4 0, L_0000017c43e0b3f0;  1 drivers
v0000017c4389b830_0 .net "bin", 0 0, L_0000017c43e08290;  1 drivers
v0000017c4389bf10_0 .net "cout1", 0 0, L_0000017c43e07d90;  1 drivers
v0000017c4389ceb0_0 .net "cout2", 0 0, L_0000017c43e08e70;  1 drivers
v0000017c4389b330_0 .net "cout3", 0 0, L_0000017c43e06df0;  1 drivers
v0000017c4389b470_0 .net "cout4", 0 0, L_0000017c43e0b710;  1 drivers
v0000017c4389aed0_0 .net "cout5", 0 0, L_0000017c43e0ad10;  1 drivers
v0000017c4389cf50_0 .net "sub_ans", 2 0, L_0000017c43e080b0;  1 drivers
L_0000017c43e09190 .part L_0000017c43dfec90, 1, 1;
L_0000017c43e09230 .part L_0000017c43dfec90, 0, 1;
L_0000017c43e07bb0 .part L_0000017c43e001d0, 1, 1;
L_0000017c43e06f30 .part L_0000017c43e001d0, 0, 1;
S_0000017c437f1330 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43247b80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf28f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3ba90 .functor BUFZ 1, L_0000017c43cf28f8, C4<0>, C4<0>, C4<0>;
v0000017c437bbdb0_0 .net "S", 0 0, L_0000017c43e39cd0;  alias, 1 drivers
v0000017c437bbe50_0 .net *"_ivl_7", 0 0, L_0000017c43e3ba90;  1 drivers
v0000017c437bf050_0 .net "a", 0 0, L_0000017c43e09190;  alias, 1 drivers
v0000017c437bebf0_0 .net "b", 0 0, L_0000017c43e09230;  alias, 1 drivers
v0000017c437be6f0_0 .net "b1", 0 0, L_0000017c43e39100;  1 drivers
v0000017c437be790_0 .net "c", 0 0, L_0000017c43e07d90;  alias, 1 drivers
v0000017c437bfa50_0 .net "cin", 0 0, L_0000017c43cf28f8;  1 drivers
v0000017c437c01d0_0 .net "co", 1 0, L_0000017c43e08bf0;  1 drivers
L_0000017c43e08790 .part L_0000017c43e08bf0, 0, 1;
L_0000017c43e08bf0 .concat8 [ 1 1 0 0], L_0000017c43e3ba90, L_0000017c43e3ade0;
L_0000017c43e07d90 .part L_0000017c43e08bf0, 1, 1;
S_0000017c437f1010 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f1330;
 .timescale 0 0;
P_0000017c43247c80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e39100 .functor XOR 1, L_0000017c43cf28f8, L_0000017c43e09230, C4<0>, C4<0>;
S_0000017c437ef8a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3ade0 .functor OR 1, L_0000017c43e38990, L_0000017c43e39db0, C4<0>, C4<0>;
v0000017c437bd110_0 .net "S", 0 0, L_0000017c43e39cd0;  alias, 1 drivers
v0000017c437bd250_0 .net "a", 0 0, L_0000017c43e09190;  alias, 1 drivers
v0000017c437bd430_0 .net "b", 0 0, L_0000017c43e39100;  alias, 1 drivers
v0000017c437be0b0_0 .net "c", 0 0, L_0000017c43e3ade0;  1 drivers
v0000017c437bb950_0 .net "carry_1", 0 0, L_0000017c43e38990;  1 drivers
v0000017c437bb9f0_0 .net "carry_2", 0 0, L_0000017c43e39db0;  1 drivers
v0000017c437bbbd0_0 .net "cin", 0 0, L_0000017c43e08790;  1 drivers
v0000017c437bbd10_0 .net "sum_1", 0 0, L_0000017c43e3a2f0;  1 drivers
S_0000017c437efa30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ef8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a2f0 .functor XOR 1, L_0000017c43e09190, L_0000017c43e39100, C4<0>, C4<0>;
L_0000017c43e38990 .functor AND 1, L_0000017c43e09190, L_0000017c43e39100, C4<1>, C4<1>;
v0000017c437bcd50_0 .net "S", 0 0, L_0000017c43e3a2f0;  alias, 1 drivers
v0000017c437bdc50_0 .net "a", 0 0, L_0000017c43e09190;  alias, 1 drivers
v0000017c437bcdf0_0 .net "b", 0 0, L_0000017c43e39100;  alias, 1 drivers
v0000017c437bdcf0_0 .net "c", 0 0, L_0000017c43e38990;  alias, 1 drivers
S_0000017c437f0b60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ef8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e39cd0 .functor XOR 1, L_0000017c43e3a2f0, L_0000017c43e08790, C4<0>, C4<0>;
L_0000017c43e39db0 .functor AND 1, L_0000017c43e3a2f0, L_0000017c43e08790, C4<1>, C4<1>;
v0000017c437bce90_0 .net "S", 0 0, L_0000017c43e39cd0;  alias, 1 drivers
v0000017c437bd390_0 .net "a", 0 0, L_0000017c43e3a2f0;  alias, 1 drivers
v0000017c437bcf30_0 .net "b", 0 0, L_0000017c43e08790;  alias, 1 drivers
v0000017c437bcfd0_0 .net "c", 0 0, L_0000017c43e39db0;  alias, 1 drivers
S_0000017c437f0cf0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248a00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf2940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3a6e0 .functor BUFZ 1, L_0000017c43cf2940, C4<0>, C4<0>, C4<0>;
v0000017c437bf410_0 .net "S", 0 0, L_0000017c43e3aa60;  alias, 1 drivers
v0000017c437bf7d0_0 .net *"_ivl_7", 0 0, L_0000017c43e3a6e0;  1 drivers
v0000017c437c03b0_0 .net "a", 0 0, L_0000017c43e07bb0;  alias, 1 drivers
v0000017c437c0090_0 .net "b", 0 0, L_0000017c43e06f30;  alias, 1 drivers
v0000017c437bfb90_0 .net "b1", 0 0, L_0000017c43e3bd30;  1 drivers
v0000017c437bf870_0 .net "c", 0 0, L_0000017c43e08e70;  alias, 1 drivers
v0000017c437bf910_0 .net "cin", 0 0, L_0000017c43cf2940;  1 drivers
v0000017c437bea10_0 .net "co", 1 0, L_0000017c43e07110;  1 drivers
L_0000017c43e08c90 .part L_0000017c43e07110, 0, 1;
L_0000017c43e07110 .concat8 [ 1 1 0 0], L_0000017c43e3a6e0, L_0000017c43e3a8a0;
L_0000017c43e08e70 .part L_0000017c43e07110, 1, 1;
S_0000017c437eb250 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f0cf0;
 .timescale 0 0;
P_0000017c43248640 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3bd30 .functor XOR 1, L_0000017c43cf2940, L_0000017c43e06f30, C4<0>, C4<0>;
S_0000017c437efbc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437eb250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3a8a0 .functor OR 1, L_0000017c43e3ac90, L_0000017c43e3a360, C4<0>, C4<0>;
v0000017c437bfff0_0 .net "S", 0 0, L_0000017c43e3aa60;  alias, 1 drivers
v0000017c437bfe10_0 .net "a", 0 0, L_0000017c43e07bb0;  alias, 1 drivers
v0000017c437bf5f0_0 .net "b", 0 0, L_0000017c43e3bd30;  alias, 1 drivers
v0000017c437bec90_0 .net "c", 0 0, L_0000017c43e3a8a0;  1 drivers
v0000017c437c0770_0 .net "carry_1", 0 0, L_0000017c43e3ac90;  1 drivers
v0000017c437be970_0 .net "carry_2", 0 0, L_0000017c43e3a360;  1 drivers
v0000017c437bf690_0 .net "cin", 0 0, L_0000017c43e08c90;  1 drivers
v0000017c437c04f0_0 .net "sum_1", 0 0, L_0000017c43e3b4e0;  1 drivers
S_0000017c437f11a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437efbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3b4e0 .functor XOR 1, L_0000017c43e07bb0, L_0000017c43e3bd30, C4<0>, C4<0>;
L_0000017c43e3ac90 .functor AND 1, L_0000017c43e07bb0, L_0000017c43e3bd30, C4<1>, C4<1>;
v0000017c437bfaf0_0 .net "S", 0 0, L_0000017c43e3b4e0;  alias, 1 drivers
v0000017c437bed30_0 .net "a", 0 0, L_0000017c43e07bb0;  alias, 1 drivers
v0000017c437c06d0_0 .net "b", 0 0, L_0000017c43e3bd30;  alias, 1 drivers
v0000017c437bf0f0_0 .net "c", 0 0, L_0000017c43e3ac90;  alias, 1 drivers
S_0000017c437eba20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437efbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3aa60 .functor XOR 1, L_0000017c43e3b4e0, L_0000017c43e08c90, C4<0>, C4<0>;
L_0000017c43e3a360 .functor AND 1, L_0000017c43e3b4e0, L_0000017c43e08c90, C4<1>, C4<1>;
v0000017c437c0590_0 .net "S", 0 0, L_0000017c43e3aa60;  alias, 1 drivers
v0000017c437be830_0 .net "a", 0 0, L_0000017c43e3b4e0;  alias, 1 drivers
v0000017c437bff50_0 .net "b", 0 0, L_0000017c43e08c90;  alias, 1 drivers
v0000017c437bf730_0 .net "c", 0 0, L_0000017c43e3a360;  alias, 1 drivers
S_0000017c437ebbb0 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248c40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf2b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3a9f0 .functor BUFZ 1, L_0000017c43cf2b38, C4<0>, C4<0>, C4<0>;
v0000017c437c29d0_0 .net "S", 2 0, L_0000017c43e094b0;  alias, 1 drivers
v0000017c437c1df0_0 .net *"_ivl_0", 0 0, L_0000017c43e3a910;  1 drivers
v0000017c437c2d90_0 .net *"_ivl_10", 0 0, L_0000017c43e3a830;  1 drivers
v0000017c437c0e50_0 .net *"_ivl_20", 0 0, L_0000017c43e3ba20;  1 drivers
v0000017c437c2250_0 .net *"_ivl_36", 0 0, L_0000017c43e3a9f0;  1 drivers
v0000017c437c1d50_0 .net "a", 2 0, L_0000017c43e07930;  alias, 1 drivers
v0000017c437c2610_0 .net "b", 2 0, L_0000017c43e08830;  alias, 1 drivers
v0000017c437c2110_0 .net "b1", 2 0, L_0000017c43e09410;  1 drivers
v0000017c437c0950_0 .net "c", 0 0, L_0000017c43e06df0;  alias, 1 drivers
v0000017c437c10d0_0 .net "cin", 0 0, L_0000017c43cf2b38;  1 drivers
v0000017c437c1490_0 .net "co", 3 0, L_0000017c43e06d50;  1 drivers
L_0000017c43e08f10 .part L_0000017c43e08830, 0, 1;
L_0000017c43e08470 .part L_0000017c43e07930, 0, 1;
L_0000017c43e07570 .part L_0000017c43e09410, 0, 1;
L_0000017c43e07750 .part L_0000017c43e06d50, 0, 1;
L_0000017c43e092d0 .part L_0000017c43e08830, 1, 1;
L_0000017c43e07610 .part L_0000017c43e07930, 1, 1;
L_0000017c43e09050 .part L_0000017c43e09410, 1, 1;
L_0000017c43e07e30 .part L_0000017c43e06d50, 1, 1;
L_0000017c43e09410 .concat8 [ 1 1 1 0], L_0000017c43e3a910, L_0000017c43e3a830, L_0000017c43e3ba20;
L_0000017c43e08d30 .part L_0000017c43e08830, 2, 1;
L_0000017c43e077f0 .part L_0000017c43e07930, 2, 1;
L_0000017c43e07a70 .part L_0000017c43e09410, 2, 1;
L_0000017c43e079d0 .part L_0000017c43e06d50, 2, 1;
L_0000017c43e094b0 .concat8 [ 1 1 1 0], L_0000017c43e3a440, L_0000017c43e3bef0, L_0000017c43e3a590;
L_0000017c43e06d50 .concat8 [ 1 1 1 1], L_0000017c43e3a9f0, L_0000017c43e3b0f0, L_0000017c43e3a980, L_0000017c43e3a600;
L_0000017c43e06df0 .part L_0000017c43e06d50, 3, 1;
S_0000017c437ec060 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437ebbb0;
 .timescale 0 0;
P_0000017c43248800 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3a910 .functor XOR 1, L_0000017c43cf2b38, L_0000017c43e08f10, C4<0>, C4<0>;
v0000017c437beb50_0 .net *"_ivl_1", 0 0, L_0000017c43e08f10;  1 drivers
S_0000017c437f5980 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437ec060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3b0f0 .functor OR 1, L_0000017c43e3be80, L_0000017c43e3b860, C4<0>, C4<0>;
v0000017c437bf230_0 .net "S", 0 0, L_0000017c43e3a440;  1 drivers
v0000017c437c0810_0 .net "a", 0 0, L_0000017c43e08470;  1 drivers
v0000017c437c0310_0 .net "b", 0 0, L_0000017c43e07570;  1 drivers
v0000017c437beab0_0 .net "c", 0 0, L_0000017c43e3b0f0;  1 drivers
v0000017c437c08b0_0 .net "carry_1", 0 0, L_0000017c43e3be80;  1 drivers
v0000017c437be150_0 .net "carry_2", 0 0, L_0000017c43e3b860;  1 drivers
v0000017c437bfd70_0 .net "cin", 0 0, L_0000017c43e07750;  1 drivers
v0000017c437be330_0 .net "sum_1", 0 0, L_0000017c43e3bda0;  1 drivers
S_0000017c437f43a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3bda0 .functor XOR 1, L_0000017c43e08470, L_0000017c43e07570, C4<0>, C4<0>;
L_0000017c43e3be80 .functor AND 1, L_0000017c43e08470, L_0000017c43e07570, C4<1>, C4<1>;
v0000017c437bfc30_0 .net "S", 0 0, L_0000017c43e3bda0;  alias, 1 drivers
v0000017c437c0450_0 .net "a", 0 0, L_0000017c43e08470;  alias, 1 drivers
v0000017c437bf190_0 .net "b", 0 0, L_0000017c43e07570;  alias, 1 drivers
v0000017c437c0630_0 .net "c", 0 0, L_0000017c43e3be80;  alias, 1 drivers
S_0000017c437f4e90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a440 .functor XOR 1, L_0000017c43e3bda0, L_0000017c43e07750, C4<0>, C4<0>;
L_0000017c43e3b860 .functor AND 1, L_0000017c43e3bda0, L_0000017c43e07750, C4<1>, C4<1>;
v0000017c437bef10_0 .net "S", 0 0, L_0000017c43e3a440;  alias, 1 drivers
v0000017c437bf9b0_0 .net "a", 0 0, L_0000017c43e3bda0;  alias, 1 drivers
v0000017c437bf2d0_0 .net "b", 0 0, L_0000017c43e07750;  alias, 1 drivers
v0000017c437be8d0_0 .net "c", 0 0, L_0000017c43e3b860;  alias, 1 drivers
S_0000017c437f14c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437ebbb0;
 .timescale 0 0;
P_0000017c432486c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e3a830 .functor XOR 1, L_0000017c43cf2b38, L_0000017c43e092d0, C4<0>, C4<0>;
v0000017c437be650_0 .net *"_ivl_1", 0 0, L_0000017c43e092d0;  1 drivers
S_0000017c437f62e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3a980 .functor OR 1, L_0000017c43e3b940, L_0000017c43e3a3d0, C4<0>, C4<0>;
v0000017c437c0130_0 .net "S", 0 0, L_0000017c43e3bef0;  1 drivers
v0000017c437be290_0 .net "a", 0 0, L_0000017c43e07610;  1 drivers
v0000017c437bf550_0 .net "b", 0 0, L_0000017c43e09050;  1 drivers
v0000017c437c0270_0 .net "c", 0 0, L_0000017c43e3a980;  1 drivers
v0000017c437be3d0_0 .net "carry_1", 0 0, L_0000017c43e3b940;  1 drivers
v0000017c437be470_0 .net "carry_2", 0 0, L_0000017c43e3a3d0;  1 drivers
v0000017c437be5b0_0 .net "cin", 0 0, L_0000017c43e07e30;  1 drivers
v0000017c437be510_0 .net "sum_1", 0 0, L_0000017c43e3b8d0;  1 drivers
S_0000017c437f2780 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f62e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3b8d0 .functor XOR 1, L_0000017c43e07610, L_0000017c43e09050, C4<0>, C4<0>;
L_0000017c43e3b940 .functor AND 1, L_0000017c43e07610, L_0000017c43e09050, C4<1>, C4<1>;
v0000017c437befb0_0 .net "S", 0 0, L_0000017c43e3b8d0;  alias, 1 drivers
v0000017c437be1f0_0 .net "a", 0 0, L_0000017c43e07610;  alias, 1 drivers
v0000017c437bee70_0 .net "b", 0 0, L_0000017c43e09050;  alias, 1 drivers
v0000017c437bedd0_0 .net "c", 0 0, L_0000017c43e3b940;  alias, 1 drivers
S_0000017c437f38b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f62e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3bef0 .functor XOR 1, L_0000017c43e3b8d0, L_0000017c43e07e30, C4<0>, C4<0>;
L_0000017c43e3a3d0 .functor AND 1, L_0000017c43e3b8d0, L_0000017c43e07e30, C4<1>, C4<1>;
v0000017c437bf370_0 .net "S", 0 0, L_0000017c43e3bef0;  alias, 1 drivers
v0000017c437bfcd0_0 .net "a", 0 0, L_0000017c43e3b8d0;  alias, 1 drivers
v0000017c437bf4b0_0 .net "b", 0 0, L_0000017c43e07e30;  alias, 1 drivers
v0000017c437bfeb0_0 .net "c", 0 0, L_0000017c43e3a3d0;  alias, 1 drivers
S_0000017c437f6600 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437ebbb0;
 .timescale 0 0;
P_0000017c43248a80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3ba20 .functor XOR 1, L_0000017c43cf2b38, L_0000017c43e08d30, C4<0>, C4<0>;
v0000017c437c1670_0 .net *"_ivl_1", 0 0, L_0000017c43e08d30;  1 drivers
S_0000017c437f30e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f6600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3a600 .functor OR 1, L_0000017c43e3bc50, L_0000017c43e3b7f0, C4<0>, C4<0>;
v0000017c437c1030_0 .net "S", 0 0, L_0000017c43e3a590;  1 drivers
v0000017c437c2f70_0 .net "a", 0 0, L_0000017c43e077f0;  1 drivers
v0000017c437c0db0_0 .net "b", 0 0, L_0000017c43e07a70;  1 drivers
v0000017c437c21b0_0 .net "c", 0 0, L_0000017c43e3a600;  1 drivers
v0000017c437c1f30_0 .net "carry_1", 0 0, L_0000017c43e3bc50;  1 drivers
v0000017c437c13f0_0 .net "carry_2", 0 0, L_0000017c43e3b7f0;  1 drivers
v0000017c437c2570_0 .net "cin", 0 0, L_0000017c43e079d0;  1 drivers
v0000017c437c2750_0 .net "sum_1", 0 0, L_0000017c43e3a520;  1 drivers
S_0000017c437f2f50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f30e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a520 .functor XOR 1, L_0000017c43e077f0, L_0000017c43e07a70, C4<0>, C4<0>;
L_0000017c43e3bc50 .functor AND 1, L_0000017c43e077f0, L_0000017c43e07a70, C4<1>, C4<1>;
v0000017c437c30b0_0 .net "S", 0 0, L_0000017c43e3a520;  alias, 1 drivers
v0000017c437c2e30_0 .net "a", 0 0, L_0000017c43e077f0;  alias, 1 drivers
v0000017c437c2930_0 .net "b", 0 0, L_0000017c43e07a70;  alias, 1 drivers
v0000017c437c1fd0_0 .net "c", 0 0, L_0000017c43e3bc50;  alias, 1 drivers
S_0000017c437f46c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f30e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a590 .functor XOR 1, L_0000017c43e3a520, L_0000017c43e079d0, C4<0>, C4<0>;
L_0000017c43e3b7f0 .functor AND 1, L_0000017c43e3a520, L_0000017c43e079d0, C4<1>, C4<1>;
v0000017c437c1530_0 .net "S", 0 0, L_0000017c43e3a590;  alias, 1 drivers
v0000017c437c2ed0_0 .net "a", 0 0, L_0000017c43e3a520;  alias, 1 drivers
v0000017c437c18f0_0 .net "b", 0 0, L_0000017c43e079d0;  alias, 1 drivers
v0000017c437c0d10_0 .net "c", 0 0, L_0000017c43e3b7f0;  alias, 1 drivers
S_0000017c437f6dd0 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248380 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf2ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3d770 .functor BUFZ 1, L_0000017c43cf2ce8, C4<0>, C4<0>, C4<0>;
v0000017c437c3330_0 .net "S", 4 0, L_0000017c43e0b3f0;  alias, 1 drivers
v0000017c437c47d0_0 .net *"_ivl_0", 0 0, L_0000017c43e3ad00;  1 drivers
v0000017c437c33d0_0 .net *"_ivl_10", 0 0, L_0000017c43e3b240;  1 drivers
v0000017c437c3470_0 .net *"_ivl_20", 0 0, L_0000017c43e3b5c0;  1 drivers
v0000017c437c4190_0 .net *"_ivl_30", 0 0, L_0000017c43e3c900;  1 drivers
v0000017c437c3510_0 .net *"_ivl_40", 0 0, L_0000017c43e3c190;  1 drivers
v0000017c437c4690_0 .net *"_ivl_56", 0 0, L_0000017c43e3d770;  1 drivers
v0000017c437c3650_0 .net "a", 4 0, L_0000017c43e0a090;  alias, 1 drivers
v0000017c437c4730_0 .net "b", 4 0, L_0000017c43e0a9f0;  alias, 1 drivers
v0000017c437c4870_0 .net "b1", 4 0, L_0000017c43e0ae50;  1 drivers
v0000017c437c36f0_0 .net "c", 0 0, L_0000017c43e0b710;  alias, 1 drivers
v0000017c437c4af0_0 .net "cin", 0 0, L_0000017c43cf2ce8;  1 drivers
v0000017c437c4b90_0 .net "co", 5 0, L_0000017c43e0a270;  1 drivers
L_0000017c43e0b5d0 .part L_0000017c43e0a9f0, 0, 1;
L_0000017c43e0a3b0 .part L_0000017c43e0a090, 0, 1;
L_0000017c43e09870 .part L_0000017c43e0ae50, 0, 1;
L_0000017c43e0a810 .part L_0000017c43e0a270, 0, 1;
L_0000017c43e0a450 .part L_0000017c43e0a9f0, 1, 1;
L_0000017c43e0b350 .part L_0000017c43e0a090, 1, 1;
L_0000017c43e0a590 .part L_0000017c43e0ae50, 1, 1;
L_0000017c43e0a130 .part L_0000017c43e0a270, 1, 1;
L_0000017c43e09d70 .part L_0000017c43e0a9f0, 2, 1;
L_0000017c43e09b90 .part L_0000017c43e0a090, 2, 1;
L_0000017c43e0aa90 .part L_0000017c43e0ae50, 2, 1;
L_0000017c43e0b670 .part L_0000017c43e0a270, 2, 1;
L_0000017c43e0bcb0 .part L_0000017c43e0a9f0, 3, 1;
L_0000017c43e09e10 .part L_0000017c43e0a090, 3, 1;
L_0000017c43e09c30 .part L_0000017c43e0ae50, 3, 1;
L_0000017c43e0b8f0 .part L_0000017c43e0a270, 3, 1;
LS_0000017c43e0ae50_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3ad00, L_0000017c43e3b240, L_0000017c43e3b5c0, L_0000017c43e3c900;
LS_0000017c43e0ae50_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3c190;
L_0000017c43e0ae50 .concat8 [ 4 1 0 0], LS_0000017c43e0ae50_0_0, LS_0000017c43e0ae50_0_4;
L_0000017c43e0bad0 .part L_0000017c43e0a9f0, 4, 1;
L_0000017c43e0af90 .part L_0000017c43e0a090, 4, 1;
L_0000017c43e0a4f0 .part L_0000017c43e0ae50, 4, 1;
L_0000017c43e0b990 .part L_0000017c43e0a270, 4, 1;
LS_0000017c43e0b3f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3b1d0, L_0000017c43e3bcc0, L_0000017c43e3c580, L_0000017c43e3cf90;
LS_0000017c43e0b3f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3d3f0;
L_0000017c43e0b3f0 .concat8 [ 4 1 0 0], LS_0000017c43e0b3f0_0_0, LS_0000017c43e0b3f0_0_4;
LS_0000017c43e0a270_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3d770, L_0000017c43e3b470, L_0000017c43e3b780, L_0000017c43e3d000;
LS_0000017c43e0a270_0_4 .concat8 [ 1 1 0 0], L_0000017c43e3cd60, L_0000017c43e3c430;
L_0000017c43e0a270 .concat8 [ 4 2 0 0], LS_0000017c43e0a270_0_0, LS_0000017c43e0a270_0_4;
L_0000017c43e0b710 .part L_0000017c43e0a270, 5, 1;
S_0000017c437f4530 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f6dd0;
 .timescale 0 0;
P_0000017c43248c80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3ad00 .functor XOR 1, L_0000017c43cf2ce8, L_0000017c43e0b5d0, C4<0>, C4<0>;
v0000017c437c0a90_0 .net *"_ivl_1", 0 0, L_0000017c43e0b5d0;  1 drivers
S_0000017c437f6ab0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f4530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3b470 .functor OR 1, L_0000017c43e3b010, L_0000017c43e3b160, C4<0>, C4<0>;
v0000017c437c22f0_0 .net "S", 0 0, L_0000017c43e3b1d0;  1 drivers
v0000017c437c26b0_0 .net "a", 0 0, L_0000017c43e0a3b0;  1 drivers
v0000017c437c2390_0 .net "b", 0 0, L_0000017c43e09870;  1 drivers
v0000017c437c1a30_0 .net "c", 0 0, L_0000017c43e3b470;  1 drivers
v0000017c437c2430_0 .net "carry_1", 0 0, L_0000017c43e3b010;  1 drivers
v0000017c437c09f0_0 .net "carry_2", 0 0, L_0000017c43e3b160;  1 drivers
v0000017c437c1710_0 .net "cin", 0 0, L_0000017c43e0a810;  1 drivers
v0000017c437c2890_0 .net "sum_1", 0 0, L_0000017c43e3afa0;  1 drivers
S_0000017c437f3bd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3afa0 .functor XOR 1, L_0000017c43e0a3b0, L_0000017c43e09870, C4<0>, C4<0>;
L_0000017c43e3b010 .functor AND 1, L_0000017c43e0a3b0, L_0000017c43e09870, C4<1>, C4<1>;
v0000017c437c15d0_0 .net "S", 0 0, L_0000017c43e3afa0;  alias, 1 drivers
v0000017c437c2070_0 .net "a", 0 0, L_0000017c43e0a3b0;  alias, 1 drivers
v0000017c437c2a70_0 .net "b", 0 0, L_0000017c43e09870;  alias, 1 drivers
v0000017c437c2b10_0 .net "c", 0 0, L_0000017c43e3b010;  alias, 1 drivers
S_0000017c437f1650 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3b1d0 .functor XOR 1, L_0000017c43e3afa0, L_0000017c43e0a810, C4<0>, C4<0>;
L_0000017c43e3b160 .functor AND 1, L_0000017c43e3afa0, L_0000017c43e0a810, C4<1>, C4<1>;
v0000017c437c27f0_0 .net "S", 0 0, L_0000017c43e3b1d0;  alias, 1 drivers
v0000017c437c1990_0 .net "a", 0 0, L_0000017c43e3afa0;  alias, 1 drivers
v0000017c437c3010_0 .net "b", 0 0, L_0000017c43e0a810;  alias, 1 drivers
v0000017c437c2bb0_0 .net "c", 0 0, L_0000017c43e3b160;  alias, 1 drivers
S_0000017c437f2910 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437f6dd0;
 .timescale 0 0;
P_0000017c43248680 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e3b240 .functor XOR 1, L_0000017c43cf2ce8, L_0000017c43e0a450, C4<0>, C4<0>;
v0000017c437c0c70_0 .net *"_ivl_1", 0 0, L_0000017c43e0a450;  1 drivers
S_0000017c437f6c40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3b780 .functor OR 1, L_0000017c43e3b2b0, L_0000017c43e3b400, C4<0>, C4<0>;
v0000017c437c0bd0_0 .net "S", 0 0, L_0000017c43e3bcc0;  1 drivers
v0000017c437c0ef0_0 .net "a", 0 0, L_0000017c43e0b350;  1 drivers
v0000017c437c1ad0_0 .net "b", 0 0, L_0000017c43e0a590;  1 drivers
v0000017c437c0f90_0 .net "c", 0 0, L_0000017c43e3b780;  1 drivers
v0000017c437c1e90_0 .net "carry_1", 0 0, L_0000017c43e3b2b0;  1 drivers
v0000017c437c1b70_0 .net "carry_2", 0 0, L_0000017c43e3b400;  1 drivers
v0000017c437c1210_0 .net "cin", 0 0, L_0000017c43e0a130;  1 drivers
v0000017c437c1c10_0 .net "sum_1", 0 0, L_0000017c43e3b320;  1 drivers
S_0000017c437f3590 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f6c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3b320 .functor XOR 1, L_0000017c43e0b350, L_0000017c43e0a590, C4<0>, C4<0>;
L_0000017c43e3b2b0 .functor AND 1, L_0000017c43e0b350, L_0000017c43e0a590, C4<1>, C4<1>;
v0000017c437c17b0_0 .net "S", 0 0, L_0000017c43e3b320;  alias, 1 drivers
v0000017c437c1850_0 .net "a", 0 0, L_0000017c43e0b350;  alias, 1 drivers
v0000017c437c12b0_0 .net "b", 0 0, L_0000017c43e0a590;  alias, 1 drivers
v0000017c437c2c50_0 .net "c", 0 0, L_0000017c43e3b2b0;  alias, 1 drivers
S_0000017c437f2dc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f6c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3bcc0 .functor XOR 1, L_0000017c43e3b320, L_0000017c43e0a130, C4<0>, C4<0>;
L_0000017c43e3b400 .functor AND 1, L_0000017c43e3b320, L_0000017c43e0a130, C4<1>, C4<1>;
v0000017c437c24d0_0 .net "S", 0 0, L_0000017c43e3bcc0;  alias, 1 drivers
v0000017c437c2cf0_0 .net "a", 0 0, L_0000017c43e3b320;  alias, 1 drivers
v0000017c437c0b30_0 .net "b", 0 0, L_0000017c43e0a130;  alias, 1 drivers
v0000017c437c1350_0 .net "c", 0 0, L_0000017c43e3b400;  alias, 1 drivers
S_0000017c437f3270 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437f6dd0;
 .timescale 0 0;
P_0000017c43248fc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3b5c0 .functor XOR 1, L_0000017c43cf2ce8, L_0000017c43e09d70, C4<0>, C4<0>;
v0000017c437c3fb0_0 .net *"_ivl_1", 0 0, L_0000017c43e09d70;  1 drivers
S_0000017c437f70f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f3270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3d000 .functor OR 1, L_0000017c43e3da10, L_0000017c43e3c7b0, C4<0>, C4<0>;
v0000017c437c38d0_0 .net "S", 0 0, L_0000017c43e3c580;  1 drivers
v0000017c437c49b0_0 .net "a", 0 0, L_0000017c43e09b90;  1 drivers
v0000017c437c31f0_0 .net "b", 0 0, L_0000017c43e0aa90;  1 drivers
v0000017c437c45f0_0 .net "c", 0 0, L_0000017c43e3d000;  1 drivers
v0000017c437c54f0_0 .net "carry_1", 0 0, L_0000017c43e3da10;  1 drivers
v0000017c437c4cd0_0 .net "carry_2", 0 0, L_0000017c43e3c7b0;  1 drivers
v0000017c437c5630_0 .net "cin", 0 0, L_0000017c43e0b670;  1 drivers
v0000017c437c3970_0 .net "sum_1", 0 0, L_0000017c43e3b630;  1 drivers
S_0000017c437f3720 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f70f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3b630 .functor XOR 1, L_0000017c43e09b90, L_0000017c43e0aa90, C4<0>, C4<0>;
L_0000017c43e3da10 .functor AND 1, L_0000017c43e09b90, L_0000017c43e0aa90, C4<1>, C4<1>;
v0000017c437c1170_0 .net "S", 0 0, L_0000017c43e3b630;  alias, 1 drivers
v0000017c437c1cb0_0 .net "a", 0 0, L_0000017c43e09b90;  alias, 1 drivers
v0000017c437c5090_0 .net "b", 0 0, L_0000017c43e0aa90;  alias, 1 drivers
v0000017c437c4c30_0 .net "c", 0 0, L_0000017c43e3da10;  alias, 1 drivers
S_0000017c437f3a40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f70f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3c580 .functor XOR 1, L_0000017c43e3b630, L_0000017c43e0b670, C4<0>, C4<0>;
L_0000017c43e3c7b0 .functor AND 1, L_0000017c43e3b630, L_0000017c43e0b670, C4<1>, C4<1>;
v0000017c437c5270_0 .net "S", 0 0, L_0000017c43e3c580;  alias, 1 drivers
v0000017c437c3830_0 .net "a", 0 0, L_0000017c43e3b630;  alias, 1 drivers
v0000017c437c4410_0 .net "b", 0 0, L_0000017c43e0b670;  alias, 1 drivers
v0000017c437c4f50_0 .net "c", 0 0, L_0000017c43e3c7b0;  alias, 1 drivers
S_0000017c437f3d60 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c437f6dd0;
 .timescale 0 0;
P_0000017c43249180 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e3c900 .functor XOR 1, L_0000017c43cf2ce8, L_0000017c43e0bcb0, C4<0>, C4<0>;
v0000017c437c3d30_0 .net *"_ivl_1", 0 0, L_0000017c43e0bcb0;  1 drivers
S_0000017c437f3400 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3cd60 .functor OR 1, L_0000017c43e3c350, L_0000017c43e3d700, C4<0>, C4<0>;
v0000017c437c53b0_0 .net "S", 0 0, L_0000017c43e3cf90;  1 drivers
v0000017c437c3ab0_0 .net "a", 0 0, L_0000017c43e09e10;  1 drivers
v0000017c437c3bf0_0 .net "b", 0 0, L_0000017c43e09c30;  1 drivers
v0000017c437c5450_0 .net "c", 0 0, L_0000017c43e3cd60;  1 drivers
v0000017c437c3a10_0 .net "carry_1", 0 0, L_0000017c43e3c350;  1 drivers
v0000017c437c51d0_0 .net "carry_2", 0 0, L_0000017c43e3d700;  1 drivers
v0000017c437c5590_0 .net "cin", 0 0, L_0000017c43e0b8f0;  1 drivers
v0000017c437c3b50_0 .net "sum_1", 0 0, L_0000017c43e3da80;  1 drivers
S_0000017c437f2aa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f3400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3da80 .functor XOR 1, L_0000017c43e09e10, L_0000017c43e09c30, C4<0>, C4<0>;
L_0000017c43e3c350 .functor AND 1, L_0000017c43e09e10, L_0000017c43e09c30, C4<1>, C4<1>;
v0000017c437c3c90_0 .net "S", 0 0, L_0000017c43e3da80;  alias, 1 drivers
v0000017c437c56d0_0 .net "a", 0 0, L_0000017c43e09e10;  alias, 1 drivers
v0000017c437c3290_0 .net "b", 0 0, L_0000017c43e09c30;  alias, 1 drivers
v0000017c437c4910_0 .net "c", 0 0, L_0000017c43e3c350;  alias, 1 drivers
S_0000017c437f17e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f3400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3cf90 .functor XOR 1, L_0000017c43e3da80, L_0000017c43e0b8f0, C4<0>, C4<0>;
L_0000017c43e3d700 .functor AND 1, L_0000017c43e3da80, L_0000017c43e0b8f0, C4<1>, C4<1>;
v0000017c437c4230_0 .net "S", 0 0, L_0000017c43e3cf90;  alias, 1 drivers
v0000017c437c5310_0 .net "a", 0 0, L_0000017c43e3da80;  alias, 1 drivers
v0000017c437c4a50_0 .net "b", 0 0, L_0000017c43e0b8f0;  alias, 1 drivers
v0000017c437c4d70_0 .net "c", 0 0, L_0000017c43e3d700;  alias, 1 drivers
S_0000017c437f54d0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c437f6dd0;
 .timescale 0 0;
P_0000017c43248880 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e3c190 .functor XOR 1, L_0000017c43cf2ce8, L_0000017c43e0bad0, C4<0>, C4<0>;
v0000017c437c4550_0 .net *"_ivl_1", 0 0, L_0000017c43e0bad0;  1 drivers
S_0000017c437f3ef0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3c430 .functor OR 1, L_0000017c43e3c3c0, L_0000017c43e3cdd0, C4<0>, C4<0>;
v0000017c437c4e10_0 .net "S", 0 0, L_0000017c43e3d3f0;  1 drivers
v0000017c437c3f10_0 .net "a", 0 0, L_0000017c43e0af90;  1 drivers
v0000017c437c4050_0 .net "b", 0 0, L_0000017c43e0a4f0;  1 drivers
v0000017c437c3150_0 .net "c", 0 0, L_0000017c43e3c430;  1 drivers
v0000017c437c4370_0 .net "carry_1", 0 0, L_0000017c43e3c3c0;  1 drivers
v0000017c437c40f0_0 .net "carry_2", 0 0, L_0000017c43e3cdd0;  1 drivers
v0000017c437c5130_0 .net "cin", 0 0, L_0000017c43e0b990;  1 drivers
v0000017c437c44b0_0 .net "sum_1", 0 0, L_0000017c43e3c040;  1 drivers
S_0000017c437f4080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f3ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3c040 .functor XOR 1, L_0000017c43e0af90, L_0000017c43e0a4f0, C4<0>, C4<0>;
L_0000017c43e3c3c0 .functor AND 1, L_0000017c43e0af90, L_0000017c43e0a4f0, C4<1>, C4<1>;
v0000017c437c5770_0 .net "S", 0 0, L_0000017c43e3c040;  alias, 1 drivers
v0000017c437c3790_0 .net "a", 0 0, L_0000017c43e0af90;  alias, 1 drivers
v0000017c437c3dd0_0 .net "b", 0 0, L_0000017c43e0a4f0;  alias, 1 drivers
v0000017c437c5810_0 .net "c", 0 0, L_0000017c43e3c3c0;  alias, 1 drivers
S_0000017c437f2c30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f3ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d3f0 .functor XOR 1, L_0000017c43e3c040, L_0000017c43e0b990, C4<0>, C4<0>;
L_0000017c43e3cdd0 .functor AND 1, L_0000017c43e3c040, L_0000017c43e0b990, C4<1>, C4<1>;
v0000017c437c3e70_0 .net "S", 0 0, L_0000017c43e3d3f0;  alias, 1 drivers
v0000017c437c42d0_0 .net "a", 0 0, L_0000017c43e3c040;  alias, 1 drivers
v0000017c437c58b0_0 .net "b", 0 0, L_0000017c43e0b990;  alias, 1 drivers
v0000017c437c35b0_0 .net "c", 0 0, L_0000017c43e3cdd0;  alias, 1 drivers
S_0000017c437f1fb0 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432487c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf2d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3cb30 .functor BUFZ 1, L_0000017c43cf2d30, C4<0>, C4<0>, C4<0>;
v0000017c438960b0_0 .net "S", 4 0, L_0000017c43e0a1d0;  alias, 1 drivers
v0000017c43897190_0 .net *"_ivl_0", 0 0, L_0000017c43e3c510;  1 drivers
v0000017c43896d30_0 .net *"_ivl_10", 0 0, L_0000017c43e3c9e0;  1 drivers
v0000017c43897870_0 .net *"_ivl_20", 0 0, L_0000017c43e3c4a0;  1 drivers
v0000017c438979b0_0 .net *"_ivl_30", 0 0, L_0000017c43e3c660;  1 drivers
v0000017c43896dd0_0 .net *"_ivl_40", 0 0, L_0000017c43e3d150;  1 drivers
v0000017c438963d0_0 .net *"_ivl_56", 0 0, L_0000017c43e3cb30;  1 drivers
v0000017c43897af0_0 .net "a", 4 0, L_0000017c43e0b3f0;  alias, 1 drivers
v0000017c43896330_0 .net "b", 4 0, o0000017c438348d8;  alias, 0 drivers
v0000017c43895d90_0 .net "b1", 4 0, L_0000017c43e0b850;  1 drivers
v0000017c43895b10_0 .net "c", 0 0, L_0000017c43e0ad10;  alias, 1 drivers
v0000017c438965b0_0 .net "cin", 0 0, L_0000017c43cf2d30;  1 drivers
v0000017c43896bf0_0 .net "co", 5 0, L_0000017c43e09550;  1 drivers
L_0000017c43e09f50 .part o0000017c438348d8, 0, 1;
L_0000017c43e0a8b0 .part L_0000017c43e0b3f0, 0, 1;
L_0000017c43e0ac70 .part L_0000017c43e0b850, 0, 1;
L_0000017c43e0a310 .part L_0000017c43e09550, 0, 1;
L_0000017c43e0a630 .part o0000017c438348d8, 1, 1;
L_0000017c43e0a6d0 .part L_0000017c43e0b3f0, 1, 1;
L_0000017c43e09eb0 .part L_0000017c43e0b850, 1, 1;
L_0000017c43e0a770 .part L_0000017c43e09550, 1, 1;
L_0000017c43e0b7b0 .part o0000017c438348d8, 2, 1;
L_0000017c43e0adb0 .part L_0000017c43e0b3f0, 2, 1;
L_0000017c43e0bc10 .part L_0000017c43e0b850, 2, 1;
L_0000017c43e0ab30 .part L_0000017c43e09550, 2, 1;
L_0000017c43e0abd0 .part o0000017c438348d8, 3, 1;
L_0000017c43e09690 .part L_0000017c43e0b3f0, 3, 1;
L_0000017c43e0b0d0 .part L_0000017c43e0b850, 3, 1;
L_0000017c43e0b490 .part L_0000017c43e09550, 3, 1;
LS_0000017c43e0b850_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3c510, L_0000017c43e3c9e0, L_0000017c43e3c4a0, L_0000017c43e3c660;
LS_0000017c43e0b850_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3d150;
L_0000017c43e0b850 .concat8 [ 4 1 0 0], LS_0000017c43e0b850_0_0, LS_0000017c43e0b850_0_4;
L_0000017c43e0aef0 .part o0000017c438348d8, 4, 1;
L_0000017c43e09a50 .part L_0000017c43e0b3f0, 4, 1;
L_0000017c43e0b030 .part L_0000017c43e0b850, 4, 1;
L_0000017c43e09cd0 .part L_0000017c43e09550, 4, 1;
LS_0000017c43e0a1d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3ce40, L_0000017c43e3d690, L_0000017c43e3c5f0, L_0000017c43e3cac0;
LS_0000017c43e0a1d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3c740;
L_0000017c43e0a1d0 .concat8 [ 4 1 0 0], LS_0000017c43e0a1d0_0_0, LS_0000017c43e0a1d0_0_4;
LS_0000017c43e09550_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3cb30, L_0000017c43e3d460, L_0000017c43e3d930, L_0000017c43e3c270;
LS_0000017c43e09550_0_4 .concat8 [ 1 1 0 0], L_0000017c43e3c6d0, L_0000017c43e3c820;
L_0000017c43e09550 .concat8 [ 4 2 0 0], LS_0000017c43e09550_0_0, LS_0000017c43e09550_0_4;
L_0000017c43e0ad10 .part L_0000017c43e09550, 5, 1;
S_0000017c437f5e30 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f1fb0;
 .timescale 0 0;
P_0000017c43248700 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3c510 .functor XOR 1, L_0000017c43cf2d30, L_0000017c43e09f50, C4<0>, C4<0>;
v0000017c437c7430_0 .net *"_ivl_1", 0 0, L_0000017c43e09f50;  1 drivers
S_0000017c437f5b10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3d460 .functor OR 1, L_0000017c43e3d7e0, L_0000017c43e3d380, C4<0>, C4<0>;
v0000017c437c6710_0 .net "S", 0 0, L_0000017c43e3ce40;  1 drivers
v0000017c437c6cb0_0 .net "a", 0 0, L_0000017c43e0a8b0;  1 drivers
v0000017c437c7e30_0 .net "b", 0 0, L_0000017c43e0ac70;  1 drivers
v0000017c437c7d90_0 .net "c", 0 0, L_0000017c43e3d460;  1 drivers
v0000017c437c5c70_0 .net "carry_1", 0 0, L_0000017c43e3d7e0;  1 drivers
v0000017c437c7070_0 .net "carry_2", 0 0, L_0000017c43e3d380;  1 drivers
v0000017c437c6df0_0 .net "cin", 0 0, L_0000017c43e0a310;  1 drivers
v0000017c437c6d50_0 .net "sum_1", 0 0, L_0000017c43e3c120;  1 drivers
S_0000017c437f4210 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f5b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3c120 .functor XOR 1, L_0000017c43e0a8b0, L_0000017c43e0ac70, C4<0>, C4<0>;
L_0000017c43e3d7e0 .functor AND 1, L_0000017c43e0a8b0, L_0000017c43e0ac70, C4<1>, C4<1>;
v0000017c437c4eb0_0 .net "S", 0 0, L_0000017c43e3c120;  alias, 1 drivers
v0000017c437c4ff0_0 .net "a", 0 0, L_0000017c43e0a8b0;  alias, 1 drivers
v0000017c437c68f0_0 .net "b", 0 0, L_0000017c43e0ac70;  alias, 1 drivers
v0000017c437c5f90_0 .net "c", 0 0, L_0000017c43e3d7e0;  alias, 1 drivers
S_0000017c437f1b00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f5b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3ce40 .functor XOR 1, L_0000017c43e3c120, L_0000017c43e0a310, C4<0>, C4<0>;
L_0000017c43e3d380 .functor AND 1, L_0000017c43e3c120, L_0000017c43e0a310, C4<1>, C4<1>;
v0000017c437c6c10_0 .net "S", 0 0, L_0000017c43e3ce40;  alias, 1 drivers
v0000017c437c7750_0 .net "a", 0 0, L_0000017c43e3c120;  alias, 1 drivers
v0000017c437c72f0_0 .net "b", 0 0, L_0000017c43e0a310;  alias, 1 drivers
v0000017c437c7930_0 .net "c", 0 0, L_0000017c43e3d380;  alias, 1 drivers
S_0000017c437f4850 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437f1fb0;
 .timescale 0 0;
P_0000017c43249280 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e3c9e0 .functor XOR 1, L_0000017c43cf2d30, L_0000017c43e0a630, C4<0>, C4<0>;
v0000017c437c6170_0 .net *"_ivl_1", 0 0, L_0000017c43e0a630;  1 drivers
S_0000017c437f2460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f4850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3d930 .functor OR 1, L_0000017c43e3c200, L_0000017c43e3d8c0, C4<0>, C4<0>;
v0000017c437c6e90_0 .net "S", 0 0, L_0000017c43e3d690;  1 drivers
v0000017c437c7570_0 .net "a", 0 0, L_0000017c43e0a6d0;  1 drivers
v0000017c437c6990_0 .net "b", 0 0, L_0000017c43e09eb0;  1 drivers
v0000017c437c7c50_0 .net "c", 0 0, L_0000017c43e3d930;  1 drivers
v0000017c437c7cf0_0 .net "carry_1", 0 0, L_0000017c43e3c200;  1 drivers
v0000017c437c6850_0 .net "carry_2", 0 0, L_0000017c43e3d8c0;  1 drivers
v0000017c437c7890_0 .net "cin", 0 0, L_0000017c43e0a770;  1 drivers
v0000017c437c5ef0_0 .net "sum_1", 0 0, L_0000017c43e3d850;  1 drivers
S_0000017c437f1970 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d850 .functor XOR 1, L_0000017c43e0a6d0, L_0000017c43e09eb0, C4<0>, C4<0>;
L_0000017c43e3c200 .functor AND 1, L_0000017c43e0a6d0, L_0000017c43e09eb0, C4<1>, C4<1>;
v0000017c437c6030_0 .net "S", 0 0, L_0000017c43e3d850;  alias, 1 drivers
v0000017c437c7250_0 .net "a", 0 0, L_0000017c43e0a6d0;  alias, 1 drivers
v0000017c437c7110_0 .net "b", 0 0, L_0000017c43e09eb0;  alias, 1 drivers
v0000017c437c79d0_0 .net "c", 0 0, L_0000017c43e3c200;  alias, 1 drivers
S_0000017c437f5660 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d690 .functor XOR 1, L_0000017c43e3d850, L_0000017c43e0a770, C4<0>, C4<0>;
L_0000017c43e3d8c0 .functor AND 1, L_0000017c43e3d850, L_0000017c43e0a770, C4<1>, C4<1>;
v0000017c437c71b0_0 .net "S", 0 0, L_0000017c43e3d690;  alias, 1 drivers
v0000017c437c60d0_0 .net "a", 0 0, L_0000017c43e3d850;  alias, 1 drivers
v0000017c437c6670_0 .net "b", 0 0, L_0000017c43e0a770;  alias, 1 drivers
v0000017c437c6f30_0 .net "c", 0 0, L_0000017c43e3d8c0;  alias, 1 drivers
S_0000017c437f5020 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437f1fb0;
 .timescale 0 0;
P_0000017c43248740 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3c4a0 .functor XOR 1, L_0000017c43cf2d30, L_0000017c43e0b7b0, C4<0>, C4<0>;
v0000017c437c7bb0_0 .net *"_ivl_1", 0 0, L_0000017c43e0b7b0;  1 drivers
S_0000017c437f6790 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f5020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3c270 .functor OR 1, L_0000017c43e3d5b0, L_0000017c43e3ca50, C4<0>, C4<0>;
v0000017c437c6210_0 .net "S", 0 0, L_0000017c43e3c5f0;  1 drivers
v0000017c437c7610_0 .net "a", 0 0, L_0000017c43e0adb0;  1 drivers
v0000017c437c76b0_0 .net "b", 0 0, L_0000017c43e0bc10;  1 drivers
v0000017c437c7ed0_0 .net "c", 0 0, L_0000017c43e3c270;  1 drivers
v0000017c437c5b30_0 .net "carry_1", 0 0, L_0000017c43e3d5b0;  1 drivers
v0000017c437c5d10_0 .net "carry_2", 0 0, L_0000017c43e3ca50;  1 drivers
v0000017c437c6ad0_0 .net "cin", 0 0, L_0000017c43e0ab30;  1 drivers
v0000017c437c7b10_0 .net "sum_1", 0 0, L_0000017c43e3d620;  1 drivers
S_0000017c437f6920 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f6790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d620 .functor XOR 1, L_0000017c43e0adb0, L_0000017c43e0bc10, C4<0>, C4<0>;
L_0000017c43e3d5b0 .functor AND 1, L_0000017c43e0adb0, L_0000017c43e0bc10, C4<1>, C4<1>;
v0000017c437c7390_0 .net "S", 0 0, L_0000017c43e3d620;  alias, 1 drivers
v0000017c437c77f0_0 .net "a", 0 0, L_0000017c43e0adb0;  alias, 1 drivers
v0000017c437c67b0_0 .net "b", 0 0, L_0000017c43e0bc10;  alias, 1 drivers
v0000017c437c7a70_0 .net "c", 0 0, L_0000017c43e3d5b0;  alias, 1 drivers
S_0000017c437f5fc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f6790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3c5f0 .functor XOR 1, L_0000017c43e3d620, L_0000017c43e0ab30, C4<0>, C4<0>;
L_0000017c43e3ca50 .functor AND 1, L_0000017c43e3d620, L_0000017c43e0ab30, C4<1>, C4<1>;
v0000017c437c65d0_0 .net "S", 0 0, L_0000017c43e3c5f0;  alias, 1 drivers
v0000017c437c6530_0 .net "a", 0 0, L_0000017c43e3d620;  alias, 1 drivers
v0000017c437c6a30_0 .net "b", 0 0, L_0000017c43e0ab30;  alias, 1 drivers
v0000017c437c74d0_0 .net "c", 0 0, L_0000017c43e3ca50;  alias, 1 drivers
S_0000017c437f7280 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c437f1fb0;
 .timescale 0 0;
P_0000017c43248a40 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e3c660 .functor XOR 1, L_0000017c43cf2d30, L_0000017c43e0abd0, C4<0>, C4<0>;
v0000017c438961f0_0 .net *"_ivl_1", 0 0, L_0000017c43e0abd0;  1 drivers
S_0000017c437f22d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3c6d0 .functor OR 1, L_0000017c43e3d9a0, L_0000017c43e3daf0, C4<0>, C4<0>;
v0000017c437c6490_0 .net "S", 0 0, L_0000017c43e3cac0;  1 drivers
v0000017c437c5bd0_0 .net "a", 0 0, L_0000017c43e09690;  1 drivers
v0000017c437c5db0_0 .net "b", 0 0, L_0000017c43e0b0d0;  1 drivers
v0000017c437c5e50_0 .net "c", 0 0, L_0000017c43e3c6d0;  1 drivers
v0000017c43896830_0 .net "carry_1", 0 0, L_0000017c43e3d9a0;  1 drivers
v0000017c438959d0_0 .net "carry_2", 0 0, L_0000017c43e3daf0;  1 drivers
v0000017c43897910_0 .net "cin", 0 0, L_0000017c43e0b490;  1 drivers
v0000017c438974b0_0 .net "sum_1", 0 0, L_0000017c43e3c0b0;  1 drivers
S_0000017c437f49e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f22d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3c0b0 .functor XOR 1, L_0000017c43e09690, L_0000017c43e0b0d0, C4<0>, C4<0>;
L_0000017c43e3d9a0 .functor AND 1, L_0000017c43e09690, L_0000017c43e0b0d0, C4<1>, C4<1>;
v0000017c437c6b70_0 .net "S", 0 0, L_0000017c43e3c0b0;  alias, 1 drivers
v0000017c437c5950_0 .net "a", 0 0, L_0000017c43e09690;  alias, 1 drivers
v0000017c437c62b0_0 .net "b", 0 0, L_0000017c43e0b0d0;  alias, 1 drivers
v0000017c437c59f0_0 .net "c", 0 0, L_0000017c43e3d9a0;  alias, 1 drivers
S_0000017c437f6470 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f22d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3cac0 .functor XOR 1, L_0000017c43e3c0b0, L_0000017c43e0b490, C4<0>, C4<0>;
L_0000017c43e3daf0 .functor AND 1, L_0000017c43e3c0b0, L_0000017c43e0b490, C4<1>, C4<1>;
v0000017c437c6350_0 .net "S", 0 0, L_0000017c43e3cac0;  alias, 1 drivers
v0000017c437c63f0_0 .net "a", 0 0, L_0000017c43e3c0b0;  alias, 1 drivers
v0000017c437c6fd0_0 .net "b", 0 0, L_0000017c43e0b490;  alias, 1 drivers
v0000017c437c5a90_0 .net "c", 0 0, L_0000017c43e3daf0;  alias, 1 drivers
S_0000017c437f1c90 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c437f1fb0;
 .timescale 0 0;
P_0000017c43248cc0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e3d150 .functor XOR 1, L_0000017c43cf2d30, L_0000017c43e0aef0, C4<0>, C4<0>;
v0000017c43897ff0_0 .net *"_ivl_1", 0 0, L_0000017c43e0aef0;  1 drivers
S_0000017c437f7410 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f1c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3c820 .functor OR 1, L_0000017c43e3bf60, L_0000017c43e3c2e0, C4<0>, C4<0>;
v0000017c43897230_0 .net "S", 0 0, L_0000017c43e3c740;  1 drivers
v0000017c43896b50_0 .net "a", 0 0, L_0000017c43e09a50;  1 drivers
v0000017c438972d0_0 .net "b", 0 0, L_0000017c43e0b030;  1 drivers
v0000017c43896510_0 .net "c", 0 0, L_0000017c43e3c820;  1 drivers
v0000017c43897c30_0 .net "carry_1", 0 0, L_0000017c43e3bf60;  1 drivers
v0000017c43895930_0 .net "carry_2", 0 0, L_0000017c43e3c2e0;  1 drivers
v0000017c43896150_0 .net "cin", 0 0, L_0000017c43e09cd0;  1 drivers
v0000017c43895cf0_0 .net "sum_1", 0 0, L_0000017c43e3d1c0;  1 drivers
S_0000017c437f4b70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3d1c0 .functor XOR 1, L_0000017c43e09a50, L_0000017c43e0b030, C4<0>, C4<0>;
L_0000017c43e3bf60 .functor AND 1, L_0000017c43e09a50, L_0000017c43e0b030, C4<1>, C4<1>;
v0000017c43897550_0 .net "S", 0 0, L_0000017c43e3d1c0;  alias, 1 drivers
v0000017c43895f70_0 .net "a", 0 0, L_0000017c43e09a50;  alias, 1 drivers
v0000017c43896290_0 .net "b", 0 0, L_0000017c43e0b030;  alias, 1 drivers
v0000017c43897a50_0 .net "c", 0 0, L_0000017c43e3bf60;  alias, 1 drivers
S_0000017c437f6f60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3c740 .functor XOR 1, L_0000017c43e3d1c0, L_0000017c43e09cd0, C4<0>, C4<0>;
L_0000017c43e3c2e0 .functor AND 1, L_0000017c43e3d1c0, L_0000017c43e09cd0, C4<1>, C4<1>;
v0000017c43896010_0 .net "S", 0 0, L_0000017c43e3c740;  alias, 1 drivers
v0000017c438977d0_0 .net "a", 0 0, L_0000017c43e3d1c0;  alias, 1 drivers
v0000017c43897410_0 .net "b", 0 0, L_0000017c43e09cd0;  alias, 1 drivers
v0000017c43897b90_0 .net "c", 0 0, L_0000017c43e3c2e0;  alias, 1 drivers
S_0000017c437f4d00 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e3be10 .functor AND 1, L_0000017c43e09190, L_0000017c43e07bb0, C4<1>, C4<1>;
v0000017c438968d0_0 .net "X", 0 0, L_0000017c43e09190;  alias, 1 drivers
v0000017c43897370_0 .net "Y", 0 0, L_0000017c43e07bb0;  alias, 1 drivers
v0000017c43896470_0 .net "Z", 2 0, L_0000017c43e07930;  alias, 1 drivers
L_0000017c43cf2988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43897050_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2988;  1 drivers
L_0000017c43cf29d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43897cd0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf29d0;  1 drivers
v0000017c43896650_0 .net *"_ivl_9", 0 0, L_0000017c43e3be10;  1 drivers
L_0000017c43e07930 .concat8 [ 1 1 1 0], L_0000017c43e3be10, L_0000017c43cf29d0, L_0000017c43cf2988;
S_0000017c437f25f0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e3b390 .functor AND 1, L_0000017c43e09230, L_0000017c43e06f30, C4<1>, C4<1>;
v0000017c438970f0_0 .net "X", 0 0, L_0000017c43e09230;  alias, 1 drivers
v0000017c438975f0_0 .net "Y", 0 0, L_0000017c43e06f30;  alias, 1 drivers
v0000017c43897690_0 .net "Z", 2 0, L_0000017c43e08830;  alias, 1 drivers
L_0000017c43cf2a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43897d70_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2a18;  1 drivers
L_0000017c43cf2a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438966f0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf2a60;  1 drivers
v0000017c43895a70_0 .net *"_ivl_9", 0 0, L_0000017c43e3b390;  1 drivers
L_0000017c43e08830 .concat8 [ 1 1 1 0], L_0000017c43e3b390, L_0000017c43cf2a60, L_0000017c43cf2a18;
S_0000017c437f75a0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e3a7c0 .functor AND 1, o0000017c43834cf8, o0000017c43834d28, C4<1>, C4<1>;
v0000017c43896790_0 .net "X", 0 0, o0000017c43834cf8;  alias, 0 drivers
v0000017c43897e10_0 .net "Y", 0 0, o0000017c43834d28;  alias, 0 drivers
v0000017c43896970_0 .net "Z", 2 0, L_0000017c43e083d0;  alias, 1 drivers
L_0000017c43cf2aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43897eb0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf2aa8;  1 drivers
L_0000017c43cf2af0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43896a10_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf2af0;  1 drivers
v0000017c43897730_0 .net *"_ivl_9", 0 0, L_0000017c43e3a7c0;  1 drivers
L_0000017c43e083d0 .concat8 [ 1 1 1 0], L_0000017c43e3a7c0, L_0000017c43cf2af0, L_0000017c43cf2aa8;
S_0000017c437f51b0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435471d0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547208 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547240 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43898090_0 .net *"_ivl_0", 4 0, L_0000017c43e08ab0;  1 drivers
L_0000017c43cf2bc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43896c90_0 .net *"_ivl_3", 1 0, L_0000017c43cf2bc8;  1 drivers
v0000017c43895bb0_0 .net *"_ivl_6", 2 0, L_0000017c43e08330;  1 drivers
L_0000017c43cf2c10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43896ab0_0 .net *"_ivl_8", 1 0, L_0000017c43cf2c10;  1 drivers
v0000017c43896e70_0 .net "a", 2 0, L_0000017c43e07930;  alias, 1 drivers
v0000017c43896f10_0 .net "a_out", 4 0, L_0000017c43e0a090;  alias, 1 drivers
L_0000017c43e08ab0 .concat [ 3 2 0 0], L_0000017c43e07930, L_0000017c43cf2bc8;
L_0000017c43e08330 .part L_0000017c43e08ab0, 0, 3;
L_0000017c43e0a090 .concat [ 2 3 0 0], L_0000017c43cf2c10, L_0000017c43e08330;
S_0000017c437f1e20 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435476a0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c435476d8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547710 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43896fb0_0 .net *"_ivl_0", 4 0, L_0000017c43e0ba30;  1 drivers
L_0000017c43cf2c58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43897f50_0 .net *"_ivl_3", 1 0, L_0000017c43cf2c58;  1 drivers
v0000017c43895c50_0 .net *"_ivl_6", 3 0, L_0000017c43e0a950;  1 drivers
L_0000017c43cf2ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43895e30_0 .net *"_ivl_8", 0 0, L_0000017c43cf2ca0;  1 drivers
v0000017c43895ed0_0 .net "a", 2 0, L_0000017c43e080b0;  alias, 1 drivers
v0000017c4389a390_0 .net "a_out", 4 0, L_0000017c43e0a9f0;  alias, 1 drivers
L_0000017c43e0ba30 .concat [ 3 2 0 0], L_0000017c43e080b0, L_0000017c43cf2c58;
L_0000017c43e0a950 .part L_0000017c43e0ba30, 0, 4;
L_0000017c43e0a9f0 .concat [ 1 4 0 0], L_0000017c43cf2ca0, L_0000017c43e0a950;
S_0000017c437f2140 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c437ef710;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432490c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf2b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3af30 .functor BUFZ 1, L_0000017c43cf2b80, C4<0>, C4<0>, C4<0>;
v0000017c43899850_0 .net "S", 2 0, L_0000017c43e080b0;  alias, 1 drivers
v0000017c43898c70_0 .net *"_ivl_0", 0 0, L_0000017c43e3bb70;  1 drivers
v0000017c4389a7f0_0 .net *"_ivl_10", 0 0, L_0000017c43e3bb00;  1 drivers
v0000017c4389a890_0 .net *"_ivl_20", 0 0, L_0000017c43e3bbe0;  1 drivers
v0000017c438981d0_0 .net *"_ivl_36", 0 0, L_0000017c43e3af30;  1 drivers
v0000017c43899490_0 .net "a", 2 0, L_0000017c43e083d0;  alias, 1 drivers
v0000017c438986d0_0 .net "b", 2 0, L_0000017c43e094b0;  alias, 1 drivers
v0000017c43899530_0 .net "b1", 2 0, L_0000017c43e07390;  1 drivers
v0000017c43898130_0 .net "c", 0 0, L_0000017c43e08290;  alias, 1 drivers
v0000017c43899670_0 .net "cin", 0 0, L_0000017c43cf2b80;  1 drivers
v0000017c438998f0_0 .net "co", 3 0, L_0000017c43e08150;  1 drivers
L_0000017c43e07cf0 .part L_0000017c43e094b0, 0, 1;
L_0000017c43e06e90 .part L_0000017c43e083d0, 0, 1;
L_0000017c43e07430 .part L_0000017c43e07390, 0, 1;
L_0000017c43e081f0 .part L_0000017c43e08150, 0, 1;
L_0000017c43e088d0 .part L_0000017c43e094b0, 1, 1;
L_0000017c43e08970 .part L_0000017c43e083d0, 1, 1;
L_0000017c43e06fd0 .part L_0000017c43e07390, 1, 1;
L_0000017c43e07070 .part L_0000017c43e08150, 1, 1;
L_0000017c43e07390 .concat8 [ 1 1 1 0], L_0000017c43e3bb70, L_0000017c43e3bb00, L_0000017c43e3bbe0;
L_0000017c43e08b50 .part L_0000017c43e094b0, 2, 1;
L_0000017c43e07f70 .part L_0000017c43e083d0, 2, 1;
L_0000017c43e08010 .part L_0000017c43e07390, 2, 1;
L_0000017c43e07250 .part L_0000017c43e08150, 2, 1;
L_0000017c43e080b0 .concat8 [ 1 1 1 0], L_0000017c43e3aad0, L_0000017c43e3b080, L_0000017c43e3b550;
L_0000017c43e08150 .concat8 [ 1 1 1 1], L_0000017c43e3af30, L_0000017c43e3ab40, L_0000017c43e3ad70, L_0000017c43e3ac20;
L_0000017c43e08290 .part L_0000017c43e08150, 3, 1;
S_0000017c437f7730 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f2140;
 .timescale 0 0;
P_0000017c432491c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3bb70 .functor XOR 1, L_0000017c43cf2b80, L_0000017c43e07cf0, C4<0>, C4<0>;
v0000017c438997b0_0 .net *"_ivl_1", 0 0, L_0000017c43e07cf0;  1 drivers
S_0000017c437f5340 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3ab40 .functor OR 1, L_0000017c43e3ae50, L_0000017c43e3b9b0, C4<0>, C4<0>;
v0000017c43898590_0 .net "S", 0 0, L_0000017c43e3aad0;  1 drivers
v0000017c43898310_0 .net "a", 0 0, L_0000017c43e06e90;  1 drivers
v0000017c438988b0_0 .net "b", 0 0, L_0000017c43e07430;  1 drivers
v0000017c43899b70_0 .net "c", 0 0, L_0000017c43e3ab40;  1 drivers
v0000017c43899710_0 .net "carry_1", 0 0, L_0000017c43e3ae50;  1 drivers
v0000017c43898f90_0 .net "carry_2", 0 0, L_0000017c43e3b9b0;  1 drivers
v0000017c43898b30_0 .net "cin", 0 0, L_0000017c43e081f0;  1 drivers
v0000017c438990d0_0 .net "sum_1", 0 0, L_0000017c43e3a750;  1 drivers
S_0000017c437f57f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a750 .functor XOR 1, L_0000017c43e06e90, L_0000017c43e07430, C4<0>, C4<0>;
L_0000017c43e3ae50 .functor AND 1, L_0000017c43e06e90, L_0000017c43e07430, C4<1>, C4<1>;
v0000017c43898810_0 .net "S", 0 0, L_0000017c43e3a750;  alias, 1 drivers
v0000017c4389a6b0_0 .net "a", 0 0, L_0000017c43e06e90;  alias, 1 drivers
v0000017c438984f0_0 .net "b", 0 0, L_0000017c43e07430;  alias, 1 drivers
v0000017c43899990_0 .net "c", 0 0, L_0000017c43e3ae50;  alias, 1 drivers
S_0000017c437f5ca0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3aad0 .functor XOR 1, L_0000017c43e3a750, L_0000017c43e081f0, C4<0>, C4<0>;
L_0000017c43e3b9b0 .functor AND 1, L_0000017c43e3a750, L_0000017c43e081f0, C4<1>, C4<1>;
v0000017c43899df0_0 .net "S", 0 0, L_0000017c43e3aad0;  alias, 1 drivers
v0000017c438995d0_0 .net "a", 0 0, L_0000017c43e3a750;  alias, 1 drivers
v0000017c43898bd0_0 .net "b", 0 0, L_0000017c43e081f0;  alias, 1 drivers
v0000017c4389a110_0 .net "c", 0 0, L_0000017c43e3b9b0;  alias, 1 drivers
S_0000017c437f6150 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437f2140;
 .timescale 0 0;
P_0000017c43249040 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e3bb00 .functor XOR 1, L_0000017c43cf2b80, L_0000017c43e088d0, C4<0>, C4<0>;
v0000017c43898630_0 .net *"_ivl_1", 0 0, L_0000017c43e088d0;  1 drivers
S_0000017c437fd4f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f6150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3ad70 .functor OR 1, L_0000017c43e3a670, L_0000017c43e3abb0, C4<0>, C4<0>;
v0000017c43899d50_0 .net "S", 0 0, L_0000017c43e3b080;  1 drivers
v0000017c43898d10_0 .net "a", 0 0, L_0000017c43e08970;  1 drivers
v0000017c4389a070_0 .net "b", 0 0, L_0000017c43e06fd0;  1 drivers
v0000017c43899210_0 .net "c", 0 0, L_0000017c43e3ad70;  1 drivers
v0000017c43898950_0 .net "carry_1", 0 0, L_0000017c43e3a670;  1 drivers
v0000017c43899fd0_0 .net "carry_2", 0 0, L_0000017c43e3abb0;  1 drivers
v0000017c438992b0_0 .net "cin", 0 0, L_0000017c43e07070;  1 drivers
v0000017c4389a610_0 .net "sum_1", 0 0, L_0000017c43e3a4b0;  1 drivers
S_0000017c437faf70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fd4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3a4b0 .functor XOR 1, L_0000017c43e08970, L_0000017c43e06fd0, C4<0>, C4<0>;
L_0000017c43e3a670 .functor AND 1, L_0000017c43e08970, L_0000017c43e06fd0, C4<1>, C4<1>;
v0000017c43898270_0 .net "S", 0 0, L_0000017c43e3a4b0;  alias, 1 drivers
v0000017c438983b0_0 .net "a", 0 0, L_0000017c43e08970;  alias, 1 drivers
v0000017c4389a750_0 .net "b", 0 0, L_0000017c43e06fd0;  alias, 1 drivers
v0000017c43899170_0 .net "c", 0 0, L_0000017c43e3a670;  alias, 1 drivers
S_0000017c437fca00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fd4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3b080 .functor XOR 1, L_0000017c43e3a4b0, L_0000017c43e07070, C4<0>, C4<0>;
L_0000017c43e3abb0 .functor AND 1, L_0000017c43e3a4b0, L_0000017c43e07070, C4<1>, C4<1>;
v0000017c4389a1b0_0 .net "S", 0 0, L_0000017c43e3b080;  alias, 1 drivers
v0000017c43898450_0 .net "a", 0 0, L_0000017c43e3a4b0;  alias, 1 drivers
v0000017c43899cb0_0 .net "b", 0 0, L_0000017c43e07070;  alias, 1 drivers
v0000017c43898770_0 .net "c", 0 0, L_0000017c43e3abb0;  alias, 1 drivers
S_0000017c437fa610 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437f2140;
 .timescale 0 0;
P_0000017c43249080 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3bbe0 .functor XOR 1, L_0000017c43cf2b80, L_0000017c43e08b50, C4<0>, C4<0>;
v0000017c43899ad0_0 .net *"_ivl_1", 0 0, L_0000017c43e08b50;  1 drivers
S_0000017c437fd040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fa610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3ac20 .functor OR 1, L_0000017c43e3b6a0, L_0000017c43e3b710, C4<0>, C4<0>;
v0000017c43898a90_0 .net "S", 0 0, L_0000017c43e3b550;  1 drivers
v0000017c4389a4d0_0 .net "a", 0 0, L_0000017c43e07f70;  1 drivers
v0000017c43899e90_0 .net "b", 0 0, L_0000017c43e08010;  1 drivers
v0000017c43898ef0_0 .net "c", 0 0, L_0000017c43e3ac20;  1 drivers
v0000017c438993f0_0 .net "carry_1", 0 0, L_0000017c43e3b6a0;  1 drivers
v0000017c43899c10_0 .net "carry_2", 0 0, L_0000017c43e3b710;  1 drivers
v0000017c43899a30_0 .net "cin", 0 0, L_0000017c43e07250;  1 drivers
v0000017c43899030_0 .net "sum_1", 0 0, L_0000017c43e3aec0;  1 drivers
S_0000017c437f8d10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fd040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3aec0 .functor XOR 1, L_0000017c43e07f70, L_0000017c43e08010, C4<0>, C4<0>;
L_0000017c43e3b6a0 .functor AND 1, L_0000017c43e07f70, L_0000017c43e08010, C4<1>, C4<1>;
v0000017c43898db0_0 .net "S", 0 0, L_0000017c43e3aec0;  alias, 1 drivers
v0000017c4389a250_0 .net "a", 0 0, L_0000017c43e07f70;  alias, 1 drivers
v0000017c4389a570_0 .net "b", 0 0, L_0000017c43e08010;  alias, 1 drivers
v0000017c438989f0_0 .net "c", 0 0, L_0000017c43e3b6a0;  alias, 1 drivers
S_0000017c437fb290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fd040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3b550 .functor XOR 1, L_0000017c43e3aec0, L_0000017c43e07250, C4<0>, C4<0>;
L_0000017c43e3b710 .functor AND 1, L_0000017c43e3aec0, L_0000017c43e07250, C4<1>, C4<1>;
v0000017c4389a2f0_0 .net "S", 0 0, L_0000017c43e3b550;  alias, 1 drivers
v0000017c4389a430_0 .net "a", 0 0, L_0000017c43e3aec0;  alias, 1 drivers
v0000017c43899350_0 .net "b", 0 0, L_0000017c43e07250;  alias, 1 drivers
v0000017c43898e50_0 .net "c", 0 0, L_0000017c43e3b710;  alias, 1 drivers
S_0000017c437f7d70 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c435481a0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435481d8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43548210 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c4389af70_0 .net *"_ivl_0", 8 0, L_0000017c43e0dab0;  1 drivers
L_0000017c43cf2e08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c4389b010_0 .net *"_ivl_3", 3 0, L_0000017c43cf2e08;  1 drivers
v0000017c4389caf0_0 .net *"_ivl_6", 4 0, L_0000017c43e0d290;  1 drivers
L_0000017c43cf2e50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c4389bab0_0 .net *"_ivl_8", 3 0, L_0000017c43cf2e50;  1 drivers
v0000017c4389b5b0_0 .net "a", 4 0, L_0000017c43e02070;  alias, 1 drivers
v0000017c4389bfb0_0 .net "a_out", 8 0, L_0000017c43e0da10;  alias, 1 drivers
L_0000017c43e0dab0 .concat [ 5 4 0 0], L_0000017c43e02070, L_0000017c43cf2e08;
L_0000017c43e0d290 .part L_0000017c43e0dab0, 0, 5;
L_0000017c43e0da10 .concat [ 4 5 0 0], L_0000017c43cf2e50, L_0000017c43e0d290;
S_0000017c437f9990 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43547280 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435472b8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c435472f0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c4389c230_0 .net *"_ivl_0", 8 0, L_0000017c43e0c430;  1 drivers
L_0000017c43cf2e98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c4389bd30_0 .net *"_ivl_3", 3 0, L_0000017c43cf2e98;  1 drivers
v0000017c4389b790_0 .net *"_ivl_6", 6 0, L_0000017c43e0c1b0;  1 drivers
L_0000017c43cf2ee0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c4389cff0_0 .net *"_ivl_8", 1 0, L_0000017c43cf2ee0;  1 drivers
v0000017c4389b8d0_0 .net "a", 4 0, L_0000017c43e0cc50;  alias, 1 drivers
v0000017c4389ba10_0 .net "a_out", 8 0, L_0000017c43e0cb10;  alias, 1 drivers
L_0000017c43e0c430 .concat [ 5 4 0 0], L_0000017c43e0cc50, L_0000017c43cf2e98;
L_0000017c43e0c1b0 .part L_0000017c43e0c430, 0, 7;
L_0000017c43e0cb10 .concat [ 2 7 0 0], L_0000017c43cf2ee0, L_0000017c43e0c1b0;
S_0000017c437f89f0 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c437778a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249200 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf2dc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e3f290 .functor BUFZ 1, L_0000017c43cf2dc0, C4<0>, C4<0>, C4<0>;
v0000017c4389d8b0_0 .net "S", 4 0, L_0000017c43e0cc50;  alias, 1 drivers
v0000017c4389e350_0 .net *"_ivl_0", 0 0, L_0000017c43e3ece0;  1 drivers
v0000017c4389e3f0_0 .net *"_ivl_10", 0 0, L_0000017c43e3df50;  1 drivers
v0000017c4389e530_0 .net *"_ivl_20", 0 0, L_0000017c43e3dbd0;  1 drivers
v0000017c4389e5d0_0 .net *"_ivl_30", 0 0, L_0000017c43e3eea0;  1 drivers
v0000017c4389e670_0 .net *"_ivl_40", 0 0, L_0000017c43e3dd20;  1 drivers
v0000017c438a0290_0 .net *"_ivl_56", 0 0, L_0000017c43e3f290;  1 drivers
v0000017c438a01f0_0 .net "a", 4 0, L_0000017c43e0a1d0;  alias, 1 drivers
v0000017c438a0f10_0 .net "b", 4 0, L_0000017c43e0e370;  alias, 1 drivers
v0000017c438a0330_0 .net "b1", 4 0, L_0000017c43e0c930;  1 drivers
v0000017c438a1ff0_0 .net "c", 0 0, L_0000017c43e0df10;  alias, 1 drivers
v0000017c438a1190_0 .net "cin", 0 0, L_0000017c43cf2dc0;  1 drivers
v0000017c438a0c90_0 .net "co", 5 0, L_0000017c43e0cd90;  1 drivers
L_0000017c43e0be90 .part L_0000017c43e0e370, 0, 1;
L_0000017c43e0d1f0 .part L_0000017c43e0a1d0, 0, 1;
L_0000017c43e0c110 .part L_0000017c43e0c930, 0, 1;
L_0000017c43e0c6b0 .part L_0000017c43e0cd90, 0, 1;
L_0000017c43e0c750 .part L_0000017c43e0e370, 1, 1;
L_0000017c43e0c9d0 .part L_0000017c43e0a1d0, 1, 1;
L_0000017c43e0c070 .part L_0000017c43e0c930, 1, 1;
L_0000017c43e0d010 .part L_0000017c43e0cd90, 1, 1;
L_0000017c43e0ca70 .part L_0000017c43e0e370, 2, 1;
L_0000017c43e0d510 .part L_0000017c43e0a1d0, 2, 1;
L_0000017c43e0bf30 .part L_0000017c43e0c930, 2, 1;
L_0000017c43e0bfd0 .part L_0000017c43e0cd90, 2, 1;
L_0000017c43e0d150 .part L_0000017c43e0e370, 3, 1;
L_0000017c43e0d5b0 .part L_0000017c43e0a1d0, 3, 1;
L_0000017c43e0c250 .part L_0000017c43e0c930, 3, 1;
L_0000017c43e0ddd0 .part L_0000017c43e0cd90, 3, 1;
LS_0000017c43e0c930_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3ece0, L_0000017c43e3df50, L_0000017c43e3dbd0, L_0000017c43e3eea0;
LS_0000017c43e0c930_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3dd20;
L_0000017c43e0c930 .concat8 [ 4 1 0 0], LS_0000017c43e0c930_0_0, LS_0000017c43e0c930_0_4;
L_0000017c43e0c2f0 .part L_0000017c43e0e370, 4, 1;
L_0000017c43e0c4d0 .part L_0000017c43e0a1d0, 4, 1;
L_0000017c43e0de70 .part L_0000017c43e0c930, 4, 1;
L_0000017c43e0dbf0 .part L_0000017c43e0cd90, 4, 1;
LS_0000017c43e0cc50_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3ef10, L_0000017c43e3e5e0, L_0000017c43e3f4c0, L_0000017c43e3e6c0;
LS_0000017c43e0cc50_0_4 .concat8 [ 1 0 0 0], L_0000017c43e3e1f0;
L_0000017c43e0cc50 .concat8 [ 4 1 0 0], LS_0000017c43e0cc50_0_0, LS_0000017c43e0cc50_0_4;
LS_0000017c43e0cd90_0_0 .concat8 [ 1 1 1 1], L_0000017c43e3f290, L_0000017c43e3e180, L_0000017c43e3dfc0, L_0000017c43e3f1b0;
LS_0000017c43e0cd90_0_4 .concat8 [ 1 1 0 0], L_0000017c43e3e490, L_0000017c43e3ef80;
L_0000017c43e0cd90 .concat8 [ 4 2 0 0], LS_0000017c43e0cd90_0_0, LS_0000017c43e0cd90_0_4;
L_0000017c43e0df10 .part L_0000017c43e0cd90, 5, 1;
S_0000017c437fc3c0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f89f0;
 .timescale 0 0;
P_0000017c43248d00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e3ece0 .functor XOR 1, L_0000017c43cf2dc0, L_0000017c43e0be90, C4<0>, C4<0>;
v0000017c4389aa70_0 .net *"_ivl_1", 0 0, L_0000017c43e0be90;  1 drivers
S_0000017c437fbf10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3e180 .functor OR 1, L_0000017c43e3e960, L_0000017c43e3f6f0, C4<0>, C4<0>;
v0000017c4389c050_0 .net "S", 0 0, L_0000017c43e3ef10;  1 drivers
v0000017c4389a9d0_0 .net "a", 0 0, L_0000017c43e0d1f0;  1 drivers
v0000017c4389be70_0 .net "b", 0 0, L_0000017c43e0c110;  1 drivers
v0000017c4389c0f0_0 .net "c", 0 0, L_0000017c43e3e180;  1 drivers
v0000017c4389c190_0 .net "carry_1", 0 0, L_0000017c43e3e960;  1 drivers
v0000017c4389c410_0 .net "carry_2", 0 0, L_0000017c43e3f6f0;  1 drivers
v0000017c4389c4b0_0 .net "cin", 0 0, L_0000017c43e0c6b0;  1 drivers
v0000017c4389c550_0 .net "sum_1", 0 0, L_0000017c43e3e570;  1 drivers
S_0000017c437fc0a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e570 .functor XOR 1, L_0000017c43e0d1f0, L_0000017c43e0c110, C4<0>, C4<0>;
L_0000017c43e3e960 .functor AND 1, L_0000017c43e0d1f0, L_0000017c43e0c110, C4<1>, C4<1>;
v0000017c4389bb50_0 .net "S", 0 0, L_0000017c43e3e570;  alias, 1 drivers
v0000017c4389a930_0 .net "a", 0 0, L_0000017c43e0d1f0;  alias, 1 drivers
v0000017c4389bbf0_0 .net "b", 0 0, L_0000017c43e0c110;  alias, 1 drivers
v0000017c4389cb90_0 .net "c", 0 0, L_0000017c43e3e960;  alias, 1 drivers
S_0000017c437f9670 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3ef10 .functor XOR 1, L_0000017c43e3e570, L_0000017c43e0c6b0, C4<0>, C4<0>;
L_0000017c43e3f6f0 .functor AND 1, L_0000017c43e3e570, L_0000017c43e0c6b0, C4<1>, C4<1>;
v0000017c4389c370_0 .net "S", 0 0, L_0000017c43e3ef10;  alias, 1 drivers
v0000017c4389bc90_0 .net "a", 0 0, L_0000017c43e3e570;  alias, 1 drivers
v0000017c4389bdd0_0 .net "b", 0 0, L_0000017c43e0c6b0;  alias, 1 drivers
v0000017c4389c870_0 .net "c", 0 0, L_0000017c43e3f6f0;  alias, 1 drivers
S_0000017c437fa2f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437f89f0;
 .timescale 0 0;
P_0000017c432492c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e3df50 .functor XOR 1, L_0000017c43cf2dc0, L_0000017c43e0c750, C4<0>, C4<0>;
v0000017c4389f890_0 .net *"_ivl_1", 0 0, L_0000017c43e0c750;  1 drivers
S_0000017c437fc6e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fa2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3dfc0 .functor OR 1, L_0000017c43e3db60, L_0000017c43e3eb90, C4<0>, C4<0>;
v0000017c4389acf0_0 .net "S", 0 0, L_0000017c43e3e5e0;  1 drivers
v0000017c4389ad90_0 .net "a", 0 0, L_0000017c43e0c9d0;  1 drivers
v0000017c4389ef30_0 .net "b", 0 0, L_0000017c43e0c070;  1 drivers
v0000017c4389e030_0 .net "c", 0 0, L_0000017c43e3dfc0;  1 drivers
v0000017c4389e710_0 .net "carry_1", 0 0, L_0000017c43e3db60;  1 drivers
v0000017c4389f110_0 .net "carry_2", 0 0, L_0000017c43e3eb90;  1 drivers
v0000017c4389ecb0_0 .net "cin", 0 0, L_0000017c43e0d010;  1 drivers
v0000017c4389f7f0_0 .net "sum_1", 0 0, L_0000017c43e3e3b0;  1 drivers
S_0000017c437f8b80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fc6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e3b0 .functor XOR 1, L_0000017c43e0c9d0, L_0000017c43e0c070, C4<0>, C4<0>;
L_0000017c43e3db60 .functor AND 1, L_0000017c43e0c9d0, L_0000017c43e0c070, C4<1>, C4<1>;
v0000017c4389c5f0_0 .net "S", 0 0, L_0000017c43e3e3b0;  alias, 1 drivers
v0000017c4389c690_0 .net "a", 0 0, L_0000017c43e0c9d0;  alias, 1 drivers
v0000017c4389c910_0 .net "b", 0 0, L_0000017c43e0c070;  alias, 1 drivers
v0000017c4389ccd0_0 .net "c", 0 0, L_0000017c43e3db60;  alias, 1 drivers
S_0000017c437f8ea0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fc6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e5e0 .functor XOR 1, L_0000017c43e3e3b0, L_0000017c43e0d010, C4<0>, C4<0>;
L_0000017c43e3eb90 .functor AND 1, L_0000017c43e3e3b0, L_0000017c43e0d010, C4<1>, C4<1>;
v0000017c4389ab10_0 .net "S", 0 0, L_0000017c43e3e5e0;  alias, 1 drivers
v0000017c4389abb0_0 .net "a", 0 0, L_0000017c43e3e3b0;  alias, 1 drivers
v0000017c4389ac50_0 .net "b", 0 0, L_0000017c43e0d010;  alias, 1 drivers
v0000017c4389ae30_0 .net "c", 0 0, L_0000017c43e3eb90;  alias, 1 drivers
S_0000017c437f9800 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437f89f0;
 .timescale 0 0;
P_0000017c432483c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e3dbd0 .functor XOR 1, L_0000017c43cf2dc0, L_0000017c43e0ca70, C4<0>, C4<0>;
v0000017c4389d130_0 .net *"_ivl_1", 0 0, L_0000017c43e0ca70;  1 drivers
S_0000017c437f9b20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f9800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3f1b0 .functor OR 1, L_0000017c43e3dc40, L_0000017c43e3e030, C4<0>, C4<0>;
v0000017c4389dc70_0 .net "S", 0 0, L_0000017c43e3f4c0;  1 drivers
v0000017c4389e210_0 .net "a", 0 0, L_0000017c43e0d510;  1 drivers
v0000017c4389f250_0 .net "b", 0 0, L_0000017c43e0bf30;  1 drivers
v0000017c4389e8f0_0 .net "c", 0 0, L_0000017c43e3f1b0;  1 drivers
v0000017c4389f1b0_0 .net "carry_1", 0 0, L_0000017c43e3dc40;  1 drivers
v0000017c4389d310_0 .net "carry_2", 0 0, L_0000017c43e3e030;  1 drivers
v0000017c4389d810_0 .net "cin", 0 0, L_0000017c43e0bfd0;  1 drivers
v0000017c4389e170_0 .net "sum_1", 0 0, L_0000017c43e3e110;  1 drivers
S_0000017c437fa930 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e110 .functor XOR 1, L_0000017c43e0d510, L_0000017c43e0bf30, C4<0>, C4<0>;
L_0000017c43e3dc40 .functor AND 1, L_0000017c43e0d510, L_0000017c43e0bf30, C4<1>, C4<1>;
v0000017c4389db30_0 .net "S", 0 0, L_0000017c43e3e110;  alias, 1 drivers
v0000017c4389efd0_0 .net "a", 0 0, L_0000017c43e0d510;  alias, 1 drivers
v0000017c4389ead0_0 .net "b", 0 0, L_0000017c43e0bf30;  alias, 1 drivers
v0000017c4389dbd0_0 .net "c", 0 0, L_0000017c43e3dc40;  alias, 1 drivers
S_0000017c437fa480 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3f4c0 .functor XOR 1, L_0000017c43e3e110, L_0000017c43e0bfd0, C4<0>, C4<0>;
L_0000017c43e3e030 .functor AND 1, L_0000017c43e3e110, L_0000017c43e0bfd0, C4<1>, C4<1>;
v0000017c4389d950_0 .net "S", 0 0, L_0000017c43e3f4c0;  alias, 1 drivers
v0000017c4389e490_0 .net "a", 0 0, L_0000017c43e3e110;  alias, 1 drivers
v0000017c4389e7b0_0 .net "b", 0 0, L_0000017c43e0bfd0;  alias, 1 drivers
v0000017c4389f070_0 .net "c", 0 0, L_0000017c43e3e030;  alias, 1 drivers
S_0000017c437f9030 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c437f89f0;
 .timescale 0 0;
P_0000017c43249100 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e3eea0 .functor XOR 1, L_0000017c43cf2dc0, L_0000017c43e0d150, C4<0>, C4<0>;
v0000017c4389da90_0 .net *"_ivl_1", 0 0, L_0000017c43e0d150;  1 drivers
S_0000017c437f91c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f9030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3e490 .functor OR 1, L_0000017c43e3dcb0, L_0000017c43e3eab0, C4<0>, C4<0>;
v0000017c4389d1d0_0 .net "S", 0 0, L_0000017c43e3e6c0;  1 drivers
v0000017c4389dd10_0 .net "a", 0 0, L_0000017c43e0d5b0;  1 drivers
v0000017c4389e850_0 .net "b", 0 0, L_0000017c43e0c250;  1 drivers
v0000017c4389f2f0_0 .net "c", 0 0, L_0000017c43e3e490;  1 drivers
v0000017c4389d9f0_0 .net "carry_1", 0 0, L_0000017c43e3dcb0;  1 drivers
v0000017c4389f390_0 .net "carry_2", 0 0, L_0000017c43e3eab0;  1 drivers
v0000017c4389def0_0 .net "cin", 0 0, L_0000017c43e0ddd0;  1 drivers
v0000017c4389e990_0 .net "sum_1", 0 0, L_0000017c43e3ed50;  1 drivers
S_0000017c437f9350 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f91c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3ed50 .functor XOR 1, L_0000017c43e0d5b0, L_0000017c43e0c250, C4<0>, C4<0>;
L_0000017c43e3dcb0 .functor AND 1, L_0000017c43e0d5b0, L_0000017c43e0c250, C4<1>, C4<1>;
v0000017c4389f430_0 .net "S", 0 0, L_0000017c43e3ed50;  alias, 1 drivers
v0000017c4389de50_0 .net "a", 0 0, L_0000017c43e0d5b0;  alias, 1 drivers
v0000017c4389ddb0_0 .net "b", 0 0, L_0000017c43e0c250;  alias, 1 drivers
v0000017c4389d3b0_0 .net "c", 0 0, L_0000017c43e3dcb0;  alias, 1 drivers
S_0000017c437f94e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f91c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e6c0 .functor XOR 1, L_0000017c43e3ed50, L_0000017c43e0ddd0, C4<0>, C4<0>;
L_0000017c43e3eab0 .functor AND 1, L_0000017c43e3ed50, L_0000017c43e0ddd0, C4<1>, C4<1>;
v0000017c4389d450_0 .net "S", 0 0, L_0000017c43e3e6c0;  alias, 1 drivers
v0000017c4389f610_0 .net "a", 0 0, L_0000017c43e3ed50;  alias, 1 drivers
v0000017c4389ed50_0 .net "b", 0 0, L_0000017c43e0ddd0;  alias, 1 drivers
v0000017c4389d6d0_0 .net "c", 0 0, L_0000017c43e3eab0;  alias, 1 drivers
S_0000017c437fbd80 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c437f89f0;
 .timescale 0 0;
P_0000017c43248600 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e3dd20 .functor XOR 1, L_0000017c43cf2dc0, L_0000017c43e0c2f0, C4<0>, C4<0>;
v0000017c4389d770_0 .net *"_ivl_1", 0 0, L_0000017c43e0c2f0;  1 drivers
S_0000017c437faac0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e3ef80 .functor OR 1, L_0000017c43e3ee30, L_0000017c43e3eb20, C4<0>, C4<0>;
v0000017c4389d270_0 .net "S", 0 0, L_0000017c43e3e1f0;  1 drivers
v0000017c4389d590_0 .net "a", 0 0, L_0000017c43e0c4d0;  1 drivers
v0000017c4389ec10_0 .net "b", 0 0, L_0000017c43e0de70;  1 drivers
v0000017c4389edf0_0 .net "c", 0 0, L_0000017c43e3ef80;  1 drivers
v0000017c4389e2b0_0 .net "carry_1", 0 0, L_0000017c43e3ee30;  1 drivers
v0000017c4389f570_0 .net "carry_2", 0 0, L_0000017c43e3eb20;  1 drivers
v0000017c4389ee90_0 .net "cin", 0 0, L_0000017c43e0dbf0;  1 drivers
v0000017c4389d630_0 .net "sum_1", 0 0, L_0000017c43e3edc0;  1 drivers
S_0000017c437f9cb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437faac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3edc0 .functor XOR 1, L_0000017c43e0c4d0, L_0000017c43e0de70, C4<0>, C4<0>;
L_0000017c43e3ee30 .functor AND 1, L_0000017c43e0c4d0, L_0000017c43e0de70, C4<1>, C4<1>;
v0000017c4389f6b0_0 .net "S", 0 0, L_0000017c43e3edc0;  alias, 1 drivers
v0000017c4389f4d0_0 .net "a", 0 0, L_0000017c43e0c4d0;  alias, 1 drivers
v0000017c4389ea30_0 .net "b", 0 0, L_0000017c43e0de70;  alias, 1 drivers
v0000017c4389eb70_0 .net "c", 0 0, L_0000017c43e3ee30;  alias, 1 drivers
S_0000017c437fc870 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437faac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e3e1f0 .functor XOR 1, L_0000017c43e3edc0, L_0000017c43e0dbf0, C4<0>, C4<0>;
L_0000017c43e3eb20 .functor AND 1, L_0000017c43e3edc0, L_0000017c43e0dbf0, C4<1>, C4<1>;
v0000017c4389f750_0 .net "S", 0 0, L_0000017c43e3e1f0;  alias, 1 drivers
v0000017c4389e0d0_0 .net "a", 0 0, L_0000017c43e3edc0;  alias, 1 drivers
v0000017c4389d4f0_0 .net "b", 0 0, L_0000017c43e0dbf0;  alias, 1 drivers
v0000017c4389df90_0 .net "c", 0 0, L_0000017c43e3eb20;  alias, 1 drivers
S_0000017c437fc230 .scope module, "k3" "karatsuba_4" 2 71, 2 96 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c438ed4c0_0 .net "F1", 8 0, L_0000017c43e1ea90;  1 drivers
v0000017c438ebf80_0 .net "F2", 8 0, L_0000017c43e20bb0;  1 drivers
o0000017c43840398 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c438ecca0_0 .net "F3", 8 0, o0000017c43840398;  0 drivers
v0000017c438ece80_0 .net "X", 4 0, L_0000017c43de91b0;  alias, 1 drivers
v0000017c438ede20_0 .net "Xl", 2 0, L_0000017c43e0e870;  1 drivers
v0000017c438ecf20_0 .net "Xm1", 2 0, L_0000017c43e12650;  1 drivers
v0000017c438ebc60_0 .net "Xms", 4 0, L_0000017c43e1dcd0;  1 drivers
v0000017c438ed100_0 .net "Xr", 2 0, L_0000017c43e0e7d0;  1 drivers
v0000017c438eda60_0 .net "Y", 4 0, L_0000017c43dedad0;  alias, 1 drivers
v0000017c438ee0a0_0 .net "Yl", 2 0, L_0000017c43e111b0;  1 drivers
v0000017c438ec200_0 .net "Ym1", 2 0, L_0000017c43e10f30;  1 drivers
v0000017c438edc40_0 .net "Yr", 2 0, L_0000017c43e10030;  1 drivers
v0000017c438eb940_0 .net "Z", 8 0, L_0000017c43e22eb0;  alias, 1 drivers
v0000017c438ec840_0 .net "Z1", 4 0, L_0000017c43e16d90;  1 drivers
v0000017c438ec7a0_0 .net "Z2", 4 0, L_0000017c43e19f90;  1 drivers
v0000017c438edb00_0 .net "Z3", 4 0, L_0000017c43e1e9f0;  1 drivers
v0000017c438ed880_0 .net "ZF", 8 0, L_0000017c43e201b0;  1 drivers
v0000017c438edec0_0 .net *"_ivl_1", 1 0, L_0000017c43e100d0;  1 drivers
L_0000017c43cf3000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438ebd00_0 .net *"_ivl_11", 0 0, L_0000017c43cf3000;  1 drivers
v0000017c438ed1a0_0 .net *"_ivl_13", 1 0, L_0000017c43e0ff90;  1 drivers
L_0000017c43cf3048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438ed060_0 .net *"_ivl_17", 0 0, L_0000017c43cf3048;  1 drivers
v0000017c438ecc00_0 .net *"_ivl_19", 1 0, L_0000017c43e12dd0;  1 drivers
L_0000017c43cf3090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438ed740_0 .net *"_ivl_23", 0 0, L_0000017c43cf3090;  1 drivers
L_0000017c43cf2fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438ed600_0 .net *"_ivl_5", 0 0, L_0000017c43cf2fb8;  1 drivers
v0000017c438ecfc0_0 .net *"_ivl_7", 1 0, L_0000017c43e0fef0;  1 drivers
v0000017c438ec3e0_0 .net "bin", 0 0, L_0000017c43e1fc10;  1 drivers
v0000017c438edf60_0 .net "cout1", 0 0, L_0000017c43e130f0;  1 drivers
v0000017c438eb9e0_0 .net "cout2", 0 0, L_0000017c43e12d30;  1 drivers
v0000017c438ec020_0 .net "cout3", 0 0, L_0000017c43e1deb0;  1 drivers
v0000017c438edba0_0 .net "cout4", 0 0, L_0000017c43e21830;  1 drivers
v0000017c438ebda0_0 .net "cout5", 0 0, L_0000017c43e23770;  1 drivers
v0000017c438ed560_0 .net "sub_ans", 4 0, L_0000017c43e1e8b0;  1 drivers
L_0000017c43e100d0 .part L_0000017c43de91b0, 2, 2;
L_0000017c43e0e7d0 .concat [ 2 1 0 0], L_0000017c43e100d0, L_0000017c43cf2fb8;
L_0000017c43e0fef0 .part L_0000017c43de91b0, 0, 2;
L_0000017c43e0e870 .concat [ 2 1 0 0], L_0000017c43e0fef0, L_0000017c43cf3000;
L_0000017c43e0ff90 .part L_0000017c43dedad0, 2, 2;
L_0000017c43e10030 .concat [ 2 1 0 0], L_0000017c43e0ff90, L_0000017c43cf3048;
L_0000017c43e12dd0 .part L_0000017c43dedad0, 0, 2;
L_0000017c43e111b0 .concat [ 2 1 0 0], L_0000017c43e12dd0, L_0000017c43cf3090;
S_0000017c437f9e40 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248d40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf30d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e416e0 .functor BUFZ 1, L_0000017c43cf30d8, C4<0>, C4<0>, C4<0>;
v0000017c438a3350_0 .net "S", 2 0, L_0000017c43e12650;  alias, 1 drivers
v0000017c438a4070_0 .net *"_ivl_0", 0 0, L_0000017c43e41670;  1 drivers
v0000017c438a2c70_0 .net *"_ivl_10", 0 0, L_0000017c43e42b70;  1 drivers
v0000017c438a3fd0_0 .net *"_ivl_20", 0 0, L_0000017c43e41c90;  1 drivers
v0000017c438a3c10_0 .net *"_ivl_36", 0 0, L_0000017c43e416e0;  1 drivers
v0000017c438a4110_0 .net "a", 2 0, L_0000017c43e0e7d0;  alias, 1 drivers
v0000017c438a37b0_0 .net "b", 2 0, L_0000017c43e0e870;  alias, 1 drivers
v0000017c438a3df0_0 .net "b1", 2 0, L_0000017c43e11cf0;  1 drivers
v0000017c438a33f0_0 .net "c", 0 0, L_0000017c43e130f0;  alias, 1 drivers
v0000017c438a3e90_0 .net "cin", 0 0, L_0000017c43cf30d8;  1 drivers
v0000017c438a2a90_0 .net "co", 3 0, L_0000017c43e11570;  1 drivers
L_0000017c43e12470 .part L_0000017c43e0e870, 0, 1;
L_0000017c43e12bf0 .part L_0000017c43e0e7d0, 0, 1;
L_0000017c43e128d0 .part L_0000017c43e11cf0, 0, 1;
L_0000017c43e12b50 .part L_0000017c43e11570, 0, 1;
L_0000017c43e12970 .part L_0000017c43e0e870, 1, 1;
L_0000017c43e119d0 .part L_0000017c43e0e7d0, 1, 1;
L_0000017c43e116b0 .part L_0000017c43e11cf0, 1, 1;
L_0000017c43e11250 .part L_0000017c43e11570, 1, 1;
L_0000017c43e11cf0 .concat8 [ 1 1 1 0], L_0000017c43e41670, L_0000017c43e42b70, L_0000017c43e41c90;
L_0000017c43e11ed0 .part L_0000017c43e0e870, 2, 1;
L_0000017c43e12150 .part L_0000017c43e0e7d0, 2, 1;
L_0000017c43e121f0 .part L_0000017c43e11cf0, 2, 1;
L_0000017c43e10fd0 .part L_0000017c43e11570, 2, 1;
L_0000017c43e12650 .concat8 [ 1 1 1 0], L_0000017c43e426a0, L_0000017c43e413d0, L_0000017c43e420f0;
L_0000017c43e11570 .concat8 [ 1 1 1 1], L_0000017c43e416e0, L_0000017c43e42470, L_0000017c43e42240, L_0000017c43e42320;
L_0000017c43e130f0 .part L_0000017c43e11570, 3, 1;
S_0000017c437fac50 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f9e40;
 .timescale 0 0;
P_0000017c43248400 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e41670 .functor XOR 1, L_0000017c43cf30d8, L_0000017c43e12470, C4<0>, C4<0>;
v0000017c438a1410_0 .net *"_ivl_1", 0 0, L_0000017c43e12470;  1 drivers
S_0000017c437f9fd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e42470 .functor OR 1, L_0000017c43e41de0, L_0000017c43e41e50, C4<0>, C4<0>;
v0000017c438a1e10_0 .net "S", 0 0, L_0000017c43e426a0;  1 drivers
v0000017c438a1af0_0 .net "a", 0 0, L_0000017c43e12bf0;  1 drivers
v0000017c438a00b0_0 .net "b", 0 0, L_0000017c43e128d0;  1 drivers
v0000017c4389fed0_0 .net "c", 0 0, L_0000017c43e42470;  1 drivers
v0000017c438a2090_0 .net "carry_1", 0 0, L_0000017c43e41de0;  1 drivers
v0000017c438a0dd0_0 .net "carry_2", 0 0, L_0000017c43e41e50;  1 drivers
v0000017c438a1370_0 .net "cin", 0 0, L_0000017c43e12b50;  1 drivers
v0000017c438a0e70_0 .net "sum_1", 0 0, L_0000017c43e42630;  1 drivers
S_0000017c437fa7a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e42630 .functor XOR 1, L_0000017c43e12bf0, L_0000017c43e128d0, C4<0>, C4<0>;
L_0000017c43e41de0 .functor AND 1, L_0000017c43e12bf0, L_0000017c43e128d0, C4<1>, C4<1>;
v0000017c438a1c30_0 .net "S", 0 0, L_0000017c43e42630;  alias, 1 drivers
v0000017c438a0970_0 .net "a", 0 0, L_0000017c43e12bf0;  alias, 1 drivers
v0000017c438a1cd0_0 .net "b", 0 0, L_0000017c43e128d0;  alias, 1 drivers
v0000017c438a0830_0 .net "c", 0 0, L_0000017c43e41de0;  alias, 1 drivers
S_0000017c437fcb90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f9fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e426a0 .functor XOR 1, L_0000017c43e42630, L_0000017c43e12b50, C4<0>, C4<0>;
L_0000017c43e41e50 .functor AND 1, L_0000017c43e42630, L_0000017c43e12b50, C4<1>, C4<1>;
v0000017c438a12d0_0 .net "S", 0 0, L_0000017c43e426a0;  alias, 1 drivers
v0000017c438a0bf0_0 .net "a", 0 0, L_0000017c43e42630;  alias, 1 drivers
v0000017c4389ff70_0 .net "b", 0 0, L_0000017c43e12b50;  alias, 1 drivers
v0000017c438a0d30_0 .net "c", 0 0, L_0000017c43e41e50;  alias, 1 drivers
S_0000017c437fb5b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437f9e40;
 .timescale 0 0;
P_0000017c43249140 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e42b70 .functor XOR 1, L_0000017c43cf30d8, L_0000017c43e12970, C4<0>, C4<0>;
v0000017c438a3f30_0 .net *"_ivl_1", 0 0, L_0000017c43e12970;  1 drivers
S_0000017c437fa160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e42240 .functor OR 1, L_0000017c43e42710, L_0000017c43e41980, C4<0>, C4<0>;
v0000017c438a46b0_0 .net "S", 0 0, L_0000017c43e413d0;  1 drivers
v0000017c438a3170_0 .net "a", 0 0, L_0000017c43e119d0;  1 drivers
v0000017c438a4750_0 .net "b", 0 0, L_0000017c43e116b0;  1 drivers
v0000017c438a4570_0 .net "c", 0 0, L_0000017c43e42240;  1 drivers
v0000017c438a3d50_0 .net "carry_1", 0 0, L_0000017c43e42710;  1 drivers
v0000017c438a3a30_0 .net "carry_2", 0 0, L_0000017c43e41980;  1 drivers
v0000017c438a3210_0 .net "cin", 0 0, L_0000017c43e11250;  1 drivers
v0000017c438a4250_0 .net "sum_1", 0 0, L_0000017c43e41360;  1 drivers
S_0000017c437fade0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fa160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41360 .functor XOR 1, L_0000017c43e119d0, L_0000017c43e116b0, C4<0>, C4<0>;
L_0000017c43e42710 .functor AND 1, L_0000017c43e119d0, L_0000017c43e116b0, C4<1>, C4<1>;
v0000017c438a15f0_0 .net "S", 0 0, L_0000017c43e41360;  alias, 1 drivers
v0000017c438a1690_0 .net "a", 0 0, L_0000017c43e119d0;  alias, 1 drivers
v0000017c438a1910_0 .net "b", 0 0, L_0000017c43e116b0;  alias, 1 drivers
v0000017c438a17d0_0 .net "c", 0 0, L_0000017c43e42710;  alias, 1 drivers
S_0000017c437fb100 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fa160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e413d0 .functor XOR 1, L_0000017c43e41360, L_0000017c43e11250, C4<0>, C4<0>;
L_0000017c43e41980 .functor AND 1, L_0000017c43e41360, L_0000017c43e11250, C4<1>, C4<1>;
v0000017c4389f930_0 .net "S", 0 0, L_0000017c43e413d0;  alias, 1 drivers
v0000017c4389f9d0_0 .net "a", 0 0, L_0000017c43e41360;  alias, 1 drivers
v0000017c4389fb10_0 .net "b", 0 0, L_0000017c43e11250;  alias, 1 drivers
v0000017c438a0150_0 .net "c", 0 0, L_0000017c43e41980;  alias, 1 drivers
S_0000017c437fb420 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437f9e40;
 .timescale 0 0;
P_0000017c43249240 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e41c90 .functor XOR 1, L_0000017c43cf30d8, L_0000017c43e11ed0, C4<0>, C4<0>;
v0000017c438a32b0_0 .net *"_ivl_1", 0 0, L_0000017c43e11ed0;  1 drivers
S_0000017c437fb740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fb420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e42320 .functor OR 1, L_0000017c43e41fa0, L_0000017c43e42010, C4<0>, C4<0>;
v0000017c438a2310_0 .net "S", 0 0, L_0000017c43e420f0;  1 drivers
v0000017c438a2450_0 .net "a", 0 0, L_0000017c43e12150;  1 drivers
v0000017c438a3530_0 .net "b", 0 0, L_0000017c43e121f0;  1 drivers
v0000017c438a29f0_0 .net "c", 0 0, L_0000017c43e42320;  1 drivers
v0000017c438a2590_0 .net "carry_1", 0 0, L_0000017c43e41fa0;  1 drivers
v0000017c438a2bd0_0 .net "carry_2", 0 0, L_0000017c43e42010;  1 drivers
v0000017c438a3990_0 .net "cin", 0 0, L_0000017c43e10fd0;  1 drivers
v0000017c438a3cb0_0 .net "sum_1", 0 0, L_0000017c43e41f30;  1 drivers
S_0000017c437fb8d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fb740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41f30 .functor XOR 1, L_0000017c43e12150, L_0000017c43e121f0, C4<0>, C4<0>;
L_0000017c43e41fa0 .functor AND 1, L_0000017c43e12150, L_0000017c43e121f0, C4<1>, C4<1>;
v0000017c438a3ad0_0 .net "S", 0 0, L_0000017c43e41f30;  alias, 1 drivers
v0000017c438a2e50_0 .net "a", 0 0, L_0000017c43e12150;  alias, 1 drivers
v0000017c438a28b0_0 .net "b", 0 0, L_0000017c43e121f0;  alias, 1 drivers
v0000017c438a3b70_0 .net "c", 0 0, L_0000017c43e41fa0;  alias, 1 drivers
S_0000017c437fba60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fb740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e420f0 .functor XOR 1, L_0000017c43e41f30, L_0000017c43e10fd0, C4<0>, C4<0>;
L_0000017c43e42010 .functor AND 1, L_0000017c43e41f30, L_0000017c43e10fd0, C4<1>, C4<1>;
v0000017c438a21d0_0 .net "S", 0 0, L_0000017c43e420f0;  alias, 1 drivers
v0000017c438a2b30_0 .net "a", 0 0, L_0000017c43e41f30;  alias, 1 drivers
v0000017c438a47f0_0 .net "b", 0 0, L_0000017c43e10fd0;  alias, 1 drivers
v0000017c438a4610_0 .net "c", 0 0, L_0000017c43e42010;  alias, 1 drivers
S_0000017c437fbbf0 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248940 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf3120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e430b0 .functor BUFZ 1, L_0000017c43cf3120, C4<0>, C4<0>, C4<0>;
v0000017c438a5510_0 .net "S", 2 0, L_0000017c43e10f30;  alias, 1 drivers
v0000017c438a62d0_0 .net *"_ivl_0", 0 0, L_0000017c43e42be0;  1 drivers
v0000017c438a55b0_0 .net *"_ivl_10", 0 0, L_0000017c43e422b0;  1 drivers
v0000017c438a53d0_0 .net *"_ivl_20", 0 0, L_0000017c43e42390;  1 drivers
v0000017c438a5790_0 .net *"_ivl_36", 0 0, L_0000017c43e430b0;  1 drivers
v0000017c438a6730_0 .net "a", 2 0, L_0000017c43e10030;  alias, 1 drivers
v0000017c438a5830_0 .net "b", 2 0, L_0000017c43e111b0;  alias, 1 drivers
v0000017c438a4b10_0 .net "b1", 2 0, L_0000017c43e117f0;  1 drivers
v0000017c438a5470_0 .net "c", 0 0, L_0000017c43e12d30;  alias, 1 drivers
v0000017c438a6ff0_0 .net "cin", 0 0, L_0000017c43cf3120;  1 drivers
v0000017c438a6370_0 .net "co", 3 0, L_0000017c43e11d90;  1 drivers
L_0000017c43e134b0 .part L_0000017c43e111b0, 0, 1;
L_0000017c43e112f0 .part L_0000017c43e10030, 0, 1;
L_0000017c43e12c90 .part L_0000017c43e117f0, 0, 1;
L_0000017c43e13230 .part L_0000017c43e11d90, 0, 1;
L_0000017c43e11610 .part L_0000017c43e111b0, 1, 1;
L_0000017c43e12fb0 .part L_0000017c43e10030, 1, 1;
L_0000017c43e132d0 .part L_0000017c43e117f0, 1, 1;
L_0000017c43e11750 .part L_0000017c43e11d90, 1, 1;
L_0000017c43e117f0 .concat8 [ 1 1 1 0], L_0000017c43e42be0, L_0000017c43e422b0, L_0000017c43e42390;
L_0000017c43e12f10 .part L_0000017c43e111b0, 2, 1;
L_0000017c43e12510 .part L_0000017c43e10030, 2, 1;
L_0000017c43e125b0 .part L_0000017c43e117f0, 2, 1;
L_0000017c43e11bb0 .part L_0000017c43e11d90, 2, 1;
L_0000017c43e10f30 .concat8 [ 1 1 1 0], L_0000017c43e41750, L_0000017c43e419f0, L_0000017c43e42d30;
L_0000017c43e11d90 .concat8 [ 1 1 1 1], L_0000017c43e430b0, L_0000017c43e42cc0, L_0000017c43e41ad0, L_0000017c43e43a50;
L_0000017c43e12d30 .part L_0000017c43e11d90, 3, 1;
S_0000017c437fd9a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437fbbf0;
 .timescale 0 0;
P_0000017c43248780 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e42be0 .functor XOR 1, L_0000017c43cf3120, L_0000017c43e134b0, C4<0>, C4<0>;
v0000017c438a2f90_0 .net *"_ivl_1", 0 0, L_0000017c43e134b0;  1 drivers
S_0000017c437fc550 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fd9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e42cc0 .functor OR 1, L_0000017c43e42780, L_0000017c43e42ef0, C4<0>, C4<0>;
v0000017c438a2270_0 .net "S", 0 0, L_0000017c43e41750;  1 drivers
v0000017c438a4390_0 .net "a", 0 0, L_0000017c43e112f0;  1 drivers
v0000017c438a2770_0 .net "b", 0 0, L_0000017c43e12c90;  1 drivers
v0000017c438a2d10_0 .net "c", 0 0, L_0000017c43e42cc0;  1 drivers
v0000017c438a3490_0 .net "carry_1", 0 0, L_0000017c43e42780;  1 drivers
v0000017c438a35d0_0 .net "carry_2", 0 0, L_0000017c43e42ef0;  1 drivers
v0000017c438a2db0_0 .net "cin", 0 0, L_0000017c43e13230;  1 drivers
v0000017c438a2ef0_0 .net "sum_1", 0 0, L_0000017c43e42da0;  1 drivers
S_0000017c437fcd20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fc550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e42da0 .functor XOR 1, L_0000017c43e112f0, L_0000017c43e12c90, C4<0>, C4<0>;
L_0000017c43e42780 .functor AND 1, L_0000017c43e112f0, L_0000017c43e12c90, C4<1>, C4<1>;
v0000017c438a38f0_0 .net "S", 0 0, L_0000017c43e42da0;  alias, 1 drivers
v0000017c438a2130_0 .net "a", 0 0, L_0000017c43e112f0;  alias, 1 drivers
v0000017c438a2950_0 .net "b", 0 0, L_0000017c43e12c90;  alias, 1 drivers
v0000017c438a41b0_0 .net "c", 0 0, L_0000017c43e42780;  alias, 1 drivers
S_0000017c437fceb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fc550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41750 .functor XOR 1, L_0000017c43e42da0, L_0000017c43e13230, C4<0>, C4<0>;
L_0000017c43e42ef0 .functor AND 1, L_0000017c43e42da0, L_0000017c43e13230, C4<1>, C4<1>;
v0000017c438a23b0_0 .net "S", 0 0, L_0000017c43e41750;  alias, 1 drivers
v0000017c438a3710_0 .net "a", 0 0, L_0000017c43e42da0;  alias, 1 drivers
v0000017c438a4430_0 .net "b", 0 0, L_0000017c43e13230;  alias, 1 drivers
v0000017c438a42f0_0 .net "c", 0 0, L_0000017c43e42ef0;  alias, 1 drivers
S_0000017c437fd1d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437fbbf0;
 .timescale 0 0;
P_0000017c43249300 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e422b0 .functor XOR 1, L_0000017c43cf3120, L_0000017c43e11610, C4<0>, C4<0>;
v0000017c438a6c30_0 .net *"_ivl_1", 0 0, L_0000017c43e11610;  1 drivers
S_0000017c437fd360 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fd1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e41ad0 .functor OR 1, L_0000017c43e42080, L_0000017c43e41a60, C4<0>, C4<0>;
v0000017c438a2810_0 .net "S", 0 0, L_0000017c43e419f0;  1 drivers
v0000017c438a3850_0 .net "a", 0 0, L_0000017c43e12fb0;  1 drivers
v0000017c438a5650_0 .net "b", 0 0, L_0000017c43e132d0;  1 drivers
v0000017c438a6eb0_0 .net "c", 0 0, L_0000017c43e41ad0;  1 drivers
v0000017c438a49d0_0 .net "carry_1", 0 0, L_0000017c43e42080;  1 drivers
v0000017c438a5dd0_0 .net "carry_2", 0 0, L_0000017c43e41a60;  1 drivers
v0000017c438a6cd0_0 .net "cin", 0 0, L_0000017c43e11750;  1 drivers
v0000017c438a4930_0 .net "sum_1", 0 0, L_0000017c43e41910;  1 drivers
S_0000017c437fd680 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fd360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e41910 .functor XOR 1, L_0000017c43e12fb0, L_0000017c43e132d0, C4<0>, C4<0>;
L_0000017c43e42080 .functor AND 1, L_0000017c43e12fb0, L_0000017c43e132d0, C4<1>, C4<1>;
v0000017c438a3030_0 .net "S", 0 0, L_0000017c43e41910;  alias, 1 drivers
v0000017c438a44d0_0 .net "a", 0 0, L_0000017c43e12fb0;  alias, 1 drivers
v0000017c438a24f0_0 .net "b", 0 0, L_0000017c43e132d0;  alias, 1 drivers
v0000017c438a30d0_0 .net "c", 0 0, L_0000017c43e42080;  alias, 1 drivers
S_0000017c437fd810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fd360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e419f0 .functor XOR 1, L_0000017c43e41910, L_0000017c43e11750, C4<0>, C4<0>;
L_0000017c43e41a60 .functor AND 1, L_0000017c43e41910, L_0000017c43e11750, C4<1>, C4<1>;
v0000017c438a4890_0 .net "S", 0 0, L_0000017c43e419f0;  alias, 1 drivers
v0000017c438a2630_0 .net "a", 0 0, L_0000017c43e41910;  alias, 1 drivers
v0000017c438a26d0_0 .net "b", 0 0, L_0000017c43e11750;  alias, 1 drivers
v0000017c438a3670_0 .net "c", 0 0, L_0000017c43e41a60;  alias, 1 drivers
S_0000017c437fdb30 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437fbbf0;
 .timescale 0 0;
P_0000017c432488c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e42390 .functor XOR 1, L_0000017c43cf3120, L_0000017c43e12f10, C4<0>, C4<0>;
v0000017c438a6b90_0 .net *"_ivl_1", 0 0, L_0000017c43e12f10;  1 drivers
S_0000017c437f78c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fdb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e43a50 .functor OR 1, L_0000017c43e42860, L_0000017c43e41440, C4<0>, C4<0>;
v0000017c438a6230_0 .net "S", 0 0, L_0000017c43e42d30;  1 drivers
v0000017c438a5970_0 .net "a", 0 0, L_0000017c43e12510;  1 drivers
v0000017c438a65f0_0 .net "b", 0 0, L_0000017c43e125b0;  1 drivers
v0000017c438a50b0_0 .net "c", 0 0, L_0000017c43e43a50;  1 drivers
v0000017c438a4a70_0 .net "carry_1", 0 0, L_0000017c43e42860;  1 drivers
v0000017c438a6190_0 .net "carry_2", 0 0, L_0000017c43e41440;  1 drivers
v0000017c438a5330_0 .net "cin", 0 0, L_0000017c43e11bb0;  1 drivers
v0000017c438a69b0_0 .net "sum_1", 0 0, L_0000017c43e427f0;  1 drivers
S_0000017c437f7a50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e427f0 .functor XOR 1, L_0000017c43e12510, L_0000017c43e125b0, C4<0>, C4<0>;
L_0000017c43e42860 .functor AND 1, L_0000017c43e12510, L_0000017c43e125b0, C4<1>, C4<1>;
v0000017c438a6a50_0 .net "S", 0 0, L_0000017c43e427f0;  alias, 1 drivers
v0000017c438a6910_0 .net "a", 0 0, L_0000017c43e12510;  alias, 1 drivers
v0000017c438a5150_0 .net "b", 0 0, L_0000017c43e125b0;  alias, 1 drivers
v0000017c438a5c90_0 .net "c", 0 0, L_0000017c43e42860;  alias, 1 drivers
S_0000017c437f7be0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e42d30 .functor XOR 1, L_0000017c43e427f0, L_0000017c43e11bb0, C4<0>, C4<0>;
L_0000017c43e41440 .functor AND 1, L_0000017c43e427f0, L_0000017c43e11bb0, C4<1>, C4<1>;
v0000017c438a6e10_0 .net "S", 0 0, L_0000017c43e42d30;  alias, 1 drivers
v0000017c438a6af0_0 .net "a", 0 0, L_0000017c43e427f0;  alias, 1 drivers
v0000017c438a4f70_0 .net "b", 0 0, L_0000017c43e11bb0;  alias, 1 drivers
v0000017c438a4ed0_0 .net "c", 0 0, L_0000017c43e41440;  alias, 1 drivers
S_0000017c437f7f00 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248d80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf3ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ea7f70 .functor BUFZ 1, L_0000017c43cf3ee8, C4<0>, C4<0>, C4<0>;
v0000017c438a8d50_0 .net "S", 4 0, L_0000017c43e1dcd0;  alias, 1 drivers
v0000017c438a76d0_0 .net *"_ivl_0", 0 0, L_0000017c43e2aed0;  1 drivers
v0000017c438a8df0_0 .net *"_ivl_10", 0 0, L_0000017c43ea8750;  1 drivers
v0000017c438a8e90_0 .net *"_ivl_20", 0 0, L_0000017c43ea80c0;  1 drivers
v0000017c438a7590_0 .net *"_ivl_30", 0 0, L_0000017c43ea7f00;  1 drivers
v0000017c438a7630_0 .net *"_ivl_40", 0 0, L_0000017c43ea75d0;  1 drivers
v0000017c438a8f30_0 .net *"_ivl_56", 0 0, L_0000017c43ea7f70;  1 drivers
v0000017c438a8fd0_0 .net "a", 4 0, L_0000017c43e16d90;  alias, 1 drivers
v0000017c438abeb0_0 .net "b", 4 0, L_0000017c43e19f90;  alias, 1 drivers
v0000017c438ac090_0 .net "b1", 4 0, L_0000017c43e1ef90;  1 drivers
v0000017c438aa0b0_0 .net "c", 0 0, L_0000017c43e1deb0;  alias, 1 drivers
v0000017c438ab9b0_0 .net "cin", 0 0, L_0000017c43cf3ee8;  1 drivers
v0000017c438aa150_0 .net "co", 5 0, L_0000017c43e1f7b0;  1 drivers
L_0000017c43e1ee50 .part L_0000017c43e19f90, 0, 1;
L_0000017c43e1f710 .part L_0000017c43e16d90, 0, 1;
L_0000017c43e1f350 .part L_0000017c43e1ef90, 0, 1;
L_0000017c43e1dd70 .part L_0000017c43e1f7b0, 0, 1;
L_0000017c43e1e6d0 .part L_0000017c43e19f90, 1, 1;
L_0000017c43e1fb70 .part L_0000017c43e16d90, 1, 1;
L_0000017c43e1eef0 .part L_0000017c43e1ef90, 1, 1;
L_0000017c43e1e270 .part L_0000017c43e1f7b0, 1, 1;
L_0000017c43e1dc30 .part L_0000017c43e19f90, 2, 1;
L_0000017c43e1ed10 .part L_0000017c43e16d90, 2, 1;
L_0000017c43e1de10 .part L_0000017c43e1ef90, 2, 1;
L_0000017c43e1e3b0 .part L_0000017c43e1f7b0, 2, 1;
L_0000017c43e1f990 .part L_0000017c43e19f90, 3, 1;
L_0000017c43e1f3f0 .part L_0000017c43e16d90, 3, 1;
L_0000017c43e1f490 .part L_0000017c43e1ef90, 3, 1;
L_0000017c43e1d870 .part L_0000017c43e1f7b0, 3, 1;
LS_0000017c43e1ef90_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2aed0, L_0000017c43ea8750, L_0000017c43ea80c0, L_0000017c43ea7f00;
LS_0000017c43e1ef90_0_4 .concat8 [ 1 0 0 0], L_0000017c43ea75d0;
L_0000017c43e1ef90 .concat8 [ 4 1 0 0], LS_0000017c43e1ef90_0_0, LS_0000017c43e1ef90_0_4;
L_0000017c43e1f5d0 .part L_0000017c43e19f90, 4, 1;
L_0000017c43e1daf0 .part L_0000017c43e16d90, 4, 1;
L_0000017c43e1f530 .part L_0000017c43e1ef90, 4, 1;
L_0000017c43e1f670 .part L_0000017c43e1f7b0, 4, 1;
LS_0000017c43e1dcd0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2b4f0, L_0000017c43ea8210, L_0000017c43ea8bb0, L_0000017c43ea7bf0;
LS_0000017c43e1dcd0_0_4 .concat8 [ 1 0 0 0], L_0000017c43ea7790;
L_0000017c43e1dcd0 .concat8 [ 4 1 0 0], LS_0000017c43e1dcd0_0_0, LS_0000017c43e1dcd0_0_4;
LS_0000017c43e1f7b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea7f70, L_0000017c43ea76b0, L_0000017c43ea7c60, L_0000017c43ea7e90;
LS_0000017c43e1f7b0_0_4 .concat8 [ 1 1 0 0], L_0000017c43ea8830, L_0000017c43ea7e20;
L_0000017c43e1f7b0 .concat8 [ 4 2 0 0], LS_0000017c43e1f7b0_0_0, LS_0000017c43e1f7b0_0_4;
L_0000017c43e1deb0 .part L_0000017c43e1f7b0, 5, 1;
S_0000017c437f8090 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437f7f00;
 .timescale 0 0;
P_0000017c43248840 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2aed0 .functor XOR 1, L_0000017c43cf3ee8, L_0000017c43e1ee50, C4<0>, C4<0>;
v0000017c438a4cf0_0 .net *"_ivl_1", 0 0, L_0000017c43e1ee50;  1 drivers
S_0000017c437f8220 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f8090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea76b0 .functor OR 1, L_0000017c43e2b480, L_0000017c43e2bbf0, C4<0>, C4<0>;
v0000017c438a5010_0 .net "S", 0 0, L_0000017c43e2b4f0;  1 drivers
v0000017c438a5b50_0 .net "a", 0 0, L_0000017c43e1f710;  1 drivers
v0000017c438a60f0_0 .net "b", 0 0, L_0000017c43e1f350;  1 drivers
v0000017c438a6d70_0 .net "c", 0 0, L_0000017c43ea76b0;  1 drivers
v0000017c438a5bf0_0 .net "carry_1", 0 0, L_0000017c43e2b480;  1 drivers
v0000017c438a64b0_0 .net "carry_2", 0 0, L_0000017c43e2bbf0;  1 drivers
v0000017c438a51f0_0 .net "cin", 0 0, L_0000017c43e1dd70;  1 drivers
v0000017c438a6550_0 .net "sum_1", 0 0, L_0000017c43e2a760;  1 drivers
S_0000017c437f83b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2a760 .functor XOR 1, L_0000017c43e1f710, L_0000017c43e1f350, C4<0>, C4<0>;
L_0000017c43e2b480 .functor AND 1, L_0000017c43e1f710, L_0000017c43e1f350, C4<1>, C4<1>;
v0000017c438a58d0_0 .net "S", 0 0, L_0000017c43e2a760;  alias, 1 drivers
v0000017c438a56f0_0 .net "a", 0 0, L_0000017c43e1f710;  alias, 1 drivers
v0000017c438a6410_0 .net "b", 0 0, L_0000017c43e1f350;  alias, 1 drivers
v0000017c438a5e70_0 .net "c", 0 0, L_0000017c43e2b480;  alias, 1 drivers
S_0000017c437f8540 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b4f0 .functor XOR 1, L_0000017c43e2a760, L_0000017c43e1dd70, C4<0>, C4<0>;
L_0000017c43e2bbf0 .functor AND 1, L_0000017c43e2a760, L_0000017c43e1dd70, C4<1>, C4<1>;
v0000017c438a5a10_0 .net "S", 0 0, L_0000017c43e2b4f0;  alias, 1 drivers
v0000017c438a6870_0 .net "a", 0 0, L_0000017c43e2a760;  alias, 1 drivers
v0000017c438a5ab0_0 .net "b", 0 0, L_0000017c43e1dd70;  alias, 1 drivers
v0000017c438a5f10_0 .net "c", 0 0, L_0000017c43e2bbf0;  alias, 1 drivers
S_0000017c437f86d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437f7f00;
 .timescale 0 0;
P_0000017c43248440 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ea8750 .functor XOR 1, L_0000017c43cf3ee8, L_0000017c43e1e6d0, C4<0>, C4<0>;
v0000017c438a71d0_0 .net *"_ivl_1", 0 0, L_0000017c43e1e6d0;  1 drivers
S_0000017c437f8860 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437f86d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea7c60 .functor OR 1, L_0000017c43ea7410, L_0000017c43ea7b80, C4<0>, C4<0>;
v0000017c438a4bb0_0 .net "S", 0 0, L_0000017c43ea8210;  1 drivers
v0000017c438a4c50_0 .net "a", 0 0, L_0000017c43e1fb70;  1 drivers
v0000017c438a4e30_0 .net "b", 0 0, L_0000017c43e1eef0;  1 drivers
v0000017c438a5290_0 .net "c", 0 0, L_0000017c43ea7c60;  1 drivers
v0000017c438a87b0_0 .net "carry_1", 0 0, L_0000017c43ea7410;  1 drivers
v0000017c438a97f0_0 .net "carry_2", 0 0, L_0000017c43ea7b80;  1 drivers
v0000017c438a9250_0 .net "cin", 0 0, L_0000017c43e1e270;  1 drivers
v0000017c438a7ef0_0 .net "sum_1", 0 0, L_0000017c43ea7aa0;  1 drivers
S_0000017c438032b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437f8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7aa0 .functor XOR 1, L_0000017c43e1fb70, L_0000017c43e1eef0, C4<0>, C4<0>;
L_0000017c43ea7410 .functor AND 1, L_0000017c43e1fb70, L_0000017c43e1eef0, C4<1>, C4<1>;
v0000017c438a5d30_0 .net "S", 0 0, L_0000017c43ea7aa0;  alias, 1 drivers
v0000017c438a67d0_0 .net "a", 0 0, L_0000017c43e1fb70;  alias, 1 drivers
v0000017c438a6690_0 .net "b", 0 0, L_0000017c43e1eef0;  alias, 1 drivers
v0000017c438a5fb0_0 .net "c", 0 0, L_0000017c43ea7410;  alias, 1 drivers
S_0000017c437fde50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437f8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8210 .functor XOR 1, L_0000017c43ea7aa0, L_0000017c43e1e270, C4<0>, C4<0>;
L_0000017c43ea7b80 .functor AND 1, L_0000017c43ea7aa0, L_0000017c43e1e270, C4<1>, C4<1>;
v0000017c438a6f50_0 .net "S", 0 0, L_0000017c43ea8210;  alias, 1 drivers
v0000017c438a7090_0 .net "a", 0 0, L_0000017c43ea7aa0;  alias, 1 drivers
v0000017c438a6050_0 .net "b", 0 0, L_0000017c43e1e270;  alias, 1 drivers
v0000017c438a4d90_0 .net "c", 0 0, L_0000017c43ea7b80;  alias, 1 drivers
S_0000017c43800a10 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437f7f00;
 .timescale 0 0;
P_0000017c43248ac0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ea80c0 .functor XOR 1, L_0000017c43cf3ee8, L_0000017c43e1dc30, C4<0>, C4<0>;
v0000017c438a7bd0_0 .net *"_ivl_1", 0 0, L_0000017c43e1dc30;  1 drivers
S_0000017c437ff8e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43800a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea7e90 .functor OR 1, L_0000017c43ea8520, L_0000017c43ea7cd0, C4<0>, C4<0>;
v0000017c438a9430_0 .net "S", 0 0, L_0000017c43ea8bb0;  1 drivers
v0000017c438a7e50_0 .net "a", 0 0, L_0000017c43e1ed10;  1 drivers
v0000017c438a7db0_0 .net "b", 0 0, L_0000017c43e1de10;  1 drivers
v0000017c438a73b0_0 .net "c", 0 0, L_0000017c43ea7e90;  1 drivers
v0000017c438a8ad0_0 .net "carry_1", 0 0, L_0000017c43ea8520;  1 drivers
v0000017c438a8170_0 .net "carry_2", 0 0, L_0000017c43ea7cd0;  1 drivers
v0000017c438a7a90_0 .net "cin", 0 0, L_0000017c43e1e3b0;  1 drivers
v0000017c438a85d0_0 .net "sum_1", 0 0, L_0000017c43ea7b10;  1 drivers
S_0000017c437fec60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ff8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7b10 .functor XOR 1, L_0000017c43e1ed10, L_0000017c43e1de10, C4<0>, C4<0>;
L_0000017c43ea8520 .functor AND 1, L_0000017c43e1ed10, L_0000017c43e1de10, C4<1>, C4<1>;
v0000017c438a9570_0 .net "S", 0 0, L_0000017c43ea7b10;  alias, 1 drivers
v0000017c438a8490_0 .net "a", 0 0, L_0000017c43e1ed10;  alias, 1 drivers
v0000017c438a7810_0 .net "b", 0 0, L_0000017c43e1de10;  alias, 1 drivers
v0000017c438a92f0_0 .net "c", 0 0, L_0000017c43ea8520;  alias, 1 drivers
S_0000017c437fdcc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ff8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8bb0 .functor XOR 1, L_0000017c43ea7b10, L_0000017c43e1e3b0, C4<0>, C4<0>;
L_0000017c43ea7cd0 .functor AND 1, L_0000017c43ea7b10, L_0000017c43e1e3b0, C4<1>, C4<1>;
v0000017c438a7b30_0 .net "S", 0 0, L_0000017c43ea8bb0;  alias, 1 drivers
v0000017c438a9070_0 .net "a", 0 0, L_0000017c43ea7b10;  alias, 1 drivers
v0000017c438a78b0_0 .net "b", 0 0, L_0000017c43e1e3b0;  alias, 1 drivers
v0000017c438a9610_0 .net "c", 0 0, L_0000017c43ea7cd0;  alias, 1 drivers
S_0000017c437fead0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c437f7f00;
 .timescale 0 0;
P_0000017c43248480 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ea7f00 .functor XOR 1, L_0000017c43cf3ee8, L_0000017c43e1f990, C4<0>, C4<0>;
v0000017c438a7950_0 .net *"_ivl_1", 0 0, L_0000017c43e1f990;  1 drivers
S_0000017c43802c70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea8830 .functor OR 1, L_0000017c43ea7330, L_0000017c43ea7d40, C4<0>, C4<0>;
v0000017c438a8530_0 .net "S", 0 0, L_0000017c43ea7bf0;  1 drivers
v0000017c438a9390_0 .net "a", 0 0, L_0000017c43e1f3f0;  1 drivers
v0000017c438a8c10_0 .net "b", 0 0, L_0000017c43e1f490;  1 drivers
v0000017c438a94d0_0 .net "c", 0 0, L_0000017c43ea8830;  1 drivers
v0000017c438a80d0_0 .net "carry_1", 0 0, L_0000017c43ea7330;  1 drivers
v0000017c438a74f0_0 .net "carry_2", 0 0, L_0000017c43ea7d40;  1 drivers
v0000017c438a7f90_0 .net "cin", 0 0, L_0000017c43e1d870;  1 drivers
v0000017c438a9750_0 .net "sum_1", 0 0, L_0000017c43ea8280;  1 drivers
S_0000017c437fedf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43802c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8280 .functor XOR 1, L_0000017c43e1f3f0, L_0000017c43e1f490, C4<0>, C4<0>;
L_0000017c43ea7330 .functor AND 1, L_0000017c43e1f3f0, L_0000017c43e1f490, C4<1>, C4<1>;
v0000017c438a82b0_0 .net "S", 0 0, L_0000017c43ea8280;  alias, 1 drivers
v0000017c438a91b0_0 .net "a", 0 0, L_0000017c43e1f3f0;  alias, 1 drivers
v0000017c438a8cb0_0 .net "b", 0 0, L_0000017c43e1f490;  alias, 1 drivers
v0000017c438a7d10_0 .net "c", 0 0, L_0000017c43ea7330;  alias, 1 drivers
S_0000017c437ff750 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43802c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7bf0 .functor XOR 1, L_0000017c43ea8280, L_0000017c43e1d870, C4<0>, C4<0>;
L_0000017c43ea7d40 .functor AND 1, L_0000017c43ea8280, L_0000017c43e1d870, C4<1>, C4<1>;
v0000017c438a9890_0 .net "S", 0 0, L_0000017c43ea7bf0;  alias, 1 drivers
v0000017c438a96b0_0 .net "a", 0 0, L_0000017c43ea8280;  alias, 1 drivers
v0000017c438a9110_0 .net "b", 0 0, L_0000017c43e1d870;  alias, 1 drivers
v0000017c438a8850_0 .net "c", 0 0, L_0000017c43ea7d40;  alias, 1 drivers
S_0000017c438019b0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c437f7f00;
 .timescale 0 0;
P_0000017c43248b80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ea75d0 .functor XOR 1, L_0000017c43cf3ee8, L_0000017c43e1f5d0, C4<0>, C4<0>;
v0000017c438a8b70_0 .net *"_ivl_1", 0 0, L_0000017c43e1f5d0;  1 drivers
S_0000017c43802950 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438019b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea7e20 .functor OR 1, L_0000017c43ea7640, L_0000017c43ea81a0, C4<0>, C4<0>;
v0000017c438a8990_0 .net "S", 0 0, L_0000017c43ea7790;  1 drivers
v0000017c438a79f0_0 .net "a", 0 0, L_0000017c43e1daf0;  1 drivers
v0000017c438a83f0_0 .net "b", 0 0, L_0000017c43e1f530;  1 drivers
v0000017c438a88f0_0 .net "c", 0 0, L_0000017c43ea7e20;  1 drivers
v0000017c438a7310_0 .net "carry_1", 0 0, L_0000017c43ea7640;  1 drivers
v0000017c438a7450_0 .net "carry_2", 0 0, L_0000017c43ea81a0;  1 drivers
v0000017c438a8710_0 .net "cin", 0 0, L_0000017c43e1f670;  1 drivers
v0000017c438a8a30_0 .net "sum_1", 0 0, L_0000017c43ea7db0;  1 drivers
S_0000017c437fdfe0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43802950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7db0 .functor XOR 1, L_0000017c43e1daf0, L_0000017c43e1f530, C4<0>, C4<0>;
L_0000017c43ea7640 .functor AND 1, L_0000017c43e1daf0, L_0000017c43e1f530, C4<1>, C4<1>;
v0000017c438a7c70_0 .net "S", 0 0, L_0000017c43ea7db0;  alias, 1 drivers
v0000017c438a7130_0 .net "a", 0 0, L_0000017c43e1daf0;  alias, 1 drivers
v0000017c438a7770_0 .net "b", 0 0, L_0000017c43e1f530;  alias, 1 drivers
v0000017c438a7270_0 .net "c", 0 0, L_0000017c43ea7640;  alias, 1 drivers
S_0000017c43801370 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43802950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7790 .functor XOR 1, L_0000017c43ea7db0, L_0000017c43e1f670, C4<0>, C4<0>;
L_0000017c43ea81a0 .functor AND 1, L_0000017c43ea7db0, L_0000017c43e1f670, C4<1>, C4<1>;
v0000017c438a8670_0 .net "S", 0 0, L_0000017c43ea7790;  alias, 1 drivers
v0000017c438a8030_0 .net "a", 0 0, L_0000017c43ea7db0;  alias, 1 drivers
v0000017c438a8210_0 .net "b", 0 0, L_0000017c43e1f670;  alias, 1 drivers
v0000017c438a8350_0 .net "c", 0 0, L_0000017c43ea81a0;  alias, 1 drivers
S_0000017c437ffd90 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248f80 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf4098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ea96a0 .functor BUFZ 1, L_0000017c43cf4098, C4<0>, C4<0>, C4<0>;
v0000017c438b09b0_0 .net "S", 8 0, L_0000017c43e201b0;  alias, 1 drivers
v0000017c438afe70_0 .net *"_ivl_0", 0 0, L_0000017c43ea8910;  1 drivers
v0000017c438ae9d0_0 .net *"_ivl_10", 0 0, L_0000017c43ea73a0;  1 drivers
v0000017c438af5b0_0 .net *"_ivl_20", 0 0, L_0000017c43ea9390;  1 drivers
v0000017c438aeed0_0 .net *"_ivl_30", 0 0, L_0000017c43ea9940;  1 drivers
v0000017c438b02d0_0 .net *"_ivl_40", 0 0, L_0000017c43eaa350;  1 drivers
v0000017c438b0b90_0 .net *"_ivl_50", 0 0, L_0000017c43ea9ef0;  1 drivers
v0000017c438af970_0 .net *"_ivl_60", 0 0, L_0000017c43eaa890;  1 drivers
v0000017c438b0c30_0 .net *"_ivl_70", 0 0, L_0000017c43ea9320;  1 drivers
v0000017c438af470_0 .net *"_ivl_80", 0 0, L_0000017c43ea9400;  1 drivers
v0000017c438b00f0_0 .net *"_ivl_96", 0 0, L_0000017c43ea96a0;  1 drivers
v0000017c438b0a50_0 .net "a", 8 0, L_0000017c43e1ea90;  alias, 1 drivers
v0000017c438af290_0 .net "b", 8 0, L_0000017c43e20bb0;  alias, 1 drivers
v0000017c438b0af0_0 .net "b1", 8 0, L_0000017c43e22230;  1 drivers
v0000017c438aea70_0 .net "c", 0 0, L_0000017c43e21830;  alias, 1 drivers
v0000017c438af0b0_0 .net "cin", 0 0, L_0000017c43cf4098;  1 drivers
v0000017c438b0230_0 .net "co", 9 0, L_0000017c43e206b0;  1 drivers
L_0000017c43e210b0 .part L_0000017c43e20bb0, 0, 1;
L_0000017c43e21fb0 .part L_0000017c43e1ea90, 0, 1;
L_0000017c43e21e70 .part L_0000017c43e22230, 0, 1;
L_0000017c43e1fe90 .part L_0000017c43e206b0, 0, 1;
L_0000017c43e216f0 .part L_0000017c43e20bb0, 1, 1;
L_0000017c43e21510 .part L_0000017c43e1ea90, 1, 1;
L_0000017c43e211f0 .part L_0000017c43e22230, 1, 1;
L_0000017c43e21290 .part L_0000017c43e206b0, 1, 1;
L_0000017c43e22050 .part L_0000017c43e20bb0, 2, 1;
L_0000017c43e21f10 .part L_0000017c43e1ea90, 2, 1;
L_0000017c43e21ab0 .part L_0000017c43e22230, 2, 1;
L_0000017c43e21dd0 .part L_0000017c43e206b0, 2, 1;
L_0000017c43e20430 .part L_0000017c43e20bb0, 3, 1;
L_0000017c43e21010 .part L_0000017c43e1ea90, 3, 1;
L_0000017c43e21150 .part L_0000017c43e22230, 3, 1;
L_0000017c43e20610 .part L_0000017c43e206b0, 3, 1;
L_0000017c43e22370 .part L_0000017c43e20bb0, 4, 1;
L_0000017c43e20890 .part L_0000017c43e1ea90, 4, 1;
L_0000017c43e21650 .part L_0000017c43e22230, 4, 1;
L_0000017c43e21330 .part L_0000017c43e206b0, 4, 1;
L_0000017c43e1fd50 .part L_0000017c43e20bb0, 5, 1;
L_0000017c43e220f0 .part L_0000017c43e1ea90, 5, 1;
L_0000017c43e20b10 .part L_0000017c43e22230, 5, 1;
L_0000017c43e22190 .part L_0000017c43e206b0, 5, 1;
L_0000017c43e20d90 .part L_0000017c43e20bb0, 6, 1;
L_0000017c43e215b0 .part L_0000017c43e1ea90, 6, 1;
L_0000017c43e1ffd0 .part L_0000017c43e22230, 6, 1;
L_0000017c43e21790 .part L_0000017c43e206b0, 6, 1;
L_0000017c43e20c50 .part L_0000017c43e20bb0, 7, 1;
L_0000017c43e20cf0 .part L_0000017c43e1ea90, 7, 1;
L_0000017c43e20070 .part L_0000017c43e22230, 7, 1;
L_0000017c43e20e30 .part L_0000017c43e206b0, 7, 1;
LS_0000017c43e22230_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea8910, L_0000017c43ea73a0, L_0000017c43ea9390, L_0000017c43ea9940;
LS_0000017c43e22230_0_4 .concat8 [ 1 1 1 1], L_0000017c43eaa350, L_0000017c43ea9ef0, L_0000017c43eaa890, L_0000017c43ea9320;
LS_0000017c43e22230_0_8 .concat8 [ 1 0 0 0], L_0000017c43ea9400;
L_0000017c43e22230 .concat8 [ 4 4 1 0], LS_0000017c43e22230_0_0, LS_0000017c43e22230_0_4, LS_0000017c43e22230_0_8;
L_0000017c43e222d0 .part L_0000017c43e20bb0, 8, 1;
L_0000017c43e213d0 .part L_0000017c43e1ea90, 8, 1;
L_0000017c43e21c90 .part L_0000017c43e22230, 8, 1;
L_0000017c43e20110 .part L_0000017c43e206b0, 8, 1;
LS_0000017c43e201b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea7100, L_0000017c43eaa7b0, L_0000017c43ea9780, L_0000017c43eaa3c0;
LS_0000017c43e201b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43ea8de0, L_0000017c43ea95c0, L_0000017c43ea9d30, L_0000017c43eaa190;
LS_0000017c43e201b0_0_8 .concat8 [ 1 0 0 0], L_0000017c43ea9470;
L_0000017c43e201b0 .concat8 [ 4 4 1 0], LS_0000017c43e201b0_0_0, LS_0000017c43e201b0_0_4, LS_0000017c43e201b0_0_8;
LS_0000017c43e206b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea96a0, L_0000017c43ea7250, L_0000017c43ea9550, L_0000017c43ea92b0;
LS_0000017c43e206b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43ea8f30, L_0000017c43ea98d0, L_0000017c43ea9080, L_0000017c43ea9b70;
LS_0000017c43e206b0_0_8 .concat8 [ 1 1 0 0], L_0000017c43eaa040, L_0000017c43ea99b0;
L_0000017c43e206b0 .concat8 [ 4 4 2 0], LS_0000017c43e206b0_0_0, LS_0000017c43e206b0_0_4, LS_0000017c43e206b0_0_8;
L_0000017c43e21830 .part L_0000017c43e206b0, 9, 1;
S_0000017c438000b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c432484c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ea8910 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e210b0, C4<0>, C4<0>;
v0000017c438a9cf0_0 .net *"_ivl_1", 0 0, L_0000017c43e210b0;  1 drivers
S_0000017c437fe490 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438000b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea7250 .functor OR 1, L_0000017c43ea8c90, L_0000017c43ea71e0, C4<0>, C4<0>;
v0000017c438aaf10_0 .net "S", 0 0, L_0000017c43ea7100;  1 drivers
v0000017c438aa3d0_0 .net "a", 0 0, L_0000017c43e21fb0;  1 drivers
v0000017c438ab7d0_0 .net "b", 0 0, L_0000017c43e21e70;  1 drivers
v0000017c438ab910_0 .net "c", 0 0, L_0000017c43ea7250;  1 drivers
v0000017c438a99d0_0 .net "carry_1", 0 0, L_0000017c43ea8c90;  1 drivers
v0000017c438aa1f0_0 .net "carry_2", 0 0, L_0000017c43ea71e0;  1 drivers
v0000017c438aa470_0 .net "cin", 0 0, L_0000017c43e1fe90;  1 drivers
v0000017c438a9a70_0 .net "sum_1", 0 0, L_0000017c43ea8980;  1 drivers
S_0000017c437ff5c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fe490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8980 .functor XOR 1, L_0000017c43e21fb0, L_0000017c43e21e70, C4<0>, C4<0>;
L_0000017c43ea8c90 .functor AND 1, L_0000017c43e21fb0, L_0000017c43e21e70, C4<1>, C4<1>;
v0000017c438ab190_0 .net "S", 0 0, L_0000017c43ea8980;  alias, 1 drivers
v0000017c438ab5f0_0 .net "a", 0 0, L_0000017c43e21fb0;  alias, 1 drivers
v0000017c438abff0_0 .net "b", 0 0, L_0000017c43e21e70;  alias, 1 drivers
v0000017c438aa330_0 .net "c", 0 0, L_0000017c43ea8c90;  alias, 1 drivers
S_0000017c438003d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fe490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7100 .functor XOR 1, L_0000017c43ea8980, L_0000017c43e1fe90, C4<0>, C4<0>;
L_0000017c43ea71e0 .functor AND 1, L_0000017c43ea8980, L_0000017c43e1fe90, C4<1>, C4<1>;
v0000017c438aa790_0 .net "S", 0 0, L_0000017c43ea7100;  alias, 1 drivers
v0000017c438aad30_0 .net "a", 0 0, L_0000017c43ea8980;  alias, 1 drivers
v0000017c438a9930_0 .net "b", 0 0, L_0000017c43e1fe90;  alias, 1 drivers
v0000017c438abf50_0 .net "c", 0 0, L_0000017c43ea71e0;  alias, 1 drivers
S_0000017c438038f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c43248540 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ea73a0 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e216f0, C4<0>, C4<0>;
v0000017c438a9b10_0 .net *"_ivl_1", 0 0, L_0000017c43e216f0;  1 drivers
S_0000017c43801cd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438038f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea9550 .functor OR 1, L_0000017c43ea9f60, L_0000017c43ea9a20, C4<0>, C4<0>;
v0000017c438abaf0_0 .net "S", 0 0, L_0000017c43eaa7b0;  1 drivers
v0000017c438ab0f0_0 .net "a", 0 0, L_0000017c43e21510;  1 drivers
v0000017c438ab550_0 .net "b", 0 0, L_0000017c43e211f0;  1 drivers
v0000017c438ab230_0 .net "c", 0 0, L_0000017c43ea9550;  1 drivers
v0000017c438aaa10_0 .net "carry_1", 0 0, L_0000017c43ea9f60;  1 drivers
v0000017c438ab370_0 .net "carry_2", 0 0, L_0000017c43ea9a20;  1 drivers
v0000017c438aa290_0 .net "cin", 0 0, L_0000017c43e21290;  1 drivers
v0000017c438aa5b0_0 .net "sum_1", 0 0, L_0000017c43ea9630;  1 drivers
S_0000017c437ffc00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43801cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9630 .functor XOR 1, L_0000017c43e21510, L_0000017c43e211f0, C4<0>, C4<0>;
L_0000017c43ea9f60 .functor AND 1, L_0000017c43e21510, L_0000017c43e211f0, C4<1>, C4<1>;
v0000017c438ab2d0_0 .net "S", 0 0, L_0000017c43ea9630;  alias, 1 drivers
v0000017c438aa510_0 .net "a", 0 0, L_0000017c43e21510;  alias, 1 drivers
v0000017c438ab050_0 .net "b", 0 0, L_0000017c43e211f0;  alias, 1 drivers
v0000017c438aba50_0 .net "c", 0 0, L_0000017c43ea9f60;  alias, 1 drivers
S_0000017c43803a80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43801cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa7b0 .functor XOR 1, L_0000017c43ea9630, L_0000017c43e21290, C4<0>, C4<0>;
L_0000017c43ea9a20 .functor AND 1, L_0000017c43ea9630, L_0000017c43e21290, C4<1>, C4<1>;
v0000017c438aafb0_0 .net "S", 0 0, L_0000017c43eaa7b0;  alias, 1 drivers
v0000017c438ab730_0 .net "a", 0 0, L_0000017c43ea9630;  alias, 1 drivers
v0000017c438aa970_0 .net "b", 0 0, L_0000017c43e21290;  alias, 1 drivers
v0000017c438abe10_0 .net "c", 0 0, L_0000017c43ea9a20;  alias, 1 drivers
S_0000017c43803f30 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c43248500 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ea9390 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e22050, C4<0>, C4<0>;
v0000017c438aabf0_0 .net *"_ivl_1", 0 0, L_0000017c43e22050;  1 drivers
S_0000017c437fff20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43803f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea92b0 .functor OR 1, L_0000017c43eaa4a0, L_0000017c43ea9e10, C4<0>, C4<0>;
v0000017c438aaab0_0 .net "S", 0 0, L_0000017c43ea9780;  1 drivers
v0000017c438a9c50_0 .net "a", 0 0, L_0000017c43e21f10;  1 drivers
v0000017c438a9d90_0 .net "b", 0 0, L_0000017c43e21ab0;  1 drivers
v0000017c438aab50_0 .net "c", 0 0, L_0000017c43ea92b0;  1 drivers
v0000017c438ab4b0_0 .net "carry_1", 0 0, L_0000017c43eaa4a0;  1 drivers
v0000017c438aadd0_0 .net "carry_2", 0 0, L_0000017c43ea9e10;  1 drivers
v0000017c438a9f70_0 .net "cin", 0 0, L_0000017c43e21dd0;  1 drivers
v0000017c438abb90_0 .net "sum_1", 0 0, L_0000017c43ea9240;  1 drivers
S_0000017c43801e60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fff20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9240 .functor XOR 1, L_0000017c43e21f10, L_0000017c43e21ab0, C4<0>, C4<0>;
L_0000017c43eaa4a0 .functor AND 1, L_0000017c43e21f10, L_0000017c43e21ab0, C4<1>, C4<1>;
v0000017c438ab870_0 .net "S", 0 0, L_0000017c43ea9240;  alias, 1 drivers
v0000017c438aa650_0 .net "a", 0 0, L_0000017c43e21f10;  alias, 1 drivers
v0000017c438aa830_0 .net "b", 0 0, L_0000017c43e21ab0;  alias, 1 drivers
v0000017c438aa6f0_0 .net "c", 0 0, L_0000017c43eaa4a0;  alias, 1 drivers
S_0000017c437fe170 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fff20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9780 .functor XOR 1, L_0000017c43ea9240, L_0000017c43e21dd0, C4<0>, C4<0>;
L_0000017c43ea9e10 .functor AND 1, L_0000017c43ea9240, L_0000017c43e21dd0, C4<1>, C4<1>;
v0000017c438aa8d0_0 .net "S", 0 0, L_0000017c43ea9780;  alias, 1 drivers
v0000017c438ab410_0 .net "a", 0 0, L_0000017c43ea9240;  alias, 1 drivers
v0000017c438ab690_0 .net "b", 0 0, L_0000017c43e21dd0;  alias, 1 drivers
v0000017c438a9bb0_0 .net "c", 0 0, L_0000017c43ea9e10;  alias, 1 drivers
S_0000017c43801500 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c43248900 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ea9940 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e20430, C4<0>, C4<0>;
v0000017c438ada30_0 .net *"_ivl_1", 0 0, L_0000017c43e20430;  1 drivers
S_0000017c43802ae0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43801500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea8f30 .functor OR 1, L_0000017c43eaa200, L_0000017c43ea9710, C4<0>, C4<0>;
v0000017c438ad2b0_0 .net "S", 0 0, L_0000017c43eaa3c0;  1 drivers
v0000017c438ac770_0 .net "a", 0 0, L_0000017c43e21010;  1 drivers
v0000017c438ad710_0 .net "b", 0 0, L_0000017c43e21150;  1 drivers
v0000017c438acbd0_0 .net "c", 0 0, L_0000017c43ea8f30;  1 drivers
v0000017c438ad670_0 .net "carry_1", 0 0, L_0000017c43eaa200;  1 drivers
v0000017c438ae890_0 .net "carry_2", 0 0, L_0000017c43ea9710;  1 drivers
v0000017c438adc10_0 .net "cin", 0 0, L_0000017c43e20610;  1 drivers
v0000017c438ac810_0 .net "sum_1", 0 0, L_0000017c43ea97f0;  1 drivers
S_0000017c437fef80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43802ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea97f0 .functor XOR 1, L_0000017c43e21010, L_0000017c43e21150, C4<0>, C4<0>;
L_0000017c43eaa200 .functor AND 1, L_0000017c43e21010, L_0000017c43e21150, C4<1>, C4<1>;
v0000017c438abc30_0 .net "S", 0 0, L_0000017c43ea97f0;  alias, 1 drivers
v0000017c438abcd0_0 .net "a", 0 0, L_0000017c43e21010;  alias, 1 drivers
v0000017c438aac90_0 .net "b", 0 0, L_0000017c43e21150;  alias, 1 drivers
v0000017c438abd70_0 .net "c", 0 0, L_0000017c43eaa200;  alias, 1 drivers
S_0000017c43803120 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43802ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa3c0 .functor XOR 1, L_0000017c43ea97f0, L_0000017c43e20610, C4<0>, C4<0>;
L_0000017c43ea9710 .functor AND 1, L_0000017c43ea97f0, L_0000017c43e20610, C4<1>, C4<1>;
v0000017c438aae70_0 .net "S", 0 0, L_0000017c43eaa3c0;  alias, 1 drivers
v0000017c438a9e30_0 .net "a", 0 0, L_0000017c43ea97f0;  alias, 1 drivers
v0000017c438a9ed0_0 .net "b", 0 0, L_0000017c43e20610;  alias, 1 drivers
v0000017c438aa010_0 .net "c", 0 0, L_0000017c43ea9710;  alias, 1 drivers
S_0000017c43800ec0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c43248980 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eaa350 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e22370, C4<0>, C4<0>;
v0000017c438ae070_0 .net *"_ivl_1", 0 0, L_0000017c43e22370;  1 drivers
S_0000017c43803c10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43800ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea98d0 .functor OR 1, L_0000017c43ea90f0, L_0000017c43ea9da0, C4<0>, C4<0>;
v0000017c438ad7b0_0 .net "S", 0 0, L_0000017c43ea8de0;  1 drivers
v0000017c438ac590_0 .net "a", 0 0, L_0000017c43e20890;  1 drivers
v0000017c438ac310_0 .net "b", 0 0, L_0000017c43e21650;  1 drivers
v0000017c438ad850_0 .net "c", 0 0, L_0000017c43ea98d0;  1 drivers
v0000017c438ac630_0 .net "carry_1", 0 0, L_0000017c43ea90f0;  1 drivers
v0000017c438ad490_0 .net "carry_2", 0 0, L_0000017c43ea9da0;  1 drivers
v0000017c438ac950_0 .net "cin", 0 0, L_0000017c43e21330;  1 drivers
v0000017c438ae390_0 .net "sum_1", 0 0, L_0000017c43ea9860;  1 drivers
S_0000017c43800240 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43803c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9860 .functor XOR 1, L_0000017c43e20890, L_0000017c43e21650, C4<0>, C4<0>;
L_0000017c43ea90f0 .functor AND 1, L_0000017c43e20890, L_0000017c43e21650, C4<1>, C4<1>;
v0000017c438ae250_0 .net "S", 0 0, L_0000017c43ea9860;  alias, 1 drivers
v0000017c438ac8b0_0 .net "a", 0 0, L_0000017c43e20890;  alias, 1 drivers
v0000017c438ae6b0_0 .net "b", 0 0, L_0000017c43e21650;  alias, 1 drivers
v0000017c438ac4f0_0 .net "c", 0 0, L_0000017c43ea90f0;  alias, 1 drivers
S_0000017c43801050 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43803c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8de0 .functor XOR 1, L_0000017c43ea9860, L_0000017c43e21330, C4<0>, C4<0>;
L_0000017c43ea9da0 .functor AND 1, L_0000017c43ea9860, L_0000017c43e21330, C4<1>, C4<1>;
v0000017c438adf30_0 .net "S", 0 0, L_0000017c43ea8de0;  alias, 1 drivers
v0000017c438addf0_0 .net "a", 0 0, L_0000017c43ea9860;  alias, 1 drivers
v0000017c438ad5d0_0 .net "b", 0 0, L_0000017c43e21330;  alias, 1 drivers
v0000017c438acc70_0 .net "c", 0 0, L_0000017c43ea9da0;  alias, 1 drivers
S_0000017c43801b40 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c432489c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43ea9ef0 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e1fd50, C4<0>, C4<0>;
v0000017c438adfd0_0 .net *"_ivl_1", 0 0, L_0000017c43e1fd50;  1 drivers
S_0000017c43802e00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43801b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea9080 .functor OR 1, L_0000017c43ea9a90, L_0000017c43ea9e80, C4<0>, C4<0>;
v0000017c438ae2f0_0 .net "S", 0 0, L_0000017c43ea95c0;  1 drivers
v0000017c438acb30_0 .net "a", 0 0, L_0000017c43e220f0;  1 drivers
v0000017c438ae110_0 .net "b", 0 0, L_0000017c43e20b10;  1 drivers
v0000017c438ac9f0_0 .net "c", 0 0, L_0000017c43ea9080;  1 drivers
v0000017c438aca90_0 .net "carry_1", 0 0, L_0000017c43ea9a90;  1 drivers
v0000017c438ace50_0 .net "carry_2", 0 0, L_0000017c43ea9e80;  1 drivers
v0000017c438acef0_0 .net "cin", 0 0, L_0000017c43e22190;  1 drivers
v0000017c438acf90_0 .net "sum_1", 0 0, L_0000017c43ea8d00;  1 drivers
S_0000017c43800880 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43802e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8d00 .functor XOR 1, L_0000017c43e220f0, L_0000017c43e20b10, C4<0>, C4<0>;
L_0000017c43ea9a90 .functor AND 1, L_0000017c43e220f0, L_0000017c43e20b10, C4<1>, C4<1>;
v0000017c438ad8f0_0 .net "S", 0 0, L_0000017c43ea8d00;  alias, 1 drivers
v0000017c438acdb0_0 .net "a", 0 0, L_0000017c43e220f0;  alias, 1 drivers
v0000017c438ae1b0_0 .net "b", 0 0, L_0000017c43e20b10;  alias, 1 drivers
v0000017c438acd10_0 .net "c", 0 0, L_0000017c43ea9a90;  alias, 1 drivers
S_0000017c43803da0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43802e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea95c0 .functor XOR 1, L_0000017c43ea8d00, L_0000017c43e22190, C4<0>, C4<0>;
L_0000017c43ea9e80 .functor AND 1, L_0000017c43ea8d00, L_0000017c43e22190, C4<1>, C4<1>;
v0000017c438add50_0 .net "S", 0 0, L_0000017c43ea95c0;  alias, 1 drivers
v0000017c438adad0_0 .net "a", 0 0, L_0000017c43ea8d00;  alias, 1 drivers
v0000017c438ad170_0 .net "b", 0 0, L_0000017c43e22190;  alias, 1 drivers
v0000017c438ade90_0 .net "c", 0 0, L_0000017c43ea9e80;  alias, 1 drivers
S_0000017c43801ff0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c43248b00 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43eaa890 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e20d90, C4<0>, C4<0>;
v0000017c438ac1d0_0 .net *"_ivl_1", 0 0, L_0000017c43e20d90;  1 drivers
S_0000017c438011e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43801ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea9b70 .functor OR 1, L_0000017c43ea9b00, L_0000017c43ea9cc0, C4<0>, C4<0>;
v0000017c438ae570_0 .net "S", 0 0, L_0000017c43ea9d30;  1 drivers
v0000017c438ad210_0 .net "a", 0 0, L_0000017c43e215b0;  1 drivers
v0000017c438ad350_0 .net "b", 0 0, L_0000017c43e1ffd0;  1 drivers
v0000017c438ae610_0 .net "c", 0 0, L_0000017c43ea9b70;  1 drivers
v0000017c438ac6d0_0 .net "carry_1", 0 0, L_0000017c43ea9b00;  1 drivers
v0000017c438ae750_0 .net "carry_2", 0 0, L_0000017c43ea9cc0;  1 drivers
v0000017c438adcb0_0 .net "cin", 0 0, L_0000017c43e21790;  1 drivers
v0000017c438ac130_0 .net "sum_1", 0 0, L_0000017c43ea9160;  1 drivers
S_0000017c437fe300 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438011e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9160 .functor XOR 1, L_0000017c43e215b0, L_0000017c43e1ffd0, C4<0>, C4<0>;
L_0000017c43ea9b00 .functor AND 1, L_0000017c43e215b0, L_0000017c43e1ffd0, C4<1>, C4<1>;
v0000017c438ad030_0 .net "S", 0 0, L_0000017c43ea9160;  alias, 1 drivers
v0000017c438ad990_0 .net "a", 0 0, L_0000017c43e215b0;  alias, 1 drivers
v0000017c438ae430_0 .net "b", 0 0, L_0000017c43e1ffd0;  alias, 1 drivers
v0000017c438ae7f0_0 .net "c", 0 0, L_0000017c43ea9b00;  alias, 1 drivers
S_0000017c43800ba0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438011e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9d30 .functor XOR 1, L_0000017c43ea9160, L_0000017c43e21790, C4<0>, C4<0>;
L_0000017c43ea9cc0 .functor AND 1, L_0000017c43ea9160, L_0000017c43e21790, C4<1>, C4<1>;
v0000017c438ae4d0_0 .net "S", 0 0, L_0000017c43ea9d30;  alias, 1 drivers
v0000017c438ad0d0_0 .net "a", 0 0, L_0000017c43ea9160;  alias, 1 drivers
v0000017c438ad530_0 .net "b", 0 0, L_0000017c43e21790;  alias, 1 drivers
v0000017c438adb70_0 .net "c", 0 0, L_0000017c43ea9cc0;  alias, 1 drivers
S_0000017c438027c0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c43248b40 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43ea9320 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e20c50, C4<0>, C4<0>;
v0000017c438aef70_0 .net *"_ivl_1", 0 0, L_0000017c43e20c50;  1 drivers
S_0000017c43802f90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438027c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaa040 .functor OR 1, L_0000017c43ea8e50, L_0000017c43ea9be0, C4<0>, C4<0>;
v0000017c438b05f0_0 .net "S", 0 0, L_0000017c43eaa190;  1 drivers
v0000017c438b0ff0_0 .net "a", 0 0, L_0000017c43e20cf0;  1 drivers
v0000017c438af330_0 .net "b", 0 0, L_0000017c43e20070;  1 drivers
v0000017c438b0050_0 .net "c", 0 0, L_0000017c43eaa040;  1 drivers
v0000017c438afd30_0 .net "carry_1", 0 0, L_0000017c43ea8e50;  1 drivers
v0000017c438af1f0_0 .net "carry_2", 0 0, L_0000017c43ea9be0;  1 drivers
v0000017c438aed90_0 .net "cin", 0 0, L_0000017c43e20e30;  1 drivers
v0000017c438af650_0 .net "sum_1", 0 0, L_0000017c43ea9fd0;  1 drivers
S_0000017c437ff110 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43802f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9fd0 .functor XOR 1, L_0000017c43e20cf0, L_0000017c43e20070, C4<0>, C4<0>;
L_0000017c43ea8e50 .functor AND 1, L_0000017c43e20cf0, L_0000017c43e20070, C4<1>, C4<1>;
v0000017c438ad3f0_0 .net "S", 0 0, L_0000017c43ea9fd0;  alias, 1 drivers
v0000017c438ac270_0 .net "a", 0 0, L_0000017c43e20cf0;  alias, 1 drivers
v0000017c438ac3b0_0 .net "b", 0 0, L_0000017c43e20070;  alias, 1 drivers
v0000017c438ac450_0 .net "c", 0 0, L_0000017c43ea8e50;  alias, 1 drivers
S_0000017c43800560 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43802f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa190 .functor XOR 1, L_0000017c43ea9fd0, L_0000017c43e20e30, C4<0>, C4<0>;
L_0000017c43ea9be0 .functor AND 1, L_0000017c43ea9fd0, L_0000017c43e20e30, C4<1>, C4<1>;
v0000017c438afdd0_0 .net "S", 0 0, L_0000017c43eaa190;  alias, 1 drivers
v0000017c438aec50_0 .net "a", 0 0, L_0000017c43ea9fd0;  alias, 1 drivers
v0000017c438b0e10_0 .net "b", 0 0, L_0000017c43e20e30;  alias, 1 drivers
v0000017c438b04b0_0 .net "c", 0 0, L_0000017c43ea9be0;  alias, 1 drivers
S_0000017c43803440 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c437ffd90;
 .timescale 0 0;
P_0000017c43248c00 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43ea9400 .functor XOR 1, L_0000017c43cf4098, L_0000017c43e222d0, C4<0>, C4<0>;
v0000017c438af6f0_0 .net *"_ivl_1", 0 0, L_0000017c43e222d0;  1 drivers
S_0000017c437ffa70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43803440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea99b0 .functor OR 1, L_0000017c43eaa0b0, L_0000017c43ea8d70, C4<0>, C4<0>;
v0000017c438af010_0 .net "S", 0 0, L_0000017c43ea9470;  1 drivers
v0000017c438ae930_0 .net "a", 0 0, L_0000017c43e213d0;  1 drivers
v0000017c438aee30_0 .net "b", 0 0, L_0000017c43e21c90;  1 drivers
v0000017c438b0190_0 .net "c", 0 0, L_0000017c43ea99b0;  1 drivers
v0000017c438aff10_0 .net "carry_1", 0 0, L_0000017c43eaa0b0;  1 drivers
v0000017c438af3d0_0 .net "carry_2", 0 0, L_0000017c43ea8d70;  1 drivers
v0000017c438b0550_0 .net "cin", 0 0, L_0000017c43e20110;  1 drivers
v0000017c438b0730_0 .net "sum_1", 0 0, L_0000017c43ea94e0;  1 drivers
S_0000017c438006f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437ffa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea94e0 .functor XOR 1, L_0000017c43e213d0, L_0000017c43e21c90, C4<0>, C4<0>;
L_0000017c43eaa0b0 .functor AND 1, L_0000017c43e213d0, L_0000017c43e21c90, C4<1>, C4<1>;
v0000017c438b1090_0 .net "S", 0 0, L_0000017c43ea94e0;  alias, 1 drivers
v0000017c438b0eb0_0 .net "a", 0 0, L_0000017c43e213d0;  alias, 1 drivers
v0000017c438b0910_0 .net "b", 0 0, L_0000017c43e21c90;  alias, 1 drivers
v0000017c438affb0_0 .net "c", 0 0, L_0000017c43eaa0b0;  alias, 1 drivers
S_0000017c43801690 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437ffa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9470 .functor XOR 1, L_0000017c43ea94e0, L_0000017c43e20110, C4<0>, C4<0>;
L_0000017c43ea8d70 .functor AND 1, L_0000017c43ea94e0, L_0000017c43e20110, C4<1>, C4<1>;
v0000017c438af510_0 .net "S", 0 0, L_0000017c43ea9470;  alias, 1 drivers
v0000017c438b0f50_0 .net "a", 0 0, L_0000017c43ea94e0;  alias, 1 drivers
v0000017c438af8d0_0 .net "b", 0 0, L_0000017c43e20110;  alias, 1 drivers
v0000017c438aecf0_0 .net "c", 0 0, L_0000017c43ea8d70;  alias, 1 drivers
S_0000017c43800d30 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43248dc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf40e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eab070 .functor BUFZ 1, L_0000017c43cf40e0, C4<0>, C4<0>, C4<0>;
v0000017c438b6b30_0 .net "S", 8 0, L_0000017c43e22eb0;  alias, 1 drivers
v0000017c438b86b0_0 .net *"_ivl_0", 0 0, L_0000017c43ea8ec0;  1 drivers
v0000017c438b69f0_0 .net *"_ivl_10", 0 0, L_0000017c43ea8fa0;  1 drivers
v0000017c438b6bd0_0 .net *"_ivl_20", 0 0, L_0000017c43eaa5f0;  1 drivers
v0000017c438b7850_0 .net *"_ivl_30", 0 0, L_0000017c43eaaeb0;  1 drivers
v0000017c438b8750_0 .net *"_ivl_40", 0 0, L_0000017c43eab230;  1 drivers
v0000017c438b6590_0 .net *"_ivl_50", 0 0, L_0000017c43eabb60;  1 drivers
v0000017c438b6c70_0 .net *"_ivl_60", 0 0, L_0000017c43eac3b0;  1 drivers
v0000017c438b66d0_0 .net *"_ivl_70", 0 0, L_0000017c43eaaf20;  1 drivers
v0000017c438b6770_0 .net *"_ivl_80", 0 0, L_0000017c43eab7e0;  1 drivers
v0000017c438b6d10_0 .net *"_ivl_96", 0 0, L_0000017c43eab070;  1 drivers
v0000017c438b8250_0 .net "a", 8 0, L_0000017c43e201b0;  alias, 1 drivers
v0000017c438b72b0_0 .net "b", 8 0, o0000017c43840398;  alias, 0 drivers
v0000017c438b6db0_0 .net "b1", 8 0, L_0000017c43e23d10;  1 drivers
v0000017c438b7490_0 .net "c", 0 0, L_0000017c43e23770;  alias, 1 drivers
v0000017c438b6ef0_0 .net "cin", 0 0, L_0000017c43cf40e0;  1 drivers
v0000017c438b7710_0 .net "co", 9 0, L_0000017c43e23c70;  1 drivers
L_0000017c43e20250 .part o0000017c43840398, 0, 1;
L_0000017c43e22410 .part L_0000017c43e201b0, 0, 1;
L_0000017c43e218d0 .part L_0000017c43e23d10, 0, 1;
L_0000017c43e21b50 .part L_0000017c43e23c70, 0, 1;
L_0000017c43e20750 .part o0000017c43840398, 1, 1;
L_0000017c43e224b0 .part L_0000017c43e201b0, 1, 1;
L_0000017c43e20ed0 .part L_0000017c43e23d10, 1, 1;
L_0000017c43e1fdf0 .part L_0000017c43e23c70, 1, 1;
L_0000017c43e21bf0 .part o0000017c43840398, 2, 1;
L_0000017c43e21970 .part L_0000017c43e201b0, 2, 1;
L_0000017c43e20390 .part L_0000017c43e23d10, 2, 1;
L_0000017c43e21470 .part L_0000017c43e23c70, 2, 1;
L_0000017c43e204d0 .part o0000017c43840398, 3, 1;
L_0000017c43e20f70 .part L_0000017c43e201b0, 3, 1;
L_0000017c43e21a10 .part L_0000017c43e23d10, 3, 1;
L_0000017c43e21d30 .part L_0000017c43e23c70, 3, 1;
L_0000017c43e1ff30 .part o0000017c43840398, 4, 1;
L_0000017c43e202f0 .part L_0000017c43e201b0, 4, 1;
L_0000017c43e207f0 .part L_0000017c43e23d10, 4, 1;
L_0000017c43e20570 .part L_0000017c43e23c70, 4, 1;
L_0000017c43e20930 .part o0000017c43840398, 5, 1;
L_0000017c43e209d0 .part L_0000017c43e201b0, 5, 1;
L_0000017c43e20a70 .part L_0000017c43e23d10, 5, 1;
L_0000017c43e238b0 .part L_0000017c43e23c70, 5, 1;
L_0000017c43e23b30 .part o0000017c43840398, 6, 1;
L_0000017c43e23ef0 .part L_0000017c43e201b0, 6, 1;
L_0000017c43e23270 .part L_0000017c43e23d10, 6, 1;
L_0000017c43e23bd0 .part L_0000017c43e23c70, 6, 1;
L_0000017c43e239f0 .part o0000017c43840398, 7, 1;
L_0000017c43e22ff0 .part L_0000017c43e201b0, 7, 1;
L_0000017c43e22e10 .part L_0000017c43e23d10, 7, 1;
L_0000017c43e22550 .part L_0000017c43e23c70, 7, 1;
LS_0000017c43e23d10_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea8ec0, L_0000017c43ea8fa0, L_0000017c43eaa5f0, L_0000017c43eaaeb0;
LS_0000017c43e23d10_0_4 .concat8 [ 1 1 1 1], L_0000017c43eab230, L_0000017c43eabb60, L_0000017c43eac3b0, L_0000017c43eaaf20;
LS_0000017c43e23d10_0_8 .concat8 [ 1 0 0 0], L_0000017c43eab7e0;
L_0000017c43e23d10 .concat8 [ 4 4 1 0], LS_0000017c43e23d10_0_0, LS_0000017c43e23d10_0_4, LS_0000017c43e23d10_0_8;
L_0000017c43e225f0 .part o0000017c43840398, 8, 1;
L_0000017c43e23db0 .part L_0000017c43e201b0, 8, 1;
L_0000017c43e22a50 .part L_0000017c43e23d10, 8, 1;
L_0000017c43e23630 .part L_0000017c43e23c70, 8, 1;
LS_0000017c43e22eb0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eaa120, L_0000017c43eaa430, L_0000017c43eaa820, L_0000017c43eaac10;
LS_0000017c43e22eb0_0_4 .concat8 [ 1 1 1 1], L_0000017c43eaac80, L_0000017c43eaab30, L_0000017c43eac110, L_0000017c43eabd90;
LS_0000017c43e22eb0_0_8 .concat8 [ 1 0 0 0], L_0000017c43eaa970;
L_0000017c43e22eb0 .concat8 [ 4 4 1 0], LS_0000017c43e22eb0_0_0, LS_0000017c43e22eb0_0_4, LS_0000017c43e22eb0_0_8;
LS_0000017c43e23c70_0_0 .concat8 [ 1 1 1 1], L_0000017c43eab070, L_0000017c43ea91d0, L_0000017c43eaa580, L_0000017c43eabfc0;
LS_0000017c43e23c70_0_4 .concat8 [ 1 1 1 1], L_0000017c43eab380, L_0000017c43eabe00, L_0000017c43eac2d0, L_0000017c43eac180;
LS_0000017c43e23c70_0_8 .concat8 [ 1 1 0 0], L_0000017c43eaae40, L_0000017c43eaacf0;
L_0000017c43e23c70 .concat8 [ 4 4 2 0], LS_0000017c43e23c70_0_0, LS_0000017c43e23c70_0_4, LS_0000017c43e23c70_0_8;
L_0000017c43e23770 .part L_0000017c43e23c70, 9, 1;
S_0000017c43801820 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43248580 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ea8ec0 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e20250, C4<0>, C4<0>;
v0000017c438afc90_0 .net *"_ivl_1", 0 0, L_0000017c43e20250;  1 drivers
S_0000017c437fe620 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43801820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea91d0 .functor OR 1, L_0000017c43eaa6d0, L_0000017c43eaa270, C4<0>, C4<0>;
v0000017c438b0690_0 .net "S", 0 0, L_0000017c43eaa120;  1 drivers
v0000017c438b07d0_0 .net "a", 0 0, L_0000017c43e22410;  1 drivers
v0000017c438aebb0_0 .net "b", 0 0, L_0000017c43e218d0;  1 drivers
v0000017c438af830_0 .net "c", 0 0, L_0000017c43ea91d0;  1 drivers
v0000017c438afa10_0 .net "carry_1", 0 0, L_0000017c43eaa6d0;  1 drivers
v0000017c438afab0_0 .net "carry_2", 0 0, L_0000017c43eaa270;  1 drivers
v0000017c438afb50_0 .net "cin", 0 0, L_0000017c43e21b50;  1 drivers
v0000017c438afbf0_0 .net "sum_1", 0 0, L_0000017c43ea9c50;  1 drivers
S_0000017c43802180 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fe620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9c50 .functor XOR 1, L_0000017c43e22410, L_0000017c43e218d0, C4<0>, C4<0>;
L_0000017c43eaa6d0 .functor AND 1, L_0000017c43e22410, L_0000017c43e218d0, C4<1>, C4<1>;
v0000017c438b0cd0_0 .net "S", 0 0, L_0000017c43ea9c50;  alias, 1 drivers
v0000017c438b0370_0 .net "a", 0 0, L_0000017c43e22410;  alias, 1 drivers
v0000017c438b0870_0 .net "b", 0 0, L_0000017c43e218d0;  alias, 1 drivers
v0000017c438b0410_0 .net "c", 0 0, L_0000017c43eaa6d0;  alias, 1 drivers
S_0000017c43802310 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fe620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa120 .functor XOR 1, L_0000017c43ea9c50, L_0000017c43e21b50, C4<0>, C4<0>;
L_0000017c43eaa270 .functor AND 1, L_0000017c43ea9c50, L_0000017c43e21b50, C4<1>, C4<1>;
v0000017c438b0d70_0 .net "S", 0 0, L_0000017c43eaa120;  alias, 1 drivers
v0000017c438af150_0 .net "a", 0 0, L_0000017c43ea9c50;  alias, 1 drivers
v0000017c438aeb10_0 .net "b", 0 0, L_0000017c43e21b50;  alias, 1 drivers
v0000017c438af790_0 .net "c", 0 0, L_0000017c43eaa270;  alias, 1 drivers
S_0000017c438024a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43248e00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ea8fa0 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e20750, C4<0>, C4<0>;
v0000017c438b3110_0 .net *"_ivl_1", 0 0, L_0000017c43e20750;  1 drivers
S_0000017c43802630 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438024a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaa580 .functor OR 1, L_0000017c43eaa2e0, L_0000017c43eaa510, C4<0>, C4<0>;
v0000017c438b16d0_0 .net "S", 0 0, L_0000017c43eaa430;  1 drivers
v0000017c438b3070_0 .net "a", 0 0, L_0000017c43e224b0;  1 drivers
v0000017c438b13b0_0 .net "b", 0 0, L_0000017c43e20ed0;  1 drivers
v0000017c438b2210_0 .net "c", 0 0, L_0000017c43eaa580;  1 drivers
v0000017c438b3250_0 .net "carry_1", 0 0, L_0000017c43eaa2e0;  1 drivers
v0000017c438b1a90_0 .net "carry_2", 0 0, L_0000017c43eaa510;  1 drivers
v0000017c438b18b0_0 .net "cin", 0 0, L_0000017c43e1fdf0;  1 drivers
v0000017c438b1130_0 .net "sum_1", 0 0, L_0000017c43ea9010;  1 drivers
S_0000017c438035d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43802630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea9010 .functor XOR 1, L_0000017c43e224b0, L_0000017c43e20ed0, C4<0>, C4<0>;
L_0000017c43eaa2e0 .functor AND 1, L_0000017c43e224b0, L_0000017c43e20ed0, C4<1>, C4<1>;
v0000017c438b1c70_0 .net "S", 0 0, L_0000017c43ea9010;  alias, 1 drivers
v0000017c438b2990_0 .net "a", 0 0, L_0000017c43e224b0;  alias, 1 drivers
v0000017c438b1950_0 .net "b", 0 0, L_0000017c43e20ed0;  alias, 1 drivers
v0000017c438b1ef0_0 .net "c", 0 0, L_0000017c43eaa2e0;  alias, 1 drivers
S_0000017c43803760 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43802630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa430 .functor XOR 1, L_0000017c43ea9010, L_0000017c43e1fdf0, C4<0>, C4<0>;
L_0000017c43eaa510 .functor AND 1, L_0000017c43ea9010, L_0000017c43e1fdf0, C4<1>, C4<1>;
v0000017c438b2350_0 .net "S", 0 0, L_0000017c43eaa430;  alias, 1 drivers
v0000017c438b1270_0 .net "a", 0 0, L_0000017c43ea9010;  alias, 1 drivers
v0000017c438b1310_0 .net "b", 0 0, L_0000017c43e1fdf0;  alias, 1 drivers
v0000017c438b36b0_0 .net "c", 0 0, L_0000017c43eaa510;  alias, 1 drivers
S_0000017c437fe7b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43248e40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eaa5f0 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e21bf0, C4<0>, C4<0>;
v0000017c438b2fd0_0 .net *"_ivl_1", 0 0, L_0000017c43e21bf0;  1 drivers
S_0000017c437fe940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c437fe7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eabfc0 .functor OR 1, L_0000017c43eaa660, L_0000017c43eac340, C4<0>, C4<0>;
v0000017c438b31b0_0 .net "S", 0 0, L_0000017c43eaa820;  1 drivers
v0000017c438b1810_0 .net "a", 0 0, L_0000017c43e21970;  1 drivers
v0000017c438b34d0_0 .net "b", 0 0, L_0000017c43e20390;  1 drivers
v0000017c438b2cb0_0 .net "c", 0 0, L_0000017c43eabfc0;  1 drivers
v0000017c438b3610_0 .net "carry_1", 0 0, L_0000017c43eaa660;  1 drivers
v0000017c438b2b70_0 .net "carry_2", 0 0, L_0000017c43eac340;  1 drivers
v0000017c438b3430_0 .net "cin", 0 0, L_0000017c43e21470;  1 drivers
v0000017c438b2530_0 .net "sum_1", 0 0, L_0000017c43eaa740;  1 drivers
S_0000017c437ff2a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c437fe940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa740 .functor XOR 1, L_0000017c43e21970, L_0000017c43e20390, C4<0>, C4<0>;
L_0000017c43eaa660 .functor AND 1, L_0000017c43e21970, L_0000017c43e20390, C4<1>, C4<1>;
v0000017c438b1450_0 .net "S", 0 0, L_0000017c43eaa740;  alias, 1 drivers
v0000017c438b1e50_0 .net "a", 0 0, L_0000017c43e21970;  alias, 1 drivers
v0000017c438b1db0_0 .net "b", 0 0, L_0000017c43e20390;  alias, 1 drivers
v0000017c438b25d0_0 .net "c", 0 0, L_0000017c43eaa660;  alias, 1 drivers
S_0000017c437ff430 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c437fe940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa820 .functor XOR 1, L_0000017c43eaa740, L_0000017c43e21470, C4<0>, C4<0>;
L_0000017c43eac340 .functor AND 1, L_0000017c43eaa740, L_0000017c43e21470, C4<1>, C4<1>;
v0000017c438b1770_0 .net "S", 0 0, L_0000017c43eaa820;  alias, 1 drivers
v0000017c438b2490_0 .net "a", 0 0, L_0000017c43eaa740;  alias, 1 drivers
v0000017c438b19f0_0 .net "b", 0 0, L_0000017c43e21470;  alias, 1 drivers
v0000017c438b14f0_0 .net "c", 0 0, L_0000017c43eac340;  alias, 1 drivers
S_0000017c43808ee0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43248e80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eaaeb0 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e204d0, C4<0>, C4<0>;
v0000017c438b2030_0 .net *"_ivl_1", 0 0, L_0000017c43e204d0;  1 drivers
S_0000017c43805510 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43808ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eab380 .functor OR 1, L_0000017c43eab3f0, L_0000017c43eac1f0, C4<0>, C4<0>;
v0000017c438b1bd0_0 .net "S", 0 0, L_0000017c43eaac10;  1 drivers
v0000017c438b3390_0 .net "a", 0 0, L_0000017c43e20f70;  1 drivers
v0000017c438b1d10_0 .net "b", 0 0, L_0000017c43e21a10;  1 drivers
v0000017c438b3570_0 .net "c", 0 0, L_0000017c43eab380;  1 drivers
v0000017c438b3750_0 .net "carry_1", 0 0, L_0000017c43eab3f0;  1 drivers
v0000017c438b2a30_0 .net "carry_2", 0 0, L_0000017c43eac1f0;  1 drivers
v0000017c438b37f0_0 .net "cin", 0 0, L_0000017c43e21d30;  1 drivers
v0000017c438b1f90_0 .net "sum_1", 0 0, L_0000017c43eaba80;  1 drivers
S_0000017c43805ce0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43805510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaba80 .functor XOR 1, L_0000017c43e20f70, L_0000017c43e21a10, C4<0>, C4<0>;
L_0000017c43eab3f0 .functor AND 1, L_0000017c43e20f70, L_0000017c43e21a10, C4<1>, C4<1>;
v0000017c438b2670_0 .net "S", 0 0, L_0000017c43eaba80;  alias, 1 drivers
v0000017c438b2710_0 .net "a", 0 0, L_0000017c43e20f70;  alias, 1 drivers
v0000017c438b2f30_0 .net "b", 0 0, L_0000017c43e21a10;  alias, 1 drivers
v0000017c438b2170_0 .net "c", 0 0, L_0000017c43eab3f0;  alias, 1 drivers
S_0000017c43806af0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43805510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaac10 .functor XOR 1, L_0000017c43eaba80, L_0000017c43e21d30, C4<0>, C4<0>;
L_0000017c43eac1f0 .functor AND 1, L_0000017c43eaba80, L_0000017c43e21d30, C4<1>, C4<1>;
v0000017c438b1b30_0 .net "S", 0 0, L_0000017c43eaac10;  alias, 1 drivers
v0000017c438b32f0_0 .net "a", 0 0, L_0000017c43eaba80;  alias, 1 drivers
v0000017c438b1590_0 .net "b", 0 0, L_0000017c43e21d30;  alias, 1 drivers
v0000017c438b22b0_0 .net "c", 0 0, L_0000017c43eac1f0;  alias, 1 drivers
S_0000017c43808bc0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43248ec0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eab230 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e1ff30, C4<0>, C4<0>;
v0000017c438b5910_0 .net *"_ivl_1", 0 0, L_0000017c43e1ff30;  1 drivers
S_0000017c43806000 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43808bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eabe00 .functor OR 1, L_0000017c43eac0a0, L_0000017c43eabc40, C4<0>, C4<0>;
v0000017c438b2d50_0 .net "S", 0 0, L_0000017c43eaac80;  1 drivers
v0000017c438b2850_0 .net "a", 0 0, L_0000017c43e202f0;  1 drivers
v0000017c438b28f0_0 .net "b", 0 0, L_0000017c43e207f0;  1 drivers
v0000017c438b2e90_0 .net "c", 0 0, L_0000017c43eabe00;  1 drivers
v0000017c438b1630_0 .net "carry_1", 0 0, L_0000017c43eac0a0;  1 drivers
v0000017c438b4970_0 .net "carry_2", 0 0, L_0000017c43eabc40;  1 drivers
v0000017c438b4010_0 .net "cin", 0 0, L_0000017c43e20570;  1 drivers
v0000017c438b4650_0 .net "sum_1", 0 0, L_0000017c43eaa900;  1 drivers
S_0000017c43806640 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43806000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa900 .functor XOR 1, L_0000017c43e202f0, L_0000017c43e207f0, C4<0>, C4<0>;
L_0000017c43eac0a0 .functor AND 1, L_0000017c43e202f0, L_0000017c43e207f0, C4<1>, C4<1>;
v0000017c438b3890_0 .net "S", 0 0, L_0000017c43eaa900;  alias, 1 drivers
v0000017c438b20d0_0 .net "a", 0 0, L_0000017c43e202f0;  alias, 1 drivers
v0000017c438b2ad0_0 .net "b", 0 0, L_0000017c43e207f0;  alias, 1 drivers
v0000017c438b2df0_0 .net "c", 0 0, L_0000017c43eac0a0;  alias, 1 drivers
S_0000017c43805e70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43806000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaac80 .functor XOR 1, L_0000017c43eaa900, L_0000017c43e20570, C4<0>, C4<0>;
L_0000017c43eabc40 .functor AND 1, L_0000017c43eaa900, L_0000017c43e20570, C4<1>, C4<1>;
v0000017c438b11d0_0 .net "S", 0 0, L_0000017c43eaac80;  alias, 1 drivers
v0000017c438b23f0_0 .net "a", 0 0, L_0000017c43eaa900;  alias, 1 drivers
v0000017c438b27b0_0 .net "b", 0 0, L_0000017c43e20570;  alias, 1 drivers
v0000017c438b2c10_0 .net "c", 0 0, L_0000017c43eabc40;  alias, 1 drivers
S_0000017c43807c20 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43248f00 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43eabb60 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e20930, C4<0>, C4<0>;
v0000017c438b41f0_0 .net *"_ivl_1", 0 0, L_0000017c43e20930;  1 drivers
S_0000017c4380a330 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43807c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eac2d0 .functor OR 1, L_0000017c43eac030, L_0000017c43eabaf0, C4<0>, C4<0>;
v0000017c438b4470_0 .net "S", 0 0, L_0000017c43eaab30;  1 drivers
v0000017c438b5a50_0 .net "a", 0 0, L_0000017c43e209d0;  1 drivers
v0000017c438b6090_0 .net "b", 0 0, L_0000017c43e20a70;  1 drivers
v0000017c438b5e10_0 .net "c", 0 0, L_0000017c43eac2d0;  1 drivers
v0000017c438b5b90_0 .net "carry_1", 0 0, L_0000017c43eac030;  1 drivers
v0000017c438b46f0_0 .net "carry_2", 0 0, L_0000017c43eabaf0;  1 drivers
v0000017c438b50f0_0 .net "cin", 0 0, L_0000017c43e238b0;  1 drivers
v0000017c438b5230_0 .net "sum_1", 0 0, L_0000017c43eac260;  1 drivers
S_0000017c438083f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eac260 .functor XOR 1, L_0000017c43e209d0, L_0000017c43e20a70, C4<0>, C4<0>;
L_0000017c43eac030 .functor AND 1, L_0000017c43e209d0, L_0000017c43e20a70, C4<1>, C4<1>;
v0000017c438b48d0_0 .net "S", 0 0, L_0000017c43eac260;  alias, 1 drivers
v0000017c438b3cf0_0 .net "a", 0 0, L_0000017c43e209d0;  alias, 1 drivers
v0000017c438b45b0_0 .net "b", 0 0, L_0000017c43e20a70;  alias, 1 drivers
v0000017c438b5870_0 .net "c", 0 0, L_0000017c43eac030;  alias, 1 drivers
S_0000017c43804a20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaab30 .functor XOR 1, L_0000017c43eac260, L_0000017c43e238b0, C4<0>, C4<0>;
L_0000017c43eabaf0 .functor AND 1, L_0000017c43eac260, L_0000017c43e238b0, C4<1>, C4<1>;
v0000017c438b4f10_0 .net "S", 0 0, L_0000017c43eaab30;  alias, 1 drivers
v0000017c438b43d0_0 .net "a", 0 0, L_0000017c43eac260;  alias, 1 drivers
v0000017c438b57d0_0 .net "b", 0 0, L_0000017c43e238b0;  alias, 1 drivers
v0000017c438b59b0_0 .net "c", 0 0, L_0000017c43eabaf0;  alias, 1 drivers
S_0000017c43809e80 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43248f40 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43eac3b0 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e23b30, C4<0>, C4<0>;
v0000017c438b4290_0 .net *"_ivl_1", 0 0, L_0000017c43e23b30;  1 drivers
S_0000017c43804ed0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43809e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eac180 .functor OR 1, L_0000017c43eab460, L_0000017c43eaaba0, C4<0>, C4<0>;
v0000017c438b5eb0_0 .net "S", 0 0, L_0000017c43eac110;  1 drivers
v0000017c438b5370_0 .net "a", 0 0, L_0000017c43e23ef0;  1 drivers
v0000017c438b4a10_0 .net "b", 0 0, L_0000017c43e23270;  1 drivers
v0000017c438b4150_0 .net "c", 0 0, L_0000017c43eac180;  1 drivers
v0000017c438b5cd0_0 .net "carry_1", 0 0, L_0000017c43eab460;  1 drivers
v0000017c438b4ab0_0 .net "carry_2", 0 0, L_0000017c43eaaba0;  1 drivers
v0000017c438b4b50_0 .net "cin", 0 0, L_0000017c43e23bd0;  1 drivers
v0000017c438b52d0_0 .net "sum_1", 0 0, L_0000017c43eab770;  1 drivers
S_0000017c43809070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43804ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eab770 .functor XOR 1, L_0000017c43e23ef0, L_0000017c43e23270, C4<0>, C4<0>;
L_0000017c43eab460 .functor AND 1, L_0000017c43e23ef0, L_0000017c43e23270, C4<1>, C4<1>;
v0000017c438b5f50_0 .net "S", 0 0, L_0000017c43eab770;  alias, 1 drivers
v0000017c438b3d90_0 .net "a", 0 0, L_0000017c43e23ef0;  alias, 1 drivers
v0000017c438b5c30_0 .net "b", 0 0, L_0000017c43e23270;  alias, 1 drivers
v0000017c438b4d30_0 .net "c", 0 0, L_0000017c43eab460;  alias, 1 drivers
S_0000017c43809200 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43804ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eac110 .functor XOR 1, L_0000017c43eab770, L_0000017c43e23bd0, C4<0>, C4<0>;
L_0000017c43eaaba0 .functor AND 1, L_0000017c43eab770, L_0000017c43e23bd0, C4<1>, C4<1>;
v0000017c438b40b0_0 .net "S", 0 0, L_0000017c43eac110;  alias, 1 drivers
v0000017c438b5190_0 .net "a", 0 0, L_0000017c43eab770;  alias, 1 drivers
v0000017c438b39d0_0 .net "b", 0 0, L_0000017c43e23bd0;  alias, 1 drivers
v0000017c438b4dd0_0 .net "c", 0 0, L_0000017c43eaaba0;  alias, 1 drivers
S_0000017c43809390 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c432496c0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43eaaf20 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e239f0, C4<0>, C4<0>;
v0000017c438b4e70_0 .net *"_ivl_1", 0 0, L_0000017c43e239f0;  1 drivers
S_0000017c43804250 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43809390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaae40 .functor OR 1, L_0000017c43eac490, L_0000017c43eab540, C4<0>, C4<0>;
v0000017c438b3b10_0 .net "S", 0 0, L_0000017c43eabd90;  1 drivers
v0000017c438b5410_0 .net "a", 0 0, L_0000017c43e22ff0;  1 drivers
v0000017c438b3bb0_0 .net "b", 0 0, L_0000017c43e22e10;  1 drivers
v0000017c438b4790_0 .net "c", 0 0, L_0000017c43eaae40;  1 drivers
v0000017c438b4830_0 .net "carry_1", 0 0, L_0000017c43eac490;  1 drivers
v0000017c438b54b0_0 .net "carry_2", 0 0, L_0000017c43eab540;  1 drivers
v0000017c438b3e30_0 .net "cin", 0 0, L_0000017c43e22550;  1 drivers
v0000017c438b4c90_0 .net "sum_1", 0 0, L_0000017c43eac420;  1 drivers
S_0000017c43808d50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43804250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eac420 .functor XOR 1, L_0000017c43e22ff0, L_0000017c43e22e10, C4<0>, C4<0>;
L_0000017c43eac490 .functor AND 1, L_0000017c43e22ff0, L_0000017c43e22e10, C4<1>, C4<1>;
v0000017c438b3a70_0 .net "S", 0 0, L_0000017c43eac420;  alias, 1 drivers
v0000017c438b5ff0_0 .net "a", 0 0, L_0000017c43e22ff0;  alias, 1 drivers
v0000017c438b4bf0_0 .net "b", 0 0, L_0000017c43e22e10;  alias, 1 drivers
v0000017c438b3930_0 .net "c", 0 0, L_0000017c43eac490;  alias, 1 drivers
S_0000017c43804570 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43804250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eabd90 .functor XOR 1, L_0000017c43eac420, L_0000017c43e22550, C4<0>, C4<0>;
L_0000017c43eab540 .functor AND 1, L_0000017c43eac420, L_0000017c43e22550, C4<1>, C4<1>;
v0000017c438b5af0_0 .net "S", 0 0, L_0000017c43eabd90;  alias, 1 drivers
v0000017c438b4330_0 .net "a", 0 0, L_0000017c43eac420;  alias, 1 drivers
v0000017c438b4510_0 .net "b", 0 0, L_0000017c43e22550;  alias, 1 drivers
v0000017c438b5d70_0 .net "c", 0 0, L_0000017c43eab540;  alias, 1 drivers
S_0000017c43807450 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43800d30;
 .timescale 0 0;
P_0000017c43249c40 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43eab7e0 .functor XOR 1, L_0000017c43cf40e0, L_0000017c43e225f0, C4<0>, C4<0>;
v0000017c438b8610_0 .net *"_ivl_1", 0 0, L_0000017c43e225f0;  1 drivers
S_0000017c438059c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43807450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaacf0 .functor OR 1, L_0000017c43eab000, L_0000017c43eaa9e0, C4<0>, C4<0>;
v0000017c438b5730_0 .net "S", 0 0, L_0000017c43eaa970;  1 drivers
v0000017c438b7170_0 .net "a", 0 0, L_0000017c43e23db0;  1 drivers
v0000017c438b7670_0 .net "b", 0 0, L_0000017c43e22a50;  1 drivers
v0000017c438b7f30_0 .net "c", 0 0, L_0000017c43eaacf0;  1 drivers
v0000017c438b63b0_0 .net "carry_1", 0 0, L_0000017c43eab000;  1 drivers
v0000017c438b6e50_0 .net "carry_2", 0 0, L_0000017c43eaa9e0;  1 drivers
v0000017c438b7210_0 .net "cin", 0 0, L_0000017c43e23630;  1 drivers
v0000017c438b6a90_0 .net "sum_1", 0 0, L_0000017c43eaaf90;  1 drivers
S_0000017c43807db0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438059c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaaf90 .functor XOR 1, L_0000017c43e23db0, L_0000017c43e22a50, C4<0>, C4<0>;
L_0000017c43eab000 .functor AND 1, L_0000017c43e23db0, L_0000017c43e22a50, C4<1>, C4<1>;
v0000017c438b4fb0_0 .net "S", 0 0, L_0000017c43eaaf90;  alias, 1 drivers
v0000017c438b3c50_0 .net "a", 0 0, L_0000017c43e23db0;  alias, 1 drivers
v0000017c438b3ed0_0 .net "b", 0 0, L_0000017c43e22a50;  alias, 1 drivers
v0000017c438b5050_0 .net "c", 0 0, L_0000017c43eab000;  alias, 1 drivers
S_0000017c43806190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438059c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaa970 .functor XOR 1, L_0000017c43eaaf90, L_0000017c43e23630, C4<0>, C4<0>;
L_0000017c43eaa9e0 .functor AND 1, L_0000017c43eaaf90, L_0000017c43e23630, C4<1>, C4<1>;
v0000017c438b5550_0 .net "S", 0 0, L_0000017c43eaa970;  alias, 1 drivers
v0000017c438b3f70_0 .net "a", 0 0, L_0000017c43eaaf90;  alias, 1 drivers
v0000017c438b55f0_0 .net "b", 0 0, L_0000017c43e23630;  alias, 1 drivers
v0000017c438b5690_0 .net "c", 0 0, L_0000017c43eaa9e0;  alias, 1 drivers
S_0000017c43805b50 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c438c5130_0 .net "F1", 4 0, L_0000017c43e13eb0;  1 drivers
v0000017c438c6210_0 .net "F2", 4 0, L_0000017c43e13f50;  1 drivers
o0000017c43844e38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c438c77f0_0 .net "F3", 4 0, o0000017c43844e38;  0 drivers
v0000017c438c5c70_0 .net "X", 2 0, L_0000017c43e0e7d0;  alias, 1 drivers
v0000017c438c62b0_0 .net "Xl", 0 0, L_0000017c43e13370;  1 drivers
o0000017c43845258 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c438c6fd0_0 .net "Xm", 0 0, o0000017c43845258;  0 drivers
v0000017c438c7890_0 .net "Xm1", 0 0, L_0000017c43e43820;  1 drivers
v0000017c438c6c10_0 .net "Xms", 2 0, L_0000017c43e11390;  1 drivers
v0000017c438c6350_0 .net "Xr", 0 0, L_0000017c43e126f0;  1 drivers
v0000017c438c68f0_0 .net "Y", 2 0, L_0000017c43e10030;  alias, 1 drivers
v0000017c438c72f0_0 .net "Yl", 0 0, L_0000017c43e13190;  1 drivers
o0000017c43845288 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c438c63f0_0 .net "Ym", 0 0, o0000017c43845288;  0 drivers
v0000017c438c6530_0 .net "Ym1", 0 0, L_0000017c43e43dd0;  1 drivers
v0000017c438c6a30_0 .net "Yr", 0 0, L_0000017c43e12e70;  1 drivers
v0000017c438c5270_0 .net "Z", 4 0, L_0000017c43e16d90;  alias, 1 drivers
v0000017c438c53b0_0 .net "Z1", 2 0, L_0000017c43e123d0;  1 drivers
v0000017c438c6710_0 .net "Z2", 2 0, L_0000017c43e10d50;  1 drivers
v0000017c438c6670_0 .net "Z3", 2 0, L_0000017c43e10df0;  1 drivers
v0000017c438c54f0_0 .net "ZF", 4 0, L_0000017c43e14130;  1 drivers
v0000017c438c6e90_0 .net "bin", 0 0, L_0000017c43e15b70;  1 drivers
v0000017c438c5590_0 .net "cout1", 0 0, L_0000017c43e12010;  1 drivers
v0000017c438c6f30_0 .net "cout2", 0 0, L_0000017c43e13050;  1 drivers
v0000017c438c5630_0 .net "cout3", 0 0, L_0000017c43e11f70;  1 drivers
v0000017c438c56d0_0 .net "cout4", 0 0, L_0000017c43e15710;  1 drivers
v0000017c438c5770_0 .net "cout5", 0 0, L_0000017c43e16570;  1 drivers
v0000017c438c9550_0 .net "sub_ans", 2 0, L_0000017c43e14950;  1 drivers
L_0000017c43e126f0 .part L_0000017c43e0e7d0, 1, 1;
L_0000017c43e13370 .part L_0000017c43e0e7d0, 0, 1;
L_0000017c43e12e70 .part L_0000017c43e10030, 1, 1;
L_0000017c43e13190 .part L_0000017c43e10030, 0, 1;
S_0000017c43804700 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249bc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf3168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e42f60 .functor BUFZ 1, L_0000017c43cf3168, C4<0>, C4<0>, C4<0>;
v0000017c438b7a30_0 .net "S", 0 0, L_0000017c43e43820;  alias, 1 drivers
v0000017c438b82f0_0 .net *"_ivl_7", 0 0, L_0000017c43e42f60;  1 drivers
v0000017c438b7030_0 .net "a", 0 0, L_0000017c43e126f0;  alias, 1 drivers
v0000017c438b73f0_0 .net "b", 0 0, L_0000017c43e13370;  alias, 1 drivers
v0000017c438b6810_0 .net "b1", 0 0, L_0000017c43e44070;  1 drivers
v0000017c438b8070_0 .net "c", 0 0, L_0000017c43e12010;  alias, 1 drivers
v0000017c438b6450_0 .net "cin", 0 0, L_0000017c43cf3168;  1 drivers
v0000017c438b81b0_0 .net "co", 1 0, L_0000017c43e11890;  1 drivers
L_0000017c43e11a70 .part L_0000017c43e11890, 0, 1;
L_0000017c43e11890 .concat8 [ 1 1 0 0], L_0000017c43e42f60, L_0000017c43e440e0;
L_0000017c43e12010 .part L_0000017c43e11890, 1, 1;
S_0000017c438056a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43804700;
 .timescale 0 0;
P_0000017c4324a280 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e44070 .functor XOR 1, L_0000017c43cf3168, L_0000017c43e13370, C4<0>, C4<0>;
S_0000017c43805830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438056a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e440e0 .functor OR 1, L_0000017c43e433c0, L_0000017c43e43740, C4<0>, C4<0>;
v0000017c438b6270_0 .net "S", 0 0, L_0000017c43e43820;  alias, 1 drivers
v0000017c438b6310_0 .net "a", 0 0, L_0000017c43e126f0;  alias, 1 drivers
v0000017c438b7b70_0 .net "b", 0 0, L_0000017c43e44070;  alias, 1 drivers
v0000017c438b7350_0 .net "c", 0 0, L_0000017c43e440e0;  1 drivers
v0000017c438b7ad0_0 .net "carry_1", 0 0, L_0000017c43e433c0;  1 drivers
v0000017c438b8430_0 .net "carry_2", 0 0, L_0000017c43e43740;  1 drivers
v0000017c438b6f90_0 .net "cin", 0 0, L_0000017c43e11a70;  1 drivers
v0000017c438b7fd0_0 .net "sum_1", 0 0, L_0000017c43e43040;  1 drivers
S_0000017c43806320 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43805830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43040 .functor XOR 1, L_0000017c43e126f0, L_0000017c43e44070, C4<0>, C4<0>;
L_0000017c43e433c0 .functor AND 1, L_0000017c43e126f0, L_0000017c43e44070, C4<1>, C4<1>;
v0000017c438b87f0_0 .net "S", 0 0, L_0000017c43e43040;  alias, 1 drivers
v0000017c438b8890_0 .net "a", 0 0, L_0000017c43e126f0;  alias, 1 drivers
v0000017c438b64f0_0 .net "b", 0 0, L_0000017c43e44070;  alias, 1 drivers
v0000017c438b8390_0 .net "c", 0 0, L_0000017c43e433c0;  alias, 1 drivers
S_0000017c43809520 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43805830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43820 .functor XOR 1, L_0000017c43e43040, L_0000017c43e11a70, C4<0>, C4<0>;
L_0000017c43e43740 .functor AND 1, L_0000017c43e43040, L_0000017c43e11a70, C4<1>, C4<1>;
v0000017c438b6130_0 .net "S", 0 0, L_0000017c43e43820;  alias, 1 drivers
v0000017c438b68b0_0 .net "a", 0 0, L_0000017c43e43040;  alias, 1 drivers
v0000017c438b7990_0 .net "b", 0 0, L_0000017c43e11a70;  alias, 1 drivers
v0000017c438b61d0_0 .net "c", 0 0, L_0000017c43e43740;  alias, 1 drivers
S_0000017c438096b0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249d40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf31b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e43cf0 .functor BUFZ 1, L_0000017c43cf31b0, C4<0>, C4<0>, C4<0>;
v0000017c438b90b0_0 .net "S", 0 0, L_0000017c43e43dd0;  alias, 1 drivers
v0000017c438baeb0_0 .net *"_ivl_7", 0 0, L_0000017c43e43cf0;  1 drivers
v0000017c438b8f70_0 .net "a", 0 0, L_0000017c43e12e70;  alias, 1 drivers
v0000017c438b8cf0_0 .net "b", 0 0, L_0000017c43e13190;  alias, 1 drivers
v0000017c438b8b10_0 .net "b1", 0 0, L_0000017c43e44540;  1 drivers
v0000017c438ba370_0 .net "c", 0 0, L_0000017c43e13050;  alias, 1 drivers
v0000017c438bac30_0 .net "cin", 0 0, L_0000017c43cf31b0;  1 drivers
v0000017c438b9c90_0 .net "co", 1 0, L_0000017c43e11b10;  1 drivers
L_0000017c43e13410 .part L_0000017c43e11b10, 0, 1;
L_0000017c43e11b10 .concat8 [ 1 1 0 0], L_0000017c43e43cf0, L_0000017c43e44380;
L_0000017c43e13050 .part L_0000017c43e11b10, 1, 1;
S_0000017c43807f40 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c438096b0;
 .timescale 0 0;
P_0000017c4324a0c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e44540 .functor XOR 1, L_0000017c43cf31b0, L_0000017c43e13190, C4<0>, C4<0>;
S_0000017c43809b60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43807f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e44380 .functor OR 1, L_0000017c43e43430, L_0000017c43e437b0, C4<0>, C4<0>;
v0000017c438b8110_0 .net "S", 0 0, L_0000017c43e43dd0;  alias, 1 drivers
v0000017c438b78f0_0 .net "a", 0 0, L_0000017c43e12e70;  alias, 1 drivers
v0000017c438b7c10_0 .net "b", 0 0, L_0000017c43e44540;  alias, 1 drivers
v0000017c438b7cb0_0 .net "c", 0 0, L_0000017c43e44380;  1 drivers
v0000017c438b7d50_0 .net "carry_1", 0 0, L_0000017c43e43430;  1 drivers
v0000017c438b7df0_0 .net "carry_2", 0 0, L_0000017c43e437b0;  1 drivers
v0000017c438b7e90_0 .net "cin", 0 0, L_0000017c43e13410;  1 drivers
v0000017c438ba7d0_0 .net "sum_1", 0 0, L_0000017c43e44000;  1 drivers
S_0000017c43809840 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43809b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44000 .functor XOR 1, L_0000017c43e12e70, L_0000017c43e44540, C4<0>, C4<0>;
L_0000017c43e43430 .functor AND 1, L_0000017c43e12e70, L_0000017c43e44540, C4<1>, C4<1>;
v0000017c438b84d0_0 .net "S", 0 0, L_0000017c43e44000;  alias, 1 drivers
v0000017c438b6630_0 .net "a", 0 0, L_0000017c43e12e70;  alias, 1 drivers
v0000017c438b6950_0 .net "b", 0 0, L_0000017c43e44540;  alias, 1 drivers
v0000017c438b70d0_0 .net "c", 0 0, L_0000017c43e43430;  alias, 1 drivers
S_0000017c438080d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43809b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43dd0 .functor XOR 1, L_0000017c43e44000, L_0000017c43e13410, C4<0>, C4<0>;
L_0000017c43e437b0 .functor AND 1, L_0000017c43e44000, L_0000017c43e13410, C4<1>, C4<1>;
v0000017c438b7530_0 .net "S", 0 0, L_0000017c43e43dd0;  alias, 1 drivers
v0000017c438b8570_0 .net "a", 0 0, L_0000017c43e44000;  alias, 1 drivers
v0000017c438b75d0_0 .net "b", 0 0, L_0000017c43e13410;  alias, 1 drivers
v0000017c438b77b0_0 .net "c", 0 0, L_0000017c43e437b0;  alias, 1 drivers
S_0000017c438067d0 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324a000 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf33a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e44620 .functor BUFZ 1, L_0000017c43cf33a8, C4<0>, C4<0>, C4<0>;
v0000017c438b89d0_0 .net "S", 2 0, L_0000017c43e11390;  alias, 1 drivers
v0000017c438b8a70_0 .net *"_ivl_0", 0 0, L_0000017c43e44af0;  1 drivers
v0000017c438b8bb0_0 .net *"_ivl_10", 0 0, L_0000017c43e44150;  1 drivers
v0000017c438b8e30_0 .net *"_ivl_20", 0 0, L_0000017c43e44930;  1 drivers
v0000017c438bbd10_0 .net *"_ivl_36", 0 0, L_0000017c43e44620;  1 drivers
v0000017c438bd2f0_0 .net "a", 2 0, L_0000017c43e123d0;  alias, 1 drivers
v0000017c438bb950_0 .net "b", 2 0, L_0000017c43e10d50;  alias, 1 drivers
v0000017c438bb6d0_0 .net "b1", 2 0, L_0000017c43e11930;  1 drivers
v0000017c438bd250_0 .net "c", 0 0, L_0000017c43e11f70;  alias, 1 drivers
v0000017c438bb810_0 .net "cin", 0 0, L_0000017c43cf33a8;  1 drivers
v0000017c438bd570_0 .net "co", 3 0, L_0000017c43e11e30;  1 drivers
L_0000017c43e12790 .part L_0000017c43e10d50, 0, 1;
L_0000017c43e114d0 .part L_0000017c43e123d0, 0, 1;
L_0000017c43e12290 .part L_0000017c43e11930, 0, 1;
L_0000017c43e11c50 .part L_0000017c43e11e30, 0, 1;
L_0000017c43e12330 .part L_0000017c43e10d50, 1, 1;
L_0000017c43e10e90 .part L_0000017c43e123d0, 1, 1;
L_0000017c43e11070 .part L_0000017c43e11930, 1, 1;
L_0000017c43e12830 .part L_0000017c43e11e30, 1, 1;
L_0000017c43e11930 .concat8 [ 1 1 1 0], L_0000017c43e44af0, L_0000017c43e44150, L_0000017c43e44930;
L_0000017c43e12a10 .part L_0000017c43e10d50, 2, 1;
L_0000017c43e12ab0 .part L_0000017c43e123d0, 2, 1;
L_0000017c43e11110 .part L_0000017c43e11930, 2, 1;
L_0000017c43e11430 .part L_0000017c43e11e30, 2, 1;
L_0000017c43e11390 .concat8 [ 1 1 1 0], L_0000017c43e44a10, L_0000017c43e43ba0, L_0000017c43e44230;
L_0000017c43e11e30 .concat8 [ 1 1 1 1], L_0000017c43e44620, L_0000017c43e42fd0, L_0000017c43e441c0, L_0000017c43e434a0;
L_0000017c43e11f70 .part L_0000017c43e11e30, 3, 1;
S_0000017c4380a1a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c438067d0;
 .timescale 0 0;
P_0000017c43249900 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e44af0 .functor XOR 1, L_0000017c43cf33a8, L_0000017c43e12790, C4<0>, C4<0>;
v0000017c438b93d0_0 .net *"_ivl_1", 0 0, L_0000017c43e12790;  1 drivers
S_0000017c438064b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e42fd0 .functor OR 1, L_0000017c43e43eb0, L_0000017c43e43350, C4<0>, C4<0>;
v0000017c438b9330_0 .net "S", 0 0, L_0000017c43e44a10;  1 drivers
v0000017c438ba870_0 .net "a", 0 0, L_0000017c43e114d0;  1 drivers
v0000017c438b9010_0 .net "b", 0 0, L_0000017c43e12290;  1 drivers
v0000017c438bae10_0 .net "c", 0 0, L_0000017c43e42fd0;  1 drivers
v0000017c438b9290_0 .net "carry_1", 0 0, L_0000017c43e43eb0;  1 drivers
v0000017c438b9510_0 .net "carry_2", 0 0, L_0000017c43e43350;  1 drivers
v0000017c438bacd0_0 .net "cin", 0 0, L_0000017c43e11c50;  1 drivers
v0000017c438ba2d0_0 .net "sum_1", 0 0, L_0000017c43e43900;  1 drivers
S_0000017c43805060 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438064b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43900 .functor XOR 1, L_0000017c43e114d0, L_0000017c43e12290, C4<0>, C4<0>;
L_0000017c43e43eb0 .functor AND 1, L_0000017c43e114d0, L_0000017c43e12290, C4<1>, C4<1>;
v0000017c438b95b0_0 .net "S", 0 0, L_0000017c43e43900;  alias, 1 drivers
v0000017c438ba9b0_0 .net "a", 0 0, L_0000017c43e114d0;  alias, 1 drivers
v0000017c438b9470_0 .net "b", 0 0, L_0000017c43e12290;  alias, 1 drivers
v0000017c438b9a10_0 .net "c", 0 0, L_0000017c43e43eb0;  alias, 1 drivers
S_0000017c43809cf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438064b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44a10 .functor XOR 1, L_0000017c43e43900, L_0000017c43e11c50, C4<0>, C4<0>;
L_0000017c43e43350 .functor AND 1, L_0000017c43e43900, L_0000017c43e11c50, C4<1>, C4<1>;
v0000017c438ba230_0 .net "S", 0 0, L_0000017c43e44a10;  alias, 1 drivers
v0000017c438b9970_0 .net "a", 0 0, L_0000017c43e43900;  alias, 1 drivers
v0000017c438ba5f0_0 .net "b", 0 0, L_0000017c43e11c50;  alias, 1 drivers
v0000017c438b9150_0 .net "c", 0 0, L_0000017c43e43350;  alias, 1 drivers
S_0000017c43806960 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c438067d0;
 .timescale 0 0;
P_0000017c43249c00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e44150 .functor XOR 1, L_0000017c43cf33a8, L_0000017c43e12330, C4<0>, C4<0>;
v0000017c438baa50_0 .net *"_ivl_1", 0 0, L_0000017c43e12330;  1 drivers
S_0000017c43807770 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43806960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e441c0 .functor OR 1, L_0000017c43e447e0, L_0000017c43e43890, C4<0>, C4<0>;
v0000017c438b9ab0_0 .net "S", 0 0, L_0000017c43e43ba0;  1 drivers
v0000017c438b9790_0 .net "a", 0 0, L_0000017c43e10e90;  1 drivers
v0000017c438b9d30_0 .net "b", 0 0, L_0000017c43e11070;  1 drivers
v0000017c438b9830_0 .net "c", 0 0, L_0000017c43e441c0;  1 drivers
v0000017c438b98d0_0 .net "carry_1", 0 0, L_0000017c43e447e0;  1 drivers
v0000017c438b9b50_0 .net "carry_2", 0 0, L_0000017c43e43890;  1 drivers
v0000017c438baff0_0 .net "cin", 0 0, L_0000017c43e12830;  1 drivers
v0000017c438bab90_0 .net "sum_1", 0 0, L_0000017c43e435f0;  1 drivers
S_0000017c43808580 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43807770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e435f0 .functor XOR 1, L_0000017c43e10e90, L_0000017c43e11070, C4<0>, C4<0>;
L_0000017c43e447e0 .functor AND 1, L_0000017c43e10e90, L_0000017c43e11070, C4<1>, C4<1>;
v0000017c438baf50_0 .net "S", 0 0, L_0000017c43e435f0;  alias, 1 drivers
v0000017c438b91f0_0 .net "a", 0 0, L_0000017c43e10e90;  alias, 1 drivers
v0000017c438ba910_0 .net "b", 0 0, L_0000017c43e11070;  alias, 1 drivers
v0000017c438b9650_0 .net "c", 0 0, L_0000017c43e447e0;  alias, 1 drivers
S_0000017c43806c80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43807770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43ba0 .functor XOR 1, L_0000017c43e435f0, L_0000017c43e12830, C4<0>, C4<0>;
L_0000017c43e43890 .functor AND 1, L_0000017c43e435f0, L_0000017c43e12830, C4<1>, C4<1>;
v0000017c438b96f0_0 .net "S", 0 0, L_0000017c43e43ba0;  alias, 1 drivers
v0000017c438b8ed0_0 .net "a", 0 0, L_0000017c43e435f0;  alias, 1 drivers
v0000017c438ba690_0 .net "b", 0 0, L_0000017c43e12830;  alias, 1 drivers
v0000017c438ba410_0 .net "c", 0 0, L_0000017c43e43890;  alias, 1 drivers
S_0000017c438040c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c438067d0;
 .timescale 0 0;
P_0000017c43249f80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e44930 .functor XOR 1, L_0000017c43cf33a8, L_0000017c43e12a10, C4<0>, C4<0>;
v0000017c438b8930_0 .net *"_ivl_1", 0 0, L_0000017c43e12a10;  1 drivers
S_0000017c43808260 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438040c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e434a0 .functor OR 1, L_0000017c43e43190, L_0000017c43e43d60, C4<0>, C4<0>;
v0000017c438b9f10_0 .net "S", 0 0, L_0000017c43e44230;  1 drivers
v0000017c438b9fb0_0 .net "a", 0 0, L_0000017c43e12ab0;  1 drivers
v0000017c438bad70_0 .net "b", 0 0, L_0000017c43e11110;  1 drivers
v0000017c438ba550_0 .net "c", 0 0, L_0000017c43e434a0;  1 drivers
v0000017c438ba050_0 .net "carry_1", 0 0, L_0000017c43e43190;  1 drivers
v0000017c438ba0f0_0 .net "carry_2", 0 0, L_0000017c43e43d60;  1 drivers
v0000017c438ba190_0 .net "cin", 0 0, L_0000017c43e11430;  1 drivers
v0000017c438ba730_0 .net "sum_1", 0 0, L_0000017c43e43510;  1 drivers
S_0000017c43806e10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43808260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43510 .functor XOR 1, L_0000017c43e12ab0, L_0000017c43e11110, C4<0>, C4<0>;
L_0000017c43e43190 .functor AND 1, L_0000017c43e12ab0, L_0000017c43e11110, C4<1>, C4<1>;
v0000017c438b8c50_0 .net "S", 0 0, L_0000017c43e43510;  alias, 1 drivers
v0000017c438bb090_0 .net "a", 0 0, L_0000017c43e12ab0;  alias, 1 drivers
v0000017c438ba4b0_0 .net "b", 0 0, L_0000017c43e11110;  alias, 1 drivers
v0000017c438b9bf0_0 .net "c", 0 0, L_0000017c43e43190;  alias, 1 drivers
S_0000017c438043e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43808260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44230 .functor XOR 1, L_0000017c43e43510, L_0000017c43e11430, C4<0>, C4<0>;
L_0000017c43e43d60 .functor AND 1, L_0000017c43e43510, L_0000017c43e11430, C4<1>, C4<1>;
v0000017c438b8d90_0 .net "S", 0 0, L_0000017c43e44230;  alias, 1 drivers
v0000017c438b9dd0_0 .net "a", 0 0, L_0000017c43e43510;  alias, 1 drivers
v0000017c438b9e70_0 .net "b", 0 0, L_0000017c43e11430;  alias, 1 drivers
v0000017c438baaf0_0 .net "c", 0 0, L_0000017c43e43d60;  alias, 1 drivers
S_0000017c43807900 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249b80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf3558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e45570 .functor BUFZ 1, L_0000017c43cf3558, C4<0>, C4<0>, C4<0>;
v0000017c438bebf0_0 .net "S", 4 0, L_0000017c43e14130;  alias, 1 drivers
v0000017c438bf0f0_0 .net *"_ivl_0", 0 0, L_0000017c43e43f90;  1 drivers
v0000017c438beab0_0 .net *"_ivl_10", 0 0, L_0000017c43e432e0;  1 drivers
v0000017c438be3d0_0 .net *"_ivl_20", 0 0, L_0000017c43e45340;  1 drivers
v0000017c438bf9b0_0 .net *"_ivl_30", 0 0, L_0000017c43e45650;  1 drivers
v0000017c438bedd0_0 .net *"_ivl_40", 0 0, L_0000017c43e46060;  1 drivers
v0000017c438bdcf0_0 .net *"_ivl_56", 0 0, L_0000017c43e45570;  1 drivers
v0000017c438bdb10_0 .net "a", 4 0, L_0000017c43e13eb0;  alias, 1 drivers
v0000017c438bf190_0 .net "b", 4 0, L_0000017c43e13f50;  alias, 1 drivers
v0000017c438bea10_0 .net "b1", 4 0, L_0000017c43e158f0;  1 drivers
v0000017c438be010_0 .net "c", 0 0, L_0000017c43e15710;  alias, 1 drivers
v0000017c438bfc30_0 .net "cin", 0 0, L_0000017c43cf3558;  1 drivers
v0000017c438be650_0 .net "co", 5 0, L_0000017c43e146d0;  1 drivers
L_0000017c43e15670 .part L_0000017c43e13f50, 0, 1;
L_0000017c43e14db0 .part L_0000017c43e13eb0, 0, 1;
L_0000017c43e143b0 .part L_0000017c43e158f0, 0, 1;
L_0000017c43e13870 .part L_0000017c43e146d0, 0, 1;
L_0000017c43e137d0 .part L_0000017c43e13f50, 1, 1;
L_0000017c43e150d0 .part L_0000017c43e13eb0, 1, 1;
L_0000017c43e14d10 .part L_0000017c43e158f0, 1, 1;
L_0000017c43e14590 .part L_0000017c43e146d0, 1, 1;
L_0000017c43e14ef0 .part L_0000017c43e13f50, 2, 1;
L_0000017c43e14e50 .part L_0000017c43e13eb0, 2, 1;
L_0000017c43e14a90 .part L_0000017c43e158f0, 2, 1;
L_0000017c43e13a50 .part L_0000017c43e146d0, 2, 1;
L_0000017c43e14090 .part L_0000017c43e13f50, 3, 1;
L_0000017c43e14b30 .part L_0000017c43e13eb0, 3, 1;
L_0000017c43e14f90 .part L_0000017c43e158f0, 3, 1;
L_0000017c43e13b90 .part L_0000017c43e146d0, 3, 1;
LS_0000017c43e158f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e43f90, L_0000017c43e432e0, L_0000017c43e45340, L_0000017c43e45650;
LS_0000017c43e158f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e46060;
L_0000017c43e158f0 .concat8 [ 4 1 0 0], LS_0000017c43e158f0_0_0, LS_0000017c43e158f0_0_4;
L_0000017c43e14630 .part L_0000017c43e13f50, 4, 1;
L_0000017c43e13ff0 .part L_0000017c43e13eb0, 4, 1;
L_0000017c43e141d0 .part L_0000017c43e158f0, 4, 1;
L_0000017c43e15210 .part L_0000017c43e146d0, 4, 1;
LS_0000017c43e14130_0_0 .concat8 [ 1 1 1 1], L_0000017c43e444d0, L_0000017c43e44fc0, L_0000017c43e46610, L_0000017c43e44f50;
LS_0000017c43e14130_0_4 .concat8 [ 1 0 0 0], L_0000017c43e44e00;
L_0000017c43e14130 .concat8 [ 4 1 0 0], LS_0000017c43e14130_0_0, LS_0000017c43e14130_0_4;
LS_0000017c43e146d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e45570, L_0000017c43e43270, L_0000017c43e460d0, L_0000017c43e453b0;
LS_0000017c43e146d0_0_4 .concat8 [ 1 1 0 0], L_0000017c43e46300, L_0000017c43e45a40;
L_0000017c43e146d0 .concat8 [ 4 2 0 0], LS_0000017c43e146d0_0_0, LS_0000017c43e146d0_0_4;
L_0000017c43e15710 .part L_0000017c43e146d0, 5, 1;
S_0000017c43808710 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43807900;
 .timescale 0 0;
P_0000017c43249a80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e43f90 .functor XOR 1, L_0000017c43cf3558, L_0000017c43e15670, C4<0>, C4<0>;
v0000017c438bd610_0 .net *"_ivl_1", 0 0, L_0000017c43e15670;  1 drivers
S_0000017c43806fa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43808710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e43270 .functor OR 1, L_0000017c43e448c0, L_0000017c43e449a0, C4<0>, C4<0>;
v0000017c438bba90_0 .net "S", 0 0, L_0000017c43e444d0;  1 drivers
v0000017c438bc490_0 .net "a", 0 0, L_0000017c43e14db0;  1 drivers
v0000017c438bc7b0_0 .net "b", 0 0, L_0000017c43e143b0;  1 drivers
v0000017c438bcf30_0 .net "c", 0 0, L_0000017c43e43270;  1 drivers
v0000017c438bb270_0 .net "carry_1", 0 0, L_0000017c43e448c0;  1 drivers
v0000017c438bb3b0_0 .net "carry_2", 0 0, L_0000017c43e449a0;  1 drivers
v0000017c438bbdb0_0 .net "cin", 0 0, L_0000017c43e13870;  1 drivers
v0000017c438bd390_0 .net "sum_1", 0 0, L_0000017c43e44850;  1 drivers
S_0000017c43807130 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43806fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44850 .functor XOR 1, L_0000017c43e14db0, L_0000017c43e143b0, C4<0>, C4<0>;
L_0000017c43e448c0 .functor AND 1, L_0000017c43e14db0, L_0000017c43e143b0, C4<1>, C4<1>;
v0000017c438bb4f0_0 .net "S", 0 0, L_0000017c43e44850;  alias, 1 drivers
v0000017c438bb310_0 .net "a", 0 0, L_0000017c43e14db0;  alias, 1 drivers
v0000017c438bc710_0 .net "b", 0 0, L_0000017c43e143b0;  alias, 1 drivers
v0000017c438bd430_0 .net "c", 0 0, L_0000017c43e448c0;  alias, 1 drivers
S_0000017c438072c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43806fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e444d0 .functor XOR 1, L_0000017c43e44850, L_0000017c43e13870, C4<0>, C4<0>;
L_0000017c43e449a0 .functor AND 1, L_0000017c43e44850, L_0000017c43e13870, C4<1>, C4<1>;
v0000017c438bd4d0_0 .net "S", 0 0, L_0000017c43e444d0;  alias, 1 drivers
v0000017c438bbc70_0 .net "a", 0 0, L_0000017c43e44850;  alias, 1 drivers
v0000017c438bc990_0 .net "b", 0 0, L_0000017c43e13870;  alias, 1 drivers
v0000017c438bb9f0_0 .net "c", 0 0, L_0000017c43e449a0;  alias, 1 drivers
S_0000017c43804890 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43807900;
 .timescale 0 0;
P_0000017c43249a00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e432e0 .functor XOR 1, L_0000017c43cf3558, L_0000017c43e137d0, C4<0>, C4<0>;
v0000017c438bb8b0_0 .net *"_ivl_1", 0 0, L_0000017c43e137d0;  1 drivers
S_0000017c438075e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43804890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e460d0 .functor OR 1, L_0000017c43e45ce0, L_0000017c43e45c70, C4<0>, C4<0>;
v0000017c438bbe50_0 .net "S", 0 0, L_0000017c43e44fc0;  1 drivers
v0000017c438bcad0_0 .net "a", 0 0, L_0000017c43e150d0;  1 drivers
v0000017c438bc5d0_0 .net "b", 0 0, L_0000017c43e14d10;  1 drivers
v0000017c438bc2b0_0 .net "c", 0 0, L_0000017c43e460d0;  1 drivers
v0000017c438bbbd0_0 .net "carry_1", 0 0, L_0000017c43e45ce0;  1 drivers
v0000017c438bd7f0_0 .net "carry_2", 0 0, L_0000017c43e45c70;  1 drivers
v0000017c438bc350_0 .net "cin", 0 0, L_0000017c43e14590;  1 drivers
v0000017c438bbef0_0 .net "sum_1", 0 0, L_0000017c43e45490;  1 drivers
S_0000017c438099d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438075e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45490 .functor XOR 1, L_0000017c43e150d0, L_0000017c43e14d10, C4<0>, C4<0>;
L_0000017c43e45ce0 .functor AND 1, L_0000017c43e150d0, L_0000017c43e14d10, C4<1>, C4<1>;
v0000017c438bd6b0_0 .net "S", 0 0, L_0000017c43e45490;  alias, 1 drivers
v0000017c438bd750_0 .net "a", 0 0, L_0000017c43e150d0;  alias, 1 drivers
v0000017c438bca30_0 .net "b", 0 0, L_0000017c43e14d10;  alias, 1 drivers
v0000017c438bd1b0_0 .net "c", 0 0, L_0000017c43e45ce0;  alias, 1 drivers
S_0000017c438088a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438075e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44fc0 .functor XOR 1, L_0000017c43e45490, L_0000017c43e14590, C4<0>, C4<0>;
L_0000017c43e45c70 .functor AND 1, L_0000017c43e45490, L_0000017c43e14590, C4<1>, C4<1>;
v0000017c438bbb30_0 .net "S", 0 0, L_0000017c43e44fc0;  alias, 1 drivers
v0000017c438bb450_0 .net "a", 0 0, L_0000017c43e45490;  alias, 1 drivers
v0000017c438bb590_0 .net "b", 0 0, L_0000017c43e14590;  alias, 1 drivers
v0000017c438bc530_0 .net "c", 0 0, L_0000017c43e45c70;  alias, 1 drivers
S_0000017c43804bb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43807900;
 .timescale 0 0;
P_0000017c43249640 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e45340 .functor XOR 1, L_0000017c43cf3558, L_0000017c43e14ef0, C4<0>, C4<0>;
v0000017c438bcc10_0 .net *"_ivl_1", 0 0, L_0000017c43e14ef0;  1 drivers
S_0000017c43807a90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43804bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e453b0 .functor OR 1, L_0000017c43e45dc0, L_0000017c43e45880, C4<0>, C4<0>;
v0000017c438bd070_0 .net "S", 0 0, L_0000017c43e46610;  1 drivers
v0000017c438bcdf0_0 .net "a", 0 0, L_0000017c43e14e50;  1 drivers
v0000017c438bc670_0 .net "b", 0 0, L_0000017c43e14a90;  1 drivers
v0000017c438bc170_0 .net "c", 0 0, L_0000017c43e453b0;  1 drivers
v0000017c438bb1d0_0 .net "carry_1", 0 0, L_0000017c43e45dc0;  1 drivers
v0000017c438bc210_0 .net "carry_2", 0 0, L_0000017c43e45880;  1 drivers
v0000017c438bc8f0_0 .net "cin", 0 0, L_0000017c43e13a50;  1 drivers
v0000017c438bb630_0 .net "sum_1", 0 0, L_0000017c43e45500;  1 drivers
S_0000017c4380a010 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43807a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45500 .functor XOR 1, L_0000017c43e14e50, L_0000017c43e14a90, C4<0>, C4<0>;
L_0000017c43e45dc0 .functor AND 1, L_0000017c43e14e50, L_0000017c43e14a90, C4<1>, C4<1>;
v0000017c438bcb70_0 .net "S", 0 0, L_0000017c43e45500;  alias, 1 drivers
v0000017c438bbf90_0 .net "a", 0 0, L_0000017c43e14e50;  alias, 1 drivers
v0000017c438bd890_0 .net "b", 0 0, L_0000017c43e14a90;  alias, 1 drivers
v0000017c438bc0d0_0 .net "c", 0 0, L_0000017c43e45dc0;  alias, 1 drivers
S_0000017c43804d40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43807a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46610 .functor XOR 1, L_0000017c43e45500, L_0000017c43e13a50, C4<0>, C4<0>;
L_0000017c43e45880 .functor AND 1, L_0000017c43e45500, L_0000017c43e13a50, C4<1>, C4<1>;
v0000017c438bb130_0 .net "S", 0 0, L_0000017c43e46610;  alias, 1 drivers
v0000017c438bc030_0 .net "a", 0 0, L_0000017c43e45500;  alias, 1 drivers
v0000017c438bcfd0_0 .net "b", 0 0, L_0000017c43e13a50;  alias, 1 drivers
v0000017c438bc850_0 .net "c", 0 0, L_0000017c43e45880;  alias, 1 drivers
S_0000017c43808a30 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43807900;
 .timescale 0 0;
P_0000017c43249940 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e45650 .functor XOR 1, L_0000017c43cf3558, L_0000017c43e14090, C4<0>, C4<0>;
v0000017c438bf2d0_0 .net *"_ivl_1", 0 0, L_0000017c43e14090;  1 drivers
S_0000017c438051f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43808a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e46300 .functor OR 1, L_0000017c43e455e0, L_0000017c43e45420, C4<0>, C4<0>;
v0000017c438bf550_0 .net "S", 0 0, L_0000017c43e44f50;  1 drivers
v0000017c438bf230_0 .net "a", 0 0, L_0000017c43e14b30;  1 drivers
v0000017c438be970_0 .net "b", 0 0, L_0000017c43e14f90;  1 drivers
v0000017c438bf5f0_0 .net "c", 0 0, L_0000017c43e46300;  1 drivers
v0000017c438bfd70_0 .net "carry_1", 0 0, L_0000017c43e455e0;  1 drivers
v0000017c438bd930_0 .net "carry_2", 0 0, L_0000017c43e45420;  1 drivers
v0000017c438bfa50_0 .net "cin", 0 0, L_0000017c43e13b90;  1 drivers
v0000017c438be150_0 .net "sum_1", 0 0, L_0000017c43e45f80;  1 drivers
S_0000017c43805380 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438051f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45f80 .functor XOR 1, L_0000017c43e14b30, L_0000017c43e14f90, C4<0>, C4<0>;
L_0000017c43e455e0 .functor AND 1, L_0000017c43e14b30, L_0000017c43e14f90, C4<1>, C4<1>;
v0000017c438bccb0_0 .net "S", 0 0, L_0000017c43e45f80;  alias, 1 drivers
v0000017c438bb770_0 .net "a", 0 0, L_0000017c43e14b30;  alias, 1 drivers
v0000017c438bd110_0 .net "b", 0 0, L_0000017c43e14f90;  alias, 1 drivers
v0000017c438bc3f0_0 .net "c", 0 0, L_0000017c43e455e0;  alias, 1 drivers
S_0000017c4380e020 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438051f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44f50 .functor XOR 1, L_0000017c43e45f80, L_0000017c43e13b90, C4<0>, C4<0>;
L_0000017c43e45420 .functor AND 1, L_0000017c43e45f80, L_0000017c43e13b90, C4<1>, C4<1>;
v0000017c438bcd50_0 .net "S", 0 0, L_0000017c43e44f50;  alias, 1 drivers
v0000017c438bce90_0 .net "a", 0 0, L_0000017c43e45f80;  alias, 1 drivers
v0000017c438bfaf0_0 .net "b", 0 0, L_0000017c43e13b90;  alias, 1 drivers
v0000017c438bdf70_0 .net "c", 0 0, L_0000017c43e45420;  alias, 1 drivers
S_0000017c4380bc30 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43807900;
 .timescale 0 0;
P_0000017c43249800 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e46060 .functor XOR 1, L_0000017c43cf3558, L_0000017c43e14630, C4<0>, C4<0>;
v0000017c438bf050_0 .net *"_ivl_1", 0 0, L_0000017c43e14630;  1 drivers
S_0000017c4380c590 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e45a40 .functor OR 1, L_0000017c43e45960, L_0000017c43e459d0, C4<0>, C4<0>;
v0000017c438bf410_0 .net "S", 0 0, L_0000017c43e44e00;  1 drivers
v0000017c438bfb90_0 .net "a", 0 0, L_0000017c43e13ff0;  1 drivers
v0000017c438be330_0 .net "b", 0 0, L_0000017c43e141d0;  1 drivers
v0000017c438bded0_0 .net "c", 0 0, L_0000017c43e45a40;  1 drivers
v0000017c438be5b0_0 .net "carry_1", 0 0, L_0000017c43e45960;  1 drivers
v0000017c438bf870_0 .net "carry_2", 0 0, L_0000017c43e459d0;  1 drivers
v0000017c438bfff0_0 .net "cin", 0 0, L_0000017c43e15210;  1 drivers
v0000017c438bfeb0_0 .net "sum_1", 0 0, L_0000017c43e46530;  1 drivers
S_0000017c4380b780 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46530 .functor XOR 1, L_0000017c43e13ff0, L_0000017c43e141d0, C4<0>, C4<0>;
L_0000017c43e45960 .functor AND 1, L_0000017c43e13ff0, L_0000017c43e141d0, C4<1>, C4<1>;
v0000017c438be790_0 .net "S", 0 0, L_0000017c43e46530;  alias, 1 drivers
v0000017c438be290_0 .net "a", 0 0, L_0000017c43e13ff0;  alias, 1 drivers
v0000017c438be1f0_0 .net "b", 0 0, L_0000017c43e141d0;  alias, 1 drivers
v0000017c438bef10_0 .net "c", 0 0, L_0000017c43e45960;  alias, 1 drivers
S_0000017c438105a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380c590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44e00 .functor XOR 1, L_0000017c43e46530, L_0000017c43e15210, C4<0>, C4<0>;
L_0000017c43e459d0 .functor AND 1, L_0000017c43e46530, L_0000017c43e15210, C4<1>, C4<1>;
v0000017c438bf910_0 .net "S", 0 0, L_0000017c43e44e00;  alias, 1 drivers
v0000017c438befb0_0 .net "a", 0 0, L_0000017c43e46530;  alias, 1 drivers
v0000017c438bf370_0 .net "b", 0 0, L_0000017c43e15210;  alias, 1 drivers
v0000017c438beb50_0 .net "c", 0 0, L_0000017c43e459d0;  alias, 1 drivers
S_0000017c4380dd00 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324a300 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf35a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e45e30 .functor BUFZ 1, L_0000017c43cf35a0, C4<0>, C4<0>, C4<0>;
v0000017c438c1e90_0 .net "S", 4 0, L_0000017c43e16d90;  alias, 1 drivers
v0000017c438c1f30_0 .net *"_ivl_0", 0 0, L_0000017c43e45110;  1 drivers
v0000017c438c4870_0 .net *"_ivl_10", 0 0, L_0000017c43e46680;  1 drivers
v0000017c438c4eb0_0 .net *"_ivl_20", 0 0, L_0000017c43e44ee0;  1 drivers
v0000017c438c2cf0_0 .net *"_ivl_30", 0 0, L_0000017c43e46450;  1 drivers
v0000017c438c4b90_0 .net *"_ivl_40", 0 0, L_0000017c43e44c40;  1 drivers
v0000017c438c3d30_0 .net *"_ivl_56", 0 0, L_0000017c43e45e30;  1 drivers
v0000017c438c4550_0 .net "a", 4 0, L_0000017c43e14130;  alias, 1 drivers
v0000017c438c40f0_0 .net "b", 4 0, o0000017c43844e38;  alias, 0 drivers
v0000017c438c3ab0_0 .net "b1", 4 0, L_0000017c43e13c30;  1 drivers
v0000017c438c3650_0 .net "c", 0 0, L_0000017c43e16570;  alias, 1 drivers
v0000017c438c4190_0 .net "cin", 0 0, L_0000017c43cf35a0;  1 drivers
v0000017c438c4910_0 .net "co", 5 0, L_0000017c43e162f0;  1 drivers
L_0000017c43e15030 .part o0000017c43844e38, 0, 1;
L_0000017c43e13690 .part L_0000017c43e14130, 0, 1;
L_0000017c43e15490 .part L_0000017c43e13c30, 0, 1;
L_0000017c43e135f0 .part L_0000017c43e162f0, 0, 1;
L_0000017c43e14770 .part o0000017c43844e38, 1, 1;
L_0000017c43e15c10 .part L_0000017c43e14130, 1, 1;
L_0000017c43e157b0 .part L_0000017c43e13c30, 1, 1;
L_0000017c43e13910 .part L_0000017c43e162f0, 1, 1;
L_0000017c43e15850 .part o0000017c43844e38, 2, 1;
L_0000017c43e15990 .part L_0000017c43e14130, 2, 1;
L_0000017c43e14810 .part L_0000017c43e13c30, 2, 1;
L_0000017c43e139b0 .part L_0000017c43e162f0, 2, 1;
L_0000017c43e148b0 .part o0000017c43844e38, 3, 1;
L_0000017c43e15a30 .part L_0000017c43e14130, 3, 1;
L_0000017c43e15ad0 .part L_0000017c43e13c30, 3, 1;
L_0000017c43e13af0 .part L_0000017c43e162f0, 3, 1;
LS_0000017c43e13c30_0_0 .concat8 [ 1 1 1 1], L_0000017c43e45110, L_0000017c43e46680, L_0000017c43e44ee0, L_0000017c43e46450;
LS_0000017c43e13c30_0_4 .concat8 [ 1 0 0 0], L_0000017c43e44c40;
L_0000017c43e13c30 .concat8 [ 4 1 0 0], LS_0000017c43e13c30_0_0, LS_0000017c43e13c30_0_4;
L_0000017c43e13cd0 .part o0000017c43844e38, 4, 1;
L_0000017c43e17c90 .part L_0000017c43e14130, 4, 1;
L_0000017c43e13e10 .part L_0000017c43e13c30, 4, 1;
L_0000017c43e167f0 .part L_0000017c43e162f0, 4, 1;
LS_0000017c43e16d90_0_0 .concat8 [ 1 1 1 1], L_0000017c43e45180, L_0000017c43e46220, L_0000017c43e46140, L_0000017c43e45d50;
LS_0000017c43e16d90_0_4 .concat8 [ 1 0 0 0], L_0000017c43e45260;
L_0000017c43e16d90 .concat8 [ 4 1 0 0], LS_0000017c43e16d90_0_0, LS_0000017c43e16d90_0_4;
LS_0000017c43e162f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e45e30, L_0000017c43e465a0, L_0000017c43e46290, L_0000017c43e450a0;
LS_0000017c43e162f0_0_4 .concat8 [ 1 1 0 0], L_0000017c43e45810, L_0000017c43e451f0;
L_0000017c43e162f0 .concat8 [ 4 2 0 0], LS_0000017c43e162f0_0_0, LS_0000017c43e162f0_0_4;
L_0000017c43e16570 .part L_0000017c43e162f0, 5, 1;
S_0000017c4380c0e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4380dd00;
 .timescale 0 0;
P_0000017c43249ac0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e45110 .functor XOR 1, L_0000017c43cf35a0, L_0000017c43e15030, C4<0>, C4<0>;
v0000017c438bff50_0 .net *"_ivl_1", 0 0, L_0000017c43e15030;  1 drivers
S_0000017c4380db70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380c0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e465a0 .functor OR 1, L_0000017c43e463e0, L_0000017c43e456c0, C4<0>, C4<0>;
v0000017c438be6f0_0 .net "S", 0 0, L_0000017c43e45180;  1 drivers
v0000017c438bfe10_0 .net "a", 0 0, L_0000017c43e13690;  1 drivers
v0000017c438be830_0 .net "b", 0 0, L_0000017c43e15490;  1 drivers
v0000017c438be8d0_0 .net "c", 0 0, L_0000017c43e465a0;  1 drivers
v0000017c438bf7d0_0 .net "carry_1", 0 0, L_0000017c43e463e0;  1 drivers
v0000017c438bde30_0 .net "carry_2", 0 0, L_0000017c43e456c0;  1 drivers
v0000017c438bed30_0 .net "cin", 0 0, L_0000017c43e135f0;  1 drivers
v0000017c438bee70_0 .net "sum_1", 0 0, L_0000017c43e45c00;  1 drivers
S_0000017c4380a7e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380db70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45c00 .functor XOR 1, L_0000017c43e13690, L_0000017c43e15490, C4<0>, C4<0>;
L_0000017c43e463e0 .functor AND 1, L_0000017c43e13690, L_0000017c43e15490, C4<1>, C4<1>;
v0000017c438be470_0 .net "S", 0 0, L_0000017c43e45c00;  alias, 1 drivers
v0000017c438bec90_0 .net "a", 0 0, L_0000017c43e13690;  alias, 1 drivers
v0000017c438bfcd0_0 .net "b", 0 0, L_0000017c43e15490;  alias, 1 drivers
v0000017c438bf4b0_0 .net "c", 0 0, L_0000017c43e463e0;  alias, 1 drivers
S_0000017c4380b5f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380db70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45180 .functor XOR 1, L_0000017c43e45c00, L_0000017c43e135f0, C4<0>, C4<0>;
L_0000017c43e456c0 .functor AND 1, L_0000017c43e45c00, L_0000017c43e135f0, C4<1>, C4<1>;
v0000017c438bf690_0 .net "S", 0 0, L_0000017c43e45180;  alias, 1 drivers
v0000017c438be0b0_0 .net "a", 0 0, L_0000017c43e45c00;  alias, 1 drivers
v0000017c438bf730_0 .net "b", 0 0, L_0000017c43e135f0;  alias, 1 drivers
v0000017c438be510_0 .net "c", 0 0, L_0000017c43e456c0;  alias, 1 drivers
S_0000017c4380ca40 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4380dd00;
 .timescale 0 0;
P_0000017c4324a240 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e46680 .functor XOR 1, L_0000017c43cf35a0, L_0000017c43e14770, C4<0>, C4<0>;
v0000017c438c2250_0 .net *"_ivl_1", 0 0, L_0000017c43e14770;  1 drivers
S_0000017c4380bdc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e46290 .functor OR 1, L_0000017c43e45730, L_0000017c43e44e70, C4<0>, C4<0>;
v0000017c438c1490_0 .net "S", 0 0, L_0000017c43e46220;  1 drivers
v0000017c438c0810_0 .net "a", 0 0, L_0000017c43e15c10;  1 drivers
v0000017c438c1fd0_0 .net "b", 0 0, L_0000017c43e157b0;  1 drivers
v0000017c438c1c10_0 .net "c", 0 0, L_0000017c43e46290;  1 drivers
v0000017c438c08b0_0 .net "carry_1", 0 0, L_0000017c43e45730;  1 drivers
v0000017c438c1350_0 .net "carry_2", 0 0, L_0000017c43e44e70;  1 drivers
v0000017c438c2610_0 .net "cin", 0 0, L_0000017c43e13910;  1 drivers
v0000017c438c2390_0 .net "sum_1", 0 0, L_0000017c43e44d20;  1 drivers
S_0000017c4380d530 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44d20 .functor XOR 1, L_0000017c43e15c10, L_0000017c43e157b0, C4<0>, C4<0>;
L_0000017c43e45730 .functor AND 1, L_0000017c43e15c10, L_0000017c43e157b0, C4<1>, C4<1>;
v0000017c438c0090_0 .net "S", 0 0, L_0000017c43e44d20;  alias, 1 drivers
v0000017c438bd9d0_0 .net "a", 0 0, L_0000017c43e15c10;  alias, 1 drivers
v0000017c438bda70_0 .net "b", 0 0, L_0000017c43e157b0;  alias, 1 drivers
v0000017c438bdbb0_0 .net "c", 0 0, L_0000017c43e45730;  alias, 1 drivers
S_0000017c4380a970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46220 .functor XOR 1, L_0000017c43e44d20, L_0000017c43e13910, C4<0>, C4<0>;
L_0000017c43e44e70 .functor AND 1, L_0000017c43e44d20, L_0000017c43e13910, C4<1>, C4<1>;
v0000017c438bdc50_0 .net "S", 0 0, L_0000017c43e46220;  alias, 1 drivers
v0000017c438bdd90_0 .net "a", 0 0, L_0000017c43e44d20;  alias, 1 drivers
v0000017c438c1210_0 .net "b", 0 0, L_0000017c43e13910;  alias, 1 drivers
v0000017c438c12b0_0 .net "c", 0 0, L_0000017c43e44e70;  alias, 1 drivers
S_0000017c43810730 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4380dd00;
 .timescale 0 0;
P_0000017c43249840 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e44ee0 .functor XOR 1, L_0000017c43cf35a0, L_0000017c43e15850, C4<0>, C4<0>;
v0000017c438c0c70_0 .net *"_ivl_1", 0 0, L_0000017c43e15850;  1 drivers
S_0000017c4380f920 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43810730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e450a0 .functor OR 1, L_0000017c43e45030, L_0000017c43e461b0, C4<0>, C4<0>;
v0000017c438c22f0_0 .net "S", 0 0, L_0000017c43e46140;  1 drivers
v0000017c438c01d0_0 .net "a", 0 0, L_0000017c43e15990;  1 drivers
v0000017c438c26b0_0 .net "b", 0 0, L_0000017c43e14810;  1 drivers
v0000017c438c1b70_0 .net "c", 0 0, L_0000017c43e450a0;  1 drivers
v0000017c438c2430_0 .net "carry_1", 0 0, L_0000017c43e45030;  1 drivers
v0000017c438c1ad0_0 .net "carry_2", 0 0, L_0000017c43e461b0;  1 drivers
v0000017c438c0f90_0 .net "cin", 0 0, L_0000017c43e139b0;  1 drivers
v0000017c438c0b30_0 .net "sum_1", 0 0, L_0000017c43e457a0;  1 drivers
S_0000017c4380ae20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e457a0 .functor XOR 1, L_0000017c43e15990, L_0000017c43e14810, C4<0>, C4<0>;
L_0000017c43e45030 .functor AND 1, L_0000017c43e15990, L_0000017c43e14810, C4<1>, C4<1>;
v0000017c438c1530_0 .net "S", 0 0, L_0000017c43e457a0;  alias, 1 drivers
v0000017c438c27f0_0 .net "a", 0 0, L_0000017c43e15990;  alias, 1 drivers
v0000017c438c2750_0 .net "b", 0 0, L_0000017c43e14810;  alias, 1 drivers
v0000017c438c04f0_0 .net "c", 0 0, L_0000017c43e45030;  alias, 1 drivers
S_0000017c4380bf50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46140 .functor XOR 1, L_0000017c43e457a0, L_0000017c43e139b0, C4<0>, C4<0>;
L_0000017c43e461b0 .functor AND 1, L_0000017c43e457a0, L_0000017c43e139b0, C4<1>, C4<1>;
v0000017c438c18f0_0 .net "S", 0 0, L_0000017c43e46140;  alias, 1 drivers
v0000017c438c0130_0 .net "a", 0 0, L_0000017c43e457a0;  alias, 1 drivers
v0000017c438c0950_0 .net "b", 0 0, L_0000017c43e139b0;  alias, 1 drivers
v0000017c438c1990_0 .net "c", 0 0, L_0000017c43e461b0;  alias, 1 drivers
S_0000017c4380de90 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4380dd00;
 .timescale 0 0;
P_0000017c4324a100 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e46450 .functor XOR 1, L_0000017c43cf35a0, L_0000017c43e148b0, C4<0>, C4<0>;
v0000017c438c0db0_0 .net *"_ivl_1", 0 0, L_0000017c43e148b0;  1 drivers
S_0000017c4380c270 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380de90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e45810 .functor OR 1, L_0000017c43e45b90, L_0000017c43e46370, C4<0>, C4<0>;
v0000017c438c1a30_0 .net "S", 0 0, L_0000017c43e45d50;  1 drivers
v0000017c438c03b0_0 .net "a", 0 0, L_0000017c43e15a30;  1 drivers
v0000017c438c2570_0 .net "b", 0 0, L_0000017c43e15ad0;  1 drivers
v0000017c438c1cb0_0 .net "c", 0 0, L_0000017c43e45810;  1 drivers
v0000017c438c0450_0 .net "carry_1", 0 0, L_0000017c43e45b90;  1 drivers
v0000017c438c0bd0_0 .net "carry_2", 0 0, L_0000017c43e46370;  1 drivers
v0000017c438c0d10_0 .net "cin", 0 0, L_0000017c43e13af0;  1 drivers
v0000017c438c0590_0 .net "sum_1", 0 0, L_0000017c43e44d90;  1 drivers
S_0000017c4380d6c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44d90 .functor XOR 1, L_0000017c43e15a30, L_0000017c43e15ad0, C4<0>, C4<0>;
L_0000017c43e45b90 .functor AND 1, L_0000017c43e15a30, L_0000017c43e15ad0, C4<1>, C4<1>;
v0000017c438c13f0_0 .net "S", 0 0, L_0000017c43e44d90;  alias, 1 drivers
v0000017c438c0270_0 .net "a", 0 0, L_0000017c43e15a30;  alias, 1 drivers
v0000017c438c0310_0 .net "b", 0 0, L_0000017c43e15ad0;  alias, 1 drivers
v0000017c438c2890_0 .net "c", 0 0, L_0000017c43e45b90;  alias, 1 drivers
S_0000017c4380b2d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45d50 .functor XOR 1, L_0000017c43e44d90, L_0000017c43e13af0, C4<0>, C4<0>;
L_0000017c43e46370 .functor AND 1, L_0000017c43e44d90, L_0000017c43e13af0, C4<1>, C4<1>;
v0000017c438c15d0_0 .net "S", 0 0, L_0000017c43e45d50;  alias, 1 drivers
v0000017c438c09f0_0 .net "a", 0 0, L_0000017c43e44d90;  alias, 1 drivers
v0000017c438c24d0_0 .net "b", 0 0, L_0000017c43e13af0;  alias, 1 drivers
v0000017c438c0a90_0 .net "c", 0 0, L_0000017c43e46370;  alias, 1 drivers
S_0000017c4380c720 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4380dd00;
 .timescale 0 0;
P_0000017c43249740 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e44c40 .functor XOR 1, L_0000017c43cf35a0, L_0000017c43e13cd0, C4<0>, C4<0>;
v0000017c438c1850_0 .net *"_ivl_1", 0 0, L_0000017c43e13cd0;  1 drivers
S_0000017c4380cbd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e451f0 .functor OR 1, L_0000017c43e458f0, L_0000017c43e44b60, C4<0>, C4<0>;
v0000017c438c1df0_0 .net "S", 0 0, L_0000017c43e45260;  1 drivers
v0000017c438c1030_0 .net "a", 0 0, L_0000017c43e17c90;  1 drivers
v0000017c438c2070_0 .net "b", 0 0, L_0000017c43e13e10;  1 drivers
v0000017c438c1170_0 .net "c", 0 0, L_0000017c43e451f0;  1 drivers
v0000017c438c10d0_0 .net "carry_1", 0 0, L_0000017c43e458f0;  1 drivers
v0000017c438c21b0_0 .net "carry_2", 0 0, L_0000017c43e44b60;  1 drivers
v0000017c438c1710_0 .net "cin", 0 0, L_0000017c43e167f0;  1 drivers
v0000017c438c17b0_0 .net "sum_1", 0 0, L_0000017c43e45f10;  1 drivers
S_0000017c4380f470 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45f10 .functor XOR 1, L_0000017c43e17c90, L_0000017c43e13e10, C4<0>, C4<0>;
L_0000017c43e458f0 .functor AND 1, L_0000017c43e17c90, L_0000017c43e13e10, C4<1>, C4<1>;
v0000017c438c06d0_0 .net "S", 0 0, L_0000017c43e45f10;  alias, 1 drivers
v0000017c438c1670_0 .net "a", 0 0, L_0000017c43e17c90;  alias, 1 drivers
v0000017c438c0e50_0 .net "b", 0 0, L_0000017c43e13e10;  alias, 1 drivers
v0000017c438c0630_0 .net "c", 0 0, L_0000017c43e458f0;  alias, 1 drivers
S_0000017c4380f600 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45260 .functor XOR 1, L_0000017c43e45f10, L_0000017c43e167f0, C4<0>, C4<0>;
L_0000017c43e44b60 .functor AND 1, L_0000017c43e45f10, L_0000017c43e167f0, C4<1>, C4<1>;
v0000017c438c2110_0 .net "S", 0 0, L_0000017c43e45260;  alias, 1 drivers
v0000017c438c0770_0 .net "a", 0 0, L_0000017c43e45f10;  alias, 1 drivers
v0000017c438c1d50_0 .net "b", 0 0, L_0000017c43e167f0;  alias, 1 drivers
v0000017c438c0ef0_0 .net "c", 0 0, L_0000017c43e44b60;  alias, 1 drivers
S_0000017c4380e980 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e43e40 .functor AND 1, L_0000017c43e126f0, L_0000017c43e12e70, C4<1>, C4<1>;
v0000017c438c3f10_0 .net "X", 0 0, L_0000017c43e126f0;  alias, 1 drivers
v0000017c438c2d90_0 .net "Y", 0 0, L_0000017c43e12e70;  alias, 1 drivers
v0000017c438c3a10_0 .net "Z", 2 0, L_0000017c43e123d0;  alias, 1 drivers
L_0000017c43cf31f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438c3790_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf31f8;  1 drivers
L_0000017c43cf3240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438c35b0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf3240;  1 drivers
v0000017c438c4c30_0 .net *"_ivl_9", 0 0, L_0000017c43e43e40;  1 drivers
L_0000017c43e123d0 .concat8 [ 1 1 1 0], L_0000017c43e43e40, L_0000017c43cf3240, L_0000017c43cf31f8;
S_0000017c4380e1b0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e439e0 .functor AND 1, L_0000017c43e13370, L_0000017c43e13190, C4<1>, C4<1>;
v0000017c438c3b50_0 .net "X", 0 0, L_0000017c43e13370;  alias, 1 drivers
v0000017c438c3470_0 .net "Y", 0 0, L_0000017c43e13190;  alias, 1 drivers
v0000017c438c4e10_0 .net "Z", 2 0, L_0000017c43e10d50;  alias, 1 drivers
L_0000017c43cf3288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438c2f70_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3288;  1 drivers
L_0000017c43cf32d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438c3bf0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf32d0;  1 drivers
v0000017c438c3970_0 .net *"_ivl_9", 0 0, L_0000017c43e439e0;  1 drivers
L_0000017c43e10d50 .concat8 [ 1 1 1 0], L_0000017c43e439e0, L_0000017c43cf32d0, L_0000017c43cf3288;
S_0000017c4380cef0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e44690 .functor AND 1, o0000017c43845258, o0000017c43845288, C4<1>, C4<1>;
v0000017c438c4f50_0 .net "X", 0 0, o0000017c43845258;  alias, 0 drivers
v0000017c438c4d70_0 .net "Y", 0 0, o0000017c43845288;  alias, 0 drivers
v0000017c438c3c90_0 .net "Z", 2 0, L_0000017c43e10df0;  alias, 1 drivers
L_0000017c43cf3318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438c3dd0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3318;  1 drivers
L_0000017c43cf3360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438c4050_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf3360;  1 drivers
v0000017c438c30b0_0 .net *"_ivl_9", 0 0, L_0000017c43e44690;  1 drivers
L_0000017c43e10df0 .concat8 [ 1 1 1 0], L_0000017c43e44690, L_0000017c43cf3360, L_0000017c43cf3318;
S_0000017c4380c400 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547330 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547368 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435473a0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c438c3510_0 .net *"_ivl_0", 4 0, L_0000017c43e155d0;  1 drivers
L_0000017c43cf3438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c438c36f0_0 .net *"_ivl_3", 1 0, L_0000017c43cf3438;  1 drivers
v0000017c438c4730_0 .net *"_ivl_6", 2 0, L_0000017c43e14310;  1 drivers
L_0000017c43cf3480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c438c42d0_0 .net *"_ivl_8", 1 0, L_0000017c43cf3480;  1 drivers
v0000017c438c3e70_0 .net "a", 2 0, L_0000017c43e123d0;  alias, 1 drivers
v0000017c438c3fb0_0 .net "a_out", 4 0, L_0000017c43e13eb0;  alias, 1 drivers
L_0000017c43e155d0 .concat [ 3 2 0 0], L_0000017c43e123d0, L_0000017c43cf3438;
L_0000017c43e14310 .part L_0000017c43e155d0, 0, 3;
L_0000017c43e13eb0 .concat [ 2 3 0 0], L_0000017c43cf3480, L_0000017c43e14310;
S_0000017c438100f0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547cd0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547d08 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547d40 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c438c49b0_0 .net *"_ivl_0", 4 0, L_0000017c43e149f0;  1 drivers
L_0000017c43cf34c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c438c2c50_0 .net *"_ivl_3", 1 0, L_0000017c43cf34c8;  1 drivers
v0000017c438c4a50_0 .net *"_ivl_6", 3 0, L_0000017c43e14450;  1 drivers
L_0000017c43cf3510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438c2e30_0 .net *"_ivl_8", 0 0, L_0000017c43cf3510;  1 drivers
v0000017c438c33d0_0 .net "a", 2 0, L_0000017c43e14950;  alias, 1 drivers
v0000017c438c44b0_0 .net "a_out", 4 0, L_0000017c43e13f50;  alias, 1 drivers
L_0000017c43e149f0 .concat [ 3 2 0 0], L_0000017c43e14950, L_0000017c43cf34c8;
L_0000017c43e14450 .part L_0000017c43e149f0, 0, 4;
L_0000017c43e13f50 .concat [ 1 4 0 0], L_0000017c43cf3510, L_0000017c43e14450;
S_0000017c4380baa0 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43805b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249a40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf33f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e43c80 .functor BUFZ 1, L_0000017c43cf33f0, C4<0>, C4<0>, C4<0>;
v0000017c438c6d50_0 .net "S", 2 0, L_0000017c43e14950;  alias, 1 drivers
v0000017c438c6990_0 .net *"_ivl_0", 0 0, L_0000017c43e43580;  1 drivers
v0000017c438c5a90_0 .net *"_ivl_10", 0 0, L_0000017c43e43970;  1 drivers
v0000017c438c5310_0 .net *"_ivl_20", 0 0, L_0000017c43e43c10;  1 drivers
v0000017c438c5450_0 .net *"_ivl_36", 0 0, L_0000017c43e43c80;  1 drivers
v0000017c438c71b0_0 .net "a", 2 0, L_0000017c43e10df0;  alias, 1 drivers
v0000017c438c6170_0 .net "b", 2 0, L_0000017c43e11390;  alias, 1 drivers
v0000017c438c6df0_0 .net "b1", 2 0, L_0000017c43e13550;  1 drivers
v0000017c438c65d0_0 .net "c", 0 0, L_0000017c43e15b70;  alias, 1 drivers
v0000017c438c5bd0_0 .net "cin", 0 0, L_0000017c43cf33f0;  1 drivers
v0000017c438c7750_0 .net "co", 3 0, L_0000017c43e14c70;  1 drivers
L_0000017c43e120b0 .part L_0000017c43e11390, 0, 1;
L_0000017c43e152b0 .part L_0000017c43e10df0, 0, 1;
L_0000017c43e13d70 .part L_0000017c43e13550, 0, 1;
L_0000017c43e15530 .part L_0000017c43e14c70, 0, 1;
L_0000017c43e144f0 .part L_0000017c43e11390, 1, 1;
L_0000017c43e13730 .part L_0000017c43e10df0, 1, 1;
L_0000017c43e14270 .part L_0000017c43e13550, 1, 1;
L_0000017c43e14bd0 .part L_0000017c43e14c70, 1, 1;
L_0000017c43e13550 .concat8 [ 1 1 1 0], L_0000017c43e43580, L_0000017c43e43970, L_0000017c43e43c10;
L_0000017c43e153f0 .part L_0000017c43e11390, 2, 1;
L_0000017c43e15170 .part L_0000017c43e10df0, 2, 1;
L_0000017c43e15350 .part L_0000017c43e13550, 2, 1;
L_0000017c43e15cb0 .part L_0000017c43e14c70, 2, 1;
L_0000017c43e14950 .concat8 [ 1 1 1 0], L_0000017c43e436d0, L_0000017c43e43ac0, L_0000017c43e44770;
L_0000017c43e14c70 .concat8 [ 1 1 1 1], L_0000017c43e43c80, L_0000017c43e44700, L_0000017c43e44a80, L_0000017c43e43f20;
L_0000017c43e15b70 .part L_0000017c43e14c70, 3, 1;
S_0000017c4380b460 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4380baa0;
 .timescale 0 0;
P_0000017c43249b40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e43580 .functor XOR 1, L_0000017c43cf33f0, L_0000017c43e120b0, C4<0>, C4<0>;
v0000017c438c2a70_0 .net *"_ivl_1", 0 0, L_0000017c43e120b0;  1 drivers
S_0000017c4380d9e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380b460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e44700 .functor OR 1, L_0000017c43e43660, L_0000017c43e43120, C4<0>, C4<0>;
v0000017c438c4690_0 .net "S", 0 0, L_0000017c43e436d0;  1 drivers
v0000017c438c3010_0 .net "a", 0 0, L_0000017c43e152b0;  1 drivers
v0000017c438c47d0_0 .net "b", 0 0, L_0000017c43e13d70;  1 drivers
v0000017c438c4cd0_0 .net "c", 0 0, L_0000017c43e44700;  1 drivers
v0000017c438c4ff0_0 .net "carry_1", 0 0, L_0000017c43e43660;  1 drivers
v0000017c438c5090_0 .net "carry_2", 0 0, L_0000017c43e43120;  1 drivers
v0000017c438c2930_0 .net "cin", 0 0, L_0000017c43e15530;  1 drivers
v0000017c438c29d0_0 .net "sum_1", 0 0, L_0000017c43e442a0;  1 drivers
S_0000017c4380e7f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e442a0 .functor XOR 1, L_0000017c43e152b0, L_0000017c43e13d70, C4<0>, C4<0>;
L_0000017c43e43660 .functor AND 1, L_0000017c43e152b0, L_0000017c43e13d70, C4<1>, C4<1>;
v0000017c438c3330_0 .net "S", 0 0, L_0000017c43e442a0;  alias, 1 drivers
v0000017c438c4230_0 .net "a", 0 0, L_0000017c43e152b0;  alias, 1 drivers
v0000017c438c3830_0 .net "b", 0 0, L_0000017c43e13d70;  alias, 1 drivers
v0000017c438c4370_0 .net "c", 0 0, L_0000017c43e43660;  alias, 1 drivers
S_0000017c4380e340 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e436d0 .functor XOR 1, L_0000017c43e442a0, L_0000017c43e15530, C4<0>, C4<0>;
L_0000017c43e43120 .functor AND 1, L_0000017c43e442a0, L_0000017c43e15530, C4<1>, C4<1>;
v0000017c438c45f0_0 .net "S", 0 0, L_0000017c43e436d0;  alias, 1 drivers
v0000017c438c38d0_0 .net "a", 0 0, L_0000017c43e442a0;  alias, 1 drivers
v0000017c438c4af0_0 .net "b", 0 0, L_0000017c43e15530;  alias, 1 drivers
v0000017c438c4410_0 .net "c", 0 0, L_0000017c43e43120;  alias, 1 drivers
S_0000017c4380b910 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4380baa0;
 .timescale 0 0;
P_0000017c43249c80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e43970 .functor XOR 1, L_0000017c43cf33f0, L_0000017c43e144f0, C4<0>, C4<0>;
v0000017c438c7610_0 .net *"_ivl_1", 0 0, L_0000017c43e144f0;  1 drivers
S_0000017c4380ff60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380b910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e44a80 .functor OR 1, L_0000017c43e44310, L_0000017c43e43b30, C4<0>, C4<0>;
v0000017c438c6ad0_0 .net "S", 0 0, L_0000017c43e43ac0;  1 drivers
v0000017c438c7390_0 .net "a", 0 0, L_0000017c43e13730;  1 drivers
v0000017c438c60d0_0 .net "b", 0 0, L_0000017c43e14270;  1 drivers
v0000017c438c7430_0 .net "c", 0 0, L_0000017c43e44a80;  1 drivers
v0000017c438c7070_0 .net "carry_1", 0 0, L_0000017c43e44310;  1 drivers
v0000017c438c67b0_0 .net "carry_2", 0 0, L_0000017c43e43b30;  1 drivers
v0000017c438c6850_0 .net "cin", 0 0, L_0000017c43e14bd0;  1 drivers
v0000017c438c5950_0 .net "sum_1", 0 0, L_0000017c43e43200;  1 drivers
S_0000017c4380afb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43200 .functor XOR 1, L_0000017c43e13730, L_0000017c43e14270, C4<0>, C4<0>;
L_0000017c43e44310 .functor AND 1, L_0000017c43e13730, L_0000017c43e14270, C4<1>, C4<1>;
v0000017c438c2b10_0 .net "S", 0 0, L_0000017c43e43200;  alias, 1 drivers
v0000017c438c2bb0_0 .net "a", 0 0, L_0000017c43e13730;  alias, 1 drivers
v0000017c438c2ed0_0 .net "b", 0 0, L_0000017c43e14270;  alias, 1 drivers
v0000017c438c3150_0 .net "c", 0 0, L_0000017c43e44310;  alias, 1 drivers
S_0000017c4380e4d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e43ac0 .functor XOR 1, L_0000017c43e43200, L_0000017c43e14bd0, C4<0>, C4<0>;
L_0000017c43e43b30 .functor AND 1, L_0000017c43e43200, L_0000017c43e14bd0, C4<1>, C4<1>;
v0000017c438c31f0_0 .net "S", 0 0, L_0000017c43e43ac0;  alias, 1 drivers
v0000017c438c3290_0 .net "a", 0 0, L_0000017c43e43200;  alias, 1 drivers
v0000017c438c6cb0_0 .net "b", 0 0, L_0000017c43e14bd0;  alias, 1 drivers
v0000017c438c5d10_0 .net "c", 0 0, L_0000017c43e43b30;  alias, 1 drivers
S_0000017c4380c8b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4380baa0;
 .timescale 0 0;
P_0000017c43249fc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e43c10 .functor XOR 1, L_0000017c43cf33f0, L_0000017c43e153f0, C4<0>, C4<0>;
v0000017c438c51d0_0 .net *"_ivl_1", 0 0, L_0000017c43e153f0;  1 drivers
S_0000017c4380f790 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e43f20 .functor OR 1, L_0000017c43e44460, L_0000017c43e443f0, C4<0>, C4<0>;
v0000017c438c5ef0_0 .net "S", 0 0, L_0000017c43e44770;  1 drivers
v0000017c438c74d0_0 .net "a", 0 0, L_0000017c43e15170;  1 drivers
v0000017c438c5e50_0 .net "b", 0 0, L_0000017c43e15350;  1 drivers
v0000017c438c5db0_0 .net "c", 0 0, L_0000017c43e43f20;  1 drivers
v0000017c438c59f0_0 .net "carry_1", 0 0, L_0000017c43e44460;  1 drivers
v0000017c438c6b70_0 .net "carry_2", 0 0, L_0000017c43e443f0;  1 drivers
v0000017c438c5f90_0 .net "cin", 0 0, L_0000017c43e15cb0;  1 drivers
v0000017c438c6030_0 .net "sum_1", 0 0, L_0000017c43e445b0;  1 drivers
S_0000017c4380fab0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380f790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e445b0 .functor XOR 1, L_0000017c43e15170, L_0000017c43e15350, C4<0>, C4<0>;
L_0000017c43e44460 .functor AND 1, L_0000017c43e15170, L_0000017c43e15350, C4<1>, C4<1>;
v0000017c438c76b0_0 .net "S", 0 0, L_0000017c43e445b0;  alias, 1 drivers
v0000017c438c7570_0 .net "a", 0 0, L_0000017c43e15170;  alias, 1 drivers
v0000017c438c6490_0 .net "b", 0 0, L_0000017c43e15350;  alias, 1 drivers
v0000017c438c5810_0 .net "c", 0 0, L_0000017c43e44460;  alias, 1 drivers
S_0000017c43810280 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380f790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44770 .functor XOR 1, L_0000017c43e445b0, L_0000017c43e15cb0, C4<0>, C4<0>;
L_0000017c43e443f0 .functor AND 1, L_0000017c43e445b0, L_0000017c43e15cb0, C4<1>, C4<1>;
v0000017c438c7250_0 .net "S", 0 0, L_0000017c43e44770;  alias, 1 drivers
v0000017c438c5b30_0 .net "a", 0 0, L_0000017c43e445b0;  alias, 1 drivers
v0000017c438c7110_0 .net "b", 0 0, L_0000017c43e15cb0;  alias, 1 drivers
v0000017c438c58b0_0 .net "c", 0 0, L_0000017c43e443f0;  alias, 1 drivers
S_0000017c4380fc40 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c438d7440_0 .net "F1", 4 0, L_0000017c43e17970;  1 drivers
v0000017c438d5be0_0 .net "F2", 4 0, L_0000017c43e184b0;  1 drivers
o0000017c4384ae98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c438d6f40_0 .net "F3", 4 0, o0000017c4384ae98;  0 drivers
v0000017c438d5140_0 .net "X", 2 0, L_0000017c43e0e870;  alias, 1 drivers
v0000017c438d58c0_0 .net "Xl", 0 0, L_0000017c43e16610;  1 drivers
o0000017c4384b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c438d69a0_0 .net "Xm", 0 0, o0000017c4384b2b8;  0 drivers
v0000017c438d7120_0 .net "Xm1", 0 0, L_0000017c43e45b20;  1 drivers
v0000017c438d51e0_0 .net "Xms", 2 0, L_0000017c43e169d0;  1 drivers
v0000017c438d65e0_0 .net "Xr", 0 0, L_0000017c43e16bb0;  1 drivers
v0000017c438d55a0_0 .net "Y", 2 0, L_0000017c43e111b0;  alias, 1 drivers
v0000017c438d5320_0 .net "Yl", 0 0, L_0000017c43e17510;  1 drivers
o0000017c4384b2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c438d5d20_0 .net "Ym", 0 0, o0000017c4384b2e8;  0 drivers
v0000017c438d6b80_0 .net "Ym1", 0 0, L_0000017c43e46c30;  1 drivers
v0000017c438d5640_0 .net "Yr", 0 0, L_0000017c43e16390;  1 drivers
v0000017c438d6220_0 .net "Z", 4 0, L_0000017c43e19f90;  alias, 1 drivers
v0000017c438d5820_0 .net "Z1", 2 0, L_0000017c43e17290;  1 drivers
v0000017c438d74e0_0 .net "Z2", 2 0, L_0000017c43e171f0;  1 drivers
v0000017c438d6fe0_0 .net "Z3", 2 0, L_0000017c43e180f0;  1 drivers
v0000017c438d5960_0 .net "ZF", 4 0, L_0000017c43e1a850;  1 drivers
v0000017c438d6180_0 .net "bin", 0 0, L_0000017c43e17bf0;  1 drivers
v0000017c438d53c0_0 .net "cout1", 0 0, L_0000017c43e16c50;  1 drivers
v0000017c438d71c0_0 .net "cout2", 0 0, L_0000017c43e17dd0;  1 drivers
v0000017c438d7580_0 .net "cout3", 0 0, L_0000017c43e17650;  1 drivers
v0000017c438d5fa0_0 .net "cout4", 0 0, L_0000017c43e19450;  1 drivers
v0000017c438d6040_0 .net "cout5", 0 0, L_0000017c43e1a3f0;  1 drivers
v0000017c438d5a00_0 .net "sub_ans", 2 0, L_0000017c43e170b0;  1 drivers
L_0000017c43e16bb0 .part L_0000017c43e0e870, 1, 1;
L_0000017c43e16610 .part L_0000017c43e0e870, 0, 1;
L_0000017c43e16390 .part L_0000017c43e111b0, 1, 1;
L_0000017c43e17510 .part L_0000017c43e111b0, 0, 1;
S_0000017c43810410 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249380 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf35e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e466f0 .functor BUFZ 1, L_0000017c43cf35e8, C4<0>, C4<0>, C4<0>;
v0000017c438c9a50_0 .net "S", 0 0, L_0000017c43e45b20;  alias, 1 drivers
v0000017c438c8510_0 .net *"_ivl_7", 0 0, L_0000017c43e466f0;  1 drivers
v0000017c438c8f10_0 .net "a", 0 0, L_0000017c43e16bb0;  alias, 1 drivers
v0000017c438c8010_0 .net "b", 0 0, L_0000017c43e16610;  alias, 1 drivers
v0000017c438c97d0_0 .net "b1", 0 0, L_0000017c43e452d0;  1 drivers
v0000017c438c9eb0_0 .net "c", 0 0, L_0000017c43e16c50;  alias, 1 drivers
v0000017c438c9b90_0 .net "cin", 0 0, L_0000017c43cf35e8;  1 drivers
v0000017c438c83d0_0 .net "co", 1 0, L_0000017c43e17150;  1 drivers
L_0000017c43e16b10 .part L_0000017c43e17150, 0, 1;
L_0000017c43e17150 .concat8 [ 1 1 0 0], L_0000017c43e466f0, L_0000017c43e45ff0;
L_0000017c43e16c50 .part L_0000017c43e17150, 1, 1;
S_0000017c4380a4c0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43810410;
 .timescale 0 0;
P_0000017c4324a340 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e452d0 .functor XOR 1, L_0000017c43cf35e8, L_0000017c43e16610, C4<0>, C4<0>;
S_0000017c4380a650 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e45ff0 .functor OR 1, L_0000017c43e45ab0, L_0000017c43e464c0, C4<0>, C4<0>;
v0000017c438c8330_0 .net "S", 0 0, L_0000017c43e45b20;  alias, 1 drivers
v0000017c438c9050_0 .net "a", 0 0, L_0000017c43e16bb0;  alias, 1 drivers
v0000017c438c99b0_0 .net "b", 0 0, L_0000017c43e452d0;  alias, 1 drivers
v0000017c438c8830_0 .net "c", 0 0, L_0000017c43e45ff0;  1 drivers
v0000017c438c9910_0 .net "carry_1", 0 0, L_0000017c43e45ab0;  1 drivers
v0000017c438c7a70_0 .net "carry_2", 0 0, L_0000017c43e464c0;  1 drivers
v0000017c438c7f70_0 .net "cin", 0 0, L_0000017c43e16b10;  1 drivers
v0000017c438c8dd0_0 .net "sum_1", 0 0, L_0000017c43e45ea0;  1 drivers
S_0000017c4380cd60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45ea0 .functor XOR 1, L_0000017c43e16bb0, L_0000017c43e452d0, C4<0>, C4<0>;
L_0000017c43e45ab0 .functor AND 1, L_0000017c43e16bb0, L_0000017c43e452d0, C4<1>, C4<1>;
v0000017c438c8650_0 .net "S", 0 0, L_0000017c43e45ea0;  alias, 1 drivers
v0000017c438c85b0_0 .net "a", 0 0, L_0000017c43e16bb0;  alias, 1 drivers
v0000017c438c7bb0_0 .net "b", 0 0, L_0000017c43e452d0;  alias, 1 drivers
v0000017c438c86f0_0 .net "c", 0 0, L_0000017c43e45ab0;  alias, 1 drivers
S_0000017c4380d080 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e45b20 .functor XOR 1, L_0000017c43e45ea0, L_0000017c43e16b10, C4<0>, C4<0>;
L_0000017c43e464c0 .functor AND 1, L_0000017c43e45ea0, L_0000017c43e16b10, C4<1>, C4<1>;
v0000017c438c9e10_0 .net "S", 0 0, L_0000017c43e45b20;  alias, 1 drivers
v0000017c438c94b0_0 .net "a", 0 0, L_0000017c43e45ea0;  alias, 1 drivers
v0000017c438c7ed0_0 .net "b", 0 0, L_0000017c43e16b10;  alias, 1 drivers
v0000017c438c8c90_0 .net "c", 0 0, L_0000017c43e464c0;  alias, 1 drivers
S_0000017c4380d850 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324a040 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf3630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e48210 .functor BUFZ 1, L_0000017c43cf3630, C4<0>, C4<0>, C4<0>;
v0000017c438c7b10_0 .net "S", 0 0, L_0000017c43e46c30;  alias, 1 drivers
v0000017c438c9ff0_0 .net *"_ivl_7", 0 0, L_0000017c43e48210;  1 drivers
v0000017c438c8a10_0 .net "a", 0 0, L_0000017c43e16390;  alias, 1 drivers
v0000017c438ca090_0 .net "b", 0 0, L_0000017c43e17510;  alias, 1 drivers
v0000017c438c9d70_0 .net "b1", 0 0, L_0000017c43e44bd0;  1 drivers
v0000017c438c7c50_0 .net "c", 0 0, L_0000017c43e17dd0;  alias, 1 drivers
v0000017c438c80b0_0 .net "cin", 0 0, L_0000017c43cf3630;  1 drivers
v0000017c438c8970_0 .net "co", 1 0, L_0000017c43e16430;  1 drivers
L_0000017c43e16cf0 .part L_0000017c43e16430, 0, 1;
L_0000017c43e16430 .concat8 [ 1 1 0 0], L_0000017c43e48210, L_0000017c43e47800;
L_0000017c43e17dd0 .part L_0000017c43e16430, 1, 1;
S_0000017c4380fdd0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4380d850;
 .timescale 0 0;
P_0000017c43249980 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e44bd0 .functor XOR 1, L_0000017c43cf3630, L_0000017c43e17510, C4<0>, C4<0>;
S_0000017c4380d210 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e47800 .functor OR 1, L_0000017c43e47c60, L_0000017c43e48280, C4<0>, C4<0>;
v0000017c438c9370_0 .net "S", 0 0, L_0000017c43e46c30;  alias, 1 drivers
v0000017c438c8470_0 .net "a", 0 0, L_0000017c43e16390;  alias, 1 drivers
v0000017c438c9230_0 .net "b", 0 0, L_0000017c43e44bd0;  alias, 1 drivers
v0000017c438c9af0_0 .net "c", 0 0, L_0000017c43e47800;  1 drivers
v0000017c438c8790_0 .net "carry_1", 0 0, L_0000017c43e47c60;  1 drivers
v0000017c438c9410_0 .net "carry_2", 0 0, L_0000017c43e48280;  1 drivers
v0000017c438c9f50_0 .net "cin", 0 0, L_0000017c43e16cf0;  1 drivers
v0000017c438c8d30_0 .net "sum_1", 0 0, L_0000017c43e44cb0;  1 drivers
S_0000017c4380ab00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e44cb0 .functor XOR 1, L_0000017c43e16390, L_0000017c43e44bd0, C4<0>, C4<0>;
L_0000017c43e47c60 .functor AND 1, L_0000017c43e16390, L_0000017c43e44bd0, C4<1>, C4<1>;
v0000017c438c7cf0_0 .net "S", 0 0, L_0000017c43e44cb0;  alias, 1 drivers
v0000017c438c9190_0 .net "a", 0 0, L_0000017c43e16390;  alias, 1 drivers
v0000017c438c90f0_0 .net "b", 0 0, L_0000017c43e44bd0;  alias, 1 drivers
v0000017c438c8bf0_0 .net "c", 0 0, L_0000017c43e47c60;  alias, 1 drivers
S_0000017c4380ac90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46c30 .functor XOR 1, L_0000017c43e44cb0, L_0000017c43e16cf0, C4<0>, C4<0>;
L_0000017c43e48280 .functor AND 1, L_0000017c43e44cb0, L_0000017c43e16cf0, C4<1>, C4<1>;
v0000017c438c8fb0_0 .net "S", 0 0, L_0000017c43e46c30;  alias, 1 drivers
v0000017c438c9c30_0 .net "a", 0 0, L_0000017c43e44cb0;  alias, 1 drivers
v0000017c438c92d0_0 .net "b", 0 0, L_0000017c43e16cf0;  alias, 1 drivers
v0000017c438c9cd0_0 .net "c", 0 0, L_0000017c43e48280;  alias, 1 drivers
S_0000017c4380efc0 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249700 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf3828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e48130 .functor BUFZ 1, L_0000017c43cf3828, C4<0>, C4<0>, C4<0>;
v0000017c438cc750_0 .net "S", 2 0, L_0000017c43e169d0;  alias, 1 drivers
v0000017c438cc430_0 .net *"_ivl_0", 0 0, L_0000017c43e482f0;  1 drivers
v0000017c438cbcb0_0 .net *"_ivl_10", 0 0, L_0000017c43e47b10;  1 drivers
v0000017c438cbe90_0 .net *"_ivl_20", 0 0, L_0000017c43e46a00;  1 drivers
v0000017c438cc570_0 .net *"_ivl_36", 0 0, L_0000017c43e48130;  1 drivers
v0000017c438cc610_0 .net "a", 2 0, L_0000017c43e17290;  alias, 1 drivers
v0000017c438cb2b0_0 .net "b", 2 0, L_0000017c43e171f0;  alias, 1 drivers
v0000017c438cac70_0 .net "b1", 2 0, L_0000017c43e17e70;  1 drivers
v0000017c438cb710_0 .net "c", 0 0, L_0000017c43e17650;  alias, 1 drivers
v0000017c438ca8b0_0 .net "cin", 0 0, L_0000017c43cf3828;  1 drivers
v0000017c438caef0_0 .net "co", 3 0, L_0000017c43e16e30;  1 drivers
L_0000017c43e15e90 .part L_0000017c43e171f0, 0, 1;
L_0000017c43e175b0 .part L_0000017c43e17290, 0, 1;
L_0000017c43e15f30 .part L_0000017c43e17e70, 0, 1;
L_0000017c43e18230 .part L_0000017c43e16e30, 0, 1;
L_0000017c43e166b0 .part L_0000017c43e171f0, 1, 1;
L_0000017c43e164d0 .part L_0000017c43e17290, 1, 1;
L_0000017c43e17330 .part L_0000017c43e17e70, 1, 1;
L_0000017c43e16750 .part L_0000017c43e16e30, 1, 1;
L_0000017c43e17e70 .concat8 [ 1 1 1 0], L_0000017c43e482f0, L_0000017c43e47b10, L_0000017c43e46a00;
L_0000017c43e16890 .part L_0000017c43e171f0, 2, 1;
L_0000017c43e176f0 .part L_0000017c43e17290, 2, 1;
L_0000017c43e16930 .part L_0000017c43e17e70, 2, 1;
L_0000017c43e17f10 .part L_0000017c43e16e30, 2, 1;
L_0000017c43e169d0 .concat8 [ 1 1 1 0], L_0000017c43e480c0, L_0000017c43e46d80, L_0000017c43e47fe0;
L_0000017c43e16e30 .concat8 [ 1 1 1 1], L_0000017c43e48130, L_0000017c43e47e20, L_0000017c43e47870, L_0000017c43e47020;
L_0000017c43e17650 .part L_0000017c43e16e30, 3, 1;
S_0000017c4380b140 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4380efc0;
 .timescale 0 0;
P_0000017c4324a2c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e482f0 .functor XOR 1, L_0000017c43cf3828, L_0000017c43e15e90, C4<0>, C4<0>;
v0000017c438cad10_0 .net *"_ivl_1", 0 0, L_0000017c43e15e90;  1 drivers
S_0000017c4380d3a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380b140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e47e20 .functor OR 1, L_0000017c43e46760, L_0000017c43e46ca0, C4<0>, C4<0>;
v0000017c438c8e70_0 .net "S", 0 0, L_0000017c43e480c0;  1 drivers
v0000017c438c79d0_0 .net "a", 0 0, L_0000017c43e175b0;  1 drivers
v0000017c438c7d90_0 .net "b", 0 0, L_0000017c43e15f30;  1 drivers
v0000017c438c9870_0 .net "c", 0 0, L_0000017c43e47e20;  1 drivers
v0000017c438c7e30_0 .net "carry_1", 0 0, L_0000017c43e46760;  1 drivers
v0000017c438c8150_0 .net "carry_2", 0 0, L_0000017c43e46ca0;  1 drivers
v0000017c438c81f0_0 .net "cin", 0 0, L_0000017c43e18230;  1 drivers
v0000017c438cba30_0 .net "sum_1", 0 0, L_0000017c43e46d10;  1 drivers
S_0000017c4380e660 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46d10 .functor XOR 1, L_0000017c43e175b0, L_0000017c43e15f30, C4<0>, C4<0>;
L_0000017c43e46760 .functor AND 1, L_0000017c43e175b0, L_0000017c43e15f30, C4<1>, C4<1>;
v0000017c438c9730_0 .net "S", 0 0, L_0000017c43e46d10;  alias, 1 drivers
v0000017c438c88d0_0 .net "a", 0 0, L_0000017c43e175b0;  alias, 1 drivers
v0000017c438c8ab0_0 .net "b", 0 0, L_0000017c43e15f30;  alias, 1 drivers
v0000017c438c8290_0 .net "c", 0 0, L_0000017c43e46760;  alias, 1 drivers
S_0000017c4380eb10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e480c0 .functor XOR 1, L_0000017c43e46d10, L_0000017c43e18230, C4<0>, C4<0>;
L_0000017c43e46ca0 .functor AND 1, L_0000017c43e46d10, L_0000017c43e18230, C4<1>, C4<1>;
v0000017c438c8b50_0 .net "S", 0 0, L_0000017c43e480c0;  alias, 1 drivers
v0000017c438c95f0_0 .net "a", 0 0, L_0000017c43e46d10;  alias, 1 drivers
v0000017c438c9690_0 .net "b", 0 0, L_0000017c43e18230;  alias, 1 drivers
v0000017c438c7930_0 .net "c", 0 0, L_0000017c43e46ca0;  alias, 1 drivers
S_0000017c4380eca0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4380efc0;
 .timescale 0 0;
P_0000017c43249680 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e47b10 .functor XOR 1, L_0000017c43cf3828, L_0000017c43e166b0, C4<0>, C4<0>;
v0000017c438cc4d0_0 .net *"_ivl_1", 0 0, L_0000017c43e166b0;  1 drivers
S_0000017c4380ee30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4380eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e47870 .functor OR 1, L_0000017c43e467d0, L_0000017c43e46fb0, C4<0>, C4<0>;
v0000017c438cc390_0 .net "S", 0 0, L_0000017c43e46d80;  1 drivers
v0000017c438cb5d0_0 .net "a", 0 0, L_0000017c43e164d0;  1 drivers
v0000017c438cbd50_0 .net "b", 0 0, L_0000017c43e17330;  1 drivers
v0000017c438cb990_0 .net "c", 0 0, L_0000017c43e47870;  1 drivers
v0000017c438cbdf0_0 .net "carry_1", 0 0, L_0000017c43e467d0;  1 drivers
v0000017c438cb670_0 .net "carry_2", 0 0, L_0000017c43e46fb0;  1 drivers
v0000017c438cae50_0 .net "cin", 0 0, L_0000017c43e16750;  1 drivers
v0000017c438cbad0_0 .net "sum_1", 0 0, L_0000017c43e46e60;  1 drivers
S_0000017c4380f150 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4380ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46e60 .functor XOR 1, L_0000017c43e164d0, L_0000017c43e17330, C4<0>, C4<0>;
L_0000017c43e467d0 .functor AND 1, L_0000017c43e164d0, L_0000017c43e17330, C4<1>, C4<1>;
v0000017c438cb8f0_0 .net "S", 0 0, L_0000017c43e46e60;  alias, 1 drivers
v0000017c438cc250_0 .net "a", 0 0, L_0000017c43e164d0;  alias, 1 drivers
v0000017c438cb530_0 .net "b", 0 0, L_0000017c43e17330;  alias, 1 drivers
v0000017c438cc070_0 .net "c", 0 0, L_0000017c43e467d0;  alias, 1 drivers
S_0000017c4380f2e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4380ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46d80 .functor XOR 1, L_0000017c43e46e60, L_0000017c43e16750, C4<0>, C4<0>;
L_0000017c43e46fb0 .functor AND 1, L_0000017c43e46e60, L_0000017c43e16750, C4<1>, C4<1>;
v0000017c438ca6d0_0 .net "S", 0 0, L_0000017c43e46d80;  alias, 1 drivers
v0000017c438cc2f0_0 .net "a", 0 0, L_0000017c43e46e60;  alias, 1 drivers
v0000017c438ca810_0 .net "b", 0 0, L_0000017c43e16750;  alias, 1 drivers
v0000017c438cc6b0_0 .net "c", 0 0, L_0000017c43e46fb0;  alias, 1 drivers
S_0000017c43814420 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4380efc0;
 .timescale 0 0;
P_0000017c43249cc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e46a00 .functor XOR 1, L_0000017c43cf3828, L_0000017c43e16890, C4<0>, C4<0>;
v0000017c438cb850_0 .net *"_ivl_1", 0 0, L_0000017c43e16890;  1 drivers
S_0000017c438132f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43814420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e47020 .functor OR 1, L_0000017c43e46df0, L_0000017c43e46840, C4<0>, C4<0>;
v0000017c438cc110_0 .net "S", 0 0, L_0000017c43e47fe0;  1 drivers
v0000017c438cb030_0 .net "a", 0 0, L_0000017c43e176f0;  1 drivers
v0000017c438ca1d0_0 .net "b", 0 0, L_0000017c43e16930;  1 drivers
v0000017c438cab30_0 .net "c", 0 0, L_0000017c43e47020;  1 drivers
v0000017c438caa90_0 .net "carry_1", 0 0, L_0000017c43e46df0;  1 drivers
v0000017c438cbb70_0 .net "carry_2", 0 0, L_0000017c43e46840;  1 drivers
v0000017c438cb490_0 .net "cin", 0 0, L_0000017c43e17f10;  1 drivers
v0000017c438ca9f0_0 .net "sum_1", 0 0, L_0000017c43e47640;  1 drivers
S_0000017c43812030 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438132f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47640 .functor XOR 1, L_0000017c43e176f0, L_0000017c43e16930, C4<0>, C4<0>;
L_0000017c43e46df0 .functor AND 1, L_0000017c43e176f0, L_0000017c43e16930, C4<1>, C4<1>;
v0000017c438cbf30_0 .net "S", 0 0, L_0000017c43e47640;  alias, 1 drivers
v0000017c438ca950_0 .net "a", 0 0, L_0000017c43e176f0;  alias, 1 drivers
v0000017c438cc1b0_0 .net "b", 0 0, L_0000017c43e16930;  alias, 1 drivers
v0000017c438cc890_0 .net "c", 0 0, L_0000017c43e46df0;  alias, 1 drivers
S_0000017c43811b80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438132f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47fe0 .functor XOR 1, L_0000017c43e47640, L_0000017c43e17f10, C4<0>, C4<0>;
L_0000017c43e46840 .functor AND 1, L_0000017c43e47640, L_0000017c43e17f10, C4<1>, C4<1>;
v0000017c438cbc10_0 .net "S", 0 0, L_0000017c43e47fe0;  alias, 1 drivers
v0000017c438ca630_0 .net "a", 0 0, L_0000017c43e47640;  alias, 1 drivers
v0000017c438cbfd0_0 .net "b", 0 0, L_0000017c43e17f10;  alias, 1 drivers
v0000017c438cabd0_0 .net "c", 0 0, L_0000017c43e46840;  alias, 1 drivers
S_0000017c438121c0 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249d80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf39d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e48520 .functor BUFZ 1, L_0000017c43cf39d8, C4<0>, C4<0>, C4<0>;
v0000017c438d0df0_0 .net "S", 4 0, L_0000017c43e1a850;  alias, 1 drivers
v0000017c438cfbd0_0 .net *"_ivl_0", 0 0, L_0000017c43e47250;  1 drivers
v0000017c438d0990_0 .net *"_ivl_10", 0 0, L_0000017c43e474f0;  1 drivers
v0000017c438d11b0_0 .net *"_ivl_20", 0 0, L_0000017c43e47a30;  1 drivers
v0000017c438d1890_0 .net *"_ivl_30", 0 0, L_0000017c43e49860;  1 drivers
v0000017c438d1610_0 .net *"_ivl_40", 0 0, L_0000017c43e48d70;  1 drivers
v0000017c438cf8b0_0 .net *"_ivl_56", 0 0, L_0000017c43e48520;  1 drivers
v0000017c438cfc70_0 .net "a", 4 0, L_0000017c43e17970;  alias, 1 drivers
v0000017c438d0ad0_0 .net "b", 4 0, L_0000017c43e184b0;  alias, 1 drivers
v0000017c438cfdb0_0 .net "b1", 4 0, L_0000017c43e18a50;  1 drivers
v0000017c438cf3b0_0 .net "c", 0 0, L_0000017c43e19450;  alias, 1 drivers
v0000017c438d0b70_0 .net "cin", 0 0, L_0000017c43cf39d8;  1 drivers
v0000017c438cff90_0 .net "co", 5 0, L_0000017c43e19e50;  1 drivers
L_0000017c43e17b50 .part L_0000017c43e184b0, 0, 1;
L_0000017c43e18190 .part L_0000017c43e17970, 0, 1;
L_0000017c43e182d0 .part L_0000017c43e18a50, 0, 1;
L_0000017c43e15d50 .part L_0000017c43e19e50, 0, 1;
L_0000017c43e15df0 .part L_0000017c43e184b0, 1, 1;
L_0000017c43e16110 .part L_0000017c43e17970, 1, 1;
L_0000017c43e161b0 .part L_0000017c43e18a50, 1, 1;
L_0000017c43e16250 .part L_0000017c43e19e50, 1, 1;
L_0000017c43e19c70 .part L_0000017c43e184b0, 2, 1;
L_0000017c43e18c30 .part L_0000017c43e17970, 2, 1;
L_0000017c43e1a7b0 .part L_0000017c43e18a50, 2, 1;
L_0000017c43e18b90 .part L_0000017c43e19e50, 2, 1;
L_0000017c43e1aa30 .part L_0000017c43e184b0, 3, 1;
L_0000017c43e199f0 .part L_0000017c43e17970, 3, 1;
L_0000017c43e18910 .part L_0000017c43e18a50, 3, 1;
L_0000017c43e18eb0 .part L_0000017c43e19e50, 3, 1;
LS_0000017c43e18a50_0_0 .concat8 [ 1 1 1 1], L_0000017c43e47250, L_0000017c43e474f0, L_0000017c43e47a30, L_0000017c43e49860;
LS_0000017c43e18a50_0_4 .concat8 [ 1 0 0 0], L_0000017c43e48d70;
L_0000017c43e18a50 .concat8 [ 4 1 0 0], LS_0000017c43e18a50_0_0, LS_0000017c43e18a50_0_4;
L_0000017c43e1a210 .part L_0000017c43e184b0, 4, 1;
L_0000017c43e18d70 .part L_0000017c43e17970, 4, 1;
L_0000017c43e19a90 .part L_0000017c43e18a50, 4, 1;
L_0000017c43e1a8f0 .part L_0000017c43e19e50, 4, 1;
LS_0000017c43e1a850_0_0 .concat8 [ 1 1 1 1], L_0000017c43e47410, L_0000017c43e47790, L_0000017c43e47cd0, L_0000017c43e49710;
LS_0000017c43e1a850_0_4 .concat8 [ 1 0 0 0], L_0000017c43e49390;
L_0000017c43e1a850 .concat8 [ 4 1 0 0], LS_0000017c43e1a850_0_0, LS_0000017c43e1a850_0_4;
LS_0000017c43e19e50_0_0 .concat8 [ 1 1 1 1], L_0000017c43e48520, L_0000017c43e47f70, L_0000017c43e479c0, L_0000017c43e47d40;
LS_0000017c43e19e50_0_4 .concat8 [ 1 1 0 0], L_0000017c43e48980, L_0000017c43e491d0;
L_0000017c43e19e50 .concat8 [ 4 2 0 0], LS_0000017c43e19e50_0_0, LS_0000017c43e19e50_0_4;
L_0000017c43e19450 .part L_0000017c43e19e50, 5, 1;
S_0000017c43813610 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c438121c0;
 .timescale 0 0;
P_0000017c4324a080 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e47250 .functor XOR 1, L_0000017c43cf39d8, L_0000017c43e17b50, C4<0>, C4<0>;
v0000017c438cb7b0_0 .net *"_ivl_1", 0 0, L_0000017c43e17b50;  1 drivers
S_0000017c43816040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43813610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e47f70 .functor OR 1, L_0000017c43e473a0, L_0000017c43e47480, C4<0>, C4<0>;
v0000017c438ca770_0 .net "S", 0 0, L_0000017c43e47410;  1 drivers
v0000017c438ca3b0_0 .net "a", 0 0, L_0000017c43e18190;  1 drivers
v0000017c438ca450_0 .net "b", 0 0, L_0000017c43e182d0;  1 drivers
v0000017c438cb170_0 .net "c", 0 0, L_0000017c43e47f70;  1 drivers
v0000017c438ca4f0_0 .net "carry_1", 0 0, L_0000017c43e473a0;  1 drivers
v0000017c438cb210_0 .net "carry_2", 0 0, L_0000017c43e47480;  1 drivers
v0000017c438ca590_0 .net "cin", 0 0, L_0000017c43e15d50;  1 drivers
v0000017c438cb3f0_0 .net "sum_1", 0 0, L_0000017c43e46920;  1 drivers
S_0000017c43811d10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43816040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46920 .functor XOR 1, L_0000017c43e18190, L_0000017c43e182d0, C4<0>, C4<0>;
L_0000017c43e473a0 .functor AND 1, L_0000017c43e18190, L_0000017c43e182d0, C4<1>, C4<1>;
v0000017c438cadb0_0 .net "S", 0 0, L_0000017c43e46920;  alias, 1 drivers
v0000017c438cc7f0_0 .net "a", 0 0, L_0000017c43e18190;  alias, 1 drivers
v0000017c438ca130_0 .net "b", 0 0, L_0000017c43e182d0;  alias, 1 drivers
v0000017c438caf90_0 .net "c", 0 0, L_0000017c43e473a0;  alias, 1 drivers
S_0000017c43814290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43816040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47410 .functor XOR 1, L_0000017c43e46920, L_0000017c43e15d50, C4<0>, C4<0>;
L_0000017c43e47480 .functor AND 1, L_0000017c43e46920, L_0000017c43e15d50, C4<1>, C4<1>;
v0000017c438ca270_0 .net "S", 0 0, L_0000017c43e47410;  alias, 1 drivers
v0000017c438ca310_0 .net "a", 0 0, L_0000017c43e46920;  alias, 1 drivers
v0000017c438cb350_0 .net "b", 0 0, L_0000017c43e15d50;  alias, 1 drivers
v0000017c438cb0d0_0 .net "c", 0 0, L_0000017c43e47480;  alias, 1 drivers
S_0000017c43814100 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c438121c0;
 .timescale 0 0;
P_0000017c432497c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e474f0 .functor XOR 1, L_0000017c43cf39d8, L_0000017c43e15df0, C4<0>, C4<0>;
v0000017c438ce5f0_0 .net *"_ivl_1", 0 0, L_0000017c43e15df0;  1 drivers
S_0000017c43815870 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43814100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e479c0 .functor OR 1, L_0000017c43e47720, L_0000017c43e47950, C4<0>, C4<0>;
v0000017c438cd790_0 .net "S", 0 0, L_0000017c43e47790;  1 drivers
v0000017c438cddd0_0 .net "a", 0 0, L_0000017c43e16110;  1 drivers
v0000017c438ceff0_0 .net "b", 0 0, L_0000017c43e161b0;  1 drivers
v0000017c438cef50_0 .net "c", 0 0, L_0000017c43e479c0;  1 drivers
v0000017c438cccf0_0 .net "carry_1", 0 0, L_0000017c43e47720;  1 drivers
v0000017c438ce190_0 .net "carry_2", 0 0, L_0000017c43e47950;  1 drivers
v0000017c438cdf10_0 .net "cin", 0 0, L_0000017c43e16250;  1 drivers
v0000017c438cde70_0 .net "sum_1", 0 0, L_0000017c43e47bf0;  1 drivers
S_0000017c43813480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43815870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47bf0 .functor XOR 1, L_0000017c43e16110, L_0000017c43e161b0, C4<0>, C4<0>;
L_0000017c43e47720 .functor AND 1, L_0000017c43e16110, L_0000017c43e161b0, C4<1>, C4<1>;
v0000017c438ce0f0_0 .net "S", 0 0, L_0000017c43e47bf0;  alias, 1 drivers
v0000017c438cd5b0_0 .net "a", 0 0, L_0000017c43e16110;  alias, 1 drivers
v0000017c438ce9b0_0 .net "b", 0 0, L_0000017c43e161b0;  alias, 1 drivers
v0000017c438cd470_0 .net "c", 0 0, L_0000017c43e47720;  alias, 1 drivers
S_0000017c43810f00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43815870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47790 .functor XOR 1, L_0000017c43e47bf0, L_0000017c43e16250, C4<0>, C4<0>;
L_0000017c43e47950 .functor AND 1, L_0000017c43e47bf0, L_0000017c43e16250, C4<1>, C4<1>;
v0000017c438cdd30_0 .net "S", 0 0, L_0000017c43e47790;  alias, 1 drivers
v0000017c438ce870_0 .net "a", 0 0, L_0000017c43e47bf0;  alias, 1 drivers
v0000017c438ce410_0 .net "b", 0 0, L_0000017c43e16250;  alias, 1 drivers
v0000017c438ceaf0_0 .net "c", 0 0, L_0000017c43e47950;  alias, 1 drivers
S_0000017c43811ea0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c438121c0;
 .timescale 0 0;
P_0000017c432493c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e47a30 .functor XOR 1, L_0000017c43cf39d8, L_0000017c43e19c70, C4<0>, C4<0>;
v0000017c438cd010_0 .net *"_ivl_1", 0 0, L_0000017c43e19c70;  1 drivers
S_0000017c43811860 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43811ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e47d40 .functor OR 1, L_0000017c43e47b80, L_0000017c43e47f00, C4<0>, C4<0>;
v0000017c438ce370_0 .net "S", 0 0, L_0000017c43e47cd0;  1 drivers
v0000017c438ce730_0 .net "a", 0 0, L_0000017c43e18c30;  1 drivers
v0000017c438cd970_0 .net "b", 0 0, L_0000017c43e1a7b0;  1 drivers
v0000017c438cee10_0 .net "c", 0 0, L_0000017c43e47d40;  1 drivers
v0000017c438ceeb0_0 .net "carry_1", 0 0, L_0000017c43e47b80;  1 drivers
v0000017c438cda10_0 .net "carry_2", 0 0, L_0000017c43e47f00;  1 drivers
v0000017c438cea50_0 .net "cin", 0 0, L_0000017c43e18b90;  1 drivers
v0000017c438cced0_0 .net "sum_1", 0 0, L_0000017c43e47aa0;  1 drivers
S_0000017c438108c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43811860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47aa0 .functor XOR 1, L_0000017c43e18c30, L_0000017c43e1a7b0, C4<0>, C4<0>;
L_0000017c43e47b80 .functor AND 1, L_0000017c43e18c30, L_0000017c43e1a7b0, C4<1>, C4<1>;
v0000017c438cdfb0_0 .net "S", 0 0, L_0000017c43e47aa0;  alias, 1 drivers
v0000017c438cec30_0 .net "a", 0 0, L_0000017c43e18c30;  alias, 1 drivers
v0000017c438ce2d0_0 .net "b", 0 0, L_0000017c43e1a7b0;  alias, 1 drivers
v0000017c438ceb90_0 .net "c", 0 0, L_0000017c43e47b80;  alias, 1 drivers
S_0000017c438148d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43811860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47cd0 .functor XOR 1, L_0000017c43e47aa0, L_0000017c43e18b90, C4<0>, C4<0>;
L_0000017c43e47f00 .functor AND 1, L_0000017c43e47aa0, L_0000017c43e18b90, C4<1>, C4<1>;
v0000017c438ce230_0 .net "S", 0 0, L_0000017c43e47cd0;  alias, 1 drivers
v0000017c438cd150_0 .net "a", 0 0, L_0000017c43e47aa0;  alias, 1 drivers
v0000017c438cd6f0_0 .net "b", 0 0, L_0000017c43e18b90;  alias, 1 drivers
v0000017c438ce050_0 .net "c", 0 0, L_0000017c43e47f00;  alias, 1 drivers
S_0000017c438145b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c438121c0;
 .timescale 0 0;
P_0000017c4324a200 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e49860 .functor XOR 1, L_0000017c43cf39d8, L_0000017c43e1aa30, C4<0>, C4<0>;
v0000017c438cd3d0_0 .net *"_ivl_1", 0 0, L_0000017c43e1aa30;  1 drivers
S_0000017c438153c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438145b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e48980 .functor OR 1, L_0000017c43e49160, L_0000017c43e49e10, C4<0>, C4<0>;
v0000017c438ce550_0 .net "S", 0 0, L_0000017c43e49710;  1 drivers
v0000017c438ccf70_0 .net "a", 0 0, L_0000017c43e199f0;  1 drivers
v0000017c438cdc90_0 .net "b", 0 0, L_0000017c43e18910;  1 drivers
v0000017c438cd290_0 .net "c", 0 0, L_0000017c43e48980;  1 drivers
v0000017c438ce910_0 .net "carry_1", 0 0, L_0000017c43e49160;  1 drivers
v0000017c438cd650_0 .net "carry_2", 0 0, L_0000017c43e49e10;  1 drivers
v0000017c438ce690_0 .net "cin", 0 0, L_0000017c43e18eb0;  1 drivers
v0000017c438cecd0_0 .net "sum_1", 0 0, L_0000017c43e48d00;  1 drivers
S_0000017c43816680 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438153c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e48d00 .functor XOR 1, L_0000017c43e199f0, L_0000017c43e18910, C4<0>, C4<0>;
L_0000017c43e49160 .functor AND 1, L_0000017c43e199f0, L_0000017c43e18910, C4<1>, C4<1>;
v0000017c438cd0b0_0 .net "S", 0 0, L_0000017c43e48d00;  alias, 1 drivers
v0000017c438cf090_0 .net "a", 0 0, L_0000017c43e199f0;  alias, 1 drivers
v0000017c438cd1f0_0 .net "b", 0 0, L_0000017c43e18910;  alias, 1 drivers
v0000017c438cd510_0 .net "c", 0 0, L_0000017c43e49160;  alias, 1 drivers
S_0000017c43812800 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438153c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49710 .functor XOR 1, L_0000017c43e48d00, L_0000017c43e18eb0, C4<0>, C4<0>;
L_0000017c43e49e10 .functor AND 1, L_0000017c43e48d00, L_0000017c43e18eb0, C4<1>, C4<1>;
v0000017c438ce4b0_0 .net "S", 0 0, L_0000017c43e49710;  alias, 1 drivers
v0000017c438cdab0_0 .net "a", 0 0, L_0000017c43e48d00;  alias, 1 drivers
v0000017c438ce7d0_0 .net "b", 0 0, L_0000017c43e18eb0;  alias, 1 drivers
v0000017c438cd830_0 .net "c", 0 0, L_0000017c43e49e10;  alias, 1 drivers
S_0000017c43814d80 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c438121c0;
 .timescale 0 0;
P_0000017c43249b00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e48d70 .functor XOR 1, L_0000017c43cf39d8, L_0000017c43e1a210, C4<0>, C4<0>;
v0000017c438d0210_0 .net *"_ivl_1", 0 0, L_0000017c43e1a210;  1 drivers
S_0000017c438137a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43814d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e491d0 .functor OR 1, L_0000017c43e48750, L_0000017c43e49b00, C4<0>, C4<0>;
v0000017c438ccc50_0 .net "S", 0 0, L_0000017c43e49390;  1 drivers
v0000017c438cdb50_0 .net "a", 0 0, L_0000017c43e18d70;  1 drivers
v0000017c438ccd90_0 .net "b", 0 0, L_0000017c43e19a90;  1 drivers
v0000017c438cdbf0_0 .net "c", 0 0, L_0000017c43e491d0;  1 drivers
v0000017c438cce30_0 .net "carry_1", 0 0, L_0000017c43e48750;  1 drivers
v0000017c438cf770_0 .net "carry_2", 0 0, L_0000017c43e49b00;  1 drivers
v0000017c438d16b0_0 .net "cin", 0 0, L_0000017c43e1a8f0;  1 drivers
v0000017c438d08f0_0 .net "sum_1", 0 0, L_0000017c43e49e80;  1 drivers
S_0000017c43812670 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438137a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49e80 .functor XOR 1, L_0000017c43e18d70, L_0000017c43e19a90, C4<0>, C4<0>;
L_0000017c43e48750 .functor AND 1, L_0000017c43e18d70, L_0000017c43e19a90, C4<1>, C4<1>;
v0000017c438ced70_0 .net "S", 0 0, L_0000017c43e49e80;  alias, 1 drivers
v0000017c438cd330_0 .net "a", 0 0, L_0000017c43e18d70;  alias, 1 drivers
v0000017c438cc930_0 .net "b", 0 0, L_0000017c43e19a90;  alias, 1 drivers
v0000017c438cc9d0_0 .net "c", 0 0, L_0000017c43e48750;  alias, 1 drivers
S_0000017c43814740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438137a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49390 .functor XOR 1, L_0000017c43e49e80, L_0000017c43e1a8f0, C4<0>, C4<0>;
L_0000017c43e49b00 .functor AND 1, L_0000017c43e49e80, L_0000017c43e1a8f0, C4<1>, C4<1>;
v0000017c438cca70_0 .net "S", 0 0, L_0000017c43e49390;  alias, 1 drivers
v0000017c438ccb10_0 .net "a", 0 0, L_0000017c43e49e80;  alias, 1 drivers
v0000017c438ccbb0_0 .net "b", 0 0, L_0000017c43e1a8f0;  alias, 1 drivers
v0000017c438cd8d0_0 .net "c", 0 0, L_0000017c43e49b00;  alias, 1 drivers
S_0000017c43813f70 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324a1c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf3a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e48de0 .functor BUFZ 1, L_0000017c43cf3a20, C4<0>, C4<0>, C4<0>;
v0000017c438d23d0_0 .net "S", 4 0, L_0000017c43e19f90;  alias, 1 drivers
v0000017c438d2970_0 .net *"_ivl_0", 0 0, L_0000017c43e49240;  1 drivers
v0000017c438d3d70_0 .net *"_ivl_10", 0 0, L_0000017c43e48c90;  1 drivers
v0000017c438d2470_0 .net *"_ivl_20", 0 0, L_0000017c43e48f30;  1 drivers
v0000017c438d30f0_0 .net *"_ivl_30", 0 0, L_0000017c43e48910;  1 drivers
v0000017c438d25b0_0 .net *"_ivl_40", 0 0, L_0000017c43e49da0;  1 drivers
v0000017c438d3870_0 .net *"_ivl_56", 0 0, L_0000017c43e48de0;  1 drivers
v0000017c438d2a10_0 .net "a", 4 0, L_0000017c43e1a850;  alias, 1 drivers
v0000017c438d2ab0_0 .net "b", 4 0, o0000017c4384ae98;  alias, 0 drivers
v0000017c438d2b50_0 .net "b1", 4 0, L_0000017c43e18ff0;  1 drivers
v0000017c438d3910_0 .net "c", 0 0, L_0000017c43e1a3f0;  alias, 1 drivers
v0000017c438d2fb0_0 .net "cin", 0 0, L_0000017c43cf3a20;  1 drivers
v0000017c438d3190_0 .net "co", 5 0, L_0000017c43e1ab70;  1 drivers
L_0000017c43e19310 .part o0000017c4384ae98, 0, 1;
L_0000017c43e18cd0 .part L_0000017c43e1a850, 0, 1;
L_0000017c43e193b0 .part L_0000017c43e18ff0, 0, 1;
L_0000017c43e194f0 .part L_0000017c43e1ab70, 0, 1;
L_0000017c43e1aad0 .part o0000017c4384ae98, 1, 1;
L_0000017c43e18e10 .part L_0000017c43e1a850, 1, 1;
L_0000017c43e19b30 .part L_0000017c43e18ff0, 1, 1;
L_0000017c43e19810 .part L_0000017c43e1ab70, 1, 1;
L_0000017c43e19630 .part o0000017c4384ae98, 2, 1;
L_0000017c43e198b0 .part L_0000017c43e1a850, 2, 1;
L_0000017c43e18730 .part L_0000017c43e18ff0, 2, 1;
L_0000017c43e19270 .part L_0000017c43e1ab70, 2, 1;
L_0000017c43e18f50 .part o0000017c4384ae98, 3, 1;
L_0000017c43e1a0d0 .part L_0000017c43e1a850, 3, 1;
L_0000017c43e19ef0 .part L_0000017c43e18ff0, 3, 1;
L_0000017c43e19590 .part L_0000017c43e1ab70, 3, 1;
LS_0000017c43e18ff0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e49240, L_0000017c43e48c90, L_0000017c43e48f30, L_0000017c43e48910;
LS_0000017c43e18ff0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e49da0;
L_0000017c43e18ff0 .concat8 [ 4 1 0 0], LS_0000017c43e18ff0_0_0, LS_0000017c43e18ff0_0_4;
L_0000017c43e19bd0 .part o0000017c4384ae98, 4, 1;
L_0000017c43e196d0 .part L_0000017c43e1a850, 4, 1;
L_0000017c43e19950 .part L_0000017c43e18ff0, 4, 1;
L_0000017c43e18af0 .part L_0000017c43e1ab70, 4, 1;
LS_0000017c43e19f90_0_0 .concat8 [ 1 1 1 1], L_0000017c43e49320, L_0000017c43e48600, L_0000017c43e48670, L_0000017c43e49be0;
LS_0000017c43e19f90_0_4 .concat8 [ 1 0 0 0], L_0000017c43e489f0;
L_0000017c43e19f90 .concat8 [ 4 1 0 0], LS_0000017c43e19f90_0_0, LS_0000017c43e19f90_0_4;
LS_0000017c43e1ab70_0_0 .concat8 [ 1 1 1 1], L_0000017c43e48de0, L_0000017c43e48590, L_0000017c43e488a0, L_0000017c43e494e0;
LS_0000017c43e1ab70_0_4 .concat8 [ 1 1 0 0], L_0000017c43e49a20, L_0000017c43e49c50;
L_0000017c43e1ab70 .concat8 [ 4 2 0 0], LS_0000017c43e1ab70_0_0, LS_0000017c43e1ab70_0_4;
L_0000017c43e1a3f0 .part L_0000017c43e1ab70, 5, 1;
S_0000017c43814a60 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43813f70;
 .timescale 0 0;
P_0000017c432498c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e49240 .functor XOR 1, L_0000017c43cf3a20, L_0000017c43e19310, C4<0>, C4<0>;
v0000017c438cf4f0_0 .net *"_ivl_1", 0 0, L_0000017c43e19310;  1 drivers
S_0000017c43810d70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43814a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e48590 .functor OR 1, L_0000017c43e48830, L_0000017c43e49470, C4<0>, C4<0>;
v0000017c438cf810_0 .net "S", 0 0, L_0000017c43e49320;  1 drivers
v0000017c438cfb30_0 .net "a", 0 0, L_0000017c43e18cd0;  1 drivers
v0000017c438d0c10_0 .net "b", 0 0, L_0000017c43e193b0;  1 drivers
v0000017c438d1250_0 .net "c", 0 0, L_0000017c43e48590;  1 drivers
v0000017c438d0350_0 .net "carry_1", 0 0, L_0000017c43e48830;  1 drivers
v0000017c438d0cb0_0 .net "carry_2", 0 0, L_0000017c43e49470;  1 drivers
v0000017c438cf9f0_0 .net "cin", 0 0, L_0000017c43e194f0;  1 drivers
v0000017c438d0d50_0 .net "sum_1", 0 0, L_0000017c43e492b0;  1 drivers
S_0000017c43813930 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43810d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e492b0 .functor XOR 1, L_0000017c43e18cd0, L_0000017c43e193b0, C4<0>, C4<0>;
L_0000017c43e48830 .functor AND 1, L_0000017c43e18cd0, L_0000017c43e193b0, C4<1>, C4<1>;
v0000017c438d0030_0 .net "S", 0 0, L_0000017c43e492b0;  alias, 1 drivers
v0000017c438cfe50_0 .net "a", 0 0, L_0000017c43e18cd0;  alias, 1 drivers
v0000017c438d0a30_0 .net "b", 0 0, L_0000017c43e193b0;  alias, 1 drivers
v0000017c438d05d0_0 .net "c", 0 0, L_0000017c43e48830;  alias, 1 drivers
S_0000017c43813ac0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43810d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49320 .functor XOR 1, L_0000017c43e492b0, L_0000017c43e194f0, C4<0>, C4<0>;
L_0000017c43e49470 .functor AND 1, L_0000017c43e492b0, L_0000017c43e194f0, C4<1>, C4<1>;
v0000017c438cfd10_0 .net "S", 0 0, L_0000017c43e49320;  alias, 1 drivers
v0000017c438d1070_0 .net "a", 0 0, L_0000017c43e492b0;  alias, 1 drivers
v0000017c438d0170_0 .net "b", 0 0, L_0000017c43e194f0;  alias, 1 drivers
v0000017c438d0670_0 .net "c", 0 0, L_0000017c43e49470;  alias, 1 drivers
S_0000017c43815b90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43813f70;
 .timescale 0 0;
P_0000017c43249400 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e48c90 .functor XOR 1, L_0000017c43cf3a20, L_0000017c43e1aad0, C4<0>, C4<0>;
v0000017c438d1570_0 .net *"_ivl_1", 0 0, L_0000017c43e1aad0;  1 drivers
S_0000017c438119f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43815b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e488a0 .functor OR 1, L_0000017c43e48360, L_0000017c43e48e50, C4<0>, C4<0>;
v0000017c438d1390_0 .net "S", 0 0, L_0000017c43e48600;  1 drivers
v0000017c438d00d0_0 .net "a", 0 0, L_0000017c43e18e10;  1 drivers
v0000017c438d1430_0 .net "b", 0 0, L_0000017c43e19b30;  1 drivers
v0000017c438d1750_0 .net "c", 0 0, L_0000017c43e488a0;  1 drivers
v0000017c438d1110_0 .net "carry_1", 0 0, L_0000017c43e48360;  1 drivers
v0000017c438cf950_0 .net "carry_2", 0 0, L_0000017c43e48e50;  1 drivers
v0000017c438cfa90_0 .net "cin", 0 0, L_0000017c43e19810;  1 drivers
v0000017c438d12f0_0 .net "sum_1", 0 0, L_0000017c43e49b70;  1 drivers
S_0000017c43815eb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438119f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49b70 .functor XOR 1, L_0000017c43e18e10, L_0000017c43e19b30, C4<0>, C4<0>;
L_0000017c43e48360 .functor AND 1, L_0000017c43e18e10, L_0000017c43e19b30, C4<1>, C4<1>;
v0000017c438d03f0_0 .net "S", 0 0, L_0000017c43e49b70;  alias, 1 drivers
v0000017c438d0f30_0 .net "a", 0 0, L_0000017c43e18e10;  alias, 1 drivers
v0000017c438d0e90_0 .net "b", 0 0, L_0000017c43e19b30;  alias, 1 drivers
v0000017c438d0710_0 .net "c", 0 0, L_0000017c43e48360;  alias, 1 drivers
S_0000017c43810a50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438119f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e48600 .functor XOR 1, L_0000017c43e49b70, L_0000017c43e19810, C4<0>, C4<0>;
L_0000017c43e48e50 .functor AND 1, L_0000017c43e49b70, L_0000017c43e19810, C4<1>, C4<1>;
v0000017c438d14d0_0 .net "S", 0 0, L_0000017c43e48600;  alias, 1 drivers
v0000017c438d0fd0_0 .net "a", 0 0, L_0000017c43e49b70;  alias, 1 drivers
v0000017c438cfef0_0 .net "b", 0 0, L_0000017c43e19810;  alias, 1 drivers
v0000017c438cf590_0 .net "c", 0 0, L_0000017c43e48e50;  alias, 1 drivers
S_0000017c43812990 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43813f70;
 .timescale 0 0;
P_0000017c432499c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e48f30 .functor XOR 1, L_0000017c43cf3a20, L_0000017c43e19630, C4<0>, C4<0>;
v0000017c438d3a50_0 .net *"_ivl_1", 0 0, L_0000017c43e19630;  1 drivers
S_0000017c43813160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43812990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e494e0 .functor OR 1, L_0000017c43e49400, L_0000017c43e484b0, C4<0>, C4<0>;
v0000017c438d07b0_0 .net "S", 0 0, L_0000017c43e48670;  1 drivers
v0000017c438cf310_0 .net "a", 0 0, L_0000017c43e198b0;  1 drivers
v0000017c438cf450_0 .net "b", 0 0, L_0000017c43e18730;  1 drivers
v0000017c438d0850_0 .net "c", 0 0, L_0000017c43e494e0;  1 drivers
v0000017c438cf630_0 .net "carry_1", 0 0, L_0000017c43e49400;  1 drivers
v0000017c438d2bf0_0 .net "carry_2", 0 0, L_0000017c43e484b0;  1 drivers
v0000017c438d2330_0 .net "cin", 0 0, L_0000017c43e19270;  1 drivers
v0000017c438d2d30_0 .net "sum_1", 0 0, L_0000017c43e48ec0;  1 drivers
S_0000017c43812350 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43813160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e48ec0 .functor XOR 1, L_0000017c43e198b0, L_0000017c43e18730, C4<0>, C4<0>;
L_0000017c43e49400 .functor AND 1, L_0000017c43e198b0, L_0000017c43e18730, C4<1>, C4<1>;
v0000017c438d17f0_0 .net "S", 0 0, L_0000017c43e48ec0;  alias, 1 drivers
v0000017c438cf130_0 .net "a", 0 0, L_0000017c43e198b0;  alias, 1 drivers
v0000017c438cf6d0_0 .net "b", 0 0, L_0000017c43e18730;  alias, 1 drivers
v0000017c438d0490_0 .net "c", 0 0, L_0000017c43e49400;  alias, 1 drivers
S_0000017c438124e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43813160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e48670 .functor XOR 1, L_0000017c43e48ec0, L_0000017c43e19270, C4<0>, C4<0>;
L_0000017c43e484b0 .functor AND 1, L_0000017c43e48ec0, L_0000017c43e19270, C4<1>, C4<1>;
v0000017c438d0530_0 .net "S", 0 0, L_0000017c43e48670;  alias, 1 drivers
v0000017c438d02b0_0 .net "a", 0 0, L_0000017c43e48ec0;  alias, 1 drivers
v0000017c438cf1d0_0 .net "b", 0 0, L_0000017c43e19270;  alias, 1 drivers
v0000017c438cf270_0 .net "c", 0 0, L_0000017c43e484b0;  alias, 1 drivers
S_0000017c43814bf0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43813f70;
 .timescale 0 0;
P_0000017c43249dc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e48910 .functor XOR 1, L_0000017c43cf3a20, L_0000017c43e18f50, C4<0>, C4<0>;
v0000017c438d3c30_0 .net *"_ivl_1", 0 0, L_0000017c43e18f50;  1 drivers
S_0000017c43813c50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43814bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e49a20 .functor OR 1, L_0000017c43e486e0, L_0000017c43e498d0, C4<0>, C4<0>;
v0000017c438d2650_0 .net "S", 0 0, L_0000017c43e49be0;  1 drivers
v0000017c438d3e10_0 .net "a", 0 0, L_0000017c43e1a0d0;  1 drivers
v0000017c438d21f0_0 .net "b", 0 0, L_0000017c43e19ef0;  1 drivers
v0000017c438d3b90_0 .net "c", 0 0, L_0000017c43e49a20;  1 drivers
v0000017c438d1d90_0 .net "carry_1", 0 0, L_0000017c43e486e0;  1 drivers
v0000017c438d1bb0_0 .net "carry_2", 0 0, L_0000017c43e498d0;  1 drivers
v0000017c438d2510_0 .net "cin", 0 0, L_0000017c43e19590;  1 drivers
v0000017c438d3370_0 .net "sum_1", 0 0, L_0000017c43e49cc0;  1 drivers
S_0000017c43812b20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43813c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49cc0 .functor XOR 1, L_0000017c43e1a0d0, L_0000017c43e19ef0, C4<0>, C4<0>;
L_0000017c43e486e0 .functor AND 1, L_0000017c43e1a0d0, L_0000017c43e19ef0, C4<1>, C4<1>;
v0000017c438d1930_0 .net "S", 0 0, L_0000017c43e49cc0;  alias, 1 drivers
v0000017c438d2830_0 .net "a", 0 0, L_0000017c43e1a0d0;  alias, 1 drivers
v0000017c438d2790_0 .net "b", 0 0, L_0000017c43e19ef0;  alias, 1 drivers
v0000017c438d2dd0_0 .net "c", 0 0, L_0000017c43e486e0;  alias, 1 drivers
S_0000017c43812cb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43813c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49be0 .functor XOR 1, L_0000017c43e49cc0, L_0000017c43e19590, C4<0>, C4<0>;
L_0000017c43e498d0 .functor AND 1, L_0000017c43e49cc0, L_0000017c43e19590, C4<1>, C4<1>;
v0000017c438d3af0_0 .net "S", 0 0, L_0000017c43e49be0;  alias, 1 drivers
v0000017c438d2e70_0 .net "a", 0 0, L_0000017c43e49cc0;  alias, 1 drivers
v0000017c438d3550_0 .net "b", 0 0, L_0000017c43e19590;  alias, 1 drivers
v0000017c438d3050_0 .net "c", 0 0, L_0000017c43e498d0;  alias, 1 drivers
S_0000017c43815550 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43813f70;
 .timescale 0 0;
P_0000017c43249440 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e49da0 .functor XOR 1, L_0000017c43cf3a20, L_0000017c43e19bd0, C4<0>, C4<0>;
v0000017c438d28d0_0 .net *"_ivl_1", 0 0, L_0000017c43e19bd0;  1 drivers
S_0000017c43814f10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43815550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e49c50 .functor OR 1, L_0000017c43e49550, L_0000017c43e48a60, C4<0>, C4<0>;
v0000017c438d35f0_0 .net "S", 0 0, L_0000017c43e489f0;  1 drivers
v0000017c438d20b0_0 .net "a", 0 0, L_0000017c43e196d0;  1 drivers
v0000017c438d3730_0 .net "b", 0 0, L_0000017c43e19950;  1 drivers
v0000017c438d2150_0 .net "c", 0 0, L_0000017c43e49c50;  1 drivers
v0000017c438d26f0_0 .net "carry_1", 0 0, L_0000017c43e49550;  1 drivers
v0000017c438d3cd0_0 .net "carry_2", 0 0, L_0000017c43e48a60;  1 drivers
v0000017c438d32d0_0 .net "cin", 0 0, L_0000017c43e18af0;  1 drivers
v0000017c438d1ed0_0 .net "sum_1", 0 0, L_0000017c43e487c0;  1 drivers
S_0000017c43813de0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43814f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e487c0 .functor XOR 1, L_0000017c43e196d0, L_0000017c43e19950, C4<0>, C4<0>;
L_0000017c43e49550 .functor AND 1, L_0000017c43e196d0, L_0000017c43e19950, C4<1>, C4<1>;
v0000017c438d2290_0 .net "S", 0 0, L_0000017c43e487c0;  alias, 1 drivers
v0000017c438d2c90_0 .net "a", 0 0, L_0000017c43e196d0;  alias, 1 drivers
v0000017c438d2f10_0 .net "b", 0 0, L_0000017c43e19950;  alias, 1 drivers
v0000017c438d3690_0 .net "c", 0 0, L_0000017c43e49550;  alias, 1 drivers
S_0000017c43812e40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43814f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e489f0 .functor XOR 1, L_0000017c43e487c0, L_0000017c43e18af0, C4<0>, C4<0>;
L_0000017c43e48a60 .functor AND 1, L_0000017c43e487c0, L_0000017c43e18af0, C4<1>, C4<1>;
v0000017c438d1f70_0 .net "S", 0 0, L_0000017c43e489f0;  alias, 1 drivers
v0000017c438d2010_0 .net "a", 0 0, L_0000017c43e487c0;  alias, 1 drivers
v0000017c438d37d0_0 .net "b", 0 0, L_0000017c43e18af0;  alias, 1 drivers
v0000017c438d1b10_0 .net "c", 0 0, L_0000017c43e48a60;  alias, 1 drivers
S_0000017c43815a00 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e47db0 .functor AND 1, L_0000017c43e16bb0, L_0000017c43e16390, C4<1>, C4<1>;
v0000017c438d3230_0 .net "X", 0 0, L_0000017c43e16bb0;  alias, 1 drivers
v0000017c438d3410_0 .net "Y", 0 0, L_0000017c43e16390;  alias, 1 drivers
v0000017c438d34b0_0 .net "Z", 2 0, L_0000017c43e17290;  alias, 1 drivers
L_0000017c43cf3678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438d39b0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3678;  1 drivers
L_0000017c43cf36c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438d3eb0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf36c0;  1 drivers
v0000017c438d3f50_0 .net *"_ivl_9", 0 0, L_0000017c43e47db0;  1 drivers
L_0000017c43e17290 .concat8 [ 1 1 1 0], L_0000017c43e47db0, L_0000017c43cf36c0, L_0000017c43cf3678;
S_0000017c43812fd0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e46a70 .functor AND 1, L_0000017c43e16610, L_0000017c43e17510, C4<1>, C4<1>;
v0000017c438d19d0_0 .net "X", 0 0, L_0000017c43e16610;  alias, 1 drivers
v0000017c438d1a70_0 .net "Y", 0 0, L_0000017c43e17510;  alias, 1 drivers
v0000017c438d1c50_0 .net "Z", 2 0, L_0000017c43e171f0;  alias, 1 drivers
L_0000017c43cf3708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438d1cf0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3708;  1 drivers
L_0000017c43cf3750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438d1e30_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf3750;  1 drivers
v0000017c43894030_0 .net *"_ivl_9", 0 0, L_0000017c43e46a70;  1 drivers
L_0000017c43e171f0 .concat8 [ 1 1 1 0], L_0000017c43e46a70, L_0000017c43cf3750, L_0000017c43cf3708;
S_0000017c438156e0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e46990 .functor AND 1, o0000017c4384b2b8, o0000017c4384b2e8, C4<1>, C4<1>;
v0000017c438956b0_0 .net "X", 0 0, o0000017c4384b2b8;  alias, 0 drivers
v0000017c438934f0_0 .net "Y", 0 0, o0000017c4384b2e8;  alias, 0 drivers
v0000017c43894990_0 .net "Z", 2 0, L_0000017c43e180f0;  alias, 1 drivers
L_0000017c43cf3798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43894530_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3798;  1 drivers
L_0000017c43cf37e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43894d50_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf37e0;  1 drivers
v0000017c43895110_0 .net *"_ivl_9", 0 0, L_0000017c43e46990;  1 drivers
L_0000017c43e180f0 .concat8 [ 1 1 1 0], L_0000017c43e46990, L_0000017c43cf37e0, L_0000017c43cf3798;
S_0000017c438150a0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435473e0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547418 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547450 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43893d10_0 .net *"_ivl_0", 4 0, L_0000017c43e17d30;  1 drivers
L_0000017c43cf38b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43895430_0 .net *"_ivl_3", 1 0, L_0000017c43cf38b8;  1 drivers
v0000017c43893810_0 .net *"_ivl_6", 2 0, L_0000017c43e16070;  1 drivers
L_0000017c43cf3900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43893db0_0 .net *"_ivl_8", 1 0, L_0000017c43cf3900;  1 drivers
v0000017c438940d0_0 .net "a", 2 0, L_0000017c43e17290;  alias, 1 drivers
v0000017c43893c70_0 .net "a_out", 4 0, L_0000017c43e17970;  alias, 1 drivers
L_0000017c43e17d30 .concat [ 3 2 0 0], L_0000017c43e17290, L_0000017c43cf38b8;
L_0000017c43e16070 .part L_0000017c43e17d30, 0, 3;
L_0000017c43e17970 .concat [ 2 3 0 0], L_0000017c43cf3900, L_0000017c43e16070;
S_0000017c43815230 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548250 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548288 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435482c0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c438948f0_0 .net *"_ivl_0", 4 0, L_0000017c43e17a10;  1 drivers
L_0000017c43cf3948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43893270_0 .net *"_ivl_3", 1 0, L_0000017c43cf3948;  1 drivers
v0000017c43895610_0 .net *"_ivl_6", 3 0, L_0000017c43e17ab0;  1 drivers
L_0000017c43cf3990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43894210_0 .net *"_ivl_8", 0 0, L_0000017c43cf3990;  1 drivers
v0000017c43895250_0 .net "a", 2 0, L_0000017c43e170b0;  alias, 1 drivers
v0000017c43895570_0 .net "a_out", 4 0, L_0000017c43e184b0;  alias, 1 drivers
L_0000017c43e17a10 .concat [ 3 2 0 0], L_0000017c43e170b0, L_0000017c43cf3948;
L_0000017c43e17ab0 .part L_0000017c43e17a10, 0, 4;
L_0000017c43e184b0 .concat [ 1 4 0 0], L_0000017c43cf3990, L_0000017c43e17ab0;
S_0000017c43815d20 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c4380fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249e00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf3870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e47170 .functor BUFZ 1, L_0000017c43cf3870, C4<0>, C4<0>, C4<0>;
v0000017c438d5dc0_0 .net "S", 2 0, L_0000017c43e170b0;  alias, 1 drivers
v0000017c438d5280_0 .net *"_ivl_0", 0 0, L_0000017c43e46ed0;  1 drivers
v0000017c438d7300_0 .net *"_ivl_10", 0 0, L_0000017c43e48050;  1 drivers
v0000017c438d73a0_0 .net *"_ivl_20", 0 0, L_0000017c43e47330;  1 drivers
v0000017c438d6900_0 .net *"_ivl_36", 0 0, L_0000017c43e47170;  1 drivers
v0000017c438d64a0_0 .net "a", 2 0, L_0000017c43e180f0;  alias, 1 drivers
v0000017c438d60e0_0 .net "b", 2 0, L_0000017c43e169d0;  alias, 1 drivers
v0000017c438d5500_0 .net "b1", 2 0, L_0000017c43e18050;  1 drivers
v0000017c438d5e60_0 .net "c", 0 0, L_0000017c43e17bf0;  alias, 1 drivers
v0000017c438d7080_0 .net "cin", 0 0, L_0000017c43cf3870;  1 drivers
v0000017c438d7800_0 .net "co", 3 0, L_0000017c43e17470;  1 drivers
L_0000017c43e16ed0 .part L_0000017c43e169d0, 0, 1;
L_0000017c43e17790 .part L_0000017c43e180f0, 0, 1;
L_0000017c43e173d0 .part L_0000017c43e18050, 0, 1;
L_0000017c43e18370 .part L_0000017c43e17470, 0, 1;
L_0000017c43e16a70 .part L_0000017c43e169d0, 1, 1;
L_0000017c43e15fd0 .part L_0000017c43e180f0, 1, 1;
L_0000017c43e178d0 .part L_0000017c43e18050, 1, 1;
L_0000017c43e17fb0 .part L_0000017c43e17470, 1, 1;
L_0000017c43e18050 .concat8 [ 1 1 1 0], L_0000017c43e46ed0, L_0000017c43e48050, L_0000017c43e47330;
L_0000017c43e16f70 .part L_0000017c43e169d0, 2, 1;
L_0000017c43e18410 .part L_0000017c43e180f0, 2, 1;
L_0000017c43e17830 .part L_0000017c43e18050, 2, 1;
L_0000017c43e17010 .part L_0000017c43e17470, 2, 1;
L_0000017c43e170b0 .concat8 [ 1 1 1 0], L_0000017c43e46bc0, L_0000017c43e468b0, L_0000017c43e478e0;
L_0000017c43e17470 .concat8 [ 1 1 1 1], L_0000017c43e47170, L_0000017c43e476b0, L_0000017c43e47090, L_0000017c43e472c0;
L_0000017c43e17bf0 .part L_0000017c43e17470, 3, 1;
S_0000017c438161d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43815d20;
 .timescale 0 0;
P_0000017c43249500 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e46ed0 .functor XOR 1, L_0000017c43cf3870, L_0000017c43e16ed0, C4<0>, C4<0>;
v0000017c43893ef0_0 .net *"_ivl_1", 0 0, L_0000017c43e16ed0;  1 drivers
S_0000017c43816810 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438161d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e476b0 .functor OR 1, L_0000017c43e47560, L_0000017c43e475d0, C4<0>, C4<0>;
v0000017c43894ad0_0 .net "S", 0 0, L_0000017c43e46bc0;  1 drivers
v0000017c43893e50_0 .net "a", 0 0, L_0000017c43e17790;  1 drivers
v0000017c43893950_0 .net "b", 0 0, L_0000017c43e173d0;  1 drivers
v0000017c43894b70_0 .net "c", 0 0, L_0000017c43e476b0;  1 drivers
v0000017c43893f90_0 .net "carry_1", 0 0, L_0000017c43e47560;  1 drivers
v0000017c43893bd0_0 .net "carry_2", 0 0, L_0000017c43e475d0;  1 drivers
v0000017c438945d0_0 .net "cin", 0 0, L_0000017c43e18370;  1 drivers
v0000017c438942b0_0 .net "sum_1", 0 0, L_0000017c43e481a0;  1 drivers
S_0000017c43816360 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43816810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e481a0 .functor XOR 1, L_0000017c43e17790, L_0000017c43e173d0, C4<0>, C4<0>;
L_0000017c43e47560 .functor AND 1, L_0000017c43e17790, L_0000017c43e173d0, C4<1>, C4<1>;
v0000017c43893a90_0 .net "S", 0 0, L_0000017c43e481a0;  alias, 1 drivers
v0000017c43894a30_0 .net "a", 0 0, L_0000017c43e17790;  alias, 1 drivers
v0000017c43894170_0 .net "b", 0 0, L_0000017c43e173d0;  alias, 1 drivers
v0000017c43894df0_0 .net "c", 0 0, L_0000017c43e47560;  alias, 1 drivers
S_0000017c438164f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43816810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e46bc0 .functor XOR 1, L_0000017c43e481a0, L_0000017c43e18370, C4<0>, C4<0>;
L_0000017c43e475d0 .functor AND 1, L_0000017c43e481a0, L_0000017c43e18370, C4<1>, C4<1>;
v0000017c438951b0_0 .net "S", 0 0, L_0000017c43e46bc0;  alias, 1 drivers
v0000017c43895890_0 .net "a", 0 0, L_0000017c43e481a0;  alias, 1 drivers
v0000017c438938b0_0 .net "b", 0 0, L_0000017c43e18370;  alias, 1 drivers
v0000017c43893b30_0 .net "c", 0 0, L_0000017c43e475d0;  alias, 1 drivers
S_0000017c438169a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43815d20;
 .timescale 0 0;
P_0000017c43249e40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e48050 .functor XOR 1, L_0000017c43cf3870, L_0000017c43e16a70, C4<0>, C4<0>;
v0000017c438939f0_0 .net *"_ivl_1", 0 0, L_0000017c43e16a70;  1 drivers
S_0000017c43816b30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438169a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e47090 .functor OR 1, L_0000017c43e46f40, L_0000017c43e46ae0, C4<0>, C4<0>;
v0000017c43895390_0 .net "S", 0 0, L_0000017c43e468b0;  1 drivers
v0000017c43894670_0 .net "a", 0 0, L_0000017c43e15fd0;  1 drivers
v0000017c438933b0_0 .net "b", 0 0, L_0000017c43e178d0;  1 drivers
v0000017c438947b0_0 .net "c", 0 0, L_0000017c43e47090;  1 drivers
v0000017c43894850_0 .net "carry_1", 0 0, L_0000017c43e46f40;  1 drivers
v0000017c43895070_0 .net "carry_2", 0 0, L_0000017c43e46ae0;  1 drivers
v0000017c43894c10_0 .net "cin", 0 0, L_0000017c43e17fb0;  1 drivers
v0000017c438954d0_0 .net "sum_1", 0 0, L_0000017c43e47e90;  1 drivers
S_0000017c43810be0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43816b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47e90 .functor XOR 1, L_0000017c43e15fd0, L_0000017c43e178d0, C4<0>, C4<0>;
L_0000017c43e46f40 .functor AND 1, L_0000017c43e15fd0, L_0000017c43e178d0, C4<1>, C4<1>;
v0000017c43893590_0 .net "S", 0 0, L_0000017c43e47e90;  alias, 1 drivers
v0000017c43894350_0 .net "a", 0 0, L_0000017c43e15fd0;  alias, 1 drivers
v0000017c438936d0_0 .net "b", 0 0, L_0000017c43e178d0;  alias, 1 drivers
v0000017c43894e90_0 .net "c", 0 0, L_0000017c43e46f40;  alias, 1 drivers
S_0000017c43811090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43816b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e468b0 .functor XOR 1, L_0000017c43e47e90, L_0000017c43e17fb0, C4<0>, C4<0>;
L_0000017c43e46ae0 .functor AND 1, L_0000017c43e47e90, L_0000017c43e17fb0, C4<1>, C4<1>;
v0000017c43893770_0 .net "S", 0 0, L_0000017c43e468b0;  alias, 1 drivers
v0000017c43894710_0 .net "a", 0 0, L_0000017c43e47e90;  alias, 1 drivers
v0000017c438943f0_0 .net "b", 0 0, L_0000017c43e17fb0;  alias, 1 drivers
v0000017c43894490_0 .net "c", 0 0, L_0000017c43e46ae0;  alias, 1 drivers
S_0000017c43811220 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43815d20;
 .timescale 0 0;
P_0000017c43249540 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e47330 .functor XOR 1, L_0000017c43cf3870, L_0000017c43e16f70, C4<0>, C4<0>;
v0000017c438d6720_0 .net *"_ivl_1", 0 0, L_0000017c43e16f70;  1 drivers
S_0000017c438113b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43811220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e472c0 .functor OR 1, L_0000017c43e46b50, L_0000017c43e471e0, C4<0>, C4<0>;
v0000017c438957f0_0 .net "S", 0 0, L_0000017c43e478e0;  1 drivers
v0000017c438931d0_0 .net "a", 0 0, L_0000017c43e18410;  1 drivers
v0000017c43893450_0 .net "b", 0 0, L_0000017c43e17830;  1 drivers
v0000017c438d7760_0 .net "c", 0 0, L_0000017c43e472c0;  1 drivers
v0000017c438d5780_0 .net "carry_1", 0 0, L_0000017c43e46b50;  1 drivers
v0000017c438d7260_0 .net "carry_2", 0 0, L_0000017c43e471e0;  1 drivers
v0000017c438d5f00_0 .net "cin", 0 0, L_0000017c43e17010;  1 drivers
v0000017c438d5c80_0 .net "sum_1", 0 0, L_0000017c43e47100;  1 drivers
S_0000017c43811540 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438113b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e47100 .functor XOR 1, L_0000017c43e18410, L_0000017c43e17830, C4<0>, C4<0>;
L_0000017c43e46b50 .functor AND 1, L_0000017c43e18410, L_0000017c43e17830, C4<1>, C4<1>;
v0000017c43894f30_0 .net "S", 0 0, L_0000017c43e47100;  alias, 1 drivers
v0000017c43894cb0_0 .net "a", 0 0, L_0000017c43e18410;  alias, 1 drivers
v0000017c43893130_0 .net "b", 0 0, L_0000017c43e17830;  alias, 1 drivers
v0000017c43894fd0_0 .net "c", 0 0, L_0000017c43e46b50;  alias, 1 drivers
S_0000017c438116d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438113b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e478e0 .functor XOR 1, L_0000017c43e47100, L_0000017c43e17010, C4<0>, C4<0>;
L_0000017c43e471e0 .functor AND 1, L_0000017c43e47100, L_0000017c43e17010, C4<1>, C4<1>;
v0000017c43893630_0 .net "S", 0 0, L_0000017c43e478e0;  alias, 1 drivers
v0000017c43893310_0 .net "a", 0 0, L_0000017c43e47100;  alias, 1 drivers
v0000017c438952f0_0 .net "b", 0 0, L_0000017c43e17010;  alias, 1 drivers
v0000017c43895750_0 .net "c", 0 0, L_0000017c43e471e0;  alias, 1 drivers
S_0000017c4381a820 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c438e5d60_0 .net "F1", 4 0, L_0000017c43e1b1b0;  1 drivers
v0000017c438e5ea0_0 .net "F2", 4 0, L_0000017c43e1c970;  1 drivers
o0000017c43850f28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c438e4280_0 .net "F3", 4 0, o0000017c43850f28;  0 drivers
v0000017c438e4320_0 .net "X", 2 0, L_0000017c43e12650;  alias, 1 drivers
v0000017c438e43c0_0 .net "Xl", 0 0, L_0000017c43e187d0;  1 drivers
o0000017c43851348 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c438e4460_0 .net "Xm", 0 0, o0000017c43851348;  0 drivers
v0000017c438e4500_0 .net "Xm1", 0 0, L_0000017c43e48440;  1 drivers
v0000017c438e8920_0 .net "Xms", 2 0, L_0000017c43e1af30;  1 drivers
v0000017c438e6f80_0 .net "Xr", 0 0, L_0000017c43e19d10;  1 drivers
v0000017c438e8ce0_0 .net "Y", 2 0, L_0000017c43e10f30;  alias, 1 drivers
v0000017c438e84c0_0 .net "Yl", 0 0, L_0000017c43e1a030;  1 drivers
o0000017c43851378 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c438e8e20_0 .net "Ym", 0 0, o0000017c43851378;  0 drivers
v0000017c438e7f20_0 .net "Ym1", 0 0, L_0000017c43e49ef0;  1 drivers
v0000017c438e8380_0 .net "Yr", 0 0, L_0000017c43e1a990;  1 drivers
v0000017c438e8c40_0 .net "Z", 4 0, L_0000017c43e1e9f0;  alias, 1 drivers
v0000017c438e82e0_0 .net "Z1", 2 0, L_0000017c43e1a2b0;  1 drivers
v0000017c438e77a0_0 .net "Z2", 2 0, L_0000017c43e19770;  1 drivers
v0000017c438e78e0_0 .net "Z3", 2 0, L_0000017c43e1a350;  1 drivers
v0000017c438e8d80_0 .net "ZF", 4 0, L_0000017c43e1cdd0;  1 drivers
v0000017c438e8240_0 .net "bin", 0 0, L_0000017c43e1b070;  1 drivers
v0000017c438e8f60_0 .net "cout1", 0 0, L_0000017c43e19db0;  1 drivers
v0000017c438e7020_0 .net "cout2", 0 0, L_0000017c43e19090;  1 drivers
v0000017c438e7160_0 .net "cout3", 0 0, L_0000017c43e1bcf0;  1 drivers
v0000017c438e7a20_0 .net "cout4", 0 0, L_0000017c43e1b930;  1 drivers
v0000017c438e89c0_0 .net "cout5", 0 0, L_0000017c43e1d690;  1 drivers
v0000017c438e8060_0 .net "sub_ans", 2 0, L_0000017c43e1b570;  1 drivers
L_0000017c43e19d10 .part L_0000017c43e12650, 1, 1;
L_0000017c43e187d0 .part L_0000017c43e12650, 0, 1;
L_0000017c43e1a990 .part L_0000017c43e10f30, 1, 1;
L_0000017c43e1a030 .part L_0000017c43e10f30, 0, 1;
S_0000017c43816fe0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249580 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf3a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e49a90 .functor BUFZ 1, L_0000017c43cf3a68, C4<0>, C4<0>, C4<0>;
v0000017c438d76c0_0 .net "S", 0 0, L_0000017c43e48440;  alias, 1 drivers
v0000017c438d6d60_0 .net *"_ivl_7", 0 0, L_0000017c43e49a90;  1 drivers
v0000017c438d78a0_0 .net "a", 0 0, L_0000017c43e19d10;  alias, 1 drivers
v0000017c438d6e00_0 .net "b", 0 0, L_0000017c43e187d0;  alias, 1 drivers
v0000017c438d6ea0_0 .net "b1", 0 0, L_0000017c43e49940;  1 drivers
v0000017c438d94c0_0 .net "c", 0 0, L_0000017c43e19db0;  alias, 1 drivers
v0000017c438d96a0_0 .net "cin", 0 0, L_0000017c43cf3a68;  1 drivers
v0000017c438d8ac0_0 .net "co", 1 0, L_0000017c43e1ac10;  1 drivers
L_0000017c43e1a490 .part L_0000017c43e1ac10, 0, 1;
L_0000017c43e1ac10 .concat8 [ 1 1 0 0], L_0000017c43e49a90, L_0000017c43e48ad0;
L_0000017c43e19db0 .part L_0000017c43e1ac10, 1, 1;
S_0000017c43819560 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43816fe0;
 .timescale 0 0;
P_0000017c432495c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e49940 .functor XOR 1, L_0000017c43cf3a68, L_0000017c43e187d0, C4<0>, C4<0>;
S_0000017c4381b310 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43819560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e48ad0 .functor OR 1, L_0000017c43e49d30, L_0000017c43e499b0, C4<0>, C4<0>;
v0000017c438d6680_0 .net "S", 0 0, L_0000017c43e48440;  alias, 1 drivers
v0000017c438d67c0_0 .net "a", 0 0, L_0000017c43e19d10;  alias, 1 drivers
v0000017c438d6860_0 .net "b", 0 0, L_0000017c43e49940;  alias, 1 drivers
v0000017c438d5460_0 .net "c", 0 0, L_0000017c43e48ad0;  1 drivers
v0000017c438d56e0_0 .net "carry_1", 0 0, L_0000017c43e49d30;  1 drivers
v0000017c438d6a40_0 .net "carry_2", 0 0, L_0000017c43e499b0;  1 drivers
v0000017c438d6c20_0 .net "cin", 0 0, L_0000017c43e1a490;  1 drivers
v0000017c438d6cc0_0 .net "sum_1", 0 0, L_0000017c43e48fa0;  1 drivers
S_0000017c438196f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e48fa0 .functor XOR 1, L_0000017c43e19d10, L_0000017c43e49940, C4<0>, C4<0>;
L_0000017c43e49d30 .functor AND 1, L_0000017c43e19d10, L_0000017c43e49940, C4<1>, C4<1>;
v0000017c438d5aa0_0 .net "S", 0 0, L_0000017c43e48fa0;  alias, 1 drivers
v0000017c438d62c0_0 .net "a", 0 0, L_0000017c43e19d10;  alias, 1 drivers
v0000017c438d7620_0 .net "b", 0 0, L_0000017c43e49940;  alias, 1 drivers
v0000017c438d5b40_0 .net "c", 0 0, L_0000017c43e49d30;  alias, 1 drivers
S_0000017c4381ab40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e48440 .functor XOR 1, L_0000017c43e48fa0, L_0000017c43e1a490, C4<0>, C4<0>;
L_0000017c43e499b0 .functor AND 1, L_0000017c43e48fa0, L_0000017c43e1a490, C4<1>, C4<1>;
v0000017c438d6360_0 .net "S", 0 0, L_0000017c43e48440;  alias, 1 drivers
v0000017c438d6400_0 .net "a", 0 0, L_0000017c43e48fa0;  alias, 1 drivers
v0000017c438d6ae0_0 .net "b", 0 0, L_0000017c43e1a490;  alias, 1 drivers
v0000017c438d6540_0 .net "c", 0 0, L_0000017c43e499b0;  alias, 1 drivers
S_0000017c43818a70 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249600 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf3ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e48bb0 .functor BUFZ 1, L_0000017c43cf3ab0, C4<0>, C4<0>, C4<0>;
v0000017c438d9c40_0 .net "S", 0 0, L_0000017c43e49ef0;  alias, 1 drivers
v0000017c438d83e0_0 .net *"_ivl_7", 0 0, L_0000017c43e48bb0;  1 drivers
v0000017c438d9740_0 .net "a", 0 0, L_0000017c43e1a990;  alias, 1 drivers
v0000017c438d7940_0 .net "b", 0 0, L_0000017c43e1a030;  alias, 1 drivers
v0000017c438d80c0_0 .net "b1", 0 0, L_0000017c43e495c0;  1 drivers
v0000017c438da000_0 .net "c", 0 0, L_0000017c43e19090;  alias, 1 drivers
v0000017c438d79e0_0 .net "cin", 0 0, L_0000017c43cf3ab0;  1 drivers
v0000017c438d7f80_0 .net "co", 1 0, L_0000017c43e1acb0;  1 drivers
L_0000017c43e1a170 .part L_0000017c43e1acb0, 0, 1;
L_0000017c43e1acb0 .concat8 [ 1 1 0 0], L_0000017c43e48bb0, L_0000017c43e48c20;
L_0000017c43e19090 .part L_0000017c43e1acb0, 1, 1;
S_0000017c4381a1e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43818a70;
 .timescale 0 0;
P_0000017c43249f00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e495c0 .functor XOR 1, L_0000017c43cf3ab0, L_0000017c43e1a030, C4<0>, C4<0>;
S_0000017c4381c2b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e48c20 .functor OR 1, L_0000017c43e48b40, L_0000017c43e483d0, C4<0>, C4<0>;
v0000017c438d85c0_0 .net "S", 0 0, L_0000017c43e49ef0;  alias, 1 drivers
v0000017c438d9f60_0 .net "a", 0 0, L_0000017c43e1a990;  alias, 1 drivers
v0000017c438d88e0_0 .net "b", 0 0, L_0000017c43e495c0;  alias, 1 drivers
v0000017c438d7d00_0 .net "c", 0 0, L_0000017c43e48c20;  1 drivers
v0000017c438d87a0_0 .net "carry_1", 0 0, L_0000017c43e48b40;  1 drivers
v0000017c438d8d40_0 .net "carry_2", 0 0, L_0000017c43e483d0;  1 drivers
v0000017c438d8020_0 .net "cin", 0 0, L_0000017c43e1a170;  1 drivers
v0000017c438d9d80_0 .net "sum_1", 0 0, L_0000017c43e49630;  1 drivers
S_0000017c4381a9b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381c2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49630 .functor XOR 1, L_0000017c43e1a990, L_0000017c43e495c0, C4<0>, C4<0>;
L_0000017c43e48b40 .functor AND 1, L_0000017c43e1a990, L_0000017c43e495c0, C4<1>, C4<1>;
v0000017c438d8b60_0 .net "S", 0 0, L_0000017c43e49630;  alias, 1 drivers
v0000017c438d9240_0 .net "a", 0 0, L_0000017c43e1a990;  alias, 1 drivers
v0000017c438d8520_0 .net "b", 0 0, L_0000017c43e495c0;  alias, 1 drivers
v0000017c438d9ec0_0 .net "c", 0 0, L_0000017c43e48b40;  alias, 1 drivers
S_0000017c4381cf30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381c2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49ef0 .functor XOR 1, L_0000017c43e49630, L_0000017c43e1a170, C4<0>, C4<0>;
L_0000017c43e483d0 .functor AND 1, L_0000017c43e49630, L_0000017c43e1a170, C4<1>, C4<1>;
v0000017c438d9ba0_0 .net "S", 0 0, L_0000017c43e49ef0;  alias, 1 drivers
v0000017c438d8660_0 .net "a", 0 0, L_0000017c43e49630;  alias, 1 drivers
v0000017c438d7bc0_0 .net "b", 0 0, L_0000017c43e1a170;  alias, 1 drivers
v0000017c438d8de0_0 .net "c", 0 0, L_0000017c43e483d0;  alias, 1 drivers
S_0000017c43818c00 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43249f40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf3ca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e4a3c0 .functor BUFZ 1, L_0000017c43cf3ca8, C4<0>, C4<0>, C4<0>;
v0000017c438dafa0_0 .net "S", 2 0, L_0000017c43e1af30;  alias, 1 drivers
v0000017c438dbf40_0 .net *"_ivl_0", 0 0, L_0000017c43e496a0;  1 drivers
v0000017c438da460_0 .net *"_ivl_10", 0 0, L_0000017c43e4acf0;  1 drivers
v0000017c438dc120_0 .net *"_ivl_20", 0 0, L_0000017c43e4a6d0;  1 drivers
v0000017c438daaa0_0 .net *"_ivl_36", 0 0, L_0000017c43e4a3c0;  1 drivers
v0000017c438dc620_0 .net "a", 2 0, L_0000017c43e1a2b0;  alias, 1 drivers
v0000017c438daa00_0 .net "b", 2 0, L_0000017c43e19770;  alias, 1 drivers
v0000017c438dc3a0_0 .net "b1", 2 0, L_0000017c43e18870;  1 drivers
v0000017c438dad20_0 .net "c", 0 0, L_0000017c43e1bcf0;  alias, 1 drivers
v0000017c438db2c0_0 .net "cin", 0 0, L_0000017c43cf3ca8;  1 drivers
v0000017c438dc440_0 .net "co", 3 0, L_0000017c43e1c8d0;  1 drivers
L_0000017c43e1a530 .part L_0000017c43e19770, 0, 1;
L_0000017c43e18550 .part L_0000017c43e1a2b0, 0, 1;
L_0000017c43e1a5d0 .part L_0000017c43e18870, 0, 1;
L_0000017c43e19130 .part L_0000017c43e1c8d0, 0, 1;
L_0000017c43e1a670 .part L_0000017c43e19770, 1, 1;
L_0000017c43e185f0 .part L_0000017c43e1a2b0, 1, 1;
L_0000017c43e1a710 .part L_0000017c43e18870, 1, 1;
L_0000017c43e18690 .part L_0000017c43e1c8d0, 1, 1;
L_0000017c43e18870 .concat8 [ 1 1 1 0], L_0000017c43e496a0, L_0000017c43e4acf0, L_0000017c43e4a6d0;
L_0000017c43e189b0 .part L_0000017c43e19770, 2, 1;
L_0000017c43e191d0 .part L_0000017c43e1a2b0, 2, 1;
L_0000017c43e1ce70 .part L_0000017c43e18870, 2, 1;
L_0000017c43e1ae90 .part L_0000017c43e1c8d0, 2, 1;
L_0000017c43e1af30 .concat8 [ 1 1 1 0], L_0000017c43e4a190, L_0000017c43e4ab30, L_0000017c43e49f60;
L_0000017c43e1c8d0 .concat8 [ 1 1 1 1], L_0000017c43e4a3c0, L_0000017c43e4a270, L_0000017c43e4a510, L_0000017c43e4a350;
L_0000017c43e1bcf0 .part L_0000017c43e1c8d0, 3, 1;
S_0000017c438190b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43818c00;
 .timescale 0 0;
P_0000017c4324a9c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e496a0 .functor XOR 1, L_0000017c43cf3ca8, L_0000017c43e1a530, C4<0>, C4<0>;
v0000017c438d8340_0 .net *"_ivl_1", 0 0, L_0000017c43e1a530;  1 drivers
S_0000017c43818110 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438190b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e4a270 .functor OR 1, L_0000017c43e497f0, L_0000017c43e4a970, C4<0>, C4<0>;
v0000017c438d8160_0 .net "S", 0 0, L_0000017c43e4a190;  1 drivers
v0000017c438d9b00_0 .net "a", 0 0, L_0000017c43e18550;  1 drivers
v0000017c438d82a0_0 .net "b", 0 0, L_0000017c43e1a5d0;  1 drivers
v0000017c438d8840_0 .net "c", 0 0, L_0000017c43e4a270;  1 drivers
v0000017c438d97e0_0 .net "carry_1", 0 0, L_0000017c43e497f0;  1 drivers
v0000017c438d8200_0 .net "carry_2", 0 0, L_0000017c43e4a970;  1 drivers
v0000017c438da0a0_0 .net "cin", 0 0, L_0000017c43e19130;  1 drivers
v0000017c438d9880_0 .net "sum_1", 0 0, L_0000017c43e49780;  1 drivers
S_0000017c43816cc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43818110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49780 .functor XOR 1, L_0000017c43e18550, L_0000017c43e1a5d0, C4<0>, C4<0>;
L_0000017c43e497f0 .functor AND 1, L_0000017c43e18550, L_0000017c43e1a5d0, C4<1>, C4<1>;
v0000017c438d8a20_0 .net "S", 0 0, L_0000017c43e49780;  alias, 1 drivers
v0000017c438d8480_0 .net "a", 0 0, L_0000017c43e18550;  alias, 1 drivers
v0000017c438d9e20_0 .net "b", 0 0, L_0000017c43e1a5d0;  alias, 1 drivers
v0000017c438d7a80_0 .net "c", 0 0, L_0000017c43e497f0;  alias, 1 drivers
S_0000017c43817170 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43818110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4a190 .functor XOR 1, L_0000017c43e49780, L_0000017c43e19130, C4<0>, C4<0>;
L_0000017c43e4a970 .functor AND 1, L_0000017c43e49780, L_0000017c43e19130, C4<1>, C4<1>;
v0000017c438d8700_0 .net "S", 0 0, L_0000017c43e4a190;  alias, 1 drivers
v0000017c438d8c00_0 .net "a", 0 0, L_0000017c43e49780;  alias, 1 drivers
v0000017c438d9a60_0 .net "b", 0 0, L_0000017c43e19130;  alias, 1 drivers
v0000017c438d9100_0 .net "c", 0 0, L_0000017c43e4a970;  alias, 1 drivers
S_0000017c438188e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43818c00;
 .timescale 0 0;
P_0000017c4324a8c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e4acf0 .functor XOR 1, L_0000017c43cf3ca8, L_0000017c43e1a670, C4<0>, C4<0>;
v0000017c438d9600_0 .net *"_ivl_1", 0 0, L_0000017c43e1a670;  1 drivers
S_0000017c4381b7c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438188e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e4a510 .functor OR 1, L_0000017c43e4ac80, L_0000017c43e4a9e0, C4<0>, C4<0>;
v0000017c438d7da0_0 .net "S", 0 0, L_0000017c43e4ab30;  1 drivers
v0000017c438d9560_0 .net "a", 0 0, L_0000017c43e185f0;  1 drivers
v0000017c438d8fc0_0 .net "b", 0 0, L_0000017c43e1a710;  1 drivers
v0000017c438d9060_0 .net "c", 0 0, L_0000017c43e4a510;  1 drivers
v0000017c438d91a0_0 .net "carry_1", 0 0, L_0000017c43e4ac80;  1 drivers
v0000017c438d92e0_0 .net "carry_2", 0 0, L_0000017c43e4a9e0;  1 drivers
v0000017c438d9380_0 .net "cin", 0 0, L_0000017c43e18690;  1 drivers
v0000017c438d9420_0 .net "sum_1", 0 0, L_0000017c43e4a200;  1 drivers
S_0000017c43818d90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381b7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4a200 .functor XOR 1, L_0000017c43e185f0, L_0000017c43e1a710, C4<0>, C4<0>;
L_0000017c43e4ac80 .functor AND 1, L_0000017c43e185f0, L_0000017c43e1a710, C4<1>, C4<1>;
v0000017c438d9920_0 .net "S", 0 0, L_0000017c43e4a200;  alias, 1 drivers
v0000017c438d8980_0 .net "a", 0 0, L_0000017c43e185f0;  alias, 1 drivers
v0000017c438d7b20_0 .net "b", 0 0, L_0000017c43e1a710;  alias, 1 drivers
v0000017c438d8ca0_0 .net "c", 0 0, L_0000017c43e4ac80;  alias, 1 drivers
S_0000017c43819d30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381b7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4ab30 .functor XOR 1, L_0000017c43e4a200, L_0000017c43e18690, C4<0>, C4<0>;
L_0000017c43e4a9e0 .functor AND 1, L_0000017c43e4a200, L_0000017c43e18690, C4<1>, C4<1>;
v0000017c438d99c0_0 .net "S", 0 0, L_0000017c43e4ab30;  alias, 1 drivers
v0000017c438d8e80_0 .net "a", 0 0, L_0000017c43e4a200;  alias, 1 drivers
v0000017c438d8f20_0 .net "b", 0 0, L_0000017c43e18690;  alias, 1 drivers
v0000017c438d7c60_0 .net "c", 0 0, L_0000017c43e4a9e0;  alias, 1 drivers
S_0000017c43817c60 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43818c00;
 .timescale 0 0;
P_0000017c4324aa40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e4a6d0 .functor XOR 1, L_0000017c43cf3ca8, L_0000017c43e189b0, C4<0>, C4<0>;
v0000017c438da3c0_0 .net *"_ivl_1", 0 0, L_0000017c43e189b0;  1 drivers
S_0000017c4381a690 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43817c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e4a350 .functor OR 1, L_0000017c43e4a890, L_0000017c43e4a2e0, C4<0>, C4<0>;
v0000017c438da960_0 .net "S", 0 0, L_0000017c43e49f60;  1 drivers
v0000017c438dc1c0_0 .net "a", 0 0, L_0000017c43e191d0;  1 drivers
v0000017c438dc8a0_0 .net "b", 0 0, L_0000017c43e1ce70;  1 drivers
v0000017c438da8c0_0 .net "c", 0 0, L_0000017c43e4a350;  1 drivers
v0000017c438dc260_0 .net "carry_1", 0 0, L_0000017c43e4a890;  1 drivers
v0000017c438daf00_0 .net "carry_2", 0 0, L_0000017c43e4a2e0;  1 drivers
v0000017c438dac80_0 .net "cin", 0 0, L_0000017c43e1ae90;  1 drivers
v0000017c438dbc20_0 .net "sum_1", 0 0, L_0000017c43e49fd0;  1 drivers
S_0000017c43816e50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49fd0 .functor XOR 1, L_0000017c43e191d0, L_0000017c43e1ce70, C4<0>, C4<0>;
L_0000017c43e4a890 .functor AND 1, L_0000017c43e191d0, L_0000017c43e1ce70, C4<1>, C4<1>;
v0000017c438d9ce0_0 .net "S", 0 0, L_0000017c43e49fd0;  alias, 1 drivers
v0000017c438d7e40_0 .net "a", 0 0, L_0000017c43e191d0;  alias, 1 drivers
v0000017c438d7ee0_0 .net "b", 0 0, L_0000017c43e1ce70;  alias, 1 drivers
v0000017c438dc300_0 .net "c", 0 0, L_0000017c43e4a890;  alias, 1 drivers
S_0000017c4381acd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e49f60 .functor XOR 1, L_0000017c43e49fd0, L_0000017c43e1ae90, C4<0>, C4<0>;
L_0000017c43e4a2e0 .functor AND 1, L_0000017c43e49fd0, L_0000017c43e1ae90, C4<1>, C4<1>;
v0000017c438da320_0 .net "S", 0 0, L_0000017c43e49f60;  alias, 1 drivers
v0000017c438db220_0 .net "a", 0 0, L_0000017c43e49fd0;  alias, 1 drivers
v0000017c438db860_0 .net "b", 0 0, L_0000017c43e1ae90;  alias, 1 drivers
v0000017c438dc580_0 .net "c", 0 0, L_0000017c43e4a2e0;  alias, 1 drivers
S_0000017c4381ae60 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ae80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf3e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2a920 .functor BUFZ 1, L_0000017c43cf3e58, C4<0>, C4<0>, C4<0>;
v0000017c438de560_0 .net "S", 4 0, L_0000017c43e1cdd0;  alias, 1 drivers
v0000017c438ddf20_0 .net *"_ivl_0", 0 0, L_0000017c43e4af20;  1 drivers
v0000017c438ddd40_0 .net *"_ivl_10", 0 0, L_0000017c43e2be20;  1 drivers
v0000017c438ddfc0_0 .net *"_ivl_20", 0 0, L_0000017c43e2abc0;  1 drivers
v0000017c438de100_0 .net *"_ivl_30", 0 0, L_0000017c43e2c1a0;  1 drivers
v0000017c438dec40_0 .net *"_ivl_40", 0 0, L_0000017c43e2ad10;  1 drivers
v0000017c438de600_0 .net *"_ivl_56", 0 0, L_0000017c43e2a920;  1 drivers
v0000017c438dcb20_0 .net "a", 4 0, L_0000017c43e1b1b0;  alias, 1 drivers
v0000017c438de7e0_0 .net "b", 4 0, L_0000017c43e1c970;  alias, 1 drivers
v0000017c438dea60_0 .net "b1", 4 0, L_0000017c43e1c150;  1 drivers
v0000017c438dece0_0 .net "c", 0 0, L_0000017c43e1b930;  alias, 1 drivers
v0000017c438dee20_0 .net "cin", 0 0, L_0000017c43cf3e58;  1 drivers
v0000017c438dcda0_0 .net "co", 5 0, L_0000017c43e1b890;  1 drivers
L_0000017c43e1d230 .part L_0000017c43e1c970, 0, 1;
L_0000017c43e1d370 .part L_0000017c43e1b1b0, 0, 1;
L_0000017c43e1d410 .part L_0000017c43e1c150, 0, 1;
L_0000017c43e1ca10 .part L_0000017c43e1b890, 0, 1;
L_0000017c43e1c010 .part L_0000017c43e1c970, 1, 1;
L_0000017c43e1b6b0 .part L_0000017c43e1b1b0, 1, 1;
L_0000017c43e1be30 .part L_0000017c43e1c150, 1, 1;
L_0000017c43e1cd30 .part L_0000017c43e1b890, 1, 1;
L_0000017c43e1cbf0 .part L_0000017c43e1c970, 2, 1;
L_0000017c43e1cab0 .part L_0000017c43e1b1b0, 2, 1;
L_0000017c43e1b430 .part L_0000017c43e1c150, 2, 1;
L_0000017c43e1b250 .part L_0000017c43e1b890, 2, 1;
L_0000017c43e1cc90 .part L_0000017c43e1c970, 3, 1;
L_0000017c43e1b7f0 .part L_0000017c43e1b1b0, 3, 1;
L_0000017c43e1bed0 .part L_0000017c43e1c150, 3, 1;
L_0000017c43e1c0b0 .part L_0000017c43e1b890, 3, 1;
LS_0000017c43e1c150_0_0 .concat8 [ 1 1 1 1], L_0000017c43e4af20, L_0000017c43e2be20, L_0000017c43e2abc0, L_0000017c43e2c1a0;
LS_0000017c43e1c150_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2ad10;
L_0000017c43e1c150 .concat8 [ 4 1 0 0], LS_0000017c43e1c150_0_0, LS_0000017c43e1c150_0_4;
L_0000017c43e1b750 .part L_0000017c43e1c970, 4, 1;
L_0000017c43e1d2d0 .part L_0000017c43e1b1b0, 4, 1;
L_0000017c43e1b4d0 .part L_0000017c43e1c150, 4, 1;
L_0000017c43e1cb50 .part L_0000017c43e1b890, 4, 1;
LS_0000017c43e1cdd0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2c280, L_0000017c43e2b2c0, L_0000017c43e2bf70, L_0000017c43e2b640;
LS_0000017c43e1cdd0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2b950;
L_0000017c43e1cdd0 .concat8 [ 4 1 0 0], LS_0000017c43e1cdd0_0_0, LS_0000017c43e1cdd0_0_4;
LS_0000017c43e1b890_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2a920, L_0000017c43e2b1e0, L_0000017c43e2a840, L_0000017c43e2b560;
LS_0000017c43e1b890_0_4 .concat8 [ 1 1 0 0], L_0000017c43e2ba30, L_0000017c43e2b9c0;
L_0000017c43e1b890 .concat8 [ 4 2 0 0], LS_0000017c43e1b890_0_0, LS_0000017c43e1b890_0_4;
L_0000017c43e1b930 .part L_0000017c43e1b890, 5, 1;
S_0000017c438182a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4381ae60;
 .timescale 0 0;
P_0000017c4324aec0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e4af20 .functor XOR 1, L_0000017c43cf3e58, L_0000017c43e1d230, C4<0>, C4<0>;
v0000017c438dabe0_0 .net *"_ivl_1", 0 0, L_0000017c43e1d230;  1 drivers
S_0000017c43817df0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438182a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2b1e0 .functor OR 1, L_0000017c43e4a040, L_0000017c43e2bf00, C4<0>, C4<0>;
v0000017c438dc080_0 .net "S", 0 0, L_0000017c43e2c280;  1 drivers
v0000017c438dc760_0 .net "a", 0 0, L_0000017c43e1d370;  1 drivers
v0000017c438da820_0 .net "b", 0 0, L_0000017c43e1d410;  1 drivers
v0000017c438dc800_0 .net "c", 0 0, L_0000017c43e2b1e0;  1 drivers
v0000017c438da1e0_0 .net "carry_1", 0 0, L_0000017c43e4a040;  1 drivers
v0000017c438db540_0 .net "carry_2", 0 0, L_0000017c43e2bf00;  1 drivers
v0000017c438db400_0 .net "cin", 0 0, L_0000017c43e1ca10;  1 drivers
v0000017c438da280_0 .net "sum_1", 0 0, L_0000017c43e4af90;  1 drivers
S_0000017c43819880 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43817df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4af90 .functor XOR 1, L_0000017c43e1d370, L_0000017c43e1d410, C4<0>, C4<0>;
L_0000017c43e4a040 .functor AND 1, L_0000017c43e1d370, L_0000017c43e1d410, C4<1>, C4<1>;
v0000017c438dbfe0_0 .net "S", 0 0, L_0000017c43e4af90;  alias, 1 drivers
v0000017c438dbcc0_0 .net "a", 0 0, L_0000017c43e1d370;  alias, 1 drivers
v0000017c438dc4e0_0 .net "b", 0 0, L_0000017c43e1d410;  alias, 1 drivers
v0000017c438dae60_0 .net "c", 0 0, L_0000017c43e4a040;  alias, 1 drivers
S_0000017c43819a10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43817df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2c280 .functor XOR 1, L_0000017c43e4af90, L_0000017c43e1ca10, C4<0>, C4<0>;
L_0000017c43e2bf00 .functor AND 1, L_0000017c43e4af90, L_0000017c43e1ca10, C4<1>, C4<1>;
v0000017c438dab40_0 .net "S", 0 0, L_0000017c43e2c280;  alias, 1 drivers
v0000017c438dc6c0_0 .net "a", 0 0, L_0000017c43e4af90;  alias, 1 drivers
v0000017c438da140_0 .net "b", 0 0, L_0000017c43e1ca10;  alias, 1 drivers
v0000017c438db040_0 .net "c", 0 0, L_0000017c43e2bf00;  alias, 1 drivers
S_0000017c4381ca80 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4381ae60;
 .timescale 0 0;
P_0000017c4324a600 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e2be20 .functor XOR 1, L_0000017c43cf3e58, L_0000017c43e1c010, C4<0>, C4<0>;
v0000017c438db9a0_0 .net *"_ivl_1", 0 0, L_0000017c43e1c010;  1 drivers
S_0000017c43817620 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381ca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2a840 .functor OR 1, L_0000017c43e2b8e0, L_0000017c43e2a7d0, C4<0>, C4<0>;
v0000017c438dba40_0 .net "S", 0 0, L_0000017c43e2b2c0;  1 drivers
v0000017c438da640_0 .net "a", 0 0, L_0000017c43e1b6b0;  1 drivers
v0000017c438db680_0 .net "b", 0 0, L_0000017c43e1be30;  1 drivers
v0000017c438db720_0 .net "c", 0 0, L_0000017c43e2a840;  1 drivers
v0000017c438db7c0_0 .net "carry_1", 0 0, L_0000017c43e2b8e0;  1 drivers
v0000017c438da6e0_0 .net "carry_2", 0 0, L_0000017c43e2a7d0;  1 drivers
v0000017c438db900_0 .net "cin", 0 0, L_0000017c43e1cd30;  1 drivers
v0000017c438da780_0 .net "sum_1", 0 0, L_0000017c43e2bdb0;  1 drivers
S_0000017c43818f20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43817620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2bdb0 .functor XOR 1, L_0000017c43e1b6b0, L_0000017c43e1be30, C4<0>, C4<0>;
L_0000017c43e2b8e0 .functor AND 1, L_0000017c43e1b6b0, L_0000017c43e1be30, C4<1>, C4<1>;
v0000017c438db360_0 .net "S", 0 0, L_0000017c43e2bdb0;  alias, 1 drivers
v0000017c438dadc0_0 .net "a", 0 0, L_0000017c43e1b6b0;  alias, 1 drivers
v0000017c438db0e0_0 .net "b", 0 0, L_0000017c43e1be30;  alias, 1 drivers
v0000017c438da500_0 .net "c", 0 0, L_0000017c43e2b8e0;  alias, 1 drivers
S_0000017c43817300 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43817620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b2c0 .functor XOR 1, L_0000017c43e2bdb0, L_0000017c43e1cd30, C4<0>, C4<0>;
L_0000017c43e2a7d0 .functor AND 1, L_0000017c43e2bdb0, L_0000017c43e1cd30, C4<1>, C4<1>;
v0000017c438da5a0_0 .net "S", 0 0, L_0000017c43e2b2c0;  alias, 1 drivers
v0000017c438db4a0_0 .net "a", 0 0, L_0000017c43e2bdb0;  alias, 1 drivers
v0000017c438db180_0 .net "b", 0 0, L_0000017c43e1cd30;  alias, 1 drivers
v0000017c438db5e0_0 .net "c", 0 0, L_0000017c43e2a7d0;  alias, 1 drivers
S_0000017c4381cc10 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4381ae60;
 .timescale 0 0;
P_0000017c4324a640 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e2abc0 .functor XOR 1, L_0000017c43cf3e58, L_0000017c43e1cbf0, C4<0>, C4<0>;
v0000017c438dd200_0 .net *"_ivl_1", 0 0, L_0000017c43e1cbf0;  1 drivers
S_0000017c4381aff0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2b560 .functor OR 1, L_0000017c43e2bc60, L_0000017c43e2bb10, C4<0>, C4<0>;
v0000017c438dcbc0_0 .net "S", 0 0, L_0000017c43e2bf70;  1 drivers
v0000017c438dd660_0 .net "a", 0 0, L_0000017c43e1cab0;  1 drivers
v0000017c438dd5c0_0 .net "b", 0 0, L_0000017c43e1b430;  1 drivers
v0000017c438ddde0_0 .net "c", 0 0, L_0000017c43e2b560;  1 drivers
v0000017c438dd840_0 .net "carry_1", 0 0, L_0000017c43e2bc60;  1 drivers
v0000017c438dc9e0_0 .net "carry_2", 0 0, L_0000017c43e2bb10;  1 drivers
v0000017c438de920_0 .net "cin", 0 0, L_0000017c43e1b250;  1 drivers
v0000017c438de4c0_0 .net "sum_1", 0 0, L_0000017c43e2be90;  1 drivers
S_0000017c43817490 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2be90 .functor XOR 1, L_0000017c43e1cab0, L_0000017c43e1b430, C4<0>, C4<0>;
L_0000017c43e2bc60 .functor AND 1, L_0000017c43e1cab0, L_0000017c43e1b430, C4<1>, C4<1>;
v0000017c438dbae0_0 .net "S", 0 0, L_0000017c43e2be90;  alias, 1 drivers
v0000017c438dbb80_0 .net "a", 0 0, L_0000017c43e1cab0;  alias, 1 drivers
v0000017c438dbd60_0 .net "b", 0 0, L_0000017c43e1b430;  alias, 1 drivers
v0000017c438dbe00_0 .net "c", 0 0, L_0000017c43e2bc60;  alias, 1 drivers
S_0000017c4381c760 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2bf70 .functor XOR 1, L_0000017c43e2be90, L_0000017c43e1b250, C4<0>, C4<0>;
L_0000017c43e2bb10 .functor AND 1, L_0000017c43e2be90, L_0000017c43e1b250, C4<1>, C4<1>;
v0000017c438dbea0_0 .net "S", 0 0, L_0000017c43e2bf70;  alias, 1 drivers
v0000017c438dd0c0_0 .net "a", 0 0, L_0000017c43e2be90;  alias, 1 drivers
v0000017c438dd480_0 .net "b", 0 0, L_0000017c43e1b250;  alias, 1 drivers
v0000017c438de2e0_0 .net "c", 0 0, L_0000017c43e2bb10;  alias, 1 drivers
S_0000017c438177b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4381ae60;
 .timescale 0 0;
P_0000017c4324a4c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e2c1a0 .functor XOR 1, L_0000017c43cf3e58, L_0000017c43e1cc90, C4<0>, C4<0>;
v0000017c438dd160_0 .net *"_ivl_1", 0 0, L_0000017c43e1cc90;  1 drivers
S_0000017c4381be00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438177b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2ba30 .functor OR 1, L_0000017c43e2b5d0, L_0000017c43e2b100, C4<0>, C4<0>;
v0000017c438dcc60_0 .net "S", 0 0, L_0000017c43e2b640;  1 drivers
v0000017c438dde80_0 .net "a", 0 0, L_0000017c43e1b7f0;  1 drivers
v0000017c438df0a0_0 .net "b", 0 0, L_0000017c43e1bed0;  1 drivers
v0000017c438dd2a0_0 .net "c", 0 0, L_0000017c43e2ba30;  1 drivers
v0000017c438de420_0 .net "carry_1", 0 0, L_0000017c43e2b5d0;  1 drivers
v0000017c438deb00_0 .net "carry_2", 0 0, L_0000017c43e2b100;  1 drivers
v0000017c438dd8e0_0 .net "cin", 0 0, L_0000017c43e1c0b0;  1 drivers
v0000017c438dd980_0 .net "sum_1", 0 0, L_0000017c43e2b020;  1 drivers
S_0000017c4381bc70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b020 .functor XOR 1, L_0000017c43e1b7f0, L_0000017c43e1bed0, C4<0>, C4<0>;
L_0000017c43e2b5d0 .functor AND 1, L_0000017c43e1b7f0, L_0000017c43e1bed0, C4<1>, C4<1>;
v0000017c438dcee0_0 .net "S", 0 0, L_0000017c43e2b020;  alias, 1 drivers
v0000017c438de6a0_0 .net "a", 0 0, L_0000017c43e1b7f0;  alias, 1 drivers
v0000017c438de240_0 .net "b", 0 0, L_0000017c43e1bed0;  alias, 1 drivers
v0000017c438dda20_0 .net "c", 0 0, L_0000017c43e2b5d0;  alias, 1 drivers
S_0000017c43819240 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b640 .functor XOR 1, L_0000017c43e2b020, L_0000017c43e1c0b0, C4<0>, C4<0>;
L_0000017c43e2b100 .functor AND 1, L_0000017c43e2b020, L_0000017c43e1c0b0, C4<1>, C4<1>;
v0000017c438dd3e0_0 .net "S", 0 0, L_0000017c43e2b640;  alias, 1 drivers
v0000017c438dd700_0 .net "a", 0 0, L_0000017c43e2b020;  alias, 1 drivers
v0000017c438ddac0_0 .net "b", 0 0, L_0000017c43e1c0b0;  alias, 1 drivers
v0000017c438dd020_0 .net "c", 0 0, L_0000017c43e2b100;  alias, 1 drivers
S_0000017c4381cda0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4381ae60;
 .timescale 0 0;
P_0000017c4324af80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e2ad10 .functor XOR 1, L_0000017c43cf3e58, L_0000017c43e1b750, C4<0>, C4<0>;
v0000017c438deba0_0 .net *"_ivl_1", 0 0, L_0000017c43e1b750;  1 drivers
S_0000017c4381b180 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2b9c0 .functor OR 1, L_0000017c43e2aca0, L_0000017c43e2a990, C4<0>, C4<0>;
v0000017c438de380_0 .net "S", 0 0, L_0000017c43e2b950;  1 drivers
v0000017c438de060_0 .net "a", 0 0, L_0000017c43e1d2d0;  1 drivers
v0000017c438ddc00_0 .net "b", 0 0, L_0000017c43e1b4d0;  1 drivers
v0000017c438de740_0 .net "c", 0 0, L_0000017c43e2b9c0;  1 drivers
v0000017c438de9c0_0 .net "carry_1", 0 0, L_0000017c43e2aca0;  1 drivers
v0000017c438ddb60_0 .net "carry_2", 0 0, L_0000017c43e2a990;  1 drivers
v0000017c438dd520_0 .net "cin", 0 0, L_0000017c43e1cb50;  1 drivers
v0000017c438ddca0_0 .net "sum_1", 0 0, L_0000017c43e2b6b0;  1 drivers
S_0000017c4381b950 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b6b0 .functor XOR 1, L_0000017c43e1d2d0, L_0000017c43e1b4d0, C4<0>, C4<0>;
L_0000017c43e2aca0 .functor AND 1, L_0000017c43e1d2d0, L_0000017c43e1b4d0, C4<1>, C4<1>;
v0000017c438dc940_0 .net "S", 0 0, L_0000017c43e2b6b0;  alias, 1 drivers
v0000017c438dd340_0 .net "a", 0 0, L_0000017c43e1d2d0;  alias, 1 drivers
v0000017c438de1a0_0 .net "b", 0 0, L_0000017c43e1b4d0;  alias, 1 drivers
v0000017c438dca80_0 .net "c", 0 0, L_0000017c43e2aca0;  alias, 1 drivers
S_0000017c4381c120 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381b180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b950 .functor XOR 1, L_0000017c43e2b6b0, L_0000017c43e1cb50, C4<0>, C4<0>;
L_0000017c43e2a990 .functor AND 1, L_0000017c43e2b6b0, L_0000017c43e1cb50, C4<1>, C4<1>;
v0000017c438dcd00_0 .net "S", 0 0, L_0000017c43e2b950;  alias, 1 drivers
v0000017c438dd7a0_0 .net "a", 0 0, L_0000017c43e2b6b0;  alias, 1 drivers
v0000017c438de880_0 .net "b", 0 0, L_0000017c43e1cb50;  alias, 1 drivers
v0000017c438ded80_0 .net "c", 0 0, L_0000017c43e2a990;  alias, 1 drivers
S_0000017c4381bf90 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324a800 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf3ea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43e2b410 .functor BUFZ 1, L_0000017c43cf3ea0, C4<0>, C4<0>, C4<0>;
v0000017c438e3240_0 .net "S", 4 0, L_0000017c43e1e9f0;  alias, 1 drivers
v0000017c438e23e0_0 .net *"_ivl_0", 0 0, L_0000017c43e2b250;  1 drivers
v0000017c438e2480_0 .net *"_ivl_10", 0 0, L_0000017c43e2bd40;  1 drivers
v0000017c438e2700_0 .net *"_ivl_20", 0 0, L_0000017c43e2a8b0;  1 drivers
v0000017c438e25c0_0 .net *"_ivl_30", 0 0, L_0000017c43e2afb0;  1 drivers
v0000017c438e2520_0 .net *"_ivl_40", 0 0, L_0000017c43e2c0c0;  1 drivers
v0000017c438e27a0_0 .net *"_ivl_56", 0 0, L_0000017c43e2b410;  1 drivers
v0000017c438e28e0_0 .net "a", 4 0, L_0000017c43e1cdd0;  alias, 1 drivers
v0000017c438e2980_0 .net "b", 4 0, o0000017c43850f28;  alias, 0 drivers
v0000017c438e1a80_0 .net "b1", 4 0, L_0000017c43e1f210;  1 drivers
v0000017c438e2ac0_0 .net "c", 0 0, L_0000017c43e1d690;  alias, 1 drivers
v0000017c438e2b60_0 .net "cin", 0 0, L_0000017c43cf3ea0;  1 drivers
v0000017c438e1ee0_0 .net "co", 5 0, L_0000017c43e1edb0;  1 drivers
L_0000017c43e1cf10 .part o0000017c43850f28, 0, 1;
L_0000017c43e1c330 .part L_0000017c43e1cdd0, 0, 1;
L_0000017c43e1ba70 .part L_0000017c43e1f210, 0, 1;
L_0000017c43e1bb10 .part L_0000017c43e1edb0, 0, 1;
L_0000017c43e1cfb0 .part o0000017c43850f28, 1, 1;
L_0000017c43e1bbb0 .part L_0000017c43e1cdd0, 1, 1;
L_0000017c43e1c470 .part L_0000017c43e1f210, 1, 1;
L_0000017c43e1c5b0 .part L_0000017c43e1edb0, 1, 1;
L_0000017c43e1d050 .part o0000017c43850f28, 2, 1;
L_0000017c43e1c650 .part L_0000017c43e1cdd0, 2, 1;
L_0000017c43e1c6f0 .part L_0000017c43e1f210, 2, 1;
L_0000017c43e1c790 .part L_0000017c43e1edb0, 2, 1;
L_0000017c43e1c830 .part o0000017c43850f28, 3, 1;
L_0000017c43e1e630 .part L_0000017c43e1cdd0, 3, 1;
L_0000017c43e1ec70 .part L_0000017c43e1f210, 3, 1;
L_0000017c43e1d7d0 .part L_0000017c43e1edb0, 3, 1;
LS_0000017c43e1f210_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2b250, L_0000017c43e2bd40, L_0000017c43e2a8b0, L_0000017c43e2afb0;
LS_0000017c43e1f210_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2c0c0;
L_0000017c43e1f210 .concat8 [ 4 1 0 0], LS_0000017c43e1f210_0_0, LS_0000017c43e1f210_0_4;
L_0000017c43e1f8f0 .part o0000017c43850f28, 4, 1;
L_0000017c43e1db90 .part L_0000017c43e1cdd0, 4, 1;
L_0000017c43e1f2b0 .part L_0000017c43e1f210, 4, 1;
L_0000017c43e1fad0 .part L_0000017c43e1edb0, 4, 1;
LS_0000017c43e1e9f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2b720, L_0000017c43e2bfe0, L_0000017c43e2baa0, L_0000017c43e2b090;
LS_0000017c43e1e9f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43e2aa70;
L_0000017c43e1e9f0 .concat8 [ 4 1 0 0], LS_0000017c43e1e9f0_0_0, LS_0000017c43e1e9f0_0_4;
LS_0000017c43e1edb0_0_0 .concat8 [ 1 1 1 1], L_0000017c43e2b410, L_0000017c43e2adf0, L_0000017c43e2b170, L_0000017c43e2ab50;
LS_0000017c43e1edb0_0_4 .concat8 [ 1 1 0 0], L_0000017c43e2b330, L_0000017c43e2b800;
L_0000017c43e1edb0 .concat8 [ 4 2 0 0], LS_0000017c43e1edb0_0_0, LS_0000017c43e1edb0_0_4;
L_0000017c43e1d690 .part L_0000017c43e1edb0, 5, 1;
S_0000017c4381c440 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4381bf90;
 .timescale 0 0;
P_0000017c4324b200 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e2b250 .functor XOR 1, L_0000017c43cf3ea0, L_0000017c43e1cf10, C4<0>, C4<0>;
v0000017c438dfb40_0 .net *"_ivl_1", 0 0, L_0000017c43e1cf10;  1 drivers
S_0000017c43817940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2adf0 .functor OR 1, L_0000017c43e2c130, L_0000017c43e2ad80, C4<0>, C4<0>;
v0000017c438e0180_0 .net "S", 0 0, L_0000017c43e2b720;  1 drivers
v0000017c438e0fe0_0 .net "a", 0 0, L_0000017c43e1c330;  1 drivers
v0000017c438e0040_0 .net "b", 0 0, L_0000017c43e1ba70;  1 drivers
v0000017c438df1e0_0 .net "c", 0 0, L_0000017c43e2adf0;  1 drivers
v0000017c438e1120_0 .net "carry_1", 0 0, L_0000017c43e2c130;  1 drivers
v0000017c438dfaa0_0 .net "carry_2", 0 0, L_0000017c43e2ad80;  1 drivers
v0000017c438df6e0_0 .net "cin", 0 0, L_0000017c43e1bb10;  1 drivers
v0000017c438e1620_0 .net "sum_1", 0 0, L_0000017c43e2ac30;  1 drivers
S_0000017c4381c5d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43817940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2ac30 .functor XOR 1, L_0000017c43e1c330, L_0000017c43e1ba70, C4<0>, C4<0>;
L_0000017c43e2c130 .functor AND 1, L_0000017c43e1c330, L_0000017c43e1ba70, C4<1>, C4<1>;
v0000017c438deec0_0 .net "S", 0 0, L_0000017c43e2ac30;  alias, 1 drivers
v0000017c438def60_0 .net "a", 0 0, L_0000017c43e1c330;  alias, 1 drivers
v0000017c438df000_0 .net "b", 0 0, L_0000017c43e1ba70;  alias, 1 drivers
v0000017c438dce40_0 .net "c", 0 0, L_0000017c43e2c130;  alias, 1 drivers
S_0000017c4381c8f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43817940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b720 .functor XOR 1, L_0000017c43e2ac30, L_0000017c43e1bb10, C4<0>, C4<0>;
L_0000017c43e2ad80 .functor AND 1, L_0000017c43e2ac30, L_0000017c43e1bb10, C4<1>, C4<1>;
v0000017c438dcf80_0 .net "S", 0 0, L_0000017c43e2b720;  alias, 1 drivers
v0000017c438e0c20_0 .net "a", 0 0, L_0000017c43e2ac30;  alias, 1 drivers
v0000017c438df640_0 .net "b", 0 0, L_0000017c43e1bb10;  alias, 1 drivers
v0000017c438e0f40_0 .net "c", 0 0, L_0000017c43e2ad80;  alias, 1 drivers
S_0000017c43819ba0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4381bf90;
 .timescale 0 0;
P_0000017c4324a700 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e2bd40 .functor XOR 1, L_0000017c43cf3ea0, L_0000017c43e1cfb0, C4<0>, C4<0>;
v0000017c438dfdc0_0 .net *"_ivl_1", 0 0, L_0000017c43e1cfb0;  1 drivers
S_0000017c438193d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43819ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2b170 .functor OR 1, L_0000017c43e2b790, L_0000017c43e2b870, C4<0>, C4<0>;
v0000017c438e18a0_0 .net "S", 0 0, L_0000017c43e2bfe0;  1 drivers
v0000017c438dfa00_0 .net "a", 0 0, L_0000017c43e1bbb0;  1 drivers
v0000017c438e0860_0 .net "b", 0 0, L_0000017c43e1c470;  1 drivers
v0000017c438e11c0_0 .net "c", 0 0, L_0000017c43e2b170;  1 drivers
v0000017c438dfc80_0 .net "carry_1", 0 0, L_0000017c43e2b790;  1 drivers
v0000017c438e1260_0 .net "carry_2", 0 0, L_0000017c43e2b870;  1 drivers
v0000017c438dfd20_0 .net "cin", 0 0, L_0000017c43e1c5b0;  1 drivers
v0000017c438e09a0_0 .net "sum_1", 0 0, L_0000017c43e2bcd0;  1 drivers
S_0000017c4381b4a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438193d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2bcd0 .functor XOR 1, L_0000017c43e1bbb0, L_0000017c43e1c470, C4<0>, C4<0>;
L_0000017c43e2b790 .functor AND 1, L_0000017c43e1bbb0, L_0000017c43e1c470, C4<1>, C4<1>;
v0000017c438e0a40_0 .net "S", 0 0, L_0000017c43e2bcd0;  alias, 1 drivers
v0000017c438e0220_0 .net "a", 0 0, L_0000017c43e1bbb0;  alias, 1 drivers
v0000017c438e02c0_0 .net "b", 0 0, L_0000017c43e1c470;  alias, 1 drivers
v0000017c438df780_0 .net "c", 0 0, L_0000017c43e2b790;  alias, 1 drivers
S_0000017c43817f80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438193d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2bfe0 .functor XOR 1, L_0000017c43e2bcd0, L_0000017c43e1c5b0, C4<0>, C4<0>;
L_0000017c43e2b870 .functor AND 1, L_0000017c43e2bcd0, L_0000017c43e1c5b0, C4<1>, C4<1>;
v0000017c438e0360_0 .net "S", 0 0, L_0000017c43e2bfe0;  alias, 1 drivers
v0000017c438df820_0 .net "a", 0 0, L_0000017c43e2bcd0;  alias, 1 drivers
v0000017c438dfbe0_0 .net "b", 0 0, L_0000017c43e1c5b0;  alias, 1 drivers
v0000017c438e0900_0 .net "c", 0 0, L_0000017c43e2b870;  alias, 1 drivers
S_0000017c4381b630 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4381bf90;
 .timescale 0 0;
P_0000017c4324a680 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e2a8b0 .functor XOR 1, L_0000017c43cf3ea0, L_0000017c43e1d050, C4<0>, C4<0>;
v0000017c438e16c0_0 .net *"_ivl_1", 0 0, L_0000017c43e1d050;  1 drivers
S_0000017c43819ec0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2ab50 .functor OR 1, L_0000017c43e2af40, L_0000017c43e2bb80, C4<0>, C4<0>;
v0000017c438e1760_0 .net "S", 0 0, L_0000017c43e2baa0;  1 drivers
v0000017c438df500_0 .net "a", 0 0, L_0000017c43e1c650;  1 drivers
v0000017c438e14e0_0 .net "b", 0 0, L_0000017c43e1c6f0;  1 drivers
v0000017c438e0540_0 .net "c", 0 0, L_0000017c43e2ab50;  1 drivers
v0000017c438e0400_0 .net "carry_1", 0 0, L_0000017c43e2af40;  1 drivers
v0000017c438e1080_0 .net "carry_2", 0 0, L_0000017c43e2bb80;  1 drivers
v0000017c438e1580_0 .net "cin", 0 0, L_0000017c43e1c790;  1 drivers
v0000017c438df140_0 .net "sum_1", 0 0, L_0000017c43e2aa00;  1 drivers
S_0000017c4381a050 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43819ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2aa00 .functor XOR 1, L_0000017c43e1c650, L_0000017c43e1c6f0, C4<0>, C4<0>;
L_0000017c43e2af40 .functor AND 1, L_0000017c43e1c650, L_0000017c43e1c6f0, C4<1>, C4<1>;
v0000017c438e05e0_0 .net "S", 0 0, L_0000017c43e2aa00;  alias, 1 drivers
v0000017c438df460_0 .net "a", 0 0, L_0000017c43e1c650;  alias, 1 drivers
v0000017c438e0ae0_0 .net "b", 0 0, L_0000017c43e1c6f0;  alias, 1 drivers
v0000017c438e1300_0 .net "c", 0 0, L_0000017c43e2af40;  alias, 1 drivers
S_0000017c43818430 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43819ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2baa0 .functor XOR 1, L_0000017c43e2aa00, L_0000017c43e1c790, C4<0>, C4<0>;
L_0000017c43e2bb80 .functor AND 1, L_0000017c43e2aa00, L_0000017c43e1c790, C4<1>, C4<1>;
v0000017c438e13a0_0 .net "S", 0 0, L_0000017c43e2baa0;  alias, 1 drivers
v0000017c438df960_0 .net "a", 0 0, L_0000017c43e2aa00;  alias, 1 drivers
v0000017c438df8c0_0 .net "b", 0 0, L_0000017c43e1c790;  alias, 1 drivers
v0000017c438e1440_0 .net "c", 0 0, L_0000017c43e2bb80;  alias, 1 drivers
S_0000017c4381a370 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4381bf90;
 .timescale 0 0;
P_0000017c4324a500 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43e2afb0 .functor XOR 1, L_0000017c43cf3ea0, L_0000017c43e1c830, C4<0>, C4<0>;
v0000017c438e0e00_0 .net *"_ivl_1", 0 0, L_0000017c43e1c830;  1 drivers
S_0000017c43817ad0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2b330 .functor OR 1, L_0000017c43e2c050, L_0000017c43e2b3a0, C4<0>, C4<0>;
v0000017c438df320_0 .net "S", 0 0, L_0000017c43e2b090;  1 drivers
v0000017c438df3c0_0 .net "a", 0 0, L_0000017c43e1e630;  1 drivers
v0000017c438e04a0_0 .net "b", 0 0, L_0000017c43e1ec70;  1 drivers
v0000017c438df5a0_0 .net "c", 0 0, L_0000017c43e2b330;  1 drivers
v0000017c438e0cc0_0 .net "carry_1", 0 0, L_0000017c43e2c050;  1 drivers
v0000017c438e0d60_0 .net "carry_2", 0 0, L_0000017c43e2b3a0;  1 drivers
v0000017c438e0680_0 .net "cin", 0 0, L_0000017c43e1d7d0;  1 drivers
v0000017c438e0720_0 .net "sum_1", 0 0, L_0000017c43e2aae0;  1 drivers
S_0000017c438185c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43817ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2aae0 .functor XOR 1, L_0000017c43e1e630, L_0000017c43e1ec70, C4<0>, C4<0>;
L_0000017c43e2c050 .functor AND 1, L_0000017c43e1e630, L_0000017c43e1ec70, C4<1>, C4<1>;
v0000017c438dffa0_0 .net "S", 0 0, L_0000017c43e2aae0;  alias, 1 drivers
v0000017c438dfe60_0 .net "a", 0 0, L_0000017c43e1e630;  alias, 1 drivers
v0000017c438e00e0_0 .net "b", 0 0, L_0000017c43e1ec70;  alias, 1 drivers
v0000017c438e07c0_0 .net "c", 0 0, L_0000017c43e2c050;  alias, 1 drivers
S_0000017c43818750 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43817ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2b090 .functor XOR 1, L_0000017c43e2aae0, L_0000017c43e1d7d0, C4<0>, C4<0>;
L_0000017c43e2b3a0 .functor AND 1, L_0000017c43e2aae0, L_0000017c43e1d7d0, C4<1>, C4<1>;
v0000017c438dff00_0 .net "S", 0 0, L_0000017c43e2b090;  alias, 1 drivers
v0000017c438e1800_0 .net "a", 0 0, L_0000017c43e2aae0;  alias, 1 drivers
v0000017c438df280_0 .net "b", 0 0, L_0000017c43e1d7d0;  alias, 1 drivers
v0000017c438e0b80_0 .net "c", 0 0, L_0000017c43e2b3a0;  alias, 1 drivers
S_0000017c4381a500 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4381bf90;
 .timescale 0 0;
P_0000017c4324b280 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43e2c0c0 .functor XOR 1, L_0000017c43cf3ea0, L_0000017c43e1f8f0, C4<0>, C4<0>;
v0000017c438e3880_0 .net *"_ivl_1", 0 0, L_0000017c43e1f8f0;  1 drivers
S_0000017c4381bae0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e2b800 .functor OR 1, L_0000017c43e2c2f0, L_0000017c43e2ae60, C4<0>, C4<0>;
v0000017c438e2200_0 .net "S", 0 0, L_0000017c43e2aa70;  1 drivers
v0000017c438e1b20_0 .net "a", 0 0, L_0000017c43e1db90;  1 drivers
v0000017c438e1bc0_0 .net "b", 0 0, L_0000017c43e1f2b0;  1 drivers
v0000017c438e2a20_0 .net "c", 0 0, L_0000017c43e2b800;  1 drivers
v0000017c438e3a60_0 .net "carry_1", 0 0, L_0000017c43e2c2f0;  1 drivers
v0000017c438e22a0_0 .net "carry_2", 0 0, L_0000017c43e2ae60;  1 drivers
v0000017c438e2160_0 .net "cin", 0 0, L_0000017c43e1fad0;  1 drivers
v0000017c438e1940_0 .net "sum_1", 0 0, L_0000017c43e2c210;  1 drivers
S_0000017c43822200 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381bae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2c210 .functor XOR 1, L_0000017c43e1db90, L_0000017c43e1f2b0, C4<0>, C4<0>;
L_0000017c43e2c2f0 .functor AND 1, L_0000017c43e1db90, L_0000017c43e1f2b0, C4<1>, C4<1>;
v0000017c438e0ea0_0 .net "S", 0 0, L_0000017c43e2c210;  alias, 1 drivers
v0000017c438e32e0_0 .net "a", 0 0, L_0000017c43e1db90;  alias, 1 drivers
v0000017c438e2660_0 .net "b", 0 0, L_0000017c43e1f2b0;  alias, 1 drivers
v0000017c438e20c0_0 .net "c", 0 0, L_0000017c43e2c2f0;  alias, 1 drivers
S_0000017c4381f000 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381bae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e2aa70 .functor XOR 1, L_0000017c43e2c210, L_0000017c43e1fad0, C4<0>, C4<0>;
L_0000017c43e2ae60 .functor AND 1, L_0000017c43e2c210, L_0000017c43e1fad0, C4<1>, C4<1>;
v0000017c438e2840_0 .net "S", 0 0, L_0000017c43e2aa70;  alias, 1 drivers
v0000017c438e19e0_0 .net "a", 0 0, L_0000017c43e2c210;  alias, 1 drivers
v0000017c438e2340_0 .net "b", 0 0, L_0000017c43e1fad0;  alias, 1 drivers
v0000017c438e4000_0 .net "c", 0 0, L_0000017c43e2ae60;  alias, 1 drivers
S_0000017c4381d570 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e49010 .functor AND 1, L_0000017c43e19d10, L_0000017c43e1a990, C4<1>, C4<1>;
v0000017c438e3060_0 .net "X", 0 0, L_0000017c43e19d10;  alias, 1 drivers
v0000017c438e2d40_0 .net "Y", 0 0, L_0000017c43e1a990;  alias, 1 drivers
v0000017c438e3f60_0 .net "Z", 2 0, L_0000017c43e1a2b0;  alias, 1 drivers
L_0000017c43cf3af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438e3920_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3af8;  1 drivers
L_0000017c43cf3b40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438e1c60_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf3b40;  1 drivers
v0000017c438e2de0_0 .net *"_ivl_9", 0 0, L_0000017c43e49010;  1 drivers
L_0000017c43e1a2b0 .concat8 [ 1 1 1 0], L_0000017c43e49010, L_0000017c43cf3b40, L_0000017c43cf3af8;
S_0000017c4381faf0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e49080 .functor AND 1, L_0000017c43e187d0, L_0000017c43e1a030, C4<1>, C4<1>;
v0000017c438e2c00_0 .net "X", 0 0, L_0000017c43e187d0;  alias, 1 drivers
v0000017c438e2ca0_0 .net "Y", 0 0, L_0000017c43e1a030;  alias, 1 drivers
v0000017c438e2e80_0 .net "Z", 2 0, L_0000017c43e19770;  alias, 1 drivers
L_0000017c43cf3b88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438e2f20_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3b88;  1 drivers
L_0000017c43cf3bd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438e3e20_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf3bd0;  1 drivers
v0000017c438e2fc0_0 .net *"_ivl_9", 0 0, L_0000017c43e49080;  1 drivers
L_0000017c43e19770 .concat8 [ 1 1 1 0], L_0000017c43e49080, L_0000017c43cf3bd0, L_0000017c43cf3b88;
S_0000017c4381d700 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43e490f0 .functor AND 1, o0000017c43851348, o0000017c43851378, C4<1>, C4<1>;
v0000017c438e3100_0 .net "X", 0 0, o0000017c43851348;  alias, 0 drivers
v0000017c438e3380_0 .net "Y", 0 0, o0000017c43851378;  alias, 0 drivers
v0000017c438e31a0_0 .net "Z", 2 0, L_0000017c43e1a350;  alias, 1 drivers
L_0000017c43cf3c18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438e3b00_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf3c18;  1 drivers
L_0000017c43cf3c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438e3420_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf3c60;  1 drivers
v0000017c438e34c0_0 .net *"_ivl_9", 0 0, L_0000017c43e490f0;  1 drivers
L_0000017c43e1a350 .concat8 [ 1 1 1 0], L_0000017c43e490f0, L_0000017c43cf3c60, L_0000017c43cf3c18;
S_0000017c43822b60 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547d80 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547db8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547df0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c438e37e0_0 .net *"_ivl_0", 4 0, L_0000017c43e1b110;  1 drivers
L_0000017c43cf3d38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c438e3600_0 .net *"_ivl_3", 1 0, L_0000017c43cf3d38;  1 drivers
v0000017c438e3560_0 .net *"_ivl_6", 2 0, L_0000017c43e1bc50;  1 drivers
L_0000017c43cf3d80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c438e3ec0_0 .net *"_ivl_8", 1 0, L_0000017c43cf3d80;  1 drivers
v0000017c438e36a0_0 .net "a", 2 0, L_0000017c43e1a2b0;  alias, 1 drivers
v0000017c438e3ce0_0 .net "a_out", 4 0, L_0000017c43e1b1b0;  alias, 1 drivers
L_0000017c43e1b110 .concat [ 3 2 0 0], L_0000017c43e1a2b0, L_0000017c43cf3d38;
L_0000017c43e1bc50 .part L_0000017c43e1b110, 0, 3;
L_0000017c43e1b1b0 .concat [ 2 3 0 0], L_0000017c43cf3d80, L_0000017c43e1bc50;
S_0000017c4381ee70 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547540 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547578 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435475b0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c438e39c0_0 .net *"_ivl_0", 4 0, L_0000017c43e1d4b0;  1 drivers
L_0000017c43cf3dc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c438e3740_0 .net *"_ivl_3", 1 0, L_0000017c43cf3dc8;  1 drivers
v0000017c438e1d00_0 .net *"_ivl_6", 3 0, L_0000017c43e1c290;  1 drivers
L_0000017c43cf3e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c438e3ba0_0 .net *"_ivl_8", 0 0, L_0000017c43cf3e10;  1 drivers
v0000017c438e3c40_0 .net "a", 2 0, L_0000017c43e1b570;  alias, 1 drivers
v0000017c438e40a0_0 .net "a_out", 4 0, L_0000017c43e1c970;  alias, 1 drivers
L_0000017c43e1d4b0 .concat [ 3 2 0 0], L_0000017c43e1b570, L_0000017c43cf3dc8;
L_0000017c43e1c290 .part L_0000017c43e1d4b0, 0, 4;
L_0000017c43e1c970 .concat [ 1 4 0 0], L_0000017c43cf3e10, L_0000017c43e1c290;
S_0000017c43820c20 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c4381a820;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324afc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf3cf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43e4aeb0 .functor BUFZ 1, L_0000017c43cf3cf0, C4<0>, C4<0>, C4<0>;
v0000017c438e68a0_0 .net "S", 2 0, L_0000017c43e1b570;  alias, 1 drivers
v0000017c438e55e0_0 .net *"_ivl_0", 0 0, L_0000017c43e4a430;  1 drivers
v0000017c438e5720_0 .net *"_ivl_10", 0 0, L_0000017c43e4a0b0;  1 drivers
v0000017c438e6080_0 .net *"_ivl_20", 0 0, L_0000017c43e4a740;  1 drivers
v0000017c438e61c0_0 .net *"_ivl_36", 0 0, L_0000017c43e4aeb0;  1 drivers
v0000017c438e4140_0 .net "a", 2 0, L_0000017c43e1a350;  alias, 1 drivers
v0000017c438e41e0_0 .net "b", 2 0, L_0000017c43e1af30;  alias, 1 drivers
v0000017c438e5860_0 .net "b1", 2 0, L_0000017c43e1b9d0;  1 drivers
v0000017c438e5ae0_0 .net "c", 0 0, L_0000017c43e1b070;  alias, 1 drivers
v0000017c438e5b80_0 .net "cin", 0 0, L_0000017c43cf3cf0;  1 drivers
v0000017c438e5cc0_0 .net "co", 3 0, L_0000017c43e1b390;  1 drivers
L_0000017c43e1d0f0 .part L_0000017c43e1af30, 0, 1;
L_0000017c43e1ad50 .part L_0000017c43e1a350, 0, 1;
L_0000017c43e1d190 .part L_0000017c43e1b9d0, 0, 1;
L_0000017c43e1b2f0 .part L_0000017c43e1b390, 0, 1;
L_0000017c43e1c510 .part L_0000017c43e1af30, 1, 1;
L_0000017c43e1adf0 .part L_0000017c43e1a350, 1, 1;
L_0000017c43e1b610 .part L_0000017c43e1b9d0, 1, 1;
L_0000017c43e1c1f0 .part L_0000017c43e1b390, 1, 1;
L_0000017c43e1b9d0 .concat8 [ 1 1 1 0], L_0000017c43e4a430, L_0000017c43e4a0b0, L_0000017c43e4a740;
L_0000017c43e1bd90 .part L_0000017c43e1af30, 2, 1;
L_0000017c43e1afd0 .part L_0000017c43e1a350, 2, 1;
L_0000017c43e1bf70 .part L_0000017c43e1b9d0, 2, 1;
L_0000017c43e1c3d0 .part L_0000017c43e1b390, 2, 1;
L_0000017c43e1b570 .concat8 [ 1 1 1 0], L_0000017c43e4a820, L_0000017c43e4aac0, L_0000017c43e4ad60;
L_0000017c43e1b390 .concat8 [ 1 1 1 1], L_0000017c43e4aeb0, L_0000017c43e4aa50, L_0000017c43e4a5f0, L_0000017c43e4ae40;
L_0000017c43e1b070 .part L_0000017c43e1b390, 3, 1;
S_0000017c43822cf0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43820c20;
 .timescale 0 0;
P_0000017c4324aac0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43e4a430 .functor XOR 1, L_0000017c43cf3cf0, L_0000017c43e1d0f0, C4<0>, C4<0>;
v0000017c438e6260_0 .net *"_ivl_1", 0 0, L_0000017c43e1d0f0;  1 drivers
S_0000017c43822e80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43822cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e4aa50 .functor OR 1, L_0000017c43e4a900, L_0000017c43e4a580, C4<0>, C4<0>;
v0000017c438e4d20_0 .net "S", 0 0, L_0000017c43e4a820;  1 drivers
v0000017c438e45a0_0 .net "a", 0 0, L_0000017c43e1ad50;  1 drivers
v0000017c438e54a0_0 .net "b", 0 0, L_0000017c43e1d190;  1 drivers
v0000017c438e4fa0_0 .net "c", 0 0, L_0000017c43e4aa50;  1 drivers
v0000017c438e4b40_0 .net "carry_1", 0 0, L_0000017c43e4a900;  1 drivers
v0000017c438e5fe0_0 .net "carry_2", 0 0, L_0000017c43e4a580;  1 drivers
v0000017c438e6440_0 .net "cin", 0 0, L_0000017c43e1b2f0;  1 drivers
v0000017c438e57c0_0 .net "sum_1", 0 0, L_0000017c43e4a660;  1 drivers
S_0000017c43821710 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43822e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4a660 .functor XOR 1, L_0000017c43e1ad50, L_0000017c43e1d190, C4<0>, C4<0>;
L_0000017c43e4a900 .functor AND 1, L_0000017c43e1ad50, L_0000017c43e1d190, C4<1>, C4<1>;
v0000017c438e2020_0 .net "S", 0 0, L_0000017c43e4a660;  alias, 1 drivers
v0000017c438e3d80_0 .net "a", 0 0, L_0000017c43e1ad50;  alias, 1 drivers
v0000017c438e1da0_0 .net "b", 0 0, L_0000017c43e1d190;  alias, 1 drivers
v0000017c438e1e40_0 .net "c", 0 0, L_0000017c43e4a900;  alias, 1 drivers
S_0000017c438218a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43822e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4a820 .functor XOR 1, L_0000017c43e4a660, L_0000017c43e1b2f0, C4<0>, C4<0>;
L_0000017c43e4a580 .functor AND 1, L_0000017c43e4a660, L_0000017c43e1b2f0, C4<1>, C4<1>;
v0000017c438e1f80_0 .net "S", 0 0, L_0000017c43e4a820;  alias, 1 drivers
v0000017c438e66c0_0 .net "a", 0 0, L_0000017c43e4a660;  alias, 1 drivers
v0000017c438e4960_0 .net "b", 0 0, L_0000017c43e1b2f0;  alias, 1 drivers
v0000017c438e6300_0 .net "c", 0 0, L_0000017c43e4a580;  alias, 1 drivers
S_0000017c4381ece0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43820c20;
 .timescale 0 0;
P_0000017c4324ab00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43e4a0b0 .functor XOR 1, L_0000017c43cf3cf0, L_0000017c43e1c510, C4<0>, C4<0>;
v0000017c438e4f00_0 .net *"_ivl_1", 0 0, L_0000017c43e1c510;  1 drivers
S_0000017c43820770 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e4a5f0 .functor OR 1, L_0000017c43e4a4a0, L_0000017c43e4aba0, C4<0>, C4<0>;
v0000017c438e4820_0 .net "S", 0 0, L_0000017c43e4aac0;  1 drivers
v0000017c438e6620_0 .net "a", 0 0, L_0000017c43e1adf0;  1 drivers
v0000017c438e4aa0_0 .net "b", 0 0, L_0000017c43e1b610;  1 drivers
v0000017c438e4dc0_0 .net "c", 0 0, L_0000017c43e4a5f0;  1 drivers
v0000017c438e5c20_0 .net "carry_1", 0 0, L_0000017c43e4a4a0;  1 drivers
v0000017c438e4640_0 .net "carry_2", 0 0, L_0000017c43e4aba0;  1 drivers
v0000017c438e4e60_0 .net "cin", 0 0, L_0000017c43e1c1f0;  1 drivers
v0000017c438e4be0_0 .net "sum_1", 0 0, L_0000017c43e4a120;  1 drivers
S_0000017c4381d3e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43820770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4a120 .functor XOR 1, L_0000017c43e1adf0, L_0000017c43e1b610, C4<0>, C4<0>;
L_0000017c43e4a4a0 .functor AND 1, L_0000017c43e1adf0, L_0000017c43e1b610, C4<1>, C4<1>;
v0000017c438e4c80_0 .net "S", 0 0, L_0000017c43e4a120;  alias, 1 drivers
v0000017c438e5220_0 .net "a", 0 0, L_0000017c43e1adf0;  alias, 1 drivers
v0000017c438e63a0_0 .net "b", 0 0, L_0000017c43e1b610;  alias, 1 drivers
v0000017c438e5900_0 .net "c", 0 0, L_0000017c43e4a4a0;  alias, 1 drivers
S_0000017c4381e1f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43820770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4aac0 .functor XOR 1, L_0000017c43e4a120, L_0000017c43e1c1f0, C4<0>, C4<0>;
L_0000017c43e4aba0 .functor AND 1, L_0000017c43e4a120, L_0000017c43e1c1f0, C4<1>, C4<1>;
v0000017c438e5e00_0 .net "S", 0 0, L_0000017c43e4aac0;  alias, 1 drivers
v0000017c438e48c0_0 .net "a", 0 0, L_0000017c43e4a120;  alias, 1 drivers
v0000017c438e5f40_0 .net "b", 0 0, L_0000017c43e1c1f0;  alias, 1 drivers
v0000017c438e4a00_0 .net "c", 0 0, L_0000017c43e4aba0;  alias, 1 drivers
S_0000017c4381f640 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43820c20;
 .timescale 0 0;
P_0000017c4324b240 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43e4a740 .functor XOR 1, L_0000017c43cf3cf0, L_0000017c43e1bd90, C4<0>, C4<0>;
v0000017c438e5540_0 .net *"_ivl_1", 0 0, L_0000017c43e1bd90;  1 drivers
S_0000017c4381e830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43e4ae40 .functor OR 1, L_0000017c43e4ac10, L_0000017c43e4add0, C4<0>, C4<0>;
v0000017c438e5180_0 .net "S", 0 0, L_0000017c43e4ad60;  1 drivers
v0000017c438e5680_0 .net "a", 0 0, L_0000017c43e1afd0;  1 drivers
v0000017c438e6800_0 .net "b", 0 0, L_0000017c43e1bf70;  1 drivers
v0000017c438e46e0_0 .net "c", 0 0, L_0000017c43e4ae40;  1 drivers
v0000017c438e6580_0 .net "carry_1", 0 0, L_0000017c43e4ac10;  1 drivers
v0000017c438e5400_0 .net "carry_2", 0 0, L_0000017c43e4add0;  1 drivers
v0000017c438e59a0_0 .net "cin", 0 0, L_0000017c43e1c3d0;  1 drivers
v0000017c438e5a40_0 .net "sum_1", 0 0, L_0000017c43e4a7b0;  1 drivers
S_0000017c43820130 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4a7b0 .functor XOR 1, L_0000017c43e1afd0, L_0000017c43e1bf70, C4<0>, C4<0>;
L_0000017c43e4ac10 .functor AND 1, L_0000017c43e1afd0, L_0000017c43e1bf70, C4<1>, C4<1>;
v0000017c438e6120_0 .net "S", 0 0, L_0000017c43e4a7b0;  alias, 1 drivers
v0000017c438e5040_0 .net "a", 0 0, L_0000017c43e1afd0;  alias, 1 drivers
v0000017c438e52c0_0 .net "b", 0 0, L_0000017c43e1bf70;  alias, 1 drivers
v0000017c438e6760_0 .net "c", 0 0, L_0000017c43e4ac10;  alias, 1 drivers
S_0000017c4381f7d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43e4ad60 .functor XOR 1, L_0000017c43e4a7b0, L_0000017c43e1c3d0, C4<0>, C4<0>;
L_0000017c43e4add0 .functor AND 1, L_0000017c43e4a7b0, L_0000017c43e1c3d0, C4<1>, C4<1>;
v0000017c438e4780_0 .net "S", 0 0, L_0000017c43e4ad60;  alias, 1 drivers
v0000017c438e50e0_0 .net "a", 0 0, L_0000017c43e4a7b0;  alias, 1 drivers
v0000017c438e64e0_0 .net "b", 0 0, L_0000017c43e1c3d0;  alias, 1 drivers
v0000017c438e5360_0 .net "c", 0 0, L_0000017c43e4add0;  alias, 1 drivers
S_0000017c43820900 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c435475f0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547628 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43547660 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c438e70c0_0 .net *"_ivl_0", 8 0, L_0000017c43e1fcb0;  1 drivers
L_0000017c43cf3f78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c438e8100_0 .net *"_ivl_3", 3 0, L_0000017c43cf3f78;  1 drivers
v0000017c438e7ca0_0 .net *"_ivl_6", 4 0, L_0000017c43e1da50;  1 drivers
L_0000017c43cf3fc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c438e7ac0_0 .net *"_ivl_8", 3 0, L_0000017c43cf3fc0;  1 drivers
v0000017c438e81a0_0 .net "a", 4 0, L_0000017c43e16d90;  alias, 1 drivers
v0000017c438e8ec0_0 .net "a_out", 8 0, L_0000017c43e1ea90;  alias, 1 drivers
L_0000017c43e1fcb0 .concat [ 5 4 0 0], L_0000017c43e16d90, L_0000017c43cf3f78;
L_0000017c43e1da50 .part L_0000017c43e1fcb0, 0, 5;
L_0000017c43e1ea90 .concat [ 4 5 0 0], L_0000017c43cf3fc0, L_0000017c43e1da50;
S_0000017c43820db0 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43548300 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548338 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43548370 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c438e7200_0 .net *"_ivl_0", 8 0, L_0000017c43e1eb30;  1 drivers
L_0000017c43cf4008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c438e9000_0 .net *"_ivl_3", 3 0, L_0000017c43cf4008;  1 drivers
v0000017c438e6e40_0 .net *"_ivl_6", 6 0, L_0000017c43e1ebd0;  1 drivers
L_0000017c43cf4050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c438e72a0_0 .net *"_ivl_8", 1 0, L_0000017c43cf4050;  1 drivers
v0000017c438e8420_0 .net "a", 4 0, L_0000017c43e1e8b0;  alias, 1 drivers
v0000017c438e75c0_0 .net "a_out", 8 0, L_0000017c43e20bb0;  alias, 1 drivers
L_0000017c43e1eb30 .concat [ 5 4 0 0], L_0000017c43e1e8b0, L_0000017c43cf4008;
L_0000017c43e1ebd0 .part L_0000017c43e1eb30, 0, 7;
L_0000017c43e20bb0 .concat [ 2 7 0 0], L_0000017c43cf4050, L_0000017c43e1ebd0;
S_0000017c4381d890 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c437fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324a3c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf3f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43ea88a0 .functor BUFZ 1, L_0000017c43cf3f30, C4<0>, C4<0>, C4<0>;
v0000017c438ea680_0 .net "S", 4 0, L_0000017c43e1e8b0;  alias, 1 drivers
v0000017c438e93c0_0 .net *"_ivl_0", 0 0, L_0000017c43ea82f0;  1 drivers
v0000017c438eacc0_0 .net *"_ivl_10", 0 0, L_0000017c43ea87c0;  1 drivers
v0000017c438ead60_0 .net *"_ivl_20", 0 0, L_0000017c43ea83d0;  1 drivers
v0000017c438eaea0_0 .net *"_ivl_30", 0 0, L_0000017c43ea8ad0;  1 drivers
v0000017c438eb4e0_0 .net *"_ivl_40", 0 0, L_0000017c43ea72c0;  1 drivers
v0000017c438ea720_0 .net *"_ivl_56", 0 0, L_0000017c43ea88a0;  1 drivers
v0000017c438eb080_0 .net "a", 4 0, L_0000017c43e1e9f0;  alias, 1 drivers
v0000017c438e9460_0 .net "b", 4 0, L_0000017c43e1dcd0;  alias, 1 drivers
v0000017c438e9500_0 .net "b1", 4 0, L_0000017c43e1e130;  1 drivers
v0000017c438e95a0_0 .net "c", 0 0, L_0000017c43e1fc10;  alias, 1 drivers
v0000017c438e9820_0 .net "cin", 0 0, L_0000017c43cf3f30;  1 drivers
v0000017c438ecde0_0 .net "co", 5 0, L_0000017c43e1d910;  1 drivers
L_0000017c43e1e4f0 .part L_0000017c43e1dcd0, 0, 1;
L_0000017c43e1d730 .part L_0000017c43e1e9f0, 0, 1;
L_0000017c43e1f850 .part L_0000017c43e1e130, 0, 1;
L_0000017c43e1e590 .part L_0000017c43e1d910, 0, 1;
L_0000017c43e1df50 .part L_0000017c43e1dcd0, 1, 1;
L_0000017c43e1e310 .part L_0000017c43e1e9f0, 1, 1;
L_0000017c43e1f170 .part L_0000017c43e1e130, 1, 1;
L_0000017c43e1d550 .part L_0000017c43e1d910, 1, 1;
L_0000017c43e1fa30 .part L_0000017c43e1dcd0, 2, 1;
L_0000017c43e1d9b0 .part L_0000017c43e1e9f0, 2, 1;
L_0000017c43e1e770 .part L_0000017c43e1e130, 2, 1;
L_0000017c43e1f030 .part L_0000017c43e1d910, 2, 1;
L_0000017c43e1dff0 .part L_0000017c43e1dcd0, 3, 1;
L_0000017c43e1e810 .part L_0000017c43e1e9f0, 3, 1;
L_0000017c43e1e090 .part L_0000017c43e1e130, 3, 1;
L_0000017c43e1e950 .part L_0000017c43e1d910, 3, 1;
LS_0000017c43e1e130_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea82f0, L_0000017c43ea87c0, L_0000017c43ea83d0, L_0000017c43ea8ad0;
LS_0000017c43e1e130_0_4 .concat8 [ 1 0 0 0], L_0000017c43ea72c0;
L_0000017c43e1e130 .concat8 [ 4 1 0 0], LS_0000017c43e1e130_0_0, LS_0000017c43e1e130_0_4;
L_0000017c43e1e450 .part L_0000017c43e1dcd0, 4, 1;
L_0000017c43e1e1d0 .part L_0000017c43e1e9f0, 4, 1;
L_0000017c43e1f0d0 .part L_0000017c43e1e130, 4, 1;
L_0000017c43e1d5f0 .part L_0000017c43e1d910, 4, 1;
LS_0000017c43e1e8b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea7fe0, L_0000017c43ea79c0, L_0000017c43ea7480, L_0000017c43ea8a60;
LS_0000017c43e1e8b0_0_4 .concat8 [ 1 0 0 0], L_0000017c43ea8b40;
L_0000017c43e1e8b0 .concat8 [ 4 1 0 0], LS_0000017c43e1e8b0_0_0, LS_0000017c43e1e8b0_0_4;
LS_0000017c43e1d910_0_0 .concat8 [ 1 1 1 1], L_0000017c43ea88a0, L_0000017c43ea7170, L_0000017c43ea8360, L_0000017c43ea7a30;
LS_0000017c43e1d910_0_4 .concat8 [ 1 1 0 0], L_0000017c43ea74f0, L_0000017c43ea86e0;
L_0000017c43e1d910 .concat8 [ 4 2 0 0], LS_0000017c43e1d910_0_0, LS_0000017c43e1d910_0_4;
L_0000017c43e1fc10 .part L_0000017c43e1d910, 5, 1;
S_0000017c438231a0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4381d890;
 .timescale 0 0;
P_0000017c4324ab40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ea82f0 .functor XOR 1, L_0000017c43cf3f30, L_0000017c43e1e4f0, C4<0>, C4<0>;
v0000017c438e7de0_0 .net *"_ivl_1", 0 0, L_0000017c43e1e4f0;  1 drivers
S_0000017c43823330 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438231a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea7170 .functor OR 1, L_0000017c43ea89f0, L_0000017c43ea8050, C4<0>, C4<0>;
v0000017c438e8560_0 .net "S", 0 0, L_0000017c43ea7fe0;  1 drivers
v0000017c438e6a80_0 .net "a", 0 0, L_0000017c43e1d730;  1 drivers
v0000017c438e7660_0 .net "b", 0 0, L_0000017c43e1f850;  1 drivers
v0000017c438e6bc0_0 .net "c", 0 0, L_0000017c43ea7170;  1 drivers
v0000017c438e8a60_0 .net "carry_1", 0 0, L_0000017c43ea89f0;  1 drivers
v0000017c438e7d40_0 .net "carry_2", 0 0, L_0000017c43ea8050;  1 drivers
v0000017c438e86a0_0 .net "cin", 0 0, L_0000017c43e1e590;  1 drivers
v0000017c438e7c00_0 .net "sum_1", 0 0, L_0000017c43ea8130;  1 drivers
S_0000017c4381da20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43823330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8130 .functor XOR 1, L_0000017c43e1d730, L_0000017c43e1f850, C4<0>, C4<0>;
L_0000017c43ea89f0 .functor AND 1, L_0000017c43e1d730, L_0000017c43e1f850, C4<1>, C4<1>;
v0000017c438e90a0_0 .net "S", 0 0, L_0000017c43ea8130;  alias, 1 drivers
v0000017c438e7980_0 .net "a", 0 0, L_0000017c43e1d730;  alias, 1 drivers
v0000017c438e6940_0 .net "b", 0 0, L_0000017c43e1f850;  alias, 1 drivers
v0000017c438e69e0_0 .net "c", 0 0, L_0000017c43ea89f0;  alias, 1 drivers
S_0000017c4381e6a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43823330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7fe0 .functor XOR 1, L_0000017c43ea8130, L_0000017c43e1e590, C4<0>, C4<0>;
L_0000017c43ea8050 .functor AND 1, L_0000017c43ea8130, L_0000017c43e1e590, C4<1>, C4<1>;
v0000017c438e7b60_0 .net "S", 0 0, L_0000017c43ea7fe0;  alias, 1 drivers
v0000017c438e7340_0 .net "a", 0 0, L_0000017c43ea8130;  alias, 1 drivers
v0000017c438e7fc0_0 .net "b", 0 0, L_0000017c43e1e590;  alias, 1 drivers
v0000017c438e73e0_0 .net "c", 0 0, L_0000017c43ea8050;  alias, 1 drivers
S_0000017c43821ee0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4381d890;
 .timescale 0 0;
P_0000017c4324a7c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ea87c0 .functor XOR 1, L_0000017c43cf3f30, L_0000017c43e1df50, C4<0>, C4<0>;
v0000017c438eb300_0 .net *"_ivl_1", 0 0, L_0000017c43e1df50;  1 drivers
S_0000017c43821d50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43821ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea8360 .functor OR 1, L_0000017c43ea7560, L_0000017c43ea78e0, C4<0>, C4<0>;
v0000017c438e8b00_0 .net "S", 0 0, L_0000017c43ea79c0;  1 drivers
v0000017c438e8ba0_0 .net "a", 0 0, L_0000017c43e1e310;  1 drivers
v0000017c438e6c60_0 .net "b", 0 0, L_0000017c43e1f170;  1 drivers
v0000017c438e6da0_0 .net "c", 0 0, L_0000017c43ea8360;  1 drivers
v0000017c438e6ee0_0 .net "carry_1", 0 0, L_0000017c43ea7560;  1 drivers
v0000017c438e7480_0 .net "carry_2", 0 0, L_0000017c43ea78e0;  1 drivers
v0000017c438e7520_0 .net "cin", 0 0, L_0000017c43e1d550;  1 drivers
v0000017c438e7840_0 .net "sum_1", 0 0, L_0000017c43ea8670;  1 drivers
S_0000017c43820450 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43821d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8670 .functor XOR 1, L_0000017c43e1e310, L_0000017c43e1f170, C4<0>, C4<0>;
L_0000017c43ea7560 .functor AND 1, L_0000017c43e1e310, L_0000017c43e1f170, C4<1>, C4<1>;
v0000017c438e8600_0 .net "S", 0 0, L_0000017c43ea8670;  alias, 1 drivers
v0000017c438e8740_0 .net "a", 0 0, L_0000017c43e1e310;  alias, 1 drivers
v0000017c438e7e80_0 .net "b", 0 0, L_0000017c43e1f170;  alias, 1 drivers
v0000017c438e87e0_0 .net "c", 0 0, L_0000017c43ea7560;  alias, 1 drivers
S_0000017c43822520 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43821d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea79c0 .functor XOR 1, L_0000017c43ea8670, L_0000017c43e1d550, C4<0>, C4<0>;
L_0000017c43ea78e0 .functor AND 1, L_0000017c43ea8670, L_0000017c43e1d550, C4<1>, C4<1>;
v0000017c438e6d00_0 .net "S", 0 0, L_0000017c43ea79c0;  alias, 1 drivers
v0000017c438e7700_0 .net "a", 0 0, L_0000017c43ea8670;  alias, 1 drivers
v0000017c438e8880_0 .net "b", 0 0, L_0000017c43e1d550;  alias, 1 drivers
v0000017c438e6b20_0 .net "c", 0 0, L_0000017c43ea78e0;  alias, 1 drivers
S_0000017c43821580 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4381d890;
 .timescale 0 0;
P_0000017c4324ac40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ea83d0 .functor XOR 1, L_0000017c43cf3f30, L_0000017c43e1fa30, C4<0>, C4<0>;
v0000017c438e9960_0 .net *"_ivl_1", 0 0, L_0000017c43e1fa30;  1 drivers
S_0000017c4381fc80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43821580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea7a30 .functor OR 1, L_0000017c43ea7800, L_0000017c43ea7870, C4<0>, C4<0>;
v0000017c438ea180_0 .net "S", 0 0, L_0000017c43ea7480;  1 drivers
v0000017c438eb6c0_0 .net "a", 0 0, L_0000017c43e1d9b0;  1 drivers
v0000017c438eb580_0 .net "b", 0 0, L_0000017c43e1e770;  1 drivers
v0000017c438ea4a0_0 .net "c", 0 0, L_0000017c43ea7a30;  1 drivers
v0000017c438eaa40_0 .net "carry_1", 0 0, L_0000017c43ea7800;  1 drivers
v0000017c438ea220_0 .net "carry_2", 0 0, L_0000017c43ea7870;  1 drivers
v0000017c438ea860_0 .net "cin", 0 0, L_0000017c43e1f030;  1 drivers
v0000017c438e9aa0_0 .net "sum_1", 0 0, L_0000017c43ea7950;  1 drivers
S_0000017c438226b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7950 .functor XOR 1, L_0000017c43e1d9b0, L_0000017c43e1e770, C4<0>, C4<0>;
L_0000017c43ea7800 .functor AND 1, L_0000017c43e1d9b0, L_0000017c43e1e770, C4<1>, C4<1>;
v0000017c438ea0e0_0 .net "S", 0 0, L_0000017c43ea7950;  alias, 1 drivers
v0000017c438ea7c0_0 .net "a", 0 0, L_0000017c43e1d9b0;  alias, 1 drivers
v0000017c438eb760_0 .net "b", 0 0, L_0000017c43e1e770;  alias, 1 drivers
v0000017c438eb120_0 .net "c", 0 0, L_0000017c43ea7800;  alias, 1 drivers
S_0000017c43820a90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea7480 .functor XOR 1, L_0000017c43ea7950, L_0000017c43e1f030, C4<0>, C4<0>;
L_0000017c43ea7870 .functor AND 1, L_0000017c43ea7950, L_0000017c43e1f030, C4<1>, C4<1>;
v0000017c438e91e0_0 .net "S", 0 0, L_0000017c43ea7480;  alias, 1 drivers
v0000017c438ea900_0 .net "a", 0 0, L_0000017c43ea7950;  alias, 1 drivers
v0000017c438e9dc0_0 .net "b", 0 0, L_0000017c43e1f030;  alias, 1 drivers
v0000017c438eb1c0_0 .net "c", 0 0, L_0000017c43ea7870;  alias, 1 drivers
S_0000017c43822070 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4381d890;
 .timescale 0 0;
P_0000017c4324a6c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ea8ad0 .functor XOR 1, L_0000017c43cf3f30, L_0000017c43e1dff0, C4<0>, C4<0>;
v0000017c438e9c80_0 .net *"_ivl_1", 0 0, L_0000017c43e1dff0;  1 drivers
S_0000017c43822390 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43822070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea74f0 .functor OR 1, L_0000017c43ea7720, L_0000017c43ea8590, C4<0>, C4<0>;
v0000017c438e9d20_0 .net "S", 0 0, L_0000017c43ea8a60;  1 drivers
v0000017c438ea2c0_0 .net "a", 0 0, L_0000017c43e1e810;  1 drivers
v0000017c438eb800_0 .net "b", 0 0, L_0000017c43e1e090;  1 drivers
v0000017c438ea360_0 .net "c", 0 0, L_0000017c43ea74f0;  1 drivers
v0000017c438eaae0_0 .net "carry_1", 0 0, L_0000017c43ea7720;  1 drivers
v0000017c438ea040_0 .net "carry_2", 0 0, L_0000017c43ea8590;  1 drivers
v0000017c438e9280_0 .net "cin", 0 0, L_0000017c43e1e950;  1 drivers
v0000017c438e9a00_0 .net "sum_1", 0 0, L_0000017c43ea8440;  1 drivers
S_0000017c4381f190 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43822390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8440 .functor XOR 1, L_0000017c43e1e810, L_0000017c43e1e090, C4<0>, C4<0>;
L_0000017c43ea7720 .functor AND 1, L_0000017c43e1e810, L_0000017c43e1e090, C4<1>, C4<1>;
v0000017c438e9640_0 .net "S", 0 0, L_0000017c43ea8440;  alias, 1 drivers
v0000017c438eaf40_0 .net "a", 0 0, L_0000017c43e1e810;  alias, 1 drivers
v0000017c438e9be0_0 .net "b", 0 0, L_0000017c43e1e090;  alias, 1 drivers
v0000017c438e9fa0_0 .net "c", 0 0, L_0000017c43ea7720;  alias, 1 drivers
S_0000017c4381f960 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43822390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8a60 .functor XOR 1, L_0000017c43ea8440, L_0000017c43e1e950, C4<0>, C4<0>;
L_0000017c43ea8590 .functor AND 1, L_0000017c43ea8440, L_0000017c43e1e950, C4<1>, C4<1>;
v0000017c438eb260_0 .net "S", 0 0, L_0000017c43ea8a60;  alias, 1 drivers
v0000017c438e9b40_0 .net "a", 0 0, L_0000017c43ea8440;  alias, 1 drivers
v0000017c438ea9a0_0 .net "b", 0 0, L_0000017c43e1e950;  alias, 1 drivers
v0000017c438eae00_0 .net "c", 0 0, L_0000017c43ea8590;  alias, 1 drivers
S_0000017c43822840 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4381d890;
 .timescale 0 0;
P_0000017c4324b2c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ea72c0 .functor XOR 1, L_0000017c43cf3f30, L_0000017c43e1e450, C4<0>, C4<0>;
v0000017c438ea5e0_0 .net *"_ivl_1", 0 0, L_0000017c43e1e450;  1 drivers
S_0000017c4381e060 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43822840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ea86e0 .functor OR 1, L_0000017c43ea8c20, L_0000017c43ea8600, C4<0>, C4<0>;
v0000017c438e9320_0 .net "S", 0 0, L_0000017c43ea8b40;  1 drivers
v0000017c438e98c0_0 .net "a", 0 0, L_0000017c43e1e1d0;  1 drivers
v0000017c438e9e60_0 .net "b", 0 0, L_0000017c43e1f0d0;  1 drivers
v0000017c438e9f00_0 .net "c", 0 0, L_0000017c43ea86e0;  1 drivers
v0000017c438eb440_0 .net "carry_1", 0 0, L_0000017c43ea8c20;  1 drivers
v0000017c438ea400_0 .net "carry_2", 0 0, L_0000017c43ea8600;  1 drivers
v0000017c438ea540_0 .net "cin", 0 0, L_0000017c43e1d5f0;  1 drivers
v0000017c438eafe0_0 .net "sum_1", 0 0, L_0000017c43ea84b0;  1 drivers
S_0000017c4381f320 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea84b0 .functor XOR 1, L_0000017c43e1e1d0, L_0000017c43e1f0d0, C4<0>, C4<0>;
L_0000017c43ea8c20 .functor AND 1, L_0000017c43e1e1d0, L_0000017c43e1f0d0, C4<1>, C4<1>;
v0000017c438eb620_0 .net "S", 0 0, L_0000017c43ea84b0;  alias, 1 drivers
v0000017c438eb3a0_0 .net "a", 0 0, L_0000017c43e1e1d0;  alias, 1 drivers
v0000017c438e9780_0 .net "b", 0 0, L_0000017c43e1f0d0;  alias, 1 drivers
v0000017c438e96e0_0 .net "c", 0 0, L_0000017c43ea8c20;  alias, 1 drivers
S_0000017c43820f40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ea8b40 .functor XOR 1, L_0000017c43ea84b0, L_0000017c43e1d5f0, C4<0>, C4<0>;
L_0000017c43ea8600 .functor AND 1, L_0000017c43ea84b0, L_0000017c43e1d5f0, C4<1>, C4<1>;
v0000017c438eab80_0 .net "S", 0 0, L_0000017c43ea8b40;  alias, 1 drivers
v0000017c438eb8a0_0 .net "a", 0 0, L_0000017c43ea84b0;  alias, 1 drivers
v0000017c438e9140_0 .net "b", 0 0, L_0000017c43e1d5f0;  alias, 1 drivers
v0000017c438eac20_0 .net "c", 0 0, L_0000017c43ea8600;  alias, 1 drivers
S_0000017c438229d0 .scope module, "l1" "left_shift" 2 82, 2 196 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 17 "a_out";
P_0000017c435478b0 .param/l "N" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c435478e8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c43547920 .param/l "shift" 0 2 196, +C4<00000000000000000000000000001000>;
v0000017c438eba80_0 .net *"_ivl_0", 16 0, L_0000017c43eee370;  1 drivers
L_0000017c43cf41b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c438ec660_0 .net *"_ivl_3", 7 0, L_0000017c43cf41b8;  1 drivers
v0000017c438ed920_0 .net *"_ivl_6", 8 0, L_0000017c43eee870;  1 drivers
L_0000017c43cf4200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c438ed240_0 .net *"_ivl_8", 7 0, L_0000017c43cf4200;  1 drivers
v0000017c438ebe40_0 .net "a", 8 0, L_0000017c43dfd390;  alias, 1 drivers
v0000017c438ebb20_0 .net "a_out", 16 0, L_0000017c43eed6f0;  alias, 1 drivers
L_0000017c43eee370 .concat [ 9 8 0 0], L_0000017c43dfd390, L_0000017c43cf41b8;
L_0000017c43eee870 .part L_0000017c43eee370, 0, 9;
L_0000017c43eed6f0 .concat [ 8 9 0 0], L_0000017c43cf4200, L_0000017c43eee870;
S_0000017c43823010 .scope module, "l2" "left_shift" 2 83, 2 196 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 17 "a_out";
P_0000017c43547960 .param/l "N" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43547998 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c435479d0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c438ed2e0_0 .net *"_ivl_0", 16 0, L_0000017c43eeea50;  1 drivers
L_0000017c43cf4248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c438ebbc0_0 .net *"_ivl_3", 7 0, L_0000017c43cf4248;  1 drivers
v0000017c438edce0_0 .net *"_ivl_6", 12 0, L_0000017c43eef450;  1 drivers
L_0000017c43cf4290 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c438ec480_0 .net *"_ivl_8", 3 0, L_0000017c43cf4290;  1 drivers
v0000017c438ee000_0 .net "a", 8 0, L_0000017c43eed650;  alias, 1 drivers
v0000017c438ec0c0_0 .net "a_out", 16 0, L_0000017c43eee910;  alias, 1 drivers
L_0000017c43eeea50 .concat [ 9 8 0 0], L_0000017c43eed650, L_0000017c43cf4248;
L_0000017c43eef450 .part L_0000017c43eeea50, 0, 13;
L_0000017c43eee910 .concat [ 4 13 0 0], L_0000017c43cf4290, L_0000017c43eef450;
S_0000017c4381dbb0 .scope module, "sub1" "rca_Nbit" 2 79, 2 233 0, S_0000017c43626370;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324b080 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf4170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43eaf0c0 .functor BUFZ 1, L_0000017c43cf4170, C4<0>, C4<0>, C4<0>;
v0000017c438f31e0_0 .net "S", 8 0, L_0000017c43eed650;  alias, 1 drivers
v0000017c438f4360_0 .net *"_ivl_0", 0 0, L_0000017c43eaca40;  1 drivers
v0000017c438f4220_0 .net *"_ivl_10", 0 0, L_0000017c43eac570;  1 drivers
v0000017c438f3c80_0 .net *"_ivl_20", 0 0, L_0000017c43ead7d0;  1 drivers
v0000017c438f42c0_0 .net *"_ivl_30", 0 0, L_0000017c43eacf80;  1 drivers
v0000017c438f56c0_0 .net *"_ivl_40", 0 0, L_0000017c43eae090;  1 drivers
v0000017c438f5580_0 .net *"_ivl_50", 0 0, L_0000017c43ead220;  1 drivers
v0000017c438f44a0_0 .net *"_ivl_60", 0 0, L_0000017c43eaf8a0;  1 drivers
v0000017c438f3820_0 .net *"_ivl_70", 0 0, L_0000017c43eaf2f0;  1 drivers
v0000017c438f4860_0 .net *"_ivl_80", 0 0, L_0000017c43eaeb10;  1 drivers
v0000017c438f5620_0 .net *"_ivl_96", 0 0, L_0000017c43eaf0c0;  1 drivers
v0000017c438f3280_0 .net "a", 8 0, L_0000017c43e22eb0;  alias, 1 drivers
v0000017c438f49a0_0 .net "b", 8 0, L_0000017c43eef6d0;  alias, 1 drivers
v0000017c438f5760_0 .net "b1", 8 0, L_0000017c43eef810;  1 drivers
v0000017c438f5800_0 .net "c", 0 0, L_0000017c43eee0f0;  alias, 1 drivers
v0000017c438f38c0_0 .net "cin", 0 0, L_0000017c43cf4170;  1 drivers
v0000017c438f3aa0_0 .net "co", 9 0, L_0000017c43eee4b0;  1 drivers
L_0000017c43eed970 .part L_0000017c43eef6d0, 0, 1;
L_0000017c43eeddd0 .part L_0000017c43e22eb0, 0, 1;
L_0000017c43eed470 .part L_0000017c43eef810, 0, 1;
L_0000017c43eee410 .part L_0000017c43eee4b0, 0, 1;
L_0000017c43eedfb0 .part L_0000017c43eef6d0, 1, 1;
L_0000017c43eeef50 .part L_0000017c43e22eb0, 1, 1;
L_0000017c43eee190 .part L_0000017c43eef810, 1, 1;
L_0000017c43eedc90 .part L_0000017c43eee4b0, 1, 1;
L_0000017c43eeda10 .part L_0000017c43eef6d0, 2, 1;
L_0000017c43eed790 .part L_0000017c43e22eb0, 2, 1;
L_0000017c43eee690 .part L_0000017c43eef810, 2, 1;
L_0000017c43eef270 .part L_0000017c43eee4b0, 2, 1;
L_0000017c43eef8b0 .part L_0000017c43eef6d0, 3, 1;
L_0000017c43eedb50 .part L_0000017c43e22eb0, 3, 1;
L_0000017c43eedbf0 .part L_0000017c43eef810, 3, 1;
L_0000017c43eef3b0 .part L_0000017c43eee4b0, 3, 1;
L_0000017c43eed510 .part L_0000017c43eef6d0, 4, 1;
L_0000017c43eeeff0 .part L_0000017c43e22eb0, 4, 1;
L_0000017c43eee230 .part L_0000017c43eef810, 4, 1;
L_0000017c43eedf10 .part L_0000017c43eee4b0, 4, 1;
L_0000017c43eef590 .part L_0000017c43eef6d0, 5, 1;
L_0000017c43eee7d0 .part L_0000017c43e22eb0, 5, 1;
L_0000017c43eef770 .part L_0000017c43eef810, 5, 1;
L_0000017c43eef130 .part L_0000017c43eee4b0, 5, 1;
L_0000017c43eedd30 .part L_0000017c43eef6d0, 6, 1;
L_0000017c43eeec30 .part L_0000017c43e22eb0, 6, 1;
L_0000017c43eeecd0 .part L_0000017c43eef810, 6, 1;
L_0000017c43eef090 .part L_0000017c43eee4b0, 6, 1;
L_0000017c43eee730 .part L_0000017c43eef6d0, 7, 1;
L_0000017c43eee2d0 .part L_0000017c43e22eb0, 7, 1;
L_0000017c43eee050 .part L_0000017c43eef810, 7, 1;
L_0000017c43eed330 .part L_0000017c43eee4b0, 7, 1;
LS_0000017c43eef810_0_0 .concat8 [ 1 1 1 1], L_0000017c43eaca40, L_0000017c43eac570, L_0000017c43ead7d0, L_0000017c43eacf80;
LS_0000017c43eef810_0_4 .concat8 [ 1 1 1 1], L_0000017c43eae090, L_0000017c43ead220, L_0000017c43eaf8a0, L_0000017c43eaf2f0;
LS_0000017c43eef810_0_8 .concat8 [ 1 0 0 0], L_0000017c43eaeb10;
L_0000017c43eef810 .concat8 [ 4 4 1 0], LS_0000017c43eef810_0_0, LS_0000017c43eef810_0_4, LS_0000017c43eef810_0_8;
L_0000017c43eede70 .part L_0000017c43eef6d0, 8, 1;
L_0000017c43eee550 .part L_0000017c43e22eb0, 8, 1;
L_0000017c43eeeeb0 .part L_0000017c43eef810, 8, 1;
L_0000017c43eef310 .part L_0000017c43eee4b0, 8, 1;
LS_0000017c43eed650_0_0 .concat8 [ 1 1 1 1], L_0000017c43eacea0, L_0000017c43eaddf0, L_0000017c43ead920, L_0000017c43eae020;
LS_0000017c43eed650_0_4 .concat8 [ 1 1 1 1], L_0000017c43eacc70, L_0000017c43ead450, L_0000017c43eaec60, L_0000017c43eae480;
LS_0000017c43eed650_0_8 .concat8 [ 1 0 0 0], L_0000017c43eaeb80;
L_0000017c43eed650 .concat8 [ 4 4 1 0], LS_0000017c43eed650_0_0, LS_0000017c43eed650_0_4, LS_0000017c43eed650_0_8;
LS_0000017c43eee4b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eaf0c0, L_0000017c43eac810, L_0000017c43ead840, L_0000017c43ead610;
LS_0000017c43eee4b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43eadf40, L_0000017c43ead990, L_0000017c43eaea30, L_0000017c43eae100;
LS_0000017c43eee4b0_0_8 .concat8 [ 1 1 0 0], L_0000017c43eaf980, L_0000017c43eae790;
L_0000017c43eee4b0 .concat8 [ 4 4 2 0], LS_0000017c43eee4b0_0_0, LS_0000017c43eee4b0_0_4, LS_0000017c43eee4b0_0_8;
L_0000017c43eee0f0 .part L_0000017c43eee4b0, 9, 1;
S_0000017c4381fe10 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324b300 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eaca40 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eed970, C4<0>, C4<0>;
v0000017c438ecac0_0 .net *"_ivl_1", 0 0, L_0000017c43eed970;  1 drivers
S_0000017c4381d0c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381fe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eac810 .functor OR 1, L_0000017c43ead760, L_0000017c43ead530, C4<0>, C4<0>;
v0000017c438ed380_0 .net "S", 0 0, L_0000017c43eacea0;  1 drivers
v0000017c438ec980_0 .net "a", 0 0, L_0000017c43eeddd0;  1 drivers
v0000017c438ed9c0_0 .net "b", 0 0, L_0000017c43eed470;  1 drivers
v0000017c438ec8e0_0 .net "c", 0 0, L_0000017c43eac810;  1 drivers
v0000017c438edd80_0 .net "carry_1", 0 0, L_0000017c43ead760;  1 drivers
v0000017c438ec5c0_0 .net "carry_2", 0 0, L_0000017c43ead530;  1 drivers
v0000017c438ec700_0 .net "cin", 0 0, L_0000017c43eee410;  1 drivers
v0000017c438eca20_0 .net "sum_1", 0 0, L_0000017c43eadd80;  1 drivers
S_0000017c4381e380 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eadd80 .functor XOR 1, L_0000017c43eeddd0, L_0000017c43eed470, C4<0>, C4<0>;
L_0000017c43ead760 .functor AND 1, L_0000017c43eeddd0, L_0000017c43eed470, C4<1>, C4<1>;
v0000017c438ed6a0_0 .net "S", 0 0, L_0000017c43eadd80;  alias, 1 drivers
v0000017c438ec160_0 .net "a", 0 0, L_0000017c43eeddd0;  alias, 1 drivers
v0000017c438ed7e0_0 .net "b", 0 0, L_0000017c43eed470;  alias, 1 drivers
v0000017c438ec2a0_0 .net "c", 0 0, L_0000017c43ead760;  alias, 1 drivers
S_0000017c4381e510 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eacea0 .functor XOR 1, L_0000017c43eadd80, L_0000017c43eee410, C4<0>, C4<0>;
L_0000017c43ead530 .functor AND 1, L_0000017c43eadd80, L_0000017c43eee410, C4<1>, C4<1>;
v0000017c438ec340_0 .net "S", 0 0, L_0000017c43eacea0;  alias, 1 drivers
v0000017c438ec520_0 .net "a", 0 0, L_0000017c43eadd80;  alias, 1 drivers
v0000017c438ed420_0 .net "b", 0 0, L_0000017c43eee410;  alias, 1 drivers
v0000017c438ebee0_0 .net "c", 0 0, L_0000017c43ead530;  alias, 1 drivers
S_0000017c4381f4b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324ab80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eac570 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eedfb0, C4<0>, C4<0>;
v0000017c438f06c0_0 .net *"_ivl_1", 0 0, L_0000017c43eedfb0;  1 drivers
S_0000017c4381ffa0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ead840 .functor OR 1, L_0000017c43eacab0, L_0000017c43eade60, C4<0>, C4<0>;
v0000017c438ef680_0 .net "S", 0 0, L_0000017c43eaddf0;  1 drivers
v0000017c438f08a0_0 .net "a", 0 0, L_0000017c43eeef50;  1 drivers
v0000017c438eea00_0 .net "b", 0 0, L_0000017c43eee190;  1 drivers
v0000017c438f0440_0 .net "c", 0 0, L_0000017c43ead840;  1 drivers
v0000017c438f03a0_0 .net "carry_1", 0 0, L_0000017c43eacab0;  1 drivers
v0000017c438ee960_0 .net "carry_2", 0 0, L_0000017c43eade60;  1 drivers
v0000017c438ee500_0 .net "cin", 0 0, L_0000017c43eedc90;  1 drivers
v0000017c438eefa0_0 .net "sum_1", 0 0, L_0000017c43ead5a0;  1 drivers
S_0000017c4381e9c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4381ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ead5a0 .functor XOR 1, L_0000017c43eeef50, L_0000017c43eee190, C4<0>, C4<0>;
L_0000017c43eacab0 .functor AND 1, L_0000017c43eeef50, L_0000017c43eee190, C4<1>, C4<1>;
v0000017c438ecb60_0 .net "S", 0 0, L_0000017c43ead5a0;  alias, 1 drivers
v0000017c438ecd40_0 .net "a", 0 0, L_0000017c43eeef50;  alias, 1 drivers
v0000017c438ef220_0 .net "b", 0 0, L_0000017c43eee190;  alias, 1 drivers
v0000017c438ef2c0_0 .net "c", 0 0, L_0000017c43eacab0;  alias, 1 drivers
S_0000017c438202c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4381ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaddf0 .functor XOR 1, L_0000017c43ead5a0, L_0000017c43eedc90, C4<0>, C4<0>;
L_0000017c43eade60 .functor AND 1, L_0000017c43ead5a0, L_0000017c43eedc90, C4<1>, C4<1>;
v0000017c438eee60_0 .net "S", 0 0, L_0000017c43eaddf0;  alias, 1 drivers
v0000017c438f0300_0 .net "a", 0 0, L_0000017c43ead5a0;  alias, 1 drivers
v0000017c438ef5e0_0 .net "b", 0 0, L_0000017c43eedc90;  alias, 1 drivers
v0000017c438ee460_0 .net "c", 0 0, L_0000017c43eade60;  alias, 1 drivers
S_0000017c4381dd40 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324ac80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ead7d0 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eeda10, C4<0>, C4<0>;
v0000017c438efc20_0 .net *"_ivl_1", 0 0, L_0000017c43eeda10;  1 drivers
S_0000017c438205e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ead610 .functor OR 1, L_0000017c43ead8b0, L_0000017c43eacdc0, C4<0>, C4<0>;
v0000017c438eeaa0_0 .net "S", 0 0, L_0000017c43ead920;  1 drivers
v0000017c438eebe0_0 .net "a", 0 0, L_0000017c43eed790;  1 drivers
v0000017c438f04e0_0 .net "b", 0 0, L_0000017c43eee690;  1 drivers
v0000017c438eeb40_0 .net "c", 0 0, L_0000017c43ead610;  1 drivers
v0000017c438f01c0_0 .net "carry_1", 0 0, L_0000017c43ead8b0;  1 drivers
v0000017c438ee140_0 .net "carry_2", 0 0, L_0000017c43eacdc0;  1 drivers
v0000017c438efae0_0 .net "cin", 0 0, L_0000017c43eef270;  1 drivers
v0000017c438f0760_0 .net "sum_1", 0 0, L_0000017c43eacc00;  1 drivers
S_0000017c438210d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438205e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eacc00 .functor XOR 1, L_0000017c43eed790, L_0000017c43eee690, C4<0>, C4<0>;
L_0000017c43ead8b0 .functor AND 1, L_0000017c43eed790, L_0000017c43eee690, C4<1>, C4<1>;
v0000017c438f0620_0 .net "S", 0 0, L_0000017c43eacc00;  alias, 1 drivers
v0000017c438ee1e0_0 .net "a", 0 0, L_0000017c43eed790;  alias, 1 drivers
v0000017c438ef900_0 .net "b", 0 0, L_0000017c43eee690;  alias, 1 drivers
v0000017c438eedc0_0 .net "c", 0 0, L_0000017c43ead8b0;  alias, 1 drivers
S_0000017c4381d250 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438205e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ead920 .functor XOR 1, L_0000017c43eacc00, L_0000017c43eef270, C4<0>, C4<0>;
L_0000017c43eacdc0 .functor AND 1, L_0000017c43eacc00, L_0000017c43eef270, C4<1>, C4<1>;
v0000017c438f0260_0 .net "S", 0 0, L_0000017c43ead920;  alias, 1 drivers
v0000017c438ef9a0_0 .net "a", 0 0, L_0000017c43eacc00;  alias, 1 drivers
v0000017c438efd60_0 .net "b", 0 0, L_0000017c43eef270;  alias, 1 drivers
v0000017c438efa40_0 .net "c", 0 0, L_0000017c43eacdc0;  alias, 1 drivers
S_0000017c43821260 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324a740 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eacf80 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eef8b0, C4<0>, C4<0>;
v0000017c438ee640_0 .net *"_ivl_1", 0 0, L_0000017c43eef8b0;  1 drivers
S_0000017c438213f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43821260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eadf40 .functor OR 1, L_0000017c43eac650, L_0000017c43eaded0, C4<0>, C4<0>;
v0000017c438efea0_0 .net "S", 0 0, L_0000017c43eae020;  1 drivers
v0000017c438efe00_0 .net "a", 0 0, L_0000017c43eedb50;  1 drivers
v0000017c438ef360_0 .net "b", 0 0, L_0000017c43eedbf0;  1 drivers
v0000017c438ef400_0 .net "c", 0 0, L_0000017c43eadf40;  1 drivers
v0000017c438eed20_0 .net "carry_1", 0 0, L_0000017c43eac650;  1 drivers
v0000017c438f0080_0 .net "carry_2", 0 0, L_0000017c43eaded0;  1 drivers
v0000017c438ef4a0_0 .net "cin", 0 0, L_0000017c43eef3b0;  1 drivers
v0000017c438eef00_0 .net "sum_1", 0 0, L_0000017c43eadfb0;  1 drivers
S_0000017c43821bc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eadfb0 .functor XOR 1, L_0000017c43eedb50, L_0000017c43eedbf0, C4<0>, C4<0>;
L_0000017c43eac650 .functor AND 1, L_0000017c43eedb50, L_0000017c43eedbf0, C4<1>, C4<1>;
v0000017c438ef720_0 .net "S", 0 0, L_0000017c43eadfb0;  alias, 1 drivers
v0000017c438f0120_0 .net "a", 0 0, L_0000017c43eedb50;  alias, 1 drivers
v0000017c438eec80_0 .net "b", 0 0, L_0000017c43eedbf0;  alias, 1 drivers
v0000017c438efb80_0 .net "c", 0 0, L_0000017c43eac650;  alias, 1 drivers
S_0000017c4381ded0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae020 .functor XOR 1, L_0000017c43eadfb0, L_0000017c43eef3b0, C4<0>, C4<0>;
L_0000017c43eaded0 .functor AND 1, L_0000017c43eadfb0, L_0000017c43eef3b0, C4<1>, C4<1>;
v0000017c438ef860_0 .net "S", 0 0, L_0000017c43eae020;  alias, 1 drivers
v0000017c438f0580_0 .net "a", 0 0, L_0000017c43eadfb0;  alias, 1 drivers
v0000017c438ef040_0 .net "b", 0 0, L_0000017c43eef3b0;  alias, 1 drivers
v0000017c438efcc0_0 .net "c", 0 0, L_0000017c43eaded0;  alias, 1 drivers
S_0000017c4381eb50 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324a480 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eae090 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eed510, C4<0>, C4<0>;
v0000017c438f17a0_0 .net *"_ivl_1", 0 0, L_0000017c43eed510;  1 drivers
S_0000017c43821a30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4381eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ead990 .functor OR 1, L_0000017c43eacb90, L_0000017c43eace30, C4<0>, C4<0>;
v0000017c438ee8c0_0 .net "S", 0 0, L_0000017c43eacc70;  1 drivers
v0000017c438ee3c0_0 .net "a", 0 0, L_0000017c43eeeff0;  1 drivers
v0000017c438ee5a0_0 .net "b", 0 0, L_0000017c43eee230;  1 drivers
v0000017c438ef7c0_0 .net "c", 0 0, L_0000017c43ead990;  1 drivers
v0000017c438ee780_0 .net "carry_1", 0 0, L_0000017c43eacb90;  1 drivers
v0000017c438ee820_0 .net "carry_2", 0 0, L_0000017c43eace30;  1 drivers
v0000017c438ef180_0 .net "cin", 0 0, L_0000017c43eedf10;  1 drivers
v0000017c438f1f20_0 .net "sum_1", 0 0, L_0000017c43eac730;  1 drivers
S_0000017c43824aa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43821a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eac730 .functor XOR 1, L_0000017c43eeeff0, L_0000017c43eee230, C4<0>, C4<0>;
L_0000017c43eacb90 .functor AND 1, L_0000017c43eeeff0, L_0000017c43eee230, C4<1>, C4<1>;
v0000017c438f0800_0 .net "S", 0 0, L_0000017c43eac730;  alias, 1 drivers
v0000017c438ef0e0_0 .net "a", 0 0, L_0000017c43eeeff0;  alias, 1 drivers
v0000017c438ee6e0_0 .net "b", 0 0, L_0000017c43eee230;  alias, 1 drivers
v0000017c438ee280_0 .net "c", 0 0, L_0000017c43eacb90;  alias, 1 drivers
S_0000017c43829410 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43821a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eacc70 .functor XOR 1, L_0000017c43eac730, L_0000017c43eedf10, C4<0>, C4<0>;
L_0000017c43eace30 .functor AND 1, L_0000017c43eac730, L_0000017c43eedf10, C4<1>, C4<1>;
v0000017c438eff40_0 .net "S", 0 0, L_0000017c43eacc70;  alias, 1 drivers
v0000017c438effe0_0 .net "a", 0 0, L_0000017c43eac730;  alias, 1 drivers
v0000017c438ef540_0 .net "b", 0 0, L_0000017c43eedf10;  alias, 1 drivers
v0000017c438ee320_0 .net "c", 0 0, L_0000017c43eace30;  alias, 1 drivers
S_0000017c43825bd0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324b180 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43ead220 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eef590, C4<0>, C4<0>;
v0000017c438f2a60_0 .net *"_ivl_1", 0 0, L_0000017c43eef590;  1 drivers
S_0000017c43825d60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43825bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaea30 .functor OR 1, L_0000017c43ead3e0, L_0000017c43eaf280, C4<0>, C4<0>;
v0000017c438f1ac0_0 .net "S", 0 0, L_0000017c43ead450;  1 drivers
v0000017c438f1480_0 .net "a", 0 0, L_0000017c43eee7d0;  1 drivers
v0000017c438f1ca0_0 .net "b", 0 0, L_0000017c43eef770;  1 drivers
v0000017c438f1020_0 .net "c", 0 0, L_0000017c43eaea30;  1 drivers
v0000017c438f1660_0 .net "carry_1", 0 0, L_0000017c43ead3e0;  1 drivers
v0000017c438f2b00_0 .net "carry_2", 0 0, L_0000017c43eaf280;  1 drivers
v0000017c438f0e40_0 .net "cin", 0 0, L_0000017c43eef130;  1 drivers
v0000017c438f2c40_0 .net "sum_1", 0 0, L_0000017c43ead370;  1 drivers
S_0000017c43824910 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43825d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ead370 .functor XOR 1, L_0000017c43eee7d0, L_0000017c43eef770, C4<0>, C4<0>;
L_0000017c43ead3e0 .functor AND 1, L_0000017c43eee7d0, L_0000017c43eef770, C4<1>, C4<1>;
v0000017c438f2e20_0 .net "S", 0 0, L_0000017c43ead370;  alias, 1 drivers
v0000017c438f1200_0 .net "a", 0 0, L_0000017c43eee7d0;  alias, 1 drivers
v0000017c438f2920_0 .net "b", 0 0, L_0000017c43eef770;  alias, 1 drivers
v0000017c438f1520_0 .net "c", 0 0, L_0000017c43ead3e0;  alias, 1 drivers
S_0000017c43824c30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43825d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ead450 .functor XOR 1, L_0000017c43ead370, L_0000017c43eef130, C4<0>, C4<0>;
L_0000017c43eaf280 .functor AND 1, L_0000017c43ead370, L_0000017c43eef130, C4<1>, C4<1>;
v0000017c438f2ec0_0 .net "S", 0 0, L_0000017c43ead450;  alias, 1 drivers
v0000017c438f2ce0_0 .net "a", 0 0, L_0000017c43ead370;  alias, 1 drivers
v0000017c438f26a0_0 .net "b", 0 0, L_0000017c43eef130;  alias, 1 drivers
v0000017c438f2240_0 .net "c", 0 0, L_0000017c43eaf280;  alias, 1 drivers
S_0000017c43829730 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324a780 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43eaf8a0 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eedd30, C4<0>, C4<0>;
v0000017c438f2060_0 .net *"_ivl_1", 0 0, L_0000017c43eedd30;  1 drivers
S_0000017c43829280 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43829730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eae100 .functor OR 1, L_0000017c43eaf1a0, L_0000017c43eaeaa0, C4<0>, C4<0>;
v0000017c438f1e80_0 .net "S", 0 0, L_0000017c43eaec60;  1 drivers
v0000017c438f0da0_0 .net "a", 0 0, L_0000017c43eeec30;  1 drivers
v0000017c438f0b20_0 .net "b", 0 0, L_0000017c43eeecd0;  1 drivers
v0000017c438f1fc0_0 .net "c", 0 0, L_0000017c43eae100;  1 drivers
v0000017c438f0ee0_0 .net "carry_1", 0 0, L_0000017c43eaf1a0;  1 drivers
v0000017c438f1d40_0 .net "carry_2", 0 0, L_0000017c43eaeaa0;  1 drivers
v0000017c438f1160_0 .net "cin", 0 0, L_0000017c43eef090;  1 drivers
v0000017c438f2d80_0 .net "sum_1", 0 0, L_0000017c43eaf910;  1 drivers
S_0000017c43825a40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43829280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaf910 .functor XOR 1, L_0000017c43eeec30, L_0000017c43eeecd0, C4<0>, C4<0>;
L_0000017c43eaf1a0 .functor AND 1, L_0000017c43eeec30, L_0000017c43eeecd0, C4<1>, C4<1>;
v0000017c438f2ba0_0 .net "S", 0 0, L_0000017c43eaf910;  alias, 1 drivers
v0000017c438f10c0_0 .net "a", 0 0, L_0000017c43eeec30;  alias, 1 drivers
v0000017c438f2f60_0 .net "b", 0 0, L_0000017c43eeecd0;  alias, 1 drivers
v0000017c438f0d00_0 .net "c", 0 0, L_0000017c43eaf1a0;  alias, 1 drivers
S_0000017c438266c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43829280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaec60 .functor XOR 1, L_0000017c43eaf910, L_0000017c43eef090, C4<0>, C4<0>;
L_0000017c43eaeaa0 .functor AND 1, L_0000017c43eaf910, L_0000017c43eef090, C4<1>, C4<1>;
v0000017c438f2740_0 .net "S", 0 0, L_0000017c43eaec60;  alias, 1 drivers
v0000017c438f2600_0 .net "a", 0 0, L_0000017c43eaf910;  alias, 1 drivers
v0000017c438f1de0_0 .net "b", 0 0, L_0000017c43eef090;  alias, 1 drivers
v0000017c438f13e0_0 .net "c", 0 0, L_0000017c43eaeaa0;  alias, 1 drivers
S_0000017c438234c0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324a840 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43eaf2f0 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eee730, C4<0>, C4<0>;
v0000017c438f30a0_0 .net *"_ivl_1", 0 0, L_0000017c43eee730;  1 drivers
S_0000017c43828470 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438234c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eaf980 .functor OR 1, L_0000017c43eaf210, L_0000017c43eae640, C4<0>, C4<0>;
v0000017c438f3000_0 .net "S", 0 0, L_0000017c43eae480;  1 drivers
v0000017c438f1340_0 .net "a", 0 0, L_0000017c43eee2d0;  1 drivers
v0000017c438f2880_0 .net "b", 0 0, L_0000017c43eee050;  1 drivers
v0000017c438f12a0_0 .net "c", 0 0, L_0000017c43eaf980;  1 drivers
v0000017c438f1840_0 .net "carry_1", 0 0, L_0000017c43eaf210;  1 drivers
v0000017c438f18e0_0 .net "carry_2", 0 0, L_0000017c43eae640;  1 drivers
v0000017c438f1a20_0 .net "cin", 0 0, L_0000017c43eed330;  1 drivers
v0000017c438f1b60_0 .net "sum_1", 0 0, L_0000017c43eae3a0;  1 drivers
S_0000017c43826080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43828470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae3a0 .functor XOR 1, L_0000017c43eee2d0, L_0000017c43eee050, C4<0>, C4<0>;
L_0000017c43eaf210 .functor AND 1, L_0000017c43eee2d0, L_0000017c43eee050, C4<1>, C4<1>;
v0000017c438f2100_0 .net "S", 0 0, L_0000017c43eae3a0;  alias, 1 drivers
v0000017c438f15c0_0 .net "a", 0 0, L_0000017c43eee2d0;  alias, 1 drivers
v0000017c438f29c0_0 .net "b", 0 0, L_0000017c43eee050;  alias, 1 drivers
v0000017c438f1700_0 .net "c", 0 0, L_0000017c43eaf210;  alias, 1 drivers
S_0000017c438295a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43828470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eae480 .functor XOR 1, L_0000017c43eae3a0, L_0000017c43eed330, C4<0>, C4<0>;
L_0000017c43eae640 .functor AND 1, L_0000017c43eae3a0, L_0000017c43eed330, C4<1>, C4<1>;
v0000017c438f2560_0 .net "S", 0 0, L_0000017c43eae480;  alias, 1 drivers
v0000017c438f22e0_0 .net "a", 0 0, L_0000017c43eae3a0;  alias, 1 drivers
v0000017c438f1980_0 .net "b", 0 0, L_0000017c43eed330;  alias, 1 drivers
v0000017c438f27e0_0 .net "c", 0 0, L_0000017c43eae640;  alias, 1 drivers
S_0000017c438274d0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c4381dbb0;
 .timescale 0 0;
P_0000017c4324a880 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43eaeb10 .functor XOR 1, L_0000017c43cf4170, L_0000017c43eede70, C4<0>, C4<0>;
v0000017c438f3a00_0 .net *"_ivl_1", 0 0, L_0000017c43eede70;  1 drivers
S_0000017c43824dc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438274d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eae790 .functor OR 1, L_0000017c43eaf360, L_0000017c43eaebf0, C4<0>, C4<0>;
v0000017c438f2380_0 .net "S", 0 0, L_0000017c43eaeb80;  1 drivers
v0000017c438f2420_0 .net "a", 0 0, L_0000017c43eee550;  1 drivers
v0000017c438f24c0_0 .net "b", 0 0, L_0000017c43eeeeb0;  1 drivers
v0000017c438f40e0_0 .net "c", 0 0, L_0000017c43eae790;  1 drivers
v0000017c438f3960_0 .net "carry_1", 0 0, L_0000017c43eaf360;  1 drivers
v0000017c438f4180_0 .net "carry_2", 0 0, L_0000017c43eaebf0;  1 drivers
v0000017c438f3140_0 .net "cin", 0 0, L_0000017c43eef310;  1 drivers
v0000017c438f5120_0 .net "sum_1", 0 0, L_0000017c43eafad0;  1 drivers
S_0000017c438290f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43824dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eafad0 .functor XOR 1, L_0000017c43eee550, L_0000017c43eeeeb0, C4<0>, C4<0>;
L_0000017c43eaf360 .functor AND 1, L_0000017c43eee550, L_0000017c43eeeeb0, C4<1>, C4<1>;
v0000017c438f0940_0 .net "S", 0 0, L_0000017c43eafad0;  alias, 1 drivers
v0000017c438f1c00_0 .net "a", 0 0, L_0000017c43eee550;  alias, 1 drivers
v0000017c438f09e0_0 .net "b", 0 0, L_0000017c43eeeeb0;  alias, 1 drivers
v0000017c438f0a80_0 .net "c", 0 0, L_0000017c43eaf360;  alias, 1 drivers
S_0000017c43824f50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43824dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eaeb80 .functor XOR 1, L_0000017c43eafad0, L_0000017c43eef310, C4<0>, C4<0>;
L_0000017c43eaebf0 .functor AND 1, L_0000017c43eafad0, L_0000017c43eef310, C4<1>, C4<1>;
v0000017c438f21a0_0 .net "S", 0 0, L_0000017c43eaeb80;  alias, 1 drivers
v0000017c438f0bc0_0 .net "a", 0 0, L_0000017c43eafad0;  alias, 1 drivers
v0000017c438f0c60_0 .net "b", 0 0, L_0000017c43eef310;  alias, 1 drivers
v0000017c438f0f80_0 .net "c", 0 0, L_0000017c43eaebf0;  alias, 1 drivers
S_0000017c43827340 .scope module, "k3" "karatsuba_8" 2 26, 2 50 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "X";
    .port_info 1 /INPUT 9 "Y";
    .port_info 2 /OUTPUT 17 "Z";
v0000017c43bbf8c0_0 .net "F1", 16 0, L_0000017c43fa6350;  1 drivers
v0000017c43bc0220_0 .net "F2", 16 0, L_0000017c43fa7bb0;  1 drivers
o0000017c43995ea8 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0000017c43bc04a0_0 .net "F3", 16 0, o0000017c43995ea8;  0 drivers
v0000017c43bc0860_0 .net "X", 8 0, L_0000017c43cabe60;  alias, 1 drivers
v0000017c43bc0e00_0 .net "Xl", 4 0, L_0000017c43ef5670;  1 drivers
v0000017c43bbffa0_0 .net "Xm1", 4 0, L_0000017c43ef62f0;  1 drivers
v0000017c43bc0540_0 .net "Xms", 8 0, L_0000017c43fa54f0;  1 drivers
v0000017c43bc05e0_0 .net "Xr", 4 0, L_0000017c43ef5cb0;  1 drivers
v0000017c43bbfa00_0 .net "Y", 8 0, L_0000017c43cada80;  alias, 1 drivers
v0000017c43bbfb40_0 .net "Yl", 4 0, L_0000017c43ef67f0;  1 drivers
v0000017c43bc09a0_0 .net "Ym1", 4 0, L_0000017c43ef7970;  1 drivers
v0000017c43bc0a40_0 .net "Yr", 4 0, L_0000017c43ef6bb0;  1 drivers
v0000017c43bc0b80_0 .net "Z", 16 0, L_0000017c43fad470;  alias, 1 drivers
v0000017c43bc0ae0_0 .net "Z1", 8 0, L_0000017c43f08db0;  1 drivers
v0000017c43bc0040_0 .net "Z2", 8 0, L_0000017c43f1b730;  1 drivers
v0000017c43bbf280_0 .net "Z3", 8 0, L_0000017c43fa53b0;  1 drivers
v0000017c43bc1260_0 .net "ZF", 16 0, L_0000017c43fa8d30;  1 drivers
v0000017c43bc0f40_0 .net *"_ivl_1", 3 0, L_0000017c43ef4d10;  1 drivers
L_0000017c43cf43b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bc0ea0_0 .net *"_ivl_11", 0 0, L_0000017c43cf43b0;  1 drivers
v0000017c43bc16c0_0 .net *"_ivl_13", 3 0, L_0000017c43ef5990;  1 drivers
L_0000017c43cf43f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bc0680_0 .net *"_ivl_17", 0 0, L_0000017c43cf43f8;  1 drivers
v0000017c43bbfd20_0 .net *"_ivl_19", 3 0, L_0000017c43ef4ef0;  1 drivers
L_0000017c43cf4440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bbfaa0_0 .net *"_ivl_23", 0 0, L_0000017c43cf4440;  1 drivers
L_0000017c43cf4368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bbfbe0_0 .net *"_ivl_5", 0 0, L_0000017c43cf4368;  1 drivers
v0000017c43bc1760_0 .net *"_ivl_7", 3 0, L_0000017c43ef4b30;  1 drivers
v0000017c43bc11c0_0 .net "bin", 0 0, L_0000017c43fa6990;  1 drivers
v0000017c43bbf320_0 .net "cout1", 0 0, L_0000017c43ef5210;  1 drivers
v0000017c43bc07c0_0 .net "cout2", 0 0, L_0000017c43ef9630;  1 drivers
v0000017c43bbf3c0_0 .net "cout3", 0 0, L_0000017c43fa5630;  1 drivers
v0000017c43bc1300_0 .net "cout4", 0 0, L_0000017c43fa9f50;  1 drivers
v0000017c43bc0360_0 .net "cout5", 0 0, L_0000017c43fad5b0;  1 drivers
v0000017c43bc18a0_0 .net "sub_ans", 8 0, L_0000017c43fa6d50;  1 drivers
L_0000017c43ef4d10 .part L_0000017c43cabe60, 4, 4;
L_0000017c43ef5cb0 .concat [ 4 1 0 0], L_0000017c43ef4d10, L_0000017c43cf4368;
L_0000017c43ef4b30 .part L_0000017c43cabe60, 0, 4;
L_0000017c43ef5670 .concat [ 4 1 0 0], L_0000017c43ef4b30, L_0000017c43cf43b0;
L_0000017c43ef5990 .part L_0000017c43cada80, 4, 4;
L_0000017c43ef6bb0 .concat [ 4 1 0 0], L_0000017c43ef5990, L_0000017c43cf43f8;
L_0000017c43ef4ef0 .part L_0000017c43cada80, 0, 4;
L_0000017c43ef67f0 .concat [ 4 1 0 0], L_0000017c43ef4ef0, L_0000017c43cf4440;
S_0000017c438277f0 .scope module, "add1" "rca_Nbit" 2 64, 2 233 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324b100 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf4488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb59c0 .functor BUFZ 1, L_0000017c43cf4488, C4<0>, C4<0>, C4<0>;
v0000017c438f8b40_0 .net "S", 4 0, L_0000017c43ef62f0;  alias, 1 drivers
v0000017c438fa620_0 .net *"_ivl_0", 0 0, L_0000017c43eb4f40;  1 drivers
v0000017c438f88c0_0 .net *"_ivl_10", 0 0, L_0000017c43eb4060;  1 drivers
v0000017c438f8960_0 .net *"_ivl_20", 0 0, L_0000017c43eb3b90;  1 drivers
v0000017c438f8c80_0 .net *"_ivl_30", 0 0, L_0000017c43eb4220;  1 drivers
v0000017c438f8e60_0 .net *"_ivl_40", 0 0, L_0000017c43eb41b0;  1 drivers
v0000017c438f8f00_0 .net *"_ivl_56", 0 0, L_0000017c43eb59c0;  1 drivers
v0000017c438f83c0_0 .net "a", 4 0, L_0000017c43ef5cb0;  alias, 1 drivers
v0000017c438f8fa0_0 .net "b", 4 0, L_0000017c43ef5670;  alias, 1 drivers
v0000017c438f8aa0_0 .net "b1", 4 0, L_0000017c43ef57b0;  1 drivers
v0000017c438f8a00_0 .net "c", 0 0, L_0000017c43ef5210;  alias, 1 drivers
v0000017c438f8460_0 .net "cin", 0 0, L_0000017c43cf4488;  1 drivers
v0000017c438f8280_0 .net "co", 5 0, L_0000017c43ef4e50;  1 drivers
L_0000017c43ef6c50 .part L_0000017c43ef5670, 0, 1;
L_0000017c43ef6d90 .part L_0000017c43ef5cb0, 0, 1;
L_0000017c43ef6cf0 .part L_0000017c43ef57b0, 0, 1;
L_0000017c43ef5b70 .part L_0000017c43ef4e50, 0, 1;
L_0000017c43ef6f70 .part L_0000017c43ef5670, 1, 1;
L_0000017c43ef5030 .part L_0000017c43ef5cb0, 1, 1;
L_0000017c43ef5d50 .part L_0000017c43ef57b0, 1, 1;
L_0000017c43ef4a90 .part L_0000017c43ef4e50, 1, 1;
L_0000017c43ef61b0 .part L_0000017c43ef5670, 2, 1;
L_0000017c43ef7010 .part L_0000017c43ef5cb0, 2, 1;
L_0000017c43ef70b0 .part L_0000017c43ef57b0, 2, 1;
L_0000017c43ef6890 .part L_0000017c43ef4e50, 2, 1;
L_0000017c43ef4950 .part L_0000017c43ef5670, 3, 1;
L_0000017c43ef6110 .part L_0000017c43ef5cb0, 3, 1;
L_0000017c43ef49f0 .part L_0000017c43ef57b0, 3, 1;
L_0000017c43ef4db0 .part L_0000017c43ef4e50, 3, 1;
LS_0000017c43ef57b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb4f40, L_0000017c43eb4060, L_0000017c43eb3b90, L_0000017c43eb4220;
LS_0000017c43ef57b0_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb41b0;
L_0000017c43ef57b0 .concat8 [ 4 1 0 0], LS_0000017c43ef57b0_0_0, LS_0000017c43ef57b0_0_4;
L_0000017c43ef4f90 .part L_0000017c43ef5670, 4, 1;
L_0000017c43ef6250 .part L_0000017c43ef5cb0, 4, 1;
L_0000017c43ef6570 .part L_0000017c43ef57b0, 4, 1;
L_0000017c43ef5170 .part L_0000017c43ef4e50, 4, 1;
LS_0000017c43ef62f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb3650, L_0000017c43eb4450, L_0000017c43eb3ce0, L_0000017c43eb4530;
LS_0000017c43ef62f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb4610;
L_0000017c43ef62f0 .concat8 [ 4 1 0 0], LS_0000017c43ef62f0_0_0, LS_0000017c43ef62f0_0_4;
LS_0000017c43ef4e50_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb59c0, L_0000017c43eb3810, L_0000017c43eb44c0, L_0000017c43eb3e30;
LS_0000017c43ef4e50_0_4 .concat8 [ 1 1 0 0], L_0000017c43eb3f80, L_0000017c43eb64b0;
L_0000017c43ef4e50 .concat8 [ 4 2 0 0], LS_0000017c43ef4e50_0_0, LS_0000017c43ef4e50_0_4;
L_0000017c43ef5210 .part L_0000017c43ef4e50, 5, 1;
S_0000017c438242d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c438277f0;
 .timescale 0 0;
P_0000017c4324ac00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb4f40 .functor XOR 1, L_0000017c43cf4488, L_0000017c43ef6c50, C4<0>, C4<0>;
v0000017c438f7c40_0 .net *"_ivl_1", 0 0, L_0000017c43ef6c50;  1 drivers
S_0000017c43828f60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438242d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb3810 .functor OR 1, L_0000017c43eb35e0, L_0000017c43eb37a0, C4<0>, C4<0>;
v0000017c438f54e0_0 .net "S", 0 0, L_0000017c43eb3650;  1 drivers
v0000017c438f60c0_0 .net "a", 0 0, L_0000017c43ef6d90;  1 drivers
v0000017c438f7740_0 .net "b", 0 0, L_0000017c43ef6cf0;  1 drivers
v0000017c438f6160_0 .net "c", 0 0, L_0000017c43eb3810;  1 drivers
v0000017c438f7ec0_0 .net "carry_1", 0 0, L_0000017c43eb35e0;  1 drivers
v0000017c438f7d80_0 .net "carry_2", 0 0, L_0000017c43eb37a0;  1 drivers
v0000017c438f6020_0 .net "cin", 0 0, L_0000017c43ef5b70;  1 drivers
v0000017c438f6200_0 .net "sum_1", 0 0, L_0000017c43eb5020;  1 drivers
S_0000017c43823e20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43828f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5020 .functor XOR 1, L_0000017c43ef6d90, L_0000017c43ef6cf0, C4<0>, C4<0>;
L_0000017c43eb35e0 .functor AND 1, L_0000017c43ef6d90, L_0000017c43ef6cf0, C4<1>, C4<1>;
v0000017c438f4720_0 .net "S", 0 0, L_0000017c43eb5020;  alias, 1 drivers
v0000017c438f4a40_0 .net "a", 0 0, L_0000017c43ef6d90;  alias, 1 drivers
v0000017c438f4b80_0 .net "b", 0 0, L_0000017c43ef6cf0;  alias, 1 drivers
v0000017c438f5080_0 .net "c", 0 0, L_0000017c43eb35e0;  alias, 1 drivers
S_0000017c438250e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43828f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3650 .functor XOR 1, L_0000017c43eb5020, L_0000017c43ef5b70, C4<0>, C4<0>;
L_0000017c43eb37a0 .functor AND 1, L_0000017c43eb5020, L_0000017c43ef5b70, C4<1>, C4<1>;
v0000017c438f4c20_0 .net "S", 0 0, L_0000017c43eb3650;  alias, 1 drivers
v0000017c438f4d60_0 .net "a", 0 0, L_0000017c43eb5020;  alias, 1 drivers
v0000017c438f53a0_0 .net "b", 0 0, L_0000017c43ef5b70;  alias, 1 drivers
v0000017c438f4ea0_0 .net "c", 0 0, L_0000017c43eb37a0;  alias, 1 drivers
S_0000017c43824140 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c438277f0;
 .timescale 0 0;
P_0000017c4324a940 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb4060 .functor XOR 1, L_0000017c43cf4488, L_0000017c43ef6f70, C4<0>, C4<0>;
v0000017c438f5e40_0 .net *"_ivl_1", 0 0, L_0000017c43ef6f70;  1 drivers
S_0000017c43825590 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43824140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb44c0 .functor OR 1, L_0000017c43eb3ea0, L_0000017c43eb3b20, C4<0>, C4<0>;
v0000017c438f76a0_0 .net "S", 0 0, L_0000017c43eb4450;  1 drivers
v0000017c438f7240_0 .net "a", 0 0, L_0000017c43ef5030;  1 drivers
v0000017c438f6a20_0 .net "b", 0 0, L_0000017c43ef5d50;  1 drivers
v0000017c438f6ac0_0 .net "c", 0 0, L_0000017c43eb44c0;  1 drivers
v0000017c438f6520_0 .net "carry_1", 0 0, L_0000017c43eb3ea0;  1 drivers
v0000017c438f7880_0 .net "carry_2", 0 0, L_0000017c43eb3b20;  1 drivers
v0000017c438f6ca0_0 .net "cin", 0 0, L_0000017c43ef4a90;  1 drivers
v0000017c438f63e0_0 .net "sum_1", 0 0, L_0000017c43eb3880;  1 drivers
S_0000017c43827fc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43825590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3880 .functor XOR 1, L_0000017c43ef5030, L_0000017c43ef5d50, C4<0>, C4<0>;
L_0000017c43eb3ea0 .functor AND 1, L_0000017c43ef5030, L_0000017c43ef5d50, C4<1>, C4<1>;
v0000017c438f6f20_0 .net "S", 0 0, L_0000017c43eb3880;  alias, 1 drivers
v0000017c438f7920_0 .net "a", 0 0, L_0000017c43ef5030;  alias, 1 drivers
v0000017c438f62a0_0 .net "b", 0 0, L_0000017c43ef5d50;  alias, 1 drivers
v0000017c438f71a0_0 .net "c", 0 0, L_0000017c43eb3ea0;  alias, 1 drivers
S_0000017c43828600 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43825590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb4450 .functor XOR 1, L_0000017c43eb3880, L_0000017c43ef4a90, C4<0>, C4<0>;
L_0000017c43eb3b20 .functor AND 1, L_0000017c43eb3880, L_0000017c43ef4a90, C4<1>, C4<1>;
v0000017c438f7060_0 .net "S", 0 0, L_0000017c43eb4450;  alias, 1 drivers
v0000017c438f79c0_0 .net "a", 0 0, L_0000017c43eb3880;  alias, 1 drivers
v0000017c438f6840_0 .net "b", 0 0, L_0000017c43ef4a90;  alias, 1 drivers
v0000017c438f72e0_0 .net "c", 0 0, L_0000017c43eb3b20;  alias, 1 drivers
S_0000017c43823c90 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c438277f0;
 .timescale 0 0;
P_0000017c4324a580 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb3b90 .functor XOR 1, L_0000017c43cf4488, L_0000017c43ef61b0, C4<0>, C4<0>;
v0000017c438f67a0_0 .net *"_ivl_1", 0 0, L_0000017c43ef61b0;  1 drivers
S_0000017c43826210 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43823c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb3e30 .functor OR 1, L_0000017c43eb3c70, L_0000017c43eb3d50, C4<0>, C4<0>;
v0000017c438f6480_0 .net "S", 0 0, L_0000017c43eb3ce0;  1 drivers
v0000017c438f7420_0 .net "a", 0 0, L_0000017c43ef7010;  1 drivers
v0000017c438f59e0_0 .net "b", 0 0, L_0000017c43ef70b0;  1 drivers
v0000017c438f6de0_0 .net "c", 0 0, L_0000017c43eb3e30;  1 drivers
v0000017c438f7ce0_0 .net "carry_1", 0 0, L_0000017c43eb3c70;  1 drivers
v0000017c438f74c0_0 .net "carry_2", 0 0, L_0000017c43eb3d50;  1 drivers
v0000017c438f7e20_0 .net "cin", 0 0, L_0000017c43ef6890;  1 drivers
v0000017c438f6fc0_0 .net "sum_1", 0 0, L_0000017c43eb3c00;  1 drivers
S_0000017c43825270 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43826210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3c00 .functor XOR 1, L_0000017c43ef7010, L_0000017c43ef70b0, C4<0>, C4<0>;
L_0000017c43eb3c70 .functor AND 1, L_0000017c43ef7010, L_0000017c43ef70b0, C4<1>, C4<1>;
v0000017c438f7b00_0 .net "S", 0 0, L_0000017c43eb3c00;  alias, 1 drivers
v0000017c438f6340_0 .net "a", 0 0, L_0000017c43ef7010;  alias, 1 drivers
v0000017c438f5ee0_0 .net "b", 0 0, L_0000017c43ef70b0;  alias, 1 drivers
v0000017c438f7a60_0 .net "c", 0 0, L_0000017c43eb3c70;  alias, 1 drivers
S_0000017c43823650 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43826210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb3ce0 .functor XOR 1, L_0000017c43eb3c00, L_0000017c43ef6890, C4<0>, C4<0>;
L_0000017c43eb3d50 .functor AND 1, L_0000017c43eb3c00, L_0000017c43ef6890, C4<1>, C4<1>;
v0000017c438f7380_0 .net "S", 0 0, L_0000017c43eb3ce0;  alias, 1 drivers
v0000017c438f7100_0 .net "a", 0 0, L_0000017c43eb3c00;  alias, 1 drivers
v0000017c438f6c00_0 .net "b", 0 0, L_0000017c43ef6890;  alias, 1 drivers
v0000017c438f77e0_0 .net "c", 0 0, L_0000017c43eb3d50;  alias, 1 drivers
S_0000017c43825ef0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c438277f0;
 .timescale 0 0;
P_0000017c4324b1c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eb4220 .functor XOR 1, L_0000017c43cf4488, L_0000017c43ef4950, C4<0>, C4<0>;
v0000017c438f6700_0 .net *"_ivl_1", 0 0, L_0000017c43ef4950;  1 drivers
S_0000017c438263a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43825ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb3f80 .functor OR 1, L_0000017c43eb4140, L_0000017c43eb3f10, C4<0>, C4<0>;
v0000017c438f5da0_0 .net "S", 0 0, L_0000017c43eb4530;  1 drivers
v0000017c438f7f60_0 .net "a", 0 0, L_0000017c43ef6110;  1 drivers
v0000017c438f8000_0 .net "b", 0 0, L_0000017c43ef49f0;  1 drivers
v0000017c438f6d40_0 .net "c", 0 0, L_0000017c43eb3f80;  1 drivers
v0000017c438f80a0_0 .net "carry_1", 0 0, L_0000017c43eb4140;  1 drivers
v0000017c438f5940_0 .net "carry_2", 0 0, L_0000017c43eb3f10;  1 drivers
v0000017c438f5a80_0 .net "cin", 0 0, L_0000017c43ef4db0;  1 drivers
v0000017c438f6e80_0 .net "sum_1", 0 0, L_0000017c43eb40d0;  1 drivers
S_0000017c43825400 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438263a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb40d0 .functor XOR 1, L_0000017c43ef6110, L_0000017c43ef49f0, C4<0>, C4<0>;
L_0000017c43eb4140 .functor AND 1, L_0000017c43ef6110, L_0000017c43ef49f0, C4<1>, C4<1>;
v0000017c438f65c0_0 .net "S", 0 0, L_0000017c43eb40d0;  alias, 1 drivers
v0000017c438f7560_0 .net "a", 0 0, L_0000017c43ef6110;  alias, 1 drivers
v0000017c438f7600_0 .net "b", 0 0, L_0000017c43ef49f0;  alias, 1 drivers
v0000017c438f6b60_0 .net "c", 0 0, L_0000017c43eb4140;  alias, 1 drivers
S_0000017c43827980 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438263a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb4530 .functor XOR 1, L_0000017c43eb40d0, L_0000017c43ef4db0, C4<0>, C4<0>;
L_0000017c43eb3f10 .functor AND 1, L_0000017c43eb40d0, L_0000017c43ef4db0, C4<1>, C4<1>;
v0000017c438f68e0_0 .net "S", 0 0, L_0000017c43eb4530;  alias, 1 drivers
v0000017c438f5d00_0 .net "a", 0 0, L_0000017c43eb40d0;  alias, 1 drivers
v0000017c438f6660_0 .net "b", 0 0, L_0000017c43ef4db0;  alias, 1 drivers
v0000017c438f7ba0_0 .net "c", 0 0, L_0000017c43eb3f10;  alias, 1 drivers
S_0000017c43828dd0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c438277f0;
 .timescale 0 0;
P_0000017c4324a440 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eb41b0 .functor XOR 1, L_0000017c43cf4488, L_0000017c43ef4f90, C4<0>, C4<0>;
v0000017c438f9f40_0 .net *"_ivl_1", 0 0, L_0000017c43ef4f90;  1 drivers
S_0000017c43827660 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43828dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb64b0 .functor OR 1, L_0000017c43eb45a0, L_0000017c43eb4680, C4<0>, C4<0>;
v0000017c438fa6c0_0 .net "S", 0 0, L_0000017c43eb4610;  1 drivers
v0000017c438f9180_0 .net "a", 0 0, L_0000017c43ef6250;  1 drivers
v0000017c438fa760_0 .net "b", 0 0, L_0000017c43ef6570;  1 drivers
v0000017c438fa580_0 .net "c", 0 0, L_0000017c43eb64b0;  1 drivers
v0000017c438f9d60_0 .net "carry_1", 0 0, L_0000017c43eb45a0;  1 drivers
v0000017c438f9a40_0 .net "carry_2", 0 0, L_0000017c43eb4680;  1 drivers
v0000017c438f9220_0 .net "cin", 0 0, L_0000017c43ef5170;  1 drivers
v0000017c438fa260_0 .net "sum_1", 0 0, L_0000017c43eb4290;  1 drivers
S_0000017c43827b10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43827660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb4290 .functor XOR 1, L_0000017c43ef6250, L_0000017c43ef6570, C4<0>, C4<0>;
L_0000017c43eb45a0 .functor AND 1, L_0000017c43ef6250, L_0000017c43ef6570, C4<1>, C4<1>;
v0000017c438f6980_0 .net "S", 0 0, L_0000017c43eb4290;  alias, 1 drivers
v0000017c438f5b20_0 .net "a", 0 0, L_0000017c43ef6250;  alias, 1 drivers
v0000017c438f5bc0_0 .net "b", 0 0, L_0000017c43ef6570;  alias, 1 drivers
v0000017c438f5c60_0 .net "c", 0 0, L_0000017c43eb45a0;  alias, 1 drivers
S_0000017c43825720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43827660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb4610 .functor XOR 1, L_0000017c43eb4290, L_0000017c43ef5170, C4<0>, C4<0>;
L_0000017c43eb4680 .functor AND 1, L_0000017c43eb4290, L_0000017c43ef5170, C4<1>, C4<1>;
v0000017c438f5f80_0 .net "S", 0 0, L_0000017c43eb4610;  alias, 1 drivers
v0000017c438f81e0_0 .net "a", 0 0, L_0000017c43eb4290;  alias, 1 drivers
v0000017c438f9900_0 .net "b", 0 0, L_0000017c43ef5170;  alias, 1 drivers
v0000017c438f8dc0_0 .net "c", 0 0, L_0000017c43eb4680;  alias, 1 drivers
S_0000017c438237e0 .scope module, "add2" "rca_Nbit" 2 65, 2 233 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324a980 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf44d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb6a60 .functor BUFZ 1, L_0000017c43cf44d0, C4<0>, C4<0>, C4<0>;
v0000017c438fc4c0_0 .net "S", 4 0, L_0000017c43ef7970;  alias, 1 drivers
v0000017c438fca60_0 .net *"_ivl_0", 0 0, L_0000017c43eb6830;  1 drivers
v0000017c438fb160_0 .net *"_ivl_10", 0 0, L_0000017c43eb61a0;  1 drivers
v0000017c438fd0a0_0 .net *"_ivl_20", 0 0, L_0000017c43eb68a0;  1 drivers
v0000017c438fb700_0 .net *"_ivl_30", 0 0, L_0000017c43eb5410;  1 drivers
v0000017c438fc560_0 .net *"_ivl_40", 0 0, L_0000017c43eb6910;  1 drivers
v0000017c438fae40_0 .net *"_ivl_56", 0 0, L_0000017c43eb6a60;  1 drivers
v0000017c438fabc0_0 .net "a", 4 0, L_0000017c43ef6bb0;  alias, 1 drivers
v0000017c438fb520_0 .net "b", 4 0, L_0000017c43ef67f0;  alias, 1 drivers
v0000017c438fc600_0 .net "b1", 4 0, L_0000017c43ef9090;  1 drivers
v0000017c438fac60_0 .net "c", 0 0, L_0000017c43ef9630;  alias, 1 drivers
v0000017c438fb200_0 .net "cin", 0 0, L_0000017c43cf44d0;  1 drivers
v0000017c438fada0_0 .net "co", 5 0, L_0000017c43ef7790;  1 drivers
L_0000017c43ef52b0 .part L_0000017c43ef67f0, 0, 1;
L_0000017c43ef6390 .part L_0000017c43ef6bb0, 0, 1;
L_0000017c43ef6430 .part L_0000017c43ef9090, 0, 1;
L_0000017c43ef64d0 .part L_0000017c43ef7790, 0, 1;
L_0000017c43ef6610 .part L_0000017c43ef67f0, 1, 1;
L_0000017c43ef66b0 .part L_0000017c43ef6bb0, 1, 1;
L_0000017c43ef6750 .part L_0000017c43ef9090, 1, 1;
L_0000017c43ef5350 .part L_0000017c43ef7790, 1, 1;
L_0000017c43ef53f0 .part L_0000017c43ef67f0, 2, 1;
L_0000017c43ef5490 .part L_0000017c43ef6bb0, 2, 1;
L_0000017c43ef5530 .part L_0000017c43ef9090, 2, 1;
L_0000017c43ef55d0 .part L_0000017c43ef7790, 2, 1;
L_0000017c43ef5710 .part L_0000017c43ef67f0, 3, 1;
L_0000017c43ef7150 .part L_0000017c43ef6bb0, 3, 1;
L_0000017c43ef7330 .part L_0000017c43ef9090, 3, 1;
L_0000017c43ef8410 .part L_0000017c43ef7790, 3, 1;
LS_0000017c43ef9090_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb6830, L_0000017c43eb61a0, L_0000017c43eb68a0, L_0000017c43eb5410;
LS_0000017c43ef9090_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb6910;
L_0000017c43ef9090 .concat8 [ 4 1 0 0], LS_0000017c43ef9090_0_0, LS_0000017c43ef9090_0_4;
L_0000017c43ef8af0 .part L_0000017c43ef67f0, 4, 1;
L_0000017c43ef73d0 .part L_0000017c43ef6bb0, 4, 1;
L_0000017c43ef8e10 .part L_0000017c43ef9090, 4, 1;
L_0000017c43ef87d0 .part L_0000017c43ef7790, 4, 1;
LS_0000017c43ef7970_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb5c60, L_0000017c43eb67c0, L_0000017c43eb5e90, L_0000017c43eb6520;
LS_0000017c43ef7970_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb5870;
L_0000017c43ef7970 .concat8 [ 4 1 0 0], LS_0000017c43ef7970_0_0, LS_0000017c43ef7970_0_4;
LS_0000017c43ef7790_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb6a60, L_0000017c43eb6ad0, L_0000017c43eb5cd0, L_0000017c43eb60c0;
LS_0000017c43ef7790_0_4 .concat8 [ 1 1 0 0], L_0000017c43eb6590, L_0000017c43eb6bb0;
L_0000017c43ef7790 .concat8 [ 4 2 0 0], LS_0000017c43ef7790_0_0, LS_0000017c43ef7790_0_4;
L_0000017c43ef9630 .part L_0000017c43ef7790, 5, 1;
S_0000017c438258b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c438237e0;
 .timescale 0 0;
P_0000017c4324acc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb6830 .functor XOR 1, L_0000017c43cf44d0, L_0000017c43ef52b0, C4<0>, C4<0>;
v0000017c438f8d20_0 .net *"_ivl_1", 0 0, L_0000017c43ef52b0;  1 drivers
S_0000017c43826530 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438258b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb6ad0 .functor OR 1, L_0000017c43eb5d40, L_0000017c43eb69f0, C4<0>, C4<0>;
v0000017c438f9400_0 .net "S", 0 0, L_0000017c43eb5c60;  1 drivers
v0000017c438fa800_0 .net "a", 0 0, L_0000017c43ef6390;  1 drivers
v0000017c438fa8a0_0 .net "b", 0 0, L_0000017c43ef6430;  1 drivers
v0000017c438f94a0_0 .net "c", 0 0, L_0000017c43eb6ad0;  1 drivers
v0000017c438f9b80_0 .net "carry_1", 0 0, L_0000017c43eb5d40;  1 drivers
v0000017c438f9540_0 .net "carry_2", 0 0, L_0000017c43eb69f0;  1 drivers
v0000017c438f9860_0 .net "cin", 0 0, L_0000017c43ef64d0;  1 drivers
v0000017c438f8be0_0 .net "sum_1", 0 0, L_0000017c43eb58e0;  1 drivers
S_0000017c43826850 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43826530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb58e0 .functor XOR 1, L_0000017c43ef6390, L_0000017c43ef6430, C4<0>, C4<0>;
L_0000017c43eb5d40 .functor AND 1, L_0000017c43ef6390, L_0000017c43ef6430, C4<1>, C4<1>;
v0000017c438f9ea0_0 .net "S", 0 0, L_0000017c43eb58e0;  alias, 1 drivers
v0000017c438f9ae0_0 .net "a", 0 0, L_0000017c43ef6390;  alias, 1 drivers
v0000017c438f92c0_0 .net "b", 0 0, L_0000017c43ef6430;  alias, 1 drivers
v0000017c438f9360_0 .net "c", 0 0, L_0000017c43eb5d40;  alias, 1 drivers
S_0000017c438269e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43826530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5c60 .functor XOR 1, L_0000017c43eb58e0, L_0000017c43ef64d0, C4<0>, C4<0>;
L_0000017c43eb69f0 .functor AND 1, L_0000017c43eb58e0, L_0000017c43ef64d0, C4<1>, C4<1>;
v0000017c438f9040_0 .net "S", 0 0, L_0000017c43eb5c60;  alias, 1 drivers
v0000017c438fa300_0 .net "a", 0 0, L_0000017c43eb58e0;  alias, 1 drivers
v0000017c438f95e0_0 .net "b", 0 0, L_0000017c43ef64d0;  alias, 1 drivers
v0000017c438f8500_0 .net "c", 0 0, L_0000017c43eb69f0;  alias, 1 drivers
S_0000017c438282e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c438237e0;
 .timescale 0 0;
P_0000017c4324ad80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb61a0 .functor XOR 1, L_0000017c43cf44d0, L_0000017c43ef6610, C4<0>, C4<0>;
v0000017c438fa080_0 .net *"_ivl_1", 0 0, L_0000017c43ef6610;  1 drivers
S_0000017c43826b70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438282e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb5cd0 .functor OR 1, L_0000017c43eb6440, L_0000017c43eb5e20, C4<0>, C4<0>;
v0000017c438f85a0_0 .net "S", 0 0, L_0000017c43eb67c0;  1 drivers
v0000017c438f9cc0_0 .net "a", 0 0, L_0000017c43ef66b0;  1 drivers
v0000017c438f9e00_0 .net "b", 0 0, L_0000017c43ef6750;  1 drivers
v0000017c438f8640_0 .net "c", 0 0, L_0000017c43eb5cd0;  1 drivers
v0000017c438f86e0_0 .net "carry_1", 0 0, L_0000017c43eb6440;  1 drivers
v0000017c438fa4e0_0 .net "carry_2", 0 0, L_0000017c43eb5e20;  1 drivers
v0000017c438f9fe0_0 .net "cin", 0 0, L_0000017c43ef5350;  1 drivers
v0000017c438f8780_0 .net "sum_1", 0 0, L_0000017c43eb5fe0;  1 drivers
S_0000017c43828c40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43826b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5fe0 .functor XOR 1, L_0000017c43ef66b0, L_0000017c43ef6750, C4<0>, C4<0>;
L_0000017c43eb6440 .functor AND 1, L_0000017c43ef66b0, L_0000017c43ef6750, C4<1>, C4<1>;
v0000017c438f90e0_0 .net "S", 0 0, L_0000017c43eb5fe0;  alias, 1 drivers
v0000017c438f9680_0 .net "a", 0 0, L_0000017c43ef66b0;  alias, 1 drivers
v0000017c438f9c20_0 .net "b", 0 0, L_0000017c43ef6750;  alias, 1 drivers
v0000017c438f9720_0 .net "c", 0 0, L_0000017c43eb6440;  alias, 1 drivers
S_0000017c43823fb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43826b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb67c0 .functor XOR 1, L_0000017c43eb5fe0, L_0000017c43ef5350, C4<0>, C4<0>;
L_0000017c43eb5e20 .functor AND 1, L_0000017c43eb5fe0, L_0000017c43ef5350, C4<1>, C4<1>;
v0000017c438f97c0_0 .net "S", 0 0, L_0000017c43eb67c0;  alias, 1 drivers
v0000017c438f8140_0 .net "a", 0 0, L_0000017c43eb5fe0;  alias, 1 drivers
v0000017c438f8320_0 .net "b", 0 0, L_0000017c43ef5350;  alias, 1 drivers
v0000017c438f99a0_0 .net "c", 0 0, L_0000017c43eb5e20;  alias, 1 drivers
S_0000017c43826d00 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c438237e0;
 .timescale 0 0;
P_0000017c4324aa00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb68a0 .functor XOR 1, L_0000017c43cf44d0, L_0000017c43ef53f0, C4<0>, C4<0>;
v0000017c438fbe80_0 .net *"_ivl_1", 0 0, L_0000017c43ef53f0;  1 drivers
S_0000017c43826e90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43826d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb60c0 .functor OR 1, L_0000017c43eb5f70, L_0000017c43eb5a30, C4<0>, C4<0>;
v0000017c438fc740_0 .net "S", 0 0, L_0000017c43eb5e90;  1 drivers
v0000017c438fbf20_0 .net "a", 0 0, L_0000017c43ef5490;  1 drivers
v0000017c438fb3e0_0 .net "b", 0 0, L_0000017c43ef5530;  1 drivers
v0000017c438fc7e0_0 .net "c", 0 0, L_0000017c43eb60c0;  1 drivers
v0000017c438fc100_0 .net "carry_1", 0 0, L_0000017c43eb5f70;  1 drivers
v0000017c438fa940_0 .net "carry_2", 0 0, L_0000017c43eb5a30;  1 drivers
v0000017c438fbde0_0 .net "cin", 0 0, L_0000017c43ef55d0;  1 drivers
v0000017c438fb660_0 .net "sum_1", 0 0, L_0000017c43eb5b80;  1 drivers
S_0000017c43824460 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43826e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5b80 .functor XOR 1, L_0000017c43ef5490, L_0000017c43ef5530, C4<0>, C4<0>;
L_0000017c43eb5f70 .functor AND 1, L_0000017c43ef5490, L_0000017c43ef5530, C4<1>, C4<1>;
v0000017c438fa120_0 .net "S", 0 0, L_0000017c43eb5b80;  alias, 1 drivers
v0000017c438f8820_0 .net "a", 0 0, L_0000017c43ef5490;  alias, 1 drivers
v0000017c438fa1c0_0 .net "b", 0 0, L_0000017c43ef5530;  alias, 1 drivers
v0000017c438fa3a0_0 .net "c", 0 0, L_0000017c43eb5f70;  alias, 1 drivers
S_0000017c43823970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43826e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5e90 .functor XOR 1, L_0000017c43eb5b80, L_0000017c43ef55d0, C4<0>, C4<0>;
L_0000017c43eb5a30 .functor AND 1, L_0000017c43eb5b80, L_0000017c43ef55d0, C4<1>, C4<1>;
v0000017c438fa440_0 .net "S", 0 0, L_0000017c43eb5e90;  alias, 1 drivers
v0000017c438fb7a0_0 .net "a", 0 0, L_0000017c43eb5b80;  alias, 1 drivers
v0000017c438fbd40_0 .net "b", 0 0, L_0000017c43ef55d0;  alias, 1 drivers
v0000017c438fd000_0 .net "c", 0 0, L_0000017c43eb5a30;  alias, 1 drivers
S_0000017c43823b00 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c438237e0;
 .timescale 0 0;
P_0000017c4324b340 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eb5410 .functor XOR 1, L_0000017c43cf44d0, L_0000017c43ef5710, C4<0>, C4<0>;
v0000017c438fc9c0_0 .net *"_ivl_1", 0 0, L_0000017c43ef5710;  1 drivers
S_0000017c438245f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43823b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb6590 .functor OR 1, L_0000017c43eb6980, L_0000017c43eb5f00, C4<0>, C4<0>;
v0000017c438fcf60_0 .net "S", 0 0, L_0000017c43eb6520;  1 drivers
v0000017c438fad00_0 .net "a", 0 0, L_0000017c43ef7150;  1 drivers
v0000017c438fcba0_0 .net "b", 0 0, L_0000017c43ef7330;  1 drivers
v0000017c438fbfc0_0 .net "c", 0 0, L_0000017c43eb6590;  1 drivers
v0000017c438fbc00_0 .net "carry_1", 0 0, L_0000017c43eb6980;  1 drivers
v0000017c438fc880_0 .net "carry_2", 0 0, L_0000017c43eb5f00;  1 drivers
v0000017c438fc920_0 .net "cin", 0 0, L_0000017c43ef8410;  1 drivers
v0000017c438fab20_0 .net "sum_1", 0 0, L_0000017c43eb6210;  1 drivers
S_0000017c43824780 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438245f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6210 .functor XOR 1, L_0000017c43ef7150, L_0000017c43ef7330, C4<0>, C4<0>;
L_0000017c43eb6980 .functor AND 1, L_0000017c43ef7150, L_0000017c43ef7330, C4<1>, C4<1>;
v0000017c438fb8e0_0 .net "S", 0 0, L_0000017c43eb6210;  alias, 1 drivers
v0000017c438fcc40_0 .net "a", 0 0, L_0000017c43ef7150;  alias, 1 drivers
v0000017c438fc240_0 .net "b", 0 0, L_0000017c43ef7330;  alias, 1 drivers
v0000017c438fa9e0_0 .net "c", 0 0, L_0000017c43eb6980;  alias, 1 drivers
S_0000017c43828790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438245f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6520 .functor XOR 1, L_0000017c43eb6210, L_0000017c43ef8410, C4<0>, C4<0>;
L_0000017c43eb5f00 .functor AND 1, L_0000017c43eb6210, L_0000017c43ef8410, C4<1>, C4<1>;
v0000017c438fbac0_0 .net "S", 0 0, L_0000017c43eb6520;  alias, 1 drivers
v0000017c438faf80_0 .net "a", 0 0, L_0000017c43eb6210;  alias, 1 drivers
v0000017c438fbb60_0 .net "b", 0 0, L_0000017c43ef8410;  alias, 1 drivers
v0000017c438faa80_0 .net "c", 0 0, L_0000017c43eb5f00;  alias, 1 drivers
S_0000017c43827020 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c438237e0;
 .timescale 0 0;
P_0000017c4324a380 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eb6910 .functor XOR 1, L_0000017c43cf44d0, L_0000017c43ef8af0, C4<0>, C4<0>;
v0000017c438fb480_0 .net *"_ivl_1", 0 0, L_0000017c43ef8af0;  1 drivers
S_0000017c438271b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43827020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb6bb0 .functor OR 1, L_0000017c43eb63d0, L_0000017c43eb51e0, C4<0>, C4<0>;
v0000017c438fce20_0 .net "S", 0 0, L_0000017c43eb5870;  1 drivers
v0000017c438fcb00_0 .net "a", 0 0, L_0000017c43ef73d0;  1 drivers
v0000017c438fb0c0_0 .net "b", 0 0, L_0000017c43ef8e10;  1 drivers
v0000017c438faee0_0 .net "c", 0 0, L_0000017c43eb6bb0;  1 drivers
v0000017c438fcec0_0 .net "carry_1", 0 0, L_0000017c43eb63d0;  1 drivers
v0000017c438fc380_0 .net "carry_2", 0 0, L_0000017c43eb51e0;  1 drivers
v0000017c438fc420_0 .net "cin", 0 0, L_0000017c43ef87d0;  1 drivers
v0000017c438fba20_0 .net "sum_1", 0 0, L_0000017c43eb5640;  1 drivers
S_0000017c43827ca0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c438271b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5640 .functor XOR 1, L_0000017c43ef73d0, L_0000017c43ef8e10, C4<0>, C4<0>;
L_0000017c43eb63d0 .functor AND 1, L_0000017c43ef73d0, L_0000017c43ef8e10, C4<1>, C4<1>;
v0000017c438fcce0_0 .net "S", 0 0, L_0000017c43eb5640;  alias, 1 drivers
v0000017c438fb980_0 .net "a", 0 0, L_0000017c43ef73d0;  alias, 1 drivers
v0000017c438fcd80_0 .net "b", 0 0, L_0000017c43ef8e10;  alias, 1 drivers
v0000017c438fc2e0_0 .net "c", 0 0, L_0000017c43eb63d0;  alias, 1 drivers
S_0000017c43828920 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c438271b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5870 .functor XOR 1, L_0000017c43eb5640, L_0000017c43ef87d0, C4<0>, C4<0>;
L_0000017c43eb51e0 .functor AND 1, L_0000017c43eb5640, L_0000017c43ef87d0, C4<1>, C4<1>;
v0000017c438fc060_0 .net "S", 0 0, L_0000017c43eb5870;  alias, 1 drivers
v0000017c438fbca0_0 .net "a", 0 0, L_0000017c43eb5640;  alias, 1 drivers
v0000017c438fb020_0 .net "b", 0 0, L_0000017c43ef87d0;  alias, 1 drivers
v0000017c438fc1a0_0 .net "c", 0 0, L_0000017c43eb51e0;  alias, 1 drivers
S_0000017c43827e30 .scope module, "add3" "rca_Nbit" 2 74, 2 233 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ad00 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf7968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f547d0 .functor BUFZ 1, L_0000017c43cf7968, C4<0>, C4<0>, C4<0>;
v0000017c43903180_0 .net "S", 8 0, L_0000017c43fa54f0;  alias, 1 drivers
v0000017c43903a40_0 .net *"_ivl_0", 0 0, L_0000017c43f54f40;  1 drivers
v0000017c43902820_0 .net *"_ivl_10", 0 0, L_0000017c43f54530;  1 drivers
v0000017c43903220_0 .net *"_ivl_20", 0 0, L_0000017c43f53c00;  1 drivers
v0000017c43902e60_0 .net *"_ivl_30", 0 0, L_0000017c43f539d0;  1 drivers
v0000017c43902280_0 .net *"_ivl_40", 0 0, L_0000017c43f53e30;  1 drivers
v0000017c43903cc0_0 .net *"_ivl_50", 0 0, L_0000017c43f54d80;  1 drivers
v0000017c43903900_0 .net *"_ivl_60", 0 0, L_0000017c43f53ab0;  1 drivers
v0000017c43902320_0 .net *"_ivl_70", 0 0, L_0000017c43f55250;  1 drivers
v0000017c439046c0_0 .net *"_ivl_80", 0 0, L_0000017c43f54290;  1 drivers
v0000017c43904300_0 .net *"_ivl_96", 0 0, L_0000017c43f547d0;  1 drivers
v0000017c439028c0_0 .net "a", 8 0, L_0000017c43f08db0;  alias, 1 drivers
v0000017c439026e0_0 .net "b", 8 0, L_0000017c43f1b730;  alias, 1 drivers
v0000017c43904260_0 .net "b1", 8 0, L_0000017c43fa3a10;  1 drivers
v0000017c439023c0_0 .net "c", 0 0, L_0000017c43fa5630;  alias, 1 drivers
v0000017c43902960_0 .net "cin", 0 0, L_0000017c43cf7968;  1 drivers
v0000017c439032c0_0 .net "co", 9 0, L_0000017c43fa3d30;  1 drivers
L_0000017c43fa4ff0 .part L_0000017c43f1b730, 0, 1;
L_0000017c43fa3bf0 .part L_0000017c43f08db0, 0, 1;
L_0000017c43fa4b90 .part L_0000017c43fa3a10, 0, 1;
L_0000017c43fa5090 .part L_0000017c43fa3d30, 0, 1;
L_0000017c43fa5db0 .part L_0000017c43f1b730, 1, 1;
L_0000017c43fa3fb0 .part L_0000017c43f08db0, 1, 1;
L_0000017c43fa60d0 .part L_0000017c43fa3a10, 1, 1;
L_0000017c43fa5f90 .part L_0000017c43fa3d30, 1, 1;
L_0000017c43fa4c30 .part L_0000017c43f1b730, 2, 1;
L_0000017c43fa4e10 .part L_0000017c43f08db0, 2, 1;
L_0000017c43fa5a90 .part L_0000017c43fa3a10, 2, 1;
L_0000017c43fa5450 .part L_0000017c43fa3d30, 2, 1;
L_0000017c43fa5b30 .part L_0000017c43f1b730, 3, 1;
L_0000017c43fa5130 .part L_0000017c43f08db0, 3, 1;
L_0000017c43fa4370 .part L_0000017c43fa3a10, 3, 1;
L_0000017c43fa51d0 .part L_0000017c43fa3d30, 3, 1;
L_0000017c43fa3e70 .part L_0000017c43f1b730, 4, 1;
L_0000017c43fa4050 .part L_0000017c43f08db0, 4, 1;
L_0000017c43fa4230 .part L_0000017c43fa3a10, 4, 1;
L_0000017c43fa4d70 .part L_0000017c43fa3d30, 4, 1;
L_0000017c43fa3f10 .part L_0000017c43f1b730, 5, 1;
L_0000017c43fa5e50 .part L_0000017c43f08db0, 5, 1;
L_0000017c43fa6030 .part L_0000017c43fa3a10, 5, 1;
L_0000017c43fa4550 .part L_0000017c43fa3d30, 5, 1;
L_0000017c43fa3970 .part L_0000017c43f1b730, 6, 1;
L_0000017c43fa4f50 .part L_0000017c43f08db0, 6, 1;
L_0000017c43fa4410 .part L_0000017c43fa3a10, 6, 1;
L_0000017c43fa49b0 .part L_0000017c43fa3d30, 6, 1;
L_0000017c43fa4690 .part L_0000017c43f1b730, 7, 1;
L_0000017c43fa5bd0 .part L_0000017c43f08db0, 7, 1;
L_0000017c43fa44b0 .part L_0000017c43fa3a10, 7, 1;
L_0000017c43fa4eb0 .part L_0000017c43fa3d30, 7, 1;
LS_0000017c43fa3a10_0_0 .concat8 [ 1 1 1 1], L_0000017c43f54f40, L_0000017c43f54530, L_0000017c43f53c00, L_0000017c43f539d0;
LS_0000017c43fa3a10_0_4 .concat8 [ 1 1 1 1], L_0000017c43f53e30, L_0000017c43f54d80, L_0000017c43f53ab0, L_0000017c43f55250;
LS_0000017c43fa3a10_0_8 .concat8 [ 1 0 0 0], L_0000017c43f54290;
L_0000017c43fa3a10 .concat8 [ 4 4 1 0], LS_0000017c43fa3a10_0_0, LS_0000017c43fa3a10_0_4, LS_0000017c43fa3a10_0_8;
L_0000017c43fa5270 .part L_0000017c43f1b730, 8, 1;
L_0000017c43fa3ab0 .part L_0000017c43f08db0, 8, 1;
L_0000017c43fa5950 .part L_0000017c43fa3a10, 8, 1;
L_0000017c43fa4730 .part L_0000017c43fa3d30, 8, 1;
LS_0000017c43fa54f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f53ea0, L_0000017c43f53a40, L_0000017c43f540d0, L_0000017c43f54450;
LS_0000017c43fa54f0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f54060, L_0000017c43f54680, L_0000017c43f552c0, L_0000017c43f537a0;
LS_0000017c43fa54f0_0_8 .concat8 [ 1 0 0 0], L_0000017c43f54920;
L_0000017c43fa54f0 .concat8 [ 4 4 1 0], LS_0000017c43fa54f0_0_0, LS_0000017c43fa54f0_0_4, LS_0000017c43fa54f0_0_8;
LS_0000017c43fa3d30_0_0 .concat8 [ 1 1 1 1], L_0000017c43f547d0, L_0000017c43f551e0, L_0000017c43f545a0, L_0000017c43f55100;
LS_0000017c43fa3d30_0_4 .concat8 [ 1 1 1 1], L_0000017c43f54220, L_0000017c43f55020, L_0000017c43f55170, L_0000017c43f54840;
LS_0000017c43fa3d30_0_8 .concat8 [ 1 1 0 0], L_0000017c43f53960, L_0000017c43f53b90;
L_0000017c43fa3d30 .concat8 [ 4 4 2 0], LS_0000017c43fa3d30_0_0, LS_0000017c43fa3d30_0_4, LS_0000017c43fa3d30_0_8;
L_0000017c43fa5630 .part L_0000017c43fa3d30, 9, 1;
S_0000017c43828150 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324ad40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f54f40 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa4ff0, C4<0>, C4<0>;
v0000017c438fec20_0 .net *"_ivl_1", 0 0, L_0000017c43fa4ff0;  1 drivers
S_0000017c43828ab0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43828150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f551e0 .functor OR 1, L_0000017c43f53ff0, L_0000017c43f53810, C4<0>, C4<0>;
v0000017c438fea40_0 .net "S", 0 0, L_0000017c43f53ea0;  1 drivers
v0000017c438fe360_0 .net "a", 0 0, L_0000017c43fa3bf0;  1 drivers
v0000017c438feae0_0 .net "b", 0 0, L_0000017c43fa4b90;  1 drivers
v0000017c438fdd20_0 .net "c", 0 0, L_0000017c43f551e0;  1 drivers
v0000017c438ff4e0_0 .net "carry_1", 0 0, L_0000017c43f53ff0;  1 drivers
v0000017c438fd140_0 .net "carry_2", 0 0, L_0000017c43f53810;  1 drivers
v0000017c438fd960_0 .net "cin", 0 0, L_0000017c43fa5090;  1 drivers
v0000017c438fd500_0 .net "sum_1", 0 0, L_0000017c43f54ae0;  1 drivers
S_0000017c4382b1c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43828ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54ae0 .functor XOR 1, L_0000017c43fa3bf0, L_0000017c43fa4b90, C4<0>, C4<0>;
L_0000017c43f53ff0 .functor AND 1, L_0000017c43fa3bf0, L_0000017c43fa4b90, C4<1>, C4<1>;
v0000017c438fb2a0_0 .net "S", 0 0, L_0000017c43f54ae0;  alias, 1 drivers
v0000017c438fb340_0 .net "a", 0 0, L_0000017c43fa3bf0;  alias, 1 drivers
v0000017c438fb5c0_0 .net "b", 0 0, L_0000017c43fa4b90;  alias, 1 drivers
v0000017c438fb840_0 .net "c", 0 0, L_0000017c43f53ff0;  alias, 1 drivers
S_0000017c4382b670 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43828ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53ea0 .functor XOR 1, L_0000017c43f54ae0, L_0000017c43fa5090, C4<0>, C4<0>;
L_0000017c43f53810 .functor AND 1, L_0000017c43f54ae0, L_0000017c43fa5090, C4<1>, C4<1>;
v0000017c438fc6a0_0 .net "S", 0 0, L_0000017c43f53ea0;  alias, 1 drivers
v0000017c438fefe0_0 .net "a", 0 0, L_0000017c43f54ae0;  alias, 1 drivers
v0000017c438fecc0_0 .net "b", 0 0, L_0000017c43fa5090;  alias, 1 drivers
v0000017c438ff440_0 .net "c", 0 0, L_0000017c43f53810;  alias, 1 drivers
S_0000017c438298c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324a5c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f54530 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa5db0, C4<0>, C4<0>;
v0000017c438fdf00_0 .net *"_ivl_1", 0 0, L_0000017c43fa5db0;  1 drivers
S_0000017c4382b990 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c438298c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f545a0 .functor OR 1, L_0000017c43f54ca0, L_0000017c43f53dc0, C4<0>, C4<0>;
v0000017c438feb80_0 .net "S", 0 0, L_0000017c43f53a40;  1 drivers
v0000017c438fe220_0 .net "a", 0 0, L_0000017c43fa3fb0;  1 drivers
v0000017c438fd820_0 .net "b", 0 0, L_0000017c43fa60d0;  1 drivers
v0000017c438fdb40_0 .net "c", 0 0, L_0000017c43f545a0;  1 drivers
v0000017c438fe0e0_0 .net "carry_1", 0 0, L_0000017c43f54ca0;  1 drivers
v0000017c438ff580_0 .net "carry_2", 0 0, L_0000017c43f53dc0;  1 drivers
v0000017c438fe7c0_0 .net "cin", 0 0, L_0000017c43fa5f90;  1 drivers
v0000017c438fe180_0 .net "sum_1", 0 0, L_0000017c43f54fb0;  1 drivers
S_0000017c4382bcb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4382b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54fb0 .functor XOR 1, L_0000017c43fa3fb0, L_0000017c43fa60d0, C4<0>, C4<0>;
L_0000017c43f54ca0 .functor AND 1, L_0000017c43fa3fb0, L_0000017c43fa60d0, C4<1>, C4<1>;
v0000017c438fd5a0_0 .net "S", 0 0, L_0000017c43f54fb0;  alias, 1 drivers
v0000017c438ff3a0_0 .net "a", 0 0, L_0000017c43fa3fb0;  alias, 1 drivers
v0000017c438fe540_0 .net "b", 0 0, L_0000017c43fa60d0;  alias, 1 drivers
v0000017c438fed60_0 .net "c", 0 0, L_0000017c43f54ca0;  alias, 1 drivers
S_0000017c4382ab80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4382b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53a40 .functor XOR 1, L_0000017c43f54fb0, L_0000017c43fa5f90, C4<0>, C4<0>;
L_0000017c43f53dc0 .functor AND 1, L_0000017c43f54fb0, L_0000017c43fa5f90, C4<1>, C4<1>;
v0000017c438fe9a0_0 .net "S", 0 0, L_0000017c43f53a40;  alias, 1 drivers
v0000017c438fd1e0_0 .net "a", 0 0, L_0000017c43f54fb0;  alias, 1 drivers
v0000017c438fe5e0_0 .net "b", 0 0, L_0000017c43fa5f90;  alias, 1 drivers
v0000017c438fd640_0 .net "c", 0 0, L_0000017c43f53dc0;  alias, 1 drivers
S_0000017c4382a220 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324a400 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f53c00 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa4c30, C4<0>, C4<0>;
v0000017c438fe680_0 .net *"_ivl_1", 0 0, L_0000017c43fa4c30;  1 drivers
S_0000017c4382ad10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4382a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55100 .functor OR 1, L_0000017c43f54140, L_0000017c43f54c30, C4<0>, C4<0>;
v0000017c438fd8c0_0 .net "S", 0 0, L_0000017c43f540d0;  1 drivers
v0000017c438fdaa0_0 .net "a", 0 0, L_0000017c43fa4e10;  1 drivers
v0000017c438fddc0_0 .net "b", 0 0, L_0000017c43fa5a90;  1 drivers
v0000017c438feea0_0 .net "c", 0 0, L_0000017c43f55100;  1 drivers
v0000017c438fde60_0 .net "carry_1", 0 0, L_0000017c43f54140;  1 drivers
v0000017c438fdfa0_0 .net "carry_2", 0 0, L_0000017c43f54c30;  1 drivers
v0000017c438fda00_0 .net "cin", 0 0, L_0000017c43fa5450;  1 drivers
v0000017c438fdbe0_0 .net "sum_1", 0 0, L_0000017c43f54b50;  1 drivers
S_0000017c4382bb20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4382ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54b50 .functor XOR 1, L_0000017c43fa4e10, L_0000017c43fa5a90, C4<0>, C4<0>;
L_0000017c43f54140 .functor AND 1, L_0000017c43fa4e10, L_0000017c43fa5a90, C4<1>, C4<1>;
v0000017c438ff300_0 .net "S", 0 0, L_0000017c43f54b50;  alias, 1 drivers
v0000017c438fd780_0 .net "a", 0 0, L_0000017c43fa4e10;  alias, 1 drivers
v0000017c438fd6e0_0 .net "b", 0 0, L_0000017c43fa5a90;  alias, 1 drivers
v0000017c438ff080_0 .net "c", 0 0, L_0000017c43f54140;  alias, 1 drivers
S_0000017c4382a9f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4382ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f540d0 .functor XOR 1, L_0000017c43f54b50, L_0000017c43fa5450, C4<0>, C4<0>;
L_0000017c43f54c30 .functor AND 1, L_0000017c43f54b50, L_0000017c43fa5450, C4<1>, C4<1>;
v0000017c438ff620_0 .net "S", 0 0, L_0000017c43f540d0;  alias, 1 drivers
v0000017c438fd280_0 .net "a", 0 0, L_0000017c43f54b50;  alias, 1 drivers
v0000017c438fee00_0 .net "b", 0 0, L_0000017c43fa5450;  alias, 1 drivers
v0000017c438ff6c0_0 .net "c", 0 0, L_0000017c43f54c30;  alias, 1 drivers
S_0000017c4382aea0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324b040 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f539d0 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa5b30, C4<0>, C4<0>;
v0000017c438ff8a0_0 .net *"_ivl_1", 0 0, L_0000017c43fa5b30;  1 drivers
S_0000017c43829a50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4382aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f54220 .functor OR 1, L_0000017c43f53b20, L_0000017c43f54d10, C4<0>, C4<0>;
v0000017c438fe4a0_0 .net "S", 0 0, L_0000017c43f54450;  1 drivers
v0000017c438fe860_0 .net "a", 0 0, L_0000017c43fa5130;  1 drivers
v0000017c438ff760_0 .net "b", 0 0, L_0000017c43fa4370;  1 drivers
v0000017c438fe900_0 .net "c", 0 0, L_0000017c43f54220;  1 drivers
v0000017c438ff800_0 .net "carry_1", 0 0, L_0000017c43f53b20;  1 drivers
v0000017c438fef40_0 .net "carry_2", 0 0, L_0000017c43f54d10;  1 drivers
v0000017c438ff120_0 .net "cin", 0 0, L_0000017c43fa51d0;  1 drivers
v0000017c438ff1c0_0 .net "sum_1", 0 0, L_0000017c43f53880;  1 drivers
S_0000017c4382b800 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43829a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53880 .functor XOR 1, L_0000017c43fa5130, L_0000017c43fa4370, C4<0>, C4<0>;
L_0000017c43f53b20 .functor AND 1, L_0000017c43fa5130, L_0000017c43fa4370, C4<1>, C4<1>;
v0000017c438fd320_0 .net "S", 0 0, L_0000017c43f53880;  alias, 1 drivers
v0000017c438fd460_0 .net "a", 0 0, L_0000017c43fa5130;  alias, 1 drivers
v0000017c438fe720_0 .net "b", 0 0, L_0000017c43fa4370;  alias, 1 drivers
v0000017c438fdc80_0 .net "c", 0 0, L_0000017c43f53b20;  alias, 1 drivers
S_0000017c4382b030 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43829a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54450 .functor XOR 1, L_0000017c43f53880, L_0000017c43fa51d0, C4<0>, C4<0>;
L_0000017c43f54d10 .functor AND 1, L_0000017c43f53880, L_0000017c43fa51d0, C4<1>, C4<1>;
v0000017c438fe040_0 .net "S", 0 0, L_0000017c43f54450;  alias, 1 drivers
v0000017c438fe2c0_0 .net "a", 0 0, L_0000017c43f53880;  alias, 1 drivers
v0000017c438ff260_0 .net "b", 0 0, L_0000017c43fa51d0;  alias, 1 drivers
v0000017c438fe400_0 .net "c", 0 0, L_0000017c43f54d10;  alias, 1 drivers
S_0000017c4382b350 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324adc0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f53e30 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa3e70, C4<0>, C4<0>;
v0000017c43900480_0 .net *"_ivl_1", 0 0, L_0000017c43fa3e70;  1 drivers
S_0000017c4382a6d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4382b350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55020 .functor OR 1, L_0000017c43f548b0, L_0000017c43f54610, C4<0>, C4<0>;
v0000017c439019c0_0 .net "S", 0 0, L_0000017c43f54060;  1 drivers
v0000017c43900840_0 .net "a", 0 0, L_0000017c43fa4050;  1 drivers
v0000017c439012e0_0 .net "b", 0 0, L_0000017c43fa4230;  1 drivers
v0000017c439008e0_0 .net "c", 0 0, L_0000017c43f55020;  1 drivers
v0000017c438ffa80_0 .net "carry_1", 0 0, L_0000017c43f548b0;  1 drivers
v0000017c438fff80_0 .net "carry_2", 0 0, L_0000017c43f54610;  1 drivers
v0000017c43901240_0 .net "cin", 0 0, L_0000017c43fa4d70;  1 drivers
v0000017c43901a60_0 .net "sum_1", 0 0, L_0000017c43f544c0;  1 drivers
S_0000017c4382a090 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4382a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f544c0 .functor XOR 1, L_0000017c43fa4050, L_0000017c43fa4230, C4<0>, C4<0>;
L_0000017c43f548b0 .functor AND 1, L_0000017c43fa4050, L_0000017c43fa4230, C4<1>, C4<1>;
v0000017c438fd3c0_0 .net "S", 0 0, L_0000017c43f544c0;  alias, 1 drivers
v0000017c43900660_0 .net "a", 0 0, L_0000017c43fa4050;  alias, 1 drivers
v0000017c439005c0_0 .net "b", 0 0, L_0000017c43fa4230;  alias, 1 drivers
v0000017c43900de0_0 .net "c", 0 0, L_0000017c43f548b0;  alias, 1 drivers
S_0000017c4382be40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4382a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54060 .functor XOR 1, L_0000017c43f544c0, L_0000017c43fa4d70, C4<0>, C4<0>;
L_0000017c43f54610 .functor AND 1, L_0000017c43f544c0, L_0000017c43fa4d70, C4<1>, C4<1>;
v0000017c438ffee0_0 .net "S", 0 0, L_0000017c43f54060;  alias, 1 drivers
v0000017c43900ca0_0 .net "a", 0 0, L_0000017c43f544c0;  alias, 1 drivers
v0000017c43900200_0 .net "b", 0 0, L_0000017c43fa4d70;  alias, 1 drivers
v0000017c438ffb20_0 .net "c", 0 0, L_0000017c43f54610;  alias, 1 drivers
S_0000017c4382b4e0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324ae00 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43f54d80 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa3f10, C4<0>, C4<0>;
v0000017c438ffd00_0 .net *"_ivl_1", 0 0, L_0000017c43fa3f10;  1 drivers
S_0000017c43829be0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4382b4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55170 .functor OR 1, L_0000017c43f54ed0, L_0000017c43f54df0, C4<0>, C4<0>;
v0000017c43900f20_0 .net "S", 0 0, L_0000017c43f54680;  1 drivers
v0000017c439003e0_0 .net "a", 0 0, L_0000017c43fa5e50;  1 drivers
v0000017c439017e0_0 .net "b", 0 0, L_0000017c43fa6030;  1 drivers
v0000017c43901920_0 .net "c", 0 0, L_0000017c43f55170;  1 drivers
v0000017c438ff940_0 .net "carry_1", 0 0, L_0000017c43f54ed0;  1 drivers
v0000017c439000c0_0 .net "carry_2", 0 0, L_0000017c43f54df0;  1 drivers
v0000017c43900520_0 .net "cin", 0 0, L_0000017c43fa4550;  1 drivers
v0000017c43901ec0_0 .net "sum_1", 0 0, L_0000017c43f53730;  1 drivers
S_0000017c43829d70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43829be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53730 .functor XOR 1, L_0000017c43fa5e50, L_0000017c43fa6030, C4<0>, C4<0>;
L_0000017c43f54ed0 .functor AND 1, L_0000017c43fa5e50, L_0000017c43fa6030, C4<1>, C4<1>;
v0000017c438ffbc0_0 .net "S", 0 0, L_0000017c43f53730;  alias, 1 drivers
v0000017c43900e80_0 .net "a", 0 0, L_0000017c43fa5e50;  alias, 1 drivers
v0000017c439020a0_0 .net "b", 0 0, L_0000017c43fa6030;  alias, 1 drivers
v0000017c439002a0_0 .net "c", 0 0, L_0000017c43f54ed0;  alias, 1 drivers
S_0000017c43829f00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43829be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54680 .functor XOR 1, L_0000017c43f53730, L_0000017c43fa4550, C4<0>, C4<0>;
L_0000017c43f54df0 .functor AND 1, L_0000017c43f53730, L_0000017c43fa4550, C4<1>, C4<1>;
v0000017c439007a0_0 .net "S", 0 0, L_0000017c43f54680;  alias, 1 drivers
v0000017c43900d40_0 .net "a", 0 0, L_0000017c43f53730;  alias, 1 drivers
v0000017c43902000_0 .net "b", 0 0, L_0000017c43fa4550;  alias, 1 drivers
v0000017c43901f60_0 .net "c", 0 0, L_0000017c43f54df0;  alias, 1 drivers
S_0000017c4382a3b0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324ae40 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43f53ab0 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa3970, C4<0>, C4<0>;
v0000017c438ffc60_0 .net *"_ivl_1", 0 0, L_0000017c43fa3970;  1 drivers
S_0000017c4382a540 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4382a3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f54840 .functor OR 1, L_0000017c43f54bc0, L_0000017c43f54760, C4<0>, C4<0>;
v0000017c43901b00_0 .net "S", 0 0, L_0000017c43f552c0;  1 drivers
v0000017c43901100_0 .net "a", 0 0, L_0000017c43fa4f50;  1 drivers
v0000017c43901560_0 .net "b", 0 0, L_0000017c43fa4410;  1 drivers
v0000017c43901420_0 .net "c", 0 0, L_0000017c43f54840;  1 drivers
v0000017c43900a20_0 .net "carry_1", 0 0, L_0000017c43f54bc0;  1 drivers
v0000017c43901060_0 .net "carry_2", 0 0, L_0000017c43f54760;  1 drivers
v0000017c43900340_0 .net "cin", 0 0, L_0000017c43fa49b0;  1 drivers
v0000017c43900700_0 .net "sum_1", 0 0, L_0000017c43f55090;  1 drivers
S_0000017c4382a860 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4382a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55090 .functor XOR 1, L_0000017c43fa4f50, L_0000017c43fa4410, C4<0>, C4<0>;
L_0000017c43f54bc0 .functor AND 1, L_0000017c43fa4f50, L_0000017c43fa4410, C4<1>, C4<1>;
v0000017c43901c40_0 .net "S", 0 0, L_0000017c43f55090;  alias, 1 drivers
v0000017c43901380_0 .net "a", 0 0, L_0000017c43fa4f50;  alias, 1 drivers
v0000017c438ff9e0_0 .net "b", 0 0, L_0000017c43fa4410;  alias, 1 drivers
v0000017c43900160_0 .net "c", 0 0, L_0000017c43f54bc0;  alias, 1 drivers
S_0000017c4394fd40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4382a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f552c0 .functor XOR 1, L_0000017c43f55090, L_0000017c43fa49b0, C4<0>, C4<0>;
L_0000017c43f54760 .functor AND 1, L_0000017c43f55090, L_0000017c43fa49b0, C4<1>, C4<1>;
v0000017c43900020_0 .net "S", 0 0, L_0000017c43f552c0;  alias, 1 drivers
v0000017c43901740_0 .net "a", 0 0, L_0000017c43f55090;  alias, 1 drivers
v0000017c43900980_0 .net "b", 0 0, L_0000017c43fa49b0;  alias, 1 drivers
v0000017c43901e20_0 .net "c", 0 0, L_0000017c43f54760;  alias, 1 drivers
S_0000017c4394fbb0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324af00 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43f55250 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa4690, C4<0>, C4<0>;
v0000017c43904440_0 .net *"_ivl_1", 0 0, L_0000017c43fa4690;  1 drivers
S_0000017c4394d950 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f53960 .functor OR 1, L_0000017c43f53c70, L_0000017c43f538f0, C4<0>, C4<0>;
v0000017c43901600_0 .net "S", 0 0, L_0000017c43f537a0;  1 drivers
v0000017c43901ba0_0 .net "a", 0 0, L_0000017c43fa5bd0;  1 drivers
v0000017c439016a0_0 .net "b", 0 0, L_0000017c43fa44b0;  1 drivers
v0000017c43901880_0 .net "c", 0 0, L_0000017c43f53960;  1 drivers
v0000017c43901ce0_0 .net "carry_1", 0 0, L_0000017c43f53c70;  1 drivers
v0000017c43901d80_0 .net "carry_2", 0 0, L_0000017c43f538f0;  1 drivers
v0000017c43902be0_0 .net "cin", 0 0, L_0000017c43fa4eb0;  1 drivers
v0000017c43903680_0 .net "sum_1", 0 0, L_0000017c43f54e60;  1 drivers
S_0000017c4394c690 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394d950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54e60 .functor XOR 1, L_0000017c43fa5bd0, L_0000017c43fa44b0, C4<0>, C4<0>;
L_0000017c43f53c70 .functor AND 1, L_0000017c43fa5bd0, L_0000017c43fa44b0, C4<1>, C4<1>;
v0000017c438ffda0_0 .net "S", 0 0, L_0000017c43f54e60;  alias, 1 drivers
v0000017c439014c0_0 .net "a", 0 0, L_0000017c43fa5bd0;  alias, 1 drivers
v0000017c43900ac0_0 .net "b", 0 0, L_0000017c43fa44b0;  alias, 1 drivers
v0000017c43900fc0_0 .net "c", 0 0, L_0000017c43f53c70;  alias, 1 drivers
S_0000017c4394c9b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394d950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f537a0 .functor XOR 1, L_0000017c43f54e60, L_0000017c43fa4eb0, C4<0>, C4<0>;
L_0000017c43f538f0 .functor AND 1, L_0000017c43f54e60, L_0000017c43fa4eb0, C4<1>, C4<1>;
v0000017c439011a0_0 .net "S", 0 0, L_0000017c43f537a0;  alias, 1 drivers
v0000017c43900b60_0 .net "a", 0 0, L_0000017c43f54e60;  alias, 1 drivers
v0000017c438ffe40_0 .net "b", 0 0, L_0000017c43fa4eb0;  alias, 1 drivers
v0000017c43900c00_0 .net "c", 0 0, L_0000017c43f538f0;  alias, 1 drivers
S_0000017c4394e8f0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43827e30;
 .timescale 0 0;
P_0000017c4324b0c0 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43f54290 .functor XOR 1, L_0000017c43cf7968, L_0000017c43fa5270, C4<0>, C4<0>;
v0000017c43902b40_0 .net *"_ivl_1", 0 0, L_0000017c43fa5270;  1 drivers
S_0000017c43951320 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f53b90 .functor OR 1, L_0000017c43f541b0, L_0000017c43f546f0, C4<0>, C4<0>;
v0000017c43902d20_0 .net "S", 0 0, L_0000017c43f54920;  1 drivers
v0000017c439041c0_0 .net "a", 0 0, L_0000017c43fa3ab0;  1 drivers
v0000017c43902780_0 .net "b", 0 0, L_0000017c43fa5950;  1 drivers
v0000017c439044e0_0 .net "c", 0 0, L_0000017c43f53b90;  1 drivers
v0000017c43902140_0 .net "carry_1", 0 0, L_0000017c43f541b0;  1 drivers
v0000017c43904620_0 .net "carry_2", 0 0, L_0000017c43f546f0;  1 drivers
v0000017c439037c0_0 .net "cin", 0 0, L_0000017c43fa4730;  1 drivers
v0000017c439025a0_0 .net "sum_1", 0 0, L_0000017c43f53d50;  1 drivers
S_0000017c4394f3e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43951320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53d50 .functor XOR 1, L_0000017c43fa3ab0, L_0000017c43fa5950, C4<0>, C4<0>;
L_0000017c43f541b0 .functor AND 1, L_0000017c43fa3ab0, L_0000017c43fa5950, C4<1>, C4<1>;
v0000017c439030e0_0 .net "S", 0 0, L_0000017c43f53d50;  alias, 1 drivers
v0000017c43902500_0 .net "a", 0 0, L_0000017c43fa3ab0;  alias, 1 drivers
v0000017c43902dc0_0 .net "b", 0 0, L_0000017c43fa5950;  alias, 1 drivers
v0000017c43904080_0 .net "c", 0 0, L_0000017c43f541b0;  alias, 1 drivers
S_0000017c4394ba10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43951320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54920 .functor XOR 1, L_0000017c43f53d50, L_0000017c43fa4730, C4<0>, C4<0>;
L_0000017c43f546f0 .functor AND 1, L_0000017c43f53d50, L_0000017c43fa4730, C4<1>, C4<1>;
v0000017c43903720_0 .net "S", 0 0, L_0000017c43f54920;  alias, 1 drivers
v0000017c43902c80_0 .net "a", 0 0, L_0000017c43f53d50;  alias, 1 drivers
v0000017c43903fe0_0 .net "b", 0 0, L_0000017c43fa4730;  alias, 1 drivers
v0000017c43904120_0 .net "c", 0 0, L_0000017c43f546f0;  alias, 1 drivers
S_0000017c43950380 .scope module, "add4" "rca_Nbit" 2 88, 2 233 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324af40 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf7b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43fe4900 .functor BUFZ 1, L_0000017c43cf7b18, C4<0>, C4<0>, C4<0>;
v0000017c4390fca0_0 .net "S", 16 0, L_0000017c43fa8d30;  alias, 1 drivers
v0000017c4390fa20_0 .net *"_ivl_0", 0 0, L_0000017c43f36a10;  1 drivers
v0000017c43910600_0 .net *"_ivl_10", 0 0, L_0000017c43f36770;  1 drivers
v0000017c4390fde0_0 .net *"_ivl_100", 0 0, L_0000017c43fe3be0;  1 drivers
v0000017c4390ed00_0 .net *"_ivl_110", 0 0, L_0000017c43fe3550;  1 drivers
v0000017c4390f2a0_0 .net *"_ivl_120", 0 0, L_0000017c43fe45f0;  1 drivers
v0000017c43910d80_0 .net *"_ivl_130", 0 0, L_0000017c43fe3a20;  1 drivers
v0000017c43910240_0 .net *"_ivl_140", 0 0, L_0000017c43fe4350;  1 drivers
v0000017c43910a60_0 .net *"_ivl_150", 0 0, L_0000017c43fe4ba0;  1 drivers
v0000017c4390f520_0 .net *"_ivl_160", 0 0, L_0000017c43fe3390;  1 drivers
v0000017c43910420_0 .net *"_ivl_176", 0 0, L_0000017c43fe4900;  1 drivers
v0000017c4390ee40_0 .net *"_ivl_20", 0 0, L_0000017c43f360e0;  1 drivers
v0000017c43910740_0 .net *"_ivl_30", 0 0, L_0000017c43f35c10;  1 drivers
v0000017c4390f3e0_0 .net *"_ivl_40", 0 0, L_0000017c43f37500;  1 drivers
v0000017c4390f7a0_0 .net *"_ivl_50", 0 0, L_0000017c43f376c0;  1 drivers
v0000017c4390f340_0 .net *"_ivl_60", 0 0, L_0000017c43f36b60;  1 drivers
v0000017c4390f200_0 .net *"_ivl_70", 0 0, L_0000017c43f37340;  1 drivers
v0000017c4390f480_0 .net *"_ivl_80", 0 0, L_0000017c43fe4b30;  1 drivers
v0000017c4390f840_0 .net *"_ivl_90", 0 0, L_0000017c43fe3e80;  1 drivers
v0000017c4390fd40_0 .net "a", 16 0, L_0000017c43fa6350;  alias, 1 drivers
v0000017c4390fe80_0 .net "b", 16 0, L_0000017c43fa7bb0;  alias, 1 drivers
v0000017c4390f660_0 .net "b1", 16 0, L_0000017c43faabd0;  1 drivers
v0000017c4390eb20_0 .net "c", 0 0, L_0000017c43fa9f50;  alias, 1 drivers
v0000017c4390f700_0 .net "cin", 0 0, L_0000017c43cf7b18;  1 drivers
v0000017c43910060_0 .net "co", 17 0, L_0000017c43fa8dd0;  1 drivers
L_0000017c43fa85b0 .part L_0000017c43fa7bb0, 0, 1;
L_0000017c43fa7ed0 .part L_0000017c43fa6350, 0, 1;
L_0000017c43fa6490 .part L_0000017c43faabd0, 0, 1;
L_0000017c43fa7750 .part L_0000017c43fa8dd0, 0, 1;
L_0000017c43fa88d0 .part L_0000017c43fa7bb0, 1, 1;
L_0000017c43fa6530 .part L_0000017c43fa6350, 1, 1;
L_0000017c43fa7c50 .part L_0000017c43faabd0, 1, 1;
L_0000017c43fa79d0 .part L_0000017c43fa8dd0, 1, 1;
L_0000017c43fa77f0 .part L_0000017c43fa7bb0, 2, 1;
L_0000017c43fa67b0 .part L_0000017c43fa6350, 2, 1;
L_0000017c43fa6850 .part L_0000017c43faabd0, 2, 1;
L_0000017c43fa6b70 .part L_0000017c43fa8dd0, 2, 1;
L_0000017c43fa7890 .part L_0000017c43fa7bb0, 3, 1;
L_0000017c43fa6ad0 .part L_0000017c43fa6350, 3, 1;
L_0000017c43fa7930 .part L_0000017c43faabd0, 3, 1;
L_0000017c43fa7cf0 .part L_0000017c43fa8dd0, 3, 1;
L_0000017c43fa7d90 .part L_0000017c43fa7bb0, 4, 1;
L_0000017c43fa8010 .part L_0000017c43fa6350, 4, 1;
L_0000017c43fa8150 .part L_0000017c43faabd0, 4, 1;
L_0000017c43fa80b0 .part L_0000017c43fa8dd0, 4, 1;
L_0000017c43fa81f0 .part L_0000017c43fa7bb0, 5, 1;
L_0000017c43fa8330 .part L_0000017c43fa6350, 5, 1;
L_0000017c43fa83d0 .part L_0000017c43faabd0, 5, 1;
L_0000017c43faa630 .part L_0000017c43fa8dd0, 5, 1;
L_0000017c43faa810 .part L_0000017c43fa7bb0, 6, 1;
L_0000017c43fa8ab0 .part L_0000017c43fa6350, 6, 1;
L_0000017c43fa8c90 .part L_0000017c43faabd0, 6, 1;
L_0000017c43faa770 .part L_0000017c43fa8dd0, 6, 1;
L_0000017c43fa9e10 .part L_0000017c43fa7bb0, 7, 1;
L_0000017c43fa92d0 .part L_0000017c43fa6350, 7, 1;
L_0000017c43fa90f0 .part L_0000017c43faabd0, 7, 1;
L_0000017c43faaf90 .part L_0000017c43fa8dd0, 7, 1;
L_0000017c43faaef0 .part L_0000017c43fa7bb0, 8, 1;
L_0000017c43faa270 .part L_0000017c43fa6350, 8, 1;
L_0000017c43fa9eb0 .part L_0000017c43faabd0, 8, 1;
L_0000017c43fa9ff0 .part L_0000017c43fa8dd0, 8, 1;
L_0000017c43faa130 .part L_0000017c43fa7bb0, 9, 1;
L_0000017c43fa9a50 .part L_0000017c43fa6350, 9, 1;
L_0000017c43faa8b0 .part L_0000017c43faabd0, 9, 1;
L_0000017c43faa310 .part L_0000017c43fa8dd0, 9, 1;
L_0000017c43faa090 .part L_0000017c43fa7bb0, 10, 1;
L_0000017c43fa9230 .part L_0000017c43fa6350, 10, 1;
L_0000017c43fa9690 .part L_0000017c43faabd0, 10, 1;
L_0000017c43faa950 .part L_0000017c43fa8dd0, 10, 1;
L_0000017c43faa9f0 .part L_0000017c43fa7bb0, 11, 1;
L_0000017c43fa94b0 .part L_0000017c43fa6350, 11, 1;
L_0000017c43fa8b50 .part L_0000017c43faabd0, 11, 1;
L_0000017c43faac70 .part L_0000017c43fa8dd0, 11, 1;
L_0000017c43faa590 .part L_0000017c43fa7bb0, 12, 1;
L_0000017c43fa8f10 .part L_0000017c43fa6350, 12, 1;
L_0000017c43faa1d0 .part L_0000017c43faabd0, 12, 1;
L_0000017c43faa3b0 .part L_0000017c43fa8dd0, 12, 1;
L_0000017c43faa6d0 .part L_0000017c43fa7bb0, 13, 1;
L_0000017c43fa97d0 .part L_0000017c43fa6350, 13, 1;
L_0000017c43fa9190 .part L_0000017c43faabd0, 13, 1;
L_0000017c43faaa90 .part L_0000017c43fa8dd0, 13, 1;
L_0000017c43fa9370 .part L_0000017c43fa7bb0, 14, 1;
L_0000017c43faab30 .part L_0000017c43fa6350, 14, 1;
L_0000017c43fab0d0 .part L_0000017c43faabd0, 14, 1;
L_0000017c43fa9cd0 .part L_0000017c43fa8dd0, 14, 1;
L_0000017c43faa450 .part L_0000017c43fa7bb0, 15, 1;
L_0000017c43faae50 .part L_0000017c43fa6350, 15, 1;
L_0000017c43fa9410 .part L_0000017c43faabd0, 15, 1;
L_0000017c43faa4f0 .part L_0000017c43fa8dd0, 15, 1;
LS_0000017c43faabd0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f36a10, L_0000017c43f36770, L_0000017c43f360e0, L_0000017c43f35c10;
LS_0000017c43faabd0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f37500, L_0000017c43f376c0, L_0000017c43f36b60, L_0000017c43f37340;
LS_0000017c43faabd0_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe4b30, L_0000017c43fe3e80, L_0000017c43fe3be0, L_0000017c43fe3550;
LS_0000017c43faabd0_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe45f0, L_0000017c43fe3a20, L_0000017c43fe4350, L_0000017c43fe4ba0;
LS_0000017c43faabd0_0_16 .concat8 [ 1 0 0 0], L_0000017c43fe3390;
LS_0000017c43faabd0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43faabd0_0_0, LS_0000017c43faabd0_0_4, LS_0000017c43faabd0_0_8, LS_0000017c43faabd0_0_12;
LS_0000017c43faabd0_1_4 .concat8 [ 1 0 0 0], LS_0000017c43faabd0_0_16;
L_0000017c43faabd0 .concat8 [ 16 1 0 0], LS_0000017c43faabd0_1_0, LS_0000017c43faabd0_1_4;
L_0000017c43fab030 .part L_0000017c43fa7bb0, 16, 1;
L_0000017c43faad10 .part L_0000017c43fa6350, 16, 1;
L_0000017c43fa8970 .part L_0000017c43faabd0, 16, 1;
L_0000017c43faadb0 .part L_0000017c43fa8dd0, 16, 1;
LS_0000017c43fa8d30_0_0 .concat8 [ 1 1 1 1], L_0000017c43f36d20, L_0000017c43f37180, L_0000017c43f36150, L_0000017c43f36460;
LS_0000017c43fa8d30_0_4 .concat8 [ 1 1 1 1], L_0000017c43f361c0, L_0000017c43f36380, L_0000017c43f36620, L_0000017c43f37650;
LS_0000017c43fa8d30_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe3f60, L_0000017c43fe4040, L_0000017c43fe40b0, L_0000017c43fe4200;
LS_0000017c43fa8d30_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe3da0, L_0000017c43fe3470, L_0000017c43fe4430, L_0000017c43fe3b00;
LS_0000017c43fa8d30_0_16 .concat8 [ 1 0 0 0], L_0000017c43fe4890;
LS_0000017c43fa8d30_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fa8d30_0_0, LS_0000017c43fa8d30_0_4, LS_0000017c43fa8d30_0_8, LS_0000017c43fa8d30_0_12;
LS_0000017c43fa8d30_1_4 .concat8 [ 1 0 0 0], LS_0000017c43fa8d30_0_16;
L_0000017c43fa8d30 .concat8 [ 16 1 0 0], LS_0000017c43fa8d30_1_0, LS_0000017c43fa8d30_1_4;
LS_0000017c43fa8dd0_0_0 .concat8 [ 1 1 1 1], L_0000017c43fe4900, L_0000017c43f35f90, L_0000017c43f375e0, L_0000017c43f36af0;
LS_0000017c43fa8dd0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f373b0, L_0000017c43f36d90, L_0000017c43f36540, L_0000017c43f37570;
LS_0000017c43fa8dd0_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe3c50, L_0000017c43fe3cc0, L_0000017c43fe3ef0, L_0000017c43fe4190;
LS_0000017c43fa8dd0_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe3d30, L_0000017c43fe4c80, L_0000017c43fe4510, L_0000017c43fe4820;
LS_0000017c43fa8dd0_0_16 .concat8 [ 1 1 0 0], L_0000017c43fe3710, L_0000017c43fe49e0;
LS_0000017c43fa8dd0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fa8dd0_0_0, LS_0000017c43fa8dd0_0_4, LS_0000017c43fa8dd0_0_8, LS_0000017c43fa8dd0_0_12;
LS_0000017c43fa8dd0_1_4 .concat8 [ 2 0 0 0], LS_0000017c43fa8dd0_0_16;
L_0000017c43fa8dd0 .concat8 [ 16 2 0 0], LS_0000017c43fa8dd0_1_0, LS_0000017c43fa8dd0_1_4;
L_0000017c43fa9f50 .part L_0000017c43fa8dd0, 17, 1;
S_0000017c4394b0b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324b000 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f36a10 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa85b0, C4<0>, C4<0>;
v0000017c43903860_0 .net *"_ivl_1", 0 0, L_0000017c43fa85b0;  1 drivers
S_0000017c4394d310 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f35f90 .functor OR 1, L_0000017c43f35e40, L_0000017c43f36930, C4<0>, C4<0>;
v0000017c43902aa0_0 .net "S", 0 0, L_0000017c43f36d20;  1 drivers
v0000017c43902f00_0 .net "a", 0 0, L_0000017c43fa7ed0;  1 drivers
v0000017c43903b80_0 .net "b", 0 0, L_0000017c43fa6490;  1 drivers
v0000017c43902fa0_0 .net "c", 0 0, L_0000017c43f35f90;  1 drivers
v0000017c43904760_0 .net "carry_1", 0 0, L_0000017c43f35e40;  1 drivers
v0000017c43903040_0 .net "carry_2", 0 0, L_0000017c43f36930;  1 drivers
v0000017c43903360_0 .net "cin", 0 0, L_0000017c43fa7750;  1 drivers
v0000017c43903400_0 .net "sum_1", 0 0, L_0000017c43f35ba0;  1 drivers
S_0000017c4394f0c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f35ba0 .functor XOR 1, L_0000017c43fa7ed0, L_0000017c43fa6490, C4<0>, C4<0>;
L_0000017c43f35e40 .functor AND 1, L_0000017c43fa7ed0, L_0000017c43fa6490, C4<1>, C4<1>;
v0000017c439043a0_0 .net "S", 0 0, L_0000017c43f35ba0;  alias, 1 drivers
v0000017c439039a0_0 .net "a", 0 0, L_0000017c43fa7ed0;  alias, 1 drivers
v0000017c43903d60_0 .net "b", 0 0, L_0000017c43fa6490;  alias, 1 drivers
v0000017c43903ae0_0 .net "c", 0 0, L_0000017c43f35e40;  alias, 1 drivers
S_0000017c4394c820 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36d20 .functor XOR 1, L_0000017c43f35ba0, L_0000017c43fa7750, C4<0>, C4<0>;
L_0000017c43f36930 .functor AND 1, L_0000017c43f35ba0, L_0000017c43fa7750, C4<1>, C4<1>;
v0000017c43903f40_0 .net "S", 0 0, L_0000017c43f36d20;  alias, 1 drivers
v0000017c43902a00_0 .net "a", 0 0, L_0000017c43f35ba0;  alias, 1 drivers
v0000017c43904580_0 .net "b", 0 0, L_0000017c43fa7750;  alias, 1 drivers
v0000017c439048a0_0 .net "c", 0 0, L_0000017c43f36930;  alias, 1 drivers
S_0000017c4394cb40 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324b140 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f36770 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa88d0, C4<0>, C4<0>;
v0000017c43904940_0 .net *"_ivl_1", 0 0, L_0000017c43fa88d0;  1 drivers
S_0000017c4394f890 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f375e0 .functor OR 1, L_0000017c43f35f20, L_0000017c43f36070, C4<0>, C4<0>;
v0000017c43902460_0 .net "S", 0 0, L_0000017c43f37180;  1 drivers
v0000017c43902640_0 .net "a", 0 0, L_0000017c43fa6530;  1 drivers
v0000017c43906c40_0 .net "b", 0 0, L_0000017c43fa7c50;  1 drivers
v0000017c43905660_0 .net "c", 0 0, L_0000017c43f375e0;  1 drivers
v0000017c43904bc0_0 .net "carry_1", 0 0, L_0000017c43f35f20;  1 drivers
v0000017c43905de0_0 .net "carry_2", 0 0, L_0000017c43f36070;  1 drivers
v0000017c43905d40_0 .net "cin", 0 0, L_0000017c43fa79d0;  1 drivers
v0000017c43906240_0 .net "sum_1", 0 0, L_0000017c43f37260;  1 drivers
S_0000017c4394b560 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f37260 .functor XOR 1, L_0000017c43fa6530, L_0000017c43fa7c50, C4<0>, C4<0>;
L_0000017c43f35f20 .functor AND 1, L_0000017c43fa6530, L_0000017c43fa7c50, C4<1>, C4<1>;
v0000017c439034a0_0 .net "S", 0 0, L_0000017c43f37260;  alias, 1 drivers
v0000017c43904800_0 .net "a", 0 0, L_0000017c43fa6530;  alias, 1 drivers
v0000017c43903540_0 .net "b", 0 0, L_0000017c43fa7c50;  alias, 1 drivers
v0000017c439021e0_0 .net "c", 0 0, L_0000017c43f35f20;  alias, 1 drivers
S_0000017c4394c050 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f37180 .functor XOR 1, L_0000017c43f37260, L_0000017c43fa79d0, C4<0>, C4<0>;
L_0000017c43f36070 .functor AND 1, L_0000017c43f37260, L_0000017c43fa79d0, C4<1>, C4<1>;
v0000017c439035e0_0 .net "S", 0 0, L_0000017c43f37180;  alias, 1 drivers
v0000017c43903c20_0 .net "a", 0 0, L_0000017c43f37260;  alias, 1 drivers
v0000017c43903e00_0 .net "b", 0 0, L_0000017c43fa79d0;  alias, 1 drivers
v0000017c43903ea0_0 .net "c", 0 0, L_0000017c43f36070;  alias, 1 drivers
S_0000017c4394bba0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324c0c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f360e0 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa77f0, C4<0>, C4<0>;
v0000017c439052a0_0 .net *"_ivl_1", 0 0, L_0000017c43fa77f0;  1 drivers
S_0000017c43951190 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f36af0 .functor OR 1, L_0000017c43f367e0, L_0000017c43f36a80, C4<0>, C4<0>;
v0000017c43905ca0_0 .net "S", 0 0, L_0000017c43f36150;  1 drivers
v0000017c439057a0_0 .net "a", 0 0, L_0000017c43fa67b0;  1 drivers
v0000017c439055c0_0 .net "b", 0 0, L_0000017c43fa6850;  1 drivers
v0000017c439058e0_0 .net "c", 0 0, L_0000017c43f36af0;  1 drivers
v0000017c43905200_0 .net "carry_1", 0 0, L_0000017c43f367e0;  1 drivers
v0000017c43905980_0 .net "carry_2", 0 0, L_0000017c43f36a80;  1 drivers
v0000017c43904a80_0 .net "cin", 0 0, L_0000017c43fa6b70;  1 drivers
v0000017c439069c0_0 .net "sum_1", 0 0, L_0000017c43f36000;  1 drivers
S_0000017c4394bd30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43951190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36000 .functor XOR 1, L_0000017c43fa67b0, L_0000017c43fa6850, C4<0>, C4<0>;
L_0000017c43f367e0 .functor AND 1, L_0000017c43fa67b0, L_0000017c43fa6850, C4<1>, C4<1>;
v0000017c43905f20_0 .net "S", 0 0, L_0000017c43f36000;  alias, 1 drivers
v0000017c439053e0_0 .net "a", 0 0, L_0000017c43fa67b0;  alias, 1 drivers
v0000017c439067e0_0 .net "b", 0 0, L_0000017c43fa6850;  alias, 1 drivers
v0000017c43906920_0 .net "c", 0 0, L_0000017c43f367e0;  alias, 1 drivers
S_0000017c4394ccd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43951190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36150 .functor XOR 1, L_0000017c43f36000, L_0000017c43fa6b70, C4<0>, C4<0>;
L_0000017c43f36a80 .functor AND 1, L_0000017c43f36000, L_0000017c43fa6b70, C4<1>, C4<1>;
v0000017c43905160_0 .net "S", 0 0, L_0000017c43f36150;  alias, 1 drivers
v0000017c43906b00_0 .net "a", 0 0, L_0000017c43f36000;  alias, 1 drivers
v0000017c439049e0_0 .net "b", 0 0, L_0000017c43fa6b70;  alias, 1 drivers
v0000017c43906e20_0 .net "c", 0 0, L_0000017c43f36a80;  alias, 1 drivers
S_0000017c43950060 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324c100 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f35c10 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa7890, C4<0>, C4<0>;
v0000017c43905b60_0 .net *"_ivl_1", 0 0, L_0000017c43fa7890;  1 drivers
S_0000017c4394b3d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43950060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f373b0 .functor OR 1, L_0000017c43f36cb0, L_0000017c43f36bd0, C4<0>, C4<0>;
v0000017c43906ce0_0 .net "S", 0 0, L_0000017c43f36460;  1 drivers
v0000017c439064c0_0 .net "a", 0 0, L_0000017c43fa6ad0;  1 drivers
v0000017c43905520_0 .net "b", 0 0, L_0000017c43fa7930;  1 drivers
v0000017c43904da0_0 .net "c", 0 0, L_0000017c43f373b0;  1 drivers
v0000017c43905a20_0 .net "carry_1", 0 0, L_0000017c43f36cb0;  1 drivers
v0000017c439050c0_0 .net "carry_2", 0 0, L_0000017c43f36bd0;  1 drivers
v0000017c43906ba0_0 .net "cin", 0 0, L_0000017c43fa7cf0;  1 drivers
v0000017c43905840_0 .net "sum_1", 0 0, L_0000017c43f35dd0;  1 drivers
S_0000017c4394ce60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f35dd0 .functor XOR 1, L_0000017c43fa6ad0, L_0000017c43fa7930, C4<0>, C4<0>;
L_0000017c43f36cb0 .functor AND 1, L_0000017c43fa6ad0, L_0000017c43fa7930, C4<1>, C4<1>;
v0000017c43906880_0 .net "S", 0 0, L_0000017c43f35dd0;  alias, 1 drivers
v0000017c43906d80_0 .net "a", 0 0, L_0000017c43fa6ad0;  alias, 1 drivers
v0000017c43905020_0 .net "b", 0 0, L_0000017c43fa7930;  alias, 1 drivers
v0000017c43906740_0 .net "c", 0 0, L_0000017c43f36cb0;  alias, 1 drivers
S_0000017c4394df90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36460 .functor XOR 1, L_0000017c43f35dd0, L_0000017c43fa7cf0, C4<0>, C4<0>;
L_0000017c43f36bd0 .functor AND 1, L_0000017c43f35dd0, L_0000017c43fa7cf0, C4<1>, C4<1>;
v0000017c43906a60_0 .net "S", 0 0, L_0000017c43f36460;  alias, 1 drivers
v0000017c43905ac0_0 .net "a", 0 0, L_0000017c43f35dd0;  alias, 1 drivers
v0000017c43905700_0 .net "b", 0 0, L_0000017c43fa7cf0;  alias, 1 drivers
v0000017c43906ec0_0 .net "c", 0 0, L_0000017c43f36bd0;  alias, 1 drivers
S_0000017c439501f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324b900 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f37500 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa7d90, C4<0>, C4<0>;
v0000017c43906560_0 .net *"_ivl_1", 0 0, L_0000017c43fa7d90;  1 drivers
S_0000017c4394c500 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439501f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f36d90 .functor OR 1, L_0000017c43f36700, L_0000017c43f35b30, C4<0>, C4<0>;
v0000017c43906100_0 .net "S", 0 0, L_0000017c43f361c0;  1 drivers
v0000017c43907000_0 .net "a", 0 0, L_0000017c43fa8010;  1 drivers
v0000017c43906060_0 .net "b", 0 0, L_0000017c43fa8150;  1 drivers
v0000017c439070a0_0 .net "c", 0 0, L_0000017c43f36d90;  1 drivers
v0000017c439061a0_0 .net "carry_1", 0 0, L_0000017c43f36700;  1 drivers
v0000017c43906380_0 .net "carry_2", 0 0, L_0000017c43f35b30;  1 drivers
v0000017c43904b20_0 .net "cin", 0 0, L_0000017c43fa80b0;  1 drivers
v0000017c43906420_0 .net "sum_1", 0 0, L_0000017c43f36310;  1 drivers
S_0000017c4394f570 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36310 .functor XOR 1, L_0000017c43fa8010, L_0000017c43fa8150, C4<0>, C4<0>;
L_0000017c43f36700 .functor AND 1, L_0000017c43fa8010, L_0000017c43fa8150, C4<1>, C4<1>;
v0000017c43905c00_0 .net "S", 0 0, L_0000017c43f36310;  alias, 1 drivers
v0000017c43906f60_0 .net "a", 0 0, L_0000017c43fa8010;  alias, 1 drivers
v0000017c43905480_0 .net "b", 0 0, L_0000017c43fa8150;  alias, 1 drivers
v0000017c43905e80_0 .net "c", 0 0, L_0000017c43f36700;  alias, 1 drivers
S_0000017c43950b50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f361c0 .functor XOR 1, L_0000017c43f36310, L_0000017c43fa80b0, C4<0>, C4<0>;
L_0000017c43f35b30 .functor AND 1, L_0000017c43f36310, L_0000017c43fa80b0, C4<1>, C4<1>;
v0000017c439062e0_0 .net "S", 0 0, L_0000017c43f361c0;  alias, 1 drivers
v0000017c43905fc0_0 .net "a", 0 0, L_0000017c43f36310;  alias, 1 drivers
v0000017c43906600_0 .net "b", 0 0, L_0000017c43fa80b0;  alias, 1 drivers
v0000017c43905340_0 .net "c", 0 0, L_0000017c43f35b30;  alias, 1 drivers
S_0000017c4394dae0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324bf80 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43f376c0 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa81f0, C4<0>, C4<0>;
v0000017c43908a40_0 .net *"_ivl_1", 0 0, L_0000017c43fa81f0;  1 drivers
S_0000017c4394b880 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f36540 .functor OR 1, L_0000017c43f362a0, L_0000017c43f363f0, C4<0>, C4<0>;
v0000017c43908360_0 .net "S", 0 0, L_0000017c43f36380;  1 drivers
v0000017c43907780_0 .net "a", 0 0, L_0000017c43fa8330;  1 drivers
v0000017c43908720_0 .net "b", 0 0, L_0000017c43fa83d0;  1 drivers
v0000017c43907be0_0 .net "c", 0 0, L_0000017c43f36540;  1 drivers
v0000017c43908680_0 .net "carry_1", 0 0, L_0000017c43f362a0;  1 drivers
v0000017c43909620_0 .net "carry_2", 0 0, L_0000017c43f363f0;  1 drivers
v0000017c43908cc0_0 .net "cin", 0 0, L_0000017c43faa630;  1 drivers
v0000017c439087c0_0 .net "sum_1", 0 0, L_0000017c43f372d0;  1 drivers
S_0000017c4394ea80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f372d0 .functor XOR 1, L_0000017c43fa8330, L_0000017c43fa83d0, C4<0>, C4<0>;
L_0000017c43f362a0 .functor AND 1, L_0000017c43fa8330, L_0000017c43fa83d0, C4<1>, C4<1>;
v0000017c43904c60_0 .net "S", 0 0, L_0000017c43f372d0;  alias, 1 drivers
v0000017c439066a0_0 .net "a", 0 0, L_0000017c43fa8330;  alias, 1 drivers
v0000017c43904d00_0 .net "b", 0 0, L_0000017c43fa83d0;  alias, 1 drivers
v0000017c43904e40_0 .net "c", 0 0, L_0000017c43f362a0;  alias, 1 drivers
S_0000017c43951000 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36380 .functor XOR 1, L_0000017c43f372d0, L_0000017c43faa630, C4<0>, C4<0>;
L_0000017c43f363f0 .functor AND 1, L_0000017c43f372d0, L_0000017c43faa630, C4<1>, C4<1>;
v0000017c43904ee0_0 .net "S", 0 0, L_0000017c43f36380;  alias, 1 drivers
v0000017c43904f80_0 .net "a", 0 0, L_0000017c43f372d0;  alias, 1 drivers
v0000017c439085e0_0 .net "b", 0 0, L_0000017c43faa630;  alias, 1 drivers
v0000017c439082c0_0 .net "c", 0 0, L_0000017c43f363f0;  alias, 1 drivers
S_0000017c4394e2b0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324c000 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43f36b60 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faa810, C4<0>, C4<0>;
v0000017c43907280_0 .net *"_ivl_1", 0 0, L_0000017c43faa810;  1 drivers
S_0000017c43950830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f37570 .functor OR 1, L_0000017c43f37420, L_0000017c43f36e70, C4<0>, C4<0>;
v0000017c43907820_0 .net "S", 0 0, L_0000017c43f36620;  1 drivers
v0000017c43907b40_0 .net "a", 0 0, L_0000017c43fa8ab0;  1 drivers
v0000017c43908fe0_0 .net "b", 0 0, L_0000017c43fa8c90;  1 drivers
v0000017c43907960_0 .net "c", 0 0, L_0000017c43f37570;  1 drivers
v0000017c43908ae0_0 .net "carry_1", 0 0, L_0000017c43f37420;  1 drivers
v0000017c439071e0_0 .net "carry_2", 0 0, L_0000017c43f36e70;  1 drivers
v0000017c43909120_0 .net "cin", 0 0, L_0000017c43faa770;  1 drivers
v0000017c43909260_0 .net "sum_1", 0 0, L_0000017c43f36e00;  1 drivers
S_0000017c4394cff0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43950830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36e00 .functor XOR 1, L_0000017c43fa8ab0, L_0000017c43fa8c90, C4<0>, C4<0>;
L_0000017c43f37420 .functor AND 1, L_0000017c43fa8ab0, L_0000017c43fa8c90, C4<1>, C4<1>;
v0000017c43907dc0_0 .net "S", 0 0, L_0000017c43f36e00;  alias, 1 drivers
v0000017c43908d60_0 .net "a", 0 0, L_0000017c43fa8ab0;  alias, 1 drivers
v0000017c43908900_0 .net "b", 0 0, L_0000017c43fa8c90;  alias, 1 drivers
v0000017c43907140_0 .net "c", 0 0, L_0000017c43f37420;  alias, 1 drivers
S_0000017c43950e70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43950830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36620 .functor XOR 1, L_0000017c43f36e00, L_0000017c43faa770, C4<0>, C4<0>;
L_0000017c43f36e70 .functor AND 1, L_0000017c43f36e00, L_0000017c43faa770, C4<1>, C4<1>;
v0000017c43908860_0 .net "S", 0 0, L_0000017c43f36620;  alias, 1 drivers
v0000017c43907500_0 .net "a", 0 0, L_0000017c43f36e00;  alias, 1 drivers
v0000017c43907320_0 .net "b", 0 0, L_0000017c43faa770;  alias, 1 drivers
v0000017c439089a0_0 .net "c", 0 0, L_0000017c43f36e70;  alias, 1 drivers
S_0000017c4394c1e0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324bfc0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43f37340 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa9e10, C4<0>, C4<0>;
v0000017c439073c0_0 .net *"_ivl_1", 0 0, L_0000017c43fa9e10;  1 drivers
S_0000017c43950510 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe3c50 .functor OR 1, L_0000017c43f36f50, L_0000017c43f36690, C4<0>, C4<0>;
v0000017c43907f00_0 .net "S", 0 0, L_0000017c43f37650;  1 drivers
v0000017c43909440_0 .net "a", 0 0, L_0000017c43fa92d0;  1 drivers
v0000017c43907e60_0 .net "b", 0 0, L_0000017c43fa90f0;  1 drivers
v0000017c43907fa0_0 .net "c", 0 0, L_0000017c43fe3c50;  1 drivers
v0000017c43907aa0_0 .net "carry_1", 0 0, L_0000017c43f36f50;  1 drivers
v0000017c43908c20_0 .net "carry_2", 0 0, L_0000017c43f36690;  1 drivers
v0000017c43908040_0 .net "cin", 0 0, L_0000017c43faaf90;  1 drivers
v0000017c439080e0_0 .net "sum_1", 0 0, L_0000017c43f36ee0;  1 drivers
S_0000017c439506a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43950510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36ee0 .functor XOR 1, L_0000017c43fa92d0, L_0000017c43fa90f0, C4<0>, C4<0>;
L_0000017c43f36f50 .functor AND 1, L_0000017c43fa92d0, L_0000017c43fa90f0, C4<1>, C4<1>;
v0000017c439096c0_0 .net "S", 0 0, L_0000017c43f36ee0;  alias, 1 drivers
v0000017c43909580_0 .net "a", 0 0, L_0000017c43fa92d0;  alias, 1 drivers
v0000017c439084a0_0 .net "b", 0 0, L_0000017c43fa90f0;  alias, 1 drivers
v0000017c439078c0_0 .net "c", 0 0, L_0000017c43f36f50;  alias, 1 drivers
S_0000017c43950ce0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43950510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f37650 .functor XOR 1, L_0000017c43f36ee0, L_0000017c43faaf90, C4<0>, C4<0>;
L_0000017c43f36690 .functor AND 1, L_0000017c43f36ee0, L_0000017c43faaf90, C4<1>, C4<1>;
v0000017c439075a0_0 .net "S", 0 0, L_0000017c43f37650;  alias, 1 drivers
v0000017c43908b80_0 .net "a", 0 0, L_0000017c43f36ee0;  alias, 1 drivers
v0000017c43909080_0 .net "b", 0 0, L_0000017c43faaf90;  alias, 1 drivers
v0000017c43907a00_0 .net "c", 0 0, L_0000017c43f36690;  alias, 1 drivers
S_0000017c4394d4a0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324c040 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43fe4b30 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faaef0, C4<0>, C4<0>;
v0000017c439094e0_0 .net *"_ivl_1", 0 0, L_0000017c43faaef0;  1 drivers
S_0000017c4394d180 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe3cc0 .functor OR 1, L_0000017c43fe3860, L_0000017c43fe3e10, C4<0>, C4<0>;
v0000017c43909760_0 .net "S", 0 0, L_0000017c43fe3f60;  1 drivers
v0000017c43907640_0 .net "a", 0 0, L_0000017c43faa270;  1 drivers
v0000017c43908220_0 .net "b", 0 0, L_0000017c43fa9eb0;  1 drivers
v0000017c43908ea0_0 .net "c", 0 0, L_0000017c43fe3cc0;  1 drivers
v0000017c439076e0_0 .net "carry_1", 0 0, L_0000017c43fe3860;  1 drivers
v0000017c43908f40_0 .net "carry_2", 0 0, L_0000017c43fe3e10;  1 drivers
v0000017c439091c0_0 .net "cin", 0 0, L_0000017c43fa9ff0;  1 drivers
v0000017c439093a0_0 .net "sum_1", 0 0, L_0000017c43fe3fd0;  1 drivers
S_0000017c4394d630 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3fd0 .functor XOR 1, L_0000017c43faa270, L_0000017c43fa9eb0, C4<0>, C4<0>;
L_0000017c43fe3860 .functor AND 1, L_0000017c43faa270, L_0000017c43fa9eb0, C4<1>, C4<1>;
v0000017c43908540_0 .net "S", 0 0, L_0000017c43fe3fd0;  alias, 1 drivers
v0000017c43907c80_0 .net "a", 0 0, L_0000017c43faa270;  alias, 1 drivers
v0000017c43907460_0 .net "b", 0 0, L_0000017c43fa9eb0;  alias, 1 drivers
v0000017c43907d20_0 .net "c", 0 0, L_0000017c43fe3860;  alias, 1 drivers
S_0000017c4394dc70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3f60 .functor XOR 1, L_0000017c43fe3fd0, L_0000017c43fa9ff0, C4<0>, C4<0>;
L_0000017c43fe3e10 .functor AND 1, L_0000017c43fe3fd0, L_0000017c43fa9ff0, C4<1>, C4<1>;
v0000017c43909300_0 .net "S", 0 0, L_0000017c43fe3f60;  alias, 1 drivers
v0000017c43908400_0 .net "a", 0 0, L_0000017c43fe3fd0;  alias, 1 drivers
v0000017c43908180_0 .net "b", 0 0, L_0000017c43fa9ff0;  alias, 1 drivers
v0000017c43908e00_0 .net "c", 0 0, L_0000017c43fe3e10;  alias, 1 drivers
S_0000017c4394bec0 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324b880 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43fe3e80 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faa130, C4<0>, C4<0>;
v0000017c4390aac0_0 .net *"_ivl_1", 0 0, L_0000017c43faa130;  1 drivers
S_0000017c4394c370 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe3ef0 .functor OR 1, L_0000017c43fe3160, L_0000017c43fe34e0, C4<0>, C4<0>;
v0000017c4390ade0_0 .net "S", 0 0, L_0000017c43fe4040;  1 drivers
v0000017c43909c60_0 .net "a", 0 0, L_0000017c43fa9a50;  1 drivers
v0000017c4390be20_0 .net "b", 0 0, L_0000017c43faa8b0;  1 drivers
v0000017c4390a7a0_0 .net "c", 0 0, L_0000017c43fe3ef0;  1 drivers
v0000017c4390a160_0 .net "carry_1", 0 0, L_0000017c43fe3160;  1 drivers
v0000017c43909f80_0 .net "carry_2", 0 0, L_0000017c43fe34e0;  1 drivers
v0000017c4390b600_0 .net "cin", 0 0, L_0000017c43faa310;  1 drivers
v0000017c4390a200_0 .net "sum_1", 0 0, L_0000017c43fe3a90;  1 drivers
S_0000017c4394d7c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3a90 .functor XOR 1, L_0000017c43fa9a50, L_0000017c43faa8b0, C4<0>, C4<0>;
L_0000017c43fe3160 .functor AND 1, L_0000017c43fa9a50, L_0000017c43faa8b0, C4<1>, C4<1>;
v0000017c43909800_0 .net "S", 0 0, L_0000017c43fe3a90;  alias, 1 drivers
v0000017c439098a0_0 .net "a", 0 0, L_0000017c43fa9a50;  alias, 1 drivers
v0000017c4390b880_0 .net "b", 0 0, L_0000017c43faa8b0;  alias, 1 drivers
v0000017c4390a020_0 .net "c", 0 0, L_0000017c43fe3160;  alias, 1 drivers
S_0000017c4394de00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4040 .functor XOR 1, L_0000017c43fe3a90, L_0000017c43faa310, C4<0>, C4<0>;
L_0000017c43fe34e0 .functor AND 1, L_0000017c43fe3a90, L_0000017c43faa310, C4<1>, C4<1>;
v0000017c4390b2e0_0 .net "S", 0 0, L_0000017c43fe4040;  alias, 1 drivers
v0000017c4390a660_0 .net "a", 0 0, L_0000017c43fe3a90;  alias, 1 drivers
v0000017c4390a0c0_0 .net "b", 0 0, L_0000017c43faa310;  alias, 1 drivers
v0000017c4390b380_0 .net "c", 0 0, L_0000017c43fe34e0;  alias, 1 drivers
S_0000017c4394e120 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324b480 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43fe3be0 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faa090, C4<0>, C4<0>;
v0000017c4390b1a0_0 .net *"_ivl_1", 0 0, L_0000017c43faa090;  1 drivers
S_0000017c4394e440 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe4190 .functor OR 1, L_0000017c43fe3320, L_0000017c43fe4120, C4<0>, C4<0>;
v0000017c4390a340_0 .net "S", 0 0, L_0000017c43fe40b0;  1 drivers
v0000017c4390bc40_0 .net "a", 0 0, L_0000017c43fa9230;  1 drivers
v0000017c43909940_0 .net "b", 0 0, L_0000017c43fa9690;  1 drivers
v0000017c4390a840_0 .net "c", 0 0, L_0000017c43fe4190;  1 drivers
v0000017c43909ee0_0 .net "carry_1", 0 0, L_0000017c43fe3320;  1 drivers
v0000017c4390bb00_0 .net "carry_2", 0 0, L_0000017c43fe4120;  1 drivers
v0000017c4390b920_0 .net "cin", 0 0, L_0000017c43faa950;  1 drivers
v0000017c4390c000_0 .net "sum_1", 0 0, L_0000017c43fe3780;  1 drivers
S_0000017c4394e5d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3780 .functor XOR 1, L_0000017c43fa9230, L_0000017c43fa9690, C4<0>, C4<0>;
L_0000017c43fe3320 .functor AND 1, L_0000017c43fa9230, L_0000017c43fa9690, C4<1>, C4<1>;
v0000017c4390aa20_0 .net "S", 0 0, L_0000017c43fe3780;  alias, 1 drivers
v0000017c4390ab60_0 .net "a", 0 0, L_0000017c43fa9230;  alias, 1 drivers
v0000017c4390a2a0_0 .net "b", 0 0, L_0000017c43fa9690;  alias, 1 drivers
v0000017c4390af20_0 .net "c", 0 0, L_0000017c43fe3320;  alias, 1 drivers
S_0000017c4394fed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe40b0 .functor XOR 1, L_0000017c43fe3780, L_0000017c43faa950, C4<0>, C4<0>;
L_0000017c43fe4120 .functor AND 1, L_0000017c43fe3780, L_0000017c43faa950, C4<1>, C4<1>;
v0000017c4390ae80_0 .net "S", 0 0, L_0000017c43fe40b0;  alias, 1 drivers
v0000017c43909d00_0 .net "a", 0 0, L_0000017c43fe3780;  alias, 1 drivers
v0000017c4390b100_0 .net "b", 0 0, L_0000017c43faa950;  alias, 1 drivers
v0000017c4390ba60_0 .net "c", 0 0, L_0000017c43fe4120;  alias, 1 drivers
S_0000017c4394e760 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324bec0 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43fe3550 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faa9f0, C4<0>, C4<0>;
v0000017c4390ac00_0 .net *"_ivl_1", 0 0, L_0000017c43faa9f0;  1 drivers
S_0000017c439509c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe3d30 .functor OR 1, L_0000017c43fe35c0, L_0000017c43fe4660, C4<0>, C4<0>;
v0000017c4390a480_0 .net "S", 0 0, L_0000017c43fe4200;  1 drivers
v0000017c4390a700_0 .net "a", 0 0, L_0000017c43fa94b0;  1 drivers
v0000017c4390b060_0 .net "b", 0 0, L_0000017c43fa8b50;  1 drivers
v0000017c43909a80_0 .net "c", 0 0, L_0000017c43fe3d30;  1 drivers
v0000017c4390bba0_0 .net "carry_1", 0 0, L_0000017c43fe35c0;  1 drivers
v0000017c4390bd80_0 .net "carry_2", 0 0, L_0000017c43fe4660;  1 drivers
v0000017c4390b740_0 .net "cin", 0 0, L_0000017c43faac70;  1 drivers
v0000017c43909b20_0 .net "sum_1", 0 0, L_0000017c43fe3b70;  1 drivers
S_0000017c4394ec10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439509c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3b70 .functor XOR 1, L_0000017c43fa94b0, L_0000017c43fa8b50, C4<0>, C4<0>;
L_0000017c43fe35c0 .functor AND 1, L_0000017c43fa94b0, L_0000017c43fa8b50, C4<1>, C4<1>;
v0000017c4390b9c0_0 .net "S", 0 0, L_0000017c43fe3b70;  alias, 1 drivers
v0000017c4390a3e0_0 .net "a", 0 0, L_0000017c43fa94b0;  alias, 1 drivers
v0000017c4390bce0_0 .net "b", 0 0, L_0000017c43fa8b50;  alias, 1 drivers
v0000017c4390b4c0_0 .net "c", 0 0, L_0000017c43fe35c0;  alias, 1 drivers
S_0000017c4394b240 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439509c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4200 .functor XOR 1, L_0000017c43fe3b70, L_0000017c43faac70, C4<0>, C4<0>;
L_0000017c43fe4660 .functor AND 1, L_0000017c43fe3b70, L_0000017c43faac70, C4<1>, C4<1>;
v0000017c4390a8e0_0 .net "S", 0 0, L_0000017c43fe4200;  alias, 1 drivers
v0000017c4390a5c0_0 .net "a", 0 0, L_0000017c43fe3b70;  alias, 1 drivers
v0000017c4390a980_0 .net "b", 0 0, L_0000017c43faac70;  alias, 1 drivers
v0000017c4390afc0_0 .net "c", 0 0, L_0000017c43fe4660;  alias, 1 drivers
S_0000017c4394b6f0 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324c200 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43fe45f0 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faa590, C4<0>, C4<0>;
v0000017c4390e760_0 .net *"_ivl_1", 0 0, L_0000017c43faa590;  1 drivers
S_0000017c4394eda0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe4c80 .functor OR 1, L_0000017c43fe4270, L_0000017c43fe39b0, C4<0>, C4<0>;
v0000017c43909e40_0 .net "S", 0 0, L_0000017c43fe3da0;  1 drivers
v0000017c4390bf60_0 .net "a", 0 0, L_0000017c43fa8f10;  1 drivers
v0000017c4390b6a0_0 .net "b", 0 0, L_0000017c43faa1d0;  1 drivers
v0000017c4390b7e0_0 .net "c", 0 0, L_0000017c43fe4c80;  1 drivers
v0000017c4390c0a0_0 .net "carry_1", 0 0, L_0000017c43fe4270;  1 drivers
v0000017c439099e0_0 .net "carry_2", 0 0, L_0000017c43fe39b0;  1 drivers
v0000017c43909bc0_0 .net "cin", 0 0, L_0000017c43faa3b0;  1 drivers
v0000017c4390c320_0 .net "sum_1", 0 0, L_0000017c43fe3630;  1 drivers
S_0000017c4394ef30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3630 .functor XOR 1, L_0000017c43fa8f10, L_0000017c43faa1d0, C4<0>, C4<0>;
L_0000017c43fe4270 .functor AND 1, L_0000017c43fa8f10, L_0000017c43faa1d0, C4<1>, C4<1>;
v0000017c4390a520_0 .net "S", 0 0, L_0000017c43fe3630;  alias, 1 drivers
v0000017c4390aca0_0 .net "a", 0 0, L_0000017c43fa8f10;  alias, 1 drivers
v0000017c43909da0_0 .net "b", 0 0, L_0000017c43faa1d0;  alias, 1 drivers
v0000017c4390bec0_0 .net "c", 0 0, L_0000017c43fe4270;  alias, 1 drivers
S_0000017c4394f250 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3da0 .functor XOR 1, L_0000017c43fe3630, L_0000017c43faa3b0, C4<0>, C4<0>;
L_0000017c43fe39b0 .functor AND 1, L_0000017c43fe3630, L_0000017c43faa3b0, C4<1>, C4<1>;
v0000017c4390ad40_0 .net "S", 0 0, L_0000017c43fe3da0;  alias, 1 drivers
v0000017c4390b240_0 .net "a", 0 0, L_0000017c43fe3630;  alias, 1 drivers
v0000017c4390b420_0 .net "b", 0 0, L_0000017c43faa3b0;  alias, 1 drivers
v0000017c4390b560_0 .net "c", 0 0, L_0000017c43fe39b0;  alias, 1 drivers
S_0000017c4394f700 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324b740 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43fe3a20 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faa6d0, C4<0>, C4<0>;
v0000017c4390d860_0 .net *"_ivl_1", 0 0, L_0000017c43faa6d0;  1 drivers
S_0000017c4394fa20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4394f700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe4510 .functor OR 1, L_0000017c43fe3400, L_0000017c43fe32b0, C4<0>, C4<0>;
v0000017c4390e440_0 .net "S", 0 0, L_0000017c43fe3470;  1 drivers
v0000017c4390c140_0 .net "a", 0 0, L_0000017c43fa97d0;  1 drivers
v0000017c4390d040_0 .net "b", 0 0, L_0000017c43fa9190;  1 drivers
v0000017c4390cfa0_0 .net "c", 0 0, L_0000017c43fe4510;  1 drivers
v0000017c4390e300_0 .net "carry_1", 0 0, L_0000017c43fe3400;  1 drivers
v0000017c4390c820_0 .net "carry_2", 0 0, L_0000017c43fe32b0;  1 drivers
v0000017c4390e580_0 .net "cin", 0 0, L_0000017c43faaa90;  1 drivers
v0000017c4390e800_0 .net "sum_1", 0 0, L_0000017c43fe42e0;  1 drivers
S_0000017c43952a90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4394fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe42e0 .functor XOR 1, L_0000017c43fa97d0, L_0000017c43fa9190, C4<0>, C4<0>;
L_0000017c43fe3400 .functor AND 1, L_0000017c43fa97d0, L_0000017c43fa9190, C4<1>, C4<1>;
v0000017c4390d2c0_0 .net "S", 0 0, L_0000017c43fe42e0;  alias, 1 drivers
v0000017c4390c780_0 .net "a", 0 0, L_0000017c43fa97d0;  alias, 1 drivers
v0000017c4390d720_0 .net "b", 0 0, L_0000017c43fa9190;  alias, 1 drivers
v0000017c4390cbe0_0 .net "c", 0 0, L_0000017c43fe3400;  alias, 1 drivers
S_0000017c43955970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4394fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3470 .functor XOR 1, L_0000017c43fe42e0, L_0000017c43faaa90, C4<0>, C4<0>;
L_0000017c43fe32b0 .functor AND 1, L_0000017c43fe42e0, L_0000017c43faaa90, C4<1>, C4<1>;
v0000017c4390c460_0 .net "S", 0 0, L_0000017c43fe3470;  alias, 1 drivers
v0000017c4390d900_0 .net "a", 0 0, L_0000017c43fe42e0;  alias, 1 drivers
v0000017c4390e260_0 .net "b", 0 0, L_0000017c43faaa90;  alias, 1 drivers
v0000017c4390d540_0 .net "c", 0 0, L_0000017c43fe32b0;  alias, 1 drivers
S_0000017c43955b00 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324bd00 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43fe4350 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fa9370, C4<0>, C4<0>;
v0000017c4390e620_0 .net *"_ivl_1", 0 0, L_0000017c43fa9370;  1 drivers
S_0000017c43954070 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43955b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe4820 .functor OR 1, L_0000017c43fe3940, L_0000017c43fe44a0, C4<0>, C4<0>;
v0000017c4390cf00_0 .net "S", 0 0, L_0000017c43fe4430;  1 drivers
v0000017c4390d9a0_0 .net "a", 0 0, L_0000017c43faab30;  1 drivers
v0000017c4390c280_0 .net "b", 0 0, L_0000017c43fab0d0;  1 drivers
v0000017c4390dd60_0 .net "c", 0 0, L_0000017c43fe4820;  1 drivers
v0000017c4390e3a0_0 .net "carry_1", 0 0, L_0000017c43fe3940;  1 drivers
v0000017c4390ce60_0 .net "carry_2", 0 0, L_0000017c43fe44a0;  1 drivers
v0000017c4390d180_0 .net "cin", 0 0, L_0000017c43fa9cd0;  1 drivers
v0000017c4390c3c0_0 .net "sum_1", 0 0, L_0000017c43fe43c0;  1 drivers
S_0000017c439551a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43954070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe43c0 .functor XOR 1, L_0000017c43faab30, L_0000017c43fab0d0, C4<0>, C4<0>;
L_0000017c43fe3940 .functor AND 1, L_0000017c43faab30, L_0000017c43fab0d0, C4<1>, C4<1>;
v0000017c4390c8c0_0 .net "S", 0 0, L_0000017c43fe43c0;  alias, 1 drivers
v0000017c4390e4e0_0 .net "a", 0 0, L_0000017c43faab30;  alias, 1 drivers
v0000017c4390dcc0_0 .net "b", 0 0, L_0000017c43fab0d0;  alias, 1 drivers
v0000017c4390cd20_0 .net "c", 0 0, L_0000017c43fe3940;  alias, 1 drivers
S_0000017c439554c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43954070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4430 .functor XOR 1, L_0000017c43fe43c0, L_0000017c43fa9cd0, C4<0>, C4<0>;
L_0000017c43fe44a0 .functor AND 1, L_0000017c43fe43c0, L_0000017c43fa9cd0, C4<1>, C4<1>;
v0000017c4390cdc0_0 .net "S", 0 0, L_0000017c43fe4430;  alias, 1 drivers
v0000017c4390d0e0_0 .net "a", 0 0, L_0000017c43fe43c0;  alias, 1 drivers
v0000017c4390d7c0_0 .net "b", 0 0, L_0000017c43fa9cd0;  alias, 1 drivers
v0000017c4390e8a0_0 .net "c", 0 0, L_0000017c43fe44a0;  alias, 1 drivers
S_0000017c43956f50 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324bb40 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43fe4ba0 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43faa450, C4<0>, C4<0>;
v0000017c4390cc80_0 .net *"_ivl_1", 0 0, L_0000017c43faa450;  1 drivers
S_0000017c43953ee0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43956f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe3710 .functor OR 1, L_0000017c43fe36a0, L_0000017c43fe46d0, C4<0>, C4<0>;
v0000017c4390e6c0_0 .net "S", 0 0, L_0000017c43fe3b00;  1 drivers
v0000017c4390c960_0 .net "a", 0 0, L_0000017c43faae50;  1 drivers
v0000017c4390c6e0_0 .net "b", 0 0, L_0000017c43fa9410;  1 drivers
v0000017c4390c5a0_0 .net "c", 0 0, L_0000017c43fe3710;  1 drivers
v0000017c4390e080_0 .net "carry_1", 0 0, L_0000017c43fe36a0;  1 drivers
v0000017c4390c640_0 .net "carry_2", 0 0, L_0000017c43fe46d0;  1 drivers
v0000017c4390ca00_0 .net "cin", 0 0, L_0000017c43faa4f0;  1 drivers
v0000017c4390caa0_0 .net "sum_1", 0 0, L_0000017c43fe4580;  1 drivers
S_0000017c43952c20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43953ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4580 .functor XOR 1, L_0000017c43faae50, L_0000017c43fa9410, C4<0>, C4<0>;
L_0000017c43fe36a0 .functor AND 1, L_0000017c43faae50, L_0000017c43fa9410, C4<1>, C4<1>;
v0000017c4390d220_0 .net "S", 0 0, L_0000017c43fe4580;  alias, 1 drivers
v0000017c4390c500_0 .net "a", 0 0, L_0000017c43faae50;  alias, 1 drivers
v0000017c4390e1c0_0 .net "b", 0 0, L_0000017c43fa9410;  alias, 1 drivers
v0000017c4390c1e0_0 .net "c", 0 0, L_0000017c43fe36a0;  alias, 1 drivers
S_0000017c43954840 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43953ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3b00 .functor XOR 1, L_0000017c43fe4580, L_0000017c43faa4f0, C4<0>, C4<0>;
L_0000017c43fe46d0 .functor AND 1, L_0000017c43fe4580, L_0000017c43faa4f0, C4<1>, C4<1>;
v0000017c4390da40_0 .net "S", 0 0, L_0000017c43fe3b00;  alias, 1 drivers
v0000017c4390dae0_0 .net "a", 0 0, L_0000017c43fe4580;  alias, 1 drivers
v0000017c4390d360_0 .net "b", 0 0, L_0000017c43faa4f0;  alias, 1 drivers
v0000017c4390db80_0 .net "c", 0 0, L_0000017c43fe46d0;  alias, 1 drivers
S_0000017c43955fb0 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c43950380;
 .timescale 0 0;
P_0000017c4324b380 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43fe3390 .functor XOR 1, L_0000017c43cf7b18, L_0000017c43fab030, C4<0>, C4<0>;
v0000017c439101a0_0 .net *"_ivl_1", 0 0, L_0000017c43fab030;  1 drivers
S_0000017c43953580 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43955fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe49e0 .functor OR 1, L_0000017c43fe47b0, L_0000017c43fe37f0, C4<0>, C4<0>;
v0000017c4390dea0_0 .net "S", 0 0, L_0000017c43fe4890;  1 drivers
v0000017c4390df40_0 .net "a", 0 0, L_0000017c43faad10;  1 drivers
v0000017c4390dfe0_0 .net "b", 0 0, L_0000017c43fa8970;  1 drivers
v0000017c43910100_0 .net "c", 0 0, L_0000017c43fe49e0;  1 drivers
v0000017c4390f5c0_0 .net "carry_1", 0 0, L_0000017c43fe47b0;  1 drivers
v0000017c439109c0_0 .net "carry_2", 0 0, L_0000017c43fe37f0;  1 drivers
v0000017c43910e20_0 .net "cin", 0 0, L_0000017c43faadb0;  1 drivers
v0000017c43910ec0_0 .net "sum_1", 0 0, L_0000017c43fe4740;  1 drivers
S_0000017c43951640 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43953580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4740 .functor XOR 1, L_0000017c43faad10, L_0000017c43fa8970, C4<0>, C4<0>;
L_0000017c43fe47b0 .functor AND 1, L_0000017c43faad10, L_0000017c43fa8970, C4<1>, C4<1>;
v0000017c4390cb40_0 .net "S", 0 0, L_0000017c43fe4740;  alias, 1 drivers
v0000017c4390de00_0 .net "a", 0 0, L_0000017c43faad10;  alias, 1 drivers
v0000017c4390d400_0 .net "b", 0 0, L_0000017c43fa8970;  alias, 1 drivers
v0000017c4390d4a0_0 .net "c", 0 0, L_0000017c43fe47b0;  alias, 1 drivers
S_0000017c43956aa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43953580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4890 .functor XOR 1, L_0000017c43fe4740, L_0000017c43faadb0, C4<0>, C4<0>;
L_0000017c43fe37f0 .functor AND 1, L_0000017c43fe4740, L_0000017c43faadb0, C4<1>, C4<1>;
v0000017c4390d5e0_0 .net "S", 0 0, L_0000017c43fe4890;  alias, 1 drivers
v0000017c4390dc20_0 .net "a", 0 0, L_0000017c43fe4740;  alias, 1 drivers
v0000017c4390d680_0 .net "b", 0 0, L_0000017c43faadb0;  alias, 1 drivers
v0000017c4390e120_0 .net "c", 0 0, L_0000017c43fe37f0;  alias, 1 drivers
S_0000017c43955650 .scope module, "add5" "rca_Nbit" 2 89, 2 233 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324b980 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf7b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43fe6c00 .functor BUFZ 1, L_0000017c43cf7b60, C4<0>, C4<0>, C4<0>;
v0000017c439e6c80_0 .net "S", 16 0, L_0000017c43fad470;  alias, 1 drivers
v0000017c439e6d20_0 .net *"_ivl_0", 0 0, L_0000017c43fe4970;  1 drivers
v0000017c439e88a0_0 .net *"_ivl_10", 0 0, L_0000017c43fe30f0;  1 drivers
v0000017c439e6460_0 .net *"_ivl_100", 0 0, L_0000017c43fe5690;  1 drivers
v0000017c439e7b80_0 .net *"_ivl_110", 0 0, L_0000017c43fe6180;  1 drivers
v0000017c439e6780_0 .net *"_ivl_120", 0 0, L_0000017c43fe6b90;  1 drivers
v0000017c439e6a00_0 .net *"_ivl_130", 0 0, L_0000017c43fe7bc0;  1 drivers
v0000017c439e8120_0 .net *"_ivl_140", 0 0, L_0000017c43fe8090;  1 drivers
v0000017c439e6dc0_0 .net *"_ivl_150", 0 0, L_0000017c43fe7fb0;  1 drivers
v0000017c439e7540_0 .net *"_ivl_160", 0 0, L_0000017c43fe7300;  1 drivers
v0000017c439e6aa0_0 .net *"_ivl_176", 0 0, L_0000017c43fe6c00;  1 drivers
v0000017c439e6500_0 .net *"_ivl_20", 0 0, L_0000017c43fe4f20;  1 drivers
v0000017c439e6b40_0 .net *"_ivl_30", 0 0, L_0000017c43fe55b0;  1 drivers
v0000017c439e6280_0 .net *"_ivl_40", 0 0, L_0000017c43fe50e0;  1 drivers
v0000017c439e6820_0 .net *"_ivl_50", 0 0, L_0000017c43fe5000;  1 drivers
v0000017c439e6be0_0 .net *"_ivl_60", 0 0, L_0000017c43fe62d0;  1 drivers
v0000017c439e8260_0 .net *"_ivl_70", 0 0, L_0000017c43fe5c40;  1 drivers
v0000017c439e6e60_0 .net *"_ivl_80", 0 0, L_0000017c43fe6650;  1 drivers
v0000017c439e8080_0 .net *"_ivl_90", 0 0, L_0000017c43fe5070;  1 drivers
v0000017c439e7180_0 .net "a", 16 0, L_0000017c43fa8d30;  alias, 1 drivers
v0000017c439e7680_0 .net "b", 16 0, o0000017c43995ea8;  alias, 0 drivers
v0000017c439e8620_0 .net "b1", 16 0, L_0000017c43fac570;  1 drivers
v0000017c439e6640_0 .net "c", 0 0, L_0000017c43fad5b0;  alias, 1 drivers
v0000017c439e8440_0 .net "cin", 0 0, L_0000017c43cf7b60;  1 drivers
v0000017c439e65a0_0 .net "co", 17 0, L_0000017c43fad510;  1 drivers
L_0000017c43fa8bf0 .part o0000017c43995ea8, 0, 1;
L_0000017c43fa8fb0 .part L_0000017c43fa8d30, 0, 1;
L_0000017c43fa9050 .part L_0000017c43fac570, 0, 1;
L_0000017c43fa9550 .part L_0000017c43fad510, 0, 1;
L_0000017c43fa95f0 .part o0000017c43995ea8, 1, 1;
L_0000017c43fa9730 .part L_0000017c43fa8d30, 1, 1;
L_0000017c43fa9870 .part L_0000017c43fac570, 1, 1;
L_0000017c43fa99b0 .part L_0000017c43fad510, 1, 1;
L_0000017c43fa9af0 .part o0000017c43995ea8, 2, 1;
L_0000017c43fa9b90 .part L_0000017c43fa8d30, 2, 1;
L_0000017c43fa9c30 .part L_0000017c43fac570, 2, 1;
L_0000017c43fa9d70 .part L_0000017c43fad510, 2, 1;
L_0000017c43fabcb0 .part o0000017c43995ea8, 3, 1;
L_0000017c43fad0b0 .part L_0000017c43fa8d30, 3, 1;
L_0000017c43fabdf0 .part L_0000017c43fac570, 3, 1;
L_0000017c43fad8d0 .part L_0000017c43fad510, 3, 1;
L_0000017c43fac7f0 .part o0000017c43995ea8, 4, 1;
L_0000017c43faced0 .part L_0000017c43fa8d30, 4, 1;
L_0000017c43fab3f0 .part L_0000017c43fac570, 4, 1;
L_0000017c43fab850 .part L_0000017c43fad510, 4, 1;
L_0000017c43face30 .part o0000017c43995ea8, 5, 1;
L_0000017c43fad830 .part L_0000017c43fa8d30, 5, 1;
L_0000017c43fad6f0 .part L_0000017c43fac570, 5, 1;
L_0000017c43facc50 .part L_0000017c43fad510, 5, 1;
L_0000017c43fab990 .part o0000017c43995ea8, 6, 1;
L_0000017c43fac890 .part L_0000017c43fa8d30, 6, 1;
L_0000017c43faba30 .part L_0000017c43fac570, 6, 1;
L_0000017c43fac930 .part L_0000017c43fad510, 6, 1;
L_0000017c43fab5d0 .part o0000017c43995ea8, 7, 1;
L_0000017c43fab7b0 .part L_0000017c43fa8d30, 7, 1;
L_0000017c43fab670 .part L_0000017c43fac570, 7, 1;
L_0000017c43fab710 .part L_0000017c43fad510, 7, 1;
L_0000017c43fac1b0 .part o0000017c43995ea8, 8, 1;
L_0000017c43fac430 .part L_0000017c43fa8d30, 8, 1;
L_0000017c43fac610 .part L_0000017c43fac570, 8, 1;
L_0000017c43fab530 .part L_0000017c43fad510, 8, 1;
L_0000017c43fab170 .part o0000017c43995ea8, 9, 1;
L_0000017c43fab8f0 .part L_0000017c43fa8d30, 9, 1;
L_0000017c43fad790 .part L_0000017c43fac570, 9, 1;
L_0000017c43fac390 .part L_0000017c43fad510, 9, 1;
L_0000017c43fabad0 .part o0000017c43995ea8, 10, 1;
L_0000017c43faccf0 .part L_0000017c43fa8d30, 10, 1;
L_0000017c43fab490 .part L_0000017c43fac570, 10, 1;
L_0000017c43fad650 .part L_0000017c43fad510, 10, 1;
L_0000017c43fac070 .part o0000017c43995ea8, 11, 1;
L_0000017c43fad1f0 .part L_0000017c43fa8d30, 11, 1;
L_0000017c43fab210 .part L_0000017c43fac570, 11, 1;
L_0000017c43facd90 .part L_0000017c43fad510, 11, 1;
L_0000017c43fad290 .part o0000017c43995ea8, 12, 1;
L_0000017c43fac6b0 .part L_0000017c43fa8d30, 12, 1;
L_0000017c43fac250 .part L_0000017c43fac570, 12, 1;
L_0000017c43fad150 .part L_0000017c43fad510, 12, 1;
L_0000017c43fabfd0 .part o0000017c43995ea8, 13, 1;
L_0000017c43fabd50 .part L_0000017c43fa8d30, 13, 1;
L_0000017c43fad330 .part L_0000017c43fac570, 13, 1;
L_0000017c43fac110 .part L_0000017c43fad510, 13, 1;
L_0000017c43fabb70 .part o0000017c43995ea8, 14, 1;
L_0000017c43facb10 .part L_0000017c43fa8d30, 14, 1;
L_0000017c43fabc10 .part L_0000017c43fac570, 14, 1;
L_0000017c43fabe90 .part L_0000017c43fad510, 14, 1;
L_0000017c43fac4d0 .part o0000017c43995ea8, 15, 1;
L_0000017c43fabf30 .part L_0000017c43fa8d30, 15, 1;
L_0000017c43facf70 .part L_0000017c43fac570, 15, 1;
L_0000017c43fac2f0 .part L_0000017c43fad510, 15, 1;
LS_0000017c43fac570_0_0 .concat8 [ 1 1 1 1], L_0000017c43fe4970, L_0000017c43fe30f0, L_0000017c43fe4f20, L_0000017c43fe55b0;
LS_0000017c43fac570_0_4 .concat8 [ 1 1 1 1], L_0000017c43fe50e0, L_0000017c43fe5000, L_0000017c43fe62d0, L_0000017c43fe5c40;
LS_0000017c43fac570_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe6650, L_0000017c43fe5070, L_0000017c43fe5690, L_0000017c43fe6180;
LS_0000017c43fac570_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe6b90, L_0000017c43fe7bc0, L_0000017c43fe8090, L_0000017c43fe7fb0;
LS_0000017c43fac570_0_16 .concat8 [ 1 0 0 0], L_0000017c43fe7300;
LS_0000017c43fac570_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fac570_0_0, LS_0000017c43fac570_0_4, LS_0000017c43fac570_0_8, LS_0000017c43fac570_0_12;
LS_0000017c43fac570_1_4 .concat8 [ 1 0 0 0], LS_0000017c43fac570_0_16;
L_0000017c43fac570 .concat8 [ 16 1 0 0], LS_0000017c43fac570_1_0, LS_0000017c43fac570_1_4;
L_0000017c43fac9d0 .part o0000017c43995ea8, 16, 1;
L_0000017c43fab2b0 .part L_0000017c43fa8d30, 16, 1;
L_0000017c43fad3d0 .part L_0000017c43fac570, 16, 1;
L_0000017c43fad010 .part L_0000017c43fad510, 16, 1;
LS_0000017c43fad470_0_0 .concat8 [ 1 1 1 1], L_0000017c43fe4a50, L_0000017c43fe58c0, L_0000017c43fe4f90, L_0000017c43fe53f0;
LS_0000017c43fad470_0_4 .concat8 [ 1 1 1 1], L_0000017c43fe5850, L_0000017c43fe59a0, L_0000017c43fe5b60, L_0000017c43fe5620;
LS_0000017c43fad470_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe5f50, L_0000017c43fe5460, L_0000017c43fe6730, L_0000017c43fe6490;
LS_0000017c43fad470_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe7ed0, L_0000017c43fe83a0, L_0000017c43fe74c0, L_0000017c43fe8480;
LS_0000017c43fad470_0_16 .concat8 [ 1 0 0 0], L_0000017c43fe6960;
LS_0000017c43fad470_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fad470_0_0, LS_0000017c43fad470_0_4, LS_0000017c43fad470_0_8, LS_0000017c43fad470_0_12;
LS_0000017c43fad470_1_4 .concat8 [ 1 0 0 0], LS_0000017c43fad470_0_16;
L_0000017c43fad470 .concat8 [ 16 1 0 0], LS_0000017c43fad470_1_0, LS_0000017c43fad470_1_4;
LS_0000017c43fad510_0_0 .concat8 [ 1 1 1 1], L_0000017c43fe6c00, L_0000017c43fe4ac0, L_0000017c43fe5cb0, L_0000017c43fe5e00;
LS_0000017c43fad510_0_4 .concat8 [ 1 1 1 1], L_0000017c43fe5a80, L_0000017c43fe5150, L_0000017c43fe6500, L_0000017c43fe5bd0;
LS_0000017c43fad510_0_8 .concat8 [ 1 1 1 1], L_0000017c43fe6570, L_0000017c43fe4e40, L_0000017c43fe5540, L_0000017c43fe6110;
LS_0000017c43fad510_0_12 .concat8 [ 1 1 1 1], L_0000017c43fe4d60, L_0000017c43fe6dc0, L_0000017c43fe82c0, L_0000017c43fe7df0;
LS_0000017c43fad510_0_16 .concat8 [ 1 1 0 0], L_0000017c43fe7ca0, L_0000017c43fe8330;
LS_0000017c43fad510_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fad510_0_0, LS_0000017c43fad510_0_4, LS_0000017c43fad510_0_8, LS_0000017c43fad510_0_12;
LS_0000017c43fad510_1_4 .concat8 [ 2 0 0 0], LS_0000017c43fad510_0_16;
L_0000017c43fad510 .concat8 [ 16 2 0 0], LS_0000017c43fad510_1_0, LS_0000017c43fad510_1_4;
L_0000017c43fad5b0 .part L_0000017c43fad510, 17, 1;
S_0000017c43954200 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324ba40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43fe4970 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fa8bf0, C4<0>, C4<0>;
v0000017c439106a0_0 .net *"_ivl_1", 0 0, L_0000017c43fa8bf0;  1 drivers
S_0000017c43954390 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43954200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe4ac0 .functor OR 1, L_0000017c43fe31d0, L_0000017c43fe38d0, C4<0>, C4<0>;
v0000017c439102e0_0 .net "S", 0 0, L_0000017c43fe4a50;  1 drivers
v0000017c4390f160_0 .net "a", 0 0, L_0000017c43fa8fb0;  1 drivers
v0000017c4390ef80_0 .net "b", 0 0, L_0000017c43fa9050;  1 drivers
v0000017c43910380_0 .net "c", 0 0, L_0000017c43fe4ac0;  1 drivers
v0000017c43911000_0 .net "carry_1", 0 0, L_0000017c43fe31d0;  1 drivers
v0000017c439104c0_0 .net "carry_2", 0 0, L_0000017c43fe38d0;  1 drivers
v0000017c4390ec60_0 .net "cin", 0 0, L_0000017c43fa9550;  1 drivers
v0000017c43910560_0 .net "sum_1", 0 0, L_0000017c43fe4c10;  1 drivers
S_0000017c43954b60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43954390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4c10 .functor XOR 1, L_0000017c43fa8fb0, L_0000017c43fa9050, C4<0>, C4<0>;
L_0000017c43fe31d0 .functor AND 1, L_0000017c43fa8fb0, L_0000017c43fa9050, C4<1>, C4<1>;
v0000017c4390ff20_0 .net "S", 0 0, L_0000017c43fe4c10;  alias, 1 drivers
v0000017c43910f60_0 .net "a", 0 0, L_0000017c43fa8fb0;  alias, 1 drivers
v0000017c4390f8e0_0 .net "b", 0 0, L_0000017c43fa9050;  alias, 1 drivers
v0000017c4390f980_0 .net "c", 0 0, L_0000017c43fe31d0;  alias, 1 drivers
S_0000017c43953710 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43954390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4a50 .functor XOR 1, L_0000017c43fe4c10, L_0000017c43fa9550, C4<0>, C4<0>;
L_0000017c43fe38d0 .functor AND 1, L_0000017c43fe4c10, L_0000017c43fa9550, C4<1>, C4<1>;
v0000017c4390fac0_0 .net "S", 0 0, L_0000017c43fe4a50;  alias, 1 drivers
v0000017c4390fb60_0 .net "a", 0 0, L_0000017c43fe4c10;  alias, 1 drivers
v0000017c4390fc00_0 .net "b", 0 0, L_0000017c43fa9550;  alias, 1 drivers
v0000017c4390ffc0_0 .net "c", 0 0, L_0000017c43fe38d0;  alias, 1 drivers
S_0000017c43956dc0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324b600 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43fe30f0 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fa95f0, C4<0>, C4<0>;
v0000017c43912f40_0 .net *"_ivl_1", 0 0, L_0000017c43fa95f0;  1 drivers
S_0000017c439565f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43956dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe5cb0 .functor OR 1, L_0000017c43fe5a10, L_0000017c43fe57e0, C4<0>, C4<0>;
v0000017c4390e940_0 .net "S", 0 0, L_0000017c43fe58c0;  1 drivers
v0000017c4390e9e0_0 .net "a", 0 0, L_0000017c43fa9730;  1 drivers
v0000017c4390ea80_0 .net "b", 0 0, L_0000017c43fa9870;  1 drivers
v0000017c4390ebc0_0 .net "c", 0 0, L_0000017c43fe5cb0;  1 drivers
v0000017c4390eda0_0 .net "carry_1", 0 0, L_0000017c43fe5a10;  1 drivers
v0000017c4390eee0_0 .net "carry_2", 0 0, L_0000017c43fe57e0;  1 drivers
v0000017c4390f020_0 .net "cin", 0 0, L_0000017c43fa99b0;  1 drivers
v0000017c4390f0c0_0 .net "sum_1", 0 0, L_0000017c43fe3240;  1 drivers
S_0000017c43954520 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439565f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe3240 .functor XOR 1, L_0000017c43fa9730, L_0000017c43fa9870, C4<0>, C4<0>;
L_0000017c43fe5a10 .functor AND 1, L_0000017c43fa9730, L_0000017c43fa9870, C4<1>, C4<1>;
v0000017c439107e0_0 .net "S", 0 0, L_0000017c43fe3240;  alias, 1 drivers
v0000017c43910880_0 .net "a", 0 0, L_0000017c43fa9730;  alias, 1 drivers
v0000017c43910920_0 .net "b", 0 0, L_0000017c43fa9870;  alias, 1 drivers
v0000017c43910b00_0 .net "c", 0 0, L_0000017c43fe5a10;  alias, 1 drivers
S_0000017c439538a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439565f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe58c0 .functor XOR 1, L_0000017c43fe3240, L_0000017c43fa99b0, C4<0>, C4<0>;
L_0000017c43fe57e0 .functor AND 1, L_0000017c43fe3240, L_0000017c43fa99b0, C4<1>, C4<1>;
v0000017c43910ba0_0 .net "S", 0 0, L_0000017c43fe58c0;  alias, 1 drivers
v0000017c43910c40_0 .net "a", 0 0, L_0000017c43fe3240;  alias, 1 drivers
v0000017c43910ce0_0 .net "b", 0 0, L_0000017c43fa99b0;  alias, 1 drivers
v0000017c439110a0_0 .net "c", 0 0, L_0000017c43fe57e0;  alias, 1 drivers
S_0000017c439514b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324b8c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43fe4f20 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fa9af0, C4<0>, C4<0>;
v0000017c439124a0_0 .net *"_ivl_1", 0 0, L_0000017c43fa9af0;  1 drivers
S_0000017c43956460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439514b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe5e00 .functor OR 1, L_0000017c43fe5700, L_0000017c43fe5770, C4<0>, C4<0>;
v0000017c439133a0_0 .net "S", 0 0, L_0000017c43fe4f90;  1 drivers
v0000017c43911780_0 .net "a", 0 0, L_0000017c43fa9b90;  1 drivers
v0000017c43912fe0_0 .net "b", 0 0, L_0000017c43fa9c30;  1 drivers
v0000017c43912180_0 .net "c", 0 0, L_0000017c43fe5e00;  1 drivers
v0000017c43911280_0 .net "carry_1", 0 0, L_0000017c43fe5700;  1 drivers
v0000017c439136c0_0 .net "carry_2", 0 0, L_0000017c43fe5770;  1 drivers
v0000017c43912220_0 .net "cin", 0 0, L_0000017c43fa9d70;  1 drivers
v0000017c43911820_0 .net "sum_1", 0 0, L_0000017c43fe5e70;  1 drivers
S_0000017c43956910 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43956460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5e70 .functor XOR 1, L_0000017c43fa9b90, L_0000017c43fa9c30, C4<0>, C4<0>;
L_0000017c43fe5700 .functor AND 1, L_0000017c43fa9b90, L_0000017c43fa9c30, C4<1>, C4<1>;
v0000017c43911320_0 .net "S", 0 0, L_0000017c43fe5e70;  alias, 1 drivers
v0000017c43912720_0 .net "a", 0 0, L_0000017c43fa9b90;  alias, 1 drivers
v0000017c43913440_0 .net "b", 0 0, L_0000017c43fa9c30;  alias, 1 drivers
v0000017c43912ae0_0 .net "c", 0 0, L_0000017c43fe5700;  alias, 1 drivers
S_0000017c43956140 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43956460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4f90 .functor XOR 1, L_0000017c43fe5e70, L_0000017c43fa9d70, C4<0>, C4<0>;
L_0000017c43fe5770 .functor AND 1, L_0000017c43fe5e70, L_0000017c43fa9d70, C4<1>, C4<1>;
v0000017c43912a40_0 .net "S", 0 0, L_0000017c43fe4f90;  alias, 1 drivers
v0000017c43911140_0 .net "a", 0 0, L_0000017c43fe5e70;  alias, 1 drivers
v0000017c43911960_0 .net "b", 0 0, L_0000017c43fa9d70;  alias, 1 drivers
v0000017c43911f00_0 .net "c", 0 0, L_0000017c43fe5770;  alias, 1 drivers
S_0000017c439546b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324bcc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43fe55b0 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fabcb0, C4<0>, C4<0>;
v0000017c43913580_0 .net *"_ivl_1", 0 0, L_0000017c43fabcb0;  1 drivers
S_0000017c43952770 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439546b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe5a80 .functor OR 1, L_0000017c43fe5930, L_0000017c43fe4eb0, C4<0>, C4<0>;
v0000017c439134e0_0 .net "S", 0 0, L_0000017c43fe53f0;  1 drivers
v0000017c439125e0_0 .net "a", 0 0, L_0000017c43fad0b0;  1 drivers
v0000017c43912d60_0 .net "b", 0 0, L_0000017c43fabdf0;  1 drivers
v0000017c43912900_0 .net "c", 0 0, L_0000017c43fe5a80;  1 drivers
v0000017c43912e00_0 .net "carry_1", 0 0, L_0000017c43fe5930;  1 drivers
v0000017c43912680_0 .net "carry_2", 0 0, L_0000017c43fe4eb0;  1 drivers
v0000017c43911e60_0 .net "cin", 0 0, L_0000017c43fad8d0;  1 drivers
v0000017c439129a0_0 .net "sum_1", 0 0, L_0000017c43fe4cf0;  1 drivers
S_0000017c439533f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43952770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe4cf0 .functor XOR 1, L_0000017c43fad0b0, L_0000017c43fabdf0, C4<0>, C4<0>;
L_0000017c43fe5930 .functor AND 1, L_0000017c43fad0b0, L_0000017c43fabdf0, C4<1>, C4<1>;
v0000017c43913080_0 .net "S", 0 0, L_0000017c43fe4cf0;  alias, 1 drivers
v0000017c439118c0_0 .net "a", 0 0, L_0000017c43fad0b0;  alias, 1 drivers
v0000017c43912540_0 .net "b", 0 0, L_0000017c43fabdf0;  alias, 1 drivers
v0000017c43913120_0 .net "c", 0 0, L_0000017c43fe5930;  alias, 1 drivers
S_0000017c439517d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43952770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe53f0 .functor XOR 1, L_0000017c43fe4cf0, L_0000017c43fad8d0, C4<0>, C4<0>;
L_0000017c43fe4eb0 .functor AND 1, L_0000017c43fe4cf0, L_0000017c43fad8d0, C4<1>, C4<1>;
v0000017c439116e0_0 .net "S", 0 0, L_0000017c43fe53f0;  alias, 1 drivers
v0000017c43913260_0 .net "a", 0 0, L_0000017c43fe4cf0;  alias, 1 drivers
v0000017c43911a00_0 .net "b", 0 0, L_0000017c43fad8d0;  alias, 1 drivers
v0000017c43913760_0 .net "c", 0 0, L_0000017c43fe4eb0;  alias, 1 drivers
S_0000017c43951960 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324be00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43fe50e0 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fac7f0, C4<0>, C4<0>;
v0000017c439138a0_0 .net *"_ivl_1", 0 0, L_0000017c43fac7f0;  1 drivers
S_0000017c439549d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43951960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe5150 .functor OR 1, L_0000017c43fe6880, L_0000017c43fe5af0, C4<0>, C4<0>;
v0000017c43911b40_0 .net "S", 0 0, L_0000017c43fe5850;  1 drivers
v0000017c43911be0_0 .net "a", 0 0, L_0000017c43faced0;  1 drivers
v0000017c439131c0_0 .net "b", 0 0, L_0000017c43fab3f0;  1 drivers
v0000017c43911500_0 .net "c", 0 0, L_0000017c43fe5150;  1 drivers
v0000017c43911c80_0 .net "carry_1", 0 0, L_0000017c43fe6880;  1 drivers
v0000017c43913300_0 .net "carry_2", 0 0, L_0000017c43fe5af0;  1 drivers
v0000017c43912ea0_0 .net "cin", 0 0, L_0000017c43fab850;  1 drivers
v0000017c43913800_0 .net "sum_1", 0 0, L_0000017c43fe5230;  1 drivers
S_0000017c43952db0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439549d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5230 .functor XOR 1, L_0000017c43faced0, L_0000017c43fab3f0, C4<0>, C4<0>;
L_0000017c43fe6880 .functor AND 1, L_0000017c43faced0, L_0000017c43fab3f0, C4<1>, C4<1>;
v0000017c43913620_0 .net "S", 0 0, L_0000017c43fe5230;  alias, 1 drivers
v0000017c43912b80_0 .net "a", 0 0, L_0000017c43faced0;  alias, 1 drivers
v0000017c439111e0_0 .net "b", 0 0, L_0000017c43fab3f0;  alias, 1 drivers
v0000017c43911aa0_0 .net "c", 0 0, L_0000017c43fe6880;  alias, 1 drivers
S_0000017c43952900 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439549d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5850 .functor XOR 1, L_0000017c43fe5230, L_0000017c43fab850, C4<0>, C4<0>;
L_0000017c43fe5af0 .functor AND 1, L_0000017c43fe5230, L_0000017c43fab850, C4<1>, C4<1>;
v0000017c43912cc0_0 .net "S", 0 0, L_0000017c43fe5850;  alias, 1 drivers
v0000017c43912c20_0 .net "a", 0 0, L_0000017c43fe5230;  alias, 1 drivers
v0000017c439113c0_0 .net "b", 0 0, L_0000017c43fab850;  alias, 1 drivers
v0000017c43911460_0 .net "c", 0 0, L_0000017c43fe5af0;  alias, 1 drivers
S_0000017c439570e0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324bd80 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43fe5000 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43face30, C4<0>, C4<0>;
v0000017c43914a20_0 .net *"_ivl_1", 0 0, L_0000017c43face30;  1 drivers
S_0000017c43952f40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439570e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe6500 .functor OR 1, L_0000017c43fe4dd0, L_0000017c43fe5380, C4<0>, C4<0>;
v0000017c43911640_0 .net "S", 0 0, L_0000017c43fe59a0;  1 drivers
v0000017c43912860_0 .net "a", 0 0, L_0000017c43fad830;  1 drivers
v0000017c43912360_0 .net "b", 0 0, L_0000017c43fad6f0;  1 drivers
v0000017c43912400_0 .net "c", 0 0, L_0000017c43fe6500;  1 drivers
v0000017c43915ce0_0 .net "carry_1", 0 0, L_0000017c43fe4dd0;  1 drivers
v0000017c43915ba0_0 .net "carry_2", 0 0, L_0000017c43fe5380;  1 drivers
v0000017c43914d40_0 .net "cin", 0 0, L_0000017c43facc50;  1 drivers
v0000017c43913f80_0 .net "sum_1", 0 0, L_0000017c43fe67a0;  1 drivers
S_0000017c43956c30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43952f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe67a0 .functor XOR 1, L_0000017c43fad830, L_0000017c43fad6f0, C4<0>, C4<0>;
L_0000017c43fe4dd0 .functor AND 1, L_0000017c43fad830, L_0000017c43fad6f0, C4<1>, C4<1>;
v0000017c43911fa0_0 .net "S", 0 0, L_0000017c43fe67a0;  alias, 1 drivers
v0000017c43911d20_0 .net "a", 0 0, L_0000017c43fad830;  alias, 1 drivers
v0000017c439115a0_0 .net "b", 0 0, L_0000017c43fad6f0;  alias, 1 drivers
v0000017c439122c0_0 .net "c", 0 0, L_0000017c43fe4dd0;  alias, 1 drivers
S_0000017c43957720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43952f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe59a0 .functor XOR 1, L_0000017c43fe67a0, L_0000017c43facc50, C4<0>, C4<0>;
L_0000017c43fe5380 .functor AND 1, L_0000017c43fe67a0, L_0000017c43facc50, C4<1>, C4<1>;
v0000017c439127c0_0 .net "S", 0 0, L_0000017c43fe59a0;  alias, 1 drivers
v0000017c43911dc0_0 .net "a", 0 0, L_0000017c43fe67a0;  alias, 1 drivers
v0000017c43912040_0 .net "b", 0 0, L_0000017c43facc50;  alias, 1 drivers
v0000017c439120e0_0 .net "c", 0 0, L_0000017c43fe5380;  alias, 1 drivers
S_0000017c439530d0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324bb80 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43fe62d0 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fab990, C4<0>, C4<0>;
v0000017c43914480_0 .net *"_ivl_1", 0 0, L_0000017c43fab990;  1 drivers
S_0000017c43954cf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439530d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe5bd0 .functor OR 1, L_0000017c43fe6340, L_0000017c43fe51c0, C4<0>, C4<0>;
v0000017c43915d80_0 .net "S", 0 0, L_0000017c43fe5b60;  1 drivers
v0000017c439148e0_0 .net "a", 0 0, L_0000017c43fac890;  1 drivers
v0000017c43915ec0_0 .net "b", 0 0, L_0000017c43faba30;  1 drivers
v0000017c43915c40_0 .net "c", 0 0, L_0000017c43fe5bd0;  1 drivers
v0000017c439154c0_0 .net "carry_1", 0 0, L_0000017c43fe6340;  1 drivers
v0000017c43915100_0 .net "carry_2", 0 0, L_0000017c43fe51c0;  1 drivers
v0000017c43914980_0 .net "cin", 0 0, L_0000017c43fac930;  1 drivers
v0000017c43915a60_0 .net "sum_1", 0 0, L_0000017c43fe60a0;  1 drivers
S_0000017c43955c90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43954cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe60a0 .functor XOR 1, L_0000017c43fac890, L_0000017c43faba30, C4<0>, C4<0>;
L_0000017c43fe6340 .functor AND 1, L_0000017c43fac890, L_0000017c43faba30, C4<1>, C4<1>;
v0000017c43913bc0_0 .net "S", 0 0, L_0000017c43fe60a0;  alias, 1 drivers
v0000017c43914fc0_0 .net "a", 0 0, L_0000017c43fac890;  alias, 1 drivers
v0000017c43915920_0 .net "b", 0 0, L_0000017c43faba30;  alias, 1 drivers
v0000017c43915e20_0 .net "c", 0 0, L_0000017c43fe6340;  alias, 1 drivers
S_0000017c43953a30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43954cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5b60 .functor XOR 1, L_0000017c43fe60a0, L_0000017c43fac930, C4<0>, C4<0>;
L_0000017c43fe51c0 .functor AND 1, L_0000017c43fe60a0, L_0000017c43fac930, C4<1>, C4<1>;
v0000017c439156a0_0 .net "S", 0 0, L_0000017c43fe5b60;  alias, 1 drivers
v0000017c439157e0_0 .net "a", 0 0, L_0000017c43fe60a0;  alias, 1 drivers
v0000017c439159c0_0 .net "b", 0 0, L_0000017c43fac930;  alias, 1 drivers
v0000017c43914520_0 .net "c", 0 0, L_0000017c43fe51c0;  alias, 1 drivers
S_0000017c43955010 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324c080 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43fe5c40 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fab5d0, C4<0>, C4<0>;
v0000017c43915b00_0 .net *"_ivl_1", 0 0, L_0000017c43fab5d0;  1 drivers
S_0000017c43955330 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43955010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe6570 .functor OR 1, L_0000017c43fe5ee0, L_0000017c43fe5d90, C4<0>, C4<0>;
v0000017c43915880_0 .net "S", 0 0, L_0000017c43fe5620;  1 drivers
v0000017c439145c0_0 .net "a", 0 0, L_0000017c43fab7b0;  1 drivers
v0000017c43914ac0_0 .net "b", 0 0, L_0000017c43fab670;  1 drivers
v0000017c43915f60_0 .net "c", 0 0, L_0000017c43fe6570;  1 drivers
v0000017c439147a0_0 .net "carry_1", 0 0, L_0000017c43fe5ee0;  1 drivers
v0000017c43915240_0 .net "carry_2", 0 0, L_0000017c43fe5d90;  1 drivers
v0000017c43914200_0 .net "cin", 0 0, L_0000017c43fab710;  1 drivers
v0000017c43913940_0 .net "sum_1", 0 0, L_0000017c43fe5d20;  1 drivers
S_0000017c43953260 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43955330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5d20 .functor XOR 1, L_0000017c43fab7b0, L_0000017c43fab670, C4<0>, C4<0>;
L_0000017c43fe5ee0 .functor AND 1, L_0000017c43fab7b0, L_0000017c43fab670, C4<1>, C4<1>;
v0000017c439152e0_0 .net "S", 0 0, L_0000017c43fe5d20;  alias, 1 drivers
v0000017c43913e40_0 .net "a", 0 0, L_0000017c43fab7b0;  alias, 1 drivers
v0000017c43915600_0 .net "b", 0 0, L_0000017c43fab670;  alias, 1 drivers
v0000017c43914340_0 .net "c", 0 0, L_0000017c43fe5ee0;  alias, 1 drivers
S_0000017c439562d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43955330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5620 .functor XOR 1, L_0000017c43fe5d20, L_0000017c43fab710, C4<0>, C4<0>;
L_0000017c43fe5d90 .functor AND 1, L_0000017c43fe5d20, L_0000017c43fab710, C4<1>, C4<1>;
v0000017c43914c00_0 .net "S", 0 0, L_0000017c43fe5620;  alias, 1 drivers
v0000017c43913c60_0 .net "a", 0 0, L_0000017c43fe5d20;  alias, 1 drivers
v0000017c43915380_0 .net "b", 0 0, L_0000017c43fab710;  alias, 1 drivers
v0000017c43915740_0 .net "c", 0 0, L_0000017c43fe5d90;  alias, 1 drivers
S_0000017c43954e80 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324b800 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43fe6650 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fac1b0, C4<0>, C4<0>;
v0000017c43914700_0 .net *"_ivl_1", 0 0, L_0000017c43fac1b0;  1 drivers
S_0000017c43953d50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43954e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe4e40 .functor OR 1, L_0000017c43fe65e0, L_0000017c43fe52a0, C4<0>, C4<0>;
v0000017c43913da0_0 .net "S", 0 0, L_0000017c43fe5f50;  1 drivers
v0000017c439142a0_0 .net "a", 0 0, L_0000017c43fac430;  1 drivers
v0000017c43913ee0_0 .net "b", 0 0, L_0000017c43fac610;  1 drivers
v0000017c43915420_0 .net "c", 0 0, L_0000017c43fe4e40;  1 drivers
v0000017c43915560_0 .net "carry_1", 0 0, L_0000017c43fe65e0;  1 drivers
v0000017c43914020_0 .net "carry_2", 0 0, L_0000017c43fe52a0;  1 drivers
v0000017c43914160_0 .net "cin", 0 0, L_0000017c43fab530;  1 drivers
v0000017c43914660_0 .net "sum_1", 0 0, L_0000017c43fe66c0;  1 drivers
S_0000017c43956780 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43953d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe66c0 .functor XOR 1, L_0000017c43fac430, L_0000017c43fac610, C4<0>, C4<0>;
L_0000017c43fe65e0 .functor AND 1, L_0000017c43fac430, L_0000017c43fac610, C4<1>, C4<1>;
v0000017c43914de0_0 .net "S", 0 0, L_0000017c43fe66c0;  alias, 1 drivers
v0000017c43913d00_0 .net "a", 0 0, L_0000017c43fac430;  alias, 1 drivers
v0000017c43915060_0 .net "b", 0 0, L_0000017c43fac610;  alias, 1 drivers
v0000017c439139e0_0 .net "c", 0 0, L_0000017c43fe65e0;  alias, 1 drivers
S_0000017c43953bc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43953d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5f50 .functor XOR 1, L_0000017c43fe66c0, L_0000017c43fab530, C4<0>, C4<0>;
L_0000017c43fe52a0 .functor AND 1, L_0000017c43fe66c0, L_0000017c43fab530, C4<1>, C4<1>;
v0000017c43913a80_0 .net "S", 0 0, L_0000017c43fe5f50;  alias, 1 drivers
v0000017c439143e0_0 .net "a", 0 0, L_0000017c43fe66c0;  alias, 1 drivers
v0000017c439140c0_0 .net "b", 0 0, L_0000017c43fab530;  alias, 1 drivers
v0000017c43913b20_0 .net "c", 0 0, L_0000017c43fe52a0;  alias, 1 drivers
S_0000017c439557e0 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324b500 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43fe5070 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fab170, C4<0>, C4<0>;
v0000017c439e3760_0 .net *"_ivl_1", 0 0, L_0000017c43fab170;  1 drivers
S_0000017c43957270 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439557e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe5540 .functor OR 1, L_0000017c43fe5fc0, L_0000017c43fe54d0, C4<0>, C4<0>;
v0000017c439e38a0_0 .net "S", 0 0, L_0000017c43fe5460;  1 drivers
v0000017c439e1b40_0 .net "a", 0 0, L_0000017c43fab8f0;  1 drivers
v0000017c439e1fa0_0 .net "b", 0 0, L_0000017c43fad790;  1 drivers
v0000017c439e2540_0 .net "c", 0 0, L_0000017c43fe5540;  1 drivers
v0000017c439e1780_0 .net "carry_1", 0 0, L_0000017c43fe5fc0;  1 drivers
v0000017c439e1a00_0 .net "carry_2", 0 0, L_0000017c43fe54d0;  1 drivers
v0000017c439e3800_0 .net "cin", 0 0, L_0000017c43fac390;  1 drivers
v0000017c439e1320_0 .net "sum_1", 0 0, L_0000017c43fe5310;  1 drivers
S_0000017c43957400 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43957270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5310 .functor XOR 1, L_0000017c43fab8f0, L_0000017c43fad790, C4<0>, C4<0>;
L_0000017c43fe5fc0 .functor AND 1, L_0000017c43fab8f0, L_0000017c43fad790, C4<1>, C4<1>;
v0000017c43914840_0 .net "S", 0 0, L_0000017c43fe5310;  alias, 1 drivers
v0000017c43914b60_0 .net "a", 0 0, L_0000017c43fab8f0;  alias, 1 drivers
v0000017c43914ca0_0 .net "b", 0 0, L_0000017c43fad790;  alias, 1 drivers
v0000017c43914e80_0 .net "c", 0 0, L_0000017c43fe5fc0;  alias, 1 drivers
S_0000017c43955e20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43957270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe5460 .functor XOR 1, L_0000017c43fe5310, L_0000017c43fac390, C4<0>, C4<0>;
L_0000017c43fe54d0 .functor AND 1, L_0000017c43fe5310, L_0000017c43fac390, C4<1>, C4<1>;
v0000017c43914f20_0 .net "S", 0 0, L_0000017c43fe5460;  alias, 1 drivers
v0000017c439151a0_0 .net "a", 0 0, L_0000017c43fe5310;  alias, 1 drivers
v0000017c439e16e0_0 .net "b", 0 0, L_0000017c43fac390;  alias, 1 drivers
v0000017c439e2ae0_0 .net "c", 0 0, L_0000017c43fe54d0;  alias, 1 drivers
S_0000017c43951af0 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324b780 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43fe5690 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fabad0, C4<0>, C4<0>;
v0000017c439e2860_0 .net *"_ivl_1", 0 0, L_0000017c43fabad0;  1 drivers
S_0000017c43957590 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43951af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe6110 .functor OR 1, L_0000017c43fe6260, L_0000017c43fe63b0, C4<0>, C4<0>;
v0000017c439e3440_0 .net "S", 0 0, L_0000017c43fe6730;  1 drivers
v0000017c439e1140_0 .net "a", 0 0, L_0000017c43faccf0;  1 drivers
v0000017c439e2040_0 .net "b", 0 0, L_0000017c43fab490;  1 drivers
v0000017c439e20e0_0 .net "c", 0 0, L_0000017c43fe6110;  1 drivers
v0000017c439e3300_0 .net "carry_1", 0 0, L_0000017c43fe6260;  1 drivers
v0000017c439e18c0_0 .net "carry_2", 0 0, L_0000017c43fe63b0;  1 drivers
v0000017c439e3580_0 .net "cin", 0 0, L_0000017c43fad650;  1 drivers
v0000017c439e11e0_0 .net "sum_1", 0 0, L_0000017c43fe6030;  1 drivers
S_0000017c43951c80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43957590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6030 .functor XOR 1, L_0000017c43faccf0, L_0000017c43fab490, C4<0>, C4<0>;
L_0000017c43fe6260 .functor AND 1, L_0000017c43faccf0, L_0000017c43fab490, C4<1>, C4<1>;
v0000017c439e22c0_0 .net "S", 0 0, L_0000017c43fe6030;  alias, 1 drivers
v0000017c439e1820_0 .net "a", 0 0, L_0000017c43faccf0;  alias, 1 drivers
v0000017c439e2720_0 .net "b", 0 0, L_0000017c43fab490;  alias, 1 drivers
v0000017c439e1be0_0 .net "c", 0 0, L_0000017c43fe6260;  alias, 1 drivers
S_0000017c43951e10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43957590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6730 .functor XOR 1, L_0000017c43fe6030, L_0000017c43fad650, C4<0>, C4<0>;
L_0000017c43fe63b0 .functor AND 1, L_0000017c43fe6030, L_0000017c43fad650, C4<1>, C4<1>;
v0000017c439e1460_0 .net "S", 0 0, L_0000017c43fe6730;  alias, 1 drivers
v0000017c439e2900_0 .net "a", 0 0, L_0000017c43fe6030;  alias, 1 drivers
v0000017c439e3260_0 .net "b", 0 0, L_0000017c43fad650;  alias, 1 drivers
v0000017c439e25e0_0 .net "c", 0 0, L_0000017c43fe63b0;  alias, 1 drivers
S_0000017c43951fa0 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324bd40 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43fe6180 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fac070, C4<0>, C4<0>;
v0000017c439e3620_0 .net *"_ivl_1", 0 0, L_0000017c43fac070;  1 drivers
S_0000017c43952130 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43951fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe4d60 .functor OR 1, L_0000017c43fe6420, L_0000017c43fe6810, C4<0>, C4<0>;
v0000017c439e1f00_0 .net "S", 0 0, L_0000017c43fe6490;  1 drivers
v0000017c439e29a0_0 .net "a", 0 0, L_0000017c43fad1f0;  1 drivers
v0000017c439e13c0_0 .net "b", 0 0, L_0000017c43fab210;  1 drivers
v0000017c439e2d60_0 .net "c", 0 0, L_0000017c43fe4d60;  1 drivers
v0000017c439e33a0_0 .net "carry_1", 0 0, L_0000017c43fe6420;  1 drivers
v0000017c439e1e60_0 .net "carry_2", 0 0, L_0000017c43fe6810;  1 drivers
v0000017c439e2220_0 .net "cin", 0 0, L_0000017c43facd90;  1 drivers
v0000017c439e1500_0 .net "sum_1", 0 0, L_0000017c43fe61f0;  1 drivers
S_0000017c439522c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43952130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe61f0 .functor XOR 1, L_0000017c43fad1f0, L_0000017c43fab210, C4<0>, C4<0>;
L_0000017c43fe6420 .functor AND 1, L_0000017c43fad1f0, L_0000017c43fab210, C4<1>, C4<1>;
v0000017c439e1960_0 .net "S", 0 0, L_0000017c43fe61f0;  alias, 1 drivers
v0000017c439e34e0_0 .net "a", 0 0, L_0000017c43fad1f0;  alias, 1 drivers
v0000017c439e2cc0_0 .net "b", 0 0, L_0000017c43fab210;  alias, 1 drivers
v0000017c439e1d20_0 .net "c", 0 0, L_0000017c43fe6420;  alias, 1 drivers
S_0000017c43952450 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43952130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6490 .functor XOR 1, L_0000017c43fe61f0, L_0000017c43facd90, C4<0>, C4<0>;
L_0000017c43fe6810 .functor AND 1, L_0000017c43fe61f0, L_0000017c43facd90, C4<1>, C4<1>;
v0000017c439e1dc0_0 .net "S", 0 0, L_0000017c43fe6490;  alias, 1 drivers
v0000017c439e2180_0 .net "a", 0 0, L_0000017c43fe61f0;  alias, 1 drivers
v0000017c439e27c0_0 .net "b", 0 0, L_0000017c43facd90;  alias, 1 drivers
v0000017c439e1280_0 .net "c", 0 0, L_0000017c43fe6810;  alias, 1 drivers
S_0000017c439525e0 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324bbc0 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43fe6b90 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fad290, C4<0>, C4<0>;
v0000017c439e1c80_0 .net *"_ivl_1", 0 0, L_0000017c43fad290;  1 drivers
S_0000017c4395a2e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439525e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe6dc0 .functor OR 1, L_0000017c43fe75a0, L_0000017c43fe7f40, C4<0>, C4<0>;
v0000017c439e1aa0_0 .net "S", 0 0, L_0000017c43fe7ed0;  1 drivers
v0000017c439e36c0_0 .net "a", 0 0, L_0000017c43fac6b0;  1 drivers
v0000017c439e2e00_0 .net "b", 0 0, L_0000017c43fac250;  1 drivers
v0000017c439e2680_0 .net "c", 0 0, L_0000017c43fe6dc0;  1 drivers
v0000017c439e2b80_0 .net "carry_1", 0 0, L_0000017c43fe75a0;  1 drivers
v0000017c439e2a40_0 .net "carry_2", 0 0, L_0000017c43fe7f40;  1 drivers
v0000017c439e2c20_0 .net "cin", 0 0, L_0000017c43fad150;  1 drivers
v0000017c439e2ea0_0 .net "sum_1", 0 0, L_0000017c43fe6ea0;  1 drivers
S_0000017c43959020 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6ea0 .functor XOR 1, L_0000017c43fac6b0, L_0000017c43fac250, C4<0>, C4<0>;
L_0000017c43fe75a0 .functor AND 1, L_0000017c43fac6b0, L_0000017c43fac250, C4<1>, C4<1>;
v0000017c439e2360_0 .net "S", 0 0, L_0000017c43fe6ea0;  alias, 1 drivers
v0000017c439e15a0_0 .net "a", 0 0, L_0000017c43fac6b0;  alias, 1 drivers
v0000017c439e31c0_0 .net "b", 0 0, L_0000017c43fac250;  alias, 1 drivers
v0000017c439e1640_0 .net "c", 0 0, L_0000017c43fe75a0;  alias, 1 drivers
S_0000017c4395b280 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe7ed0 .functor XOR 1, L_0000017c43fe6ea0, L_0000017c43fad150, C4<0>, C4<0>;
L_0000017c43fe7f40 .functor AND 1, L_0000017c43fe6ea0, L_0000017c43fad150, C4<1>, C4<1>;
v0000017c439e2fe0_0 .net "S", 0 0, L_0000017c43fe7ed0;  alias, 1 drivers
v0000017c439e3120_0 .net "a", 0 0, L_0000017c43fe6ea0;  alias, 1 drivers
v0000017c439e2400_0 .net "b", 0 0, L_0000017c43fad150;  alias, 1 drivers
v0000017c439e24a0_0 .net "c", 0 0, L_0000017c43fe7f40;  alias, 1 drivers
S_0000017c4395d800 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324c140 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43fe7bc0 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fabfd0, C4<0>, C4<0>;
v0000017c439e4660_0 .net *"_ivl_1", 0 0, L_0000017c43fabfd0;  1 drivers
S_0000017c43959b10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe82c0 .functor OR 1, L_0000017c43fe7450, L_0000017c43fe69d0, C4<0>, C4<0>;
v0000017c439e4520_0 .net "S", 0 0, L_0000017c43fe83a0;  1 drivers
v0000017c439e3d00_0 .net "a", 0 0, L_0000017c43fabd50;  1 drivers
v0000017c439e59c0_0 .net "b", 0 0, L_0000017c43fad330;  1 drivers
v0000017c439e60a0_0 .net "c", 0 0, L_0000017c43fe82c0;  1 drivers
v0000017c439e5240_0 .net "carry_1", 0 0, L_0000017c43fe7450;  1 drivers
v0000017c439e5a60_0 .net "carry_2", 0 0, L_0000017c43fe69d0;  1 drivers
v0000017c439e40c0_0 .net "cin", 0 0, L_0000017c43fac110;  1 drivers
v0000017c439e45c0_0 .net "sum_1", 0 0, L_0000017c43fe7610;  1 drivers
S_0000017c4395c540 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43959b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe7610 .functor XOR 1, L_0000017c43fabd50, L_0000017c43fad330, C4<0>, C4<0>;
L_0000017c43fe7450 .functor AND 1, L_0000017c43fabd50, L_0000017c43fad330, C4<1>, C4<1>;
v0000017c439e2f40_0 .net "S", 0 0, L_0000017c43fe7610;  alias, 1 drivers
v0000017c439e3080_0 .net "a", 0 0, L_0000017c43fabd50;  alias, 1 drivers
v0000017c439e4980_0 .net "b", 0 0, L_0000017c43fad330;  alias, 1 drivers
v0000017c439e5e20_0 .net "c", 0 0, L_0000017c43fe7450;  alias, 1 drivers
S_0000017c4395cb80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43959b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe83a0 .functor XOR 1, L_0000017c43fe7610, L_0000017c43fac110, C4<0>, C4<0>;
L_0000017c43fe69d0 .functor AND 1, L_0000017c43fe7610, L_0000017c43fac110, C4<1>, C4<1>;
v0000017c439e5880_0 .net "S", 0 0, L_0000017c43fe83a0;  alias, 1 drivers
v0000017c439e3b20_0 .net "a", 0 0, L_0000017c43fe7610;  alias, 1 drivers
v0000017c439e4a20_0 .net "b", 0 0, L_0000017c43fac110;  alias, 1 drivers
v0000017c439e5060_0 .net "c", 0 0, L_0000017c43fe69d0;  alias, 1 drivers
S_0000017c439597f0 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324b840 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43fe8090 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fabb70, C4<0>, C4<0>;
v0000017c439e48e0_0 .net *"_ivl_1", 0 0, L_0000017c43fabb70;  1 drivers
S_0000017c439594d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439597f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe7df0 .functor OR 1, L_0000017c43fe7e60, L_0000017c43fe6a40, C4<0>, C4<0>;
v0000017c439e5b00_0 .net "S", 0 0, L_0000017c43fe74c0;  1 drivers
v0000017c439e54c0_0 .net "a", 0 0, L_0000017c43facb10;  1 drivers
v0000017c439e4700_0 .net "b", 0 0, L_0000017c43fabc10;  1 drivers
v0000017c439e5920_0 .net "c", 0 0, L_0000017c43fe7df0;  1 drivers
v0000017c439e4ca0_0 .net "carry_1", 0 0, L_0000017c43fe7e60;  1 drivers
v0000017c439e4020_0 .net "carry_2", 0 0, L_0000017c43fe6a40;  1 drivers
v0000017c439e4840_0 .net "cin", 0 0, L_0000017c43fabe90;  1 drivers
v0000017c439e5ec0_0 .net "sum_1", 0 0, L_0000017c43fe6c70;  1 drivers
S_0000017c4395a920 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439594d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6c70 .functor XOR 1, L_0000017c43facb10, L_0000017c43fabc10, C4<0>, C4<0>;
L_0000017c43fe7e60 .functor AND 1, L_0000017c43facb10, L_0000017c43fabc10, C4<1>, C4<1>;
v0000017c439e47a0_0 .net "S", 0 0, L_0000017c43fe6c70;  alias, 1 drivers
v0000017c439e4d40_0 .net "a", 0 0, L_0000017c43facb10;  alias, 1 drivers
v0000017c439e4de0_0 .net "b", 0 0, L_0000017c43fabc10;  alias, 1 drivers
v0000017c439e4200_0 .net "c", 0 0, L_0000017c43fe7e60;  alias, 1 drivers
S_0000017c4395b410 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439594d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe74c0 .functor XOR 1, L_0000017c43fe6c70, L_0000017c43fabe90, C4<0>, C4<0>;
L_0000017c43fe6a40 .functor AND 1, L_0000017c43fe6c70, L_0000017c43fabe90, C4<1>, C4<1>;
v0000017c439e42a0_0 .net "S", 0 0, L_0000017c43fe74c0;  alias, 1 drivers
v0000017c439e3bc0_0 .net "a", 0 0, L_0000017c43fe6c70;  alias, 1 drivers
v0000017c439e4340_0 .net "b", 0 0, L_0000017c43fabe90;  alias, 1 drivers
v0000017c439e3a80_0 .net "c", 0 0, L_0000017c43fe6a40;  alias, 1 drivers
S_0000017c4395b730 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324bac0 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43fe7fb0 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fac4d0, C4<0>, C4<0>;
v0000017c439e5420_0 .net *"_ivl_1", 0 0, L_0000017c43fac4d0;  1 drivers
S_0000017c4395c6d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe7ca0 .functor OR 1, L_0000017c43fe71b0, L_0000017c43fe7ae0, C4<0>, C4<0>;
v0000017c439e5ba0_0 .net "S", 0 0, L_0000017c43fe8480;  1 drivers
v0000017c439e39e0_0 .net "a", 0 0, L_0000017c43fabf30;  1 drivers
v0000017c439e5f60_0 .net "b", 0 0, L_0000017c43facf70;  1 drivers
v0000017c439e5380_0 .net "c", 0 0, L_0000017c43fe7ca0;  1 drivers
v0000017c439e5c40_0 .net "carry_1", 0 0, L_0000017c43fe71b0;  1 drivers
v0000017c439e52e0_0 .net "carry_2", 0 0, L_0000017c43fe7ae0;  1 drivers
v0000017c439e4c00_0 .net "cin", 0 0, L_0000017c43fac2f0;  1 drivers
v0000017c439e43e0_0 .net "sum_1", 0 0, L_0000017c43fe8250;  1 drivers
S_0000017c4395d670 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8250 .functor XOR 1, L_0000017c43fabf30, L_0000017c43facf70, C4<0>, C4<0>;
L_0000017c43fe71b0 .functor AND 1, L_0000017c43fabf30, L_0000017c43facf70, C4<1>, C4<1>;
v0000017c439e4ac0_0 .net "S", 0 0, L_0000017c43fe8250;  alias, 1 drivers
v0000017c439e4b60_0 .net "a", 0 0, L_0000017c43fabf30;  alias, 1 drivers
v0000017c439e4e80_0 .net "b", 0 0, L_0000017c43facf70;  alias, 1 drivers
v0000017c439e6000_0 .net "c", 0 0, L_0000017c43fe71b0;  alias, 1 drivers
S_0000017c4395c3b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe8480 .functor XOR 1, L_0000017c43fe8250, L_0000017c43fac2f0, C4<0>, C4<0>;
L_0000017c43fe7ae0 .functor AND 1, L_0000017c43fe8250, L_0000017c43fac2f0, C4<1>, C4<1>;
v0000017c439e5100_0 .net "S", 0 0, L_0000017c43fe8480;  alias, 1 drivers
v0000017c439e3940_0 .net "a", 0 0, L_0000017c43fe8250;  alias, 1 drivers
v0000017c439e4160_0 .net "b", 0 0, L_0000017c43fac2f0;  alias, 1 drivers
v0000017c439e51a0_0 .net "c", 0 0, L_0000017c43fe7ae0;  alias, 1 drivers
S_0000017c43958850 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c43955650;
 .timescale 0 0;
P_0000017c4324ba80 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43fe7300 .functor XOR 1, L_0000017c43cf7b60, L_0000017c43fac9d0, C4<0>, C4<0>;
v0000017c439e63c0_0 .net *"_ivl_1", 0 0, L_0000017c43fac9d0;  1 drivers
S_0000017c4395b5a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43958850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fe8330 .functor OR 1, L_0000017c43fe8170, L_0000017c43fe7c30, C4<0>, C4<0>;
v0000017c439e3e40_0 .net "S", 0 0, L_0000017c43fe6960;  1 drivers
v0000017c439e3ee0_0 .net "a", 0 0, L_0000017c43fab2b0;  1 drivers
v0000017c439e3f80_0 .net "b", 0 0, L_0000017c43fad3d0;  1 drivers
v0000017c439e4480_0 .net "c", 0 0, L_0000017c43fe8330;  1 drivers
v0000017c439e5600_0 .net "carry_1", 0 0, L_0000017c43fe8170;  1 drivers
v0000017c439e56a0_0 .net "carry_2", 0 0, L_0000017c43fe7c30;  1 drivers
v0000017c439e57e0_0 .net "cin", 0 0, L_0000017c43fad010;  1 drivers
v0000017c439e7c20_0 .net "sum_1", 0 0, L_0000017c43fe7990;  1 drivers
S_0000017c4395c860 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe7990 .functor XOR 1, L_0000017c43fab2b0, L_0000017c43fad3d0, C4<0>, C4<0>;
L_0000017c43fe8170 .functor AND 1, L_0000017c43fab2b0, L_0000017c43fad3d0, C4<1>, C4<1>;
v0000017c439e5740_0 .net "S", 0 0, L_0000017c43fe7990;  alias, 1 drivers
v0000017c439e4f20_0 .net "a", 0 0, L_0000017c43fab2b0;  alias, 1 drivers
v0000017c439e3c60_0 .net "b", 0 0, L_0000017c43fad3d0;  alias, 1 drivers
v0000017c439e5ce0_0 .net "c", 0 0, L_0000017c43fe8170;  alias, 1 drivers
S_0000017c4395b8c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fe6960 .functor XOR 1, L_0000017c43fe7990, L_0000017c43fad010, C4<0>, C4<0>;
L_0000017c43fe7c30 .functor AND 1, L_0000017c43fe7990, L_0000017c43fad010, C4<1>, C4<1>;
v0000017c439e3da0_0 .net "S", 0 0, L_0000017c43fe6960;  alias, 1 drivers
v0000017c439e4fc0_0 .net "a", 0 0, L_0000017c43fe7990;  alias, 1 drivers
v0000017c439e5560_0 .net "b", 0 0, L_0000017c43fad010;  alias, 1 drivers
v0000017c439e5d80_0 .net "c", 0 0, L_0000017c43fe7c30;  alias, 1 drivers
S_0000017c4395aab0 .scope module, "k1" "karatsuba_4" 2 69, 2 96 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c43a445a0_0 .net "F1", 8 0, L_0000017c43f081d0;  1 drivers
v0000017c43a446e0_0 .net "F2", 8 0, L_0000017c43f066f0;  1 drivers
o0000017c4399e788 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c43a448c0_0 .net "F3", 8 0, o0000017c4399e788;  0 drivers
v0000017c43a459a0_0 .net "X", 4 0, L_0000017c43ef5cb0;  alias, 1 drivers
v0000017c43a45860_0 .net "Xl", 2 0, L_0000017c43ef75b0;  1 drivers
v0000017c43a45e00_0 .net "Xm1", 2 0, L_0000017c43ef8230;  1 drivers
v0000017c43a44960_0 .net "Xms", 4 0, L_0000017c43f04990;  1 drivers
v0000017c43a44a00_0 .net "Xr", 2 0, L_0000017c43ef7470;  1 drivers
v0000017c43a44be0_0 .net "Y", 4 0, L_0000017c43ef6bb0;  alias, 1 drivers
v0000017c43a45680_0 .net "Yl", 2 0, L_0000017c43ef85f0;  1 drivers
v0000017c43a457c0_0 .net "Ym1", 2 0, L_0000017c43ef8f50;  1 drivers
v0000017c43a486a0_0 .net "Yr", 2 0, L_0000017c43ef96d0;  1 drivers
v0000017c43a47700_0 .net "Z", 8 0, L_0000017c43f08db0;  alias, 1 drivers
v0000017c43a484c0_0 .net "Z1", 4 0, L_0000017c43efe1d0;  1 drivers
v0000017c43a47520_0 .net "Z2", 4 0, L_0000017c43effcb0;  1 drivers
v0000017c43a47480_0 .net "Z3", 4 0, L_0000017c43f05250;  1 drivers
v0000017c43a47f20_0 .net "ZF", 8 0, L_0000017c43f07870;  1 drivers
v0000017c43a47020_0 .net *"_ivl_1", 1 0, L_0000017c43ef7290;  1 drivers
L_0000017c43cf4560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a487e0_0 .net *"_ivl_11", 0 0, L_0000017c43cf4560;  1 drivers
v0000017c43a48560_0 .net *"_ivl_13", 1 0, L_0000017c43ef8eb0;  1 drivers
L_0000017c43cf45a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a48c40_0 .net *"_ivl_17", 0 0, L_0000017c43cf45a8;  1 drivers
v0000017c43a47660_0 .net *"_ivl_19", 1 0, L_0000017c43ef9130;  1 drivers
L_0000017c43cf45f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a46bc0_0 .net *"_ivl_23", 0 0, L_0000017c43cf45f0;  1 drivers
L_0000017c43cf4518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a47de0_0 .net *"_ivl_5", 0 0, L_0000017c43cf4518;  1 drivers
v0000017c43a490a0_0 .net *"_ivl_7", 1 0, L_0000017c43ef7510;  1 drivers
v0000017c43a47200_0 .net "bin", 0 0, L_0000017c43f07eb0;  1 drivers
v0000017c43a48420_0 .net "cout1", 0 0, L_0000017c43ef94f0;  1 drivers
v0000017c43a48ec0_0 .net "cout2", 0 0, L_0000017c43ef7bf0;  1 drivers
v0000017c43a46940_0 .net "cout3", 0 0, L_0000017c43f03b30;  1 drivers
v0000017c43a47160_0 .net "cout4", 0 0, L_0000017c43f06c90;  1 drivers
v0000017c43a46d00_0 .net "cout5", 0 0, L_0000017c43f092b0;  1 drivers
v0000017c43a477a0_0 .net "sub_ans", 4 0, L_0000017c43f08630;  1 drivers
L_0000017c43ef7290 .part L_0000017c43ef5cb0, 2, 2;
L_0000017c43ef7470 .concat [ 2 1 0 0], L_0000017c43ef7290, L_0000017c43cf4518;
L_0000017c43ef7510 .part L_0000017c43ef5cb0, 0, 2;
L_0000017c43ef75b0 .concat [ 2 1 0 0], L_0000017c43ef7510, L_0000017c43cf4560;
L_0000017c43ef8eb0 .part L_0000017c43ef6bb0, 2, 2;
L_0000017c43ef96d0 .concat [ 2 1 0 0], L_0000017c43ef8eb0, L_0000017c43cf45a8;
L_0000017c43ef9130 .part L_0000017c43ef6bb0, 0, 2;
L_0000017c43ef85f0 .concat [ 2 1 0 0], L_0000017c43ef9130, L_0000017c43cf45f0;
S_0000017c43958e90 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c1c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf4638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb52c0 .functor BUFZ 1, L_0000017c43cf4638, C4<0>, C4<0>, C4<0>;
v0000017c439ea7e0_0 .net "S", 2 0, L_0000017c43ef8230;  alias, 1 drivers
v0000017c439e9fc0_0 .net *"_ivl_0", 0 0, L_0000017c43eb6c20;  1 drivers
v0000017c439e8940_0 .net *"_ivl_10", 0 0, L_0000017c43eb6600;  1 drivers
v0000017c439eaa60_0 .net *"_ivl_20", 0 0, L_0000017c43eb66e0;  1 drivers
v0000017c439ea920_0 .net *"_ivl_36", 0 0, L_0000017c43eb52c0;  1 drivers
v0000017c439ea880_0 .net "a", 2 0, L_0000017c43ef7470;  alias, 1 drivers
v0000017c439ea9c0_0 .net "b", 2 0, L_0000017c43ef75b0;  alias, 1 drivers
v0000017c439eace0_0 .net "b1", 2 0, L_0000017c43ef8050;  1 drivers
v0000017c439e9480_0 .net "c", 0 0, L_0000017c43ef94f0;  alias, 1 drivers
v0000017c439e9a20_0 .net "cin", 0 0, L_0000017c43cf4638;  1 drivers
v0000017c439e8f80_0 .net "co", 3 0, L_0000017c43ef78d0;  1 drivers
L_0000017c43ef7f10 .part L_0000017c43ef75b0, 0, 1;
L_0000017c43ef9770 .part L_0000017c43ef7470, 0, 1;
L_0000017c43ef9450 .part L_0000017c43ef8050, 0, 1;
L_0000017c43ef8690 .part L_0000017c43ef78d0, 0, 1;
L_0000017c43ef9810 .part L_0000017c43ef75b0, 1, 1;
L_0000017c43ef8870 .part L_0000017c43ef7470, 1, 1;
L_0000017c43ef7830 .part L_0000017c43ef8050, 1, 1;
L_0000017c43ef7fb0 .part L_0000017c43ef78d0, 1, 1;
L_0000017c43ef8050 .concat8 [ 1 1 1 0], L_0000017c43eb6c20, L_0000017c43eb6600, L_0000017c43eb66e0;
L_0000017c43ef98b0 .part L_0000017c43ef75b0, 2, 1;
L_0000017c43ef91d0 .part L_0000017c43ef7470, 2, 1;
L_0000017c43ef9270 .part L_0000017c43ef8050, 2, 1;
L_0000017c43ef82d0 .part L_0000017c43ef78d0, 2, 1;
L_0000017c43ef8230 .concat8 [ 1 1 1 0], L_0000017c43eb6b40, L_0000017c43eb5100, L_0000017c43eb5560;
L_0000017c43ef78d0 .concat8 [ 1 1 1 1], L_0000017c43eb52c0, L_0000017c43eb54f0, L_0000017c43eb6750, L_0000017c43eb5250;
L_0000017c43ef94f0 .part L_0000017c43ef78d0, 3, 1;
S_0000017c43959e30 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43958e90;
 .timescale 0 0;
P_0000017c4324b940 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb6c20 .functor XOR 1, L_0000017c43cf4638, L_0000017c43ef7f10, C4<0>, C4<0>;
v0000017c439e7cc0_0 .net *"_ivl_1", 0 0, L_0000017c43ef7f10;  1 drivers
S_0000017c439589e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43959e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb54f0 .functor OR 1, L_0000017c43eb5790, L_0000017c43eb5bf0, C4<0>, C4<0>;
v0000017c439e6fa0_0 .net "S", 0 0, L_0000017c43eb6b40;  1 drivers
v0000017c439e7720_0 .net "a", 0 0, L_0000017c43ef9770;  1 drivers
v0000017c439e66e0_0 .net "b", 0 0, L_0000017c43ef9450;  1 drivers
v0000017c439e79a0_0 .net "c", 0 0, L_0000017c43eb54f0;  1 drivers
v0000017c439e81c0_0 .net "carry_1", 0 0, L_0000017c43eb5790;  1 drivers
v0000017c439e6140_0 .net "carry_2", 0 0, L_0000017c43eb5bf0;  1 drivers
v0000017c439e7ae0_0 .net "cin", 0 0, L_0000017c43ef8690;  1 drivers
v0000017c439e86c0_0 .net "sum_1", 0 0, L_0000017c43eb5aa0;  1 drivers
S_0000017c43958b70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439589e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5aa0 .functor XOR 1, L_0000017c43ef9770, L_0000017c43ef9450, C4<0>, C4<0>;
L_0000017c43eb5790 .functor AND 1, L_0000017c43ef9770, L_0000017c43ef9450, C4<1>, C4<1>;
v0000017c439e83a0_0 .net "S", 0 0, L_0000017c43eb5aa0;  alias, 1 drivers
v0000017c439e75e0_0 .net "a", 0 0, L_0000017c43ef9770;  alias, 1 drivers
v0000017c439e7d60_0 .net "b", 0 0, L_0000017c43ef9450;  alias, 1 drivers
v0000017c439e6f00_0 .net "c", 0 0, L_0000017c43eb5790;  alias, 1 drivers
S_0000017c4395d990 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439589e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6b40 .functor XOR 1, L_0000017c43eb5aa0, L_0000017c43ef8690, C4<0>, C4<0>;
L_0000017c43eb5bf0 .functor AND 1, L_0000017c43eb5aa0, L_0000017c43ef8690, C4<1>, C4<1>;
v0000017c439e8300_0 .net "S", 0 0, L_0000017c43eb6b40;  alias, 1 drivers
v0000017c439e7900_0 .net "a", 0 0, L_0000017c43eb5aa0;  alias, 1 drivers
v0000017c439e7e00_0 .net "b", 0 0, L_0000017c43ef8690;  alias, 1 drivers
v0000017c439e7a40_0 .net "c", 0 0, L_0000017c43eb5bf0;  alias, 1 drivers
S_0000017c43959980 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43958e90;
 .timescale 0 0;
P_0000017c4324b4c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb6600 .functor XOR 1, L_0000017c43cf4638, L_0000017c43ef9810, C4<0>, C4<0>;
v0000017c439e7f40_0 .net *"_ivl_1", 0 0, L_0000017c43ef9810;  1 drivers
S_0000017c43959660 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43959980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb6750 .functor OR 1, L_0000017c43eb6670, L_0000017c43eb6130, C4<0>, C4<0>;
v0000017c439e7040_0 .net "S", 0 0, L_0000017c43eb5100;  1 drivers
v0000017c439e7220_0 .net "a", 0 0, L_0000017c43ef8870;  1 drivers
v0000017c439e84e0_0 .net "b", 0 0, L_0000017c43ef7830;  1 drivers
v0000017c439e7360_0 .net "c", 0 0, L_0000017c43eb6750;  1 drivers
v0000017c439e7400_0 .net "carry_1", 0 0, L_0000017c43eb6670;  1 drivers
v0000017c439e7860_0 .net "carry_2", 0 0, L_0000017c43eb6130;  1 drivers
v0000017c439e74a0_0 .net "cin", 0 0, L_0000017c43ef7fb0;  1 drivers
v0000017c439e7ea0_0 .net "sum_1", 0 0, L_0000017c43eb6c90;  1 drivers
S_0000017c4395af60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43959660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6c90 .functor XOR 1, L_0000017c43ef8870, L_0000017c43ef7830, C4<0>, C4<0>;
L_0000017c43eb6670 .functor AND 1, L_0000017c43ef8870, L_0000017c43ef7830, C4<1>, C4<1>;
v0000017c439e6320_0 .net "S", 0 0, L_0000017c43eb6c90;  alias, 1 drivers
v0000017c439e77c0_0 .net "a", 0 0, L_0000017c43ef8870;  alias, 1 drivers
v0000017c439e6960_0 .net "b", 0 0, L_0000017c43ef7830;  alias, 1 drivers
v0000017c439e68c0_0 .net "c", 0 0, L_0000017c43eb6670;  alias, 1 drivers
S_0000017c43957d60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43959660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5100 .functor XOR 1, L_0000017c43eb6c90, L_0000017c43ef7fb0, C4<0>, C4<0>;
L_0000017c43eb6130 .functor AND 1, L_0000017c43eb6c90, L_0000017c43ef7fb0, C4<1>, C4<1>;
v0000017c439e72c0_0 .net "S", 0 0, L_0000017c43eb5100;  alias, 1 drivers
v0000017c439e8760_0 .net "a", 0 0, L_0000017c43eb6c90;  alias, 1 drivers
v0000017c439e70e0_0 .net "b", 0 0, L_0000017c43ef7fb0;  alias, 1 drivers
v0000017c439e8800_0 .net "c", 0 0, L_0000017c43eb6130;  alias, 1 drivers
S_0000017c43959ca0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43958e90;
 .timescale 0 0;
P_0000017c4324bdc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb66e0 .functor XOR 1, L_0000017c43cf4638, L_0000017c43ef98b0, C4<0>, C4<0>;
v0000017c439eac40_0 .net *"_ivl_1", 0 0, L_0000017c43ef98b0;  1 drivers
S_0000017c4395ac40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43959ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb5250 .functor OR 1, L_0000017c43eb5db0, L_0000017c43eb5170, C4<0>, C4<0>;
v0000017c439e9660_0 .net "S", 0 0, L_0000017c43eb5560;  1 drivers
v0000017c439eaec0_0 .net "a", 0 0, L_0000017c43ef91d0;  1 drivers
v0000017c439e9160_0 .net "b", 0 0, L_0000017c43ef9270;  1 drivers
v0000017c439eab00_0 .net "c", 0 0, L_0000017c43eb5250;  1 drivers
v0000017c439e8d00_0 .net "carry_1", 0 0, L_0000017c43eb5db0;  1 drivers
v0000017c439e8b20_0 .net "carry_2", 0 0, L_0000017c43eb5170;  1 drivers
v0000017c439e9520_0 .net "cin", 0 0, L_0000017c43ef82d0;  1 drivers
v0000017c439ea380_0 .net "sum_1", 0 0, L_0000017c43eb6050;  1 drivers
S_0000017c43959fc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6050 .functor XOR 1, L_0000017c43ef91d0, L_0000017c43ef9270, C4<0>, C4<0>;
L_0000017c43eb5db0 .functor AND 1, L_0000017c43ef91d0, L_0000017c43ef9270, C4<1>, C4<1>;
v0000017c439e61e0_0 .net "S", 0 0, L_0000017c43eb6050;  alias, 1 drivers
v0000017c439e7fe0_0 .net "a", 0 0, L_0000017c43ef91d0;  alias, 1 drivers
v0000017c439e8580_0 .net "b", 0 0, L_0000017c43ef9270;  alias, 1 drivers
v0000017c439e9d40_0 .net "c", 0 0, L_0000017c43eb5db0;  alias, 1 drivers
S_0000017c43958d00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5560 .functor XOR 1, L_0000017c43eb6050, L_0000017c43ef82d0, C4<0>, C4<0>;
L_0000017c43eb5170 .functor AND 1, L_0000017c43eb6050, L_0000017c43ef82d0, C4<1>, C4<1>;
v0000017c439eaba0_0 .net "S", 0 0, L_0000017c43eb5560;  alias, 1 drivers
v0000017c439e9de0_0 .net "a", 0 0, L_0000017c43eb6050;  alias, 1 drivers
v0000017c439ea560_0 .net "b", 0 0, L_0000017c43ef82d0;  alias, 1 drivers
v0000017c439ea100_0 .net "c", 0 0, L_0000017c43eb5170;  alias, 1 drivers
S_0000017c43957ef0 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324bb00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf4680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb7da0 .functor BUFZ 1, L_0000017c43cf4680, C4<0>, C4<0>, C4<0>;
v0000017c439ebd20_0 .net "S", 2 0, L_0000017c43ef8f50;  alias, 1 drivers
v0000017c439ec9a0_0 .net *"_ivl_0", 0 0, L_0000017c43eb5330;  1 drivers
v0000017c439ed620_0 .net *"_ivl_10", 0 0, L_0000017c43eb5480;  1 drivers
v0000017c439eb8c0_0 .net *"_ivl_20", 0 0, L_0000017c43eb83c0;  1 drivers
v0000017c439ebaa0_0 .net *"_ivl_36", 0 0, L_0000017c43eb7da0;  1 drivers
v0000017c439ebdc0_0 .net "a", 2 0, L_0000017c43ef96d0;  alias, 1 drivers
v0000017c439ecae0_0 .net "b", 2 0, L_0000017c43ef85f0;  alias, 1 drivers
v0000017c439ebe60_0 .net "b1", 2 0, L_0000017c43ef71f0;  1 drivers
v0000017c439eb960_0 .net "c", 0 0, L_0000017c43ef7bf0;  alias, 1 drivers
v0000017c439eb780_0 .net "cin", 0 0, L_0000017c43cf4680;  1 drivers
v0000017c439ebf00_0 .net "co", 3 0, L_0000017c43ef89b0;  1 drivers
L_0000017c43ef7650 .part L_0000017c43ef85f0, 0, 1;
L_0000017c43ef7a10 .part L_0000017c43ef96d0, 0, 1;
L_0000017c43ef7ab0 .part L_0000017c43ef71f0, 0, 1;
L_0000017c43ef9310 .part L_0000017c43ef89b0, 0, 1;
L_0000017c43ef76f0 .part L_0000017c43ef85f0, 1, 1;
L_0000017c43ef9590 .part L_0000017c43ef96d0, 1, 1;
L_0000017c43ef7d30 .part L_0000017c43ef71f0, 1, 1;
L_0000017c43ef8910 .part L_0000017c43ef89b0, 1, 1;
L_0000017c43ef71f0 .concat8 [ 1 1 1 0], L_0000017c43eb5330, L_0000017c43eb5480, L_0000017c43eb83c0;
L_0000017c43ef7c90 .part L_0000017c43ef85f0, 2, 1;
L_0000017c43ef8550 .part L_0000017c43ef96d0, 2, 1;
L_0000017c43ef8b90 .part L_0000017c43ef71f0, 2, 1;
L_0000017c43ef7b50 .part L_0000017c43ef89b0, 2, 1;
L_0000017c43ef8f50 .concat8 [ 1 1 1 0], L_0000017c43eb5b10, L_0000017c43eb5720, L_0000017c43eb6de0;
L_0000017c43ef89b0 .concat8 [ 1 1 1 1], L_0000017c43eb7da0, L_0000017c43eb53a0, L_0000017c43eb5950, L_0000017c43eb84a0;
L_0000017c43ef7bf0 .part L_0000017c43ef89b0, 3, 1;
S_0000017c4395d350 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43957ef0;
 .timescale 0 0;
P_0000017c4324b9c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb5330 .functor XOR 1, L_0000017c43cf4680, L_0000017c43ef7650, C4<0>, C4<0>;
v0000017c439e8a80_0 .net *"_ivl_1", 0 0, L_0000017c43ef7650;  1 drivers
S_0000017c4395ba50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb53a0 .functor OR 1, L_0000017c43eb62f0, L_0000017c43eb6360, C4<0>, C4<0>;
v0000017c439eaf60_0 .net "S", 0 0, L_0000017c43eb5b10;  1 drivers
v0000017c439ea600_0 .net "a", 0 0, L_0000017c43ef7a10;  1 drivers
v0000017c439eb000_0 .net "b", 0 0, L_0000017c43ef7ab0;  1 drivers
v0000017c439e93e0_0 .net "c", 0 0, L_0000017c43eb53a0;  1 drivers
v0000017c439e8c60_0 .net "carry_1", 0 0, L_0000017c43eb62f0;  1 drivers
v0000017c439e9e80_0 .net "carry_2", 0 0, L_0000017c43eb6360;  1 drivers
v0000017c439e89e0_0 .net "cin", 0 0, L_0000017c43ef9310;  1 drivers
v0000017c439e9840_0 .net "sum_1", 0 0, L_0000017c43eb6280;  1 drivers
S_0000017c4395db20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6280 .functor XOR 1, L_0000017c43ef7a10, L_0000017c43ef7ab0, C4<0>, C4<0>;
L_0000017c43eb62f0 .functor AND 1, L_0000017c43ef7a10, L_0000017c43ef7ab0, C4<1>, C4<1>;
v0000017c439ead80_0 .net "S", 0 0, L_0000017c43eb6280;  alias, 1 drivers
v0000017c439e9700_0 .net "a", 0 0, L_0000017c43ef7a10;  alias, 1 drivers
v0000017c439eae20_0 .net "b", 0 0, L_0000017c43ef7ab0;  alias, 1 drivers
v0000017c439e97a0_0 .net "c", 0 0, L_0000017c43eb62f0;  alias, 1 drivers
S_0000017c4395a150 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5b10 .functor XOR 1, L_0000017c43eb6280, L_0000017c43ef9310, C4<0>, C4<0>;
L_0000017c43eb6360 .functor AND 1, L_0000017c43eb6280, L_0000017c43ef9310, C4<1>, C4<1>;
v0000017c439ea060_0 .net "S", 0 0, L_0000017c43eb5b10;  alias, 1 drivers
v0000017c439e9f20_0 .net "a", 0 0, L_0000017c43eb6280;  alias, 1 drivers
v0000017c439eb0a0_0 .net "b", 0 0, L_0000017c43ef9310;  alias, 1 drivers
v0000017c439e9340_0 .net "c", 0 0, L_0000017c43eb6360;  alias, 1 drivers
S_0000017c4395a470 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43957ef0;
 .timescale 0 0;
P_0000017c4324bc00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb5480 .functor XOR 1, L_0000017c43cf4680, L_0000017c43ef76f0, C4<0>, C4<0>;
v0000017c439e9ac0_0 .net *"_ivl_1", 0 0, L_0000017c43ef76f0;  1 drivers
S_0000017c4395a600 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb5950 .functor OR 1, L_0000017c43eb56b0, L_0000017c43eb5800, C4<0>, C4<0>;
v0000017c439e8ee0_0 .net "S", 0 0, L_0000017c43eb5720;  1 drivers
v0000017c439e9020_0 .net "a", 0 0, L_0000017c43ef9590;  1 drivers
v0000017c439e90c0_0 .net "b", 0 0, L_0000017c43ef7d30;  1 drivers
v0000017c439e9200_0 .net "c", 0 0, L_0000017c43eb5950;  1 drivers
v0000017c439ea740_0 .net "carry_1", 0 0, L_0000017c43eb56b0;  1 drivers
v0000017c439ea2e0_0 .net "carry_2", 0 0, L_0000017c43eb5800;  1 drivers
v0000017c439ea420_0 .net "cin", 0 0, L_0000017c43ef8910;  1 drivers
v0000017c439e9c00_0 .net "sum_1", 0 0, L_0000017c43eb55d0;  1 drivers
S_0000017c4395b0f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb55d0 .functor XOR 1, L_0000017c43ef9590, L_0000017c43ef7d30, C4<0>, C4<0>;
L_0000017c43eb56b0 .functor AND 1, L_0000017c43ef9590, L_0000017c43ef7d30, C4<1>, C4<1>;
v0000017c439ea1a0_0 .net "S", 0 0, L_0000017c43eb55d0;  alias, 1 drivers
v0000017c439e8bc0_0 .net "a", 0 0, L_0000017c43ef9590;  alias, 1 drivers
v0000017c439e8e40_0 .net "b", 0 0, L_0000017c43ef7d30;  alias, 1 drivers
v0000017c439e98e0_0 .net "c", 0 0, L_0000017c43eb56b0;  alias, 1 drivers
S_0000017c4395cd10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb5720 .functor XOR 1, L_0000017c43eb55d0, L_0000017c43ef8910, C4<0>, C4<0>;
L_0000017c43eb5800 .functor AND 1, L_0000017c43eb55d0, L_0000017c43ef8910, C4<1>, C4<1>;
v0000017c439ea240_0 .net "S", 0 0, L_0000017c43eb5720;  alias, 1 drivers
v0000017c439e95c0_0 .net "a", 0 0, L_0000017c43eb55d0;  alias, 1 drivers
v0000017c439e8da0_0 .net "b", 0 0, L_0000017c43ef8910;  alias, 1 drivers
v0000017c439e9980_0 .net "c", 0 0, L_0000017c43eb5800;  alias, 1 drivers
S_0000017c43959340 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43957ef0;
 .timescale 0 0;
P_0000017c4324b3c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb83c0 .functor XOR 1, L_0000017c43cf4680, L_0000017c43ef7c90, C4<0>, C4<0>;
v0000017c439ed580_0 .net *"_ivl_1", 0 0, L_0000017c43ef7c90;  1 drivers
S_0000017c4395cea0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43959340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb84a0 .functor OR 1, L_0000017c43eb7780, L_0000017c43eb79b0, C4<0>, C4<0>;
v0000017c439ec900_0 .net "S", 0 0, L_0000017c43eb6de0;  1 drivers
v0000017c439eb280_0 .net "a", 0 0, L_0000017c43ef8550;  1 drivers
v0000017c439ec2c0_0 .net "b", 0 0, L_0000017c43ef8b90;  1 drivers
v0000017c439ed260_0 .net "c", 0 0, L_0000017c43eb84a0;  1 drivers
v0000017c439eb6e0_0 .net "carry_1", 0 0, L_0000017c43eb7780;  1 drivers
v0000017c439ed080_0 .net "carry_2", 0 0, L_0000017c43eb79b0;  1 drivers
v0000017c439ec4a0_0 .net "cin", 0 0, L_0000017c43ef7b50;  1 drivers
v0000017c439eca40_0 .net "sum_1", 0 0, L_0000017c43eb8120;  1 drivers
S_0000017c43958080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8120 .functor XOR 1, L_0000017c43ef8550, L_0000017c43ef8b90, C4<0>, C4<0>;
L_0000017c43eb7780 .functor AND 1, L_0000017c43ef8550, L_0000017c43ef8b90, C4<1>, C4<1>;
v0000017c439e92a0_0 .net "S", 0 0, L_0000017c43eb8120;  alias, 1 drivers
v0000017c439e9ca0_0 .net "a", 0 0, L_0000017c43ef8550;  alias, 1 drivers
v0000017c439e9b60_0 .net "b", 0 0, L_0000017c43ef8b90;  alias, 1 drivers
v0000017c439ea4c0_0 .net "c", 0 0, L_0000017c43eb7780;  alias, 1 drivers
S_0000017c4395bbe0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6de0 .functor XOR 1, L_0000017c43eb8120, L_0000017c43ef7b50, C4<0>, C4<0>;
L_0000017c43eb79b0 .functor AND 1, L_0000017c43eb8120, L_0000017c43ef7b50, C4<1>, C4<1>;
v0000017c439ea6a0_0 .net "S", 0 0, L_0000017c43eb6de0;  alias, 1 drivers
v0000017c439ec220_0 .net "a", 0 0, L_0000017c43eb8120;  alias, 1 drivers
v0000017c439ebc80_0 .net "b", 0 0, L_0000017c43ef7b50;  alias, 1 drivers
v0000017c439ecfe0_0 .net "c", 0 0, L_0000017c43eb79b0;  alias, 1 drivers
S_0000017c4395add0 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324b540 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf5448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec19d0 .functor BUFZ 1, L_0000017c43cf5448, C4<0>, C4<0>, C4<0>;
v0000017c439edc60_0 .net "S", 4 0, L_0000017c43f04990;  alias, 1 drivers
v0000017c439efb00_0 .net *"_ivl_0", 0 0, L_0000017c43ec07e0;  1 drivers
v0000017c439ee980_0 .net *"_ivl_10", 0 0, L_0000017c43ebfc10;  1 drivers
v0000017c439eeac0_0 .net *"_ivl_20", 0 0, L_0000017c43ebfc80;  1 drivers
v0000017c439ef4c0_0 .net *"_ivl_30", 0 0, L_0000017c43ec12d0;  1 drivers
v0000017c439eeb60_0 .net *"_ivl_40", 0 0, L_0000017c43ec0af0;  1 drivers
v0000017c439eec00_0 .net *"_ivl_56", 0 0, L_0000017c43ec19d0;  1 drivers
v0000017c439ede40_0 .net "a", 4 0, L_0000017c43efe1d0;  alias, 1 drivers
v0000017c439efba0_0 .net "b", 4 0, L_0000017c43effcb0;  alias, 1 drivers
v0000017c439ef560_0 .net "b1", 4 0, L_0000017c43f04c10;  1 drivers
v0000017c439efe20_0 .net "c", 0 0, L_0000017c43f03b30;  alias, 1 drivers
v0000017c439ef600_0 .net "cin", 0 0, L_0000017c43cf5448;  1 drivers
v0000017c439ef6a0_0 .net "co", 5 0, L_0000017c43f045d0;  1 drivers
L_0000017c43f05a70 .part L_0000017c43effcb0, 0, 1;
L_0000017c43f03db0 .part L_0000017c43efe1d0, 0, 1;
L_0000017c43f05f70 .part L_0000017c43f04c10, 0, 1;
L_0000017c43f06010 .part L_0000017c43f045d0, 0, 1;
L_0000017c43f05070 .part L_0000017c43effcb0, 1, 1;
L_0000017c43f04210 .part L_0000017c43efe1d0, 1, 1;
L_0000017c43f039f0 .part L_0000017c43f04c10, 1, 1;
L_0000017c43f05b10 .part L_0000017c43f045d0, 1, 1;
L_0000017c43f04490 .part L_0000017c43effcb0, 2, 1;
L_0000017c43f05930 .part L_0000017c43efe1d0, 2, 1;
L_0000017c43f03e50 .part L_0000017c43f04c10, 2, 1;
L_0000017c43f03a90 .part L_0000017c43f045d0, 2, 1;
L_0000017c43f04350 .part L_0000017c43effcb0, 3, 1;
L_0000017c43f04b70 .part L_0000017c43efe1d0, 3, 1;
L_0000017c43f04df0 .part L_0000017c43f04c10, 3, 1;
L_0000017c43f04e90 .part L_0000017c43f045d0, 3, 1;
LS_0000017c43f04c10_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec07e0, L_0000017c43ebfc10, L_0000017c43ebfc80, L_0000017c43ec12d0;
LS_0000017c43f04c10_0_4 .concat8 [ 1 0 0 0], L_0000017c43ec0af0;
L_0000017c43f04c10 .concat8 [ 4 1 0 0], LS_0000017c43f04c10_0_0, LS_0000017c43f04c10_0_4;
L_0000017c43f048f0 .part L_0000017c43effcb0, 4, 1;
L_0000017c43f043f0 .part L_0000017c43efe1d0, 4, 1;
L_0000017c43f04670 .part L_0000017c43f04c10, 4, 1;
L_0000017c43f04530 .part L_0000017c43f045d0, 4, 1;
LS_0000017c43f04990_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec0f50, L_0000017c43ec08c0, L_0000017c43ec0540, L_0000017c43ec0bd0;
LS_0000017c43f04990_0_4 .concat8 [ 1 0 0 0], L_0000017c43ec1f10;
L_0000017c43f04990 .concat8 [ 4 1 0 0], LS_0000017c43f04990_0_0, LS_0000017c43f04990_0_4;
LS_0000017c43f045d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec19d0, L_0000017c43ec03f0, L_0000017c43ec0150, L_0000017c43ec0850;
LS_0000017c43f045d0_0_4 .concat8 [ 1 1 0 0], L_0000017c43ec0d90, L_0000017c43ec2fb0;
L_0000017c43f045d0 .concat8 [ 4 2 0 0], LS_0000017c43f045d0_0_0, LS_0000017c43f045d0_0_4;
L_0000017c43f03b30 .part L_0000017c43f045d0, 5, 1;
S_0000017c4395c9f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4395add0;
 .timescale 0 0;
P_0000017c4324b700 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec07e0 .functor XOR 1, L_0000017c43cf5448, L_0000017c43f05a70, C4<0>, C4<0>;
v0000017c439eb500_0 .net *"_ivl_1", 0 0, L_0000017c43f05a70;  1 drivers
S_0000017c43958210 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395c9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec03f0 .functor OR 1, L_0000017c43ec00e0, L_0000017c43ec04d0, C4<0>, C4<0>;
v0000017c439ec720_0 .net "S", 0 0, L_0000017c43ec0f50;  1 drivers
v0000017c439eb460_0 .net "a", 0 0, L_0000017c43f03db0;  1 drivers
v0000017c439ecc20_0 .net "b", 0 0, L_0000017c43f05f70;  1 drivers
v0000017c439ed300_0 .net "c", 0 0, L_0000017c43ec03f0;  1 drivers
v0000017c439ec360_0 .net "carry_1", 0 0, L_0000017c43ec00e0;  1 drivers
v0000017c439eccc0_0 .net "carry_2", 0 0, L_0000017c43ec04d0;  1 drivers
v0000017c439eba00_0 .net "cin", 0 0, L_0000017c43f06010;  1 drivers
v0000017c439ecd60_0 .net "sum_1", 0 0, L_0000017c43ec1180;  1 drivers
S_0000017c4395a790 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43958210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1180 .functor XOR 1, L_0000017c43f03db0, L_0000017c43f05f70, C4<0>, C4<0>;
L_0000017c43ec00e0 .functor AND 1, L_0000017c43f03db0, L_0000017c43f05f70, C4<1>, C4<1>;
v0000017c439ec040_0 .net "S", 0 0, L_0000017c43ec1180;  alias, 1 drivers
v0000017c439ecb80_0 .net "a", 0 0, L_0000017c43f03db0;  alias, 1 drivers
v0000017c439ec0e0_0 .net "b", 0 0, L_0000017c43f05f70;  alias, 1 drivers
v0000017c439ec5e0_0 .net "c", 0 0, L_0000017c43ec00e0;  alias, 1 drivers
S_0000017c4395bd70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43958210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0f50 .functor XOR 1, L_0000017c43ec1180, L_0000017c43f06010, C4<0>, C4<0>;
L_0000017c43ec04d0 .functor AND 1, L_0000017c43ec1180, L_0000017c43f06010, C4<1>, C4<1>;
v0000017c439ebfa0_0 .net "S", 0 0, L_0000017c43ec0f50;  alias, 1 drivers
v0000017c439ed120_0 .net "a", 0 0, L_0000017c43ec1180;  alias, 1 drivers
v0000017c439ec180_0 .net "b", 0 0, L_0000017c43f06010;  alias, 1 drivers
v0000017c439ec680_0 .net "c", 0 0, L_0000017c43ec04d0;  alias, 1 drivers
S_0000017c4395d030 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4395add0;
 .timescale 0 0;
P_0000017c4324c300 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ebfc10 .functor XOR 1, L_0000017c43cf5448, L_0000017c43f05070, C4<0>, C4<0>;
v0000017c439eb140_0 .net *"_ivl_1", 0 0, L_0000017c43f05070;  1 drivers
S_0000017c439591b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec0150 .functor OR 1, L_0000017c43ec0230, L_0000017c43ec1260, C4<0>, C4<0>;
v0000017c439ed3a0_0 .net "S", 0 0, L_0000017c43ec08c0;  1 drivers
v0000017c439ec860_0 .net "a", 0 0, L_0000017c43f04210;  1 drivers
v0000017c439ed440_0 .net "b", 0 0, L_0000017c43f039f0;  1 drivers
v0000017c439ed1c0_0 .net "c", 0 0, L_0000017c43ec0150;  1 drivers
v0000017c439ed760_0 .net "carry_1", 0 0, L_0000017c43ec0230;  1 drivers
v0000017c439ed6c0_0 .net "carry_2", 0 0, L_0000017c43ec1260;  1 drivers
v0000017c439ed800_0 .net "cin", 0 0, L_0000017c43f05b10;  1 drivers
v0000017c439ed8a0_0 .net "sum_1", 0 0, L_0000017c43ebf970;  1 drivers
S_0000017c4395d1c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439591b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebf970 .functor XOR 1, L_0000017c43f04210, L_0000017c43f039f0, C4<0>, C4<0>;
L_0000017c43ec0230 .functor AND 1, L_0000017c43f04210, L_0000017c43f039f0, C4<1>, C4<1>;
v0000017c439ec400_0 .net "S", 0 0, L_0000017c43ebf970;  alias, 1 drivers
v0000017c439ecf40_0 .net "a", 0 0, L_0000017c43f04210;  alias, 1 drivers
v0000017c439ece00_0 .net "b", 0 0, L_0000017c43f039f0;  alias, 1 drivers
v0000017c439ec7c0_0 .net "c", 0 0, L_0000017c43ec0230;  alias, 1 drivers
S_0000017c43957a40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439591b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec08c0 .functor XOR 1, L_0000017c43ebf970, L_0000017c43f05b10, C4<0>, C4<0>;
L_0000017c43ec1260 .functor AND 1, L_0000017c43ebf970, L_0000017c43f05b10, C4<1>, C4<1>;
v0000017c439ed4e0_0 .net "S", 0 0, L_0000017c43ec08c0;  alias, 1 drivers
v0000017c439ecea0_0 .net "a", 0 0, L_0000017c43ebf970;  alias, 1 drivers
v0000017c439ec540_0 .net "b", 0 0, L_0000017c43f05b10;  alias, 1 drivers
v0000017c439eb5a0_0 .net "c", 0 0, L_0000017c43ec1260;  alias, 1 drivers
S_0000017c4395bf00 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4395add0;
 .timescale 0 0;
P_0000017c4324ba00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ebfc80 .functor XOR 1, L_0000017c43cf5448, L_0000017c43f04490, C4<0>, C4<0>;
v0000017c439edd00_0 .net *"_ivl_1", 0 0, L_0000017c43f04490;  1 drivers
S_0000017c4395c090 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec0850 .functor OR 1, L_0000017c43ec0460, L_0000017c43ec0690, C4<0>, C4<0>;
v0000017c439f00a0_0 .net "S", 0 0, L_0000017c43ec0540;  1 drivers
v0000017c439ee200_0 .net "a", 0 0, L_0000017c43f05930;  1 drivers
v0000017c439efc40_0 .net "b", 0 0, L_0000017c43f03e50;  1 drivers
v0000017c439ed940_0 .net "c", 0 0, L_0000017c43ec0850;  1 drivers
v0000017c439ee160_0 .net "carry_1", 0 0, L_0000017c43ec0460;  1 drivers
v0000017c439edee0_0 .net "carry_2", 0 0, L_0000017c43ec0690;  1 drivers
v0000017c439ee5c0_0 .net "cin", 0 0, L_0000017c43f03a90;  1 drivers
v0000017c439eed40_0 .net "sum_1", 0 0, L_0000017c43ec0cb0;  1 drivers
S_0000017c43957bd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0cb0 .functor XOR 1, L_0000017c43f05930, L_0000017c43f03e50, C4<0>, C4<0>;
L_0000017c43ec0460 .functor AND 1, L_0000017c43f05930, L_0000017c43f03e50, C4<1>, C4<1>;
v0000017c439eb1e0_0 .net "S", 0 0, L_0000017c43ec0cb0;  alias, 1 drivers
v0000017c439eb320_0 .net "a", 0 0, L_0000017c43f05930;  alias, 1 drivers
v0000017c439eb3c0_0 .net "b", 0 0, L_0000017c43f03e50;  alias, 1 drivers
v0000017c439eb820_0 .net "c", 0 0, L_0000017c43ec0460;  alias, 1 drivers
S_0000017c4395c220 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0540 .functor XOR 1, L_0000017c43ec0cb0, L_0000017c43f03a90, C4<0>, C4<0>;
L_0000017c43ec0690 .functor AND 1, L_0000017c43ec0cb0, L_0000017c43f03a90, C4<1>, C4<1>;
v0000017c439eb640_0 .net "S", 0 0, L_0000017c43ec0540;  alias, 1 drivers
v0000017c439ebb40_0 .net "a", 0 0, L_0000017c43ec0cb0;  alias, 1 drivers
v0000017c439ebbe0_0 .net "b", 0 0, L_0000017c43f03a90;  alias, 1 drivers
v0000017c439ef100_0 .net "c", 0 0, L_0000017c43ec0690;  alias, 1 drivers
S_0000017c4395d4e0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4395add0;
 .timescale 0 0;
P_0000017c4324bc40 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ec12d0 .functor XOR 1, L_0000017c43cf5448, L_0000017c43f04350, C4<0>, C4<0>;
v0000017c439ee480_0 .net *"_ivl_1", 0 0, L_0000017c43f04350;  1 drivers
S_0000017c439578b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec0d90 .functor OR 1, L_0000017c43ec0b60, L_0000017c43ec0c40, C4<0>, C4<0>;
v0000017c439ed9e0_0 .net "S", 0 0, L_0000017c43ec0bd0;  1 drivers
v0000017c439ee2a0_0 .net "a", 0 0, L_0000017c43f04b70;  1 drivers
v0000017c439ee700_0 .net "b", 0 0, L_0000017c43f04df0;  1 drivers
v0000017c439ef060_0 .net "c", 0 0, L_0000017c43ec0d90;  1 drivers
v0000017c439ef7e0_0 .net "carry_1", 0 0, L_0000017c43ec0b60;  1 drivers
v0000017c439ef9c0_0 .net "carry_2", 0 0, L_0000017c43ec0c40;  1 drivers
v0000017c439ee020_0 .net "cin", 0 0, L_0000017c43f04e90;  1 drivers
v0000017c439ef1a0_0 .net "sum_1", 0 0, L_0000017c43ec0930;  1 drivers
S_0000017c439583a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439578b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0930 .functor XOR 1, L_0000017c43f04b70, L_0000017c43f04df0, C4<0>, C4<0>;
L_0000017c43ec0b60 .functor AND 1, L_0000017c43f04b70, L_0000017c43f04df0, C4<1>, C4<1>;
v0000017c439ee3e0_0 .net "S", 0 0, L_0000017c43ec0930;  alias, 1 drivers
v0000017c439ef920_0 .net "a", 0 0, L_0000017c43f04b70;  alias, 1 drivers
v0000017c439edf80_0 .net "b", 0 0, L_0000017c43f04df0;  alias, 1 drivers
v0000017c439efce0_0 .net "c", 0 0, L_0000017c43ec0b60;  alias, 1 drivers
S_0000017c43958530 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439578b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0bd0 .functor XOR 1, L_0000017c43ec0930, L_0000017c43f04e90, C4<0>, C4<0>;
L_0000017c43ec0c40 .functor AND 1, L_0000017c43ec0930, L_0000017c43f04e90, C4<1>, C4<1>;
v0000017c439eeca0_0 .net "S", 0 0, L_0000017c43ec0bd0;  alias, 1 drivers
v0000017c439ee7a0_0 .net "a", 0 0, L_0000017c43ec0930;  alias, 1 drivers
v0000017c439ee660_0 .net "b", 0 0, L_0000017c43f04e90;  alias, 1 drivers
v0000017c439ee8e0_0 .net "c", 0 0, L_0000017c43ec0c40;  alias, 1 drivers
S_0000017c439586c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4395add0;
 .timescale 0 0;
P_0000017c4324b5c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ec0af0 .functor XOR 1, L_0000017c43cf5448, L_0000017c43f048f0, C4<0>, C4<0>;
v0000017c439efa60_0 .net *"_ivl_1", 0 0, L_0000017c43f048f0;  1 drivers
S_0000017c43962300 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439586c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec2fb0 .functor OR 1, L_0000017c43ec2610, L_0000017c43ec2060, C4<0>, C4<0>;
v0000017c439eea20_0 .net "S", 0 0, L_0000017c43ec1f10;  1 drivers
v0000017c439ef380_0 .net "a", 0 0, L_0000017c43f043f0;  1 drivers
v0000017c439eef20_0 .net "b", 0 0, L_0000017c43f04670;  1 drivers
v0000017c439eda80_0 .net "c", 0 0, L_0000017c43ec2fb0;  1 drivers
v0000017c439edb20_0 .net "carry_1", 0 0, L_0000017c43ec2610;  1 drivers
v0000017c439eefc0_0 .net "carry_2", 0 0, L_0000017c43ec2060;  1 drivers
v0000017c439ef420_0 .net "cin", 0 0, L_0000017c43f04530;  1 drivers
v0000017c439eee80_0 .net "sum_1", 0 0, L_0000017c43ec0e70;  1 drivers
S_0000017c439606e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43962300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0e70 .functor XOR 1, L_0000017c43f043f0, L_0000017c43f04670, C4<0>, C4<0>;
L_0000017c43ec2610 .functor AND 1, L_0000017c43f043f0, L_0000017c43f04670, C4<1>, C4<1>;
v0000017c439ee340_0 .net "S", 0 0, L_0000017c43ec0e70;  alias, 1 drivers
v0000017c439eede0_0 .net "a", 0 0, L_0000017c43f043f0;  alias, 1 drivers
v0000017c439edda0_0 .net "b", 0 0, L_0000017c43f04670;  alias, 1 drivers
v0000017c439ef240_0 .net "c", 0 0, L_0000017c43ec2610;  alias, 1 drivers
S_0000017c43961b30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43962300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1f10 .functor XOR 1, L_0000017c43ec0e70, L_0000017c43f04530, C4<0>, C4<0>;
L_0000017c43ec2060 .functor AND 1, L_0000017c43ec0e70, L_0000017c43f04530, C4<1>, C4<1>;
v0000017c439ee0c0_0 .net "S", 0 0, L_0000017c43ec1f10;  alias, 1 drivers
v0000017c439ee520_0 .net "a", 0 0, L_0000017c43ec0e70;  alias, 1 drivers
v0000017c439ef2e0_0 .net "b", 0 0, L_0000017c43f04530;  alias, 1 drivers
v0000017c439ee840_0 .net "c", 0 0, L_0000017c43ec2060;  alias, 1 drivers
S_0000017c4395fbf0 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324b680 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf55f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec3800 .functor BUFZ 1, L_0000017c43cf55f8, C4<0>, C4<0>, C4<0>;
v0000017c439f5c80_0 .net "S", 8 0, L_0000017c43f07870;  alias, 1 drivers
v0000017c439f6360_0 .net *"_ivl_0", 0 0, L_0000017c43ec2ca0;  1 drivers
v0000017c439f56e0_0 .net *"_ivl_10", 0 0, L_0000017c43ec20d0;  1 drivers
v0000017c439f6d60_0 .net *"_ivl_20", 0 0, L_0000017c43ec2bc0;  1 drivers
v0000017c439f6a40_0 .net *"_ivl_30", 0 0, L_0000017c43ec1dc0;  1 drivers
v0000017c439f7300_0 .net *"_ivl_40", 0 0, L_0000017c43ec1e30;  1 drivers
v0000017c439f5aa0_0 .net *"_ivl_50", 0 0, L_0000017c43ec4bb0;  1 drivers
v0000017c439f65e0_0 .net *"_ivl_60", 0 0, L_0000017c43ec3db0;  1 drivers
v0000017c439f5500_0 .net *"_ivl_70", 0 0, L_0000017c43ec3b10;  1 drivers
v0000017c439f5b40_0 .net *"_ivl_80", 0 0, L_0000017c43ec4280;  1 drivers
v0000017c439f7580_0 .net *"_ivl_96", 0 0, L_0000017c43ec3800;  1 drivers
v0000017c439f6ae0_0 .net "a", 8 0, L_0000017c43f081d0;  alias, 1 drivers
v0000017c439f73a0_0 .net "b", 8 0, L_0000017c43f066f0;  alias, 1 drivers
v0000017c439f5f00_0 .net "b1", 8 0, L_0000017c43f077d0;  1 drivers
v0000017c439f7440_0 .net "c", 0 0, L_0000017c43f06c90;  alias, 1 drivers
v0000017c439f6b80_0 .net "cin", 0 0, L_0000017c43cf55f8;  1 drivers
v0000017c439f5640_0 .net "co", 9 0, L_0000017c43f074b0;  1 drivers
L_0000017c43f08590 .part L_0000017c43f066f0, 0, 1;
L_0000017c43f08090 .part L_0000017c43f081d0, 0, 1;
L_0000017c43f072d0 .part L_0000017c43f077d0, 0, 1;
L_0000017c43f068d0 .part L_0000017c43f074b0, 0, 1;
L_0000017c43f07f50 .part L_0000017c43f066f0, 1, 1;
L_0000017c43f06330 .part L_0000017c43f081d0, 1, 1;
L_0000017c43f08810 .part L_0000017c43f077d0, 1, 1;
L_0000017c43f070f0 .part L_0000017c43f074b0, 1, 1;
L_0000017c43f079b0 .part L_0000017c43f066f0, 2, 1;
L_0000017c43f07550 .part L_0000017c43f081d0, 2, 1;
L_0000017c43f07af0 .part L_0000017c43f077d0, 2, 1;
L_0000017c43f07b90 .part L_0000017c43f074b0, 2, 1;
L_0000017c43f07410 .part L_0000017c43f066f0, 3, 1;
L_0000017c43f07cd0 .part L_0000017c43f081d0, 3, 1;
L_0000017c43f07370 .part L_0000017c43f077d0, 3, 1;
L_0000017c43f075f0 .part L_0000017c43f074b0, 3, 1;
L_0000017c43f088b0 .part L_0000017c43f066f0, 4, 1;
L_0000017c43f06970 .part L_0000017c43f081d0, 4, 1;
L_0000017c43f06150 .part L_0000017c43f077d0, 4, 1;
L_0000017c43f061f0 .part L_0000017c43f074b0, 4, 1;
L_0000017c43f06470 .part L_0000017c43f066f0, 5, 1;
L_0000017c43f06510 .part L_0000017c43f081d0, 5, 1;
L_0000017c43f07a50 .part L_0000017c43f077d0, 5, 1;
L_0000017c43f07690 .part L_0000017c43f074b0, 5, 1;
L_0000017c43f06650 .part L_0000017c43f066f0, 6, 1;
L_0000017c43f07d70 .part L_0000017c43f081d0, 6, 1;
L_0000017c43f06790 .part L_0000017c43f077d0, 6, 1;
L_0000017c43f07190 .part L_0000017c43f074b0, 6, 1;
L_0000017c43f06830 .part L_0000017c43f066f0, 7, 1;
L_0000017c43f07730 .part L_0000017c43f081d0, 7, 1;
L_0000017c43f06a10 .part L_0000017c43f077d0, 7, 1;
L_0000017c43f06ab0 .part L_0000017c43f074b0, 7, 1;
LS_0000017c43f077d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec2ca0, L_0000017c43ec20d0, L_0000017c43ec2bc0, L_0000017c43ec1dc0;
LS_0000017c43f077d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43ec1e30, L_0000017c43ec4bb0, L_0000017c43ec3db0, L_0000017c43ec3b10;
LS_0000017c43f077d0_0_8 .concat8 [ 1 0 0 0], L_0000017c43ec4280;
L_0000017c43f077d0 .concat8 [ 4 4 1 0], LS_0000017c43f077d0_0_0, LS_0000017c43f077d0_0_4, LS_0000017c43f077d0_0_8;
L_0000017c43f07230 .part L_0000017c43f066f0, 8, 1;
L_0000017c43f06b50 .part L_0000017c43f081d0, 8, 1;
L_0000017c43f06e70 .part L_0000017c43f077d0, 8, 1;
L_0000017c43f06bf0 .part L_0000017c43f074b0, 8, 1;
LS_0000017c43f07870_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec2b50, L_0000017c43ec2140, L_0000017c43ec2a00, L_0000017c43ec2290;
LS_0000017c43f07870_0_4 .concat8 [ 1 1 1 1], L_0000017c43ec27d0, L_0000017c43ec4520, L_0000017c43ec4600, L_0000017c43ec3fe0;
LS_0000017c43f07870_0_8 .concat8 [ 1 0 0 0], L_0000017c43ec3b80;
L_0000017c43f07870 .concat8 [ 4 4 1 0], LS_0000017c43f07870_0_0, LS_0000017c43f07870_0_4, LS_0000017c43f07870_0_8;
LS_0000017c43f074b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec3800, L_0000017c43ec1c70, L_0000017c43ec1880, L_0000017c43ec2e60;
LS_0000017c43f074b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43ec23e0, L_0000017c43ec42f0, L_0000017c43ec3f70, L_0000017c43ec35d0;
LS_0000017c43f074b0_0_8 .concat8 [ 1 1 0 0], L_0000017c43ec33a0, L_0000017c43ec4c20;
L_0000017c43f074b0 .concat8 [ 4 4 2 0], LS_0000017c43f074b0_0_0, LS_0000017c43f074b0_0_4, LS_0000017c43f074b0_0_8;
L_0000017c43f06c90 .part L_0000017c43f074b0, 9, 1;
S_0000017c43961cc0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324bc80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec2ca0 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f08590, C4<0>, C4<0>;
v0000017c439f2260_0 .net *"_ivl_1", 0 0, L_0000017c43f08590;  1 drivers
S_0000017c43960d20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43961cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec1c70 .functor OR 1, L_0000017c43ec17a0, L_0000017c43ec1b20, C4<0>, C4<0>;
v0000017c439f12c0_0 .net "S", 0 0, L_0000017c43ec2b50;  1 drivers
v0000017c439f0c80_0 .net "a", 0 0, L_0000017c43f08090;  1 drivers
v0000017c439f14a0_0 .net "b", 0 0, L_0000017c43f072d0;  1 drivers
v0000017c439f0820_0 .net "c", 0 0, L_0000017c43ec1c70;  1 drivers
v0000017c439f0e60_0 .net "carry_1", 0 0, L_0000017c43ec17a0;  1 drivers
v0000017c439f2300_0 .net "carry_2", 0 0, L_0000017c43ec1b20;  1 drivers
v0000017c439f0640_0 .net "cin", 0 0, L_0000017c43f068d0;  1 drivers
v0000017c439f2440_0 .net "sum_1", 0 0, L_0000017c43ec2d10;  1 drivers
S_0000017c439600a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43960d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2d10 .functor XOR 1, L_0000017c43f08090, L_0000017c43f072d0, C4<0>, C4<0>;
L_0000017c43ec17a0 .functor AND 1, L_0000017c43f08090, L_0000017c43f072d0, C4<1>, C4<1>;
v0000017c439ef740_0 .net "S", 0 0, L_0000017c43ec2d10;  alias, 1 drivers
v0000017c439ef880_0 .net "a", 0 0, L_0000017c43f08090;  alias, 1 drivers
v0000017c439efd80_0 .net "b", 0 0, L_0000017c43f072d0;  alias, 1 drivers
v0000017c439efec0_0 .net "c", 0 0, L_0000017c43ec17a0;  alias, 1 drivers
S_0000017c4395f290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43960d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2b50 .functor XOR 1, L_0000017c43ec2d10, L_0000017c43f068d0, C4<0>, C4<0>;
L_0000017c43ec1b20 .functor AND 1, L_0000017c43ec2d10, L_0000017c43f068d0, C4<1>, C4<1>;
v0000017c439eff60_0 .net "S", 0 0, L_0000017c43ec2b50;  alias, 1 drivers
v0000017c439f0000_0 .net "a", 0 0, L_0000017c43ec2d10;  alias, 1 drivers
v0000017c439edbc0_0 .net "b", 0 0, L_0000017c43f068d0;  alias, 1 drivers
v0000017c439f1a40_0 .net "c", 0 0, L_0000017c43ec1b20;  alias, 1 drivers
S_0000017c43963f20 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324be40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec20d0 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f07f50, C4<0>, C4<0>;
v0000017c439f1c20_0 .net *"_ivl_1", 0 0, L_0000017c43f07f50;  1 drivers
S_0000017c43963110 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43963f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec1880 .functor OR 1, L_0000017c43ec2df0, L_0000017c43ec2220, C4<0>, C4<0>;
v0000017c439f23a0_0 .net "S", 0 0, L_0000017c43ec2140;  1 drivers
v0000017c439f01e0_0 .net "a", 0 0, L_0000017c43f06330;  1 drivers
v0000017c439f2620_0 .net "b", 0 0, L_0000017c43f08810;  1 drivers
v0000017c439f1b80_0 .net "c", 0 0, L_0000017c43ec1880;  1 drivers
v0000017c439f24e0_0 .net "carry_1", 0 0, L_0000017c43ec2df0;  1 drivers
v0000017c439f1ae0_0 .net "carry_2", 0 0, L_0000017c43ec2220;  1 drivers
v0000017c439f0fa0_0 .net "cin", 0 0, L_0000017c43f070f0;  1 drivers
v0000017c439f0b40_0 .net "sum_1", 0 0, L_0000017c43ec25a0;  1 drivers
S_0000017c4395e610 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43963110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec25a0 .functor XOR 1, L_0000017c43f06330, L_0000017c43f08810, C4<0>, C4<0>;
L_0000017c43ec2df0 .functor AND 1, L_0000017c43f06330, L_0000017c43f08810, C4<1>, C4<1>;
v0000017c439f1540_0 .net "S", 0 0, L_0000017c43ec25a0;  alias, 1 drivers
v0000017c439f2800_0 .net "a", 0 0, L_0000017c43f06330;  alias, 1 drivers
v0000017c439f2760_0 .net "b", 0 0, L_0000017c43f08810;  alias, 1 drivers
v0000017c439f0500_0 .net "c", 0 0, L_0000017c43ec2df0;  alias, 1 drivers
S_0000017c4395f740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43963110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2140 .functor XOR 1, L_0000017c43ec25a0, L_0000017c43f070f0, C4<0>, C4<0>;
L_0000017c43ec2220 .functor AND 1, L_0000017c43ec25a0, L_0000017c43f070f0, C4<1>, C4<1>;
v0000017c439f1900_0 .net "S", 0 0, L_0000017c43ec2140;  alias, 1 drivers
v0000017c439f0140_0 .net "a", 0 0, L_0000017c43ec25a0;  alias, 1 drivers
v0000017c439f08c0_0 .net "b", 0 0, L_0000017c43f070f0;  alias, 1 drivers
v0000017c439f19a0_0 .net "c", 0 0, L_0000017c43ec2220;  alias, 1 drivers
S_0000017c4395ec50 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324be80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec2bc0 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f079b0, C4<0>, C4<0>;
v0000017c439f2120_0 .net *"_ivl_1", 0 0, L_0000017c43f079b0;  1 drivers
S_0000017c43961680 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec2e60 .functor OR 1, L_0000017c43ec2990, L_0000017c43ec18f0, C4<0>, C4<0>;
v0000017c439f05a0_0 .net "S", 0 0, L_0000017c43ec2a00;  1 drivers
v0000017c439f15e0_0 .net "a", 0 0, L_0000017c43f07550;  1 drivers
v0000017c439f1040_0 .net "b", 0 0, L_0000017c43f07af0;  1 drivers
v0000017c439f0dc0_0 .net "c", 0 0, L_0000017c43ec2e60;  1 drivers
v0000017c439f1fe0_0 .net "carry_1", 0 0, L_0000017c43ec2990;  1 drivers
v0000017c439f0960_0 .net "carry_2", 0 0, L_0000017c43ec18f0;  1 drivers
v0000017c439f1cc0_0 .net "cin", 0 0, L_0000017c43f07b90;  1 drivers
v0000017c439f03c0_0 .net "sum_1", 0 0, L_0000017c43ec1ce0;  1 drivers
S_0000017c43962c60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43961680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1ce0 .functor XOR 1, L_0000017c43f07550, L_0000017c43f07af0, C4<0>, C4<0>;
L_0000017c43ec2990 .functor AND 1, L_0000017c43f07550, L_0000017c43f07af0, C4<1>, C4<1>;
v0000017c439f1f40_0 .net "S", 0 0, L_0000017c43ec1ce0;  alias, 1 drivers
v0000017c439f1180_0 .net "a", 0 0, L_0000017c43f07550;  alias, 1 drivers
v0000017c439f26c0_0 .net "b", 0 0, L_0000017c43f07af0;  alias, 1 drivers
v0000017c439f2580_0 .net "c", 0 0, L_0000017c43ec2990;  alias, 1 drivers
S_0000017c43961810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43961680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2a00 .functor XOR 1, L_0000017c43ec1ce0, L_0000017c43f07b90, C4<0>, C4<0>;
L_0000017c43ec18f0 .functor AND 1, L_0000017c43ec1ce0, L_0000017c43f07b90, C4<1>, C4<1>;
v0000017c439f0320_0 .net "S", 0 0, L_0000017c43ec2a00;  alias, 1 drivers
v0000017c439f1220_0 .net "a", 0 0, L_0000017c43ec1ce0;  alias, 1 drivers
v0000017c439f28a0_0 .net "b", 0 0, L_0000017c43f07b90;  alias, 1 drivers
v0000017c439f0280_0 .net "c", 0 0, L_0000017c43ec18f0;  alias, 1 drivers
S_0000017c43962940 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324c240 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ec1dc0 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f07410, C4<0>, C4<0>;
v0000017c439f17c0_0 .net *"_ivl_1", 0 0, L_0000017c43f07410;  1 drivers
S_0000017c439619a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43962940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec23e0 .functor OR 1, L_0000017c43ec1d50, L_0000017c43ec24c0, C4<0>, C4<0>;
v0000017c439f0be0_0 .net "S", 0 0, L_0000017c43ec2290;  1 drivers
v0000017c439f0d20_0 .net "a", 0 0, L_0000017c43f07cd0;  1 drivers
v0000017c439f10e0_0 .net "b", 0 0, L_0000017c43f07370;  1 drivers
v0000017c439f1d60_0 .net "c", 0 0, L_0000017c43ec23e0;  1 drivers
v0000017c439f1360_0 .net "carry_1", 0 0, L_0000017c43ec1d50;  1 drivers
v0000017c439f1400_0 .net "carry_2", 0 0, L_0000017c43ec24c0;  1 drivers
v0000017c439f1680_0 .net "cin", 0 0, L_0000017c43f075f0;  1 drivers
v0000017c439f1720_0 .net "sum_1", 0 0, L_0000017c43ec2370;  1 drivers
S_0000017c43962df0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439619a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2370 .functor XOR 1, L_0000017c43f07cd0, L_0000017c43f07370, C4<0>, C4<0>;
L_0000017c43ec1d50 .functor AND 1, L_0000017c43f07cd0, L_0000017c43f07370, C4<1>, C4<1>;
v0000017c439f0460_0 .net "S", 0 0, L_0000017c43ec2370;  alias, 1 drivers
v0000017c439f0780_0 .net "a", 0 0, L_0000017c43f07cd0;  alias, 1 drivers
v0000017c439f06e0_0 .net "b", 0 0, L_0000017c43f07370;  alias, 1 drivers
v0000017c439f2080_0 .net "c", 0 0, L_0000017c43ec1d50;  alias, 1 drivers
S_0000017c43960550 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439619a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2290 .functor XOR 1, L_0000017c43ec2370, L_0000017c43f075f0, C4<0>, C4<0>;
L_0000017c43ec24c0 .functor AND 1, L_0000017c43ec2370, L_0000017c43f075f0, C4<1>, C4<1>;
v0000017c439f0a00_0 .net "S", 0 0, L_0000017c43ec2290;  alias, 1 drivers
v0000017c439f21c0_0 .net "a", 0 0, L_0000017c43ec2370;  alias, 1 drivers
v0000017c439f0f00_0 .net "b", 0 0, L_0000017c43f075f0;  alias, 1 drivers
v0000017c439f0aa0_0 .net "c", 0 0, L_0000017c43ec24c0;  alias, 1 drivers
S_0000017c43960eb0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324bf00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ec1e30 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f088b0, C4<0>, C4<0>;
v0000017c439f35c0_0 .net *"_ivl_1", 0 0, L_0000017c43f088b0;  1 drivers
S_0000017c43961040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43960eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec42f0 .functor OR 1, L_0000017c43ec2680, L_0000017c43ec4c90, C4<0>, C4<0>;
v0000017c439f33e0_0 .net "S", 0 0, L_0000017c43ec27d0;  1 drivers
v0000017c439f3660_0 .net "a", 0 0, L_0000017c43f06970;  1 drivers
v0000017c439f4b00_0 .net "b", 0 0, L_0000017c43f06150;  1 drivers
v0000017c439f3de0_0 .net "c", 0 0, L_0000017c43ec42f0;  1 drivers
v0000017c439f38e0_0 .net "carry_1", 0 0, L_0000017c43ec2680;  1 drivers
v0000017c439f3fc0_0 .net "carry_2", 0 0, L_0000017c43ec4c90;  1 drivers
v0000017c439f2bc0_0 .net "cin", 0 0, L_0000017c43f061f0;  1 drivers
v0000017c439f4a60_0 .net "sum_1", 0 0, L_0000017c43ec2450;  1 drivers
S_0000017c4395f420 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43961040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2450 .functor XOR 1, L_0000017c43f06970, L_0000017c43f06150, C4<0>, C4<0>;
L_0000017c43ec2680 .functor AND 1, L_0000017c43f06970, L_0000017c43f06150, C4<1>, C4<1>;
v0000017c439f1860_0 .net "S", 0 0, L_0000017c43ec2450;  alias, 1 drivers
v0000017c439f1e00_0 .net "a", 0 0, L_0000017c43f06970;  alias, 1 drivers
v0000017c439f1ea0_0 .net "b", 0 0, L_0000017c43f06150;  alias, 1 drivers
v0000017c439f3840_0 .net "c", 0 0, L_0000017c43ec2680;  alias, 1 drivers
S_0000017c439635c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43961040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec27d0 .functor XOR 1, L_0000017c43ec2450, L_0000017c43f061f0, C4<0>, C4<0>;
L_0000017c43ec4c90 .functor AND 1, L_0000017c43ec2450, L_0000017c43f061f0, C4<1>, C4<1>;
v0000017c439f3ac0_0 .net "S", 0 0, L_0000017c43ec27d0;  alias, 1 drivers
v0000017c439f49c0_0 .net "a", 0 0, L_0000017c43ec2450;  alias, 1 drivers
v0000017c439f44c0_0 .net "b", 0 0, L_0000017c43f061f0;  alias, 1 drivers
v0000017c439f3520_0 .net "c", 0 0, L_0000017c43ec4c90;  alias, 1 drivers
S_0000017c439632a0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324b6c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43ec4bb0 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f06470, C4<0>, C4<0>;
v0000017c439f2c60_0 .net *"_ivl_1", 0 0, L_0000017c43f06470;  1 drivers
S_0000017c43960230 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439632a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec3f70 .functor OR 1, L_0000017c43ec32c0, L_0000017c43ec36b0, C4<0>, C4<0>;
v0000017c439f3200_0 .net "S", 0 0, L_0000017c43ec4520;  1 drivers
v0000017c439f4ba0_0 .net "a", 0 0, L_0000017c43f06510;  1 drivers
v0000017c439f3b60_0 .net "b", 0 0, L_0000017c43f07a50;  1 drivers
v0000017c439f37a0_0 .net "c", 0 0, L_0000017c43ec3f70;  1 drivers
v0000017c439f4060_0 .net "carry_1", 0 0, L_0000017c43ec32c0;  1 drivers
v0000017c439f3980_0 .net "carry_2", 0 0, L_0000017c43ec36b0;  1 drivers
v0000017c439f3e80_0 .net "cin", 0 0, L_0000017c43f07690;  1 drivers
v0000017c439f47e0_0 .net "sum_1", 0 0, L_0000017c43ec49f0;  1 drivers
S_0000017c4395ede0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43960230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec49f0 .functor XOR 1, L_0000017c43f06510, L_0000017c43f07a50, C4<0>, C4<0>;
L_0000017c43ec32c0 .functor AND 1, L_0000017c43f06510, L_0000017c43f07a50, C4<1>, C4<1>;
v0000017c439f3020_0 .net "S", 0 0, L_0000017c43ec49f0;  alias, 1 drivers
v0000017c439f4740_0 .net "a", 0 0, L_0000017c43f06510;  alias, 1 drivers
v0000017c439f3f20_0 .net "b", 0 0, L_0000017c43f07a50;  alias, 1 drivers
v0000017c439f3480_0 .net "c", 0 0, L_0000017c43ec32c0;  alias, 1 drivers
S_0000017c43962490 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43960230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec4520 .functor XOR 1, L_0000017c43ec49f0, L_0000017c43f07690, C4<0>, C4<0>;
L_0000017c43ec36b0 .functor AND 1, L_0000017c43ec49f0, L_0000017c43f07690, C4<1>, C4<1>;
v0000017c439f3700_0 .net "S", 0 0, L_0000017c43ec4520;  alias, 1 drivers
v0000017c439f4ec0_0 .net "a", 0 0, L_0000017c43ec49f0;  alias, 1 drivers
v0000017c439f3160_0 .net "b", 0 0, L_0000017c43f07690;  alias, 1 drivers
v0000017c439f4ce0_0 .net "c", 0 0, L_0000017c43ec36b0;  alias, 1 drivers
S_0000017c4395e2f0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324bf40 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43ec3db0 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f06650, C4<0>, C4<0>;
v0000017c439f3ca0_0 .net *"_ivl_1", 0 0, L_0000017c43f06650;  1 drivers
S_0000017c43961e50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec35d0 .functor OR 1, L_0000017c43ec4830, L_0000017c43ec4b40, C4<0>, C4<0>;
v0000017c439f41a0_0 .net "S", 0 0, L_0000017c43ec4600;  1 drivers
v0000017c439f29e0_0 .net "a", 0 0, L_0000017c43f07d70;  1 drivers
v0000017c439f4240_0 .net "b", 0 0, L_0000017c43f06790;  1 drivers
v0000017c439f2d00_0 .net "c", 0 0, L_0000017c43ec35d0;  1 drivers
v0000017c439f4560_0 .net "carry_1", 0 0, L_0000017c43ec4830;  1 drivers
v0000017c439f3a20_0 .net "carry_2", 0 0, L_0000017c43ec4b40;  1 drivers
v0000017c439f4380_0 .net "cin", 0 0, L_0000017c43f07190;  1 drivers
v0000017c439f4d80_0 .net "sum_1", 0 0, L_0000017c43ec3790;  1 drivers
S_0000017c43963430 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43961e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3790 .functor XOR 1, L_0000017c43f07d70, L_0000017c43f06790, C4<0>, C4<0>;
L_0000017c43ec4830 .functor AND 1, L_0000017c43f07d70, L_0000017c43f06790, C4<1>, C4<1>;
v0000017c439f32a0_0 .net "S", 0 0, L_0000017c43ec3790;  alias, 1 drivers
v0000017c439f2ee0_0 .net "a", 0 0, L_0000017c43f07d70;  alias, 1 drivers
v0000017c439f4c40_0 .net "b", 0 0, L_0000017c43f06790;  alias, 1 drivers
v0000017c439f30c0_0 .net "c", 0 0, L_0000017c43ec4830;  alias, 1 drivers
S_0000017c4395e7a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43961e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec4600 .functor XOR 1, L_0000017c43ec3790, L_0000017c43f07190, C4<0>, C4<0>;
L_0000017c43ec4b40 .functor AND 1, L_0000017c43ec3790, L_0000017c43f07190, C4<1>, C4<1>;
v0000017c439f4100_0 .net "S", 0 0, L_0000017c43ec4600;  alias, 1 drivers
v0000017c439f3c00_0 .net "a", 0 0, L_0000017c43ec3790;  alias, 1 drivers
v0000017c439f4880_0 .net "b", 0 0, L_0000017c43f07190;  alias, 1 drivers
v0000017c439f4600_0 .net "c", 0 0, L_0000017c43ec4b40;  alias, 1 drivers
S_0000017c43963750 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324c280 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43ec3b10 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f06830, C4<0>, C4<0>;
v0000017c439f6c20_0 .net *"_ivl_1", 0 0, L_0000017c43f06830;  1 drivers
S_0000017c4395ef70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43963750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec33a0 .functor OR 1, L_0000017c43ec4ad0, L_0000017c43ec3720, C4<0>, C4<0>;
v0000017c439f3340_0 .net "S", 0 0, L_0000017c43ec3fe0;  1 drivers
v0000017c439f50a0_0 .net "a", 0 0, L_0000017c43f07730;  1 drivers
v0000017c439f2da0_0 .net "b", 0 0, L_0000017c43f06a10;  1 drivers
v0000017c439f2940_0 .net "c", 0 0, L_0000017c43ec33a0;  1 drivers
v0000017c439f2a80_0 .net "carry_1", 0 0, L_0000017c43ec4ad0;  1 drivers
v0000017c439f2b20_0 .net "carry_2", 0 0, L_0000017c43ec3720;  1 drivers
v0000017c439f2e40_0 .net "cin", 0 0, L_0000017c43f06ab0;  1 drivers
v0000017c439f2f80_0 .net "sum_1", 0 0, L_0000017c43ec3640;  1 drivers
S_0000017c4395ff10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3640 .functor XOR 1, L_0000017c43f07730, L_0000017c43f06a10, C4<0>, C4<0>;
L_0000017c43ec4ad0 .functor AND 1, L_0000017c43f07730, L_0000017c43f06a10, C4<1>, C4<1>;
v0000017c439f4920_0 .net "S", 0 0, L_0000017c43ec3640;  alias, 1 drivers
v0000017c439f4e20_0 .net "a", 0 0, L_0000017c43f07730;  alias, 1 drivers
v0000017c439f4f60_0 .net "b", 0 0, L_0000017c43f06a10;  alias, 1 drivers
v0000017c439f3d40_0 .net "c", 0 0, L_0000017c43ec4ad0;  alias, 1 drivers
S_0000017c43963a70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3fe0 .functor XOR 1, L_0000017c43ec3640, L_0000017c43f06ab0, C4<0>, C4<0>;
L_0000017c43ec3720 .functor AND 1, L_0000017c43ec3640, L_0000017c43f06ab0, C4<1>, C4<1>;
v0000017c439f5000_0 .net "S", 0 0, L_0000017c43ec3fe0;  alias, 1 drivers
v0000017c439f42e0_0 .net "a", 0 0, L_0000017c43ec3640;  alias, 1 drivers
v0000017c439f46a0_0 .net "b", 0 0, L_0000017c43f06ab0;  alias, 1 drivers
v0000017c439f4420_0 .net "c", 0 0, L_0000017c43ec3720;  alias, 1 drivers
S_0000017c4395fd80 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c4395fbf0;
 .timescale 0 0;
P_0000017c4324b580 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43ec4280 .functor XOR 1, L_0000017c43cf55f8, L_0000017c43f07230, C4<0>, C4<0>;
v0000017c439f6180_0 .net *"_ivl_1", 0 0, L_0000017c43f07230;  1 drivers
S_0000017c4395f8d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec4c20 .functor OR 1, L_0000017c43ec4210, L_0000017c43ec3c60, C4<0>, C4<0>;
v0000017c439f6860_0 .net "S", 0 0, L_0000017c43ec3b80;  1 drivers
v0000017c439f7800_0 .net "a", 0 0, L_0000017c43f06b50;  1 drivers
v0000017c439f7120_0 .net "b", 0 0, L_0000017c43f06e70;  1 drivers
v0000017c439f6220_0 .net "c", 0 0, L_0000017c43ec4c20;  1 drivers
v0000017c439f71c0_0 .net "carry_1", 0 0, L_0000017c43ec4210;  1 drivers
v0000017c439f5a00_0 .net "carry_2", 0 0, L_0000017c43ec3c60;  1 drivers
v0000017c439f5280_0 .net "cin", 0 0, L_0000017c43f06bf0;  1 drivers
v0000017c439f7260_0 .net "sum_1", 0 0, L_0000017c43ec3100;  1 drivers
S_0000017c43961360 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3100 .functor XOR 1, L_0000017c43f06b50, L_0000017c43f06e70, C4<0>, C4<0>;
L_0000017c43ec4210 .functor AND 1, L_0000017c43f06b50, L_0000017c43f06e70, C4<1>, C4<1>;
v0000017c439f5320_0 .net "S", 0 0, L_0000017c43ec3100;  alias, 1 drivers
v0000017c439f67c0_0 .net "a", 0 0, L_0000017c43f06b50;  alias, 1 drivers
v0000017c439f5960_0 .net "b", 0 0, L_0000017c43f06e70;  alias, 1 drivers
v0000017c439f5780_0 .net "c", 0 0, L_0000017c43ec4210;  alias, 1 drivers
S_0000017c4395e160 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3b80 .functor XOR 1, L_0000017c43ec3100, L_0000017c43f06bf0, C4<0>, C4<0>;
L_0000017c43ec3c60 .functor AND 1, L_0000017c43ec3100, L_0000017c43f06bf0, C4<1>, C4<1>;
v0000017c439f62c0_0 .net "S", 0 0, L_0000017c43ec3b80;  alias, 1 drivers
v0000017c439f7760_0 .net "a", 0 0, L_0000017c43ec3100;  alias, 1 drivers
v0000017c439f60e0_0 .net "b", 0 0, L_0000017c43f06bf0;  alias, 1 drivers
v0000017c439f7620_0 .net "c", 0 0, L_0000017c43ec3c60;  alias, 1 drivers
S_0000017c43961fe0 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c2c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf5640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec5a90 .functor BUFZ 1, L_0000017c43cf5640, C4<0>, C4<0>, C4<0>;
v0000017c439fb400_0 .net "S", 8 0, L_0000017c43f08db0;  alias, 1 drivers
v0000017c439fb7c0_0 .net *"_ivl_0", 0 0, L_0000017c43ec3560;  1 drivers
v0000017c439fb860_0 .net *"_ivl_10", 0 0, L_0000017c43ec3250;  1 drivers
v0000017c439fc1c0_0 .net *"_ivl_20", 0 0, L_0000017c43ec4a60;  1 drivers
v0000017c439fd520_0 .net *"_ivl_30", 0 0, L_0000017c43ec3e20;  1 drivers
v0000017c439fcb20_0 .net *"_ivl_40", 0 0, L_0000017c43ec4440;  1 drivers
v0000017c439fdfc0_0 .net *"_ivl_50", 0 0, L_0000017c43ec4670;  1 drivers
v0000017c439fd160_0 .net *"_ivl_60", 0 0, L_0000017c43ec4980;  1 drivers
v0000017c439fcf80_0 .net *"_ivl_70", 0 0, L_0000017c43ec5160;  1 drivers
v0000017c439fd200_0 .net *"_ivl_80", 0 0, L_0000017c43ec5e10;  1 drivers
v0000017c439fcbc0_0 .net *"_ivl_96", 0 0, L_0000017c43ec5a90;  1 drivers
v0000017c439fcc60_0 .net "a", 8 0, L_0000017c43f07870;  alias, 1 drivers
v0000017c439fdd40_0 .net "b", 8 0, o0000017c4399e788;  alias, 0 drivers
v0000017c439fd2a0_0 .net "b1", 8 0, L_0000017c43f0a110;  1 drivers
v0000017c439fcd00_0 .net "c", 0 0, L_0000017c43f092b0;  alias, 1 drivers
v0000017c439fee20_0 .net "cin", 0 0, L_0000017c43cf5640;  1 drivers
v0000017c439fd840_0 .net "co", 9 0, L_0000017c43f0b0b0;  1 drivers
L_0000017c43f07910 .part o0000017c4399e788, 0, 1;
L_0000017c43f06d30 .part L_0000017c43f07870, 0, 1;
L_0000017c43f07e10 .part L_0000017c43f0a110, 0, 1;
L_0000017c43f06dd0 .part L_0000017c43f0b0b0, 0, 1;
L_0000017c43f06fb0 .part o0000017c4399e788, 1, 1;
L_0000017c43f07ff0 .part L_0000017c43f07870, 1, 1;
L_0000017c43f0af70 .part L_0000017c43f0a110, 1, 1;
L_0000017c43f08bd0 .part L_0000017c43f0b0b0, 1, 1;
L_0000017c43f08c70 .part o0000017c4399e788, 2, 1;
L_0000017c43f09b70 .part L_0000017c43f07870, 2, 1;
L_0000017c43f0a750 .part L_0000017c43f0a110, 2, 1;
L_0000017c43f0a2f0 .part L_0000017c43f0b0b0, 2, 1;
L_0000017c43f0a6b0 .part o0000017c4399e788, 3, 1;
L_0000017c43f0a9d0 .part L_0000017c43f07870, 3, 1;
L_0000017c43f09710 .part L_0000017c43f0a110, 3, 1;
L_0000017c43f09670 .part L_0000017c43f0b0b0, 3, 1;
L_0000017c43f0abb0 .part o0000017c4399e788, 4, 1;
L_0000017c43f09e90 .part L_0000017c43f07870, 4, 1;
L_0000017c43f09c10 .part L_0000017c43f0a110, 4, 1;
L_0000017c43f0a930 .part L_0000017c43f0b0b0, 4, 1;
L_0000017c43f09df0 .part o0000017c4399e788, 5, 1;
L_0000017c43f089f0 .part L_0000017c43f07870, 5, 1;
L_0000017c43f09210 .part L_0000017c43f0a110, 5, 1;
L_0000017c43f097b0 .part L_0000017c43f0b0b0, 5, 1;
L_0000017c43f08f90 .part o0000017c4399e788, 6, 1;
L_0000017c43f0ae30 .part L_0000017c43f07870, 6, 1;
L_0000017c43f0acf0 .part L_0000017c43f0a110, 6, 1;
L_0000017c43f0aa70 .part L_0000017c43f0b0b0, 6, 1;
L_0000017c43f09d50 .part o0000017c4399e788, 7, 1;
L_0000017c43f09850 .part L_0000017c43f07870, 7, 1;
L_0000017c43f0ab10 .part L_0000017c43f0a110, 7, 1;
L_0000017c43f0b010 .part L_0000017c43f0b0b0, 7, 1;
LS_0000017c43f0a110_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec3560, L_0000017c43ec3250, L_0000017c43ec4a60, L_0000017c43ec3e20;
LS_0000017c43f0a110_0_4 .concat8 [ 1 1 1 1], L_0000017c43ec4440, L_0000017c43ec4670, L_0000017c43ec4980, L_0000017c43ec5160;
LS_0000017c43f0a110_0_8 .concat8 [ 1 0 0 0], L_0000017c43ec5e10;
L_0000017c43f0a110 .concat8 [ 4 4 1 0], LS_0000017c43f0a110_0_0, LS_0000017c43f0a110_0_4, LS_0000017c43f0a110_0_8;
L_0000017c43f09030 .part o0000017c4399e788, 8, 1;
L_0000017c43f0a7f0 .part L_0000017c43f07870, 8, 1;
L_0000017c43f0a070 .part L_0000017c43f0a110, 8, 1;
L_0000017c43f0ad90 .part L_0000017c43f0b0b0, 8, 1;
LS_0000017c43f08db0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec41a0, L_0000017c43ec48a0, L_0000017c43ec3bf0, L_0000017c43ec3e90;
LS_0000017c43f08db0_0_4 .concat8 [ 1 1 1 1], L_0000017c43ec3410, L_0000017c43ec3480, L_0000017c43ec6350, L_0000017c43ec6740;
LS_0000017c43f08db0_0_8 .concat8 [ 1 0 0 0], L_0000017c43ec5940;
L_0000017c43f08db0 .concat8 [ 4 4 1 0], LS_0000017c43f08db0_0_0, LS_0000017c43f08db0_0_4, LS_0000017c43f08db0_0_8;
LS_0000017c43f0b0b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec5a90, L_0000017c43ec3aa0, L_0000017c43ec3a30, L_0000017c43ec4750;
LS_0000017c43f0b0b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43ec3f00, L_0000017c43ec4910, L_0000017c43ec46e0, L_0000017c43ec6200;
LS_0000017c43f0b0b0_0_8 .concat8 [ 1 1 0 0], L_0000017c43ec56a0, L_0000017c43ec5b70;
L_0000017c43f0b0b0 .concat8 [ 4 4 2 0], LS_0000017c43f0b0b0_0_0, LS_0000017c43f0b0b0_0_4, LS_0000017c43f0b0b0_0_8;
L_0000017c43f092b0 .part L_0000017c43f0b0b0, 9, 1;
S_0000017c4395e480 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324c340 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec3560 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f07910, C4<0>, C4<0>;
v0000017c439f6f40_0 .net *"_ivl_1", 0 0, L_0000017c43f07910;  1 drivers
S_0000017c43962ad0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395e480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec3aa0 .functor OR 1, L_0000017c43ec4360, L_0000017c43ec31e0, C4<0>, C4<0>;
v0000017c439f58c0_0 .net "S", 0 0, L_0000017c43ec41a0;  1 drivers
v0000017c439f6fe0_0 .net "a", 0 0, L_0000017c43f06d30;  1 drivers
v0000017c439f6e00_0 .net "b", 0 0, L_0000017c43f07e10;  1 drivers
v0000017c439f74e0_0 .net "c", 0 0, L_0000017c43ec3aa0;  1 drivers
v0000017c439f5460_0 .net "carry_1", 0 0, L_0000017c43ec4360;  1 drivers
v0000017c439f6900_0 .net "carry_2", 0 0, L_0000017c43ec31e0;  1 drivers
v0000017c439f6ea0_0 .net "cin", 0 0, L_0000017c43f06dd0;  1 drivers
v0000017c439f6720_0 .net "sum_1", 0 0, L_0000017c43ec38e0;  1 drivers
S_0000017c4395f5b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43962ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec38e0 .functor XOR 1, L_0000017c43f06d30, L_0000017c43f07e10, C4<0>, C4<0>;
L_0000017c43ec4360 .functor AND 1, L_0000017c43f06d30, L_0000017c43f07e10, C4<1>, C4<1>;
v0000017c439f5d20_0 .net "S", 0 0, L_0000017c43ec38e0;  alias, 1 drivers
v0000017c439f6400_0 .net "a", 0 0, L_0000017c43f06d30;  alias, 1 drivers
v0000017c439f78a0_0 .net "b", 0 0, L_0000017c43f07e10;  alias, 1 drivers
v0000017c439f64a0_0 .net "c", 0 0, L_0000017c43ec4360;  alias, 1 drivers
S_0000017c4395dfd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43962ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec41a0 .functor XOR 1, L_0000017c43ec38e0, L_0000017c43f06dd0, C4<0>, C4<0>;
L_0000017c43ec31e0 .functor AND 1, L_0000017c43ec38e0, L_0000017c43f06dd0, C4<1>, C4<1>;
v0000017c439f6cc0_0 .net "S", 0 0, L_0000017c43ec41a0;  alias, 1 drivers
v0000017c439f6540_0 .net "a", 0 0, L_0000017c43ec38e0;  alias, 1 drivers
v0000017c439f6680_0 .net "b", 0 0, L_0000017c43f06dd0;  alias, 1 drivers
v0000017c439f5820_0 .net "c", 0 0, L_0000017c43ec31e0;  alias, 1 drivers
S_0000017c4395dcb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324b640 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec3250 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f06fb0, C4<0>, C4<0>;
v0000017c439f8e80_0 .net *"_ivl_1", 0 0, L_0000017c43f06fb0;  1 drivers
S_0000017c43962f80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec3a30 .functor OR 1, L_0000017c43ec3870, L_0000017c43ec39c0, C4<0>, C4<0>;
v0000017c439f5dc0_0 .net "S", 0 0, L_0000017c43ec48a0;  1 drivers
v0000017c439f5e60_0 .net "a", 0 0, L_0000017c43f07ff0;  1 drivers
v0000017c439f5fa0_0 .net "b", 0 0, L_0000017c43f0af70;  1 drivers
v0000017c439f6040_0 .net "c", 0 0, L_0000017c43ec3a30;  1 drivers
v0000017c439f97e0_0 .net "carry_1", 0 0, L_0000017c43ec3870;  1 drivers
v0000017c439f94c0_0 .net "carry_2", 0 0, L_0000017c43ec39c0;  1 drivers
v0000017c439f8de0_0 .net "cin", 0 0, L_0000017c43f08bd0;  1 drivers
v0000017c439f88e0_0 .net "sum_1", 0 0, L_0000017c43ec3950;  1 drivers
S_0000017c439638e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43962f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3950 .functor XOR 1, L_0000017c43f07ff0, L_0000017c43f0af70, C4<0>, C4<0>;
L_0000017c43ec3870 .functor AND 1, L_0000017c43f07ff0, L_0000017c43f0af70, C4<1>, C4<1>;
v0000017c439f55a0_0 .net "S", 0 0, L_0000017c43ec3950;  alias, 1 drivers
v0000017c439f76c0_0 .net "a", 0 0, L_0000017c43f07ff0;  alias, 1 drivers
v0000017c439f69a0_0 .net "b", 0 0, L_0000017c43f0af70;  alias, 1 drivers
v0000017c439f7080_0 .net "c", 0 0, L_0000017c43ec3870;  alias, 1 drivers
S_0000017c43960870 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43962f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec48a0 .functor XOR 1, L_0000017c43ec3950, L_0000017c43f08bd0, C4<0>, C4<0>;
L_0000017c43ec39c0 .functor AND 1, L_0000017c43ec3950, L_0000017c43f08bd0, C4<1>, C4<1>;
v0000017c439f5140_0 .net "S", 0 0, L_0000017c43ec48a0;  alias, 1 drivers
v0000017c439f51e0_0 .net "a", 0 0, L_0000017c43ec3950;  alias, 1 drivers
v0000017c439f53c0_0 .net "b", 0 0, L_0000017c43f08bd0;  alias, 1 drivers
v0000017c439f5be0_0 .net "c", 0 0, L_0000017c43ec39c0;  alias, 1 drivers
S_0000017c43962170 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324b400 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec4a60 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f08c70, C4<0>, C4<0>;
v0000017c439f8980_0 .net *"_ivl_1", 0 0, L_0000017c43f08c70;  1 drivers
S_0000017c4395de40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43962170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec4750 .functor OR 1, L_0000017c43ec43d0, L_0000017c43ec3cd0, C4<0>, C4<0>;
v0000017c439f9ce0_0 .net "S", 0 0, L_0000017c43ec3bf0;  1 drivers
v0000017c439f9560_0 .net "a", 0 0, L_0000017c43f09b70;  1 drivers
v0000017c439f8520_0 .net "b", 0 0, L_0000017c43f0a750;  1 drivers
v0000017c439f7da0_0 .net "c", 0 0, L_0000017c43ec4750;  1 drivers
v0000017c439f8a20_0 .net "carry_1", 0 0, L_0000017c43ec43d0;  1 drivers
v0000017c439f80c0_0 .net "carry_2", 0 0, L_0000017c43ec3cd0;  1 drivers
v0000017c439f9ba0_0 .net "cin", 0 0, L_0000017c43f0a2f0;  1 drivers
v0000017c439f85c0_0 .net "sum_1", 0 0, L_0000017c43ec4590;  1 drivers
S_0000017c4395eac0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec4590 .functor XOR 1, L_0000017c43f09b70, L_0000017c43f0a750, C4<0>, C4<0>;
L_0000017c43ec43d0 .functor AND 1, L_0000017c43f09b70, L_0000017c43f0a750, C4<1>, C4<1>;
v0000017c439f9880_0 .net "S", 0 0, L_0000017c43ec4590;  alias, 1 drivers
v0000017c439f9d80_0 .net "a", 0 0, L_0000017c43f09b70;  alias, 1 drivers
v0000017c439f8020_0 .net "b", 0 0, L_0000017c43f0a750;  alias, 1 drivers
v0000017c439f9740_0 .net "c", 0 0, L_0000017c43ec43d0;  alias, 1 drivers
S_0000017c43960b90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3bf0 .functor XOR 1, L_0000017c43ec4590, L_0000017c43f0a2f0, C4<0>, C4<0>;
L_0000017c43ec3cd0 .functor AND 1, L_0000017c43ec4590, L_0000017c43f0a2f0, C4<1>, C4<1>;
v0000017c439f9920_0 .net "S", 0 0, L_0000017c43ec3bf0;  alias, 1 drivers
v0000017c439f8ac0_0 .net "a", 0 0, L_0000017c43ec4590;  alias, 1 drivers
v0000017c439f8660_0 .net "b", 0 0, L_0000017c43f0a2f0;  alias, 1 drivers
v0000017c439f9ec0_0 .net "c", 0 0, L_0000017c43ec3cd0;  alias, 1 drivers
S_0000017c43963c00 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324b440 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ec3e20 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f0a6b0, C4<0>, C4<0>;
v0000017c439f7bc0_0 .net *"_ivl_1", 0 0, L_0000017c43f0a6b0;  1 drivers
S_0000017c43962620 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43963c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec3f00 .functor OR 1, L_0000017c43ec3170, L_0000017c43ec40c0, C4<0>, C4<0>;
v0000017c439f7d00_0 .net "S", 0 0, L_0000017c43ec3e90;  1 drivers
v0000017c439f9a60_0 .net "a", 0 0, L_0000017c43f0a9d0;  1 drivers
v0000017c439fa0a0_0 .net "b", 0 0, L_0000017c43f09710;  1 drivers
v0000017c439f8160_0 .net "c", 0 0, L_0000017c43ec3f00;  1 drivers
v0000017c439f9c40_0 .net "carry_1", 0 0, L_0000017c43ec3170;  1 drivers
v0000017c439f8700_0 .net "carry_2", 0 0, L_0000017c43ec40c0;  1 drivers
v0000017c439f8480_0 .net "cin", 0 0, L_0000017c43f09670;  1 drivers
v0000017c439f9420_0 .net "sum_1", 0 0, L_0000017c43ec3d40;  1 drivers
S_0000017c43963d90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43962620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3d40 .functor XOR 1, L_0000017c43f0a9d0, L_0000017c43f09710, C4<0>, C4<0>;
L_0000017c43ec3170 .functor AND 1, L_0000017c43f0a9d0, L_0000017c43f09710, C4<1>, C4<1>;
v0000017c439f99c0_0 .net "S", 0 0, L_0000017c43ec3d40;  alias, 1 drivers
v0000017c439f8b60_0 .net "a", 0 0, L_0000017c43f0a9d0;  alias, 1 drivers
v0000017c439f9e20_0 .net "b", 0 0, L_0000017c43f09710;  alias, 1 drivers
v0000017c439f9b00_0 .net "c", 0 0, L_0000017c43ec3170;  alias, 1 drivers
S_0000017c439627b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43962620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3e90 .functor XOR 1, L_0000017c43ec3d40, L_0000017c43f09670, C4<0>, C4<0>;
L_0000017c43ec40c0 .functor AND 1, L_0000017c43ec3d40, L_0000017c43f09670, C4<1>, C4<1>;
v0000017c439f7b20_0 .net "S", 0 0, L_0000017c43ec3e90;  alias, 1 drivers
v0000017c439f8c00_0 .net "a", 0 0, L_0000017c43ec3d40;  alias, 1 drivers
v0000017c439f9060_0 .net "b", 0 0, L_0000017c43f09670;  alias, 1 drivers
v0000017c439f9f60_0 .net "c", 0 0, L_0000017c43ec40c0;  alias, 1 drivers
S_0000017c4395fa60 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324b7c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ec4440 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f0abb0, C4<0>, C4<0>;
v0000017c439f91a0_0 .net *"_ivl_1", 0 0, L_0000017c43f0abb0;  1 drivers
S_0000017c4395e930 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4395fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec4910 .functor OR 1, L_0000017c43ec4050, L_0000017c43ec4130, C4<0>, C4<0>;
v0000017c439f8d40_0 .net "S", 0 0, L_0000017c43ec3410;  1 drivers
v0000017c439f7f80_0 .net "a", 0 0, L_0000017c43f09e90;  1 drivers
v0000017c439f8fc0_0 .net "b", 0 0, L_0000017c43f09c10;  1 drivers
v0000017c439f83e0_0 .net "c", 0 0, L_0000017c43ec4910;  1 drivers
v0000017c439f9100_0 .net "carry_1", 0 0, L_0000017c43ec4050;  1 drivers
v0000017c439f79e0_0 .net "carry_2", 0 0, L_0000017c43ec4130;  1 drivers
v0000017c439f9380_0 .net "cin", 0 0, L_0000017c43f0a930;  1 drivers
v0000017c439f7e40_0 .net "sum_1", 0 0, L_0000017c43ec3330;  1 drivers
S_0000017c439614f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4395e930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3330 .functor XOR 1, L_0000017c43f09e90, L_0000017c43f09c10, C4<0>, C4<0>;
L_0000017c43ec4050 .functor AND 1, L_0000017c43f09e90, L_0000017c43f09c10, C4<1>, C4<1>;
v0000017c439fa000_0 .net "S", 0 0, L_0000017c43ec3330;  alias, 1 drivers
v0000017c439f9600_0 .net "a", 0 0, L_0000017c43f09e90;  alias, 1 drivers
v0000017c439f7940_0 .net "b", 0 0, L_0000017c43f09c10;  alias, 1 drivers
v0000017c439f8340_0 .net "c", 0 0, L_0000017c43ec4050;  alias, 1 drivers
S_0000017c4395f100 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4395e930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3410 .functor XOR 1, L_0000017c43ec3330, L_0000017c43f0a930, C4<0>, C4<0>;
L_0000017c43ec4130 .functor AND 1, L_0000017c43ec3330, L_0000017c43f0a930, C4<1>, C4<1>;
v0000017c439f92e0_0 .net "S", 0 0, L_0000017c43ec3410;  alias, 1 drivers
v0000017c439f8840_0 .net "a", 0 0, L_0000017c43ec3330;  alias, 1 drivers
v0000017c439f8f20_0 .net "b", 0 0, L_0000017c43f0a930;  alias, 1 drivers
v0000017c439f8ca0_0 .net "c", 0 0, L_0000017c43ec4130;  alias, 1 drivers
S_0000017c439611d0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324c840 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43ec4670 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f09df0, C4<0>, C4<0>;
v0000017c439fb720_0 .net *"_ivl_1", 0 0, L_0000017c43f09df0;  1 drivers
S_0000017c439603c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439611d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec46e0 .functor OR 1, L_0000017c43ec47c0, L_0000017c43ec34f0, C4<0>, C4<0>;
v0000017c439fad20_0 .net "S", 0 0, L_0000017c43ec3480;  1 drivers
v0000017c439fc080_0 .net "a", 0 0, L_0000017c43f089f0;  1 drivers
v0000017c439fb180_0 .net "b", 0 0, L_0000017c43f09210;  1 drivers
v0000017c439fb680_0 .net "c", 0 0, L_0000017c43ec46e0;  1 drivers
v0000017c439fbfe0_0 .net "carry_1", 0 0, L_0000017c43ec47c0;  1 drivers
v0000017c439fbcc0_0 .net "carry_2", 0 0, L_0000017c43ec34f0;  1 drivers
v0000017c439fb5e0_0 .net "cin", 0 0, L_0000017c43f097b0;  1 drivers
v0000017c439fb0e0_0 .net "sum_1", 0 0, L_0000017c43ec44b0;  1 drivers
S_0000017c43960a00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439603c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec44b0 .functor XOR 1, L_0000017c43f089f0, L_0000017c43f09210, C4<0>, C4<0>;
L_0000017c43ec47c0 .functor AND 1, L_0000017c43f089f0, L_0000017c43f09210, C4<1>, C4<1>;
v0000017c439f9240_0 .net "S", 0 0, L_0000017c43ec44b0;  alias, 1 drivers
v0000017c439f8200_0 .net "a", 0 0, L_0000017c43f089f0;  alias, 1 drivers
v0000017c439f7c60_0 .net "b", 0 0, L_0000017c43f09210;  alias, 1 drivers
v0000017c439f7ee0_0 .net "c", 0 0, L_0000017c43ec47c0;  alias, 1 drivers
S_0000017c43966630 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439603c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3480 .functor XOR 1, L_0000017c43ec44b0, L_0000017c43f097b0, C4<0>, C4<0>;
L_0000017c43ec34f0 .functor AND 1, L_0000017c43ec44b0, L_0000017c43f097b0, C4<1>, C4<1>;
v0000017c439f82a0_0 .net "S", 0 0, L_0000017c43ec3480;  alias, 1 drivers
v0000017c439f7a80_0 .net "a", 0 0, L_0000017c43ec44b0;  alias, 1 drivers
v0000017c439f87a0_0 .net "b", 0 0, L_0000017c43f097b0;  alias, 1 drivers
v0000017c439f96a0_0 .net "c", 0 0, L_0000017c43ec34f0;  alias, 1 drivers
S_0000017c43967f30 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324c880 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43ec4980 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f08f90, C4<0>, C4<0>;
v0000017c439fba40_0 .net *"_ivl_1", 0 0, L_0000017c43f08f90;  1 drivers
S_0000017c43969510 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43967f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec6200 .functor OR 1, L_0000017c43ec51d0, L_0000017c43ec66d0, C4<0>, C4<0>;
v0000017c439fc300_0 .net "S", 0 0, L_0000017c43ec6350;  1 drivers
v0000017c439fa1e0_0 .net "a", 0 0, L_0000017c43f0ae30;  1 drivers
v0000017c439fc620_0 .net "b", 0 0, L_0000017c43f0acf0;  1 drivers
v0000017c439fbb80_0 .net "c", 0 0, L_0000017c43ec6200;  1 drivers
v0000017c439fc440_0 .net "carry_1", 0 0, L_0000017c43ec51d0;  1 drivers
v0000017c439fbae0_0 .net "carry_2", 0 0, L_0000017c43ec66d0;  1 drivers
v0000017c439fafa0_0 .net "cin", 0 0, L_0000017c43f0aa70;  1 drivers
v0000017c439fab40_0 .net "sum_1", 0 0, L_0000017c43ec64a0;  1 drivers
S_0000017c43964a10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43969510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec64a0 .functor XOR 1, L_0000017c43f0ae30, L_0000017c43f0acf0, C4<0>, C4<0>;
L_0000017c43ec51d0 .functor AND 1, L_0000017c43f0ae30, L_0000017c43f0acf0, C4<1>, C4<1>;
v0000017c439fb540_0 .net "S", 0 0, L_0000017c43ec64a0;  alias, 1 drivers
v0000017c439fc800_0 .net "a", 0 0, L_0000017c43f0ae30;  alias, 1 drivers
v0000017c439fc760_0 .net "b", 0 0, L_0000017c43f0acf0;  alias, 1 drivers
v0000017c439fa500_0 .net "c", 0 0, L_0000017c43ec51d0;  alias, 1 drivers
S_0000017c43965b40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43969510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6350 .functor XOR 1, L_0000017c43ec64a0, L_0000017c43f0aa70, C4<0>, C4<0>;
L_0000017c43ec66d0 .functor AND 1, L_0000017c43ec64a0, L_0000017c43f0aa70, C4<1>, C4<1>;
v0000017c439fb900_0 .net "S", 0 0, L_0000017c43ec6350;  alias, 1 drivers
v0000017c439fa140_0 .net "a", 0 0, L_0000017c43ec64a0;  alias, 1 drivers
v0000017c439fa8c0_0 .net "b", 0 0, L_0000017c43f0aa70;  alias, 1 drivers
v0000017c439fb9a0_0 .net "c", 0 0, L_0000017c43ec66d0;  alias, 1 drivers
S_0000017c43965050 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324d0c0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43ec5160 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f09d50, C4<0>, C4<0>;
v0000017c439fc3a0_0 .net *"_ivl_1", 0 0, L_0000017c43f09d50;  1 drivers
S_0000017c43965cd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43965050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec56a0 .functor OR 1, L_0000017c43ec5240, L_0000017c43ec5710, C4<0>, C4<0>;
v0000017c439fadc0_0 .net "S", 0 0, L_0000017c43ec6740;  1 drivers
v0000017c439fabe0_0 .net "a", 0 0, L_0000017c43f09850;  1 drivers
v0000017c439fc580_0 .net "b", 0 0, L_0000017c43f0ab10;  1 drivers
v0000017c439fbd60_0 .net "c", 0 0, L_0000017c43ec56a0;  1 drivers
v0000017c439fc8a0_0 .net "carry_1", 0 0, L_0000017c43ec5240;  1 drivers
v0000017c439fa960_0 .net "carry_2", 0 0, L_0000017c43ec5710;  1 drivers
v0000017c439fae60_0 .net "cin", 0 0, L_0000017c43f0b010;  1 drivers
v0000017c439fbe00_0 .net "sum_1", 0 0, L_0000017c43ec5d30;  1 drivers
S_0000017c439696a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43965cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec5d30 .functor XOR 1, L_0000017c43f09850, L_0000017c43f0ab10, C4<0>, C4<0>;
L_0000017c43ec5240 .functor AND 1, L_0000017c43f09850, L_0000017c43f0ab10, C4<1>, C4<1>;
v0000017c439fbc20_0 .net "S", 0 0, L_0000017c43ec5d30;  alias, 1 drivers
v0000017c439fa280_0 .net "a", 0 0, L_0000017c43f09850;  alias, 1 drivers
v0000017c439fa320_0 .net "b", 0 0, L_0000017c43f0ab10;  alias, 1 drivers
v0000017c439fc6c0_0 .net "c", 0 0, L_0000017c43ec5240;  alias, 1 drivers
S_0000017c43964ec0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43965cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6740 .functor XOR 1, L_0000017c43ec5d30, L_0000017c43f0b010, C4<0>, C4<0>;
L_0000017c43ec5710 .functor AND 1, L_0000017c43ec5d30, L_0000017c43f0b010, C4<1>, C4<1>;
v0000017c439fb4a0_0 .net "S", 0 0, L_0000017c43ec6740;  alias, 1 drivers
v0000017c439fa820_0 .net "a", 0 0, L_0000017c43ec5d30;  alias, 1 drivers
v0000017c439fc260_0 .net "b", 0 0, L_0000017c43f0b010;  alias, 1 drivers
v0000017c439faaa0_0 .net "c", 0 0, L_0000017c43ec5710;  alias, 1 drivers
S_0000017c43968d40 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43961fe0;
 .timescale 0 0;
P_0000017c4324cc80 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43ec5e10 .functor XOR 1, L_0000017c43cf5640, L_0000017c43f09030, C4<0>, C4<0>;
v0000017c439fa640_0 .net *"_ivl_1", 0 0, L_0000017c43f09030;  1 drivers
S_0000017c439640b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43968d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec5b70 .functor OR 1, L_0000017c43ec62e0, L_0000017c43ec52b0, C4<0>, C4<0>;
v0000017c439fbea0_0 .net "S", 0 0, L_0000017c43ec5940;  1 drivers
v0000017c439faf00_0 .net "a", 0 0, L_0000017c43f0a7f0;  1 drivers
v0000017c439fb040_0 .net "b", 0 0, L_0000017c43f0a070;  1 drivers
v0000017c439fa5a0_0 .net "c", 0 0, L_0000017c43ec5b70;  1 drivers
v0000017c439fb220_0 .net "carry_1", 0 0, L_0000017c43ec62e0;  1 drivers
v0000017c439fa460_0 .net "carry_2", 0 0, L_0000017c43ec52b0;  1 drivers
v0000017c439fb2c0_0 .net "cin", 0 0, L_0000017c43f0ad90;  1 drivers
v0000017c439fb360_0 .net "sum_1", 0 0, L_0000017c43ec6510;  1 drivers
S_0000017c43966ae0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439640b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6510 .functor XOR 1, L_0000017c43f0a7f0, L_0000017c43f0a070, C4<0>, C4<0>;
L_0000017c43ec62e0 .functor AND 1, L_0000017c43f0a7f0, L_0000017c43f0a070, C4<1>, C4<1>;
v0000017c439faa00_0 .net "S", 0 0, L_0000017c43ec6510;  alias, 1 drivers
v0000017c439fc4e0_0 .net "a", 0 0, L_0000017c43f0a7f0;  alias, 1 drivers
v0000017c439fa780_0 .net "b", 0 0, L_0000017c43f0a070;  alias, 1 drivers
v0000017c439fbf40_0 .net "c", 0 0, L_0000017c43ec62e0;  alias, 1 drivers
S_0000017c43965e60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439640b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec5940 .functor XOR 1, L_0000017c43ec6510, L_0000017c43f0ad90, C4<0>, C4<0>;
L_0000017c43ec52b0 .functor AND 1, L_0000017c43ec6510, L_0000017c43f0ad90, C4<1>, C4<1>;
v0000017c439fac80_0 .net "S", 0 0, L_0000017c43ec5940;  alias, 1 drivers
v0000017c439fa6e0_0 .net "a", 0 0, L_0000017c43ec6510;  alias, 1 drivers
v0000017c439fc120_0 .net "b", 0 0, L_0000017c43f0ad90;  alias, 1 drivers
v0000017c439fa3c0_0 .net "c", 0 0, L_0000017c43ec52b0;  alias, 1 drivers
S_0000017c43966c70 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43a0cfc0_0 .net "F1", 4 0, L_0000017c43ef9a90;  1 drivers
v0000017c43a0da60_0 .net "F2", 4 0, L_0000017c43efb110;  1 drivers
o0000017c439a3228 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43a0e0a0_0 .net "F3", 4 0, o0000017c439a3228;  0 drivers
v0000017c43a0c7a0_0 .net "X", 2 0, L_0000017c43ef7470;  alias, 1 drivers
v0000017c43a0df60_0 .net "Xl", 0 0, L_0000017c43ef80f0;  1 drivers
o0000017c439a3648 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a0c8e0_0 .net "Xm", 0 0, o0000017c439a3648;  0 drivers
v0000017c43a0c980_0 .net "Xm1", 0 0, L_0000017c43eb8890;  1 drivers
v0000017c43a0bd00_0 .net "Xms", 2 0, L_0000017c43efba70;  1 drivers
v0000017c43a0cc00_0 .net "Xr", 0 0, L_0000017c43ef93b0;  1 drivers
v0000017c43a0d880_0 .net "Y", 2 0, L_0000017c43ef96d0;  alias, 1 drivers
v0000017c43a0dd80_0 .net "Yl", 0 0, L_0000017c43ef7dd0;  1 drivers
o0000017c439a3678 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a0b940_0 .net "Ym", 0 0, o0000017c439a3678;  0 drivers
v0000017c43a0bda0_0 .net "Ym1", 0 0, L_0000017c43eb72b0;  1 drivers
v0000017c43a0be40_0 .net "Yr", 0 0, L_0000017c43ef8ff0;  1 drivers
v0000017c43a0d240_0 .net "Z", 4 0, L_0000017c43efe1d0;  alias, 1 drivers
v0000017c43a0d060_0 .net "Z1", 2 0, L_0000017c43ef8c30;  1 drivers
v0000017c43a0c480_0 .net "Z2", 2 0, L_0000017c43ef8cd0;  1 drivers
v0000017c43a0d740_0 .net "Z3", 2 0, L_0000017c43ef8d70;  1 drivers
v0000017c43a0d600_0 .net "ZF", 4 0, L_0000017c43efaf30;  1 drivers
v0000017c43a0d100_0 .net "bin", 0 0, L_0000017c43ef9950;  1 drivers
v0000017c43a0d2e0_0 .net "cout1", 0 0, L_0000017c43ef7e70;  1 drivers
v0000017c43a0d420_0 .net "cout2", 0 0, L_0000017c43ef8730;  1 drivers
v0000017c43a0d920_0 .net "cout3", 0 0, L_0000017c43efa7b0;  1 drivers
v0000017c43a0c160_0 .net "cout4", 0 0, L_0000017c43efafd0;  1 drivers
v0000017c43a0d4c0_0 .net "cout5", 0 0, L_0000017c43efde10;  1 drivers
v0000017c43a0dce0_0 .net "sub_ans", 2 0, L_0000017c43efb250;  1 drivers
L_0000017c43ef93b0 .part L_0000017c43ef7470, 1, 1;
L_0000017c43ef80f0 .part L_0000017c43ef7470, 0, 1;
L_0000017c43ef8ff0 .part L_0000017c43ef96d0, 1, 1;
L_0000017c43ef7dd0 .part L_0000017c43ef96d0, 0, 1;
S_0000017c43966e00 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c800 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf46c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb6ec0 .functor BUFZ 1, L_0000017c43cf46c8, C4<0>, C4<0>, C4<0>;
v0000017c439fce40_0 .net "S", 0 0, L_0000017c43eb8890;  alias, 1 drivers
v0000017c439fe420_0 .net *"_ivl_7", 0 0, L_0000017c43eb6ec0;  1 drivers
v0000017c439fd660_0 .net "a", 0 0, L_0000017c43ef93b0;  alias, 1 drivers
v0000017c439fcee0_0 .net "b", 0 0, L_0000017c43ef80f0;  alias, 1 drivers
v0000017c439fda20_0 .net "b1", 0 0, L_0000017c43eb7ef0;  1 drivers
v0000017c439fdca0_0 .net "c", 0 0, L_0000017c43ef7e70;  alias, 1 drivers
v0000017c439fdf20_0 .net "cin", 0 0, L_0000017c43cf46c8;  1 drivers
v0000017c439fe060_0 .net "co", 1 0, L_0000017c43ef8190;  1 drivers
L_0000017c43ef8a50 .part L_0000017c43ef8190, 0, 1;
L_0000017c43ef8190 .concat8 [ 1 1 0 0], L_0000017c43eb6ec0, L_0000017c43eb8350;
L_0000017c43ef7e70 .part L_0000017c43ef8190, 1, 1;
S_0000017c439651e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43966e00;
 .timescale 0 0;
P_0000017c4324d240 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb7ef0 .functor XOR 1, L_0000017c43cf46c8, L_0000017c43ef80f0, C4<0>, C4<0>;
S_0000017c43967440 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439651e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb8350 .functor OR 1, L_0000017c43eb8190, L_0000017c43eb7d30, C4<0>, C4<0>;
v0000017c439fd3e0_0 .net "S", 0 0, L_0000017c43eb8890;  alias, 1 drivers
v0000017c439fe7e0_0 .net "a", 0 0, L_0000017c43ef93b0;  alias, 1 drivers
v0000017c439fe920_0 .net "b", 0 0, L_0000017c43eb7ef0;  alias, 1 drivers
v0000017c439fdac0_0 .net "c", 0 0, L_0000017c43eb8350;  1 drivers
v0000017c439fd0c0_0 .net "carry_1", 0 0, L_0000017c43eb8190;  1 drivers
v0000017c439fe1a0_0 .net "carry_2", 0 0, L_0000017c43eb7d30;  1 drivers
v0000017c439fe9c0_0 .net "cin", 0 0, L_0000017c43ef8a50;  1 drivers
v0000017c439fd480_0 .net "sum_1", 0 0, L_0000017c43eb6e50;  1 drivers
S_0000017c439678f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43967440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb6e50 .functor XOR 1, L_0000017c43ef93b0, L_0000017c43eb7ef0, C4<0>, C4<0>;
L_0000017c43eb8190 .functor AND 1, L_0000017c43ef93b0, L_0000017c43eb7ef0, C4<1>, C4<1>;
v0000017c439fdde0_0 .net "S", 0 0, L_0000017c43eb6e50;  alias, 1 drivers
v0000017c439ff0a0_0 .net "a", 0 0, L_0000017c43ef93b0;  alias, 1 drivers
v0000017c439fd340_0 .net "b", 0 0, L_0000017c43eb7ef0;  alias, 1 drivers
v0000017c439fec40_0 .net "c", 0 0, L_0000017c43eb8190;  alias, 1 drivers
S_0000017c43964ba0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43967440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8890 .functor XOR 1, L_0000017c43eb6e50, L_0000017c43ef8a50, C4<0>, C4<0>;
L_0000017c43eb7d30 .functor AND 1, L_0000017c43eb6e50, L_0000017c43ef8a50, C4<1>, C4<1>;
v0000017c439fde80_0 .net "S", 0 0, L_0000017c43eb8890;  alias, 1 drivers
v0000017c439ff000_0 .net "a", 0 0, L_0000017c43eb6e50;  alias, 1 drivers
v0000017c439fef60_0 .net "b", 0 0, L_0000017c43ef8a50;  alias, 1 drivers
v0000017c439fcda0_0 .net "c", 0 0, L_0000017c43eb7d30;  alias, 1 drivers
S_0000017c43965500 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c600 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf4710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb7940 .functor BUFZ 1, L_0000017c43cf4710, C4<0>, C4<0>, C4<0>;
v0000017c439fdc00_0 .net "S", 0 0, L_0000017c43eb72b0;  alias, 1 drivers
v0000017c439fc9e0_0 .net *"_ivl_7", 0 0, L_0000017c43eb7940;  1 drivers
v0000017c439fe740_0 .net "a", 0 0, L_0000017c43ef8ff0;  alias, 1 drivers
v0000017c439fe380_0 .net "b", 0 0, L_0000017c43ef7dd0;  alias, 1 drivers
v0000017c439fe560_0 .net "b1", 0 0, L_0000017c43eb8430;  1 drivers
v0000017c439fe600_0 .net "c", 0 0, L_0000017c43ef8730;  alias, 1 drivers
v0000017c439fe880_0 .net "cin", 0 0, L_0000017c43cf4710;  1 drivers
v0000017c439fea60_0 .net "co", 1 0, L_0000017c43ef84b0;  1 drivers
L_0000017c43ef8370 .part L_0000017c43ef84b0, 0, 1;
L_0000017c43ef84b0 .concat8 [ 1 1 0 0], L_0000017c43eb7940, L_0000017c43eb8510;
L_0000017c43ef8730 .part L_0000017c43ef84b0, 1, 1;
S_0000017c43969060 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43965500;
 .timescale 0 0;
P_0000017c4324c4c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb8430 .functor XOR 1, L_0000017c43cf4710, L_0000017c43ef7dd0, C4<0>, C4<0>;
S_0000017c439691f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43969060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb8510 .functor OR 1, L_0000017c43eb8740, L_0000017c43eb82e0, C4<0>, C4<0>;
v0000017c439fd020_0 .net "S", 0 0, L_0000017c43eb72b0;  alias, 1 drivers
v0000017c439fe2e0_0 .net "a", 0 0, L_0000017c43ef8ff0;  alias, 1 drivers
v0000017c439fc940_0 .net "b", 0 0, L_0000017c43eb8430;  alias, 1 drivers
v0000017c439fd7a0_0 .net "c", 0 0, L_0000017c43eb8510;  1 drivers
v0000017c439fe4c0_0 .net "carry_1", 0 0, L_0000017c43eb8740;  1 drivers
v0000017c439feba0_0 .net "carry_2", 0 0, L_0000017c43eb82e0;  1 drivers
v0000017c439fd8e0_0 .net "cin", 0 0, L_0000017c43ef8370;  1 drivers
v0000017c439fd980_0 .net "sum_1", 0 0, L_0000017c43eb7240;  1 drivers
S_0000017c439646f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439691f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb7240 .functor XOR 1, L_0000017c43ef8ff0, L_0000017c43eb8430, C4<0>, C4<0>;
L_0000017c43eb8740 .functor AND 1, L_0000017c43ef8ff0, L_0000017c43eb8430, C4<1>, C4<1>;
v0000017c439fece0_0 .net "S", 0 0, L_0000017c43eb7240;  alias, 1 drivers
v0000017c439fe6a0_0 .net "a", 0 0, L_0000017c43ef8ff0;  alias, 1 drivers
v0000017c439fe240_0 .net "b", 0 0, L_0000017c43eb8430;  alias, 1 drivers
v0000017c439fdb60_0 .net "c", 0 0, L_0000017c43eb8740;  alias, 1 drivers
S_0000017c43965ff0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439691f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb72b0 .functor XOR 1, L_0000017c43eb7240, L_0000017c43ef8370, C4<0>, C4<0>;
L_0000017c43eb82e0 .functor AND 1, L_0000017c43eb7240, L_0000017c43ef8370, C4<1>, C4<1>;
v0000017c439fd5c0_0 .net "S", 0 0, L_0000017c43eb72b0;  alias, 1 drivers
v0000017c439fd700_0 .net "a", 0 0, L_0000017c43eb7240;  alias, 1 drivers
v0000017c439feb00_0 .net "b", 0 0, L_0000017c43ef8370;  alias, 1 drivers
v0000017c439fe100_0 .net "c", 0 0, L_0000017c43eb82e0;  alias, 1 drivers
S_0000017c43965690 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d100 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf4908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb7860 .functor BUFZ 1, L_0000017c43cf4908, C4<0>, C4<0>, C4<0>;
v0000017c439ffe60_0 .net "S", 2 0, L_0000017c43efba70;  alias, 1 drivers
v0000017c43a00cc0_0 .net *"_ivl_0", 0 0, L_0000017c43eb6d00;  1 drivers
v0000017c43a00720_0 .net *"_ivl_10", 0 0, L_0000017c43eb6f30;  1 drivers
v0000017c43a00c20_0 .net *"_ivl_20", 0 0, L_0000017c43eb7e80;  1 drivers
v0000017c439ff1e0_0 .net *"_ivl_36", 0 0, L_0000017c43eb7860;  1 drivers
v0000017c439ff280_0 .net "a", 2 0, L_0000017c43ef8c30;  alias, 1 drivers
v0000017c439ffdc0_0 .net "b", 2 0, L_0000017c43ef8cd0;  alias, 1 drivers
v0000017c439ff320_0 .net "b1", 2 0, L_0000017c43efbcf0;  1 drivers
v0000017c439ff3c0_0 .net "c", 0 0, L_0000017c43efa7b0;  alias, 1 drivers
v0000017c43a00040_0 .net "cin", 0 0, L_0000017c43cf4908;  1 drivers
v0000017c439ff6e0_0 .net "co", 3 0, L_0000017c43efb430;  1 drivers
L_0000017c43ef9f90 .part L_0000017c43ef8cd0, 0, 1;
L_0000017c43efad50 .part L_0000017c43ef8c30, 0, 1;
L_0000017c43efb2f0 .part L_0000017c43efbcf0, 0, 1;
L_0000017c43ef9ef0 .part L_0000017c43efb430, 0, 1;
L_0000017c43efbd90 .part L_0000017c43ef8cd0, 1, 1;
L_0000017c43efc0b0 .part L_0000017c43ef8c30, 1, 1;
L_0000017c43efbf70 .part L_0000017c43efbcf0, 1, 1;
L_0000017c43ef9bd0 .part L_0000017c43efb430, 1, 1;
L_0000017c43efbcf0 .concat8 [ 1 1 1 0], L_0000017c43eb6d00, L_0000017c43eb6f30, L_0000017c43eb7e80;
L_0000017c43efa0d0 .part L_0000017c43ef8cd0, 2, 1;
L_0000017c43efa710 .part L_0000017c43ef8c30, 2, 1;
L_0000017c43efacb0 .part L_0000017c43efbcf0, 2, 1;
L_0000017c43efb070 .part L_0000017c43efb430, 2, 1;
L_0000017c43efba70 .concat8 [ 1 1 1 0], L_0000017c43eb8200, L_0000017c43eb85f0, L_0000017c43eb77f0;
L_0000017c43efb430 .concat8 [ 1 1 1 1], L_0000017c43eb7860, L_0000017c43eb80b0, L_0000017c43eb74e0, L_0000017c43eb6fa0;
L_0000017c43efa7b0 .part L_0000017c43efb430, 3, 1;
S_0000017c43969ce0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43965690;
 .timescale 0 0;
P_0000017c4324c540 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb6d00 .functor XOR 1, L_0000017c43cf4908, L_0000017c43ef9f90, C4<0>, C4<0>;
v0000017c439ffb40_0 .net *"_ivl_1", 0 0, L_0000017c43ef9f90;  1 drivers
S_0000017c439680c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43969ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb80b0 .functor OR 1, L_0000017c43eb8040, L_0000017c43eb86d0, C4<0>, C4<0>;
v0000017c43a01300_0 .net "S", 0 0, L_0000017c43eb8200;  1 drivers
v0000017c43a00900_0 .net "a", 0 0, L_0000017c43efad50;  1 drivers
v0000017c43a00d60_0 .net "b", 0 0, L_0000017c43efb2f0;  1 drivers
v0000017c43a00a40_0 .net "c", 0 0, L_0000017c43eb80b0;  1 drivers
v0000017c43a00220_0 .net "carry_1", 0 0, L_0000017c43eb8040;  1 drivers
v0000017c43a00860_0 .net "carry_2", 0 0, L_0000017c43eb86d0;  1 drivers
v0000017c439ffaa0_0 .net "cin", 0 0, L_0000017c43ef9ef0;  1 drivers
v0000017c439ff8c0_0 .net "sum_1", 0 0, L_0000017c43eb71d0;  1 drivers
S_0000017c43966180 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439680c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb71d0 .functor XOR 1, L_0000017c43efad50, L_0000017c43efb2f0, C4<0>, C4<0>;
L_0000017c43eb8040 .functor AND 1, L_0000017c43efad50, L_0000017c43efb2f0, C4<1>, C4<1>;
v0000017c439fed80_0 .net "S", 0 0, L_0000017c43eb71d0;  alias, 1 drivers
v0000017c439feec0_0 .net "a", 0 0, L_0000017c43efad50;  alias, 1 drivers
v0000017c439fca80_0 .net "b", 0 0, L_0000017c43efb2f0;  alias, 1 drivers
v0000017c43a01260_0 .net "c", 0 0, L_0000017c43eb8040;  alias, 1 drivers
S_0000017c43968ed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439680c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8200 .functor XOR 1, L_0000017c43eb71d0, L_0000017c43ef9ef0, C4<0>, C4<0>;
L_0000017c43eb86d0 .functor AND 1, L_0000017c43eb71d0, L_0000017c43ef9ef0, C4<1>, C4<1>;
v0000017c439ff780_0 .net "S", 0 0, L_0000017c43eb8200;  alias, 1 drivers
v0000017c43a00f40_0 .net "a", 0 0, L_0000017c43eb71d0;  alias, 1 drivers
v0000017c43a00180_0 .net "b", 0 0, L_0000017c43ef9ef0;  alias, 1 drivers
v0000017c43a01620_0 .net "c", 0 0, L_0000017c43eb86d0;  alias, 1 drivers
S_0000017c4396a320 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43965690;
 .timescale 0 0;
P_0000017c4324d280 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb6f30 .functor XOR 1, L_0000017c43cf4908, L_0000017c43efbd90, C4<0>, C4<0>;
v0000017c43a00b80_0 .net *"_ivl_1", 0 0, L_0000017c43efbd90;  1 drivers
S_0000017c43966310 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb74e0 .functor OR 1, L_0000017c43eb7390, L_0000017c43eb7400, C4<0>, C4<0>;
v0000017c43a00e00_0 .net "S", 0 0, L_0000017c43eb85f0;  1 drivers
v0000017c43a00ae0_0 .net "a", 0 0, L_0000017c43efc0b0;  1 drivers
v0000017c43a00360_0 .net "b", 0 0, L_0000017c43efbf70;  1 drivers
v0000017c43a00ea0_0 .net "c", 0 0, L_0000017c43eb74e0;  1 drivers
v0000017c43a01580_0 .net "carry_1", 0 0, L_0000017c43eb7390;  1 drivers
v0000017c43a01080_0 .net "carry_2", 0 0, L_0000017c43eb7400;  1 drivers
v0000017c439ff500_0 .net "cin", 0 0, L_0000017c43ef9bd0;  1 drivers
v0000017c439ff5a0_0 .net "sum_1", 0 0, L_0000017c43eb7550;  1 drivers
S_0000017c43967a80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43966310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb7550 .functor XOR 1, L_0000017c43efc0b0, L_0000017c43efbf70, C4<0>, C4<0>;
L_0000017c43eb7390 .functor AND 1, L_0000017c43efc0b0, L_0000017c43efbf70, C4<1>, C4<1>;
v0000017c439ff820_0 .net "S", 0 0, L_0000017c43eb7550;  alias, 1 drivers
v0000017c43a013a0_0 .net "a", 0 0, L_0000017c43efc0b0;  alias, 1 drivers
v0000017c43a01120_0 .net "b", 0 0, L_0000017c43efbf70;  alias, 1 drivers
v0000017c439ff960_0 .net "c", 0 0, L_0000017c43eb7390;  alias, 1 drivers
S_0000017c43969380 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43966310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb85f0 .functor XOR 1, L_0000017c43eb7550, L_0000017c43ef9bd0, C4<0>, C4<0>;
L_0000017c43eb7400 .functor AND 1, L_0000017c43eb7550, L_0000017c43ef9bd0, C4<1>, C4<1>;
v0000017c43a002c0_0 .net "S", 0 0, L_0000017c43eb85f0;  alias, 1 drivers
v0000017c43a016c0_0 .net "a", 0 0, L_0000017c43eb7550;  alias, 1 drivers
v0000017c43a01440_0 .net "b", 0 0, L_0000017c43ef9bd0;  alias, 1 drivers
v0000017c439ffa00_0 .net "c", 0 0, L_0000017c43eb7400;  alias, 1 drivers
S_0000017c43965820 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43965690;
 .timescale 0 0;
P_0000017c4324c8c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb7e80 .functor XOR 1, L_0000017c43cf4908, L_0000017c43efa0d0, C4<0>, C4<0>;
v0000017c43a00680_0 .net *"_ivl_1", 0 0, L_0000017c43efa0d0;  1 drivers
S_0000017c439664a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43965820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb6fa0 .functor OR 1, L_0000017c43eb7a20, L_0000017c43eb87b0, C4<0>, C4<0>;
v0000017c43a000e0_0 .net "S", 0 0, L_0000017c43eb77f0;  1 drivers
v0000017c43a01760_0 .net "a", 0 0, L_0000017c43efa710;  1 drivers
v0000017c43a014e0_0 .net "b", 0 0, L_0000017c43efacb0;  1 drivers
v0000017c43a011c0_0 .net "c", 0 0, L_0000017c43eb6fa0;  1 drivers
v0000017c43a00400_0 .net "carry_1", 0 0, L_0000017c43eb7a20;  1 drivers
v0000017c43a018a0_0 .net "carry_2", 0 0, L_0000017c43eb87b0;  1 drivers
v0000017c439ff140_0 .net "cin", 0 0, L_0000017c43efb070;  1 drivers
v0000017c43a005e0_0 .net "sum_1", 0 0, L_0000017c43eb8660;  1 drivers
S_0000017c43965370 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439664a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8660 .functor XOR 1, L_0000017c43efa710, L_0000017c43efacb0, C4<0>, C4<0>;
L_0000017c43eb7a20 .functor AND 1, L_0000017c43efa710, L_0000017c43efacb0, C4<1>, C4<1>;
v0000017c439ffc80_0 .net "S", 0 0, L_0000017c43eb8660;  alias, 1 drivers
v0000017c43a004a0_0 .net "a", 0 0, L_0000017c43efa710;  alias, 1 drivers
v0000017c439ffd20_0 .net "b", 0 0, L_0000017c43efacb0;  alias, 1 drivers
v0000017c43a00540_0 .net "c", 0 0, L_0000017c43eb7a20;  alias, 1 drivers
S_0000017c439659b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439664a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb77f0 .functor XOR 1, L_0000017c43eb8660, L_0000017c43efb070, C4<0>, C4<0>;
L_0000017c43eb87b0 .functor AND 1, L_0000017c43eb8660, L_0000017c43efb070, C4<1>, C4<1>;
v0000017c43a00fe0_0 .net "S", 0 0, L_0000017c43eb77f0;  alias, 1 drivers
v0000017c43a01800_0 .net "a", 0 0, L_0000017c43eb8660;  alias, 1 drivers
v0000017c439ffbe0_0 .net "b", 0 0, L_0000017c43efb070;  alias, 1 drivers
v0000017c43a009a0_0 .net "c", 0 0, L_0000017c43eb87b0;  alias, 1 drivers
S_0000017c43969e70 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c640 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf4ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb8ac0 .functor BUFZ 1, L_0000017c43cf4ab8, C4<0>, C4<0>, C4<0>;
v0000017c43a055e0_0 .net "S", 4 0, L_0000017c43efaf30;  alias, 1 drivers
v0000017c43a05a40_0 .net *"_ivl_0", 0 0, L_0000017c43eb7cc0;  1 drivers
v0000017c43a06300_0 .net *"_ivl_10", 0 0, L_0000017c43eb9770;  1 drivers
v0000017c43a04d20_0 .net *"_ivl_20", 0 0, L_0000017c43eb8eb0;  1 drivers
v0000017c43a06080_0 .net *"_ivl_30", 0 0, L_0000017c43eb8a50;  1 drivers
v0000017c43a04be0_0 .net *"_ivl_40", 0 0, L_0000017c43eb9cb0;  1 drivers
v0000017c43a04e60_0 .net *"_ivl_56", 0 0, L_0000017c43eb8ac0;  1 drivers
v0000017c43a063a0_0 .net "a", 4 0, L_0000017c43ef9a90;  alias, 1 drivers
v0000017c43a05680_0 .net "b", 4 0, L_0000017c43efb110;  alias, 1 drivers
v0000017c43a04fa0_0 .net "b1", 4 0, L_0000017c43ef9d10;  1 drivers
v0000017c43a043c0_0 .net "c", 0 0, L_0000017c43efafd0;  alias, 1 drivers
v0000017c43a064e0_0 .net "cin", 0 0, L_0000017c43cf4ab8;  1 drivers
v0000017c43a05360_0 .net "co", 5 0, L_0000017c43efb570;  1 drivers
L_0000017c43efb7f0 .part L_0000017c43efb110, 0, 1;
L_0000017c43efb6b0 .part L_0000017c43ef9a90, 0, 1;
L_0000017c43ef9c70 .part L_0000017c43ef9d10, 0, 1;
L_0000017c43efbb10 .part L_0000017c43efb570, 0, 1;
L_0000017c43ef9b30 .part L_0000017c43efb110, 1, 1;
L_0000017c43efa3f0 .part L_0000017c43ef9a90, 1, 1;
L_0000017c43efa490 .part L_0000017c43ef9d10, 1, 1;
L_0000017c43efb1b0 .part L_0000017c43efb570, 1, 1;
L_0000017c43efa5d0 .part L_0000017c43efb110, 2, 1;
L_0000017c43efbbb0 .part L_0000017c43ef9a90, 2, 1;
L_0000017c43ef9e50 .part L_0000017c43ef9d10, 2, 1;
L_0000017c43efa850 .part L_0000017c43efb570, 2, 1;
L_0000017c43efb390 .part L_0000017c43efb110, 3, 1;
L_0000017c43efa670 .part L_0000017c43ef9a90, 3, 1;
L_0000017c43efbc50 .part L_0000017c43ef9d10, 3, 1;
L_0000017c43efbed0 .part L_0000017c43efb570, 3, 1;
LS_0000017c43ef9d10_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb7cc0, L_0000017c43eb9770, L_0000017c43eb8eb0, L_0000017c43eb8a50;
LS_0000017c43ef9d10_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb9cb0;
L_0000017c43ef9d10 .concat8 [ 4 1 0 0], LS_0000017c43ef9d10_0_0, LS_0000017c43ef9d10_0_4;
L_0000017c43efaa30 .part L_0000017c43efb110, 4, 1;
L_0000017c43efab70 .part L_0000017c43ef9a90, 4, 1;
L_0000017c43efb4d0 .part L_0000017c43ef9d10, 4, 1;
L_0000017c43efae90 .part L_0000017c43efb570, 4, 1;
LS_0000017c43efaf30_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb9af0, L_0000017c43eb9e00, L_0000017c43eb8f20, L_0000017c43eb98c0;
LS_0000017c43efaf30_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb9bd0;
L_0000017c43efaf30 .concat8 [ 4 1 0 0], LS_0000017c43efaf30_0_0, LS_0000017c43efaf30_0_4;
LS_0000017c43efb570_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb8ac0, L_0000017c43eb8d60, L_0000017c43eba340, L_0000017c43eb9e70;
LS_0000017c43efb570_0_4 .concat8 [ 1 1 0 0], L_0000017c43eb8dd0, L_0000017c43eb99a0;
L_0000017c43efb570 .concat8 [ 4 2 0 0], LS_0000017c43efb570_0_0, LS_0000017c43efb570_0_4;
L_0000017c43efafd0 .part L_0000017c43efb570, 5, 1;
S_0000017c43967760 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43969e70;
 .timescale 0 0;
P_0000017c4324cb00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb7cc0 .functor XOR 1, L_0000017c43cf4ab8, L_0000017c43efb7f0, C4<0>, C4<0>;
v0000017c43a02d40_0 .net *"_ivl_1", 0 0, L_0000017c43efb7f0;  1 drivers
S_0000017c43967c10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43967760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb8d60 .functor OR 1, L_0000017c43eb89e0, L_0000017c43eb9700, C4<0>, C4<0>;
v0000017c43a02fc0_0 .net "S", 0 0, L_0000017c43eb9af0;  1 drivers
v0000017c43a03240_0 .net "a", 0 0, L_0000017c43efb6b0;  1 drivers
v0000017c43a02b60_0 .net "b", 0 0, L_0000017c43ef9c70;  1 drivers
v0000017c43a032e0_0 .net "c", 0 0, L_0000017c43eb8d60;  1 drivers
v0000017c43a02200_0 .net "carry_1", 0 0, L_0000017c43eb89e0;  1 drivers
v0000017c43a03c40_0 .net "carry_2", 0 0, L_0000017c43eb9700;  1 drivers
v0000017c43a03b00_0 .net "cin", 0 0, L_0000017c43efbb10;  1 drivers
v0000017c43a028e0_0 .net "sum_1", 0 0, L_0000017c43eb7fd0;  1 drivers
S_0000017c439675d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43967c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb7fd0 .functor XOR 1, L_0000017c43efb6b0, L_0000017c43ef9c70, C4<0>, C4<0>;
L_0000017c43eb89e0 .functor AND 1, L_0000017c43efb6b0, L_0000017c43ef9c70, C4<1>, C4<1>;
v0000017c439ff460_0 .net "S", 0 0, L_0000017c43eb7fd0;  alias, 1 drivers
v0000017c439fff00_0 .net "a", 0 0, L_0000017c43efb6b0;  alias, 1 drivers
v0000017c439ff640_0 .net "b", 0 0, L_0000017c43ef9c70;  alias, 1 drivers
v0000017c439fffa0_0 .net "c", 0 0, L_0000017c43eb89e0;  alias, 1 drivers
S_0000017c43964d30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43967c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9af0 .functor XOR 1, L_0000017c43eb7fd0, L_0000017c43efbb10, C4<0>, C4<0>;
L_0000017c43eb9700 .functor AND 1, L_0000017c43eb7fd0, L_0000017c43efbb10, C4<1>, C4<1>;
v0000017c43a007c0_0 .net "S", 0 0, L_0000017c43eb9af0;  alias, 1 drivers
v0000017c43a02340_0 .net "a", 0 0, L_0000017c43eb7fd0;  alias, 1 drivers
v0000017c43a037e0_0 .net "b", 0 0, L_0000017c43efbb10;  alias, 1 drivers
v0000017c43a034c0_0 .net "c", 0 0, L_0000017c43eb9700;  alias, 1 drivers
S_0000017c43969b50 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43969e70;
 .timescale 0 0;
P_0000017c4324c500 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb9770 .functor XOR 1, L_0000017c43cf4ab8, L_0000017c43ef9b30, C4<0>, C4<0>;
v0000017c43a03740_0 .net *"_ivl_1", 0 0, L_0000017c43ef9b30;  1 drivers
S_0000017c43969830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43969b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eba340 .functor OR 1, L_0000017c43eb8cf0, L_0000017c43eb8e40, C4<0>, C4<0>;
v0000017c43a02980_0 .net "S", 0 0, L_0000017c43eb9e00;  1 drivers
v0000017c43a03060_0 .net "a", 0 0, L_0000017c43efa3f0;  1 drivers
v0000017c43a03f60_0 .net "b", 0 0, L_0000017c43efa490;  1 drivers
v0000017c43a039c0_0 .net "c", 0 0, L_0000017c43eba340;  1 drivers
v0000017c43a03a60_0 .net "carry_1", 0 0, L_0000017c43eb8cf0;  1 drivers
v0000017c43a03ba0_0 .net "carry_2", 0 0, L_0000017c43eb8e40;  1 drivers
v0000017c43a03100_0 .net "cin", 0 0, L_0000017c43efb1b0;  1 drivers
v0000017c43a03880_0 .net "sum_1", 0 0, L_0000017c43eb9fc0;  1 drivers
S_0000017c43966f90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43969830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9fc0 .functor XOR 1, L_0000017c43efa3f0, L_0000017c43efa490, C4<0>, C4<0>;
L_0000017c43eb8cf0 .functor AND 1, L_0000017c43efa3f0, L_0000017c43efa490, C4<1>, C4<1>;
v0000017c43a03920_0 .net "S", 0 0, L_0000017c43eb9fc0;  alias, 1 drivers
v0000017c43a02ac0_0 .net "a", 0 0, L_0000017c43efa3f0;  alias, 1 drivers
v0000017c43a02660_0 .net "b", 0 0, L_0000017c43efa490;  alias, 1 drivers
v0000017c43a03ec0_0 .net "c", 0 0, L_0000017c43eb8cf0;  alias, 1 drivers
S_0000017c439699c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43969830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9e00 .functor XOR 1, L_0000017c43eb9fc0, L_0000017c43efb1b0, C4<0>, C4<0>;
L_0000017c43eb8e40 .functor AND 1, L_0000017c43eb9fc0, L_0000017c43efb1b0, C4<1>, C4<1>;
v0000017c43a03e20_0 .net "S", 0 0, L_0000017c43eb9e00;  alias, 1 drivers
v0000017c43a03380_0 .net "a", 0 0, L_0000017c43eb9fc0;  alias, 1 drivers
v0000017c43a02a20_0 .net "b", 0 0, L_0000017c43efb1b0;  alias, 1 drivers
v0000017c43a02020_0 .net "c", 0 0, L_0000017c43eb8e40;  alias, 1 drivers
S_0000017c4396a000 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43969e70;
 .timescale 0 0;
P_0000017c4324d2c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb8eb0 .functor XOR 1, L_0000017c43cf4ab8, L_0000017c43efa5d0, C4<0>, C4<0>;
v0000017c43a03ce0_0 .net *"_ivl_1", 0 0, L_0000017c43efa5d0;  1 drivers
S_0000017c439667c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb9e70 .functor OR 1, L_0000017c43eb9540, L_0000017c43eb9850, C4<0>, C4<0>;
v0000017c43a02700_0 .net "S", 0 0, L_0000017c43eb8f20;  1 drivers
v0000017c43a023e0_0 .net "a", 0 0, L_0000017c43efbbb0;  1 drivers
v0000017c43a01ee0_0 .net "b", 0 0, L_0000017c43ef9e50;  1 drivers
v0000017c43a03560_0 .net "c", 0 0, L_0000017c43eb9e70;  1 drivers
v0000017c43a02ca0_0 .net "carry_1", 0 0, L_0000017c43eb9540;  1 drivers
v0000017c43a025c0_0 .net "carry_2", 0 0, L_0000017c43eb9850;  1 drivers
v0000017c43a01940_0 .net "cin", 0 0, L_0000017c43efa850;  1 drivers
v0000017c43a01b20_0 .net "sum_1", 0 0, L_0000017c43eb97e0;  1 drivers
S_0000017c4396a190 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439667c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb97e0 .functor XOR 1, L_0000017c43efbbb0, L_0000017c43ef9e50, C4<0>, C4<0>;
L_0000017c43eb9540 .functor AND 1, L_0000017c43efbbb0, L_0000017c43ef9e50, C4<1>, C4<1>;
v0000017c43a03420_0 .net "S", 0 0, L_0000017c43eb97e0;  alias, 1 drivers
v0000017c43a02c00_0 .net "a", 0 0, L_0000017c43efbbb0;  alias, 1 drivers
v0000017c43a03600_0 .net "b", 0 0, L_0000017c43ef9e50;  alias, 1 drivers
v0000017c43a020c0_0 .net "c", 0 0, L_0000017c43eb9540;  alias, 1 drivers
S_0000017c43967da0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439667c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8f20 .functor XOR 1, L_0000017c43eb97e0, L_0000017c43efa850, C4<0>, C4<0>;
L_0000017c43eb9850 .functor AND 1, L_0000017c43eb97e0, L_0000017c43efa850, C4<1>, C4<1>;
v0000017c43a040a0_0 .net "S", 0 0, L_0000017c43eb8f20;  alias, 1 drivers
v0000017c43a02160_0 .net "a", 0 0, L_0000017c43eb97e0;  alias, 1 drivers
v0000017c43a022a0_0 .net "b", 0 0, L_0000017c43efa850;  alias, 1 drivers
v0000017c43a02520_0 .net "c", 0 0, L_0000017c43eb9850;  alias, 1 drivers
S_0000017c43966950 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43969e70;
 .timescale 0 0;
P_0000017c4324d040 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eb8a50 .functor XOR 1, L_0000017c43cf4ab8, L_0000017c43efb390, C4<0>, C4<0>;
v0000017c43a027a0_0 .net *"_ivl_1", 0 0, L_0000017c43efb390;  1 drivers
S_0000017c43964880 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43966950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb8dd0 .functor OR 1, L_0000017c43eb9230, L_0000017c43eb9f50, C4<0>, C4<0>;
v0000017c43a01f80_0 .net "S", 0 0, L_0000017c43eb98c0;  1 drivers
v0000017c43a019e0_0 .net "a", 0 0, L_0000017c43efa670;  1 drivers
v0000017c43a01a80_0 .net "b", 0 0, L_0000017c43efbc50;  1 drivers
v0000017c43a01bc0_0 .net "c", 0 0, L_0000017c43eb8dd0;  1 drivers
v0000017c43a01c60_0 .net "carry_1", 0 0, L_0000017c43eb9230;  1 drivers
v0000017c43a01d00_0 .net "carry_2", 0 0, L_0000017c43eb9f50;  1 drivers
v0000017c43a01da0_0 .net "cin", 0 0, L_0000017c43efbed0;  1 drivers
v0000017c43a02480_0 .net "sum_1", 0 0, L_0000017c43eb8970;  1 drivers
S_0000017c43964240 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43964880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8970 .functor XOR 1, L_0000017c43efa670, L_0000017c43efbc50, C4<0>, C4<0>;
L_0000017c43eb9230 .functor AND 1, L_0000017c43efa670, L_0000017c43efbc50, C4<1>, C4<1>;
v0000017c43a036a0_0 .net "S", 0 0, L_0000017c43eb8970;  alias, 1 drivers
v0000017c43a02840_0 .net "a", 0 0, L_0000017c43efa670;  alias, 1 drivers
v0000017c43a02de0_0 .net "b", 0 0, L_0000017c43efbc50;  alias, 1 drivers
v0000017c43a02e80_0 .net "c", 0 0, L_0000017c43eb9230;  alias, 1 drivers
S_0000017c43967120 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43964880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb98c0 .functor XOR 1, L_0000017c43eb8970, L_0000017c43efbed0, C4<0>, C4<0>;
L_0000017c43eb9f50 .functor AND 1, L_0000017c43eb8970, L_0000017c43efbed0, C4<1>, C4<1>;
v0000017c43a03d80_0 .net "S", 0 0, L_0000017c43eb98c0;  alias, 1 drivers
v0000017c43a02f20_0 .net "a", 0 0, L_0000017c43eb8970;  alias, 1 drivers
v0000017c43a031a0_0 .net "b", 0 0, L_0000017c43efbed0;  alias, 1 drivers
v0000017c43a04000_0 .net "c", 0 0, L_0000017c43eb9f50;  alias, 1 drivers
S_0000017c43968250 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43969e70;
 .timescale 0 0;
P_0000017c4324c680 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eb9cb0 .functor XOR 1, L_0000017c43cf4ab8, L_0000017c43efaa30, C4<0>, C4<0>;
v0000017c43a04aa0_0 .net *"_ivl_1", 0 0, L_0000017c43efaa30;  1 drivers
S_0000017c439672b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43968250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb99a0 .functor OR 1, L_0000017c43eb9b60, L_0000017c43eb9150, C4<0>, C4<0>;
v0000017c43a05b80_0 .net "S", 0 0, L_0000017c43eb9bd0;  1 drivers
v0000017c43a05fe0_0 .net "a", 0 0, L_0000017c43efab70;  1 drivers
v0000017c43a05e00_0 .net "b", 0 0, L_0000017c43efb4d0;  1 drivers
v0000017c43a06800_0 .net "c", 0 0, L_0000017c43eb99a0;  1 drivers
v0000017c43a04320_0 .net "carry_1", 0 0, L_0000017c43eb9b60;  1 drivers
v0000017c43a04460_0 .net "carry_2", 0 0, L_0000017c43eb9150;  1 drivers
v0000017c43a052c0_0 .net "cin", 0 0, L_0000017c43efae90;  1 drivers
v0000017c43a06260_0 .net "sum_1", 0 0, L_0000017c43eb9000;  1 drivers
S_0000017c439643d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439672b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9000 .functor XOR 1, L_0000017c43efab70, L_0000017c43efb4d0, C4<0>, C4<0>;
L_0000017c43eb9b60 .functor AND 1, L_0000017c43efab70, L_0000017c43efb4d0, C4<1>, C4<1>;
v0000017c43a01e40_0 .net "S", 0 0, L_0000017c43eb9000;  alias, 1 drivers
v0000017c43a061c0_0 .net "a", 0 0, L_0000017c43efab70;  alias, 1 drivers
v0000017c43a04f00_0 .net "b", 0 0, L_0000017c43efb4d0;  alias, 1 drivers
v0000017c43a06440_0 .net "c", 0 0, L_0000017c43eb9b60;  alias, 1 drivers
S_0000017c43968bb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439672b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9bd0 .functor XOR 1, L_0000017c43eb9000, L_0000017c43efae90, C4<0>, C4<0>;
L_0000017c43eb9150 .functor AND 1, L_0000017c43eb9000, L_0000017c43efae90, C4<1>, C4<1>;
v0000017c43a05220_0 .net "S", 0 0, L_0000017c43eb9bd0;  alias, 1 drivers
v0000017c43a05860_0 .net "a", 0 0, L_0000017c43eb9000;  alias, 1 drivers
v0000017c43a05720_0 .net "b", 0 0, L_0000017c43efae90;  alias, 1 drivers
v0000017c43a068a0_0 .net "c", 0 0, L_0000017c43eb9150;  alias, 1 drivers
S_0000017c43964560 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c9c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf4b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43eba110 .functor BUFZ 1, L_0000017c43cf4b00, C4<0>, C4<0>, C4<0>;
v0000017c43a08420_0 .net "S", 4 0, L_0000017c43efe1d0;  alias, 1 drivers
v0000017c43a08380_0 .net *"_ivl_0", 0 0, L_0000017c43eb95b0;  1 drivers
v0000017c43a06bc0_0 .net *"_ivl_10", 0 0, L_0000017c43eb9070;  1 drivers
v0000017c43a08560_0 .net *"_ivl_20", 0 0, L_0000017c43eba490;  1 drivers
v0000017c43a086a0_0 .net *"_ivl_30", 0 0, L_0000017c43eb9380;  1 drivers
v0000017c43a087e0_0 .net *"_ivl_40", 0 0, L_0000017c43eb9930;  1 drivers
v0000017c43a06b20_0 .net *"_ivl_56", 0 0, L_0000017c43eba110;  1 drivers
v0000017c43a09000_0 .net "a", 4 0, L_0000017c43efaf30;  alias, 1 drivers
v0000017c43a06940_0 .net "b", 4 0, o0000017c439a3228;  alias, 0 drivers
v0000017c43a06a80_0 .net "b1", 4 0, L_0000017c43efc3d0;  1 drivers
v0000017c43a06c60_0 .net "c", 0 0, L_0000017c43efde10;  alias, 1 drivers
v0000017c43a06d00_0 .net "cin", 0 0, L_0000017c43cf4b00;  1 drivers
v0000017c43a06da0_0 .net "co", 5 0, L_0000017c43efc8d0;  1 drivers
L_0000017c43efb610 .part o0000017c439a3228, 0, 1;
L_0000017c43efb750 .part L_0000017c43efaf30, 0, 1;
L_0000017c43efc6f0 .part L_0000017c43efc3d0, 0, 1;
L_0000017c43efc290 .part L_0000017c43efc8d0, 0, 1;
L_0000017c43efd190 .part o0000017c439a3228, 1, 1;
L_0000017c43efd410 .part L_0000017c43efaf30, 1, 1;
L_0000017c43efd5f0 .part L_0000017c43efc3d0, 1, 1;
L_0000017c43efcdd0 .part L_0000017c43efc8d0, 1, 1;
L_0000017c43efe4f0 .part o0000017c439a3228, 2, 1;
L_0000017c43efe630 .part L_0000017c43efaf30, 2, 1;
L_0000017c43efe310 .part L_0000017c43efc3d0, 2, 1;
L_0000017c43efc970 .part L_0000017c43efc8d0, 2, 1;
L_0000017c43efd690 .part o0000017c439a3228, 3, 1;
L_0000017c43efe270 .part L_0000017c43efaf30, 3, 1;
L_0000017c43efc790 .part L_0000017c43efc3d0, 3, 1;
L_0000017c43efdeb0 .part L_0000017c43efc8d0, 3, 1;
LS_0000017c43efc3d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eb95b0, L_0000017c43eb9070, L_0000017c43eba490, L_0000017c43eb9380;
LS_0000017c43efc3d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb9930;
L_0000017c43efc3d0 .concat8 [ 4 1 0 0], LS_0000017c43efc3d0_0_0, LS_0000017c43efc3d0_0_4;
L_0000017c43efd050 .part o0000017c439a3228, 4, 1;
L_0000017c43efd230 .part L_0000017c43efaf30, 4, 1;
L_0000017c43efc830 .part L_0000017c43efc3d0, 4, 1;
L_0000017c43efe090 .part L_0000017c43efc8d0, 4, 1;
LS_0000017c43efe1d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eba1f0, L_0000017c43eb92a0, L_0000017c43eb9620, L_0000017c43eb8c10;
LS_0000017c43efe1d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43eb94d0;
L_0000017c43efe1d0 .concat8 [ 4 1 0 0], LS_0000017c43efe1d0_0_0, LS_0000017c43efe1d0_0_4;
LS_0000017c43efc8d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43eba110, L_0000017c43eb8900, L_0000017c43eb8b30, L_0000017c43eba260;
LS_0000017c43efc8d0_0_4 .concat8 [ 1 1 0 0], L_0000017c43eb93f0, L_0000017c43eb9a10;
L_0000017c43efc8d0 .concat8 [ 4 2 0 0], LS_0000017c43efc8d0_0_0, LS_0000017c43efc8d0_0_4;
L_0000017c43efde10 .part L_0000017c43efc8d0, 5, 1;
S_0000017c439683e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43964560;
 .timescale 0 0;
P_0000017c4324c6c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb95b0 .functor XOR 1, L_0000017c43cf4b00, L_0000017c43efb610, C4<0>, C4<0>;
v0000017c43a04b40_0 .net *"_ivl_1", 0 0, L_0000017c43efb610;  1 drivers
S_0000017c43968570 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb8900 .functor OR 1, L_0000017c43eb8f90, L_0000017c43eba030, C4<0>, C4<0>;
v0000017c43a05040_0 .net "S", 0 0, L_0000017c43eba1f0;  1 drivers
v0000017c43a04dc0_0 .net "a", 0 0, L_0000017c43efb750;  1 drivers
v0000017c43a050e0_0 .net "b", 0 0, L_0000017c43efc6f0;  1 drivers
v0000017c43a057c0_0 .net "c", 0 0, L_0000017c43eb8900;  1 drivers
v0000017c43a05180_0 .net "carry_1", 0 0, L_0000017c43eb8f90;  1 drivers
v0000017c43a04780_0 .net "carry_2", 0 0, L_0000017c43eba030;  1 drivers
v0000017c43a04960_0 .net "cin", 0 0, L_0000017c43efc290;  1 drivers
v0000017c43a054a0_0 .net "sum_1", 0 0, L_0000017c43eb9310;  1 drivers
S_0000017c43968700 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43968570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9310 .functor XOR 1, L_0000017c43efb750, L_0000017c43efc6f0, C4<0>, C4<0>;
L_0000017c43eb8f90 .functor AND 1, L_0000017c43efb750, L_0000017c43efc6f0, C4<1>, C4<1>;
v0000017c43a04c80_0 .net "S", 0 0, L_0000017c43eb9310;  alias, 1 drivers
v0000017c43a06120_0 .net "a", 0 0, L_0000017c43efb750;  alias, 1 drivers
v0000017c43a06580_0 .net "b", 0 0, L_0000017c43efc6f0;  alias, 1 drivers
v0000017c43a05400_0 .net "c", 0 0, L_0000017c43eb8f90;  alias, 1 drivers
S_0000017c43968890 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43968570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eba1f0 .functor XOR 1, L_0000017c43eb9310, L_0000017c43efc290, C4<0>, C4<0>;
L_0000017c43eba030 .functor AND 1, L_0000017c43eb9310, L_0000017c43efc290, C4<1>, C4<1>;
v0000017c43a06620_0 .net "S", 0 0, L_0000017c43eba1f0;  alias, 1 drivers
v0000017c43a04140_0 .net "a", 0 0, L_0000017c43eb9310;  alias, 1 drivers
v0000017c43a066c0_0 .net "b", 0 0, L_0000017c43efc290;  alias, 1 drivers
v0000017c43a05c20_0 .net "c", 0 0, L_0000017c43eba030;  alias, 1 drivers
S_0000017c43968a20 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43964560;
 .timescale 0 0;
P_0000017c4324cd80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb9070 .functor XOR 1, L_0000017c43cf4b00, L_0000017c43efd190, C4<0>, C4<0>;
v0000017c43a048c0_0 .net *"_ivl_1", 0 0, L_0000017c43efd190;  1 drivers
S_0000017c4396b450 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43968a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb8b30 .functor OR 1, L_0000017c43eb9a80, L_0000017c43eb90e0, C4<0>, C4<0>;
v0000017c43a059a0_0 .net "S", 0 0, L_0000017c43eb92a0;  1 drivers
v0000017c43a05cc0_0 .net "a", 0 0, L_0000017c43efd410;  1 drivers
v0000017c43a045a0_0 .net "b", 0 0, L_0000017c43efd5f0;  1 drivers
v0000017c43a05ea0_0 .net "c", 0 0, L_0000017c43eb8b30;  1 drivers
v0000017c43a04640_0 .net "carry_1", 0 0, L_0000017c43eb9a80;  1 drivers
v0000017c43a046e0_0 .net "carry_2", 0 0, L_0000017c43eb90e0;  1 drivers
v0000017c43a05f40_0 .net "cin", 0 0, L_0000017c43efcdd0;  1 drivers
v0000017c43a04820_0 .net "sum_1", 0 0, L_0000017c43eba2d0;  1 drivers
S_0000017c4396c710 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eba2d0 .functor XOR 1, L_0000017c43efd410, L_0000017c43efd5f0, C4<0>, C4<0>;
L_0000017c43eb9a80 .functor AND 1, L_0000017c43efd410, L_0000017c43efd5f0, C4<1>, C4<1>;
v0000017c43a06760_0 .net "S", 0 0, L_0000017c43eba2d0;  alias, 1 drivers
v0000017c43a041e0_0 .net "a", 0 0, L_0000017c43efd410;  alias, 1 drivers
v0000017c43a04280_0 .net "b", 0 0, L_0000017c43efd5f0;  alias, 1 drivers
v0000017c43a05540_0 .net "c", 0 0, L_0000017c43eb9a80;  alias, 1 drivers
S_0000017c43970270 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb92a0 .functor XOR 1, L_0000017c43eba2d0, L_0000017c43efcdd0, C4<0>, C4<0>;
L_0000017c43eb90e0 .functor AND 1, L_0000017c43eba2d0, L_0000017c43efcdd0, C4<1>, C4<1>;
v0000017c43a04500_0 .net "S", 0 0, L_0000017c43eb92a0;  alias, 1 drivers
v0000017c43a05900_0 .net "a", 0 0, L_0000017c43eba2d0;  alias, 1 drivers
v0000017c43a05d60_0 .net "b", 0 0, L_0000017c43efcdd0;  alias, 1 drivers
v0000017c43a05ae0_0 .net "c", 0 0, L_0000017c43eb90e0;  alias, 1 drivers
S_0000017c4396c580 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43964560;
 .timescale 0 0;
P_0000017c4324c480 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eba490 .functor XOR 1, L_0000017c43cf4b00, L_0000017c43efe4f0, C4<0>, C4<0>;
v0000017c43a07de0_0 .net *"_ivl_1", 0 0, L_0000017c43efe4f0;  1 drivers
S_0000017c4396c0d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396c580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eba260 .functor OR 1, L_0000017c43eba180, L_0000017c43eb8ba0, C4<0>, C4<0>;
v0000017c43a07020_0 .net "S", 0 0, L_0000017c43eb9620;  1 drivers
v0000017c43a07200_0 .net "a", 0 0, L_0000017c43efe630;  1 drivers
v0000017c43a08a60_0 .net "b", 0 0, L_0000017c43efe310;  1 drivers
v0000017c43a07b60_0 .net "c", 0 0, L_0000017c43eba260;  1 drivers
v0000017c43a070c0_0 .net "carry_1", 0 0, L_0000017c43eba180;  1 drivers
v0000017c43a07f20_0 .net "carry_2", 0 0, L_0000017c43eb8ba0;  1 drivers
v0000017c43a07980_0 .net "cin", 0 0, L_0000017c43efc970;  1 drivers
v0000017c43a072a0_0 .net "sum_1", 0 0, L_0000017c43eb91c0;  1 drivers
S_0000017c4396db60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb91c0 .functor XOR 1, L_0000017c43efe630, L_0000017c43efe310, C4<0>, C4<0>;
L_0000017c43eba180 .functor AND 1, L_0000017c43efe630, L_0000017c43efe310, C4<1>, C4<1>;
v0000017c43a04a00_0 .net "S", 0 0, L_0000017c43eb91c0;  alias, 1 drivers
v0000017c43a07fc0_0 .net "a", 0 0, L_0000017c43efe630;  alias, 1 drivers
v0000017c43a07160_0 .net "b", 0 0, L_0000017c43efe310;  alias, 1 drivers
v0000017c43a06f80_0 .net "c", 0 0, L_0000017c43eba180;  alias, 1 drivers
S_0000017c4396a960 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9620 .functor XOR 1, L_0000017c43eb91c0, L_0000017c43efc970, C4<0>, C4<0>;
L_0000017c43eb8ba0 .functor AND 1, L_0000017c43eb91c0, L_0000017c43efc970, C4<1>, C4<1>;
v0000017c43a07ac0_0 .net "S", 0 0, L_0000017c43eb9620;  alias, 1 drivers
v0000017c43a08f60_0 .net "a", 0 0, L_0000017c43eb91c0;  alias, 1 drivers
v0000017c43a078e0_0 .net "b", 0 0, L_0000017c43efc970;  alias, 1 drivers
v0000017c43a08e20_0 .net "c", 0 0, L_0000017c43eb8ba0;  alias, 1 drivers
S_0000017c4396c8a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43964560;
 .timescale 0 0;
P_0000017c4324c580 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43eb9380 .functor XOR 1, L_0000017c43cf4b00, L_0000017c43efd690, C4<0>, C4<0>;
v0000017c43a082e0_0 .net *"_ivl_1", 0 0, L_0000017c43efd690;  1 drivers
S_0000017c4396d200 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb93f0 .functor OR 1, L_0000017c43eba0a0, L_0000017c43eb8c80, C4<0>, C4<0>;
v0000017c43a073e0_0 .net "S", 0 0, L_0000017c43eb8c10;  1 drivers
v0000017c43a08240_0 .net "a", 0 0, L_0000017c43efe270;  1 drivers
v0000017c43a069e0_0 .net "b", 0 0, L_0000017c43efc790;  1 drivers
v0000017c43a07e80_0 .net "c", 0 0, L_0000017c43eb93f0;  1 drivers
v0000017c43a08ce0_0 .net "carry_1", 0 0, L_0000017c43eba0a0;  1 drivers
v0000017c43a084c0_0 .net "carry_2", 0 0, L_0000017c43eb8c80;  1 drivers
v0000017c43a08ec0_0 .net "cin", 0 0, L_0000017c43efdeb0;  1 drivers
v0000017c43a08100_0 .net "sum_1", 0 0, L_0000017c43eba420;  1 drivers
S_0000017c4396ba90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396d200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eba420 .functor XOR 1, L_0000017c43efe270, L_0000017c43efc790, C4<0>, C4<0>;
L_0000017c43eba0a0 .functor AND 1, L_0000017c43efe270, L_0000017c43efc790, C4<1>, C4<1>;
v0000017c43a08b00_0 .net "S", 0 0, L_0000017c43eba420;  alias, 1 drivers
v0000017c43a07340_0 .net "a", 0 0, L_0000017c43efe270;  alias, 1 drivers
v0000017c43a06ee0_0 .net "b", 0 0, L_0000017c43efc790;  alias, 1 drivers
v0000017c43a08ba0_0 .net "c", 0 0, L_0000017c43eba0a0;  alias, 1 drivers
S_0000017c43970400 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396d200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8c10 .functor XOR 1, L_0000017c43eba420, L_0000017c43efdeb0, C4<0>, C4<0>;
L_0000017c43eb8c80 .functor AND 1, L_0000017c43eba420, L_0000017c43efdeb0, C4<1>, C4<1>;
v0000017c43a081a0_0 .net "S", 0 0, L_0000017c43eb8c10;  alias, 1 drivers
v0000017c43a08060_0 .net "a", 0 0, L_0000017c43eba420;  alias, 1 drivers
v0000017c43a07c00_0 .net "b", 0 0, L_0000017c43efdeb0;  alias, 1 drivers
v0000017c43a08740_0 .net "c", 0 0, L_0000017c43eb8c80;  alias, 1 drivers
S_0000017c4396bdb0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43964560;
 .timescale 0 0;
P_0000017c4324ca00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43eb9930 .functor XOR 1, L_0000017c43cf4b00, L_0000017c43efd050, C4<0>, C4<0>;
v0000017c43a07d40_0 .net *"_ivl_1", 0 0, L_0000017c43efd050;  1 drivers
S_0000017c4396e330 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb9a10 .functor OR 1, L_0000017c43eb9ee0, L_0000017c43eb9690, C4<0>, C4<0>;
v0000017c43a07a20_0 .net "S", 0 0, L_0000017c43eb94d0;  1 drivers
v0000017c43a08600_0 .net "a", 0 0, L_0000017c43efd230;  1 drivers
v0000017c43a07700_0 .net "b", 0 0, L_0000017c43efc830;  1 drivers
v0000017c43a077a0_0 .net "c", 0 0, L_0000017c43eb9a10;  1 drivers
v0000017c43a07840_0 .net "carry_1", 0 0, L_0000017c43eb9ee0;  1 drivers
v0000017c43a07ca0_0 .net "carry_2", 0 0, L_0000017c43eb9690;  1 drivers
v0000017c43a089c0_0 .net "cin", 0 0, L_0000017c43efe090;  1 drivers
v0000017c43a090a0_0 .net "sum_1", 0 0, L_0000017c43eb9460;  1 drivers
S_0000017c4396f460 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396e330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9460 .functor XOR 1, L_0000017c43efd230, L_0000017c43efc830, C4<0>, C4<0>;
L_0000017c43eb9ee0 .functor AND 1, L_0000017c43efd230, L_0000017c43efc830, C4<1>, C4<1>;
v0000017c43a08920_0 .net "S", 0 0, L_0000017c43eb9460;  alias, 1 drivers
v0000017c43a07480_0 .net "a", 0 0, L_0000017c43efd230;  alias, 1 drivers
v0000017c43a08c40_0 .net "b", 0 0, L_0000017c43efc830;  alias, 1 drivers
v0000017c43a07520_0 .net "c", 0 0, L_0000017c43eb9ee0;  alias, 1 drivers
S_0000017c4396f5f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396e330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb94d0 .functor XOR 1, L_0000017c43eb9460, L_0000017c43efe090, C4<0>, C4<0>;
L_0000017c43eb9690 .functor AND 1, L_0000017c43eb9460, L_0000017c43efe090, C4<1>, C4<1>;
v0000017c43a08d80_0 .net "S", 0 0, L_0000017c43eb94d0;  alias, 1 drivers
v0000017c43a075c0_0 .net "a", 0 0, L_0000017c43eb9460;  alias, 1 drivers
v0000017c43a07660_0 .net "b", 0 0, L_0000017c43efe090;  alias, 1 drivers
v0000017c43a08880_0 .net "c", 0 0, L_0000017c43eb9690;  alias, 1 drivers
S_0000017c4396ca30 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43eb7e10 .functor AND 1, L_0000017c43ef93b0, L_0000017c43ef8ff0, C4<1>, C4<1>;
v0000017c43a06e40_0 .net "X", 0 0, L_0000017c43ef93b0;  alias, 1 drivers
v0000017c43a0a040_0 .net "Y", 0 0, L_0000017c43ef8ff0;  alias, 1 drivers
v0000017c43a09280_0 .net "Z", 2 0, L_0000017c43ef8c30;  alias, 1 drivers
L_0000017c43cf4758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a0a2c0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf4758;  1 drivers
L_0000017c43cf47a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a0b1c0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf47a0;  1 drivers
v0000017c43a0a360_0 .net *"_ivl_9", 0 0, L_0000017c43eb7e10;  1 drivers
L_0000017c43ef8c30 .concat8 [ 1 1 1 0], L_0000017c43eb7e10, L_0000017c43cf47a0, L_0000017c43cf4758;
S_0000017c4396d520 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43eb7b70 .functor AND 1, L_0000017c43ef80f0, L_0000017c43ef7dd0, C4<1>, C4<1>;
v0000017c43a0a680_0 .net "X", 0 0, L_0000017c43ef80f0;  alias, 1 drivers
v0000017c43a0b620_0 .net "Y", 0 0, L_0000017c43ef7dd0;  alias, 1 drivers
v0000017c43a09640_0 .net "Z", 2 0, L_0000017c43ef8cd0;  alias, 1 drivers
L_0000017c43cf47e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a09460_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf47e8;  1 drivers
L_0000017c43cf4830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a0a900_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf4830;  1 drivers
v0000017c43a0a5e0_0 .net *"_ivl_9", 0 0, L_0000017c43eb7b70;  1 drivers
L_0000017c43ef8cd0 .concat8 [ 1 1 1 0], L_0000017c43eb7b70, L_0000017c43cf4830, L_0000017c43cf47e8;
S_0000017c4396c260 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43eb8580 .functor AND 1, o0000017c439a3648, o0000017c439a3678, C4<1>, C4<1>;
v0000017c43a0b300_0 .net "X", 0 0, o0000017c439a3648;  alias, 0 drivers
v0000017c43a09960_0 .net "Y", 0 0, o0000017c439a3678;  alias, 0 drivers
v0000017c43a096e0_0 .net "Z", 2 0, L_0000017c43ef8d70;  alias, 1 drivers
L_0000017c43cf4878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a0a540_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf4878;  1 drivers
L_0000017c43cf48c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a0b800_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf48c0;  1 drivers
v0000017c43a09820_0 .net *"_ivl_9", 0 0, L_0000017c43eb8580;  1 drivers
L_0000017c43ef8d70 .concat8 [ 1 1 1 0], L_0000017c43eb8580, L_0000017c43cf48c0, L_0000017c43cf4878;
S_0000017c4396de80 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43547e30 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43547e68 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43547ea0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43a09be0_0 .net *"_ivl_0", 4 0, L_0000017c43efbe30;  1 drivers
L_0000017c43cf4998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a091e0_0 .net *"_ivl_3", 1 0, L_0000017c43cf4998;  1 drivers
v0000017c43a0b3a0_0 .net *"_ivl_6", 2 0, L_0000017c43efa530;  1 drivers
L_0000017c43cf49e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a0acc0_0 .net *"_ivl_8", 1 0, L_0000017c43cf49e0;  1 drivers
v0000017c43a09d20_0 .net "a", 2 0, L_0000017c43ef8c30;  alias, 1 drivers
v0000017c43a0b440_0 .net "a_out", 4 0, L_0000017c43ef9a90;  alias, 1 drivers
L_0000017c43efbe30 .concat [ 3 2 0 0], L_0000017c43ef8c30, L_0000017c43cf4998;
L_0000017c43efa530 .part L_0000017c43efbe30, 0, 3;
L_0000017c43ef9a90 .concat [ 2 3 0 0], L_0000017c43cf49e0, L_0000017c43efa530;
S_0000017c4396dcf0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548720 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548758 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548790 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43a0a0e0_0 .net *"_ivl_0", 4 0, L_0000017c43efa990;  1 drivers
L_0000017c43cf4a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a0aa40_0 .net *"_ivl_3", 1 0, L_0000017c43cf4a28;  1 drivers
v0000017c43a09780_0 .net *"_ivl_6", 3 0, L_0000017c43efc010;  1 drivers
L_0000017c43cf4a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a0a220_0 .net *"_ivl_8", 0 0, L_0000017c43cf4a70;  1 drivers
v0000017c43a09c80_0 .net "a", 2 0, L_0000017c43efb250;  alias, 1 drivers
v0000017c43a09320_0 .net "a_out", 4 0, L_0000017c43efb110;  alias, 1 drivers
L_0000017c43efa990 .concat [ 3 2 0 0], L_0000017c43efb250, L_0000017c43cf4a28;
L_0000017c43efc010 .part L_0000017c43efa990, 0, 4;
L_0000017c43efb110 .concat [ 1 4 0 0], L_0000017c43cf4a70, L_0000017c43efc010;
S_0000017c4396e010 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43966c70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c900 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf4950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43eb7c50 .functor BUFZ 1, L_0000017c43cf4950, C4<0>, C4<0>, C4<0>;
v0000017c43a0c840_0 .net "S", 2 0, L_0000017c43efb250;  alias, 1 drivers
v0000017c43a0de20_0 .net *"_ivl_0", 0 0, L_0000017c43eb7010;  1 drivers
v0000017c43a0ba80_0 .net *"_ivl_10", 0 0, L_0000017c43eb7470;  1 drivers
v0000017c43a0cac0_0 .net *"_ivl_20", 0 0, L_0000017c43eb7630;  1 drivers
v0000017c43a0d9c0_0 .net *"_ivl_36", 0 0, L_0000017c43eb7c50;  1 drivers
v0000017c43a0cb60_0 .net "a", 2 0, L_0000017c43ef8d70;  alias, 1 drivers
v0000017c43a0bf80_0 .net "b", 2 0, L_0000017c43efba70;  alias, 1 drivers
v0000017c43a0cf20_0 .net "b1", 2 0, L_0000017c43efa8f0;  1 drivers
v0000017c43a0c3e0_0 .net "c", 0 0, L_0000017c43ef9950;  alias, 1 drivers
v0000017c43a0c700_0 .net "cin", 0 0, L_0000017c43cf4950;  1 drivers
v0000017c43a0dec0_0 .net "co", 3 0, L_0000017c43efac10;  1 drivers
L_0000017c43efa2b0 .part L_0000017c43efba70, 0, 1;
L_0000017c43efa030 .part L_0000017c43ef8d70, 0, 1;
L_0000017c43efb890 .part L_0000017c43efa8f0, 0, 1;
L_0000017c43efaad0 .part L_0000017c43efac10, 0, 1;
L_0000017c43efadf0 .part L_0000017c43efba70, 1, 1;
L_0000017c43ef99f0 .part L_0000017c43ef8d70, 1, 1;
L_0000017c43efa210 .part L_0000017c43efa8f0, 1, 1;
L_0000017c43efb930 .part L_0000017c43efac10, 1, 1;
L_0000017c43efa8f0 .concat8 [ 1 1 1 0], L_0000017c43eb7010, L_0000017c43eb7470, L_0000017c43eb7630;
L_0000017c43ef9db0 .part L_0000017c43efba70, 2, 1;
L_0000017c43efa170 .part L_0000017c43ef8d70, 2, 1;
L_0000017c43efa350 .part L_0000017c43efa8f0, 2, 1;
L_0000017c43efb9d0 .part L_0000017c43efac10, 2, 1;
L_0000017c43efb250 .concat8 [ 1 1 1 0], L_0000017c43eb7080, L_0000017c43eb7160, L_0000017c43eb7b00;
L_0000017c43efac10 .concat8 [ 1 1 1 1], L_0000017c43eb7c50, L_0000017c43eb7320, L_0000017c43eb7a90, L_0000017c43eb7f60;
L_0000017c43ef9950 .part L_0000017c43efac10, 3, 1;
S_0000017c4396c3f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4396e010;
 .timescale 0 0;
P_0000017c4324ca40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eb7010 .functor XOR 1, L_0000017c43cf4950, L_0000017c43efa2b0, C4<0>, C4<0>;
v0000017c43a0aea0_0 .net *"_ivl_1", 0 0, L_0000017c43efa2b0;  1 drivers
S_0000017c4396b2c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396c3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb7320 .functor OR 1, L_0000017c43eb6d70, L_0000017c43eb7be0, C4<0>, C4<0>;
v0000017c43a09b40_0 .net "S", 0 0, L_0000017c43eb7080;  1 drivers
v0000017c43a09f00_0 .net "a", 0 0, L_0000017c43efa030;  1 drivers
v0000017c43a0aae0_0 .net "b", 0 0, L_0000017c43efb890;  1 drivers
v0000017c43a09fa0_0 .net "c", 0 0, L_0000017c43eb7320;  1 drivers
v0000017c43a0a400_0 .net "carry_1", 0 0, L_0000017c43eb6d70;  1 drivers
v0000017c43a0a4a0_0 .net "carry_2", 0 0, L_0000017c43eb7be0;  1 drivers
v0000017c43a0a720_0 .net "cin", 0 0, L_0000017c43efaad0;  1 drivers
v0000017c43a0a7c0_0 .net "sum_1", 0 0, L_0000017c43eb8820;  1 drivers
S_0000017c4396d6b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb8820 .functor XOR 1, L_0000017c43efa030, L_0000017c43efb890, C4<0>, C4<0>;
L_0000017c43eb6d70 .functor AND 1, L_0000017c43efa030, L_0000017c43efb890, C4<1>, C4<1>;
v0000017c43a0a180_0 .net "S", 0 0, L_0000017c43eb8820;  alias, 1 drivers
v0000017c43a0ae00_0 .net "a", 0 0, L_0000017c43efa030;  alias, 1 drivers
v0000017c43a098c0_0 .net "b", 0 0, L_0000017c43efb890;  alias, 1 drivers
v0000017c43a09dc0_0 .net "c", 0 0, L_0000017c43eb6d70;  alias, 1 drivers
S_0000017c4396f2d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb7080 .functor XOR 1, L_0000017c43eb8820, L_0000017c43efaad0, C4<0>, C4<0>;
L_0000017c43eb7be0 .functor AND 1, L_0000017c43eb8820, L_0000017c43efaad0, C4<1>, C4<1>;
v0000017c43a09a00_0 .net "S", 0 0, L_0000017c43eb7080;  alias, 1 drivers
v0000017c43a09aa0_0 .net "a", 0 0, L_0000017c43eb8820;  alias, 1 drivers
v0000017c43a09e60_0 .net "b", 0 0, L_0000017c43efaad0;  alias, 1 drivers
v0000017c43a0ac20_0 .net "c", 0 0, L_0000017c43eb7be0;  alias, 1 drivers
S_0000017c4396f780 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4396e010;
 .timescale 0 0;
P_0000017c4324c5c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eb7470 .functor XOR 1, L_0000017c43cf4950, L_0000017c43efadf0, C4<0>, C4<0>;
v0000017c43a09500_0 .net *"_ivl_1", 0 0, L_0000017c43efadf0;  1 drivers
S_0000017c4396f910 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396f780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb7a90 .functor OR 1, L_0000017c43eb70f0, L_0000017c43eb75c0, C4<0>, C4<0>;
v0000017c43a093c0_0 .net "S", 0 0, L_0000017c43eb7160;  1 drivers
v0000017c43a0b080_0 .net "a", 0 0, L_0000017c43ef99f0;  1 drivers
v0000017c43a0b8a0_0 .net "b", 0 0, L_0000017c43efa210;  1 drivers
v0000017c43a0b120_0 .net "c", 0 0, L_0000017c43eb7a90;  1 drivers
v0000017c43a0b260_0 .net "carry_1", 0 0, L_0000017c43eb70f0;  1 drivers
v0000017c43a0b6c0_0 .net "carry_2", 0 0, L_0000017c43eb75c0;  1 drivers
v0000017c43a0b760_0 .net "cin", 0 0, L_0000017c43efb930;  1 drivers
v0000017c43a09140_0 .net "sum_1", 0 0, L_0000017c43eb78d0;  1 drivers
S_0000017c4396aaf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb78d0 .functor XOR 1, L_0000017c43ef99f0, L_0000017c43efa210, C4<0>, C4<0>;
L_0000017c43eb70f0 .functor AND 1, L_0000017c43ef99f0, L_0000017c43efa210, C4<1>, C4<1>;
v0000017c43a0b4e0_0 .net "S", 0 0, L_0000017c43eb78d0;  alias, 1 drivers
v0000017c43a0af40_0 .net "a", 0 0, L_0000017c43ef99f0;  alias, 1 drivers
v0000017c43a0ab80_0 .net "b", 0 0, L_0000017c43efa210;  alias, 1 drivers
v0000017c43a0a860_0 .net "c", 0 0, L_0000017c43eb70f0;  alias, 1 drivers
S_0000017c4396cbc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb7160 .functor XOR 1, L_0000017c43eb78d0, L_0000017c43efb930, C4<0>, C4<0>;
L_0000017c43eb75c0 .functor AND 1, L_0000017c43eb78d0, L_0000017c43efb930, C4<1>, C4<1>;
v0000017c43a0a9a0_0 .net "S", 0 0, L_0000017c43eb7160;  alias, 1 drivers
v0000017c43a0ad60_0 .net "a", 0 0, L_0000017c43eb78d0;  alias, 1 drivers
v0000017c43a0b580_0 .net "b", 0 0, L_0000017c43efb930;  alias, 1 drivers
v0000017c43a0afe0_0 .net "c", 0 0, L_0000017c43eb75c0;  alias, 1 drivers
S_0000017c43970590 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4396e010;
 .timescale 0 0;
P_0000017c4324cf80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eb7630 .functor XOR 1, L_0000017c43cf4950, L_0000017c43ef9db0, C4<0>, C4<0>;
v0000017c43a0ce80_0 .net *"_ivl_1", 0 0, L_0000017c43ef9db0;  1 drivers
S_0000017c4396e1a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43970590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eb7f60 .functor OR 1, L_0000017c43eb7710, L_0000017c43eb8270, C4<0>, C4<0>;
v0000017c43a0c520_0 .net "S", 0 0, L_0000017c43eb7b00;  1 drivers
v0000017c43a0cca0_0 .net "a", 0 0, L_0000017c43efa170;  1 drivers
v0000017c43a0bc60_0 .net "b", 0 0, L_0000017c43efa350;  1 drivers
v0000017c43a0d380_0 .net "c", 0 0, L_0000017c43eb7f60;  1 drivers
v0000017c43a0cd40_0 .net "carry_1", 0 0, L_0000017c43eb7710;  1 drivers
v0000017c43a0cde0_0 .net "carry_2", 0 0, L_0000017c43eb8270;  1 drivers
v0000017c43a0c200_0 .net "cin", 0 0, L_0000017c43efb9d0;  1 drivers
v0000017c43a0e000_0 .net "sum_1", 0 0, L_0000017c43eb76a0;  1 drivers
S_0000017c4396f140 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb76a0 .functor XOR 1, L_0000017c43efa170, L_0000017c43efa350, C4<0>, C4<0>;
L_0000017c43eb7710 .functor AND 1, L_0000017c43efa170, L_0000017c43efa350, C4<1>, C4<1>;
v0000017c43a095a0_0 .net "S", 0 0, L_0000017c43eb76a0;  alias, 1 drivers
v0000017c43a0c0c0_0 .net "a", 0 0, L_0000017c43efa170;  alias, 1 drivers
v0000017c43a0d1a0_0 .net "b", 0 0, L_0000017c43efa350;  alias, 1 drivers
v0000017c43a0b9e0_0 .net "c", 0 0, L_0000017c43eb7710;  alias, 1 drivers
S_0000017c4396cd50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb7b00 .functor XOR 1, L_0000017c43eb76a0, L_0000017c43efb9d0, C4<0>, C4<0>;
L_0000017c43eb8270 .functor AND 1, L_0000017c43eb76a0, L_0000017c43efb9d0, C4<1>, C4<1>;
v0000017c43a0c660_0 .net "S", 0 0, L_0000017c43eb7b00;  alias, 1 drivers
v0000017c43a0c5c0_0 .net "a", 0 0, L_0000017c43eb76a0;  alias, 1 drivers
v0000017c43a0bbc0_0 .net "b", 0 0, L_0000017c43efb9d0;  alias, 1 drivers
v0000017c43a0ca20_0 .net "c", 0 0, L_0000017c43eb8270;  alias, 1 drivers
S_0000017c4396e4c0 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43a1e220_0 .net "F1", 4 0, L_0000017c43eff710;  1 drivers
v0000017c43a1daa0_0 .net "F2", 4 0, L_0000017c43efec70;  1 drivers
o0000017c439a9288 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43a1f080_0 .net "F3", 4 0, o0000017c439a9288;  0 drivers
v0000017c43a1d500_0 .net "X", 2 0, L_0000017c43ef75b0;  alias, 1 drivers
v0000017c43a1eae0_0 .net "Xl", 0 0, L_0000017c43efcab0;  1 drivers
o0000017c439a96a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a1e9a0_0 .net "Xm", 0 0, o0000017c439a96a8;  0 drivers
v0000017c43a1ea40_0 .net "Xm1", 0 0, L_0000017c43eb9d90;  1 drivers
v0000017c43a1da00_0 .net "Xms", 2 0, L_0000017c43efd730;  1 drivers
v0000017c43a1db40_0 .net "Xr", 0 0, L_0000017c43efca10;  1 drivers
v0000017c43a1dd20_0 .net "Y", 2 0, L_0000017c43ef85f0;  alias, 1 drivers
v0000017c43a1ec20_0 .net "Yl", 0 0, L_0000017c43efcf10;  1 drivers
o0000017c439a96d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a1de60_0 .net "Ym", 0 0, o0000017c439a96d8;  0 drivers
v0000017c43a1df00_0 .net "Ym1", 0 0, L_0000017c43ebace0;  1 drivers
v0000017c43a1ddc0_0 .net "Yr", 0 0, L_0000017c43efd0f0;  1 drivers
v0000017c43a1d8c0_0 .net "Z", 4 0, L_0000017c43effcb0;  alias, 1 drivers
v0000017c43a1d6e0_0 .net "Z1", 2 0, L_0000017c43efe3b0;  1 drivers
v0000017c43a1dc80_0 .net "Z2", 2 0, L_0000017c43efdf50;  1 drivers
v0000017c43a1dfa0_0 .net "Z3", 2 0, L_0000017c43efe590;  1 drivers
v0000017c43a1e7c0_0 .net "ZF", 4 0, L_0000017c43eff0d0;  1 drivers
v0000017c43a1d320_0 .net "bin", 0 0, L_0000017c43f00890;  1 drivers
v0000017c43a1d3c0_0 .net "cout1", 0 0, L_0000017c43efcb50;  1 drivers
v0000017c43a1e040_0 .net "cout2", 0 0, L_0000017c43efcfb0;  1 drivers
v0000017c43a1d960_0 .net "cout3", 0 0, L_0000017c43efd870;  1 drivers
v0000017c43a1efe0_0 .net "cout4", 0 0, L_0000017c43efebd0;  1 drivers
v0000017c43a1e5e0_0 .net "cout5", 0 0, L_0000017c43f00750;  1 drivers
v0000017c43a1dbe0_0 .net "sub_ans", 2 0, L_0000017c43efed10;  1 drivers
L_0000017c43efca10 .part L_0000017c43ef75b0, 1, 1;
L_0000017c43efcab0 .part L_0000017c43ef75b0, 0, 1;
L_0000017c43efd0f0 .part L_0000017c43ef85f0, 1, 1;
L_0000017c43efcf10 .part L_0000017c43ef85f0, 0, 1;
S_0000017c4396cee0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c740 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf4b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebbca0 .functor BUFZ 1, L_0000017c43cf4b48, C4<0>, C4<0>, C4<0>;
v0000017c43a0ffe0_0 .net "S", 0 0, L_0000017c43eb9d90;  alias, 1 drivers
v0000017c43a0fe00_0 .net *"_ivl_7", 0 0, L_0000017c43ebbca0;  1 drivers
v0000017c43a0e960_0 .net "a", 0 0, L_0000017c43efca10;  alias, 1 drivers
v0000017c43a106c0_0 .net "b", 0 0, L_0000017c43efcab0;  alias, 1 drivers
v0000017c43a0ea00_0 .net "b1", 0 0, L_0000017c43eba3b0;  1 drivers
v0000017c43a104e0_0 .net "c", 0 0, L_0000017c43efcb50;  alias, 1 drivers
v0000017c43a0e140_0 .net "cin", 0 0, L_0000017c43cf4b48;  1 drivers
v0000017c43a0e320_0 .net "co", 1 0, L_0000017c43efd7d0;  1 drivers
L_0000017c43efce70 .part L_0000017c43efd7d0, 0, 1;
L_0000017c43efd7d0 .concat8 [ 1 1 0 0], L_0000017c43ebbca0, L_0000017c43ebb680;
L_0000017c43efcb50 .part L_0000017c43efd7d0, 1, 1;
S_0000017c4396faa0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4396cee0;
 .timescale 0 0;
P_0000017c4324ccc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43eba3b0 .functor XOR 1, L_0000017c43cf4b48, L_0000017c43efcab0, C4<0>, C4<0>;
S_0000017c4396a4b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebb680 .functor OR 1, L_0000017c43eb9d20, L_0000017c43ebb530, C4<0>, C4<0>;
v0000017c43a0d6a0_0 .net "S", 0 0, L_0000017c43eb9d90;  alias, 1 drivers
v0000017c43a0d560_0 .net "a", 0 0, L_0000017c43efca10;  alias, 1 drivers
v0000017c43a0dc40_0 .net "b", 0 0, L_0000017c43eba3b0;  alias, 1 drivers
v0000017c43a0e500_0 .net "c", 0 0, L_0000017c43ebb680;  1 drivers
v0000017c43a0eaa0_0 .net "carry_1", 0 0, L_0000017c43eb9d20;  1 drivers
v0000017c43a10580_0 .net "carry_2", 0 0, L_0000017c43ebb530;  1 drivers
v0000017c43a0e820_0 .net "cin", 0 0, L_0000017c43efce70;  1 drivers
v0000017c43a0e8c0_0 .net "sum_1", 0 0, L_0000017c43eb9c40;  1 drivers
S_0000017c4396d070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9c40 .functor XOR 1, L_0000017c43efca10, L_0000017c43eba3b0, C4<0>, C4<0>;
L_0000017c43eb9d20 .functor AND 1, L_0000017c43efca10, L_0000017c43eba3b0, C4<1>, C4<1>;
v0000017c43a0c2a0_0 .net "S", 0 0, L_0000017c43eb9c40;  alias, 1 drivers
v0000017c43a0dba0_0 .net "a", 0 0, L_0000017c43efca10;  alias, 1 drivers
v0000017c43a0c020_0 .net "b", 0 0, L_0000017c43eba3b0;  alias, 1 drivers
v0000017c43a0d7e0_0 .net "c", 0 0, L_0000017c43eb9d20;  alias, 1 drivers
S_0000017c4396d390 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eb9d90 .functor XOR 1, L_0000017c43eb9c40, L_0000017c43efce70, C4<0>, C4<0>;
L_0000017c43ebb530 .functor AND 1, L_0000017c43eb9c40, L_0000017c43efce70, C4<1>, C4<1>;
v0000017c43a0c340_0 .net "S", 0 0, L_0000017c43eb9d90;  alias, 1 drivers
v0000017c43a0bee0_0 .net "a", 0 0, L_0000017c43eb9c40;  alias, 1 drivers
v0000017c43a0db00_0 .net "b", 0 0, L_0000017c43efce70;  alias, 1 drivers
v0000017c43a0bb20_0 .net "c", 0 0, L_0000017c43ebb530;  alias, 1 drivers
S_0000017c4396e650 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d140 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf4b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebbe60 .functor BUFZ 1, L_0000017c43cf4b90, C4<0>, C4<0>, C4<0>;
v0000017c43a0fae0_0 .net "S", 0 0, L_0000017c43ebace0;  alias, 1 drivers
v0000017c43a0ee60_0 .net *"_ivl_7", 0 0, L_0000017c43ebbe60;  1 drivers
v0000017c43a0ef00_0 .net "a", 0 0, L_0000017c43efd0f0;  alias, 1 drivers
v0000017c43a0fb80_0 .net "b", 0 0, L_0000017c43efcf10;  alias, 1 drivers
v0000017c43a0efa0_0 .net "b1", 0 0, L_0000017c43ebbd10;  1 drivers
v0000017c43a108a0_0 .net "c", 0 0, L_0000017c43efcfb0;  alias, 1 drivers
v0000017c43a0e460_0 .net "cin", 0 0, L_0000017c43cf4b90;  1 drivers
v0000017c43a0e5a0_0 .net "co", 1 0, L_0000017c43efc330;  1 drivers
L_0000017c43efcbf0 .part L_0000017c43efc330, 0, 1;
L_0000017c43efc330 .concat8 [ 1 1 0 0], L_0000017c43ebbe60, L_0000017c43ebb6f0;
L_0000017c43efcfb0 .part L_0000017c43efc330, 1, 1;
S_0000017c4396fc30 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4396e650;
 .timescale 0 0;
P_0000017c4324cac0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebbd10 .functor XOR 1, L_0000017c43cf4b90, L_0000017c43efcf10, C4<0>, C4<0>;
S_0000017c4396fdc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebb6f0 .functor OR 1, L_0000017c43ebb060, L_0000017c43eba500, C4<0>, C4<0>;
v0000017c43a10800_0 .net "S", 0 0, L_0000017c43ebace0;  alias, 1 drivers
v0000017c43a10080_0 .net "a", 0 0, L_0000017c43efd0f0;  alias, 1 drivers
v0000017c43a0edc0_0 .net "b", 0 0, L_0000017c43ebbd10;  alias, 1 drivers
v0000017c43a0ebe0_0 .net "c", 0 0, L_0000017c43ebb6f0;  1 drivers
v0000017c43a10120_0 .net "carry_1", 0 0, L_0000017c43ebb060;  1 drivers
v0000017c43a0ec80_0 .net "carry_2", 0 0, L_0000017c43eba500;  1 drivers
v0000017c43a0ed20_0 .net "cin", 0 0, L_0000017c43efcbf0;  1 drivers
v0000017c43a101c0_0 .net "sum_1", 0 0, L_0000017c43ebb5a0;  1 drivers
S_0000017c4396ff50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396fdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebb5a0 .functor XOR 1, L_0000017c43efd0f0, L_0000017c43ebbd10, C4<0>, C4<0>;
L_0000017c43ebb060 .functor AND 1, L_0000017c43efd0f0, L_0000017c43ebbd10, C4<1>, C4<1>;
v0000017c43a0e280_0 .net "S", 0 0, L_0000017c43ebb5a0;  alias, 1 drivers
v0000017c43a0fcc0_0 .net "a", 0 0, L_0000017c43efd0f0;  alias, 1 drivers
v0000017c43a0f900_0 .net "b", 0 0, L_0000017c43ebbd10;  alias, 1 drivers
v0000017c43a0e3c0_0 .net "c", 0 0, L_0000017c43ebb060;  alias, 1 drivers
S_0000017c439700e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396fdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebace0 .functor XOR 1, L_0000017c43ebb5a0, L_0000017c43efcbf0, C4<0>, C4<0>;
L_0000017c43eba500 .functor AND 1, L_0000017c43ebb5a0, L_0000017c43efcbf0, C4<1>, C4<1>;
v0000017c43a10760_0 .net "S", 0 0, L_0000017c43ebace0;  alias, 1 drivers
v0000017c43a10620_0 .net "a", 0 0, L_0000017c43ebb5a0;  alias, 1 drivers
v0000017c43a0f4a0_0 .net "b", 0 0, L_0000017c43efcbf0;  alias, 1 drivers
v0000017c43a0eb40_0 .net "c", 0 0, L_0000017c43eba500;  alias, 1 drivers
S_0000017c4396ec90 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d340 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf4d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebb840 .functor BUFZ 1, L_0000017c43cf4d88, C4<0>, C4<0>, C4<0>;
v0000017c43a126a0_0 .net "S", 2 0, L_0000017c43efd730;  alias, 1 drivers
v0000017c43a112a0_0 .net *"_ivl_0", 0 0, L_0000017c43ebb4c0;  1 drivers
v0000017c43a12ec0_0 .net *"_ivl_10", 0 0, L_0000017c43eba730;  1 drivers
v0000017c43a10f80_0 .net *"_ivl_20", 0 0, L_0000017c43ebbd80;  1 drivers
v0000017c43a12ce0_0 .net *"_ivl_36", 0 0, L_0000017c43ebb840;  1 drivers
v0000017c43a10c60_0 .net "a", 2 0, L_0000017c43efe3b0;  alias, 1 drivers
v0000017c43a11f20_0 .net "b", 2 0, L_0000017c43efdf50;  alias, 1 drivers
v0000017c43a12c40_0 .net "b1", 2 0, L_0000017c43efd550;  1 drivers
v0000017c43a12380_0 .net "c", 0 0, L_0000017c43efd870;  alias, 1 drivers
v0000017c43a12ba0_0 .net "cin", 0 0, L_0000017c43cf4d88;  1 drivers
v0000017c43a11660_0 .net "co", 3 0, L_0000017c43efc650;  1 drivers
L_0000017c43efcc90 .part L_0000017c43efdf50, 0, 1;
L_0000017c43efe450 .part L_0000017c43efe3b0, 0, 1;
L_0000017c43efcd30 .part L_0000017c43efd550, 0, 1;
L_0000017c43efdff0 .part L_0000017c43efc650, 0, 1;
L_0000017c43efd2d0 .part L_0000017c43efdf50, 1, 1;
L_0000017c43efd370 .part L_0000017c43efe3b0, 1, 1;
L_0000017c43efd910 .part L_0000017c43efd550, 1, 1;
L_0000017c43efd4b0 .part L_0000017c43efc650, 1, 1;
L_0000017c43efd550 .concat8 [ 1 1 1 0], L_0000017c43ebb4c0, L_0000017c43eba730, L_0000017c43ebbd80;
L_0000017c43efe6d0 .part L_0000017c43efdf50, 2, 1;
L_0000017c43efc5b0 .part L_0000017c43efe3b0, 2, 1;
L_0000017c43efe770 .part L_0000017c43efd550, 2, 1;
L_0000017c43efe810 .part L_0000017c43efc650, 2, 1;
L_0000017c43efd730 .concat8 [ 1 1 1 0], L_0000017c43ebbed0, L_0000017c43ebbf40, L_0000017c43ebbb50;
L_0000017c43efc650 .concat8 [ 1 1 1 1], L_0000017c43ebb840, L_0000017c43ebaf80, L_0000017c43ebb7d0, L_0000017c43ebaff0;
L_0000017c43efd870 .part L_0000017c43efc650, 3, 1;
S_0000017c4396e7e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4396ec90;
 .timescale 0 0;
P_0000017c4324c380 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebb4c0 .functor XOR 1, L_0000017c43cf4d88, L_0000017c43efcc90, C4<0>, C4<0>;
v0000017c43a0f360_0 .net *"_ivl_1", 0 0, L_0000017c43efcc90;  1 drivers
S_0000017c4396ac80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebaf80 .functor OR 1, L_0000017c43ebbc30, L_0000017c43eba6c0, C4<0>, C4<0>;
v0000017c43a0f540_0 .net "S", 0 0, L_0000017c43ebbed0;  1 drivers
v0000017c43a10300_0 .net "a", 0 0, L_0000017c43efe450;  1 drivers
v0000017c43a0fc20_0 .net "b", 0 0, L_0000017c43efcd30;  1 drivers
v0000017c43a103a0_0 .net "c", 0 0, L_0000017c43ebaf80;  1 drivers
v0000017c43a0f180_0 .net "carry_1", 0 0, L_0000017c43ebbc30;  1 drivers
v0000017c43a0e6e0_0 .net "carry_2", 0 0, L_0000017c43eba6c0;  1 drivers
v0000017c43a0f220_0 .net "cin", 0 0, L_0000017c43efdff0;  1 drivers
v0000017c43a10440_0 .net "sum_1", 0 0, L_0000017c43ebbdf0;  1 drivers
S_0000017c43970720 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebbdf0 .functor XOR 1, L_0000017c43efe450, L_0000017c43efcd30, C4<0>, C4<0>;
L_0000017c43ebbc30 .functor AND 1, L_0000017c43efe450, L_0000017c43efcd30, C4<1>, C4<1>;
v0000017c43a0f2c0_0 .net "S", 0 0, L_0000017c43ebbdf0;  alias, 1 drivers
v0000017c43a10260_0 .net "a", 0 0, L_0000017c43efe450;  alias, 1 drivers
v0000017c43a0fd60_0 .net "b", 0 0, L_0000017c43efcd30;  alias, 1 drivers
v0000017c43a0f040_0 .net "c", 0 0, L_0000017c43ebbc30;  alias, 1 drivers
S_0000017c4396bf40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebbed0 .functor XOR 1, L_0000017c43ebbdf0, L_0000017c43efdff0, C4<0>, C4<0>;
L_0000017c43eba6c0 .functor AND 1, L_0000017c43ebbdf0, L_0000017c43efdff0, C4<1>, C4<1>;
v0000017c43a0e1e0_0 .net "S", 0 0, L_0000017c43ebbed0;  alias, 1 drivers
v0000017c43a0e640_0 .net "a", 0 0, L_0000017c43ebbdf0;  alias, 1 drivers
v0000017c43a0f0e0_0 .net "b", 0 0, L_0000017c43efdff0;  alias, 1 drivers
v0000017c43a0f7c0_0 .net "c", 0 0, L_0000017c43eba6c0;  alias, 1 drivers
S_0000017c4396e970 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4396ec90;
 .timescale 0 0;
P_0000017c4324cb80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43eba730 .functor XOR 1, L_0000017c43cf4d88, L_0000017c43efd2d0, C4<0>, C4<0>;
v0000017c43a10bc0_0 .net *"_ivl_1", 0 0, L_0000017c43efd2d0;  1 drivers
S_0000017c4396d840 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebb7d0 .functor OR 1, L_0000017c43ebbfb0, L_0000017c43ebae30, C4<0>, C4<0>;
v0000017c43a0fea0_0 .net "S", 0 0, L_0000017c43ebbf40;  1 drivers
v0000017c43a0ff40_0 .net "a", 0 0, L_0000017c43efd370;  1 drivers
v0000017c43a127e0_0 .net "b", 0 0, L_0000017c43efd910;  1 drivers
v0000017c43a12600_0 .net "c", 0 0, L_0000017c43ebb7d0;  1 drivers
v0000017c43a11200_0 .net "carry_1", 0 0, L_0000017c43ebbfb0;  1 drivers
v0000017c43a10b20_0 .net "carry_2", 0 0, L_0000017c43ebae30;  1 drivers
v0000017c43a11520_0 .net "cin", 0 0, L_0000017c43efd4b0;  1 drivers
v0000017c43a12060_0 .net "sum_1", 0 0, L_0000017c43ebb760;  1 drivers
S_0000017c4396ae10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebb760 .functor XOR 1, L_0000017c43efd370, L_0000017c43efd910, C4<0>, C4<0>;
L_0000017c43ebbfb0 .functor AND 1, L_0000017c43efd370, L_0000017c43efd910, C4<1>, C4<1>;
v0000017c43a0e780_0 .net "S", 0 0, L_0000017c43ebb760;  alias, 1 drivers
v0000017c43a0fa40_0 .net "a", 0 0, L_0000017c43efd370;  alias, 1 drivers
v0000017c43a0f400_0 .net "b", 0 0, L_0000017c43efd910;  alias, 1 drivers
v0000017c43a0f5e0_0 .net "c", 0 0, L_0000017c43ebbfb0;  alias, 1 drivers
S_0000017c4396b130 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebbf40 .functor XOR 1, L_0000017c43ebb760, L_0000017c43efd4b0, C4<0>, C4<0>;
L_0000017c43ebae30 .functor AND 1, L_0000017c43ebb760, L_0000017c43efd4b0, C4<1>, C4<1>;
v0000017c43a0f680_0 .net "S", 0 0, L_0000017c43ebbf40;  alias, 1 drivers
v0000017c43a0f720_0 .net "a", 0 0, L_0000017c43ebb760;  alias, 1 drivers
v0000017c43a0f860_0 .net "b", 0 0, L_0000017c43efd4b0;  alias, 1 drivers
v0000017c43a0f9a0_0 .net "c", 0 0, L_0000017c43ebae30;  alias, 1 drivers
S_0000017c4396d9d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4396ec90;
 .timescale 0 0;
P_0000017c4324cf40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ebbd80 .functor XOR 1, L_0000017c43cf4d88, L_0000017c43efe6d0, C4<0>, C4<0>;
v0000017c43a12920_0 .net *"_ivl_1", 0 0, L_0000017c43efe6d0;  1 drivers
S_0000017c4396bc20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebaff0 .functor OR 1, L_0000017c43ebaab0, L_0000017c43ebb140, C4<0>, C4<0>;
v0000017c43a11160_0 .net "S", 0 0, L_0000017c43ebbb50;  1 drivers
v0000017c43a10ee0_0 .net "a", 0 0, L_0000017c43efc5b0;  1 drivers
v0000017c43a12a60_0 .net "b", 0 0, L_0000017c43efe770;  1 drivers
v0000017c43a11020_0 .net "c", 0 0, L_0000017c43ebaff0;  1 drivers
v0000017c43a12d80_0 .net "carry_1", 0 0, L_0000017c43ebaab0;  1 drivers
v0000017c43a110c0_0 .net "carry_2", 0 0, L_0000017c43ebb140;  1 drivers
v0000017c43a10d00_0 .net "cin", 0 0, L_0000017c43efe810;  1 drivers
v0000017c43a121a0_0 .net "sum_1", 0 0, L_0000017c43ebc020;  1 drivers
S_0000017c4396eb00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc020 .functor XOR 1, L_0000017c43efc5b0, L_0000017c43efe770, C4<0>, C4<0>;
L_0000017c43ebaab0 .functor AND 1, L_0000017c43efc5b0, L_0000017c43efe770, C4<1>, C4<1>;
v0000017c43a12880_0 .net "S", 0 0, L_0000017c43ebc020;  alias, 1 drivers
v0000017c43a11980_0 .net "a", 0 0, L_0000017c43efc5b0;  alias, 1 drivers
v0000017c43a11e80_0 .net "b", 0 0, L_0000017c43efe770;  alias, 1 drivers
v0000017c43a12e20_0 .net "c", 0 0, L_0000017c43ebaab0;  alias, 1 drivers
S_0000017c4396afa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebbb50 .functor XOR 1, L_0000017c43ebc020, L_0000017c43efe810, C4<0>, C4<0>;
L_0000017c43ebb140 .functor AND 1, L_0000017c43ebc020, L_0000017c43efe810, C4<1>, C4<1>;
v0000017c43a12240_0 .net "S", 0 0, L_0000017c43ebbb50;  alias, 1 drivers
v0000017c43a11b60_0 .net "a", 0 0, L_0000017c43ebc020;  alias, 1 drivers
v0000017c43a122e0_0 .net "b", 0 0, L_0000017c43efe810;  alias, 1 drivers
v0000017c43a115c0_0 .net "c", 0 0, L_0000017c43ebb140;  alias, 1 drivers
S_0000017c4396a640 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c780 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf4f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebcb10 .functor BUFZ 1, L_0000017c43cf4f38, C4<0>, C4<0>, C4<0>;
v0000017c43a147c0_0 .net "S", 4 0, L_0000017c43eff0d0;  alias, 1 drivers
v0000017c43a14ea0_0 .net *"_ivl_0", 0 0, L_0000017c43ebb990;  1 drivers
v0000017c43a158a0_0 .net *"_ivl_10", 0 0, L_0000017c43ebba70;  1 drivers
v0000017c43a13140_0 .net *"_ivl_20", 0 0, L_0000017c43ebb450;  1 drivers
v0000017c43a14040_0 .net *"_ivl_30", 0 0, L_0000017c43ebc1e0;  1 drivers
v0000017c43a131e0_0 .net *"_ivl_40", 0 0, L_0000017c43ebc560;  1 drivers
v0000017c43a13280_0 .net *"_ivl_56", 0 0, L_0000017c43ebcb10;  1 drivers
v0000017c43a13640_0 .net "a", 4 0, L_0000017c43eff710;  alias, 1 drivers
v0000017c43a162a0_0 .net "b", 4 0, L_0000017c43efec70;  alias, 1 drivers
v0000017c43a16de0_0 .net "b1", 4 0, L_0000017c43eff5d0;  1 drivers
v0000017c43a16ac0_0 .net "c", 0 0, L_0000017c43efebd0;  alias, 1 drivers
v0000017c43a16200_0 .net "cin", 0 0, L_0000017c43cf4f38;  1 drivers
v0000017c43a16a20_0 .net "co", 5 0, L_0000017c43f00ed0;  1 drivers
L_0000017c43eff210 .part L_0000017c43efec70, 0, 1;
L_0000017c43f00a70 .part L_0000017c43eff710, 0, 1;
L_0000017c43efea90 .part L_0000017c43eff5d0, 0, 1;
L_0000017c43f00e30 .part L_0000017c43f00ed0, 0, 1;
L_0000017c43eff170 .part L_0000017c43efec70, 1, 1;
L_0000017c43effdf0 .part L_0000017c43eff710, 1, 1;
L_0000017c43eff8f0 .part L_0000017c43eff5d0, 1, 1;
L_0000017c43f00070 .part L_0000017c43f00ed0, 1, 1;
L_0000017c43eff850 .part L_0000017c43efec70, 2, 1;
L_0000017c43eff990 .part L_0000017c43eff710, 2, 1;
L_0000017c43efef90 .part L_0000017c43eff5d0, 2, 1;
L_0000017c43efee50 .part L_0000017c43f00ed0, 2, 1;
L_0000017c43f00110 .part L_0000017c43efec70, 3, 1;
L_0000017c43efeb30 .part L_0000017c43eff710, 3, 1;
L_0000017c43f00430 .part L_0000017c43eff5d0, 3, 1;
L_0000017c43effe90 .part L_0000017c43f00ed0, 3, 1;
LS_0000017c43eff5d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebb990, L_0000017c43ebba70, L_0000017c43ebb450, L_0000017c43ebc1e0;
LS_0000017c43eff5d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43ebc560;
L_0000017c43eff5d0 .concat8 [ 4 1 0 0], LS_0000017c43eff5d0_0_0, LS_0000017c43eff5d0_0_4;
L_0000017c43eff2b0 .part L_0000017c43efec70, 4, 1;
L_0000017c43effb70 .part L_0000017c43eff710, 4, 1;
L_0000017c43efffd0 .part L_0000017c43eff5d0, 4, 1;
L_0000017c43eff350 .part L_0000017c43f00ed0, 4, 1;
LS_0000017c43eff0d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebb290, L_0000017c43ebadc0, L_0000017c43ebc250, L_0000017c43ebd280;
LS_0000017c43eff0d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43ebcc60;
L_0000017c43eff0d0 .concat8 [ 4 1 0 0], LS_0000017c43eff0d0_0_0, LS_0000017c43eff0d0_0_4;
LS_0000017c43f00ed0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebcb10, L_0000017c43ebab90, L_0000017c43ebb3e0, L_0000017c43ebdc20;
LS_0000017c43f00ed0_0_4 .concat8 [ 1 1 0 0], L_0000017c43ebc4f0, L_0000017c43ebdad0;
L_0000017c43f00ed0 .concat8 [ 4 2 0 0], LS_0000017c43f00ed0_0_0, LS_0000017c43f00ed0_0_4;
L_0000017c43efebd0 .part L_0000017c43f00ed0, 5, 1;
S_0000017c4396a7d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4396a640;
 .timescale 0 0;
P_0000017c4324cfc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebb990 .functor XOR 1, L_0000017c43cf4f38, L_0000017c43eff210, C4<0>, C4<0>;
v0000017c43a11fc0_0 .net *"_ivl_1", 0 0, L_0000017c43eff210;  1 drivers
S_0000017c4396ee20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebab90 .functor OR 1, L_0000017c43eba8f0, L_0000017c43eba960, C4<0>, C4<0>;
v0000017c43a117a0_0 .net "S", 0 0, L_0000017c43ebb290;  1 drivers
v0000017c43a10da0_0 .net "a", 0 0, L_0000017c43f00a70;  1 drivers
v0000017c43a11840_0 .net "b", 0 0, L_0000017c43efea90;  1 drivers
v0000017c43a10a80_0 .net "c", 0 0, L_0000017c43ebab90;  1 drivers
v0000017c43a12740_0 .net "carry_1", 0 0, L_0000017c43eba8f0;  1 drivers
v0000017c43a12420_0 .net "carry_2", 0 0, L_0000017c43eba960;  1 drivers
v0000017c43a13000_0 .net "cin", 0 0, L_0000017c43f00e30;  1 drivers
v0000017c43a130a0_0 .net "sum_1", 0 0, L_0000017c43eba880;  1 drivers
S_0000017c4396efb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eba880 .functor XOR 1, L_0000017c43f00a70, L_0000017c43efea90, C4<0>, C4<0>;
L_0000017c43eba8f0 .functor AND 1, L_0000017c43f00a70, L_0000017c43efea90, C4<1>, C4<1>;
v0000017c43a12f60_0 .net "S", 0 0, L_0000017c43eba880;  alias, 1 drivers
v0000017c43a12b00_0 .net "a", 0 0, L_0000017c43f00a70;  alias, 1 drivers
v0000017c43a11340_0 .net "b", 0 0, L_0000017c43efea90;  alias, 1 drivers
v0000017c43a113e0_0 .net "c", 0 0, L_0000017c43eba8f0;  alias, 1 drivers
S_0000017c4396b5e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebb290 .functor XOR 1, L_0000017c43eba880, L_0000017c43f00e30, C4<0>, C4<0>;
L_0000017c43eba960 .functor AND 1, L_0000017c43eba880, L_0000017c43f00e30, C4<1>, C4<1>;
v0000017c43a12100_0 .net "S", 0 0, L_0000017c43ebb290;  alias, 1 drivers
v0000017c43a11480_0 .net "a", 0 0, L_0000017c43eba880;  alias, 1 drivers
v0000017c43a129c0_0 .net "b", 0 0, L_0000017c43f00e30;  alias, 1 drivers
v0000017c43a11700_0 .net "c", 0 0, L_0000017c43eba960;  alias, 1 drivers
S_0000017c4396b770 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4396a640;
 .timescale 0 0;
P_0000017c4324c3c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ebba70 .functor XOR 1, L_0000017c43cf4f38, L_0000017c43eff170, C4<0>, C4<0>;
v0000017c43a13320_0 .net *"_ivl_1", 0 0, L_0000017c43eff170;  1 drivers
S_0000017c4396b900 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4396b770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebb3e0 .functor OR 1, L_0000017c43ebac70, L_0000017c43ebb300, C4<0>, C4<0>;
v0000017c43a11c00_0 .net "S", 0 0, L_0000017c43ebadc0;  1 drivers
v0000017c43a11ca0_0 .net "a", 0 0, L_0000017c43effdf0;  1 drivers
v0000017c43a124c0_0 .net "b", 0 0, L_0000017c43eff8f0;  1 drivers
v0000017c43a12560_0 .net "c", 0 0, L_0000017c43ebb3e0;  1 drivers
v0000017c43a138c0_0 .net "carry_1", 0 0, L_0000017c43ebac70;  1 drivers
v0000017c43a149a0_0 .net "carry_2", 0 0, L_0000017c43ebb300;  1 drivers
v0000017c43a15120_0 .net "cin", 0 0, L_0000017c43f00070;  1 drivers
v0000017c43a13960_0 .net "sum_1", 0 0, L_0000017c43ebac00;  1 drivers
S_0000017c439740f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4396b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebac00 .functor XOR 1, L_0000017c43effdf0, L_0000017c43eff8f0, C4<0>, C4<0>;
L_0000017c43ebac70 .functor AND 1, L_0000017c43effdf0, L_0000017c43eff8f0, C4<1>, C4<1>;
v0000017c43a11de0_0 .net "S", 0 0, L_0000017c43ebac00;  alias, 1 drivers
v0000017c43a10940_0 .net "a", 0 0, L_0000017c43effdf0;  alias, 1 drivers
v0000017c43a118e0_0 .net "b", 0 0, L_0000017c43eff8f0;  alias, 1 drivers
v0000017c43a109e0_0 .net "c", 0 0, L_0000017c43ebac70;  alias, 1 drivers
S_0000017c43971210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4396b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebadc0 .functor XOR 1, L_0000017c43ebac00, L_0000017c43f00070, C4<0>, C4<0>;
L_0000017c43ebb300 .functor AND 1, L_0000017c43ebac00, L_0000017c43f00070, C4<1>, C4<1>;
v0000017c43a11d40_0 .net "S", 0 0, L_0000017c43ebadc0;  alias, 1 drivers
v0000017c43a10e40_0 .net "a", 0 0, L_0000017c43ebac00;  alias, 1 drivers
v0000017c43a11a20_0 .net "b", 0 0, L_0000017c43f00070;  alias, 1 drivers
v0000017c43a11ac0_0 .net "c", 0 0, L_0000017c43ebb300;  alias, 1 drivers
S_0000017c43974a50 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4396a640;
 .timescale 0 0;
P_0000017c4324cb40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ebb450 .functor XOR 1, L_0000017c43cf4f38, L_0000017c43eff850, C4<0>, C4<0>;
v0000017c43a156c0_0 .net *"_ivl_1", 0 0, L_0000017c43eff850;  1 drivers
S_0000017c43975ea0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43974a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebdc20 .functor OR 1, L_0000017c43ebdbb0, L_0000017c43ebc6b0, C4<0>, C4<0>;
v0000017c43a14900_0 .net "S", 0 0, L_0000017c43ebc250;  1 drivers
v0000017c43a14d60_0 .net "a", 0 0, L_0000017c43eff990;  1 drivers
v0000017c43a14a40_0 .net "b", 0 0, L_0000017c43efef90;  1 drivers
v0000017c43a14220_0 .net "c", 0 0, L_0000017c43ebdc20;  1 drivers
v0000017c43a14860_0 .net "carry_1", 0 0, L_0000017c43ebdbb0;  1 drivers
v0000017c43a15580_0 .net "carry_2", 0 0, L_0000017c43ebc6b0;  1 drivers
v0000017c43a145e0_0 .net "cin", 0 0, L_0000017c43efee50;  1 drivers
v0000017c43a13d20_0 .net "sum_1", 0 0, L_0000017c43ebc410;  1 drivers
S_0000017c43972fc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43975ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc410 .functor XOR 1, L_0000017c43eff990, L_0000017c43efef90, C4<0>, C4<0>;
L_0000017c43ebdbb0 .functor AND 1, L_0000017c43eff990, L_0000017c43efef90, C4<1>, C4<1>;
v0000017c43a140e0_0 .net "S", 0 0, L_0000017c43ebc410;  alias, 1 drivers
v0000017c43a13780_0 .net "a", 0 0, L_0000017c43eff990;  alias, 1 drivers
v0000017c43a15260_0 .net "b", 0 0, L_0000017c43efef90;  alias, 1 drivers
v0000017c43a151c0_0 .net "c", 0 0, L_0000017c43ebdbb0;  alias, 1 drivers
S_0000017c43975860 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43975ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc250 .functor XOR 1, L_0000017c43ebc410, L_0000017c43efee50, C4<0>, C4<0>;
L_0000017c43ebc6b0 .functor AND 1, L_0000017c43ebc410, L_0000017c43efee50, C4<1>, C4<1>;
v0000017c43a14f40_0 .net "S", 0 0, L_0000017c43ebc250;  alias, 1 drivers
v0000017c43a14180_0 .net "a", 0 0, L_0000017c43ebc410;  alias, 1 drivers
v0000017c43a15620_0 .net "b", 0 0, L_0000017c43efee50;  alias, 1 drivers
v0000017c43a15300_0 .net "c", 0 0, L_0000017c43ebc6b0;  alias, 1 drivers
S_0000017c43971b70 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4396a640;
 .timescale 0 0;
P_0000017c4324c7c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ebc1e0 .functor XOR 1, L_0000017c43cf4f38, L_0000017c43f00110, C4<0>, C4<0>;
v0000017c43a14c20_0 .net *"_ivl_1", 0 0, L_0000017c43f00110;  1 drivers
S_0000017c439724d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43971b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebc4f0 .functor OR 1, L_0000017c43ebc8e0, L_0000017c43ebd2f0, C4<0>, C4<0>;
v0000017c43a14360_0 .net "S", 0 0, L_0000017c43ebd280;  1 drivers
v0000017c43a13820_0 .net "a", 0 0, L_0000017c43efeb30;  1 drivers
v0000017c43a13b40_0 .net "b", 0 0, L_0000017c43f00430;  1 drivers
v0000017c43a14fe0_0 .net "c", 0 0, L_0000017c43ebc4f0;  1 drivers
v0000017c43a15440_0 .net "carry_1", 0 0, L_0000017c43ebc8e0;  1 drivers
v0000017c43a14b80_0 .net "carry_2", 0 0, L_0000017c43ebd2f0;  1 drivers
v0000017c43a15760_0 .net "cin", 0 0, L_0000017c43effe90;  1 drivers
v0000017c43a13a00_0 .net "sum_1", 0 0, L_0000017c43ebc2c0;  1 drivers
S_0000017c43971530 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439724d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc2c0 .functor XOR 1, L_0000017c43efeb30, L_0000017c43f00430, C4<0>, C4<0>;
L_0000017c43ebc8e0 .functor AND 1, L_0000017c43efeb30, L_0000017c43f00430, C4<1>, C4<1>;
v0000017c43a133c0_0 .net "S", 0 0, L_0000017c43ebc2c0;  alias, 1 drivers
v0000017c43a142c0_0 .net "a", 0 0, L_0000017c43efeb30;  alias, 1 drivers
v0000017c43a14ae0_0 .net "b", 0 0, L_0000017c43f00430;  alias, 1 drivers
v0000017c43a14720_0 .net "c", 0 0, L_0000017c43ebc8e0;  alias, 1 drivers
S_0000017c43970ef0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439724d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd280 .functor XOR 1, L_0000017c43ebc2c0, L_0000017c43effe90, C4<0>, C4<0>;
L_0000017c43ebd2f0 .functor AND 1, L_0000017c43ebc2c0, L_0000017c43effe90, C4<1>, C4<1>;
v0000017c43a14540_0 .net "S", 0 0, L_0000017c43ebd280;  alias, 1 drivers
v0000017c43a14680_0 .net "a", 0 0, L_0000017c43ebc2c0;  alias, 1 drivers
v0000017c43a13500_0 .net "b", 0 0, L_0000017c43effe90;  alias, 1 drivers
v0000017c43a13460_0 .net "c", 0 0, L_0000017c43ebd2f0;  alias, 1 drivers
S_0000017c43976030 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4396a640;
 .timescale 0 0;
P_0000017c4324d1c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ebc560 .functor XOR 1, L_0000017c43cf4f38, L_0000017c43eff2b0, C4<0>, C4<0>;
v0000017c43a144a0_0 .net *"_ivl_1", 0 0, L_0000017c43eff2b0;  1 drivers
S_0000017c43970bd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43976030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebdad0 .functor OR 1, L_0000017c43ebcd40, L_0000017c43ebd9f0, C4<0>, C4<0>;
v0000017c43a13c80_0 .net "S", 0 0, L_0000017c43ebcc60;  1 drivers
v0000017c43a13e60_0 .net "a", 0 0, L_0000017c43effb70;  1 drivers
v0000017c43a14cc0_0 .net "b", 0 0, L_0000017c43efffd0;  1 drivers
v0000017c43a13f00_0 .net "c", 0 0, L_0000017c43ebdad0;  1 drivers
v0000017c43a154e0_0 .net "carry_1", 0 0, L_0000017c43ebcd40;  1 drivers
v0000017c43a13fa0_0 .net "carry_2", 0 0, L_0000017c43ebd9f0;  1 drivers
v0000017c43a14400_0 .net "cin", 0 0, L_0000017c43eff350;  1 drivers
v0000017c43a14e00_0 .net "sum_1", 0 0, L_0000017c43ebc950;  1 drivers
S_0000017c43972660 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43970bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc950 .functor XOR 1, L_0000017c43effb70, L_0000017c43efffd0, C4<0>, C4<0>;
L_0000017c43ebcd40 .functor AND 1, L_0000017c43effb70, L_0000017c43efffd0, C4<1>, C4<1>;
v0000017c43a13aa0_0 .net "S", 0 0, L_0000017c43ebc950;  alias, 1 drivers
v0000017c43a136e0_0 .net "a", 0 0, L_0000017c43effb70;  alias, 1 drivers
v0000017c43a15080_0 .net "b", 0 0, L_0000017c43efffd0;  alias, 1 drivers
v0000017c43a135a0_0 .net "c", 0 0, L_0000017c43ebcd40;  alias, 1 drivers
S_0000017c43975090 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43970bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebcc60 .functor XOR 1, L_0000017c43ebc950, L_0000017c43eff350, C4<0>, C4<0>;
L_0000017c43ebd9f0 .functor AND 1, L_0000017c43ebc950, L_0000017c43eff350, C4<1>, C4<1>;
v0000017c43a153a0_0 .net "S", 0 0, L_0000017c43ebcc60;  alias, 1 drivers
v0000017c43a13dc0_0 .net "a", 0 0, L_0000017c43ebc950;  alias, 1 drivers
v0000017c43a13be0_0 .net "b", 0 0, L_0000017c43eff350;  alias, 1 drivers
v0000017c43a15800_0 .net "c", 0 0, L_0000017c43ebd9f0;  alias, 1 drivers
S_0000017c43973f60 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324c940 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf4f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebd8a0 .functor BUFZ 1, L_0000017c43cf4f80, C4<0>, C4<0>, C4<0>;
v0000017c43a19040_0 .net "S", 4 0, L_0000017c43effcb0;  alias, 1 drivers
v0000017c43a19680_0 .net *"_ivl_0", 0 0, L_0000017c43ebc330;  1 drivers
v0000017c43a19a40_0 .net *"_ivl_10", 0 0, L_0000017c43ebd670;  1 drivers
v0000017c43a1a260_0 .net *"_ivl_20", 0 0, L_0000017c43ebce90;  1 drivers
v0000017c43a192c0_0 .net *"_ivl_30", 0 0, L_0000017c43ebd440;  1 drivers
v0000017c43a1a080_0 .net *"_ivl_40", 0 0, L_0000017c43ebc870;  1 drivers
v0000017c43a19180_0 .net *"_ivl_56", 0 0, L_0000017c43ebd8a0;  1 drivers
v0000017c43a19720_0 .net "a", 4 0, L_0000017c43eff0d0;  alias, 1 drivers
v0000017c43a1a620_0 .net "b", 4 0, o0000017c439a9288;  alias, 0 drivers
v0000017c43a197c0_0 .net "b1", 4 0, L_0000017c43effa30;  1 drivers
v0000017c43a18500_0 .net "c", 0 0, L_0000017c43f00750;  alias, 1 drivers
v0000017c43a19860_0 .net "cin", 0 0, L_0000017c43cf4f80;  1 drivers
v0000017c43a183c0_0 .net "co", 5 0, L_0000017c43f004d0;  1 drivers
L_0000017c43efeef0 .part o0000017c439a9288, 0, 1;
L_0000017c43f00f70 .part L_0000017c43eff0d0, 0, 1;
L_0000017c43f00cf0 .part L_0000017c43effa30, 0, 1;
L_0000017c43eff3f0 .part L_0000017c43f004d0, 0, 1;
L_0000017c43eff490 .part o0000017c439a9288, 1, 1;
L_0000017c43f006b0 .part L_0000017c43eff0d0, 1, 1;
L_0000017c43f009d0 .part L_0000017c43effa30, 1, 1;
L_0000017c43f00610 .part L_0000017c43f004d0, 1, 1;
L_0000017c43eff530 .part o0000017c439a9288, 2, 1;
L_0000017c43f00250 .part L_0000017c43eff0d0, 2, 1;
L_0000017c43eff670 .part L_0000017c43effa30, 2, 1;
L_0000017c43eff7b0 .part L_0000017c43f004d0, 2, 1;
L_0000017c43effd50 .part o0000017c439a9288, 3, 1;
L_0000017c43f010b0 .part L_0000017c43eff0d0, 3, 1;
L_0000017c43f00b10 .part L_0000017c43effa30, 3, 1;
L_0000017c43f002f0 .part L_0000017c43f004d0, 3, 1;
LS_0000017c43effa30_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebc330, L_0000017c43ebd670, L_0000017c43ebce90, L_0000017c43ebd440;
LS_0000017c43effa30_0_4 .concat8 [ 1 0 0 0], L_0000017c43ebc870;
L_0000017c43effa30 .concat8 [ 4 1 0 0], LS_0000017c43effa30_0_0, LS_0000017c43effa30_0_4;
L_0000017c43effad0 .part o0000017c439a9288, 4, 1;
L_0000017c43f00d90 .part L_0000017c43eff0d0, 4, 1;
L_0000017c43f00390 .part L_0000017c43effa30, 4, 1;
L_0000017c43efff30 .part L_0000017c43f004d0, 4, 1;
LS_0000017c43effcb0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebc3a0, L_0000017c43ebc480, L_0000017c43ebda60, L_0000017c43ebd3d0;
LS_0000017c43effcb0_0_4 .concat8 [ 1 0 0 0], L_0000017c43ebcdb0;
L_0000017c43effcb0 .concat8 [ 4 1 0 0], LS_0000017c43effcb0_0_0, LS_0000017c43effcb0_0_4;
LS_0000017c43f004d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebd8a0, L_0000017c43ebdb40, L_0000017c43ebd7c0, L_0000017c43ebd750;
LS_0000017c43f004d0_0_4 .concat8 [ 1 1 0 0], L_0000017c43ebc9c0, L_0000017c43ebca30;
L_0000017c43f004d0 .concat8 [ 4 2 0 0], LS_0000017c43f004d0_0_0, LS_0000017c43f004d0_0_4;
L_0000017c43f00750 .part L_0000017c43f004d0, 5, 1;
S_0000017c43975d10 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43973f60;
 .timescale 0 0;
P_0000017c4324d200 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebc330 .functor XOR 1, L_0000017c43cf4f80, L_0000017c43efeef0, C4<0>, C4<0>;
v0000017c43a165c0_0 .net *"_ivl_1", 0 0, L_0000017c43efeef0;  1 drivers
S_0000017c43974280 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43975d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebdb40 .functor OR 1, L_0000017c43ebd600, L_0000017c43ebc5d0, C4<0>, C4<0>;
v0000017c43a17100_0 .net "S", 0 0, L_0000017c43ebc3a0;  1 drivers
v0000017c43a15940_0 .net "a", 0 0, L_0000017c43f00f70;  1 drivers
v0000017c43a160c0_0 .net "b", 0 0, L_0000017c43f00cf0;  1 drivers
v0000017c43a17240_0 .net "c", 0 0, L_0000017c43ebdb40;  1 drivers
v0000017c43a17920_0 .net "carry_1", 0 0, L_0000017c43ebd600;  1 drivers
v0000017c43a15f80_0 .net "carry_2", 0 0, L_0000017c43ebc5d0;  1 drivers
v0000017c43a17ba0_0 .net "cin", 0 0, L_0000017c43eff3f0;  1 drivers
v0000017c43a172e0_0 .net "sum_1", 0 0, L_0000017c43ebd590;  1 drivers
S_0000017c43973c40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43974280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd590 .functor XOR 1, L_0000017c43f00f70, L_0000017c43f00cf0, C4<0>, C4<0>;
L_0000017c43ebd600 .functor AND 1, L_0000017c43f00f70, L_0000017c43f00cf0, C4<1>, C4<1>;
v0000017c43a17880_0 .net "S", 0 0, L_0000017c43ebd590;  alias, 1 drivers
v0000017c43a17420_0 .net "a", 0 0, L_0000017c43f00f70;  alias, 1 drivers
v0000017c43a17b00_0 .net "b", 0 0, L_0000017c43f00cf0;  alias, 1 drivers
v0000017c43a16160_0 .net "c", 0 0, L_0000017c43ebd600;  alias, 1 drivers
S_0000017c43973ab0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43974280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc3a0 .functor XOR 1, L_0000017c43ebd590, L_0000017c43eff3f0, C4<0>, C4<0>;
L_0000017c43ebc5d0 .functor AND 1, L_0000017c43ebd590, L_0000017c43eff3f0, C4<1>, C4<1>;
v0000017c43a17ec0_0 .net "S", 0 0, L_0000017c43ebc3a0;  alias, 1 drivers
v0000017c43a15d00_0 .net "a", 0 0, L_0000017c43ebd590;  alias, 1 drivers
v0000017c43a171a0_0 .net "b", 0 0, L_0000017c43eff3f0;  alias, 1 drivers
v0000017c43a17060_0 .net "c", 0 0, L_0000017c43ebc5d0;  alias, 1 drivers
S_0000017c439748c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43973f60;
 .timescale 0 0;
P_0000017c4324cc40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ebd670 .functor XOR 1, L_0000017c43cf4f80, L_0000017c43eff490, C4<0>, C4<0>;
v0000017c43a17a60_0 .net *"_ivl_1", 0 0, L_0000017c43eff490;  1 drivers
S_0000017c43973920 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439748c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebd7c0 .functor OR 1, L_0000017c43ebc720, L_0000017c43ebd830, C4<0>, C4<0>;
v0000017c43a16b60_0 .net "S", 0 0, L_0000017c43ebc480;  1 drivers
v0000017c43a16480_0 .net "a", 0 0, L_0000017c43f006b0;  1 drivers
v0000017c43a16ca0_0 .net "b", 0 0, L_0000017c43f009d0;  1 drivers
v0000017c43a163e0_0 .net "c", 0 0, L_0000017c43ebd7c0;  1 drivers
v0000017c43a16660_0 .net "carry_1", 0 0, L_0000017c43ebc720;  1 drivers
v0000017c43a17c40_0 .net "carry_2", 0 0, L_0000017c43ebd830;  1 drivers
v0000017c43a15e40_0 .net "cin", 0 0, L_0000017c43f00610;  1 drivers
v0000017c43a17d80_0 .net "sum_1", 0 0, L_0000017c43ebd1a0;  1 drivers
S_0000017c43972ca0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43973920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd1a0 .functor XOR 1, L_0000017c43f006b0, L_0000017c43f009d0, C4<0>, C4<0>;
L_0000017c43ebc720 .functor AND 1, L_0000017c43f006b0, L_0000017c43f009d0, C4<1>, C4<1>;
v0000017c43a16020_0 .net "S", 0 0, L_0000017c43ebd1a0;  alias, 1 drivers
v0000017c43a16340_0 .net "a", 0 0, L_0000017c43f006b0;  alias, 1 drivers
v0000017c43a179c0_0 .net "b", 0 0, L_0000017c43f009d0;  alias, 1 drivers
v0000017c43a16520_0 .net "c", 0 0, L_0000017c43ebc720;  alias, 1 drivers
S_0000017c43971e90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43973920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc480 .functor XOR 1, L_0000017c43ebd1a0, L_0000017c43f00610, C4<0>, C4<0>;
L_0000017c43ebd830 .functor AND 1, L_0000017c43ebd1a0, L_0000017c43f00610, C4<1>, C4<1>;
v0000017c43a17e20_0 .net "S", 0 0, L_0000017c43ebc480;  alias, 1 drivers
v0000017c43a17ce0_0 .net "a", 0 0, L_0000017c43ebd1a0;  alias, 1 drivers
v0000017c43a176a0_0 .net "b", 0 0, L_0000017c43f00610;  alias, 1 drivers
v0000017c43a17380_0 .net "c", 0 0, L_0000017c43ebd830;  alias, 1 drivers
S_0000017c43976b20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43973f60;
 .timescale 0 0;
P_0000017c4324c980 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ebce90 .functor XOR 1, L_0000017c43cf4f80, L_0000017c43eff530, C4<0>, C4<0>;
v0000017c43a177e0_0 .net *"_ivl_1", 0 0, L_0000017c43eff530;  1 drivers
S_0000017c439761c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43976b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebd750 .functor OR 1, L_0000017c43ebc100, L_0000017c43ebc640, C4<0>, C4<0>;
v0000017c43a180a0_0 .net "S", 0 0, L_0000017c43ebda60;  1 drivers
v0000017c43a15a80_0 .net "a", 0 0, L_0000017c43f00250;  1 drivers
v0000017c43a15b20_0 .net "b", 0 0, L_0000017c43eff670;  1 drivers
v0000017c43a17600_0 .net "c", 0 0, L_0000017c43ebd750;  1 drivers
v0000017c43a15bc0_0 .net "carry_1", 0 0, L_0000017c43ebc100;  1 drivers
v0000017c43a17740_0 .net "carry_2", 0 0, L_0000017c43ebc640;  1 drivers
v0000017c43a167a0_0 .net "cin", 0 0, L_0000017c43eff7b0;  1 drivers
v0000017c43a16840_0 .net "sum_1", 0 0, L_0000017c43ebc790;  1 drivers
S_0000017c439713a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439761c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc790 .functor XOR 1, L_0000017c43f00250, L_0000017c43eff670, C4<0>, C4<0>;
L_0000017c43ebc100 .functor AND 1, L_0000017c43f00250, L_0000017c43eff670, C4<1>, C4<1>;
v0000017c43a16d40_0 .net "S", 0 0, L_0000017c43ebc790;  alias, 1 drivers
v0000017c43a18000_0 .net "a", 0 0, L_0000017c43f00250;  alias, 1 drivers
v0000017c43a17f60_0 .net "b", 0 0, L_0000017c43eff670;  alias, 1 drivers
v0000017c43a15da0_0 .net "c", 0 0, L_0000017c43ebc100;  alias, 1 drivers
S_0000017c43972340 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439761c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebda60 .functor XOR 1, L_0000017c43ebc790, L_0000017c43eff7b0, C4<0>, C4<0>;
L_0000017c43ebc640 .functor AND 1, L_0000017c43ebc790, L_0000017c43eff7b0, C4<1>, C4<1>;
v0000017c43a174c0_0 .net "S", 0 0, L_0000017c43ebda60;  alias, 1 drivers
v0000017c43a159e0_0 .net "a", 0 0, L_0000017c43ebc790;  alias, 1 drivers
v0000017c43a16700_0 .net "b", 0 0, L_0000017c43eff7b0;  alias, 1 drivers
v0000017c43a17560_0 .net "c", 0 0, L_0000017c43ebc640;  alias, 1 drivers
S_0000017c43971850 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43973f60;
 .timescale 0 0;
P_0000017c4324c400 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ebd440 .functor XOR 1, L_0000017c43cf4f80, L_0000017c43effd50, C4<0>, C4<0>;
v0000017c43a19d60_0 .net *"_ivl_1", 0 0, L_0000017c43effd50;  1 drivers
S_0000017c439727f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43971850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebc9c0 .functor OR 1, L_0000017c43ebc170, L_0000017c43ebcf70, C4<0>, C4<0>;
v0000017c43a18dc0_0 .net "S", 0 0, L_0000017c43ebd3d0;  1 drivers
v0000017c43a18aa0_0 .net "a", 0 0, L_0000017c43f010b0;  1 drivers
v0000017c43a1a800_0 .net "b", 0 0, L_0000017c43f00b10;  1 drivers
v0000017c43a19900_0 .net "c", 0 0, L_0000017c43ebc9c0;  1 drivers
v0000017c43a18640_0 .net "carry_1", 0 0, L_0000017c43ebc170;  1 drivers
v0000017c43a188c0_0 .net "carry_2", 0 0, L_0000017c43ebcf70;  1 drivers
v0000017c43a18d20_0 .net "cin", 0 0, L_0000017c43f002f0;  1 drivers
v0000017c43a1a440_0 .net "sum_1", 0 0, L_0000017c43ebd360;  1 drivers
S_0000017c43976350 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439727f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd360 .functor XOR 1, L_0000017c43f010b0, L_0000017c43f00b10, C4<0>, C4<0>;
L_0000017c43ebc170 .functor AND 1, L_0000017c43f010b0, L_0000017c43f00b10, C4<1>, C4<1>;
v0000017c43a15c60_0 .net "S", 0 0, L_0000017c43ebd360;  alias, 1 drivers
v0000017c43a15ee0_0 .net "a", 0 0, L_0000017c43f010b0;  alias, 1 drivers
v0000017c43a168e0_0 .net "b", 0 0, L_0000017c43f00b10;  alias, 1 drivers
v0000017c43a16980_0 .net "c", 0 0, L_0000017c43ebc170;  alias, 1 drivers
S_0000017c439716c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439727f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd3d0 .functor XOR 1, L_0000017c43ebd360, L_0000017c43f002f0, C4<0>, C4<0>;
L_0000017c43ebcf70 .functor AND 1, L_0000017c43ebd360, L_0000017c43f002f0, C4<1>, C4<1>;
v0000017c43a16e80_0 .net "S", 0 0, L_0000017c43ebd3d0;  alias, 1 drivers
v0000017c43a16c00_0 .net "a", 0 0, L_0000017c43ebd360;  alias, 1 drivers
v0000017c43a16f20_0 .net "b", 0 0, L_0000017c43f002f0;  alias, 1 drivers
v0000017c43a16fc0_0 .net "c", 0 0, L_0000017c43ebcf70;  alias, 1 drivers
S_0000017c439719e0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43973f60;
 .timescale 0 0;
P_0000017c4324cd00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ebc870 .functor XOR 1, L_0000017c43cf4f80, L_0000017c43effad0, C4<0>, C4<0>;
v0000017c43a190e0_0 .net *"_ivl_1", 0 0, L_0000017c43effad0;  1 drivers
S_0000017c43971d00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439719e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebca30 .functor OR 1, L_0000017c43ebdc90, L_0000017c43ebd4b0, C4<0>, C4<0>;
v0000017c43a18b40_0 .net "S", 0 0, L_0000017c43ebcdb0;  1 drivers
v0000017c43a18fa0_0 .net "a", 0 0, L_0000017c43f00d90;  1 drivers
v0000017c43a19540_0 .net "b", 0 0, L_0000017c43f00390;  1 drivers
v0000017c43a195e0_0 .net "c", 0 0, L_0000017c43ebca30;  1 drivers
v0000017c43a18be0_0 .net "carry_1", 0 0, L_0000017c43ebdc90;  1 drivers
v0000017c43a1a120_0 .net "carry_2", 0 0, L_0000017c43ebd4b0;  1 drivers
v0000017c43a18f00_0 .net "cin", 0 0, L_0000017c43efff30;  1 drivers
v0000017c43a18460_0 .net "sum_1", 0 0, L_0000017c43ebc800;  1 drivers
S_0000017c43972980 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43971d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc800 .functor XOR 1, L_0000017c43f00d90, L_0000017c43f00390, C4<0>, C4<0>;
L_0000017c43ebdc90 .functor AND 1, L_0000017c43f00d90, L_0000017c43f00390, C4<1>, C4<1>;
v0000017c43a199a0_0 .net "S", 0 0, L_0000017c43ebc800;  alias, 1 drivers
v0000017c43a18e60_0 .net "a", 0 0, L_0000017c43f00d90;  alias, 1 drivers
v0000017c43a186e0_0 .net "b", 0 0, L_0000017c43f00390;  alias, 1 drivers
v0000017c43a18960_0 .net "c", 0 0, L_0000017c43ebdc90;  alias, 1 drivers
S_0000017c43972b10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43971d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebcdb0 .functor XOR 1, L_0000017c43ebc800, L_0000017c43efff30, C4<0>, C4<0>;
L_0000017c43ebd4b0 .functor AND 1, L_0000017c43ebc800, L_0000017c43efff30, C4<1>, C4<1>;
v0000017c43a18a00_0 .net "S", 0 0, L_0000017c43ebcdb0;  alias, 1 drivers
v0000017c43a18780_0 .net "a", 0 0, L_0000017c43ebc800;  alias, 1 drivers
v0000017c43a19ae0_0 .net "b", 0 0, L_0000017c43efff30;  alias, 1 drivers
v0000017c43a18c80_0 .net "c", 0 0, L_0000017c43ebd4b0;  alias, 1 drivers
S_0000017c43972020 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ebbbc0 .functor AND 1, L_0000017c43efca10, L_0000017c43efd0f0, C4<1>, C4<1>;
v0000017c43a1a6c0_0 .net "X", 0 0, L_0000017c43efca10;  alias, 1 drivers
v0000017c43a18140_0 .net "Y", 0 0, L_0000017c43efd0f0;  alias, 1 drivers
v0000017c43a19220_0 .net "Z", 2 0, L_0000017c43efe3b0;  alias, 1 drivers
L_0000017c43cf4bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a19360_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf4bd8;  1 drivers
L_0000017c43cf4c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a19b80_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf4c20;  1 drivers
v0000017c43a1a580_0 .net *"_ivl_9", 0 0, L_0000017c43ebbbc0;  1 drivers
L_0000017c43efe3b0 .concat8 [ 1 1 1 0], L_0000017c43ebbbc0, L_0000017c43cf4c20, L_0000017c43cf4bd8;
S_0000017c439745a0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ebb0d0 .functor AND 1, L_0000017c43efcab0, L_0000017c43efcf10, C4<1>, C4<1>;
v0000017c43a19c20_0 .net "X", 0 0, L_0000017c43efcab0;  alias, 1 drivers
v0000017c43a19e00_0 .net "Y", 0 0, L_0000017c43efcf10;  alias, 1 drivers
v0000017c43a19cc0_0 .net "Z", 2 0, L_0000017c43efdf50;  alias, 1 drivers
L_0000017c43cf4c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a19400_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf4c68;  1 drivers
L_0000017c43cf4cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a194a0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf4cb0;  1 drivers
v0000017c43a1a1c0_0 .net *"_ivl_9", 0 0, L_0000017c43ebb0d0;  1 drivers
L_0000017c43efdf50 .concat8 [ 1 1 1 0], L_0000017c43ebb0d0, L_0000017c43cf4cb0, L_0000017c43cf4c68;
S_0000017c439721b0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ebb610 .functor AND 1, o0000017c439a96a8, o0000017c439a96d8, C4<1>, C4<1>;
v0000017c43a1a760_0 .net "X", 0 0, o0000017c439a96a8;  alias, 0 drivers
v0000017c43a19ea0_0 .net "Y", 0 0, o0000017c439a96d8;  alias, 0 drivers
v0000017c43a19f40_0 .net "Z", 2 0, L_0000017c43efe590;  alias, 1 drivers
L_0000017c43cf4cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a19fe0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf4cf8;  1 drivers
L_0000017c43cf4d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a1a300_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf4d40;  1 drivers
v0000017c43a1a4e0_0 .net *"_ivl_9", 0 0, L_0000017c43ebb610;  1 drivers
L_0000017c43efe590 .concat8 [ 1 1 1 0], L_0000017c43ebb610, L_0000017c43cf4d40, L_0000017c43cf4cf8;
S_0000017c43972e30 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c435483b0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c435483e8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548420 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43a18820_0 .net *"_ivl_0", 4 0, L_0000017c43effc10;  1 drivers
L_0000017c43cf4e18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a1a3a0_0 .net *"_ivl_3", 1 0, L_0000017c43cf4e18;  1 drivers
v0000017c43a18280_0 .net *"_ivl_6", 2 0, L_0000017c43eff030;  1 drivers
L_0000017c43cf4e60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a1a8a0_0 .net *"_ivl_8", 1 0, L_0000017c43cf4e60;  1 drivers
v0000017c43a181e0_0 .net "a", 2 0, L_0000017c43efe3b0;  alias, 1 drivers
v0000017c43a18320_0 .net "a_out", 4 0, L_0000017c43eff710;  alias, 1 drivers
L_0000017c43effc10 .concat [ 3 2 0 0], L_0000017c43efe3b0, L_0000017c43cf4e18;
L_0000017c43eff030 .part L_0000017c43effc10, 0, 3;
L_0000017c43eff710 .concat [ 2 3 0 0], L_0000017c43cf4e60, L_0000017c43eff030;
S_0000017c439753b0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548460 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548498 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c435484d0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43a185a0_0 .net *"_ivl_0", 4 0, L_0000017c43efedb0;  1 drivers
L_0000017c43cf4ea8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a1cce0_0 .net *"_ivl_3", 1 0, L_0000017c43cf4ea8;  1 drivers
v0000017c43a1ab20_0 .net *"_ivl_6", 3 0, L_0000017c43f01010;  1 drivers
L_0000017c43cf4ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a1c380_0 .net *"_ivl_8", 0 0, L_0000017c43cf4ef0;  1 drivers
v0000017c43a1ba20_0 .net "a", 2 0, L_0000017c43efed10;  alias, 1 drivers
v0000017c43a1b7a0_0 .net "a_out", 4 0, L_0000017c43efec70;  alias, 1 drivers
L_0000017c43efedb0 .concat [ 3 2 0 0], L_0000017c43efed10, L_0000017c43cf4ea8;
L_0000017c43f01010 .part L_0000017c43efedb0, 0, 4;
L_0000017c43efec70 .concat [ 1 4 0 0], L_0000017c43cf4ef0, L_0000017c43f01010;
S_0000017c43973150 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c4396e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324cc00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf4dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43eba810 .functor BUFZ 1, L_0000017c43cf4dd0, C4<0>, C4<0>, C4<0>;
v0000017c43a1cc40_0 .net "S", 2 0, L_0000017c43efed10;  alias, 1 drivers
v0000017c43a1c1a0_0 .net *"_ivl_0", 0 0, L_0000017c43ebb8b0;  1 drivers
v0000017c43a1b160_0 .net *"_ivl_10", 0 0, L_0000017c43ebab20;  1 drivers
v0000017c43a1a9e0_0 .net *"_ivl_20", 0 0, L_0000017c43eba9d0;  1 drivers
v0000017c43a1aa80_0 .net *"_ivl_36", 0 0, L_0000017c43eba810;  1 drivers
v0000017c43a1aee0_0 .net "a", 2 0, L_0000017c43efe590;  alias, 1 drivers
v0000017c43a1b2a0_0 .net "b", 2 0, L_0000017c43efd730;  alias, 1 drivers
v0000017c43a1c880_0 .net "b1", 2 0, L_0000017c43efdc30;  1 drivers
v0000017c43a1e180_0 .net "c", 0 0, L_0000017c43f00890;  alias, 1 drivers
v0000017c43a1f6c0_0 .net "cin", 0 0, L_0000017c43cf4dd0;  1 drivers
v0000017c43a1e900_0 .net "co", 3 0, L_0000017c43f001b0;  1 drivers
L_0000017c43efd9b0 .part L_0000017c43efd730, 0, 1;
L_0000017c43efda50 .part L_0000017c43efe590, 0, 1;
L_0000017c43efc150 .part L_0000017c43efdc30, 0, 1;
L_0000017c43efdaf0 .part L_0000017c43f001b0, 0, 1;
L_0000017c43efdb90 .part L_0000017c43efd730, 1, 1;
L_0000017c43efe8b0 .part L_0000017c43efe590, 1, 1;
L_0000017c43efc1f0 .part L_0000017c43efdc30, 1, 1;
L_0000017c43efe130 .part L_0000017c43f001b0, 1, 1;
L_0000017c43efdc30 .concat8 [ 1 1 1 0], L_0000017c43ebb8b0, L_0000017c43ebab20, L_0000017c43eba9d0;
L_0000017c43efdcd0 .part L_0000017c43efd730, 2, 1;
L_0000017c43efdd70 .part L_0000017c43efe590, 2, 1;
L_0000017c43efc470 .part L_0000017c43efdc30, 2, 1;
L_0000017c43efc510 .part L_0000017c43f001b0, 2, 1;
L_0000017c43efed10 .concat8 [ 1 1 1 0], L_0000017c43ebad50, L_0000017c43eba5e0, L_0000017c43ebaea0;
L_0000017c43f001b0 .concat8 [ 1 1 1 1], L_0000017c43eba810, L_0000017c43ebb220, L_0000017c43ebb920, L_0000017c43eba7a0;
L_0000017c43f00890 .part L_0000017c43f001b0, 3, 1;
S_0000017c439732e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43973150;
 .timescale 0 0;
P_0000017c4324ce00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebb8b0 .functor XOR 1, L_0000017c43cf4dd0, L_0000017c43efd9b0, C4<0>, C4<0>;
v0000017c43a1ac60_0 .net *"_ivl_1", 0 0, L_0000017c43efd9b0;  1 drivers
S_0000017c43974410 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439732e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebb220 .functor OR 1, L_0000017c43eba570, L_0000017c43ebb1b0, C4<0>, C4<0>;
v0000017c43a1ad00_0 .net "S", 0 0, L_0000017c43ebad50;  1 drivers
v0000017c43a1c2e0_0 .net "a", 0 0, L_0000017c43efda50;  1 drivers
v0000017c43a1c100_0 .net "b", 0 0, L_0000017c43efc150;  1 drivers
v0000017c43a1b200_0 .net "c", 0 0, L_0000017c43ebb220;  1 drivers
v0000017c43a1c9c0_0 .net "carry_1", 0 0, L_0000017c43eba570;  1 drivers
v0000017c43a1b700_0 .net "carry_2", 0 0, L_0000017c43ebb1b0;  1 drivers
v0000017c43a1b480_0 .net "cin", 0 0, L_0000017c43efdaf0;  1 drivers
v0000017c43a1c420_0 .net "sum_1", 0 0, L_0000017c43ebc090;  1 drivers
S_0000017c439759f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43974410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebc090 .functor XOR 1, L_0000017c43efda50, L_0000017c43efc150, C4<0>, C4<0>;
L_0000017c43eba570 .functor AND 1, L_0000017c43efda50, L_0000017c43efc150, C4<1>, C4<1>;
v0000017c43a1c740_0 .net "S", 0 0, L_0000017c43ebc090;  alias, 1 drivers
v0000017c43a1b980_0 .net "a", 0 0, L_0000017c43efda50;  alias, 1 drivers
v0000017c43a1ce20_0 .net "b", 0 0, L_0000017c43efc150;  alias, 1 drivers
v0000017c43a1cb00_0 .net "c", 0 0, L_0000017c43eba570;  alias, 1 drivers
S_0000017c43974730 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43974410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebad50 .functor XOR 1, L_0000017c43ebc090, L_0000017c43efdaf0, C4<0>, C4<0>;
L_0000017c43ebb1b0 .functor AND 1, L_0000017c43ebc090, L_0000017c43efdaf0, C4<1>, C4<1>;
v0000017c43a1abc0_0 .net "S", 0 0, L_0000017c43ebad50;  alias, 1 drivers
v0000017c43a1bac0_0 .net "a", 0 0, L_0000017c43ebc090;  alias, 1 drivers
v0000017c43a1c060_0 .net "b", 0 0, L_0000017c43efdaf0;  alias, 1 drivers
v0000017c43a1cd80_0 .net "c", 0 0, L_0000017c43ebb1b0;  alias, 1 drivers
S_0000017c43973470 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43973150;
 .timescale 0 0;
P_0000017c4324ce40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ebab20 .functor XOR 1, L_0000017c43cf4dd0, L_0000017c43efdb90, C4<0>, C4<0>;
v0000017c43a1c240_0 .net *"_ivl_1", 0 0, L_0000017c43efdb90;  1 drivers
S_0000017c439708b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43973470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebb920 .functor OR 1, L_0000017c43ebaa40, L_0000017c43eba650, C4<0>, C4<0>;
v0000017c43a1bc00_0 .net "S", 0 0, L_0000017c43eba5e0;  1 drivers
v0000017c43a1af80_0 .net "a", 0 0, L_0000017c43efe8b0;  1 drivers
v0000017c43a1bf20_0 .net "b", 0 0, L_0000017c43efc1f0;  1 drivers
v0000017c43a1b3e0_0 .net "c", 0 0, L_0000017c43ebb920;  1 drivers
v0000017c43a1be80_0 .net "carry_1", 0 0, L_0000017c43ebaa40;  1 drivers
v0000017c43a1cec0_0 .net "carry_2", 0 0, L_0000017c43eba650;  1 drivers
v0000017c43a1c560_0 .net "cin", 0 0, L_0000017c43efe130;  1 drivers
v0000017c43a1bfc0_0 .net "sum_1", 0 0, L_0000017c43ebb370;  1 drivers
S_0000017c43974be0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439708b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebb370 .functor XOR 1, L_0000017c43efe8b0, L_0000017c43efc1f0, C4<0>, C4<0>;
L_0000017c43ebaa40 .functor AND 1, L_0000017c43efe8b0, L_0000017c43efc1f0, C4<1>, C4<1>;
v0000017c43a1c7e0_0 .net "S", 0 0, L_0000017c43ebb370;  alias, 1 drivers
v0000017c43a1c600_0 .net "a", 0 0, L_0000017c43efe8b0;  alias, 1 drivers
v0000017c43a1d000_0 .net "b", 0 0, L_0000017c43efc1f0;  alias, 1 drivers
v0000017c43a1b340_0 .net "c", 0 0, L_0000017c43ebaa40;  alias, 1 drivers
S_0000017c43976800 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439708b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43eba5e0 .functor XOR 1, L_0000017c43ebb370, L_0000017c43efe130, C4<0>, C4<0>;
L_0000017c43eba650 .functor AND 1, L_0000017c43ebb370, L_0000017c43efe130, C4<1>, C4<1>;
v0000017c43a1c4c0_0 .net "S", 0 0, L_0000017c43eba5e0;  alias, 1 drivers
v0000017c43a1b840_0 .net "a", 0 0, L_0000017c43ebb370;  alias, 1 drivers
v0000017c43a1bde0_0 .net "b", 0 0, L_0000017c43efe130;  alias, 1 drivers
v0000017c43a1bb60_0 .net "c", 0 0, L_0000017c43eba650;  alias, 1 drivers
S_0000017c43973dd0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43973150;
 .timescale 0 0;
P_0000017c4324ce80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43eba9d0 .functor XOR 1, L_0000017c43cf4dd0, L_0000017c43efdcd0, C4<0>, C4<0>;
v0000017c43a1b8e0_0 .net *"_ivl_1", 0 0, L_0000017c43efdcd0;  1 drivers
S_0000017c43976670 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43973dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43eba7a0 .functor OR 1, L_0000017c43ebaf10, L_0000017c43ebba00, C4<0>, C4<0>;
v0000017c43a1a940_0 .net "S", 0 0, L_0000017c43ebaea0;  1 drivers
v0000017c43a1c6a0_0 .net "a", 0 0, L_0000017c43efdd70;  1 drivers
v0000017c43a1b520_0 .net "b", 0 0, L_0000017c43efc470;  1 drivers
v0000017c43a1ae40_0 .net "c", 0 0, L_0000017c43eba7a0;  1 drivers
v0000017c43a1bd40_0 .net "carry_1", 0 0, L_0000017c43ebaf10;  1 drivers
v0000017c43a1b0c0_0 .net "carry_2", 0 0, L_0000017c43ebba00;  1 drivers
v0000017c43a1cba0_0 .net "cin", 0 0, L_0000017c43efc510;  1 drivers
v0000017c43a1b5c0_0 .net "sum_1", 0 0, L_0000017c43ebbae0;  1 drivers
S_0000017c43973600 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43976670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebbae0 .functor XOR 1, L_0000017c43efdd70, L_0000017c43efc470, C4<0>, C4<0>;
L_0000017c43ebaf10 .functor AND 1, L_0000017c43efdd70, L_0000017c43efc470, C4<1>, C4<1>;
v0000017c43a1ca60_0 .net "S", 0 0, L_0000017c43ebbae0;  alias, 1 drivers
v0000017c43a1b020_0 .net "a", 0 0, L_0000017c43efdd70;  alias, 1 drivers
v0000017c43a1cf60_0 .net "b", 0 0, L_0000017c43efc470;  alias, 1 drivers
v0000017c43a1ada0_0 .net "c", 0 0, L_0000017c43ebaf10;  alias, 1 drivers
S_0000017c43973790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43976670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebaea0 .functor XOR 1, L_0000017c43ebbae0, L_0000017c43efc510, C4<0>, C4<0>;
L_0000017c43ebba00 .functor AND 1, L_0000017c43ebbae0, L_0000017c43efc510, C4<1>, C4<1>;
v0000017c43a1c920_0 .net "S", 0 0, L_0000017c43ebaea0;  alias, 1 drivers
v0000017c43a1bca0_0 .net "a", 0 0, L_0000017c43ebbae0;  alias, 1 drivers
v0000017c43a1b660_0 .net "b", 0 0, L_0000017c43efc510;  alias, 1 drivers
v0000017c43a1d0a0_0 .net "c", 0 0, L_0000017c43ebba00;  alias, 1 drivers
S_0000017c43971080 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43a40f40_0 .net "F1", 4 0, L_0000017c43f01bf0;  1 drivers
v0000017c43a41580_0 .net "F2", 4 0, L_0000017c43f02410;  1 drivers
o0000017c439af318 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43a3f460_0 .net "F3", 4 0, o0000017c439af318;  0 drivers
v0000017c43a404a0_0 .net "X", 2 0, L_0000017c43ef8230;  alias, 1 drivers
v0000017c43a413a0_0 .net "Xl", 0 0, L_0000017c43efe950;  1 drivers
o0000017c439af738 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a40540_0 .net "Xm", 0 0, o0000017c439af738;  0 drivers
v0000017c43a405e0_0 .net "Xm1", 0 0, L_0000017c43ebcb80;  1 drivers
v0000017c43a41440_0 .net "Xms", 2 0, L_0000017c43f02cd0;  1 drivers
v0000017c43a40680_0 .net "Xr", 0 0, L_0000017c43f007f0;  1 drivers
v0000017c43a40720_0 .net "Y", 2 0, L_0000017c43ef8f50;  alias, 1 drivers
v0000017c43a41800_0 .net "Yl", 0 0, L_0000017c43f00bb0;  1 drivers
o0000017c439af768 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a418a0_0 .net "Ym", 0 0, o0000017c439af768;  0 drivers
v0000017c43a3f140_0 .net "Ym1", 0 0, L_0000017c43ebd0c0;  1 drivers
v0000017c43a3f1e0_0 .net "Yr", 0 0, L_0000017c43f00570;  1 drivers
v0000017c43a3f5a0_0 .net "Z", 4 0, L_0000017c43f05250;  alias, 1 drivers
v0000017c43a3f640_0 .net "Z1", 2 0, L_0000017c43f03770;  1 drivers
v0000017c43a3f6e0_0 .net "Z2", 2 0, L_0000017c43f02a50;  1 drivers
v0000017c43a3fb40_0 .net "Z3", 2 0, L_0000017c43f02af0;  1 drivers
v0000017c43a3fbe0_0 .net "ZF", 4 0, L_0000017c43f05c50;  1 drivers
v0000017c43a43420_0 .net "bin", 0 0, L_0000017c43f03590;  1 drivers
v0000017c43a43ec0_0 .net "cout1", 0 0, L_0000017c43f00930;  1 drivers
v0000017c43a41940_0 .net "cout2", 0 0, L_0000017c43f015b0;  1 drivers
v0000017c43a42160_0 .net "cout3", 0 0, L_0000017c43f02b90;  1 drivers
v0000017c43a41d00_0 .net "cout4", 0 0, L_0000017c43f03950;  1 drivers
v0000017c43a427a0_0 .net "cout5", 0 0, L_0000017c43f05ed0;  1 drivers
v0000017c43a43a60_0 .net "sub_ans", 2 0, L_0000017c43f01e70;  1 drivers
L_0000017c43f007f0 .part L_0000017c43ef8230, 1, 1;
L_0000017c43efe950 .part L_0000017c43ef8230, 0, 1;
L_0000017c43f00570 .part L_0000017c43ef8f50, 1, 1;
L_0000017c43f00bb0 .part L_0000017c43ef8f50, 0, 1;
S_0000017c43975b80 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324cf00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf4fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebcf00 .functor BUFZ 1, L_0000017c43cf4fc8, C4<0>, C4<0>, C4<0>;
v0000017c43a1e540_0 .net "S", 0 0, L_0000017c43ebcb80;  alias, 1 drivers
v0000017c43a1f1c0_0 .net *"_ivl_7", 0 0, L_0000017c43ebcf00;  1 drivers
v0000017c43a1f440_0 .net "a", 0 0, L_0000017c43f007f0;  alias, 1 drivers
v0000017c43a1e720_0 .net "b", 0 0, L_0000017c43efe950;  alias, 1 drivers
v0000017c43a1d640_0 .net "b1", 0 0, L_0000017c43ebcaa0;  1 drivers
v0000017c43a1f300_0 .net "c", 0 0, L_0000017c43f00930;  alias, 1 drivers
v0000017c43a1f3a0_0 .net "cin", 0 0, L_0000017c43cf4fc8;  1 drivers
v0000017c43a1f800_0 .net "co", 1 0, L_0000017c43efe9f0;  1 drivers
L_0000017c43f00c50 .part L_0000017c43efe9f0, 0, 1;
L_0000017c43efe9f0 .concat8 [ 1 1 0 0], L_0000017c43ebcf00, L_0000017c43ebce20;
L_0000017c43f00930 .part L_0000017c43efe9f0, 1, 1;
S_0000017c43974d70 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43975b80;
 .timescale 0 0;
P_0000017c4324d000 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebcaa0 .functor XOR 1, L_0000017c43cf4fc8, L_0000017c43efe950, C4<0>, C4<0>;
S_0000017c43974f00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43974d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebce20 .functor OR 1, L_0000017c43ebcbf0, L_0000017c43ebccd0, C4<0>, C4<0>;
v0000017c43a1e400_0 .net "S", 0 0, L_0000017c43ebcb80;  alias, 1 drivers
v0000017c43a1d780_0 .net "a", 0 0, L_0000017c43f007f0;  alias, 1 drivers
v0000017c43a1f260_0 .net "b", 0 0, L_0000017c43ebcaa0;  alias, 1 drivers
v0000017c43a1d820_0 .net "c", 0 0, L_0000017c43ebce20;  1 drivers
v0000017c43a1f580_0 .net "carry_1", 0 0, L_0000017c43ebcbf0;  1 drivers
v0000017c43a1e4a0_0 .net "carry_2", 0 0, L_0000017c43ebccd0;  1 drivers
v0000017c43a1d5a0_0 .net "cin", 0 0, L_0000017c43f00c50;  1 drivers
v0000017c43a1ed60_0 .net "sum_1", 0 0, L_0000017c43ebd6e0;  1 drivers
S_0000017c43975220 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43974f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd6e0 .functor XOR 1, L_0000017c43f007f0, L_0000017c43ebcaa0, C4<0>, C4<0>;
L_0000017c43ebcbf0 .functor AND 1, L_0000017c43f007f0, L_0000017c43ebcaa0, C4<1>, C4<1>;
v0000017c43a1f120_0 .net "S", 0 0, L_0000017c43ebd6e0;  alias, 1 drivers
v0000017c43a1e2c0_0 .net "a", 0 0, L_0000017c43f007f0;  alias, 1 drivers
v0000017c43a1e680_0 .net "b", 0 0, L_0000017c43ebcaa0;  alias, 1 drivers
v0000017c43a1f620_0 .net "c", 0 0, L_0000017c43ebcbf0;  alias, 1 drivers
S_0000017c43975540 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43974f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebcb80 .functor XOR 1, L_0000017c43ebd6e0, L_0000017c43f00c50, C4<0>, C4<0>;
L_0000017c43ebccd0 .functor AND 1, L_0000017c43ebd6e0, L_0000017c43f00c50, C4<1>, C4<1>;
v0000017c43a1eb80_0 .net "S", 0 0, L_0000017c43ebcb80;  alias, 1 drivers
v0000017c43a1e360_0 .net "a", 0 0, L_0000017c43ebd6e0;  alias, 1 drivers
v0000017c43a1ecc0_0 .net "b", 0 0, L_0000017c43f00c50;  alias, 1 drivers
v0000017c43a1e0e0_0 .net "c", 0 0, L_0000017c43ebccd0;  alias, 1 drivers
S_0000017c439764e0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d080 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf5010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebd520 .functor BUFZ 1, L_0000017c43cf5010, C4<0>, C4<0>, C4<0>;
v0000017c43a21c40_0 .net "S", 0 0, L_0000017c43ebd0c0;  alias, 1 drivers
v0000017c43a1fb20_0 .net *"_ivl_7", 0 0, L_0000017c43ebd520;  1 drivers
v0000017c43a208e0_0 .net "a", 0 0, L_0000017c43f00570;  alias, 1 drivers
v0000017c43a202a0_0 .net "b", 0 0, L_0000017c43f00bb0;  alias, 1 drivers
v0000017c43a20d40_0 .net "b1", 0 0, L_0000017c43ebcfe0;  1 drivers
v0000017c43a20520_0 .net "c", 0 0, L_0000017c43f015b0;  alias, 1 drivers
v0000017c43a21060_0 .net "cin", 0 0, L_0000017c43cf5010;  1 drivers
v0000017c43a21240_0 .net "co", 1 0, L_0000017c43f031d0;  1 drivers
L_0000017c43f02f50 .part L_0000017c43f031d0, 0, 1;
L_0000017c43f031d0 .concat8 [ 1 1 0 0], L_0000017c43ebd520, L_0000017c43ebd210;
L_0000017c43f015b0 .part L_0000017c43f031d0, 1, 1;
S_0000017c439756d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c439764e0;
 .timescale 0 0;
P_0000017c4324da80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebcfe0 .functor XOR 1, L_0000017c43cf5010, L_0000017c43f00bb0, C4<0>, C4<0>;
S_0000017c43976990 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439756d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebd210 .functor OR 1, L_0000017c43ebd910, L_0000017c43ebd130, C4<0>, C4<0>;
v0000017c43a1f8a0_0 .net "S", 0 0, L_0000017c43ebd0c0;  alias, 1 drivers
v0000017c43a1d1e0_0 .net "a", 0 0, L_0000017c43f00570;  alias, 1 drivers
v0000017c43a1d280_0 .net "b", 0 0, L_0000017c43ebcfe0;  alias, 1 drivers
v0000017c43a21600_0 .net "c", 0 0, L_0000017c43ebd210;  1 drivers
v0000017c43a1fa80_0 .net "carry_1", 0 0, L_0000017c43ebd910;  1 drivers
v0000017c43a1f9e0_0 .net "carry_2", 0 0, L_0000017c43ebd130;  1 drivers
v0000017c43a203e0_0 .net "cin", 0 0, L_0000017c43f02f50;  1 drivers
v0000017c43a219c0_0 .net "sum_1", 0 0, L_0000017c43ebd050;  1 drivers
S_0000017c43970a40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43976990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd050 .functor XOR 1, L_0000017c43f00570, L_0000017c43ebcfe0, C4<0>, C4<0>;
L_0000017c43ebd910 .functor AND 1, L_0000017c43f00570, L_0000017c43ebcfe0, C4<1>, C4<1>;
v0000017c43a1e860_0 .net "S", 0 0, L_0000017c43ebd050;  alias, 1 drivers
v0000017c43a1d460_0 .net "a", 0 0, L_0000017c43f00570;  alias, 1 drivers
v0000017c43a1ee00_0 .net "b", 0 0, L_0000017c43ebcfe0;  alias, 1 drivers
v0000017c43a1f4e0_0 .net "c", 0 0, L_0000017c43ebd910;  alias, 1 drivers
S_0000017c43970d60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43976990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebd0c0 .functor XOR 1, L_0000017c43ebd050, L_0000017c43f02f50, C4<0>, C4<0>;
L_0000017c43ebd130 .functor AND 1, L_0000017c43ebd050, L_0000017c43f02f50, C4<1>, C4<1>;
v0000017c43a1f760_0 .net "S", 0 0, L_0000017c43ebd0c0;  alias, 1 drivers
v0000017c43a1eea0_0 .net "a", 0 0, L_0000017c43ebd050;  alias, 1 drivers
v0000017c43a1d140_0 .net "b", 0 0, L_0000017c43f02f50;  alias, 1 drivers
v0000017c43a1ef40_0 .net "c", 0 0, L_0000017c43ebd130;  alias, 1 drivers
S_0000017c43978420 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d840 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf5208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebe4e0 .functor BUFZ 1, L_0000017c43cf5208, C4<0>, C4<0>, C4<0>;
v0000017c43a36720_0 .net "S", 2 0, L_0000017c43f02cd0;  alias, 1 drivers
v0000017c43a35820_0 .net *"_ivl_0", 0 0, L_0000017c43ebe6a0;  1 drivers
v0000017c43a37620_0 .net *"_ivl_10", 0 0, L_0000017c43ebdd00;  1 drivers
v0000017c43a365e0_0 .net *"_ivl_20", 0 0, L_0000017c43ebf820;  1 drivers
v0000017c43a35460_0 .net *"_ivl_36", 0 0, L_0000017c43ebe4e0;  1 drivers
v0000017c43a353c0_0 .net "a", 2 0, L_0000017c43f03770;  alias, 1 drivers
v0000017c43a36680_0 .net "b", 2 0, L_0000017c43f02a50;  alias, 1 drivers
v0000017c43a378a0_0 .net "b1", 2 0, L_0000017c43f02870;  1 drivers
v0000017c43a35a00_0 .net "c", 0 0, L_0000017c43f02b90;  alias, 1 drivers
v0000017c43a37440_0 .net "cin", 0 0, L_0000017c43cf5208;  1 drivers
v0000017c43a37300_0 .net "co", 3 0, L_0000017c43f02910;  1 drivers
L_0000017c43f013d0 .part L_0000017c43f02a50, 0, 1;
L_0000017c43f03270 .part L_0000017c43f03770, 0, 1;
L_0000017c43f03630 .part L_0000017c43f02870, 0, 1;
L_0000017c43f025f0 .part L_0000017c43f02910, 0, 1;
L_0000017c43f01510 .part L_0000017c43f02a50, 1, 1;
L_0000017c43f01830 .part L_0000017c43f03770, 1, 1;
L_0000017c43f020f0 .part L_0000017c43f02870, 1, 1;
L_0000017c43f02190 .part L_0000017c43f02910, 1, 1;
L_0000017c43f02870 .concat8 [ 1 1 1 0], L_0000017c43ebe6a0, L_0000017c43ebdd00, L_0000017c43ebf820;
L_0000017c43f01470 .part L_0000017c43f02a50, 2, 1;
L_0000017c43f03310 .part L_0000017c43f03770, 2, 1;
L_0000017c43f016f0 .part L_0000017c43f02870, 2, 1;
L_0000017c43f01290 .part L_0000017c43f02910, 2, 1;
L_0000017c43f02cd0 .concat8 [ 1 1 1 0], L_0000017c43ebe780, L_0000017c43ebe160, L_0000017c43ebde50;
L_0000017c43f02910 .concat8 [ 1 1 1 1], L_0000017c43ebe4e0, L_0000017c43ebdfa0, L_0000017c43ebf350, L_0000017c43ebe240;
L_0000017c43f02b90 .part L_0000017c43f02910, 3, 1;
S_0000017c43977930 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43978420;
 .timescale 0 0;
P_0000017c4324d680 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebe6a0 .functor XOR 1, L_0000017c43cf5208, L_0000017c43f013d0, C4<0>, C4<0>;
v0000017c43a1fda0_0 .net *"_ivl_1", 0 0, L_0000017c43f013d0;  1 drivers
S_0000017c439796e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43977930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebdfa0 .functor OR 1, L_0000017c43ebecc0, L_0000017c43ebdde0, C4<0>, C4<0>;
v0000017c43a21560_0 .net "S", 0 0, L_0000017c43ebe780;  1 drivers
v0000017c43a21100_0 .net "a", 0 0, L_0000017c43f03270;  1 drivers
v0000017c43a20980_0 .net "b", 0 0, L_0000017c43f03630;  1 drivers
v0000017c43a20a20_0 .net "c", 0 0, L_0000017c43ebdfa0;  1 drivers
v0000017c43a20480_0 .net "carry_1", 0 0, L_0000017c43ebecc0;  1 drivers
v0000017c43a21740_0 .net "carry_2", 0 0, L_0000017c43ebdde0;  1 drivers
v0000017c43a20ca0_0 .net "cin", 0 0, L_0000017c43f025f0;  1 drivers
v0000017c43a20340_0 .net "sum_1", 0 0, L_0000017c43ebf430;  1 drivers
S_0000017c439788d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439796e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebf430 .functor XOR 1, L_0000017c43f03270, L_0000017c43f03630, C4<0>, C4<0>;
L_0000017c43ebecc0 .functor AND 1, L_0000017c43f03270, L_0000017c43f03630, C4<1>, C4<1>;
v0000017c43a20c00_0 .net "S", 0 0, L_0000017c43ebf430;  alias, 1 drivers
v0000017c43a1fbc0_0 .net "a", 0 0, L_0000017c43f03270;  alias, 1 drivers
v0000017c43a212e0_0 .net "b", 0 0, L_0000017c43f03630;  alias, 1 drivers
v0000017c43a216a0_0 .net "c", 0 0, L_0000017c43ebecc0;  alias, 1 drivers
S_0000017c4397bc60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439796e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe780 .functor XOR 1, L_0000017c43ebf430, L_0000017c43f025f0, C4<0>, C4<0>;
L_0000017c43ebdde0 .functor AND 1, L_0000017c43ebf430, L_0000017c43f025f0, C4<1>, C4<1>;
v0000017c43a20f20_0 .net "S", 0 0, L_0000017c43ebe780;  alias, 1 drivers
v0000017c43a21880_0 .net "a", 0 0, L_0000017c43ebf430;  alias, 1 drivers
v0000017c43a207a0_0 .net "b", 0 0, L_0000017c43f025f0;  alias, 1 drivers
v0000017c43a21380_0 .net "c", 0 0, L_0000017c43ebdde0;  alias, 1 drivers
S_0000017c43977480 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43978420;
 .timescale 0 0;
P_0000017c4324de00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ebdd00 .functor XOR 1, L_0000017c43cf5208, L_0000017c43f01510, C4<0>, C4<0>;
v0000017c43a214c0_0 .net *"_ivl_1", 0 0, L_0000017c43f01510;  1 drivers
S_0000017c43979d20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43977480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebf350 .functor OR 1, L_0000017c43ebe1d0, L_0000017c43ebe2b0, C4<0>, C4<0>;
v0000017c43a20200_0 .net "S", 0 0, L_0000017c43ebe160;  1 drivers
v0000017c43a20660_0 .net "a", 0 0, L_0000017c43f01830;  1 drivers
v0000017c43a21a60_0 .net "b", 0 0, L_0000017c43f020f0;  1 drivers
v0000017c43a1fee0_0 .net "c", 0 0, L_0000017c43ebf350;  1 drivers
v0000017c43a20700_0 .net "carry_1", 0 0, L_0000017c43ebe1d0;  1 drivers
v0000017c43a21ce0_0 .net "carry_2", 0 0, L_0000017c43ebe2b0;  1 drivers
v0000017c43a21920_0 .net "cin", 0 0, L_0000017c43f02190;  1 drivers
v0000017c43a21f60_0 .net "sum_1", 0 0, L_0000017c43ebee10;  1 drivers
S_0000017c439785b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43979d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebee10 .functor XOR 1, L_0000017c43f01830, L_0000017c43f020f0, C4<0>, C4<0>;
L_0000017c43ebe1d0 .functor AND 1, L_0000017c43f01830, L_0000017c43f020f0, C4<1>, C4<1>;
v0000017c43a21b00_0 .net "S", 0 0, L_0000017c43ebee10;  alias, 1 drivers
v0000017c43a211a0_0 .net "a", 0 0, L_0000017c43f01830;  alias, 1 drivers
v0000017c43a1f940_0 .net "b", 0 0, L_0000017c43f020f0;  alias, 1 drivers
v0000017c43a205c0_0 .net "c", 0 0, L_0000017c43ebe1d0;  alias, 1 drivers
S_0000017c43978100 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43979d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe160 .functor XOR 1, L_0000017c43ebee10, L_0000017c43f02190, C4<0>, C4<0>;
L_0000017c43ebe2b0 .functor AND 1, L_0000017c43ebee10, L_0000017c43f02190, C4<1>, C4<1>;
v0000017c43a217e0_0 .net "S", 0 0, L_0000017c43ebe160;  alias, 1 drivers
v0000017c43a21420_0 .net "a", 0 0, L_0000017c43ebee10;  alias, 1 drivers
v0000017c43a1fe40_0 .net "b", 0 0, L_0000017c43f02190;  alias, 1 drivers
v0000017c43a1fd00_0 .net "c", 0 0, L_0000017c43ebe2b0;  alias, 1 drivers
S_0000017c4397cd90 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43978420;
 .timescale 0 0;
P_0000017c4324d700 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ebf820 .functor XOR 1, L_0000017c43cf5208, L_0000017c43f01470, C4<0>, C4<0>;
v0000017c43a35d20_0 .net *"_ivl_1", 0 0, L_0000017c43f01470;  1 drivers
S_0000017c43977f70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebe240 .functor OR 1, L_0000017c43ebdd70, L_0000017c43ebee80, C4<0>, C4<0>;
v0000017c43a21e20_0 .net "S", 0 0, L_0000017c43ebde50;  1 drivers
v0000017c43a21ec0_0 .net "a", 0 0, L_0000017c43f03310;  1 drivers
v0000017c43a20e80_0 .net "b", 0 0, L_0000017c43f016f0;  1 drivers
v0000017c43a1fc60_0 .net "c", 0 0, L_0000017c43ebe240;  1 drivers
v0000017c43a20020_0 .net "carry_1", 0 0, L_0000017c43ebdd70;  1 drivers
v0000017c43a20160_0 .net "carry_2", 0 0, L_0000017c43ebee80;  1 drivers
v0000017c43a200c0_0 .net "cin", 0 0, L_0000017c43f01290;  1 drivers
v0000017c43a35780_0 .net "sum_1", 0 0, L_0000017c43ebeb70;  1 drivers
S_0000017c4397afe0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43977f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebeb70 .functor XOR 1, L_0000017c43f03310, L_0000017c43f016f0, C4<0>, C4<0>;
L_0000017c43ebdd70 .functor AND 1, L_0000017c43f03310, L_0000017c43f016f0, C4<1>, C4<1>;
v0000017c43a20840_0 .net "S", 0 0, L_0000017c43ebeb70;  alias, 1 drivers
v0000017c43a1ff80_0 .net "a", 0 0, L_0000017c43f03310;  alias, 1 drivers
v0000017c43a20de0_0 .net "b", 0 0, L_0000017c43f016f0;  alias, 1 drivers
v0000017c43a21ba0_0 .net "c", 0 0, L_0000017c43ebdd70;  alias, 1 drivers
S_0000017c43979eb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43977f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebde50 .functor XOR 1, L_0000017c43ebeb70, L_0000017c43f01290, C4<0>, C4<0>;
L_0000017c43ebee80 .functor AND 1, L_0000017c43ebeb70, L_0000017c43f01290, C4<1>, C4<1>;
v0000017c43a20ac0_0 .net "S", 0 0, L_0000017c43ebde50;  alias, 1 drivers
v0000017c43a20fc0_0 .net "a", 0 0, L_0000017c43ebeb70;  alias, 1 drivers
v0000017c43a21d80_0 .net "b", 0 0, L_0000017c43f01290;  alias, 1 drivers
v0000017c43a20b60_0 .net "c", 0 0, L_0000017c43ebee80;  alias, 1 drivers
S_0000017c4397bf80 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e000 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf53b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebfdd0 .functor BUFZ 1, L_0000017c43cf53b8, C4<0>, C4<0>, C4<0>;
v0000017c43a38020_0 .net "S", 4 0, L_0000017c43f05c50;  alias, 1 drivers
v0000017c43a39240_0 .net *"_ivl_0", 0 0, L_0000017c43ebe390;  1 drivers
v0000017c43a38ca0_0 .net *"_ivl_10", 0 0, L_0000017c43ebf270;  1 drivers
v0000017c43a38a20_0 .net *"_ivl_20", 0 0, L_0000017c43ebf2e0;  1 drivers
v0000017c43a39060_0 .net *"_ivl_30", 0 0, L_0000017c43ebf0b0;  1 drivers
v0000017c43a380c0_0 .net *"_ivl_40", 0 0, L_0000017c43ebf120;  1 drivers
v0000017c43a38520_0 .net *"_ivl_56", 0 0, L_0000017c43ebfdd0;  1 drivers
v0000017c43a37e40_0 .net "a", 4 0, L_0000017c43f01bf0;  alias, 1 drivers
v0000017c43a39380_0 .net "b", 4 0, L_0000017c43f02410;  alias, 1 drivers
v0000017c43a387a0_0 .net "b1", 4 0, L_0000017c43f02550;  1 drivers
v0000017c43a38340_0 .net "c", 0 0, L_0000017c43f03950;  alias, 1 drivers
v0000017c43a383e0_0 .net "cin", 0 0, L_0000017c43cf53b8;  1 drivers
v0000017c43a38840_0 .net "co", 5 0, L_0000017c43f060b0;  1 drivers
L_0000017c43f01650 .part L_0000017c43f02410, 0, 1;
L_0000017c43f03810 .part L_0000017c43f01bf0, 0, 1;
L_0000017c43f01150 .part L_0000017c43f02550, 0, 1;
L_0000017c43f01c90 .part L_0000017c43f060b0, 0, 1;
L_0000017c43f01f10 .part L_0000017c43f02410, 1, 1;
L_0000017c43f02eb0 .part L_0000017c43f01bf0, 1, 1;
L_0000017c43f011f0 .part L_0000017c43f02550, 1, 1;
L_0000017c43f02ff0 .part L_0000017c43f060b0, 1, 1;
L_0000017c43f02690 .part L_0000017c43f02410, 2, 1;
L_0000017c43f01fb0 .part L_0000017c43f01bf0, 2, 1;
L_0000017c43f02050 .part L_0000017c43f02550, 2, 1;
L_0000017c43f02230 .part L_0000017c43f060b0, 2, 1;
L_0000017c43f024b0 .part L_0000017c43f02410, 3, 1;
L_0000017c43f022d0 .part L_0000017c43f01bf0, 3, 1;
L_0000017c43f02d70 .part L_0000017c43f02550, 3, 1;
L_0000017c43f03090 .part L_0000017c43f060b0, 3, 1;
LS_0000017c43f02550_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebe390, L_0000017c43ebf270, L_0000017c43ebf2e0, L_0000017c43ebf0b0;
LS_0000017c43f02550_0_4 .concat8 [ 1 0 0 0], L_0000017c43ebf120;
L_0000017c43f02550 .concat8 [ 4 1 0 0], LS_0000017c43f02550_0_0, LS_0000017c43f02550_0_4;
L_0000017c43f03130 .part L_0000017c43f02410, 4, 1;
L_0000017c43f027d0 .part L_0000017c43f01bf0, 4, 1;
L_0000017c43f02730 .part L_0000017c43f02550, 4, 1;
L_0000017c43f04710 .part L_0000017c43f060b0, 4, 1;
LS_0000017c43f05c50_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebe470, L_0000017c43ebe860, L_0000017c43ebf5f0, L_0000017c43ebec50;
LS_0000017c43f05c50_0_4 .concat8 [ 1 0 0 0], L_0000017c43ec05b0;
L_0000017c43f05c50 .concat8 [ 4 1 0 0], LS_0000017c43f05c50_0_0, LS_0000017c43f05c50_0_4;
LS_0000017c43f060b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebfdd0, L_0000017c43ebf740, L_0000017c43ebf3c0, L_0000017c43ebea90;
LS_0000017c43f060b0_0_4 .concat8 [ 1 1 0 0], L_0000017c43ebfcf0, L_0000017c43ec1490;
L_0000017c43f060b0 .concat8 [ 4 2 0 0], LS_0000017c43f060b0_0_0, LS_0000017c43f060b0_0_4;
L_0000017c43f03950 .part L_0000017c43f060b0, 5, 1;
S_0000017c43977de0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4397bf80;
 .timescale 0 0;
P_0000017c4324dd40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebe390 .functor XOR 1, L_0000017c43cf53b8, L_0000017c43f01650, C4<0>, C4<0>;
v0000017c43a37260_0 .net *"_ivl_1", 0 0, L_0000017c43f01650;  1 drivers
S_0000017c4397a040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43977de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebf740 .functor OR 1, L_0000017c43ebf200, L_0000017c43ebe710, C4<0>, C4<0>;
v0000017c43a36900_0 .net "S", 0 0, L_0000017c43ebe470;  1 drivers
v0000017c43a35aa0_0 .net "a", 0 0, L_0000017c43f03810;  1 drivers
v0000017c43a35500_0 .net "b", 0 0, L_0000017c43f01150;  1 drivers
v0000017c43a355a0_0 .net "c", 0 0, L_0000017c43ebf740;  1 drivers
v0000017c43a36360_0 .net "carry_1", 0 0, L_0000017c43ebf200;  1 drivers
v0000017c43a37760_0 .net "carry_2", 0 0, L_0000017c43ebe710;  1 drivers
v0000017c43a36040_0 .net "cin", 0 0, L_0000017c43f01c90;  1 drivers
v0000017c43a35640_0 .net "sum_1", 0 0, L_0000017c43ebf190;  1 drivers
S_0000017c4397b7b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397a040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebf190 .functor XOR 1, L_0000017c43f03810, L_0000017c43f01150, C4<0>, C4<0>;
L_0000017c43ebf200 .functor AND 1, L_0000017c43f03810, L_0000017c43f01150, C4<1>, C4<1>;
v0000017c43a362c0_0 .net "S", 0 0, L_0000017c43ebf190;  alias, 1 drivers
v0000017c43a35e60_0 .net "a", 0 0, L_0000017c43f03810;  alias, 1 drivers
v0000017c43a376c0_0 .net "b", 0 0, L_0000017c43f01150;  alias, 1 drivers
v0000017c43a35960_0 .net "c", 0 0, L_0000017c43ebf200;  alias, 1 drivers
S_0000017c4397b170 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397a040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe470 .functor XOR 1, L_0000017c43ebf190, L_0000017c43f01c90, C4<0>, C4<0>;
L_0000017c43ebe710 .functor AND 1, L_0000017c43ebf190, L_0000017c43f01c90, C4<1>, C4<1>;
v0000017c43a35c80_0 .net "S", 0 0, L_0000017c43ebe470;  alias, 1 drivers
v0000017c43a367c0_0 .net "a", 0 0, L_0000017c43ebf190;  alias, 1 drivers
v0000017c43a35320_0 .net "b", 0 0, L_0000017c43f01c90;  alias, 1 drivers
v0000017c43a36860_0 .net "c", 0 0, L_0000017c43ebe710;  alias, 1 drivers
S_0000017c4397b940 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4397bf80;
 .timescale 0 0;
P_0000017c4324de80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ebf270 .functor XOR 1, L_0000017c43cf53b8, L_0000017c43f01f10, C4<0>, C4<0>;
v0000017c43a35be0_0 .net *"_ivl_1", 0 0, L_0000017c43f01f10;  1 drivers
S_0000017c43977c50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebf3c0 .functor OR 1, L_0000017c43ebe7f0, L_0000017c43ebf510, C4<0>, C4<0>;
v0000017c43a37080_0 .net "S", 0 0, L_0000017c43ebe860;  1 drivers
v0000017c43a37800_0 .net "a", 0 0, L_0000017c43f02eb0;  1 drivers
v0000017c43a358c0_0 .net "b", 0 0, L_0000017c43f011f0;  1 drivers
v0000017c43a36f40_0 .net "c", 0 0, L_0000017c43ebf3c0;  1 drivers
v0000017c43a373a0_0 .net "carry_1", 0 0, L_0000017c43ebe7f0;  1 drivers
v0000017c43a36540_0 .net "carry_2", 0 0, L_0000017c43ebf510;  1 drivers
v0000017c43a36400_0 .net "cin", 0 0, L_0000017c43f02ff0;  1 drivers
v0000017c43a37120_0 .net "sum_1", 0 0, L_0000017c43ebf040;  1 drivers
S_0000017c43979550 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43977c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebf040 .functor XOR 1, L_0000017c43f02eb0, L_0000017c43f011f0, C4<0>, C4<0>;
L_0000017c43ebe7f0 .functor AND 1, L_0000017c43f02eb0, L_0000017c43f011f0, C4<1>, C4<1>;
v0000017c43a36fe0_0 .net "S", 0 0, L_0000017c43ebf040;  alias, 1 drivers
v0000017c43a36cc0_0 .net "a", 0 0, L_0000017c43f02eb0;  alias, 1 drivers
v0000017c43a374e0_0 .net "b", 0 0, L_0000017c43f011f0;  alias, 1 drivers
v0000017c43a35f00_0 .net "c", 0 0, L_0000017c43ebe7f0;  alias, 1 drivers
S_0000017c43979a00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43977c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe860 .functor XOR 1, L_0000017c43ebf040, L_0000017c43f02ff0, C4<0>, C4<0>;
L_0000017c43ebf510 .functor AND 1, L_0000017c43ebf040, L_0000017c43f02ff0, C4<1>, C4<1>;
v0000017c43a35b40_0 .net "S", 0 0, L_0000017c43ebe860;  alias, 1 drivers
v0000017c43a37580_0 .net "a", 0 0, L_0000017c43ebf040;  alias, 1 drivers
v0000017c43a35140_0 .net "b", 0 0, L_0000017c43f02ff0;  alias, 1 drivers
v0000017c43a360e0_0 .net "c", 0 0, L_0000017c43ebf510;  alias, 1 drivers
S_0000017c4397ca70 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4397bf80;
 .timescale 0 0;
P_0000017c4324d600 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ebf2e0 .functor XOR 1, L_0000017c43cf53b8, L_0000017c43f02690, C4<0>, C4<0>;
v0000017c43a36ea0_0 .net *"_ivl_1", 0 0, L_0000017c43f02690;  1 drivers
S_0000017c43977610 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397ca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebea90 .functor OR 1, L_0000017c43ebf580, L_0000017c43ebe940, C4<0>, C4<0>;
v0000017c43a364a0_0 .net "S", 0 0, L_0000017c43ebf5f0;  1 drivers
v0000017c43a369a0_0 .net "a", 0 0, L_0000017c43f01fb0;  1 drivers
v0000017c43a36a40_0 .net "b", 0 0, L_0000017c43f02050;  1 drivers
v0000017c43a36ae0_0 .net "c", 0 0, L_0000017c43ebea90;  1 drivers
v0000017c43a36b80_0 .net "carry_1", 0 0, L_0000017c43ebf580;  1 drivers
v0000017c43a36c20_0 .net "carry_2", 0 0, L_0000017c43ebe940;  1 drivers
v0000017c43a36d60_0 .net "cin", 0 0, L_0000017c43f02230;  1 drivers
v0000017c43a36e00_0 .net "sum_1", 0 0, L_0000017c43ebe8d0;  1 drivers
S_0000017c43978a60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43977610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe8d0 .functor XOR 1, L_0000017c43f01fb0, L_0000017c43f02050, C4<0>, C4<0>;
L_0000017c43ebf580 .functor AND 1, L_0000017c43f01fb0, L_0000017c43f02050, C4<1>, C4<1>;
v0000017c43a36220_0 .net "S", 0 0, L_0000017c43ebe8d0;  alias, 1 drivers
v0000017c43a35dc0_0 .net "a", 0 0, L_0000017c43f01fb0;  alias, 1 drivers
v0000017c43a35fa0_0 .net "b", 0 0, L_0000017c43f02050;  alias, 1 drivers
v0000017c43a371c0_0 .net "c", 0 0, L_0000017c43ebf580;  alias, 1 drivers
S_0000017c4397cc00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43977610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebf5f0 .functor XOR 1, L_0000017c43ebe8d0, L_0000017c43f02230, C4<0>, C4<0>;
L_0000017c43ebe940 .functor AND 1, L_0000017c43ebe8d0, L_0000017c43f02230, C4<1>, C4<1>;
v0000017c43a351e0_0 .net "S", 0 0, L_0000017c43ebf5f0;  alias, 1 drivers
v0000017c43a35280_0 .net "a", 0 0, L_0000017c43ebe8d0;  alias, 1 drivers
v0000017c43a36180_0 .net "b", 0 0, L_0000017c43f02230;  alias, 1 drivers
v0000017c43a356e0_0 .net "c", 0 0, L_0000017c43ebe940;  alias, 1 drivers
S_0000017c43978290 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c4397bf80;
 .timescale 0 0;
P_0000017c4324d880 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ebf0b0 .functor XOR 1, L_0000017c43cf53b8, L_0000017c43f024b0, C4<0>, C4<0>;
v0000017c43a37d00_0 .net *"_ivl_1", 0 0, L_0000017c43f024b0;  1 drivers
S_0000017c4397a810 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43978290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebfcf0 .functor OR 1, L_0000017c43ebf660, L_0000017c43ebf6d0, C4<0>, C4<0>;
v0000017c43a3a0a0_0 .net "S", 0 0, L_0000017c43ebec50;  1 drivers
v0000017c43a38200_0 .net "a", 0 0, L_0000017c43f022d0;  1 drivers
v0000017c43a39ce0_0 .net "b", 0 0, L_0000017c43f02d70;  1 drivers
v0000017c43a37940_0 .net "c", 0 0, L_0000017c43ebfcf0;  1 drivers
v0000017c43a38160_0 .net "carry_1", 0 0, L_0000017c43ebf660;  1 drivers
v0000017c43a37ee0_0 .net "carry_2", 0 0, L_0000017c43ebf6d0;  1 drivers
v0000017c43a385c0_0 .net "cin", 0 0, L_0000017c43f03090;  1 drivers
v0000017c43a38d40_0 .net "sum_1", 0 0, L_0000017c43ebebe0;  1 drivers
S_0000017c4397a9a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397a810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebebe0 .functor XOR 1, L_0000017c43f022d0, L_0000017c43f02d70, C4<0>, C4<0>;
L_0000017c43ebf660 .functor AND 1, L_0000017c43f022d0, L_0000017c43f02d70, C4<1>, C4<1>;
v0000017c43a399c0_0 .net "S", 0 0, L_0000017c43ebebe0;  alias, 1 drivers
v0000017c43a38700_0 .net "a", 0 0, L_0000017c43f022d0;  alias, 1 drivers
v0000017c43a39c40_0 .net "b", 0 0, L_0000017c43f02d70;  alias, 1 drivers
v0000017c43a38660_0 .net "c", 0 0, L_0000017c43ebf660;  alias, 1 drivers
S_0000017c43978bf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397a810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebec50 .functor XOR 1, L_0000017c43ebebe0, L_0000017c43f03090, C4<0>, C4<0>;
L_0000017c43ebf6d0 .functor AND 1, L_0000017c43ebebe0, L_0000017c43f03090, C4<1>, C4<1>;
v0000017c43a39b00_0 .net "S", 0 0, L_0000017c43ebec50;  alias, 1 drivers
v0000017c43a38de0_0 .net "a", 0 0, L_0000017c43ebebe0;  alias, 1 drivers
v0000017c43a37c60_0 .net "b", 0 0, L_0000017c43f03090;  alias, 1 drivers
v0000017c43a39100_0 .net "c", 0 0, L_0000017c43ebf6d0;  alias, 1 drivers
S_0000017c4397c2a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c4397bf80;
 .timescale 0 0;
P_0000017c4324d7c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ebf120 .functor XOR 1, L_0000017c43cf53b8, L_0000017c43f03130, C4<0>, C4<0>;
v0000017c43a39ec0_0 .net *"_ivl_1", 0 0, L_0000017c43f03130;  1 drivers
S_0000017c4397bad0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec1490 .functor OR 1, L_0000017c43ec0a80, L_0000017c43ec01c0, C4<0>, C4<0>;
v0000017c43a37f80_0 .net "S", 0 0, L_0000017c43ec05b0;  1 drivers
v0000017c43a39a60_0 .net "a", 0 0, L_0000017c43f027d0;  1 drivers
v0000017c43a39920_0 .net "b", 0 0, L_0000017c43f02730;  1 drivers
v0000017c43a382a0_0 .net "c", 0 0, L_0000017c43ec1490;  1 drivers
v0000017c43a37a80_0 .net "carry_1", 0 0, L_0000017c43ec0a80;  1 drivers
v0000017c43a394c0_0 .net "carry_2", 0 0, L_0000017c43ec01c0;  1 drivers
v0000017c43a39e20_0 .net "cin", 0 0, L_0000017c43f04710;  1 drivers
v0000017c43a39740_0 .net "sum_1", 0 0, L_0000017c43ebfd60;  1 drivers
S_0000017c43979870 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebfd60 .functor XOR 1, L_0000017c43f027d0, L_0000017c43f02730, C4<0>, C4<0>;
L_0000017c43ec0a80 .functor AND 1, L_0000017c43f027d0, L_0000017c43f02730, C4<1>, C4<1>;
v0000017c43a391a0_0 .net "S", 0 0, L_0000017c43ebfd60;  alias, 1 drivers
v0000017c43a379e0_0 .net "a", 0 0, L_0000017c43f027d0;  alias, 1 drivers
v0000017c43a38e80_0 .net "b", 0 0, L_0000017c43f02730;  alias, 1 drivers
v0000017c43a37da0_0 .net "c", 0 0, L_0000017c43ec0a80;  alias, 1 drivers
S_0000017c4397ae50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec05b0 .functor XOR 1, L_0000017c43ebfd60, L_0000017c43f04710, C4<0>, C4<0>;
L_0000017c43ec01c0 .functor AND 1, L_0000017c43ebfd60, L_0000017c43f04710, C4<1>, C4<1>;
v0000017c43a392e0_0 .net "S", 0 0, L_0000017c43ec05b0;  alias, 1 drivers
v0000017c43a39ba0_0 .net "a", 0 0, L_0000017c43ebfd60;  alias, 1 drivers
v0000017c43a388e0_0 .net "b", 0 0, L_0000017c43f04710;  alias, 1 drivers
v0000017c43a39d80_0 .net "c", 0 0, L_0000017c43ec01c0;  alias, 1 drivers
S_0000017c43978d80 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d480 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf5400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec0380 .functor BUFZ 1, L_0000017c43cf5400, C4<0>, C4<0>, C4<0>;
v0000017c43a3cd00_0 .net "S", 4 0, L_0000017c43f05250;  alias, 1 drivers
v0000017c43a3e1a0_0 .net *"_ivl_0", 0 0, L_0000017c43ebfac0;  1 drivers
v0000017c43a3e100_0 .net *"_ivl_10", 0 0, L_0000017c43ec02a0;  1 drivers
v0000017c43a3d2a0_0 .net *"_ivl_20", 0 0, L_0000017c43ec10a0;  1 drivers
v0000017c43a3d520_0 .net *"_ivl_30", 0 0, L_0000017c43ec0e00;  1 drivers
v0000017c43a3e2e0_0 .net *"_ivl_40", 0 0, L_0000017c43ebfa50;  1 drivers
v0000017c43a3d660_0 .net *"_ivl_56", 0 0, L_0000017c43ec0380;  1 drivers
v0000017c43a3d0c0_0 .net "a", 4 0, L_0000017c43f05c50;  alias, 1 drivers
v0000017c43a3cee0_0 .net "b", 4 0, o0000017c439af318;  alias, 0 drivers
v0000017c43a3e060_0 .net "b1", 4 0, L_0000017c43f05890;  1 drivers
v0000017c43a3df20_0 .net "c", 0 0, L_0000017c43f05ed0;  alias, 1 drivers
v0000017c43a3dfc0_0 .net "cin", 0 0, L_0000017c43cf5400;  1 drivers
v0000017c43a3dca0_0 .net "co", 5 0, L_0000017c43f04170;  1 drivers
L_0000017c43f04d50 .part o0000017c439af318, 0, 1;
L_0000017c43f052f0 .part L_0000017c43f05c50, 0, 1;
L_0000017c43f05cf0 .part L_0000017c43f05890, 0, 1;
L_0000017c43f03c70 .part L_0000017c43f04170, 0, 1;
L_0000017c43f03bd0 .part o0000017c439af318, 1, 1;
L_0000017c43f05750 .part L_0000017c43f05c50, 1, 1;
L_0000017c43f042b0 .part L_0000017c43f05890, 1, 1;
L_0000017c43f05bb0 .part L_0000017c43f04170, 1, 1;
L_0000017c43f03d10 .part o0000017c439af318, 2, 1;
L_0000017c43f057f0 .part L_0000017c43f05c50, 2, 1;
L_0000017c43f04a30 .part L_0000017c43f05890, 2, 1;
L_0000017c43f047b0 .part L_0000017c43f04170, 2, 1;
L_0000017c43f051b0 .part o0000017c439af318, 3, 1;
L_0000017c43f040d0 .part L_0000017c43f05c50, 3, 1;
L_0000017c43f059d0 .part L_0000017c43f05890, 3, 1;
L_0000017c43f05e30 .part L_0000017c43f04170, 3, 1;
LS_0000017c43f05890_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebfac0, L_0000017c43ec02a0, L_0000017c43ec10a0, L_0000017c43ec0e00;
LS_0000017c43f05890_0_4 .concat8 [ 1 0 0 0], L_0000017c43ebfa50;
L_0000017c43f05890 .concat8 [ 4 1 0 0], LS_0000017c43f05890_0_0, LS_0000017c43f05890_0_4;
L_0000017c43f03f90 .part o0000017c439af318, 4, 1;
L_0000017c43f05d90 .part L_0000017c43f05c50, 4, 1;
L_0000017c43f03ef0 .part L_0000017c43f05890, 4, 1;
L_0000017c43f04030 .part L_0000017c43f04170, 4, 1;
LS_0000017c43f05250_0_0 .concat8 [ 1 1 1 1], L_0000017c43ebfe40, L_0000017c43ebff90, L_0000017c43ec1110, L_0000017c43ec0620;
LS_0000017c43f05250_0_4 .concat8 [ 1 0 0 0], L_0000017c43ec1030;
L_0000017c43f05250 .concat8 [ 4 1 0 0], LS_0000017c43f05250_0_0, LS_0000017c43f05250_0_4;
LS_0000017c43f04170_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec0380, L_0000017c43ebf9e0, L_0000017c43ec0000, L_0000017c43ec0d20;
LS_0000017c43f04170_0_4 .concat8 [ 1 1 0 0], L_0000017c43ec0a10, L_0000017c43ec13b0;
L_0000017c43f04170 .concat8 [ 4 2 0 0], LS_0000017c43f04170_0_0, LS_0000017c43f04170_0_4;
L_0000017c43f05ed0 .part L_0000017c43f04170, 5, 1;
S_0000017c4397a680 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43978d80;
 .timescale 0 0;
P_0000017c4324d8c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebfac0 .functor XOR 1, L_0000017c43cf5400, L_0000017c43f04d50, C4<0>, C4<0>;
v0000017c43a3a000_0 .net *"_ivl_1", 0 0, L_0000017c43f04d50;  1 drivers
S_0000017c43977160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebf9e0 .functor OR 1, L_0000017c43ec09a0, L_0000017c43ec0310, C4<0>, C4<0>;
v0000017c43a38c00_0 .net "S", 0 0, L_0000017c43ebfe40;  1 drivers
v0000017c43a39880_0 .net "a", 0 0, L_0000017c43f052f0;  1 drivers
v0000017c43a38fc0_0 .net "b", 0 0, L_0000017c43f05cf0;  1 drivers
v0000017c43a39420_0 .net "c", 0 0, L_0000017c43ebf9e0;  1 drivers
v0000017c43a39f60_0 .net "carry_1", 0 0, L_0000017c43ec09a0;  1 drivers
v0000017c43a39560_0 .net "carry_2", 0 0, L_0000017c43ec0310;  1 drivers
v0000017c43a39600_0 .net "cin", 0 0, L_0000017c43f03c70;  1 drivers
v0000017c43a396a0_0 .net "sum_1", 0 0, L_0000017c43ebfeb0;  1 drivers
S_0000017c4397b300 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43977160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebfeb0 .functor XOR 1, L_0000017c43f052f0, L_0000017c43f05cf0, C4<0>, C4<0>;
L_0000017c43ec09a0 .functor AND 1, L_0000017c43f052f0, L_0000017c43f05cf0, C4<1>, C4<1>;
v0000017c43a38f20_0 .net "S", 0 0, L_0000017c43ebfeb0;  alias, 1 drivers
v0000017c43a38480_0 .net "a", 0 0, L_0000017c43f052f0;  alias, 1 drivers
v0000017c43a37b20_0 .net "b", 0 0, L_0000017c43f05cf0;  alias, 1 drivers
v0000017c43a38980_0 .net "c", 0 0, L_0000017c43ec09a0;  alias, 1 drivers
S_0000017c43979230 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43977160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebfe40 .functor XOR 1, L_0000017c43ebfeb0, L_0000017c43f03c70, C4<0>, C4<0>;
L_0000017c43ec0310 .functor AND 1, L_0000017c43ebfeb0, L_0000017c43f03c70, C4<1>, C4<1>;
v0000017c43a38ac0_0 .net "S", 0 0, L_0000017c43ebfe40;  alias, 1 drivers
v0000017c43a37bc0_0 .net "a", 0 0, L_0000017c43ebfeb0;  alias, 1 drivers
v0000017c43a38b60_0 .net "b", 0 0, L_0000017c43f03c70;  alias, 1 drivers
v0000017c43a397e0_0 .net "c", 0 0, L_0000017c43ec0310;  alias, 1 drivers
S_0000017c4397bdf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43978d80;
 .timescale 0 0;
P_0000017c4324d740 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec02a0 .functor XOR 1, L_0000017c43cf5400, L_0000017c43f03bd0, C4<0>, C4<0>;
v0000017c43a3a500_0 .net *"_ivl_1", 0 0, L_0000017c43f03bd0;  1 drivers
S_0000017c439772f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec0000 .functor OR 1, L_0000017c43ec0770, L_0000017c43ec11f0, C4<0>, C4<0>;
v0000017c43a3b5e0_0 .net "S", 0 0, L_0000017c43ebff90;  1 drivers
v0000017c43a3a460_0 .net "a", 0 0, L_0000017c43f05750;  1 drivers
v0000017c43a3b900_0 .net "b", 0 0, L_0000017c43f042b0;  1 drivers
v0000017c43a3c260_0 .net "c", 0 0, L_0000017c43ec0000;  1 drivers
v0000017c43a3b360_0 .net "carry_1", 0 0, L_0000017c43ec0770;  1 drivers
v0000017c43a3ba40_0 .net "carry_2", 0 0, L_0000017c43ec11f0;  1 drivers
v0000017c43a3aa00_0 .net "cin", 0 0, L_0000017c43f05bb0;  1 drivers
v0000017c43a3bc20_0 .net "sum_1", 0 0, L_0000017c43ebff20;  1 drivers
S_0000017c43979b90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439772f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebff20 .functor XOR 1, L_0000017c43f05750, L_0000017c43f042b0, C4<0>, C4<0>;
L_0000017c43ec0770 .functor AND 1, L_0000017c43f05750, L_0000017c43f042b0, C4<1>, C4<1>;
v0000017c43a3b040_0 .net "S", 0 0, L_0000017c43ebff20;  alias, 1 drivers
v0000017c43a3bae0_0 .net "a", 0 0, L_0000017c43f05750;  alias, 1 drivers
v0000017c43a3b0e0_0 .net "b", 0 0, L_0000017c43f042b0;  alias, 1 drivers
v0000017c43a3b540_0 .net "c", 0 0, L_0000017c43ec0770;  alias, 1 drivers
S_0000017c4397cf20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439772f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebff90 .functor XOR 1, L_0000017c43ebff20, L_0000017c43f05bb0, C4<0>, C4<0>;
L_0000017c43ec11f0 .functor AND 1, L_0000017c43ebff20, L_0000017c43f05bb0, C4<1>, C4<1>;
v0000017c43a3ad20_0 .net "S", 0 0, L_0000017c43ebff90;  alias, 1 drivers
v0000017c43a3c080_0 .net "a", 0 0, L_0000017c43ebff20;  alias, 1 drivers
v0000017c43a3b180_0 .net "b", 0 0, L_0000017c43f05bb0;  alias, 1 drivers
v0000017c43a3b680_0 .net "c", 0 0, L_0000017c43ec11f0;  alias, 1 drivers
S_0000017c4397c110 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43978d80;
 .timescale 0 0;
P_0000017c4324e300 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec10a0 .functor XOR 1, L_0000017c43cf5400, L_0000017c43f03d10, C4<0>, C4<0>;
v0000017c43a3c1c0_0 .net *"_ivl_1", 0 0, L_0000017c43f03d10;  1 drivers
S_0000017c43978740 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec0d20 .functor OR 1, L_0000017c43ec0070, L_0000017c43ec0fc0, C4<0>, C4<0>;
v0000017c43a3c3a0_0 .net "S", 0 0, L_0000017c43ec1110;  1 drivers
v0000017c43a3b220_0 .net "a", 0 0, L_0000017c43f057f0;  1 drivers
v0000017c43a3c440_0 .net "b", 0 0, L_0000017c43f04a30;  1 drivers
v0000017c43a3bb80_0 .net "c", 0 0, L_0000017c43ec0d20;  1 drivers
v0000017c43a3c760_0 .net "carry_1", 0 0, L_0000017c43ec0070;  1 drivers
v0000017c43a3c120_0 .net "carry_2", 0 0, L_0000017c43ec0fc0;  1 drivers
v0000017c43a3c300_0 .net "cin", 0 0, L_0000017c43f047b0;  1 drivers
v0000017c43a3af00_0 .net "sum_1", 0 0, L_0000017c43ec0ee0;  1 drivers
S_0000017c4397c430 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43978740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0ee0 .functor XOR 1, L_0000017c43f057f0, L_0000017c43f04a30, C4<0>, C4<0>;
L_0000017c43ec0070 .functor AND 1, L_0000017c43f057f0, L_0000017c43f04a30, C4<1>, C4<1>;
v0000017c43a3b400_0 .net "S", 0 0, L_0000017c43ec0ee0;  alias, 1 drivers
v0000017c43a3bf40_0 .net "a", 0 0, L_0000017c43f057f0;  alias, 1 drivers
v0000017c43a3be00_0 .net "b", 0 0, L_0000017c43f04a30;  alias, 1 drivers
v0000017c43a3b720_0 .net "c", 0 0, L_0000017c43ec0070;  alias, 1 drivers
S_0000017c43976e40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43978740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1110 .functor XOR 1, L_0000017c43ec0ee0, L_0000017c43f047b0, C4<0>, C4<0>;
L_0000017c43ec0fc0 .functor AND 1, L_0000017c43ec0ee0, L_0000017c43f047b0, C4<1>, C4<1>;
v0000017c43a3c4e0_0 .net "S", 0 0, L_0000017c43ec1110;  alias, 1 drivers
v0000017c43a3bcc0_0 .net "a", 0 0, L_0000017c43ec0ee0;  alias, 1 drivers
v0000017c43a3adc0_0 .net "b", 0 0, L_0000017c43f047b0;  alias, 1 drivers
v0000017c43a3a5a0_0 .net "c", 0 0, L_0000017c43ec0fc0;  alias, 1 drivers
S_0000017c4397ab30 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43978d80;
 .timescale 0 0;
P_0000017c4324d400 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ec0e00 .functor XOR 1, L_0000017c43cf5400, L_0000017c43f051b0, C4<0>, C4<0>;
v0000017c43a3a1e0_0 .net *"_ivl_1", 0 0, L_0000017c43f051b0;  1 drivers
S_0000017c4397c8e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec0a10 .functor OR 1, L_0000017c43ebfb30, L_0000017c43ec0700, C4<0>, C4<0>;
v0000017c43a3ac80_0 .net "S", 0 0, L_0000017c43ec0620;  1 drivers
v0000017c43a3c620_0 .net "a", 0 0, L_0000017c43f040d0;  1 drivers
v0000017c43a3ae60_0 .net "b", 0 0, L_0000017c43f059d0;  1 drivers
v0000017c43a3a8c0_0 .net "c", 0 0, L_0000017c43ec0a10;  1 drivers
v0000017c43a3afa0_0 .net "carry_1", 0 0, L_0000017c43ebfb30;  1 drivers
v0000017c43a3c6c0_0 .net "carry_2", 0 0, L_0000017c43ec0700;  1 drivers
v0000017c43a3c800_0 .net "cin", 0 0, L_0000017c43f05e30;  1 drivers
v0000017c43a3b4a0_0 .net "sum_1", 0 0, L_0000017c43ec1420;  1 drivers
S_0000017c4397a1d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397c8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1420 .functor XOR 1, L_0000017c43f040d0, L_0000017c43f059d0, C4<0>, C4<0>;
L_0000017c43ebfb30 .functor AND 1, L_0000017c43f040d0, L_0000017c43f059d0, C4<1>, C4<1>;
v0000017c43a3b9a0_0 .net "S", 0 0, L_0000017c43ec1420;  alias, 1 drivers
v0000017c43a3bd60_0 .net "a", 0 0, L_0000017c43f040d0;  alias, 1 drivers
v0000017c43a3bea0_0 .net "b", 0 0, L_0000017c43f059d0;  alias, 1 drivers
v0000017c43a3b2c0_0 .net "c", 0 0, L_0000017c43ebfb30;  alias, 1 drivers
S_0000017c4397a360 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397c8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec0620 .functor XOR 1, L_0000017c43ec1420, L_0000017c43f05e30, C4<0>, C4<0>;
L_0000017c43ec0700 .functor AND 1, L_0000017c43ec1420, L_0000017c43f05e30, C4<1>, C4<1>;
v0000017c43a3a640_0 .net "S", 0 0, L_0000017c43ec0620;  alias, 1 drivers
v0000017c43a3bfe0_0 .net "a", 0 0, L_0000017c43ec1420;  alias, 1 drivers
v0000017c43a3c580_0 .net "b", 0 0, L_0000017c43f05e30;  alias, 1 drivers
v0000017c43a3aaa0_0 .net "c", 0 0, L_0000017c43ec0700;  alias, 1 drivers
S_0000017c4397c5c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43978d80;
 .timescale 0 0;
P_0000017c4324dec0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ebfa50 .functor XOR 1, L_0000017c43cf5400, L_0000017c43f03f90, C4<0>, C4<0>;
v0000017c43a3e880_0 .net *"_ivl_1", 0 0, L_0000017c43f03f90;  1 drivers
S_0000017c4397a4f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec13b0 .functor OR 1, L_0000017c43ebfba0, L_0000017c43ec1340, C4<0>, C4<0>;
v0000017c43a3b860_0 .net "S", 0 0, L_0000017c43ec1030;  1 drivers
v0000017c43a3a320_0 .net "a", 0 0, L_0000017c43f05d90;  1 drivers
v0000017c43a3a3c0_0 .net "b", 0 0, L_0000017c43f03ef0;  1 drivers
v0000017c43a3a6e0_0 .net "c", 0 0, L_0000017c43ec13b0;  1 drivers
v0000017c43a3a820_0 .net "carry_1", 0 0, L_0000017c43ebfba0;  1 drivers
v0000017c43a3cb20_0 .net "carry_2", 0 0, L_0000017c43ec1340;  1 drivers
v0000017c43a3d020_0 .net "cin", 0 0, L_0000017c43f04030;  1 drivers
v0000017c43a3d980_0 .net "sum_1", 0 0, L_0000017c43ebf900;  1 drivers
S_0000017c4397acc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebf900 .functor XOR 1, L_0000017c43f05d90, L_0000017c43f03ef0, C4<0>, C4<0>;
L_0000017c43ebfba0 .functor AND 1, L_0000017c43f05d90, L_0000017c43f03ef0, C4<1>, C4<1>;
v0000017c43a3ab40_0 .net "S", 0 0, L_0000017c43ebf900;  alias, 1 drivers
v0000017c43a3c8a0_0 .net "a", 0 0, L_0000017c43f05d90;  alias, 1 drivers
v0000017c43a3a960_0 .net "b", 0 0, L_0000017c43f03ef0;  alias, 1 drivers
v0000017c43a3b7c0_0 .net "c", 0 0, L_0000017c43ebfba0;  alias, 1 drivers
S_0000017c4397b490 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1030 .functor XOR 1, L_0000017c43ebf900, L_0000017c43f04030, C4<0>, C4<0>;
L_0000017c43ec1340 .functor AND 1, L_0000017c43ebf900, L_0000017c43f04030, C4<1>, C4<1>;
v0000017c43a3abe0_0 .net "S", 0 0, L_0000017c43ec1030;  alias, 1 drivers
v0000017c43a3a140_0 .net "a", 0 0, L_0000017c43ebf900;  alias, 1 drivers
v0000017c43a3a780_0 .net "b", 0 0, L_0000017c43f04030;  alias, 1 drivers
v0000017c43a3a280_0 .net "c", 0 0, L_0000017c43ec1340;  alias, 1 drivers
S_0000017c4397c750 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ebd980 .functor AND 1, L_0000017c43f007f0, L_0000017c43f00570, C4<1>, C4<1>;
v0000017c43a3d200_0 .net "X", 0 0, L_0000017c43f007f0;  alias, 1 drivers
v0000017c43a3f000_0 .net "Y", 0 0, L_0000017c43f00570;  alias, 1 drivers
v0000017c43a3cbc0_0 .net "Z", 2 0, L_0000017c43f03770;  alias, 1 drivers
L_0000017c43cf5058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a3e240_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf5058;  1 drivers
L_0000017c43cf50a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a3e9c0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf50a0;  1 drivers
v0000017c43a3d8e0_0 .net *"_ivl_9", 0 0, L_0000017c43ebd980;  1 drivers
L_0000017c43f03770 .concat8 [ 1 1 1 0], L_0000017c43ebd980, L_0000017c43cf50a0, L_0000017c43cf5058;
S_0000017c43976fd0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ebe9b0 .functor AND 1, L_0000017c43efe950, L_0000017c43f00bb0, C4<1>, C4<1>;
v0000017c43a3e6a0_0 .net "X", 0 0, L_0000017c43efe950;  alias, 1 drivers
v0000017c43a3d700_0 .net "Y", 0 0, L_0000017c43f00bb0;  alias, 1 drivers
v0000017c43a3e4c0_0 .net "Z", 2 0, L_0000017c43f02a50;  alias, 1 drivers
L_0000017c43cf50e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a3cf80_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf50e8;  1 drivers
L_0000017c43cf5130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a3e380_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf5130;  1 drivers
v0000017c43a3d160_0 .net *"_ivl_9", 0 0, L_0000017c43ebe9b0;  1 drivers
L_0000017c43f02a50 .concat8 [ 1 1 1 0], L_0000017c43ebe9b0, L_0000017c43cf5130, L_0000017c43cf50e8;
S_0000017c43977ac0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ebeb00 .functor AND 1, o0000017c439af738, o0000017c439af768, C4<1>, C4<1>;
v0000017c43a3cc60_0 .net "X", 0 0, o0000017c439af738;  alias, 0 drivers
v0000017c43a3e420_0 .net "Y", 0 0, o0000017c439af768;  alias, 0 drivers
v0000017c43a3ea60_0 .net "Z", 2 0, L_0000017c43f02af0;  alias, 1 drivers
L_0000017c43cf5178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a3f0a0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf5178;  1 drivers
L_0000017c43cf51c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a3d340_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf51c0;  1 drivers
v0000017c43a3eec0_0 .net *"_ivl_9", 0 0, L_0000017c43ebeb00;  1 drivers
L_0000017c43f02af0 .concat8 [ 1 1 1 0], L_0000017c43ebeb00, L_0000017c43cf51c0, L_0000017c43cf5178;
S_0000017c43978f10 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43548510 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43548548 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43548580 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43a3e560_0 .net *"_ivl_0", 4 0, L_0000017c43f02370;  1 drivers
L_0000017c43cf5298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a3dd40_0 .net *"_ivl_3", 1 0, L_0000017c43cf5298;  1 drivers
v0000017c43a3e7e0_0 .net *"_ivl_6", 2 0, L_0000017c43f01b50;  1 drivers
L_0000017c43cf52e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a3d5c0_0 .net *"_ivl_8", 1 0, L_0000017c43cf52e0;  1 drivers
v0000017c43a3cda0_0 .net "a", 2 0, L_0000017c43f03770;  alias, 1 drivers
v0000017c43a3d480_0 .net "a_out", 4 0, L_0000017c43f01bf0;  alias, 1 drivers
L_0000017c43f02370 .concat [ 3 2 0 0], L_0000017c43f03770, L_0000017c43cf5298;
L_0000017c43f01b50 .part L_0000017c43f02370, 0, 3;
L_0000017c43f01bf0 .concat [ 2 3 0 0], L_0000017c43cf52e0, L_0000017c43f01b50;
S_0000017c439790a0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a78c90 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a78cc8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a78d00 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43a3e600_0 .net *"_ivl_0", 4 0, L_0000017c43f029b0;  1 drivers
L_0000017c43cf5328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a3e920_0 .net *"_ivl_3", 1 0, L_0000017c43cf5328;  1 drivers
v0000017c43a3ce40_0 .net *"_ivl_6", 3 0, L_0000017c43f036d0;  1 drivers
L_0000017c43cf5370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a3eb00_0 .net *"_ivl_8", 0 0, L_0000017c43cf5370;  1 drivers
v0000017c43a3d840_0 .net "a", 2 0, L_0000017c43f01e70;  alias, 1 drivers
v0000017c43a3ee20_0 .net "a_out", 4 0, L_0000017c43f02410;  alias, 1 drivers
L_0000017c43f029b0 .concat [ 3 2 0 0], L_0000017c43f01e70, L_0000017c43cf5328;
L_0000017c43f036d0 .part L_0000017c43f029b0, 0, 4;
L_0000017c43f02410 .concat [ 1 4 0 0], L_0000017c43cf5370, L_0000017c43f036d0;
S_0000017c43976cb0 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43971080;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324df40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf5250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43ebe080 .functor BUFZ 1, L_0000017c43cf5250, C4<0>, C4<0>, C4<0>;
v0000017c43a40360_0 .net "S", 2 0, L_0000017c43f01e70;  alias, 1 drivers
v0000017c43a40c20_0 .net *"_ivl_0", 0 0, L_0000017c43ebe630;  1 drivers
v0000017c43a40cc0_0 .net *"_ivl_10", 0 0, L_0000017c43ebf7b0;  1 drivers
v0000017c43a414e0_0 .net *"_ivl_20", 0 0, L_0000017c43ebeef0;  1 drivers
v0000017c43a40e00_0 .net *"_ivl_36", 0 0, L_0000017c43ebe080;  1 drivers
v0000017c43a3fa00_0 .net "a", 2 0, L_0000017c43f02af0;  alias, 1 drivers
v0000017c43a3f780_0 .net "b", 2 0, L_0000017c43f02cd0;  alias, 1 drivers
v0000017c43a3faa0_0 .net "b1", 2 0, L_0000017c43f01330;  1 drivers
v0000017c43a41300_0 .net "c", 0 0, L_0000017c43f03590;  alias, 1 drivers
v0000017c43a40400_0 .net "cin", 0 0, L_0000017c43cf5250;  1 drivers
v0000017c43a40ea0_0 .net "co", 3 0, L_0000017c43f02c30;  1 drivers
L_0000017c43f01790 .part L_0000017c43f02cd0, 0, 1;
L_0000017c43f033b0 .part L_0000017c43f02af0, 0, 1;
L_0000017c43f01d30 .part L_0000017c43f01330, 0, 1;
L_0000017c43f02e10 .part L_0000017c43f02c30, 0, 1;
L_0000017c43f018d0 .part L_0000017c43f02cd0, 1, 1;
L_0000017c43f03450 .part L_0000017c43f02af0, 1, 1;
L_0000017c43f01970 .part L_0000017c43f01330, 1, 1;
L_0000017c43f01dd0 .part L_0000017c43f02c30, 1, 1;
L_0000017c43f01330 .concat8 [ 1 1 1 0], L_0000017c43ebe630, L_0000017c43ebf7b0, L_0000017c43ebeef0;
L_0000017c43f01a10 .part L_0000017c43f02cd0, 2, 1;
L_0000017c43f038b0 .part L_0000017c43f02af0, 2, 1;
L_0000017c43f034f0 .part L_0000017c43f01330, 2, 1;
L_0000017c43f01ab0 .part L_0000017c43f02c30, 2, 1;
L_0000017c43f01e70 .concat8 [ 1 1 1 0], L_0000017c43ebe550, L_0000017c43ebe320, L_0000017c43ebefd0;
L_0000017c43f02c30 .concat8 [ 1 1 1 1], L_0000017c43ebe080, L_0000017c43ebe0f0, L_0000017c43ebe010, L_0000017c43ebeda0;
L_0000017c43f03590 .part L_0000017c43f02c30, 3, 1;
S_0000017c4397b620 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43976cb0;
 .timescale 0 0;
P_0000017c4324d640 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ebe630 .functor XOR 1, L_0000017c43cf5250, L_0000017c43f01790, C4<0>, C4<0>;
v0000017c43a3de80_0 .net *"_ivl_1", 0 0, L_0000017c43f01790;  1 drivers
S_0000017c439777a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebe0f0 .functor OR 1, L_0000017c43ebea20, L_0000017c43ebf890, C4<0>, C4<0>;
v0000017c43a3c940_0 .net "S", 0 0, L_0000017c43ebe550;  1 drivers
v0000017c43a3dc00_0 .net "a", 0 0, L_0000017c43f033b0;  1 drivers
v0000017c43a3ec40_0 .net "b", 0 0, L_0000017c43f01d30;  1 drivers
v0000017c43a3ece0_0 .net "c", 0 0, L_0000017c43ebe0f0;  1 drivers
v0000017c43a3dde0_0 .net "carry_1", 0 0, L_0000017c43ebea20;  1 drivers
v0000017c43a3ed80_0 .net "carry_2", 0 0, L_0000017c43ebf890;  1 drivers
v0000017c43a3c9e0_0 .net "cin", 0 0, L_0000017c43f02e10;  1 drivers
v0000017c43a3ca80_0 .net "sum_1", 0 0, L_0000017c43ebdec0;  1 drivers
S_0000017c439793c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439777a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebdec0 .functor XOR 1, L_0000017c43f033b0, L_0000017c43f01d30, C4<0>, C4<0>;
L_0000017c43ebea20 .functor AND 1, L_0000017c43f033b0, L_0000017c43f01d30, C4<1>, C4<1>;
v0000017c43a3d3e0_0 .net "S", 0 0, L_0000017c43ebdec0;  alias, 1 drivers
v0000017c43a3da20_0 .net "a", 0 0, L_0000017c43f033b0;  alias, 1 drivers
v0000017c43a3e740_0 .net "b", 0 0, L_0000017c43f01d30;  alias, 1 drivers
v0000017c43a3eba0_0 .net "c", 0 0, L_0000017c43ebea20;  alias, 1 drivers
S_0000017c43981ed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439777a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe550 .functor XOR 1, L_0000017c43ebdec0, L_0000017c43f02e10, C4<0>, C4<0>;
L_0000017c43ebf890 .functor AND 1, L_0000017c43ebdec0, L_0000017c43f02e10, C4<1>, C4<1>;
v0000017c43a3ef60_0 .net "S", 0 0, L_0000017c43ebe550;  alias, 1 drivers
v0000017c43a3dac0_0 .net "a", 0 0, L_0000017c43ebdec0;  alias, 1 drivers
v0000017c43a3d7a0_0 .net "b", 0 0, L_0000017c43f02e10;  alias, 1 drivers
v0000017c43a3db60_0 .net "c", 0 0, L_0000017c43ebf890;  alias, 1 drivers
S_0000017c4397e050 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43976cb0;
 .timescale 0 0;
P_0000017c4324d500 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ebf7b0 .functor XOR 1, L_0000017c43cf5250, L_0000017c43f018d0, C4<0>, C4<0>;
v0000017c43a3f8c0_0 .net *"_ivl_1", 0 0, L_0000017c43f018d0;  1 drivers
S_0000017c43982ce0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebe010 .functor OR 1, L_0000017c43ebed30, L_0000017c43ebf4a0, C4<0>, C4<0>;
v0000017c43a3f280_0 .net "S", 0 0, L_0000017c43ebe320;  1 drivers
v0000017c43a416c0_0 .net "a", 0 0, L_0000017c43f03450;  1 drivers
v0000017c43a40180_0 .net "b", 0 0, L_0000017c43f01970;  1 drivers
v0000017c43a41760_0 .net "c", 0 0, L_0000017c43ebe010;  1 drivers
v0000017c43a40900_0 .net "carry_1", 0 0, L_0000017c43ebed30;  1 drivers
v0000017c43a40d60_0 .net "carry_2", 0 0, L_0000017c43ebf4a0;  1 drivers
v0000017c43a3f320_0 .net "cin", 0 0, L_0000017c43f01dd0;  1 drivers
v0000017c43a3f820_0 .net "sum_1", 0 0, L_0000017c43ebdf30;  1 drivers
S_0000017c43982830 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43982ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebdf30 .functor XOR 1, L_0000017c43f03450, L_0000017c43f01970, C4<0>, C4<0>;
L_0000017c43ebed30 .functor AND 1, L_0000017c43f03450, L_0000017c43f01970, C4<1>, C4<1>;
v0000017c43a3ffa0_0 .net "S", 0 0, L_0000017c43ebdf30;  alias, 1 drivers
v0000017c43a3fdc0_0 .net "a", 0 0, L_0000017c43f03450;  alias, 1 drivers
v0000017c43a400e0_0 .net "b", 0 0, L_0000017c43f01970;  alias, 1 drivers
v0000017c43a407c0_0 .net "c", 0 0, L_0000017c43ebed30;  alias, 1 drivers
S_0000017c4397e500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43982ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe320 .functor XOR 1, L_0000017c43ebdf30, L_0000017c43f01dd0, C4<0>, C4<0>;
L_0000017c43ebf4a0 .functor AND 1, L_0000017c43ebdf30, L_0000017c43f01dd0, C4<1>, C4<1>;
v0000017c43a3fc80_0 .net "S", 0 0, L_0000017c43ebe320;  alias, 1 drivers
v0000017c43a40fe0_0 .net "a", 0 0, L_0000017c43ebdf30;  alias, 1 drivers
v0000017c43a41120_0 .net "b", 0 0, L_0000017c43f01dd0;  alias, 1 drivers
v0000017c43a41260_0 .net "c", 0 0, L_0000017c43ebf4a0;  alias, 1 drivers
S_0000017c4397da10 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43976cb0;
 .timescale 0 0;
P_0000017c4324d780 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ebeef0 .functor XOR 1, L_0000017c43cf5250, L_0000017c43f01a10, C4<0>, C4<0>;
v0000017c43a40040_0 .net *"_ivl_1", 0 0, L_0000017c43f01a10;  1 drivers
S_0000017c43980c10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ebeda0 .functor OR 1, L_0000017c43ebef60, L_0000017c43ebe5c0, C4<0>, C4<0>;
v0000017c43a3fe60_0 .net "S", 0 0, L_0000017c43ebefd0;  1 drivers
v0000017c43a3f500_0 .net "a", 0 0, L_0000017c43f038b0;  1 drivers
v0000017c43a40b80_0 .net "b", 0 0, L_0000017c43f034f0;  1 drivers
v0000017c43a409a0_0 .net "c", 0 0, L_0000017c43ebeda0;  1 drivers
v0000017c43a40a40_0 .net "carry_1", 0 0, L_0000017c43ebef60;  1 drivers
v0000017c43a411c0_0 .net "carry_2", 0 0, L_0000017c43ebe5c0;  1 drivers
v0000017c43a3f960_0 .net "cin", 0 0, L_0000017c43f01ab0;  1 drivers
v0000017c43a3ff00_0 .net "sum_1", 0 0, L_0000017c43ebe400;  1 drivers
S_0000017c439821f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43980c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebe400 .functor XOR 1, L_0000017c43f038b0, L_0000017c43f034f0, C4<0>, C4<0>;
L_0000017c43ebef60 .functor AND 1, L_0000017c43f038b0, L_0000017c43f034f0, C4<1>, C4<1>;
v0000017c43a3fd20_0 .net "S", 0 0, L_0000017c43ebe400;  alias, 1 drivers
v0000017c43a40ae0_0 .net "a", 0 0, L_0000017c43f038b0;  alias, 1 drivers
v0000017c43a40220_0 .net "b", 0 0, L_0000017c43f034f0;  alias, 1 drivers
v0000017c43a41620_0 .net "c", 0 0, L_0000017c43ebef60;  alias, 1 drivers
S_0000017c43982380 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43980c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ebefd0 .functor XOR 1, L_0000017c43ebe400, L_0000017c43f01ab0, C4<0>, C4<0>;
L_0000017c43ebe5c0 .functor AND 1, L_0000017c43ebe400, L_0000017c43f01ab0, C4<1>, C4<1>;
v0000017c43a41080_0 .net "S", 0 0, L_0000017c43ebefd0;  alias, 1 drivers
v0000017c43a3f3c0_0 .net "a", 0 0, L_0000017c43ebe400;  alias, 1 drivers
v0000017c43a402c0_0 .net "b", 0 0, L_0000017c43f01ab0;  alias, 1 drivers
v0000017c43a40860_0 .net "c", 0 0, L_0000017c43ebe5c0;  alias, 1 drivers
S_0000017c43983000 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43a77320 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a77358 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a77390 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c43a43100_0 .net *"_ivl_0", 8 0, L_0000017c43f06f10;  1 drivers
L_0000017c43cf54d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43a42ac0_0 .net *"_ivl_3", 3 0, L_0000017c43cf54d8;  1 drivers
v0000017c43a423e0_0 .net *"_ivl_6", 4 0, L_0000017c43f063d0;  1 drivers
L_0000017c43cf5520 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43a419e0_0 .net *"_ivl_8", 3 0, L_0000017c43cf5520;  1 drivers
v0000017c43a42de0_0 .net "a", 4 0, L_0000017c43efe1d0;  alias, 1 drivers
v0000017c43a41da0_0 .net "a_out", 8 0, L_0000017c43f081d0;  alias, 1 drivers
L_0000017c43f06f10 .concat [ 5 4 0 0], L_0000017c43efe1d0, L_0000017c43cf54d8;
L_0000017c43f063d0 .part L_0000017c43f06f10, 0, 5;
L_0000017c43f081d0 .concat [ 4 5 0 0], L_0000017c43cf5520, L_0000017c43f063d0;
S_0000017c43980760 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43a773d0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a77408 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a77440 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43a428e0_0 .net *"_ivl_0", 8 0, L_0000017c43f08770;  1 drivers
L_0000017c43cf5568 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43a43240_0 .net *"_ivl_3", 3 0, L_0000017c43cf5568;  1 drivers
v0000017c43a41f80_0 .net *"_ivl_6", 6 0, L_0000017c43f08270;  1 drivers
L_0000017c43cf55b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a42a20_0 .net *"_ivl_8", 1 0, L_0000017c43cf55b0;  1 drivers
v0000017c43a42480_0 .net "a", 4 0, L_0000017c43f08630;  alias, 1 drivers
v0000017c43a41a80_0 .net "a_out", 8 0, L_0000017c43f066f0;  alias, 1 drivers
L_0000017c43f08770 .concat [ 5 4 0 0], L_0000017c43f08630, L_0000017c43cf5568;
L_0000017c43f08270 .part L_0000017c43f08770, 0, 7;
L_0000017c43f066f0 .concat [ 2 7 0 0], L_0000017c43cf55b0, L_0000017c43f08270;
S_0000017c43980da0 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c4395aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d900 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf5490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec1730 .functor BUFZ 1, L_0000017c43cf5490, C4<0>, C4<0>, C4<0>;
v0000017c43a45360_0 .net "S", 4 0, L_0000017c43f08630;  alias, 1 drivers
v0000017c43a44e60_0 .net *"_ivl_0", 0 0, L_0000017c43ec2c30;  1 drivers
v0000017c43a45400_0 .net *"_ivl_10", 0 0, L_0000017c43ec3090;  1 drivers
v0000017c43a44fa0_0 .net *"_ivl_20", 0 0, L_0000017c43ec2a70;  1 drivers
v0000017c43a44140_0 .net *"_ivl_30", 0 0, L_0000017c43ec2530;  1 drivers
v0000017c43a44280_0 .net *"_ivl_40", 0 0, L_0000017c43ec28b0;  1 drivers
v0000017c43a454a0_0 .net *"_ivl_56", 0 0, L_0000017c43ec1730;  1 drivers
v0000017c43a443c0_0 .net "a", 4 0, L_0000017c43f05250;  alias, 1 drivers
v0000017c43a455e0_0 .net "b", 4 0, L_0000017c43f04990;  alias, 1 drivers
v0000017c43a45cc0_0 .net "b1", 4 0, L_0000017c43f086d0;  1 drivers
v0000017c43a45540_0 .net "c", 0 0, L_0000017c43f07eb0;  alias, 1 drivers
v0000017c43a44460_0 .net "cin", 0 0, L_0000017c43cf5490;  1 drivers
v0000017c43a44500_0 .net "co", 5 0, L_0000017c43f06290;  1 drivers
L_0000017c43f04850 .part L_0000017c43f04990, 0, 1;
L_0000017c43f04ad0 .part L_0000017c43f05250, 0, 1;
L_0000017c43f04cb0 .part L_0000017c43f086d0, 0, 1;
L_0000017c43f05110 .part L_0000017c43f06290, 0, 1;
L_0000017c43f04f30 .part L_0000017c43f04990, 1, 1;
L_0000017c43f05390 .part L_0000017c43f05250, 1, 1;
L_0000017c43f05610 .part L_0000017c43f086d0, 1, 1;
L_0000017c43f04fd0 .part L_0000017c43f06290, 1, 1;
L_0000017c43f05430 .part L_0000017c43f04990, 2, 1;
L_0000017c43f054d0 .part L_0000017c43f05250, 2, 1;
L_0000017c43f05570 .part L_0000017c43f086d0, 2, 1;
L_0000017c43f056b0 .part L_0000017c43f06290, 2, 1;
L_0000017c43f07c30 .part L_0000017c43f04990, 3, 1;
L_0000017c43f083b0 .part L_0000017c43f05250, 3, 1;
L_0000017c43f08310 .part L_0000017c43f086d0, 3, 1;
L_0000017c43f07050 .part L_0000017c43f06290, 3, 1;
LS_0000017c43f086d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec2c30, L_0000017c43ec3090, L_0000017c43ec2a70, L_0000017c43ec2530;
LS_0000017c43f086d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43ec28b0;
L_0000017c43f086d0 .concat8 [ 4 1 0 0], LS_0000017c43f086d0_0_0, LS_0000017c43f086d0_0_4;
L_0000017c43f065b0 .part L_0000017c43f04990, 4, 1;
L_0000017c43f084f0 .part L_0000017c43f05250, 4, 1;
L_0000017c43f08450 .part L_0000017c43f086d0, 4, 1;
L_0000017c43f08130 .part L_0000017c43f06290, 4, 1;
LS_0000017c43f08630_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec26f0, L_0000017c43ec3020, L_0000017c43ec15e0, L_0000017c43ec16c0;
LS_0000017c43f08630_0_4 .concat8 [ 1 0 0 0], L_0000017c43ec21b0;
L_0000017c43f08630 .concat8 [ 4 1 0 0], LS_0000017c43f08630_0_0, LS_0000017c43f08630_0_4;
LS_0000017c43f06290_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec1730, L_0000017c43ec2f40, L_0000017c43ec1570, L_0000017c43ec2300;
LS_0000017c43f06290_0_4 .concat8 [ 1 1 0 0], L_0000017c43ec1c00, L_0000017c43ec1ab0;
L_0000017c43f06290 .concat8 [ 4 2 0 0], LS_0000017c43f06290_0_0, LS_0000017c43f06290_0_4;
L_0000017c43f07eb0 .part L_0000017c43f06290, 5, 1;
S_0000017c4397f950 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43980da0;
 .timescale 0 0;
P_0000017c4324d940 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec2c30 .functor XOR 1, L_0000017c43cf5490, L_0000017c43f04850, C4<0>, C4<0>;
v0000017c43a41b20_0 .net *"_ivl_1", 0 0, L_0000017c43f04850;  1 drivers
S_0000017c43981570 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec2f40 .functor OR 1, L_0000017c43ec1500, L_0000017c43ec2ae0, C4<0>, C4<0>;
v0000017c43a43060_0 .net "S", 0 0, L_0000017c43ec26f0;  1 drivers
v0000017c43a42c00_0 .net "a", 0 0, L_0000017c43f04ad0;  1 drivers
v0000017c43a43740_0 .net "b", 0 0, L_0000017c43f04cb0;  1 drivers
v0000017c43a43600_0 .net "c", 0 0, L_0000017c43ec2f40;  1 drivers
v0000017c43a42ca0_0 .net "carry_1", 0 0, L_0000017c43ec1500;  1 drivers
v0000017c43a42660_0 .net "carry_2", 0 0, L_0000017c43ec2ae0;  1 drivers
v0000017c43a431a0_0 .net "cin", 0 0, L_0000017c43f05110;  1 drivers
v0000017c43a43920_0 .net "sum_1", 0 0, L_0000017c43ec2840;  1 drivers
S_0000017c4397d880 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43981570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2840 .functor XOR 1, L_0000017c43f04ad0, L_0000017c43f04cb0, C4<0>, C4<0>;
L_0000017c43ec1500 .functor AND 1, L_0000017c43f04ad0, L_0000017c43f04cb0, C4<1>, C4<1>;
v0000017c43a432e0_0 .net "S", 0 0, L_0000017c43ec2840;  alias, 1 drivers
v0000017c43a42b60_0 .net "a", 0 0, L_0000017c43f04ad0;  alias, 1 drivers
v0000017c43a43380_0 .net "b", 0 0, L_0000017c43f04cb0;  alias, 1 drivers
v0000017c43a42520_0 .net "c", 0 0, L_0000017c43ec1500;  alias, 1 drivers
S_0000017c4397e690 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43981570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec26f0 .functor XOR 1, L_0000017c43ec2840, L_0000017c43f05110, C4<0>, C4<0>;
L_0000017c43ec2ae0 .functor AND 1, L_0000017c43ec2840, L_0000017c43f05110, C4<1>, C4<1>;
v0000017c43a425c0_0 .net "S", 0 0, L_0000017c43ec26f0;  alias, 1 drivers
v0000017c43a43880_0 .net "a", 0 0, L_0000017c43ec2840;  alias, 1 drivers
v0000017c43a43d80_0 .net "b", 0 0, L_0000017c43f05110;  alias, 1 drivers
v0000017c43a42020_0 .net "c", 0 0, L_0000017c43ec2ae0;  alias, 1 drivers
S_0000017c4397ee60 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43980da0;
 .timescale 0 0;
P_0000017c4324e180 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec3090 .functor XOR 1, L_0000017c43cf5490, L_0000017c43f04f30, C4<0>, C4<0>;
v0000017c43a434c0_0 .net *"_ivl_1", 0 0, L_0000017c43f04f30;  1 drivers
S_0000017c4397e1e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec1570 .functor OR 1, L_0000017c43ec2920, L_0000017c43ec1960, C4<0>, C4<0>;
v0000017c43a44000_0 .net "S", 0 0, L_0000017c43ec3020;  1 drivers
v0000017c43a43e20_0 .net "a", 0 0, L_0000017c43f05390;  1 drivers
v0000017c43a42e80_0 .net "b", 0 0, L_0000017c43f05610;  1 drivers
v0000017c43a420c0_0 .net "c", 0 0, L_0000017c43ec1570;  1 drivers
v0000017c43a42980_0 .net "carry_1", 0 0, L_0000017c43ec2920;  1 drivers
v0000017c43a436a0_0 .net "carry_2", 0 0, L_0000017c43ec1960;  1 drivers
v0000017c43a440a0_0 .net "cin", 0 0, L_0000017c43f04fd0;  1 drivers
v0000017c43a42f20_0 .net "sum_1", 0 0, L_0000017c43ec1ea0;  1 drivers
S_0000017c4397f7c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1ea0 .functor XOR 1, L_0000017c43f05390, L_0000017c43f05610, C4<0>, C4<0>;
L_0000017c43ec2920 .functor AND 1, L_0000017c43f05390, L_0000017c43f05610, C4<1>, C4<1>;
v0000017c43a42fc0_0 .net "S", 0 0, L_0000017c43ec1ea0;  alias, 1 drivers
v0000017c43a43f60_0 .net "a", 0 0, L_0000017c43f05390;  alias, 1 drivers
v0000017c43a439c0_0 .net "b", 0 0, L_0000017c43f05610;  alias, 1 drivers
v0000017c43a42d40_0 .net "c", 0 0, L_0000017c43ec2920;  alias, 1 drivers
S_0000017c4397d3d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec3020 .functor XOR 1, L_0000017c43ec1ea0, L_0000017c43f04fd0, C4<0>, C4<0>;
L_0000017c43ec1960 .functor AND 1, L_0000017c43ec1ea0, L_0000017c43f04fd0, C4<1>, C4<1>;
v0000017c43a43b00_0 .net "S", 0 0, L_0000017c43ec3020;  alias, 1 drivers
v0000017c43a42700_0 .net "a", 0 0, L_0000017c43ec1ea0;  alias, 1 drivers
v0000017c43a43ba0_0 .net "b", 0 0, L_0000017c43f04fd0;  alias, 1 drivers
v0000017c43a42840_0 .net "c", 0 0, L_0000017c43ec1960;  alias, 1 drivers
S_0000017c4397eff0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43980da0;
 .timescale 0 0;
P_0000017c4324e080 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec2a70 .functor XOR 1, L_0000017c43cf5490, L_0000017c43f05430, C4<0>, C4<0>;
v0000017c43a441e0_0 .net *"_ivl_1", 0 0, L_0000017c43f05430;  1 drivers
S_0000017c4397f180 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec2300 .functor OR 1, L_0000017c43ec1f80, L_0000017c43ec1b90, C4<0>, C4<0>;
v0000017c43a41bc0_0 .net "S", 0 0, L_0000017c43ec15e0;  1 drivers
v0000017c43a41c60_0 .net "a", 0 0, L_0000017c43f054d0;  1 drivers
v0000017c43a41e40_0 .net "b", 0 0, L_0000017c43f05570;  1 drivers
v0000017c43a44aa0_0 .net "c", 0 0, L_0000017c43ec2300;  1 drivers
v0000017c43a464e0_0 .net "carry_1", 0 0, L_0000017c43ec1f80;  1 drivers
v0000017c43a46260_0 .net "carry_2", 0 0, L_0000017c43ec1b90;  1 drivers
v0000017c43a45ea0_0 .net "cin", 0 0, L_0000017c43f056b0;  1 drivers
v0000017c43a45f40_0 .net "sum_1", 0 0, L_0000017c43ec2d80;  1 drivers
S_0000017c4397f310 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec2d80 .functor XOR 1, L_0000017c43f054d0, L_0000017c43f05570, C4<0>, C4<0>;
L_0000017c43ec1f80 .functor AND 1, L_0000017c43f054d0, L_0000017c43f05570, C4<1>, C4<1>;
v0000017c43a42200_0 .net "S", 0 0, L_0000017c43ec2d80;  alias, 1 drivers
v0000017c43a41ee0_0 .net "a", 0 0, L_0000017c43f054d0;  alias, 1 drivers
v0000017c43a43560_0 .net "b", 0 0, L_0000017c43f05570;  alias, 1 drivers
v0000017c43a437e0_0 .net "c", 0 0, L_0000017c43ec1f80;  alias, 1 drivers
S_0000017c43981a20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec15e0 .functor XOR 1, L_0000017c43ec2d80, L_0000017c43f056b0, C4<0>, C4<0>;
L_0000017c43ec1b90 .functor AND 1, L_0000017c43ec2d80, L_0000017c43f056b0, C4<1>, C4<1>;
v0000017c43a422a0_0 .net "S", 0 0, L_0000017c43ec15e0;  alias, 1 drivers
v0000017c43a42340_0 .net "a", 0 0, L_0000017c43ec2d80;  alias, 1 drivers
v0000017c43a43c40_0 .net "b", 0 0, L_0000017c43f056b0;  alias, 1 drivers
v0000017c43a43ce0_0 .net "c", 0 0, L_0000017c43ec1b90;  alias, 1 drivers
S_0000017c43982510 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43980da0;
 .timescale 0 0;
P_0000017c4324d380 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43ec2530 .functor XOR 1, L_0000017c43cf5490, L_0000017c43f07c30, C4<0>, C4<0>;
v0000017c43a46120_0 .net *"_ivl_1", 0 0, L_0000017c43f07c30;  1 drivers
S_0000017c4397f4a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43982510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec1c00 .functor OR 1, L_0000017c43ec1ff0, L_0000017c43ec1a40, C4<0>, C4<0>;
v0000017c43a44c80_0 .net "S", 0 0, L_0000017c43ec16c0;  1 drivers
v0000017c43a45220_0 .net "a", 0 0, L_0000017c43f083b0;  1 drivers
v0000017c43a46300_0 .net "b", 0 0, L_0000017c43f08310;  1 drivers
v0000017c43a45900_0 .net "c", 0 0, L_0000017c43ec1c00;  1 drivers
v0000017c43a46080_0 .net "carry_1", 0 0, L_0000017c43ec1ff0;  1 drivers
v0000017c43a44320_0 .net "carry_2", 0 0, L_0000017c43ec1a40;  1 drivers
v0000017c43a44820_0 .net "cin", 0 0, L_0000017c43f07050;  1 drivers
v0000017c43a45180_0 .net "sum_1", 0 0, L_0000017c43ec1650;  1 drivers
S_0000017c4397fae0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1650 .functor XOR 1, L_0000017c43f083b0, L_0000017c43f08310, C4<0>, C4<0>;
L_0000017c43ec1ff0 .functor AND 1, L_0000017c43f083b0, L_0000017c43f08310, C4<1>, C4<1>;
v0000017c43a463a0_0 .net "S", 0 0, L_0000017c43ec1650;  alias, 1 drivers
v0000017c43a450e0_0 .net "a", 0 0, L_0000017c43f083b0;  alias, 1 drivers
v0000017c43a46440_0 .net "b", 0 0, L_0000017c43f08310;  alias, 1 drivers
v0000017c43a45a40_0 .net "c", 0 0, L_0000017c43ec1ff0;  alias, 1 drivers
S_0000017c439826a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec16c0 .functor XOR 1, L_0000017c43ec1650, L_0000017c43f07050, C4<0>, C4<0>;
L_0000017c43ec1a40 .functor AND 1, L_0000017c43ec1650, L_0000017c43f07050, C4<1>, C4<1>;
v0000017c43a45720_0 .net "S", 0 0, L_0000017c43ec16c0;  alias, 1 drivers
v0000017c43a46580_0 .net "a", 0 0, L_0000017c43ec1650;  alias, 1 drivers
v0000017c43a44780_0 .net "b", 0 0, L_0000017c43f07050;  alias, 1 drivers
v0000017c43a45fe0_0 .net "c", 0 0, L_0000017c43ec1a40;  alias, 1 drivers
S_0000017c4397dba0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43980da0;
 .timescale 0 0;
P_0000017c4324dd80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43ec28b0 .functor XOR 1, L_0000017c43cf5490, L_0000017c43f065b0, C4<0>, C4<0>;
v0000017c43a44f00_0 .net *"_ivl_1", 0 0, L_0000017c43f065b0;  1 drivers
S_0000017c43980f30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec1ab0 .functor OR 1, L_0000017c43ec2ed0, L_0000017c43ec2760, C4<0>, C4<0>;
v0000017c43a46760_0 .net "S", 0 0, L_0000017c43ec21b0;  1 drivers
v0000017c43a44d20_0 .net "a", 0 0, L_0000017c43f084f0;  1 drivers
v0000017c43a452c0_0 .net "b", 0 0, L_0000017c43f08450;  1 drivers
v0000017c43a46800_0 .net "c", 0 0, L_0000017c43ec1ab0;  1 drivers
v0000017c43a45040_0 .net "carry_1", 0 0, L_0000017c43ec2ed0;  1 drivers
v0000017c43a45ae0_0 .net "carry_2", 0 0, L_0000017c43ec2760;  1 drivers
v0000017c43a44b40_0 .net "cin", 0 0, L_0000017c43f08130;  1 drivers
v0000017c43a468a0_0 .net "sum_1", 0 0, L_0000017c43ec1810;  1 drivers
S_0000017c4397e370 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec1810 .functor XOR 1, L_0000017c43f084f0, L_0000017c43f08450, C4<0>, C4<0>;
L_0000017c43ec2ed0 .functor AND 1, L_0000017c43f084f0, L_0000017c43f08450, C4<1>, C4<1>;
v0000017c43a45c20_0 .net "S", 0 0, L_0000017c43ec1810;  alias, 1 drivers
v0000017c43a44640_0 .net "a", 0 0, L_0000017c43f084f0;  alias, 1 drivers
v0000017c43a461c0_0 .net "b", 0 0, L_0000017c43f08450;  alias, 1 drivers
v0000017c43a44dc0_0 .net "c", 0 0, L_0000017c43ec2ed0;  alias, 1 drivers
S_0000017c4397ecd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43980f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec21b0 .functor XOR 1, L_0000017c43ec1810, L_0000017c43f08130, C4<0>, C4<0>;
L_0000017c43ec2760 .functor AND 1, L_0000017c43ec1810, L_0000017c43f08130, C4<1>, C4<1>;
v0000017c43a46620_0 .net "S", 0 0, L_0000017c43ec21b0;  alias, 1 drivers
v0000017c43a45d60_0 .net "a", 0 0, L_0000017c43ec1810;  alias, 1 drivers
v0000017c43a45b80_0 .net "b", 0 0, L_0000017c43f08130;  alias, 1 drivers
v0000017c43a466c0_0 .net "c", 0 0, L_0000017c43ec2760;  alias, 1 drivers
S_0000017c43982b50 .scope module, "k2" "karatsuba_4" 2 70, 2 96 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c43b571f0_0 .net "F1", 8 0, L_0000017c43f18ad0;  1 drivers
v0000017c43b578d0_0 .net "F2", 8 0, L_0000017c43f18490;  1 drivers
o0000017c439bada8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c43b57fb0_0 .net "F3", 8 0, o0000017c439bada8;  0 drivers
v0000017c43b57290_0 .net "X", 4 0, L_0000017c43ef5670;  alias, 1 drivers
v0000017c43b58cd0_0 .net "Xl", 2 0, L_0000017c43f0aed0;  1 drivers
v0000017c43b57b50_0 .net "Xm1", 2 0, L_0000017c43f0a1b0;  1 drivers
v0000017c43b573d0_0 .net "Xms", 4 0, L_0000017c43f19930;  1 drivers
v0000017c43b575b0_0 .net "Xr", 2 0, L_0000017c43f09170;  1 drivers
v0000017c43b58d70_0 .net "Y", 4 0, L_0000017c43ef67f0;  alias, 1 drivers
v0000017c43b57650_0 .net "Yl", 2 0, L_0000017c43f09990;  1 drivers
v0000017c43b57bf0_0 .net "Ym1", 2 0, L_0000017c43f0d770;  1 drivers
v0000017c43b58190_0 .net "Yr", 2 0, L_0000017c43f0ac50;  1 drivers
v0000017c43b57c90_0 .net "Z", 8 0, L_0000017c43f1b730;  alias, 1 drivers
v0000017c43b58230_0 .net "Z1", 4 0, L_0000017c43f0ddb0;  1 drivers
v0000017c43b58370_0 .net "Z2", 4 0, L_0000017c43f12a90;  1 drivers
v0000017c43b58410_0 .net "Z3", 4 0, L_0000017c43f162d0;  1 drivers
v0000017c43b584b0_0 .net "ZF", 8 0, L_0000017c43f1be10;  1 drivers
v0000017c43b5b890_0 .net *"_ivl_1", 1 0, L_0000017c43f098f0;  1 drivers
L_0000017c43cf56d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b59b30_0 .net *"_ivl_11", 0 0, L_0000017c43cf56d0;  1 drivers
v0000017c43b5aa30_0 .net *"_ivl_13", 1 0, L_0000017c43f09350;  1 drivers
L_0000017c43cf5718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b5b070_0 .net *"_ivl_17", 0 0, L_0000017c43cf5718;  1 drivers
v0000017c43b5bd90_0 .net *"_ivl_19", 1 0, L_0000017c43f0a890;  1 drivers
L_0000017c43cf5760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b5b930_0 .net *"_ivl_23", 0 0, L_0000017c43cf5760;  1 drivers
L_0000017c43cf5688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b5a5d0_0 .net *"_ivl_5", 0 0, L_0000017c43cf5688;  1 drivers
v0000017c43b5a2b0_0 .net *"_ivl_7", 1 0, L_0000017c43f090d0;  1 drivers
v0000017c43b5c010_0 .net "bin", 0 0, L_0000017c43f18a30;  1 drivers
v0000017c43b5a530_0 .net "cout1", 0 0, L_0000017c43f09f30;  1 drivers
v0000017c43b5a210_0 .net "cout2", 0 0, L_0000017c43f0cff0;  1 drivers
v0000017c43b5b9d0_0 .net "cout3", 0 0, L_0000017c43f18170;  1 drivers
v0000017c43b5a0d0_0 .net "cout4", 0 0, L_0000017c43f1c1d0;  1 drivers
v0000017c43b5a670_0 .net "cout5", 0 0, L_0000017c43f1b870;  1 drivers
v0000017c43b5bc50_0 .net "sub_ans", 4 0, L_0000017c43f18350;  1 drivers
L_0000017c43f098f0 .part L_0000017c43ef5670, 2, 2;
L_0000017c43f09170 .concat [ 2 1 0 0], L_0000017c43f098f0, L_0000017c43cf5688;
L_0000017c43f090d0 .part L_0000017c43ef5670, 0, 2;
L_0000017c43f0aed0 .concat [ 2 1 0 0], L_0000017c43f090d0, L_0000017c43cf56d0;
L_0000017c43f09350 .part L_0000017c43ef67f0, 2, 2;
L_0000017c43f0ac50 .concat [ 2 1 0 0], L_0000017c43f09350, L_0000017c43cf5718;
L_0000017c43f0a890 .part L_0000017c43ef67f0, 0, 2;
L_0000017c43f09990 .concat [ 2 1 0 0], L_0000017c43f0a890, L_0000017c43cf5760;
S_0000017c4397dd30 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ddc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf57a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec6190 .functor BUFZ 1, L_0000017c43cf57a8, C4<0>, C4<0>, C4<0>;
v0000017c43a49960_0 .net "S", 2 0, L_0000017c43f0a1b0;  alias, 1 drivers
v0000017c43a49fa0_0 .net *"_ivl_0", 0 0, L_0000017c43ec5780;  1 drivers
v0000017c43a4afe0_0 .net *"_ivl_10", 0 0, L_0000017c43ec6580;  1 drivers
v0000017c43a49a00_0 .net *"_ivl_20", 0 0, L_0000017c43ec5390;  1 drivers
v0000017c43a4b120_0 .net *"_ivl_36", 0 0, L_0000017c43ec6190;  1 drivers
v0000017c43a49460_0 .net "a", 2 0, L_0000017c43f09170;  alias, 1 drivers
v0000017c43a4a540_0 .net "b", 2 0, L_0000017c43f0aed0;  alias, 1 drivers
v0000017c43a49aa0_0 .net "b1", 2 0, L_0000017c43f08e50;  1 drivers
v0000017c43a49500_0 .net "c", 0 0, L_0000017c43f09f30;  alias, 1 drivers
v0000017c43a49b40_0 .net "cin", 0 0, L_0000017c43cf57a8;  1 drivers
v0000017c43a4b4e0_0 .net "co", 3 0, L_0000017c43f09cb0;  1 drivers
L_0000017c43f09a30 .part L_0000017c43f0aed0, 0, 1;
L_0000017c43f08950 .part L_0000017c43f09170, 0, 1;
L_0000017c43f0a390 .part L_0000017c43f08e50, 0, 1;
L_0000017c43f093f0 .part L_0000017c43f09cb0, 0, 1;
L_0000017c43f08a90 .part L_0000017c43f0aed0, 1, 1;
L_0000017c43f09490 .part L_0000017c43f09170, 1, 1;
L_0000017c43f08b30 .part L_0000017c43f08e50, 1, 1;
L_0000017c43f08d10 .part L_0000017c43f09cb0, 1, 1;
L_0000017c43f08e50 .concat8 [ 1 1 1 0], L_0000017c43ec5780, L_0000017c43ec6580, L_0000017c43ec5390;
L_0000017c43f08ef0 .part L_0000017c43f0aed0, 2, 1;
L_0000017c43f09530 .part L_0000017c43f09170, 2, 1;
L_0000017c43f095d0 .part L_0000017c43f08e50, 2, 1;
L_0000017c43f09ad0 .part L_0000017c43f09cb0, 2, 1;
L_0000017c43f0a1b0 .concat8 [ 1 1 1 0], L_0000017c43ec5fd0, L_0000017c43ec67b0, L_0000017c43ec4fa0;
L_0000017c43f09cb0 .concat8 [ 1 1 1 1], L_0000017c43ec6190, L_0000017c43ec5da0, L_0000017c43ec5f60, L_0000017c43ec6660;
L_0000017c43f09f30 .part L_0000017c43f09cb0, 3, 1;
S_0000017c4397ff90 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4397dd30;
 .timescale 0 0;
P_0000017c4324dd00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec5780 .functor XOR 1, L_0000017c43cf57a8, L_0000017c43f09a30, C4<0>, C4<0>;
v0000017c43a48b00_0 .net *"_ivl_1", 0 0, L_0000017c43f09a30;  1 drivers
S_0000017c4397fc70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec5da0 .functor OR 1, L_0000017c43ec5ef0, L_0000017c43ec5550, C4<0>, C4<0>;
v0000017c43a48060_0 .net "S", 0 0, L_0000017c43ec5fd0;  1 drivers
v0000017c43a47980_0 .net "a", 0 0, L_0000017c43f08950;  1 drivers
v0000017c43a46a80_0 .net "b", 0 0, L_0000017c43f0a390;  1 drivers
v0000017c43a48740_0 .net "c", 0 0, L_0000017c43ec5da0;  1 drivers
v0000017c43a48a60_0 .net "carry_1", 0 0, L_0000017c43ec5ef0;  1 drivers
v0000017c43a47a20_0 .net "carry_2", 0 0, L_0000017c43ec5550;  1 drivers
v0000017c43a47ac0_0 .net "cin", 0 0, L_0000017c43f093f0;  1 drivers
v0000017c43a46b20_0 .net "sum_1", 0 0, L_0000017c43ec5400;  1 drivers
S_0000017c439810c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec5400 .functor XOR 1, L_0000017c43f08950, L_0000017c43f0a390, C4<0>, C4<0>;
L_0000017c43ec5ef0 .functor AND 1, L_0000017c43f08950, L_0000017c43f0a390, C4<1>, C4<1>;
v0000017c43a46f80_0 .net "S", 0 0, L_0000017c43ec5400;  alias, 1 drivers
v0000017c43a48ce0_0 .net "a", 0 0, L_0000017c43f08950;  alias, 1 drivers
v0000017c43a48600_0 .net "b", 0 0, L_0000017c43f0a390;  alias, 1 drivers
v0000017c43a475c0_0 .net "c", 0 0, L_0000017c43ec5ef0;  alias, 1 drivers
S_0000017c43981250 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec5fd0 .functor XOR 1, L_0000017c43ec5400, L_0000017c43f093f0, C4<0>, C4<0>;
L_0000017c43ec5550 .functor AND 1, L_0000017c43ec5400, L_0000017c43f093f0, C4<1>, C4<1>;
v0000017c43a47840_0 .net "S", 0 0, L_0000017c43ec5fd0;  alias, 1 drivers
v0000017c43a478e0_0 .net "a", 0 0, L_0000017c43ec5400;  alias, 1 drivers
v0000017c43a47fc0_0 .net "b", 0 0, L_0000017c43f093f0;  alias, 1 drivers
v0000017c43a48f60_0 .net "c", 0 0, L_0000017c43ec5550;  alias, 1 drivers
S_0000017c43982e70 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4397dd30;
 .timescale 0 0;
P_0000017c4324d440 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec6580 .functor XOR 1, L_0000017c43cf57a8, L_0000017c43f08a90, C4<0>, C4<0>;
v0000017c43a47d40_0 .net *"_ivl_1", 0 0, L_0000017c43f08a90;  1 drivers
S_0000017c4397fe00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43982e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec5f60 .functor OR 1, L_0000017c43ec65f0, L_0000017c43ec5320, C4<0>, C4<0>;
v0000017c43a48880_0 .net "S", 0 0, L_0000017c43ec67b0;  1 drivers
v0000017c43a48920_0 .net "a", 0 0, L_0000017c43f09490;  1 drivers
v0000017c43a489c0_0 .net "b", 0 0, L_0000017c43f08b30;  1 drivers
v0000017c43a47ca0_0 .net "c", 0 0, L_0000017c43ec5f60;  1 drivers
v0000017c43a472a0_0 .net "carry_1", 0 0, L_0000017c43ec65f0;  1 drivers
v0000017c43a47340_0 .net "carry_2", 0 0, L_0000017c43ec5320;  1 drivers
v0000017c43a48ba0_0 .net "cin", 0 0, L_0000017c43f08d10;  1 drivers
v0000017c43a473e0_0 .net "sum_1", 0 0, L_0000017c43ec5010;  1 drivers
S_0000017c43983190 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec5010 .functor XOR 1, L_0000017c43f09490, L_0000017c43f08b30, C4<0>, C4<0>;
L_0000017c43ec65f0 .functor AND 1, L_0000017c43f09490, L_0000017c43f08b30, C4<1>, C4<1>;
v0000017c43a46da0_0 .net "S", 0 0, L_0000017c43ec5010;  alias, 1 drivers
v0000017c43a48100_0 .net "a", 0 0, L_0000017c43f09490;  alias, 1 drivers
v0000017c43a481a0_0 .net "b", 0 0, L_0000017c43f08b30;  alias, 1 drivers
v0000017c43a47b60_0 .net "c", 0 0, L_0000017c43ec65f0;  alias, 1 drivers
S_0000017c4397f630 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec67b0 .functor XOR 1, L_0000017c43ec5010, L_0000017c43f08d10, C4<0>, C4<0>;
L_0000017c43ec5320 .functor AND 1, L_0000017c43ec5010, L_0000017c43f08d10, C4<1>, C4<1>;
v0000017c43a482e0_0 .net "S", 0 0, L_0000017c43ec67b0;  alias, 1 drivers
v0000017c43a47c00_0 .net "a", 0 0, L_0000017c43ec5010;  alias, 1 drivers
v0000017c43a470c0_0 .net "b", 0 0, L_0000017c43f08d10;  alias, 1 drivers
v0000017c43a46ee0_0 .net "c", 0 0, L_0000017c43ec5320;  alias, 1 drivers
S_0000017c4397e820 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4397dd30;
 .timescale 0 0;
P_0000017c4324de40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec5390 .functor XOR 1, L_0000017c43cf57a8, L_0000017c43f08ef0, C4<0>, C4<0>;
v0000017c43a4ab80_0 .net *"_ivl_1", 0 0, L_0000017c43f08ef0;  1 drivers
S_0000017c439829c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397e820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec6660 .functor OR 1, L_0000017c43ec4de0, L_0000017c43ec5470, C4<0>, C4<0>;
v0000017c43a46c60_0 .net "S", 0 0, L_0000017c43ec4fa0;  1 drivers
v0000017c43a498c0_0 .net "a", 0 0, L_0000017c43f09530;  1 drivers
v0000017c43a49c80_0 .net "b", 0 0, L_0000017c43f095d0;  1 drivers
v0000017c43a4aae0_0 .net "c", 0 0, L_0000017c43ec6660;  1 drivers
v0000017c43a49640_0 .net "carry_1", 0 0, L_0000017c43ec4de0;  1 drivers
v0000017c43a4af40_0 .net "carry_2", 0 0, L_0000017c43ec5470;  1 drivers
v0000017c43a493c0_0 .net "cin", 0 0, L_0000017c43f09ad0;  1 drivers
v0000017c43a496e0_0 .net "sum_1", 0 0, L_0000017c43ec6820;  1 drivers
S_0000017c4397d560 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439829c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6820 .functor XOR 1, L_0000017c43f09530, L_0000017c43f095d0, C4<0>, C4<0>;
L_0000017c43ec4de0 .functor AND 1, L_0000017c43f09530, L_0000017c43f095d0, C4<1>, C4<1>;
v0000017c43a47e80_0 .net "S", 0 0, L_0000017c43ec6820;  alias, 1 drivers
v0000017c43a48d80_0 .net "a", 0 0, L_0000017c43f09530;  alias, 1 drivers
v0000017c43a48240_0 .net "b", 0 0, L_0000017c43f095d0;  alias, 1 drivers
v0000017c43a48e20_0 .net "c", 0 0, L_0000017c43ec4de0;  alias, 1 drivers
S_0000017c43983320 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439829c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec4fa0 .functor XOR 1, L_0000017c43ec6820, L_0000017c43f09ad0, C4<0>, C4<0>;
L_0000017c43ec5470 .functor AND 1, L_0000017c43ec6820, L_0000017c43f09ad0, C4<1>, C4<1>;
v0000017c43a48380_0 .net "S", 0 0, L_0000017c43ec4fa0;  alias, 1 drivers
v0000017c43a49000_0 .net "a", 0 0, L_0000017c43ec6820;  alias, 1 drivers
v0000017c43a46e40_0 .net "b", 0 0, L_0000017c43f09ad0;  alias, 1 drivers
v0000017c43a469e0_0 .net "c", 0 0, L_0000017c43ec5470;  alias, 1 drivers
S_0000017c4397d0b0 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324dac0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf57f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec5cc0 .functor BUFZ 1, L_0000017c43cf57f0, C4<0>, C4<0>, C4<0>;
v0000017c43a4be40_0 .net "S", 2 0, L_0000017c43f0d770;  alias, 1 drivers
v0000017c43a4c0c0_0 .net *"_ivl_0", 0 0, L_0000017c43ec63c0;  1 drivers
v0000017c43a4ca20_0 .net *"_ivl_10", 0 0, L_0000017c43ec5860;  1 drivers
v0000017c43a4cca0_0 .net *"_ivl_20", 0 0, L_0000017c43ec60b0;  1 drivers
v0000017c43a4d2e0_0 .net *"_ivl_36", 0 0, L_0000017c43ec5cc0;  1 drivers
v0000017c43a4c160_0 .net "a", 2 0, L_0000017c43f0ac50;  alias, 1 drivers
v0000017c43a4cfc0_0 .net "b", 2 0, L_0000017c43f09990;  alias, 1 drivers
v0000017c43a4c340_0 .net "b1", 2 0, L_0000017c43f0b150;  1 drivers
v0000017c43a4bf80_0 .net "c", 0 0, L_0000017c43f0cff0;  alias, 1 drivers
v0000017c43a4c3e0_0 .net "cin", 0 0, L_0000017c43cf57f0;  1 drivers
v0000017c43a4e0a0_0 .net "co", 3 0, L_0000017c43f0d630;  1 drivers
L_0000017c43f09fd0 .part L_0000017c43f09990, 0, 1;
L_0000017c43f0a250 .part L_0000017c43f0ac50, 0, 1;
L_0000017c43f0a430 .part L_0000017c43f0b150, 0, 1;
L_0000017c43f0a4d0 .part L_0000017c43f0d630, 0, 1;
L_0000017c43f0a570 .part L_0000017c43f09990, 1, 1;
L_0000017c43f0a610 .part L_0000017c43f0ac50, 1, 1;
L_0000017c43f0c550 .part L_0000017c43f0b150, 1, 1;
L_0000017c43f0cd70 .part L_0000017c43f0d630, 1, 1;
L_0000017c43f0b150 .concat8 [ 1 1 1 0], L_0000017c43ec63c0, L_0000017c43ec5860, L_0000017c43ec60b0;
L_0000017c43f0d090 .part L_0000017c43f09990, 2, 1;
L_0000017c43f0bbf0 .part L_0000017c43f0ac50, 2, 1;
L_0000017c43f0c190 .part L_0000017c43f0b150, 2, 1;
L_0000017c43f0b790 .part L_0000017c43f0d630, 2, 1;
L_0000017c43f0d770 .concat8 [ 1 1 1 0], L_0000017c43ec5080, L_0000017c43ec54e0, L_0000017c43ec4d00;
L_0000017c43f0d630 .concat8 [ 1 1 1 1], L_0000017c43ec5cc0, L_0000017c43ec5be0, L_0000017c43ec55c0, L_0000017c43ec6120;
L_0000017c43f0cff0 .part L_0000017c43f0d630, 3, 1;
S_0000017c439808f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c4397d0b0;
 .timescale 0 0;
P_0000017c4324d800 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec63c0 .functor XOR 1, L_0000017c43cf57f0, L_0000017c43f09fd0, C4<0>, C4<0>;
v0000017c43a4b580_0 .net *"_ivl_1", 0 0, L_0000017c43f09fd0;  1 drivers
S_0000017c4397d240 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439808f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec5be0 .functor OR 1, L_0000017c43ec5e80, L_0000017c43ec4e50, C4<0>, C4<0>;
v0000017c43a4b3a0_0 .net "S", 0 0, L_0000017c43ec5080;  1 drivers
v0000017c43a4a680_0 .net "a", 0 0, L_0000017c43f0a250;  1 drivers
v0000017c43a4ad60_0 .net "b", 0 0, L_0000017c43f0a430;  1 drivers
v0000017c43a4a9a0_0 .net "c", 0 0, L_0000017c43ec5be0;  1 drivers
v0000017c43a4ae00_0 .net "carry_1", 0 0, L_0000017c43ec5e80;  1 drivers
v0000017c43a4a720_0 .net "carry_2", 0 0, L_0000017c43ec4e50;  1 drivers
v0000017c43a49e60_0 .net "cin", 0 0, L_0000017c43f0a4d0;  1 drivers
v0000017c43a4aa40_0 .net "sum_1", 0 0, L_0000017c43ec57f0;  1 drivers
S_0000017c4397d6f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4397d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec57f0 .functor XOR 1, L_0000017c43f0a250, L_0000017c43f0a430, C4<0>, C4<0>;
L_0000017c43ec5e80 .functor AND 1, L_0000017c43f0a250, L_0000017c43f0a430, C4<1>, C4<1>;
v0000017c43a4a900_0 .net "S", 0 0, L_0000017c43ec57f0;  alias, 1 drivers
v0000017c43a4b260_0 .net "a", 0 0, L_0000017c43f0a250;  alias, 1 drivers
v0000017c43a4a5e0_0 .net "b", 0 0, L_0000017c43f0a430;  alias, 1 drivers
v0000017c43a4b080_0 .net "c", 0 0, L_0000017c43ec5e80;  alias, 1 drivers
S_0000017c4397dec0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4397d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec5080 .functor XOR 1, L_0000017c43ec57f0, L_0000017c43f0a4d0, C4<0>, C4<0>;
L_0000017c43ec4e50 .functor AND 1, L_0000017c43ec57f0, L_0000017c43f0a4d0, C4<1>, C4<1>;
v0000017c43a49780_0 .net "S", 0 0, L_0000017c43ec5080;  alias, 1 drivers
v0000017c43a4b300_0 .net "a", 0 0, L_0000017c43ec57f0;  alias, 1 drivers
v0000017c43a49820_0 .net "b", 0 0, L_0000017c43f0a4d0;  alias, 1 drivers
v0000017c43a4b6c0_0 .net "c", 0 0, L_0000017c43ec4e50;  alias, 1 drivers
S_0000017c4397e9b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c4397d0b0;
 .timescale 0 0;
P_0000017c4324df80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec5860 .functor XOR 1, L_0000017c43cf57f0, L_0000017c43f0a570, C4<0>, C4<0>;
v0000017c43a491e0_0 .net *"_ivl_1", 0 0, L_0000017c43f0a570;  1 drivers
S_0000017c43980120 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4397e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec55c0 .functor OR 1, L_0000017c43ec4ec0, L_0000017c43ec58d0, C4<0>, C4<0>;
v0000017c43a49f00_0 .net "S", 0 0, L_0000017c43ec54e0;  1 drivers
v0000017c43a4b760_0 .net "a", 0 0, L_0000017c43f0a610;  1 drivers
v0000017c43a49be0_0 .net "b", 0 0, L_0000017c43f0c550;  1 drivers
v0000017c43a4b800_0 .net "c", 0 0, L_0000017c43ec55c0;  1 drivers
v0000017c43a495a0_0 .net "carry_1", 0 0, L_0000017c43ec4ec0;  1 drivers
v0000017c43a49320_0 .net "carry_2", 0 0, L_0000017c43ec58d0;  1 drivers
v0000017c43a49d20_0 .net "cin", 0 0, L_0000017c43f0cd70;  1 drivers
v0000017c43a4b8a0_0 .net "sum_1", 0 0, L_0000017c43ec6040;  1 drivers
S_0000017c4397eb40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43980120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6040 .functor XOR 1, L_0000017c43f0a610, L_0000017c43f0c550, C4<0>, C4<0>;
L_0000017c43ec4ec0 .functor AND 1, L_0000017c43f0a610, L_0000017c43f0c550, C4<1>, C4<1>;
v0000017c43a4b440_0 .net "S", 0 0, L_0000017c43ec6040;  alias, 1 drivers
v0000017c43a4ac20_0 .net "a", 0 0, L_0000017c43f0a610;  alias, 1 drivers
v0000017c43a49140_0 .net "b", 0 0, L_0000017c43f0c550;  alias, 1 drivers
v0000017c43a4a180_0 .net "c", 0 0, L_0000017c43ec4ec0;  alias, 1 drivers
S_0000017c43980a80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43980120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec54e0 .functor XOR 1, L_0000017c43ec6040, L_0000017c43f0cd70, C4<0>, C4<0>;
L_0000017c43ec58d0 .functor AND 1, L_0000017c43ec6040, L_0000017c43f0cd70, C4<1>, C4<1>;
v0000017c43a4acc0_0 .net "S", 0 0, L_0000017c43ec54e0;  alias, 1 drivers
v0000017c43a4aea0_0 .net "a", 0 0, L_0000017c43ec6040;  alias, 1 drivers
v0000017c43a4b1c0_0 .net "b", 0 0, L_0000017c43f0cd70;  alias, 1 drivers
v0000017c43a4b620_0 .net "c", 0 0, L_0000017c43ec58d0;  alias, 1 drivers
S_0000017c43981d40 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c4397d0b0;
 .timescale 0 0;
P_0000017c4324dc80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec60b0 .functor XOR 1, L_0000017c43cf57f0, L_0000017c43f0d090, C4<0>, C4<0>;
v0000017c43a4dc40_0 .net *"_ivl_1", 0 0, L_0000017c43f0d090;  1 drivers
S_0000017c439802b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43981d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec6120 .functor OR 1, L_0000017c43ec6890, L_0000017c43ec59b0, C4<0>, C4<0>;
v0000017c43a4a400_0 .net "S", 0 0, L_0000017c43ec4d00;  1 drivers
v0000017c43a4a4a0_0 .net "a", 0 0, L_0000017c43f0bbf0;  1 drivers
v0000017c43a4a860_0 .net "b", 0 0, L_0000017c43f0c190;  1 drivers
v0000017c43a4bd00_0 .net "c", 0 0, L_0000017c43ec6120;  1 drivers
v0000017c43a4c2a0_0 .net "carry_1", 0 0, L_0000017c43ec6890;  1 drivers
v0000017c43a4e000_0 .net "carry_2", 0 0, L_0000017c43ec59b0;  1 drivers
v0000017c43a4c520_0 .net "cin", 0 0, L_0000017c43f0b790;  1 drivers
v0000017c43a4c200_0 .net "sum_1", 0 0, L_0000017c43ec5630;  1 drivers
S_0000017c439813e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439802b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec5630 .functor XOR 1, L_0000017c43f0bbf0, L_0000017c43f0c190, C4<0>, C4<0>;
L_0000017c43ec6890 .functor AND 1, L_0000017c43f0bbf0, L_0000017c43f0c190, C4<1>, C4<1>;
v0000017c43a4a7c0_0 .net "S", 0 0, L_0000017c43ec5630;  alias, 1 drivers
v0000017c43a49280_0 .net "a", 0 0, L_0000017c43f0bbf0;  alias, 1 drivers
v0000017c43a49dc0_0 .net "b", 0 0, L_0000017c43f0c190;  alias, 1 drivers
v0000017c43a4a040_0 .net "c", 0 0, L_0000017c43ec6890;  alias, 1 drivers
S_0000017c43980440 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439802b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec4d00 .functor XOR 1, L_0000017c43ec5630, L_0000017c43f0b790, C4<0>, C4<0>;
L_0000017c43ec59b0 .functor AND 1, L_0000017c43ec5630, L_0000017c43f0b790, C4<1>, C4<1>;
v0000017c43a4a0e0_0 .net "S", 0 0, L_0000017c43ec4d00;  alias, 1 drivers
v0000017c43a4a220_0 .net "a", 0 0, L_0000017c43ec5630;  alias, 1 drivers
v0000017c43a4a2c0_0 .net "b", 0 0, L_0000017c43f0b790;  alias, 1 drivers
v0000017c43a4a360_0 .net "c", 0 0, L_0000017c43ec59b0;  alias, 1 drivers
S_0000017c439805d0 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324d980 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf65b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f417c0 .functor BUFZ 1, L_0000017c43cf65b8, C4<0>, C4<0>, C4<0>;
v0000017c43a4f540_0 .net "S", 4 0, L_0000017c43f19930;  alias, 1 drivers
v0000017c43a4e6e0_0 .net *"_ivl_0", 0 0, L_0000017c43f3edc0;  1 drivers
v0000017c43a4fd60_0 .net *"_ivl_10", 0 0, L_0000017c43f3f4c0;  1 drivers
v0000017c43a4eaa0_0 .net *"_ivl_20", 0 0, L_0000017c43f40170;  1 drivers
v0000017c43a503a0_0 .net *"_ivl_30", 0 0, L_0000017c43f3f760;  1 drivers
v0000017c43a50580_0 .net *"_ivl_40", 0 0, L_0000017c43f3f1b0;  1 drivers
v0000017c43a50440_0 .net *"_ivl_56", 0 0, L_0000017c43f417c0;  1 drivers
v0000017c43a4f5e0_0 .net "a", 4 0, L_0000017c43f0ddb0;  alias, 1 drivers
v0000017c43a4eb40_0 .net "b", 4 0, L_0000017c43f12a90;  alias, 1 drivers
v0000017c43a4fae0_0 .net "b1", 4 0, L_0000017c43f17a90;  1 drivers
v0000017c43a4f680_0 .net "c", 0 0, L_0000017c43f18170;  alias, 1 drivers
v0000017c43a506c0_0 .net "cin", 0 0, L_0000017c43cf65b8;  1 drivers
v0000017c43a4f720_0 .net "co", 5 0, L_0000017c43f199d0;  1 drivers
L_0000017c43f165f0 .part L_0000017c43f12a90, 0, 1;
L_0000017c43f155b0 .part L_0000017c43f0ddb0, 0, 1;
L_0000017c43f156f0 .part L_0000017c43f17a90, 0, 1;
L_0000017c43f16ff0 .part L_0000017c43f199d0, 0, 1;
L_0000017c43f15c90 .part L_0000017c43f12a90, 1, 1;
L_0000017c43f15d30 .part L_0000017c43f0ddb0, 1, 1;
L_0000017c43f16410 .part L_0000017c43f17a90, 1, 1;
L_0000017c43f164b0 .part L_0000017c43f199d0, 1, 1;
L_0000017c43f16690 .part L_0000017c43f12a90, 2, 1;
L_0000017c43f16730 .part L_0000017c43f0ddb0, 2, 1;
L_0000017c43f16870 .part L_0000017c43f17a90, 2, 1;
L_0000017c43f16910 .part L_0000017c43f199d0, 2, 1;
L_0000017c43f169b0 .part L_0000017c43f12a90, 3, 1;
L_0000017c43f19890 .part L_0000017c43f0ddb0, 3, 1;
L_0000017c43f19d90 .part L_0000017c43f17a90, 3, 1;
L_0000017c43f17ef0 .part L_0000017c43f199d0, 3, 1;
LS_0000017c43f17a90_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3edc0, L_0000017c43f3f4c0, L_0000017c43f40170, L_0000017c43f3f760;
LS_0000017c43f17a90_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3f1b0;
L_0000017c43f17a90 .concat8 [ 4 1 0 0], LS_0000017c43f17a90_0_0, LS_0000017c43f17a90_0_4;
L_0000017c43f19e30 .part L_0000017c43f12a90, 4, 1;
L_0000017c43f18df0 .part L_0000017c43f0ddb0, 4, 1;
L_0000017c43f19ed0 .part L_0000017c43f17a90, 4, 1;
L_0000017c43f19430 .part L_0000017c43f199d0, 4, 1;
LS_0000017c43f19930_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3fd80, L_0000017c43f3f220, L_0000017c43f3ffb0, L_0000017c43f3ea40;
LS_0000017c43f19930_0_4 .concat8 [ 1 0 0 0], L_0000017c43f40100;
L_0000017c43f19930 .concat8 [ 4 1 0 0], LS_0000017c43f19930_0_0, LS_0000017c43f19930_0_4;
LS_0000017c43f199d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f417c0, L_0000017c43f3fa00, L_0000017c43f3ef80, L_0000017c43f3f300;
LS_0000017c43f199d0_0_4 .concat8 [ 1 1 0 0], L_0000017c43f3eab0, L_0000017c43f41600;
L_0000017c43f199d0 .concat8 [ 4 2 0 0], LS_0000017c43f199d0_0_0, LS_0000017c43f199d0_0_4;
L_0000017c43f18170 .part L_0000017c43f199d0, 5, 1;
S_0000017c43981700 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c439805d0;
 .timescale 0 0;
P_0000017c4324e0c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3edc0 .functor XOR 1, L_0000017c43cf65b8, L_0000017c43f165f0, C4<0>, C4<0>;
v0000017c43a4d4c0_0 .net *"_ivl_1", 0 0, L_0000017c43f165f0;  1 drivers
S_0000017c43981bb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43981700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3fa00 .functor OR 1, L_0000017c43f3eea0, L_0000017c43f3e8f0, C4<0>, C4<0>;
v0000017c43a4c480_0 .net "S", 0 0, L_0000017c43f3fd80;  1 drivers
v0000017c43a4bee0_0 .net "a", 0 0, L_0000017c43f155b0;  1 drivers
v0000017c43a4da60_0 .net "b", 0 0, L_0000017c43f156f0;  1 drivers
v0000017c43a4c020_0 .net "c", 0 0, L_0000017c43f3fa00;  1 drivers
v0000017c43a4dd80_0 .net "carry_1", 0 0, L_0000017c43f3eea0;  1 drivers
v0000017c43a4c660_0 .net "carry_2", 0 0, L_0000017c43f3e8f0;  1 drivers
v0000017c43a4bda0_0 .net "cin", 0 0, L_0000017c43f16ff0;  1 drivers
v0000017c43a4d1a0_0 .net "sum_1", 0 0, L_0000017c43f3f680;  1 drivers
S_0000017c43981890 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43981bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3f680 .functor XOR 1, L_0000017c43f155b0, L_0000017c43f156f0, C4<0>, C4<0>;
L_0000017c43f3eea0 .functor AND 1, L_0000017c43f155b0, L_0000017c43f156f0, C4<1>, C4<1>;
v0000017c43a4d880_0 .net "S", 0 0, L_0000017c43f3f680;  alias, 1 drivers
v0000017c43a4c980_0 .net "a", 0 0, L_0000017c43f155b0;  alias, 1 drivers
v0000017c43a4ce80_0 .net "b", 0 0, L_0000017c43f156f0;  alias, 1 drivers
v0000017c43a4de20_0 .net "c", 0 0, L_0000017c43f3eea0;  alias, 1 drivers
S_0000017c43982060 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43981bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3fd80 .functor XOR 1, L_0000017c43f3f680, L_0000017c43f16ff0, C4<0>, C4<0>;
L_0000017c43f3e8f0 .functor AND 1, L_0000017c43f3f680, L_0000017c43f16ff0, C4<1>, C4<1>;
v0000017c43a4d240_0 .net "S", 0 0, L_0000017c43f3fd80;  alias, 1 drivers
v0000017c43a4cb60_0 .net "a", 0 0, L_0000017c43f3f680;  alias, 1 drivers
v0000017c43a4d380_0 .net "b", 0 0, L_0000017c43f16ff0;  alias, 1 drivers
v0000017c43a4c5c0_0 .net "c", 0 0, L_0000017c43f3e8f0;  alias, 1 drivers
S_0000017c43987fb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c439805d0;
 .timescale 0 0;
P_0000017c4324e100 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f3f4c0 .functor XOR 1, L_0000017c43cf65b8, L_0000017c43f15c90, C4<0>, C4<0>;
v0000017c43a4cd40_0 .net *"_ivl_1", 0 0, L_0000017c43f15c90;  1 drivers
S_0000017c43989270 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43987fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3ef80 .functor OR 1, L_0000017c43f3fdf0, L_0000017c43f3ff40, C4<0>, C4<0>;
v0000017c43a4d420_0 .net "S", 0 0, L_0000017c43f3f220;  1 drivers
v0000017c43a4c7a0_0 .net "a", 0 0, L_0000017c43f15d30;  1 drivers
v0000017c43a4d740_0 .net "b", 0 0, L_0000017c43f16410;  1 drivers
v0000017c43a4c840_0 .net "c", 0 0, L_0000017c43f3ef80;  1 drivers
v0000017c43a4cc00_0 .net "carry_1", 0 0, L_0000017c43f3fdf0;  1 drivers
v0000017c43a4d560_0 .net "carry_2", 0 0, L_0000017c43f3ff40;  1 drivers
v0000017c43a4c8e0_0 .net "cin", 0 0, L_0000017c43f164b0;  1 drivers
v0000017c43a4d600_0 .net "sum_1", 0 0, L_0000017c43f3ef10;  1 drivers
S_0000017c43988780 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43989270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3ef10 .functor XOR 1, L_0000017c43f15d30, L_0000017c43f16410, C4<0>, C4<0>;
L_0000017c43f3fdf0 .functor AND 1, L_0000017c43f15d30, L_0000017c43f16410, C4<1>, C4<1>;
v0000017c43a4d920_0 .net "S", 0 0, L_0000017c43f3ef10;  alias, 1 drivers
v0000017c43a4bb20_0 .net "a", 0 0, L_0000017c43f15d30;  alias, 1 drivers
v0000017c43a4cac0_0 .net "b", 0 0, L_0000017c43f16410;  alias, 1 drivers
v0000017c43a4d060_0 .net "c", 0 0, L_0000017c43f3fdf0;  alias, 1 drivers
S_0000017c43985260 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43989270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3f220 .functor XOR 1, L_0000017c43f3ef10, L_0000017c43f164b0, C4<0>, C4<0>;
L_0000017c43f3ff40 .functor AND 1, L_0000017c43f3ef10, L_0000017c43f164b0, C4<1>, C4<1>;
v0000017c43a4c700_0 .net "S", 0 0, L_0000017c43f3f220;  alias, 1 drivers
v0000017c43a4b940_0 .net "a", 0 0, L_0000017c43f3ef10;  alias, 1 drivers
v0000017c43a4d100_0 .net "b", 0 0, L_0000017c43f164b0;  alias, 1 drivers
v0000017c43a4d9c0_0 .net "c", 0 0, L_0000017c43f3ff40;  alias, 1 drivers
S_0000017c43988140 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c439805d0;
 .timescale 0 0;
P_0000017c4324da00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f40170 .functor XOR 1, L_0000017c43cf65b8, L_0000017c43f16690, C4<0>, C4<0>;
v0000017c43a4e500_0 .net *"_ivl_1", 0 0, L_0000017c43f16690;  1 drivers
S_0000017c43983960 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43988140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3f300 .functor OR 1, L_0000017c43f3fae0, L_0000017c43f3f450, C4<0>, C4<0>;
v0000017c43a4df60_0 .net "S", 0 0, L_0000017c43f3ffb0;  1 drivers
v0000017c43a4bc60_0 .net "a", 0 0, L_0000017c43f16730;  1 drivers
v0000017c43a4b9e0_0 .net "b", 0 0, L_0000017c43f16870;  1 drivers
v0000017c43a4ba80_0 .net "c", 0 0, L_0000017c43f3f300;  1 drivers
v0000017c43a4bbc0_0 .net "carry_1", 0 0, L_0000017c43f3fae0;  1 drivers
v0000017c43a4fa40_0 .net "carry_2", 0 0, L_0000017c43f3f450;  1 drivers
v0000017c43a4ea00_0 .net "cin", 0 0, L_0000017c43f16910;  1 drivers
v0000017c43a4fc20_0 .net "sum_1", 0 0, L_0000017c43f3f6f0;  1 drivers
S_0000017c43986070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43983960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3f6f0 .functor XOR 1, L_0000017c43f16730, L_0000017c43f16870, C4<0>, C4<0>;
L_0000017c43f3fae0 .functor AND 1, L_0000017c43f16730, L_0000017c43f16870, C4<1>, C4<1>;
v0000017c43a4cde0_0 .net "S", 0 0, L_0000017c43f3f6f0;  alias, 1 drivers
v0000017c43a4d6a0_0 .net "a", 0 0, L_0000017c43f16730;  alias, 1 drivers
v0000017c43a4cf20_0 .net "b", 0 0, L_0000017c43f16870;  alias, 1 drivers
v0000017c43a4d7e0_0 .net "c", 0 0, L_0000017c43f3fae0;  alias, 1 drivers
S_0000017c43989720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43983960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3ffb0 .functor XOR 1, L_0000017c43f3f6f0, L_0000017c43f16910, C4<0>, C4<0>;
L_0000017c43f3f450 .functor AND 1, L_0000017c43f3f6f0, L_0000017c43f16910, C4<1>, C4<1>;
v0000017c43a4db00_0 .net "S", 0 0, L_0000017c43f3ffb0;  alias, 1 drivers
v0000017c43a4dba0_0 .net "a", 0 0, L_0000017c43f3f6f0;  alias, 1 drivers
v0000017c43a4dce0_0 .net "b", 0 0, L_0000017c43f16910;  alias, 1 drivers
v0000017c43a4dec0_0 .net "c", 0 0, L_0000017c43f3f450;  alias, 1 drivers
S_0000017c43988910 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c439805d0;
 .timescale 0 0;
P_0000017c4324da40 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f3f760 .functor XOR 1, L_0000017c43cf65b8, L_0000017c43f169b0, C4<0>, C4<0>;
v0000017c43a4e820_0 .net *"_ivl_1", 0 0, L_0000017c43f169b0;  1 drivers
S_0000017c43989400 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43988910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3eab0 .functor OR 1, L_0000017c43f3f7d0, L_0000017c43f3f140, C4<0>, C4<0>;
v0000017c43a4efa0_0 .net "S", 0 0, L_0000017c43f3ea40;  1 drivers
v0000017c43a4edc0_0 .net "a", 0 0, L_0000017c43f19890;  1 drivers
v0000017c43a4f0e0_0 .net "b", 0 0, L_0000017c43f19d90;  1 drivers
v0000017c43a4f7c0_0 .net "c", 0 0, L_0000017c43f3eab0;  1 drivers
v0000017c43a4f180_0 .net "carry_1", 0 0, L_0000017c43f3f7d0;  1 drivers
v0000017c43a4e780_0 .net "carry_2", 0 0, L_0000017c43f3f140;  1 drivers
v0000017c43a4f220_0 .net "cin", 0 0, L_0000017c43f17ef0;  1 drivers
v0000017c43a4f9a0_0 .net "sum_1", 0 0, L_0000017c43f3e9d0;  1 drivers
S_0000017c439871a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43989400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3e9d0 .functor XOR 1, L_0000017c43f19890, L_0000017c43f19d90, C4<0>, C4<0>;
L_0000017c43f3f7d0 .functor AND 1, L_0000017c43f19890, L_0000017c43f19d90, C4<1>, C4<1>;
v0000017c43a4ebe0_0 .net "S", 0 0, L_0000017c43f3e9d0;  alias, 1 drivers
v0000017c43a4ffe0_0 .net "a", 0 0, L_0000017c43f19890;  alias, 1 drivers
v0000017c43a50120_0 .net "b", 0 0, L_0000017c43f19d90;  alias, 1 drivers
v0000017c43a4f2c0_0 .net "c", 0 0, L_0000017c43f3f7d0;  alias, 1 drivers
S_0000017c43988460 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43989400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3ea40 .functor XOR 1, L_0000017c43f3e9d0, L_0000017c43f17ef0, C4<0>, C4<0>;
L_0000017c43f3f140 .functor AND 1, L_0000017c43f3e9d0, L_0000017c43f17ef0, C4<1>, C4<1>;
v0000017c43a50300_0 .net "S", 0 0, L_0000017c43f3ea40;  alias, 1 drivers
v0000017c43a4e140_0 .net "a", 0 0, L_0000017c43f3e9d0;  alias, 1 drivers
v0000017c43a50620_0 .net "b", 0 0, L_0000017c43f17ef0;  alias, 1 drivers
v0000017c43a4fb80_0 .net "c", 0 0, L_0000017c43f3f140;  alias, 1 drivers
S_0000017c43987330 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c439805d0;
 .timescale 0 0;
P_0000017c4324db80 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f3f1b0 .functor XOR 1, L_0000017c43cf65b8, L_0000017c43f19e30, C4<0>, C4<0>;
v0000017c43a4ef00_0 .net *"_ivl_1", 0 0, L_0000017c43f19e30;  1 drivers
S_0000017c439882d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43987330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f41600 .functor OR 1, L_0000017c43f40090, L_0000017c43f3f370, C4<0>, C4<0>;
v0000017c43a4e1e0_0 .net "S", 0 0, L_0000017c43f40100;  1 drivers
v0000017c43a4f400_0 .net "a", 0 0, L_0000017c43f18df0;  1 drivers
v0000017c43a4f860_0 .net "b", 0 0, L_0000017c43f19ed0;  1 drivers
v0000017c43a4ed20_0 .net "c", 0 0, L_0000017c43f41600;  1 drivers
v0000017c43a50080_0 .net "carry_1", 0 0, L_0000017c43f40090;  1 drivers
v0000017c43a50260_0 .net "carry_2", 0 0, L_0000017c43f3f370;  1 drivers
v0000017c43a4e960_0 .net "cin", 0 0, L_0000017c43f19430;  1 drivers
v0000017c43a4f900_0 .net "sum_1", 0 0, L_0000017c43f3f290;  1 drivers
S_0000017c439834b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439882d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3f290 .functor XOR 1, L_0000017c43f18df0, L_0000017c43f19ed0, C4<0>, C4<0>;
L_0000017c43f40090 .functor AND 1, L_0000017c43f18df0, L_0000017c43f19ed0, C4<1>, C4<1>;
v0000017c43a4ec80_0 .net "S", 0 0, L_0000017c43f3f290;  alias, 1 drivers
v0000017c43a501c0_0 .net "a", 0 0, L_0000017c43f18df0;  alias, 1 drivers
v0000017c43a4e8c0_0 .net "b", 0 0, L_0000017c43f19ed0;  alias, 1 drivers
v0000017c43a504e0_0 .net "c", 0 0, L_0000017c43f40090;  alias, 1 drivers
S_0000017c43986b60 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439882d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40100 .functor XOR 1, L_0000017c43f3f290, L_0000017c43f19430, C4<0>, C4<0>;
L_0000017c43f3f370 .functor AND 1, L_0000017c43f3f290, L_0000017c43f19430, C4<1>, C4<1>;
v0000017c43a4f4a0_0 .net "S", 0 0, L_0000017c43f40100;  alias, 1 drivers
v0000017c43a4f040_0 .net "a", 0 0, L_0000017c43f3f290;  alias, 1 drivers
v0000017c43a4ee60_0 .net "b", 0 0, L_0000017c43f19430;  alias, 1 drivers
v0000017c43a4f360_0 .net "c", 0 0, L_0000017c43f3f370;  alias, 1 drivers
S_0000017c43985580 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324dfc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf6768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f420f0 .functor BUFZ 1, L_0000017c43cf6768, C4<0>, C4<0>, C4<0>;
v0000017c43a57420_0 .net "S", 8 0, L_0000017c43f1be10;  alias, 1 drivers
v0000017c43a56660_0 .net *"_ivl_0", 0 0, L_0000017c43f41d00;  1 drivers
v0000017c43a55bc0_0 .net *"_ivl_10", 0 0, L_0000017c43f40a30;  1 drivers
v0000017c43a56480_0 .net *"_ivl_20", 0 0, L_0000017c43f404f0;  1 drivers
v0000017c43a56ca0_0 .net *"_ivl_30", 0 0, L_0000017c43f40e20;  1 drivers
v0000017c43a56020_0 .net *"_ivl_40", 0 0, L_0000017c43f40b10;  1 drivers
v0000017c43a56160_0 .net *"_ivl_50", 0 0, L_0000017c43f41050;  1 drivers
v0000017c43a56fc0_0 .net *"_ivl_60", 0 0, L_0000017c43f428d0;  1 drivers
v0000017c43a56200_0 .net *"_ivl_70", 0 0, L_0000017c43f429b0;  1 drivers
v0000017c43a56de0_0 .net *"_ivl_80", 0 0, L_0000017c43f425c0;  1 drivers
v0000017c43a56340_0 .net *"_ivl_96", 0 0, L_0000017c43f420f0;  1 drivers
v0000017c43a55b20_0 .net "a", 8 0, L_0000017c43f18ad0;  alias, 1 drivers
v0000017c43a55c60_0 .net "b", 8 0, L_0000017c43f18490;  alias, 1 drivers
v0000017c43a56d40_0 .net "b1", 8 0, L_0000017c43f1c6d0;  1 drivers
v0000017c43a563e0_0 .net "c", 0 0, L_0000017c43f1c1d0;  alias, 1 drivers
v0000017c43a568e0_0 .net "cin", 0 0, L_0000017c43cf6768;  1 drivers
v0000017c43a572e0_0 .net "co", 9 0, L_0000017c43f1b550;  1 drivers
L_0000017c43f19b10 .part L_0000017c43f18490, 0, 1;
L_0000017c43f18c10 .part L_0000017c43f18ad0, 0, 1;
L_0000017c43f17950 .part L_0000017c43f1c6d0, 0, 1;
L_0000017c43f194d0 .part L_0000017c43f1b550, 0, 1;
L_0000017c43f17bd0 .part L_0000017c43f18490, 1, 1;
L_0000017c43f18030 .part L_0000017c43f18ad0, 1, 1;
L_0000017c43f19610 .part L_0000017c43f1c6d0, 1, 1;
L_0000017c43f17c70 .part L_0000017c43f1b550, 1, 1;
L_0000017c43f17db0 .part L_0000017c43f18490, 2, 1;
L_0000017c43f19bb0 .part L_0000017c43f18ad0, 2, 1;
L_0000017c43f18cb0 .part L_0000017c43f1c6d0, 2, 1;
L_0000017c43f196b0 .part L_0000017c43f1b550, 2, 1;
L_0000017c43f19cf0 .part L_0000017c43f18490, 3, 1;
L_0000017c43f18530 .part L_0000017c43f18ad0, 3, 1;
L_0000017c43f18d50 .part L_0000017c43f1c6d0, 3, 1;
L_0000017c43f17e50 .part L_0000017c43f1b550, 3, 1;
L_0000017c43f191b0 .part L_0000017c43f18490, 4, 1;
L_0000017c43f185d0 .part L_0000017c43f18ad0, 4, 1;
L_0000017c43f18f30 .part L_0000017c43f1c6d0, 4, 1;
L_0000017c43f18e90 .part L_0000017c43f1b550, 4, 1;
L_0000017c43f18fd0 .part L_0000017c43f18490, 5, 1;
L_0000017c43f19110 .part L_0000017c43f18ad0, 5, 1;
L_0000017c43f19570 .part L_0000017c43f1c6d0, 5, 1;
L_0000017c43f1b230 .part L_0000017c43f1b550, 5, 1;
L_0000017c43f1a5b0 .part L_0000017c43f18490, 6, 1;
L_0000017c43f1c130 .part L_0000017c43f18ad0, 6, 1;
L_0000017c43f1a470 .part L_0000017c43f1c6d0, 6, 1;
L_0000017c43f1a1f0 .part L_0000017c43f1b550, 6, 1;
L_0000017c43f1a650 .part L_0000017c43f18490, 7, 1;
L_0000017c43f1a970 .part L_0000017c43f18ad0, 7, 1;
L_0000017c43f1ab50 .part L_0000017c43f1c6d0, 7, 1;
L_0000017c43f1c090 .part L_0000017c43f1b550, 7, 1;
LS_0000017c43f1c6d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f41d00, L_0000017c43f40a30, L_0000017c43f404f0, L_0000017c43f40e20;
LS_0000017c43f1c6d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f40b10, L_0000017c43f41050, L_0000017c43f428d0, L_0000017c43f429b0;
LS_0000017c43f1c6d0_0_8 .concat8 [ 1 0 0 0], L_0000017c43f425c0;
L_0000017c43f1c6d0 .concat8 [ 4 4 1 0], LS_0000017c43f1c6d0_0_0, LS_0000017c43f1c6d0_0_4, LS_0000017c43f1c6d0_0_8;
L_0000017c43f1a6f0 .part L_0000017c43f18490, 8, 1;
L_0000017c43f1a150 .part L_0000017c43f18ad0, 8, 1;
L_0000017c43f1a3d0 .part L_0000017c43f1c6d0, 8, 1;
L_0000017c43f1c310 .part L_0000017c43f1b550, 8, 1;
LS_0000017c43f1be10_0_0 .concat8 [ 1 1 1 1], L_0000017c43f419f0, L_0000017c43f40aa0, L_0000017c43f40db0, L_0000017c43f418a0;
LS_0000017c43f1be10_0_4 .concat8 [ 1 1 1 1], L_0000017c43f416e0, L_0000017c43f42400, L_0000017c43f42240, L_0000017c43f42080;
LS_0000017c43f1be10_0_8 .concat8 [ 1 0 0 0], L_0000017c43f43350;
L_0000017c43f1be10 .concat8 [ 4 4 1 0], LS_0000017c43f1be10_0_0, LS_0000017c43f1be10_0_4, LS_0000017c43f1be10_0_8;
LS_0000017c43f1b550_0_0 .concat8 [ 1 1 1 1], L_0000017c43f420f0, L_0000017c43f40480, L_0000017c43f41520, L_0000017c43f40560;
LS_0000017c43f1b550_0_4 .concat8 [ 1 1 1 1], L_0000017c43f41ec0, L_0000017c43f40f70, L_0000017c43f424e0, L_0000017c43f42550;
LS_0000017c43f1b550_0_8 .concat8 [ 1 1 0 0], L_0000017c43f43120, L_0000017c43f42390;
L_0000017c43f1b550 .concat8 [ 4 4 2 0], LS_0000017c43f1b550_0_0, LS_0000017c43f1b550_0_4, LS_0000017c43f1b550_0_8;
L_0000017c43f1c1d0 .part L_0000017c43f1b550, 9, 1;
S_0000017c439850d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324db00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f41d00 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f19b10, C4<0>, C4<0>;
v0000017c43a52240_0 .net *"_ivl_1", 0 0, L_0000017c43f19b10;  1 drivers
S_0000017c439885f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439850d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f40480 .functor OR 1, L_0000017c43f409c0, L_0000017c43f40c60, C4<0>, C4<0>;
v0000017c43a4e320_0 .net "S", 0 0, L_0000017c43f419f0;  1 drivers
v0000017c43a4e3c0_0 .net "a", 0 0, L_0000017c43f18c10;  1 drivers
v0000017c43a4e460_0 .net "b", 0 0, L_0000017c43f17950;  1 drivers
v0000017c43a4e5a0_0 .net "c", 0 0, L_0000017c43f40480;  1 drivers
v0000017c43a4e640_0 .net "carry_1", 0 0, L_0000017c43f409c0;  1 drivers
v0000017c43a52e20_0 .net "carry_2", 0 0, L_0000017c43f40c60;  1 drivers
v0000017c43a524c0_0 .net "cin", 0 0, L_0000017c43f194d0;  1 drivers
v0000017c43a51de0_0 .net "sum_1", 0 0, L_0000017c43f41b40;  1 drivers
S_0000017c43986cf0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439885f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41b40 .functor XOR 1, L_0000017c43f18c10, L_0000017c43f17950, C4<0>, C4<0>;
L_0000017c43f409c0 .functor AND 1, L_0000017c43f18c10, L_0000017c43f17950, C4<1>, C4<1>;
v0000017c43a50760_0 .net "S", 0 0, L_0000017c43f41b40;  alias, 1 drivers
v0000017c43a4fe00_0 .net "a", 0 0, L_0000017c43f18c10;  alias, 1 drivers
v0000017c43a50800_0 .net "b", 0 0, L_0000017c43f17950;  alias, 1 drivers
v0000017c43a4fcc0_0 .net "c", 0 0, L_0000017c43f409c0;  alias, 1 drivers
S_0000017c43989590 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439885f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f419f0 .functor XOR 1, L_0000017c43f41b40, L_0000017c43f194d0, C4<0>, C4<0>;
L_0000017c43f40c60 .functor AND 1, L_0000017c43f41b40, L_0000017c43f194d0, C4<1>, C4<1>;
v0000017c43a4fea0_0 .net "S", 0 0, L_0000017c43f419f0;  alias, 1 drivers
v0000017c43a4ff40_0 .net "a", 0 0, L_0000017c43f41b40;  alias, 1 drivers
v0000017c43a508a0_0 .net "b", 0 0, L_0000017c43f194d0;  alias, 1 drivers
v0000017c43a4e280_0 .net "c", 0 0, L_0000017c43f40c60;  alias, 1 drivers
S_0000017c439866b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324db40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f40a30 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f17bd0, C4<0>, C4<0>;
v0000017c43a513e0_0 .net *"_ivl_1", 0 0, L_0000017c43f17bd0;  1 drivers
S_0000017c43983640 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439866b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f41520 .functor OR 1, L_0000017c43f406b0, L_0000017c43f41c20, C4<0>, C4<0>;
v0000017c43a50bc0_0 .net "S", 0 0, L_0000017c43f40aa0;  1 drivers
v0000017c43a512a0_0 .net "a", 0 0, L_0000017c43f18030;  1 drivers
v0000017c43a50a80_0 .net "b", 0 0, L_0000017c43f19610;  1 drivers
v0000017c43a50c60_0 .net "c", 0 0, L_0000017c43f41520;  1 drivers
v0000017c43a50f80_0 .net "carry_1", 0 0, L_0000017c43f406b0;  1 drivers
v0000017c43a530a0_0 .net "carry_2", 0 0, L_0000017c43f41c20;  1 drivers
v0000017c43a52560_0 .net "cin", 0 0, L_0000017c43f17c70;  1 drivers
v0000017c43a51b60_0 .net "sum_1", 0 0, L_0000017c43f40fe0;  1 drivers
S_0000017c43985a30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43983640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40fe0 .functor XOR 1, L_0000017c43f18030, L_0000017c43f19610, C4<0>, C4<0>;
L_0000017c43f406b0 .functor AND 1, L_0000017c43f18030, L_0000017c43f19610, C4<1>, C4<1>;
v0000017c43a52a60_0 .net "S", 0 0, L_0000017c43f40fe0;  alias, 1 drivers
v0000017c43a51020_0 .net "a", 0 0, L_0000017c43f18030;  alias, 1 drivers
v0000017c43a52ec0_0 .net "b", 0 0, L_0000017c43f19610;  alias, 1 drivers
v0000017c43a51160_0 .net "c", 0 0, L_0000017c43f406b0;  alias, 1 drivers
S_0000017c43986840 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43983640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40aa0 .functor XOR 1, L_0000017c43f40fe0, L_0000017c43f17c70, C4<0>, C4<0>;
L_0000017c43f41c20 .functor AND 1, L_0000017c43f40fe0, L_0000017c43f17c70, C4<1>, C4<1>;
v0000017c43a51200_0 .net "S", 0 0, L_0000017c43f40aa0;  alias, 1 drivers
v0000017c43a52920_0 .net "a", 0 0, L_0000017c43f40fe0;  alias, 1 drivers
v0000017c43a51520_0 .net "b", 0 0, L_0000017c43f17c70;  alias, 1 drivers
v0000017c43a51ac0_0 .net "c", 0 0, L_0000017c43f41c20;  alias, 1 drivers
S_0000017c43988aa0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324d580 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f404f0 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f17db0, C4<0>, C4<0>;
v0000017c43a51f20_0 .net *"_ivl_1", 0 0, L_0000017c43f17db0;  1 drivers
S_0000017c43983c80 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43988aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f40560 .functor OR 1, L_0000017c43f41830, L_0000017c43f41280, C4<0>, C4<0>;
v0000017c43a527e0_0 .net "S", 0 0, L_0000017c43f40db0;  1 drivers
v0000017c43a529c0_0 .net "a", 0 0, L_0000017c43f19bb0;  1 drivers
v0000017c43a51c00_0 .net "b", 0 0, L_0000017c43f18cb0;  1 drivers
v0000017c43a51660_0 .net "c", 0 0, L_0000017c43f40560;  1 drivers
v0000017c43a521a0_0 .net "carry_1", 0 0, L_0000017c43f41830;  1 drivers
v0000017c43a50b20_0 .net "carry_2", 0 0, L_0000017c43f41280;  1 drivers
v0000017c43a510c0_0 .net "cin", 0 0, L_0000017c43f196b0;  1 drivers
v0000017c43a52b00_0 .net "sum_1", 0 0, L_0000017c43f41d70;  1 drivers
S_0000017c439874c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43983c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41d70 .functor XOR 1, L_0000017c43f19bb0, L_0000017c43f18cb0, C4<0>, C4<0>;
L_0000017c43f41830 .functor AND 1, L_0000017c43f19bb0, L_0000017c43f18cb0, C4<1>, C4<1>;
v0000017c43a50940_0 .net "S", 0 0, L_0000017c43f41d70;  alias, 1 drivers
v0000017c43a51340_0 .net "a", 0 0, L_0000017c43f19bb0;  alias, 1 drivers
v0000017c43a52c40_0 .net "b", 0 0, L_0000017c43f18cb0;  alias, 1 drivers
v0000017c43a509e0_0 .net "c", 0 0, L_0000017c43f41830;  alias, 1 drivers
S_0000017c439853f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43983c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40db0 .functor XOR 1, L_0000017c43f41d70, L_0000017c43f196b0, C4<0>, C4<0>;
L_0000017c43f41280 .functor AND 1, L_0000017c43f41d70, L_0000017c43f196b0, C4<1>, C4<1>;
v0000017c43a53000_0 .net "S", 0 0, L_0000017c43f40db0;  alias, 1 drivers
v0000017c43a52f60_0 .net "a", 0 0, L_0000017c43f41d70;  alias, 1 drivers
v0000017c43a50d00_0 .net "b", 0 0, L_0000017c43f196b0;  alias, 1 drivers
v0000017c43a52ba0_0 .net "c", 0 0, L_0000017c43f41280;  alias, 1 drivers
S_0000017c43985ee0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324dbc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f40e20 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f19cf0, C4<0>, C4<0>;
v0000017c43a51d40_0 .net *"_ivl_1", 0 0, L_0000017c43f19cf0;  1 drivers
S_0000017c43985710 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43985ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f41ec0 .functor OR 1, L_0000017c43f40f00, L_0000017c43f41c90, C4<0>, C4<0>;
v0000017c43a52880_0 .net "S", 0 0, L_0000017c43f418a0;  1 drivers
v0000017c43a51700_0 .net "a", 0 0, L_0000017c43f18530;  1 drivers
v0000017c43a51ca0_0 .net "b", 0 0, L_0000017c43f18d50;  1 drivers
v0000017c43a52060_0 .net "c", 0 0, L_0000017c43f41ec0;  1 drivers
v0000017c43a517a0_0 .net "carry_1", 0 0, L_0000017c43f40f00;  1 drivers
v0000017c43a51e80_0 .net "carry_2", 0 0, L_0000017c43f41c90;  1 drivers
v0000017c43a51840_0 .net "cin", 0 0, L_0000017c43f17e50;  1 drivers
v0000017c43a518e0_0 .net "sum_1", 0 0, L_0000017c43f41bb0;  1 drivers
S_0000017c43984900 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43985710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41bb0 .functor XOR 1, L_0000017c43f18530, L_0000017c43f18d50, C4<0>, C4<0>;
L_0000017c43f40f00 .functor AND 1, L_0000017c43f18530, L_0000017c43f18d50, C4<1>, C4<1>;
v0000017c43a50da0_0 .net "S", 0 0, L_0000017c43f41bb0;  alias, 1 drivers
v0000017c43a51980_0 .net "a", 0 0, L_0000017c43f18530;  alias, 1 drivers
v0000017c43a51fc0_0 .net "b", 0 0, L_0000017c43f18d50;  alias, 1 drivers
v0000017c43a51480_0 .net "c", 0 0, L_0000017c43f40f00;  alias, 1 drivers
S_0000017c43984450 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43985710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f418a0 .functor XOR 1, L_0000017c43f41bb0, L_0000017c43f17e50, C4<0>, C4<0>;
L_0000017c43f41c90 .functor AND 1, L_0000017c43f41bb0, L_0000017c43f17e50, C4<1>, C4<1>;
v0000017c43a50e40_0 .net "S", 0 0, L_0000017c43f418a0;  alias, 1 drivers
v0000017c43a50ee0_0 .net "a", 0 0, L_0000017c43f41bb0;  alias, 1 drivers
v0000017c43a515c0_0 .net "b", 0 0, L_0000017c43f17e50;  alias, 1 drivers
v0000017c43a51a20_0 .net "c", 0 0, L_0000017c43f41c90;  alias, 1 drivers
S_0000017c43988c30 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324dc00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f40b10 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f191b0, C4<0>, C4<0>;
v0000017c43a55440_0 .net *"_ivl_1", 0 0, L_0000017c43f191b0;  1 drivers
S_0000017c43987650 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43988c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f40f70 .functor OR 1, L_0000017c43f40330, L_0000017c43f403a0, C4<0>, C4<0>;
v0000017c43a52d80_0 .net "S", 0 0, L_0000017c43f416e0;  1 drivers
v0000017c43a53f00_0 .net "a", 0 0, L_0000017c43f185d0;  1 drivers
v0000017c43a54cc0_0 .net "b", 0 0, L_0000017c43f18f30;  1 drivers
v0000017c43a53d20_0 .net "c", 0 0, L_0000017c43f40f70;  1 drivers
v0000017c43a53c80_0 .net "carry_1", 0 0, L_0000017c43f40330;  1 drivers
v0000017c43a544a0_0 .net "carry_2", 0 0, L_0000017c43f403a0;  1 drivers
v0000017c43a53be0_0 .net "cin", 0 0, L_0000017c43f18e90;  1 drivers
v0000017c43a54680_0 .net "sum_1", 0 0, L_0000017c43f40b80;  1 drivers
S_0000017c43988dc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43987650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40b80 .functor XOR 1, L_0000017c43f185d0, L_0000017c43f18f30, C4<0>, C4<0>;
L_0000017c43f40330 .functor AND 1, L_0000017c43f185d0, L_0000017c43f18f30, C4<1>, C4<1>;
v0000017c43a52100_0 .net "S", 0 0, L_0000017c43f40b80;  alias, 1 drivers
v0000017c43a522e0_0 .net "a", 0 0, L_0000017c43f185d0;  alias, 1 drivers
v0000017c43a52600_0 .net "b", 0 0, L_0000017c43f18f30;  alias, 1 drivers
v0000017c43a52740_0 .net "c", 0 0, L_0000017c43f40330;  alias, 1 drivers
S_0000017c43984db0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43987650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f416e0 .functor XOR 1, L_0000017c43f40b80, L_0000017c43f18e90, C4<0>, C4<0>;
L_0000017c43f403a0 .functor AND 1, L_0000017c43f40b80, L_0000017c43f18e90, C4<1>, C4<1>;
v0000017c43a52380_0 .net "S", 0 0, L_0000017c43f416e0;  alias, 1 drivers
v0000017c43a52420_0 .net "a", 0 0, L_0000017c43f40b80;  alias, 1 drivers
v0000017c43a526a0_0 .net "b", 0 0, L_0000017c43f18e90;  alias, 1 drivers
v0000017c43a52ce0_0 .net "c", 0 0, L_0000017c43f403a0;  alias, 1 drivers
S_0000017c43986e80 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324e040 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43f41050 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f18fd0, C4<0>, C4<0>;
v0000017c43a554e0_0 .net *"_ivl_1", 0 0, L_0000017c43f18fd0;  1 drivers
S_0000017c439869d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43986e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f424e0 .functor OR 1, L_0000017c43f42e10, L_0000017c43f433c0, C4<0>, C4<0>;
v0000017c43a53e60_0 .net "S", 0 0, L_0000017c43f42400;  1 drivers
v0000017c43a556c0_0 .net "a", 0 0, L_0000017c43f19110;  1 drivers
v0000017c43a53960_0 .net "b", 0 0, L_0000017c43f19570;  1 drivers
v0000017c43a55300_0 .net "c", 0 0, L_0000017c43f424e0;  1 drivers
v0000017c43a53500_0 .net "carry_1", 0 0, L_0000017c43f42e10;  1 drivers
v0000017c43a53320_0 .net "carry_2", 0 0, L_0000017c43f433c0;  1 drivers
v0000017c43a53dc0_0 .net "cin", 0 0, L_0000017c43f1b230;  1 drivers
v0000017c43a54b80_0 .net "sum_1", 0 0, L_0000017c43f43200;  1 drivers
S_0000017c439858a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439869d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43200 .functor XOR 1, L_0000017c43f19110, L_0000017c43f19570, C4<0>, C4<0>;
L_0000017c43f42e10 .functor AND 1, L_0000017c43f19110, L_0000017c43f19570, C4<1>, C4<1>;
v0000017c43a53140_0 .net "S", 0 0, L_0000017c43f43200;  alias, 1 drivers
v0000017c43a54040_0 .net "a", 0 0, L_0000017c43f19110;  alias, 1 drivers
v0000017c43a53fa0_0 .net "b", 0 0, L_0000017c43f19570;  alias, 1 drivers
v0000017c43a54540_0 .net "c", 0 0, L_0000017c43f42e10;  alias, 1 drivers
S_0000017c439845e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439869d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42400 .functor XOR 1, L_0000017c43f43200, L_0000017c43f1b230, C4<0>, C4<0>;
L_0000017c43f433c0 .functor AND 1, L_0000017c43f43200, L_0000017c43f1b230, C4<1>, C4<1>;
v0000017c43a553a0_0 .net "S", 0 0, L_0000017c43f42400;  alias, 1 drivers
v0000017c43a545e0_0 .net "a", 0 0, L_0000017c43f43200;  alias, 1 drivers
v0000017c43a54d60_0 .net "b", 0 0, L_0000017c43f1b230;  alias, 1 drivers
v0000017c43a54900_0 .net "c", 0 0, L_0000017c43f433c0;  alias, 1 drivers
S_0000017c43988f50 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324dc40 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43f428d0 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f1a5b0, C4<0>, C4<0>;
v0000017c43a542c0_0 .net *"_ivl_1", 0 0, L_0000017c43f1a5b0;  1 drivers
S_0000017c439837d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43988f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f42550 .functor OR 1, L_0000017c43f42c50, L_0000017c43f42cc0, C4<0>, C4<0>;
v0000017c43a54860_0 .net "S", 0 0, L_0000017c43f42240;  1 drivers
v0000017c43a55620_0 .net "a", 0 0, L_0000017c43f1c130;  1 drivers
v0000017c43a55080_0 .net "b", 0 0, L_0000017c43f1a470;  1 drivers
v0000017c43a54220_0 .net "c", 0 0, L_0000017c43f42550;  1 drivers
v0000017c43a54a40_0 .net "carry_1", 0 0, L_0000017c43f42c50;  1 drivers
v0000017c43a54ae0_0 .net "carry_2", 0 0, L_0000017c43f42cc0;  1 drivers
v0000017c43a54c20_0 .net "cin", 0 0, L_0000017c43f1a1f0;  1 drivers
v0000017c43a54ea0_0 .net "sum_1", 0 0, L_0000017c43f42fd0;  1 drivers
S_0000017c43983af0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439837d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42fd0 .functor XOR 1, L_0000017c43f1c130, L_0000017c43f1a470, C4<0>, C4<0>;
L_0000017c43f42c50 .functor AND 1, L_0000017c43f1c130, L_0000017c43f1a470, C4<1>, C4<1>;
v0000017c43a540e0_0 .net "S", 0 0, L_0000017c43f42fd0;  alias, 1 drivers
v0000017c43a53280_0 .net "a", 0 0, L_0000017c43f1c130;  alias, 1 drivers
v0000017c43a54e00_0 .net "b", 0 0, L_0000017c43f1a470;  alias, 1 drivers
v0000017c43a549a0_0 .net "c", 0 0, L_0000017c43f42c50;  alias, 1 drivers
S_0000017c439890e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439837d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42240 .functor XOR 1, L_0000017c43f42fd0, L_0000017c43f1a1f0, C4<0>, C4<0>;
L_0000017c43f42cc0 .functor AND 1, L_0000017c43f42fd0, L_0000017c43f1a1f0, C4<1>, C4<1>;
v0000017c43a54180_0 .net "S", 0 0, L_0000017c43f42240;  alias, 1 drivers
v0000017c43a55760_0 .net "a", 0 0, L_0000017c43f42fd0;  alias, 1 drivers
v0000017c43a55580_0 .net "b", 0 0, L_0000017c43f1a1f0;  alias, 1 drivers
v0000017c43a54720_0 .net "c", 0 0, L_0000017c43f42cc0;  alias, 1 drivers
S_0000017c43985bc0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324dcc0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43f429b0 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f1a650, C4<0>, C4<0>;
v0000017c43a55260_0 .net *"_ivl_1", 0 0, L_0000017c43f1a650;  1 drivers
S_0000017c43985d50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43985bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f43120 .functor OR 1, L_0000017c43f43660, L_0000017c43f43270, C4<0>, C4<0>;
v0000017c43a54360_0 .net "S", 0 0, L_0000017c43f42080;  1 drivers
v0000017c43a54400_0 .net "a", 0 0, L_0000017c43f1a970;  1 drivers
v0000017c43a558a0_0 .net "b", 0 0, L_0000017c43f1ab50;  1 drivers
v0000017c43a53b40_0 .net "c", 0 0, L_0000017c43f43120;  1 drivers
v0000017c43a55120_0 .net "carry_1", 0 0, L_0000017c43f43660;  1 drivers
v0000017c43a53640_0 .net "carry_2", 0 0, L_0000017c43f43270;  1 drivers
v0000017c43a551c0_0 .net "cin", 0 0, L_0000017c43f1c090;  1 drivers
v0000017c43a531e0_0 .net "sum_1", 0 0, L_0000017c43f42010;  1 drivers
S_0000017c43987010 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43985d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42010 .functor XOR 1, L_0000017c43f1a970, L_0000017c43f1ab50, C4<0>, C4<0>;
L_0000017c43f43660 .functor AND 1, L_0000017c43f1a970, L_0000017c43f1ab50, C4<1>, C4<1>;
v0000017c43a536e0_0 .net "S", 0 0, L_0000017c43f42010;  alias, 1 drivers
v0000017c43a53a00_0 .net "a", 0 0, L_0000017c43f1a970;  alias, 1 drivers
v0000017c43a547c0_0 .net "b", 0 0, L_0000017c43f1ab50;  alias, 1 drivers
v0000017c43a53aa0_0 .net "c", 0 0, L_0000017c43f43660;  alias, 1 drivers
S_0000017c43983e10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43985d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42080 .functor XOR 1, L_0000017c43f42010, L_0000017c43f1c090, C4<0>, C4<0>;
L_0000017c43f43270 .functor AND 1, L_0000017c43f42010, L_0000017c43f1c090, C4<1>, C4<1>;
v0000017c43a535a0_0 .net "S", 0 0, L_0000017c43f42080;  alias, 1 drivers
v0000017c43a55800_0 .net "a", 0 0, L_0000017c43f42010;  alias, 1 drivers
v0000017c43a54f40_0 .net "b", 0 0, L_0000017c43f1c090;  alias, 1 drivers
v0000017c43a54fe0_0 .net "c", 0 0, L_0000017c43f43270;  alias, 1 drivers
S_0000017c43984f40 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43985580;
 .timescale 0 0;
P_0000017c4324e140 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43f425c0 .functor XOR 1, L_0000017c43cf6768, L_0000017c43f1a6f0, C4<0>, C4<0>;
v0000017c43a56700_0 .net *"_ivl_1", 0 0, L_0000017c43f1a6f0;  1 drivers
S_0000017c439877e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43984f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f42390 .functor OR 1, L_0000017c43f42470, L_0000017c43f42a90, C4<0>, C4<0>;
v0000017c43a56980_0 .net "S", 0 0, L_0000017c43f43350;  1 drivers
v0000017c43a57600_0 .net "a", 0 0, L_0000017c43f1a150;  1 drivers
v0000017c43a560c0_0 .net "b", 0 0, L_0000017c43f1a3d0;  1 drivers
v0000017c43a56520_0 .net "c", 0 0, L_0000017c43f42390;  1 drivers
v0000017c43a565c0_0 .net "carry_1", 0 0, L_0000017c43f42470;  1 drivers
v0000017c43a562a0_0 .net "carry_2", 0 0, L_0000017c43f42a90;  1 drivers
v0000017c43a571a0_0 .net "cin", 0 0, L_0000017c43f1c310;  1 drivers
v0000017c43a57100_0 .net "sum_1", 0 0, L_0000017c43f42ef0;  1 drivers
S_0000017c43983fa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c439877e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42ef0 .functor XOR 1, L_0000017c43f1a150, L_0000017c43f1a3d0, C4<0>, C4<0>;
L_0000017c43f42470 .functor AND 1, L_0000017c43f1a150, L_0000017c43f1a3d0, C4<1>, C4<1>;
v0000017c43a533c0_0 .net "S", 0 0, L_0000017c43f42ef0;  alias, 1 drivers
v0000017c43a53460_0 .net "a", 0 0, L_0000017c43f1a150;  alias, 1 drivers
v0000017c43a53780_0 .net "b", 0 0, L_0000017c43f1a3d0;  alias, 1 drivers
v0000017c43a53820_0 .net "c", 0 0, L_0000017c43f42470;  alias, 1 drivers
S_0000017c43984130 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c439877e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43350 .functor XOR 1, L_0000017c43f42ef0, L_0000017c43f1c310, C4<0>, C4<0>;
L_0000017c43f42a90 .functor AND 1, L_0000017c43f42ef0, L_0000017c43f1c310, C4<1>, C4<1>;
v0000017c43a538c0_0 .net "S", 0 0, L_0000017c43f43350;  alias, 1 drivers
v0000017c43a55f80_0 .net "a", 0 0, L_0000017c43f42ef0;  alias, 1 drivers
v0000017c43a55ee0_0 .net "b", 0 0, L_0000017c43f1c310;  alias, 1 drivers
v0000017c43a57880_0 .net "c", 0 0, L_0000017c43f42a90;  alias, 1 drivers
S_0000017c43984770 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e340 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf67b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f45110 .functor BUFZ 1, L_0000017c43cf67b0, C4<0>, C4<0>, C4<0>;
v0000017c43a5cb00_0 .net "S", 8 0, L_0000017c43f1b730;  alias, 1 drivers
v0000017c43a5cc40_0 .net *"_ivl_0", 0 0, L_0000017c43f42da0;  1 drivers
v0000017c43a5cf60_0 .net *"_ivl_10", 0 0, L_0000017c43f43820;  1 drivers
v0000017c43a5cce0_0 .net *"_ivl_20", 0 0, L_0000017c43f42940;  1 drivers
v0000017c43a5d000_0 .net *"_ivl_30", 0 0, L_0000017c43f430b0;  1 drivers
v0000017c43a5ab20_0 .net *"_ivl_40", 0 0, L_0000017c43f43190;  1 drivers
v0000017c43a5d0a0_0 .net *"_ivl_50", 0 0, L_0000017c43f422b0;  1 drivers
v0000017c43a5a940_0 .net *"_ivl_60", 0 0, L_0000017c43f43ac0;  1 drivers
v0000017c43a5a9e0_0 .net *"_ivl_70", 0 0, L_0000017c43f449a0;  1 drivers
v0000017c43a5abc0_0 .net *"_ivl_80", 0 0, L_0000017c43f45030;  1 drivers
v0000017c43a5efe0_0 .net *"_ivl_96", 0 0, L_0000017c43f45110;  1 drivers
v0000017c43a5d960_0 .net "a", 8 0, L_0000017c43f1be10;  alias, 1 drivers
v0000017c43a5e0e0_0 .net "b", 8 0, o0000017c439bada8;  alias, 0 drivers
v0000017c43a5d780_0 .net "b1", 8 0, L_0000017c43f1af10;  1 drivers
v0000017c43a5f8a0_0 .net "c", 0 0, L_0000017c43f1b870;  alias, 1 drivers
v0000017c43a5e7c0_0 .net "cin", 0 0, L_0000017c43cf67b0;  1 drivers
v0000017c43a5da00_0 .net "co", 9 0, L_0000017c43f1b7d0;  1 drivers
L_0000017c43f1bf50 .part o0000017c439bada8, 0, 1;
L_0000017c43f1a790 .part L_0000017c43f1be10, 0, 1;
L_0000017c43f1c770 .part L_0000017c43f1af10, 0, 1;
L_0000017c43f1c810 .part L_0000017c43f1b7d0, 0, 1;
L_0000017c43f1ae70 .part o0000017c439bada8, 1, 1;
L_0000017c43f1a290 .part L_0000017c43f1be10, 1, 1;
L_0000017c43f1a510 .part L_0000017c43f1af10, 1, 1;
L_0000017c43f1beb0 .part L_0000017c43f1b7d0, 1, 1;
L_0000017c43f1a830 .part o0000017c439bada8, 2, 1;
L_0000017c43f1c270 .part L_0000017c43f1be10, 2, 1;
L_0000017c43f1a8d0 .part L_0000017c43f1af10, 2, 1;
L_0000017c43f1c8b0 .part L_0000017c43f1b7d0, 2, 1;
L_0000017c43f1c3b0 .part o0000017c439bada8, 3, 1;
L_0000017c43f1c630 .part L_0000017c43f1be10, 3, 1;
L_0000017c43f1c450 .part L_0000017c43f1af10, 3, 1;
L_0000017c43f1a330 .part L_0000017c43f1b7d0, 3, 1;
L_0000017c43f1c4f0 .part o0000017c439bada8, 4, 1;
L_0000017c43f1b2d0 .part L_0000017c43f1be10, 4, 1;
L_0000017c43f1add0 .part L_0000017c43f1af10, 4, 1;
L_0000017c43f1b4b0 .part L_0000017c43f1b7d0, 4, 1;
L_0000017c43f1afb0 .part o0000017c439bada8, 5, 1;
L_0000017c43f1aa10 .part L_0000017c43f1be10, 5, 1;
L_0000017c43f1b050 .part L_0000017c43f1af10, 5, 1;
L_0000017c43f1aab0 .part L_0000017c43f1b7d0, 5, 1;
L_0000017c43f1c590 .part o0000017c439bada8, 6, 1;
L_0000017c43f1abf0 .part L_0000017c43f1be10, 6, 1;
L_0000017c43f1ba50 .part L_0000017c43f1af10, 6, 1;
L_0000017c43f1b410 .part L_0000017c43f1b7d0, 6, 1;
L_0000017c43f1b910 .part o0000017c439bada8, 7, 1;
L_0000017c43f1ac90 .part L_0000017c43f1be10, 7, 1;
L_0000017c43f1ad30 .part L_0000017c43f1af10, 7, 1;
L_0000017c43f1b0f0 .part L_0000017c43f1b7d0, 7, 1;
LS_0000017c43f1af10_0_0 .concat8 [ 1 1 1 1], L_0000017c43f42da0, L_0000017c43f43820, L_0000017c43f42940, L_0000017c43f430b0;
LS_0000017c43f1af10_0_4 .concat8 [ 1 1 1 1], L_0000017c43f43190, L_0000017c43f422b0, L_0000017c43f43ac0, L_0000017c43f449a0;
LS_0000017c43f1af10_0_8 .concat8 [ 1 0 0 0], L_0000017c43f45030;
L_0000017c43f1af10 .concat8 [ 4 4 1 0], LS_0000017c43f1af10_0_0, LS_0000017c43f1af10_0_4, LS_0000017c43f1af10_0_8;
L_0000017c43f1b5f0 .part o0000017c439bada8, 8, 1;
L_0000017c43f1b190 .part L_0000017c43f1be10, 8, 1;
L_0000017c43f1b370 .part L_0000017c43f1af10, 8, 1;
L_0000017c43f1b690 .part L_0000017c43f1b7d0, 8, 1;
LS_0000017c43f1b730_0_0 .concat8 [ 1 1 1 1], L_0000017c43f42630, L_0000017c43f439e0, L_0000017c43f43970, L_0000017c43f42b70;
LS_0000017c43f1b730_0_4 .concat8 [ 1 1 1 1], L_0000017c43f434a0, L_0000017c43f43580, L_0000017c43f41fa0, L_0000017c43f44ee0;
LS_0000017c43f1b730_0_8 .concat8 [ 1 0 0 0], L_0000017c43f45570;
L_0000017c43f1b730 .concat8 [ 4 4 1 0], LS_0000017c43f1b730_0_0, LS_0000017c43f1b730_0_4, LS_0000017c43f1b730_0_8;
LS_0000017c43f1b7d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f45110, L_0000017c43f42f60, L_0000017c43f42710, L_0000017c43f42a20;
LS_0000017c43f1b7d0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f43430, L_0000017c43f42780, L_0000017c43f43a50, L_0000017c43f44230;
LS_0000017c43f1b7d0_0_8 .concat8 [ 1 1 0 0], L_0000017c43f45500, L_0000017c43f444d0;
L_0000017c43f1b7d0 .concat8 [ 4 4 2 0], LS_0000017c43f1b7d0_0_0, LS_0000017c43f1b7d0_0_4, LS_0000017c43f1b7d0_0_8;
L_0000017c43f1b870 .part L_0000017c43f1b7d0, 9, 1;
S_0000017c43984a90 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324e1c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f42da0 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1bf50, C4<0>, C4<0>;
v0000017c43a57ce0_0 .net *"_ivl_1", 0 0, L_0000017c43f1bf50;  1 drivers
S_0000017c43987970 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43984a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f42f60 .functor OR 1, L_0000017c43f42d30, L_0000017c43f42e80, C4<0>, C4<0>;
v0000017c43a57ba0_0 .net "S", 0 0, L_0000017c43f42630;  1 drivers
v0000017c43a56f20_0 .net "a", 0 0, L_0000017c43f1a790;  1 drivers
v0000017c43a57560_0 .net "b", 0 0, L_0000017c43f1c770;  1 drivers
v0000017c43a57380_0 .net "c", 0 0, L_0000017c43f42f60;  1 drivers
v0000017c43a576a0_0 .net "carry_1", 0 0, L_0000017c43f42d30;  1 drivers
v0000017c43a57060_0 .net "carry_2", 0 0, L_0000017c43f42e80;  1 drivers
v0000017c43a56a20_0 .net "cin", 0 0, L_0000017c43f1c810;  1 drivers
v0000017c43a574c0_0 .net "sum_1", 0 0, L_0000017c43f43900;  1 drivers
S_0000017c43987b00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43987970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43900 .functor XOR 1, L_0000017c43f1a790, L_0000017c43f1c770, C4<0>, C4<0>;
L_0000017c43f42d30 .functor AND 1, L_0000017c43f1a790, L_0000017c43f1c770, C4<1>, C4<1>;
v0000017c43a55d00_0 .net "S", 0 0, L_0000017c43f43900;  alias, 1 drivers
v0000017c43a57240_0 .net "a", 0 0, L_0000017c43f1a790;  alias, 1 drivers
v0000017c43a57a60_0 .net "b", 0 0, L_0000017c43f1c770;  alias, 1 drivers
v0000017c43a56e80_0 .net "c", 0 0, L_0000017c43f42d30;  alias, 1 drivers
S_0000017c439842c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43987970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42630 .functor XOR 1, L_0000017c43f43900, L_0000017c43f1c810, C4<0>, C4<0>;
L_0000017c43f42e80 .functor AND 1, L_0000017c43f43900, L_0000017c43f1c810, C4<1>, C4<1>;
v0000017c43a567a0_0 .net "S", 0 0, L_0000017c43f42630;  alias, 1 drivers
v0000017c43a56840_0 .net "a", 0 0, L_0000017c43f43900;  alias, 1 drivers
v0000017c43a57b00_0 .net "b", 0 0, L_0000017c43f1c810;  alias, 1 drivers
v0000017c43a57ec0_0 .net "c", 0 0, L_0000017c43f42e80;  alias, 1 drivers
S_0000017c43984c20 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324e200 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f43820 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1ae70, C4<0>, C4<0>;
v0000017c43a580a0_0 .net *"_ivl_1", 0 0, L_0000017c43f1ae70;  1 drivers
S_0000017c43986520 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43984c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f42710 .functor OR 1, L_0000017c43f426a0, L_0000017c43f42b00, C4<0>, C4<0>;
v0000017c43a56b60_0 .net "S", 0 0, L_0000017c43f439e0;  1 drivers
v0000017c43a56c00_0 .net "a", 0 0, L_0000017c43f1a290;  1 drivers
v0000017c43a579c0_0 .net "b", 0 0, L_0000017c43f1a510;  1 drivers
v0000017c43a55e40_0 .net "c", 0 0, L_0000017c43f42710;  1 drivers
v0000017c43a57d80_0 .net "carry_1", 0 0, L_0000017c43f426a0;  1 drivers
v0000017c43a57e20_0 .net "carry_2", 0 0, L_0000017c43f42b00;  1 drivers
v0000017c43a57f60_0 .net "cin", 0 0, L_0000017c43f1beb0;  1 drivers
v0000017c43a58000_0 .net "sum_1", 0 0, L_0000017c43f436d0;  1 drivers
S_0000017c43986200 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43986520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f436d0 .functor XOR 1, L_0000017c43f1a290, L_0000017c43f1a510, C4<0>, C4<0>;
L_0000017c43f426a0 .functor AND 1, L_0000017c43f1a290, L_0000017c43f1a510, C4<1>, C4<1>;
v0000017c43a57c40_0 .net "S", 0 0, L_0000017c43f436d0;  alias, 1 drivers
v0000017c43a57740_0 .net "a", 0 0, L_0000017c43f1a290;  alias, 1 drivers
v0000017c43a55940_0 .net "b", 0 0, L_0000017c43f1a510;  alias, 1 drivers
v0000017c43a56ac0_0 .net "c", 0 0, L_0000017c43f426a0;  alias, 1 drivers
S_0000017c43987c90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43986520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f439e0 .functor XOR 1, L_0000017c43f436d0, L_0000017c43f1beb0, C4<0>, C4<0>;
L_0000017c43f42b00 .functor AND 1, L_0000017c43f436d0, L_0000017c43f1beb0, C4<1>, C4<1>;
v0000017c43a577e0_0 .net "S", 0 0, L_0000017c43f439e0;  alias, 1 drivers
v0000017c43a57920_0 .net "a", 0 0, L_0000017c43f436d0;  alias, 1 drivers
v0000017c43a55a80_0 .net "b", 0 0, L_0000017c43f1beb0;  alias, 1 drivers
v0000017c43a55da0_0 .net "c", 0 0, L_0000017c43f42b00;  alias, 1 drivers
S_0000017c43986390 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324e240 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f42940 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1a830, C4<0>, C4<0>;
v0000017c43a592c0_0 .net *"_ivl_1", 0 0, L_0000017c43f1a830;  1 drivers
S_0000017c43987e20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43986390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f42a20 .functor OR 1, L_0000017c43f435f0, L_0000017c43f42160, C4<0>, C4<0>;
v0000017c43a59900_0 .net "S", 0 0, L_0000017c43f43970;  1 drivers
v0000017c43a5a1c0_0 .net "a", 0 0, L_0000017c43f1c270;  1 drivers
v0000017c43a59040_0 .net "b", 0 0, L_0000017c43f1a8d0;  1 drivers
v0000017c43a59ae0_0 .net "c", 0 0, L_0000017c43f42a20;  1 drivers
v0000017c43a58aa0_0 .net "carry_1", 0 0, L_0000017c43f435f0;  1 drivers
v0000017c43a58280_0 .net "carry_2", 0 0, L_0000017c43f42160;  1 drivers
v0000017c43a5a260_0 .net "cin", 0 0, L_0000017c43f1c8b0;  1 drivers
v0000017c43a59ea0_0 .net "sum_1", 0 0, L_0000017c43f43890;  1 drivers
S_0000017c4398b1b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43987e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43890 .functor XOR 1, L_0000017c43f1c270, L_0000017c43f1a8d0, C4<0>, C4<0>;
L_0000017c43f435f0 .functor AND 1, L_0000017c43f1c270, L_0000017c43f1a8d0, C4<1>, C4<1>;
v0000017c43a559e0_0 .net "S", 0 0, L_0000017c43f43890;  alias, 1 drivers
v0000017c43a583c0_0 .net "a", 0 0, L_0000017c43f1c270;  alias, 1 drivers
v0000017c43a59220_0 .net "b", 0 0, L_0000017c43f1a8d0;  alias, 1 drivers
v0000017c43a59860_0 .net "c", 0 0, L_0000017c43f435f0;  alias, 1 drivers
S_0000017c4398bb10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43987e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43970 .functor XOR 1, L_0000017c43f43890, L_0000017c43f1c8b0, C4<0>, C4<0>;
L_0000017c43f42160 .functor AND 1, L_0000017c43f43890, L_0000017c43f1c8b0, C4<1>, C4<1>;
v0000017c43a58fa0_0 .net "S", 0 0, L_0000017c43f43970;  alias, 1 drivers
v0000017c43a59540_0 .net "a", 0 0, L_0000017c43f43890;  alias, 1 drivers
v0000017c43a595e0_0 .net "b", 0 0, L_0000017c43f1c8b0;  alias, 1 drivers
v0000017c43a58a00_0 .net "c", 0 0, L_0000017c43f42160;  alias, 1 drivers
S_0000017c4398b660 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324e280 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f430b0 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1c3b0, C4<0>, C4<0>;
v0000017c43a5a120_0 .net *"_ivl_1", 0 0, L_0000017c43f1c3b0;  1 drivers
S_0000017c4398a530 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4398b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f43430 .functor OR 1, L_0000017c43f427f0, L_0000017c43f42320, C4<0>, C4<0>;
v0000017c43a586e0_0 .net "S", 0 0, L_0000017c43f42b70;  1 drivers
v0000017c43a5a300_0 .net "a", 0 0, L_0000017c43f1c630;  1 drivers
v0000017c43a58820_0 .net "b", 0 0, L_0000017c43f1c450;  1 drivers
v0000017c43a5a6c0_0 .net "c", 0 0, L_0000017c43f43430;  1 drivers
v0000017c43a588c0_0 .net "carry_1", 0 0, L_0000017c43f427f0;  1 drivers
v0000017c43a59f40_0 .net "carry_2", 0 0, L_0000017c43f42320;  1 drivers
v0000017c43a5a3a0_0 .net "cin", 0 0, L_0000017c43f1a330;  1 drivers
v0000017c43a599a0_0 .net "sum_1", 0 0, L_0000017c43f432e0;  1 drivers
S_0000017c43989d60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4398a530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f432e0 .functor XOR 1, L_0000017c43f1c630, L_0000017c43f1c450, C4<0>, C4<0>;
L_0000017c43f427f0 .functor AND 1, L_0000017c43f1c630, L_0000017c43f1c450, C4<1>, C4<1>;
v0000017c43a58e60_0 .net "S", 0 0, L_0000017c43f432e0;  alias, 1 drivers
v0000017c43a58460_0 .net "a", 0 0, L_0000017c43f1c630;  alias, 1 drivers
v0000017c43a59680_0 .net "b", 0 0, L_0000017c43f1c450;  alias, 1 drivers
v0000017c43a5a8a0_0 .net "c", 0 0, L_0000017c43f427f0;  alias, 1 drivers
S_0000017c4398bca0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4398a530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f42b70 .functor XOR 1, L_0000017c43f432e0, L_0000017c43f1a330, C4<0>, C4<0>;
L_0000017c43f42320 .functor AND 1, L_0000017c43f432e0, L_0000017c43f1a330, C4<1>, C4<1>;
v0000017c43a590e0_0 .net "S", 0 0, L_0000017c43f42b70;  alias, 1 drivers
v0000017c43a59180_0 .net "a", 0 0, L_0000017c43f432e0;  alias, 1 drivers
v0000017c43a59720_0 .net "b", 0 0, L_0000017c43f1a330;  alias, 1 drivers
v0000017c43a5a800_0 .net "c", 0 0, L_0000017c43f42320;  alias, 1 drivers
S_0000017c4398ab70 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324e2c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f43190 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1c4f0, C4<0>, C4<0>;
v0000017c43a59c20_0 .net *"_ivl_1", 0 0, L_0000017c43f1c4f0;  1 drivers
S_0000017c4398a080 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4398ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f42780 .functor OR 1, L_0000017c43f437b0, L_0000017c43f42be0, C4<0>, C4<0>;
v0000017c43a59cc0_0 .net "S", 0 0, L_0000017c43f434a0;  1 drivers
v0000017c43a59b80_0 .net "a", 0 0, L_0000017c43f1b2d0;  1 drivers
v0000017c43a58320_0 .net "b", 0 0, L_0000017c43f1add0;  1 drivers
v0000017c43a58500_0 .net "c", 0 0, L_0000017c43f42780;  1 drivers
v0000017c43a58c80_0 .net "carry_1", 0 0, L_0000017c43f437b0;  1 drivers
v0000017c43a59400_0 .net "carry_2", 0 0, L_0000017c43f42be0;  1 drivers
v0000017c43a58780_0 .net "cin", 0 0, L_0000017c43f1b4b0;  1 drivers
v0000017c43a58140_0 .net "sum_1", 0 0, L_0000017c43f43740;  1 drivers
S_0000017c43989bd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4398a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43740 .functor XOR 1, L_0000017c43f1b2d0, L_0000017c43f1add0, C4<0>, C4<0>;
L_0000017c43f437b0 .functor AND 1, L_0000017c43f1b2d0, L_0000017c43f1add0, C4<1>, C4<1>;
v0000017c43a58d20_0 .net "S", 0 0, L_0000017c43f43740;  alias, 1 drivers
v0000017c43a585a0_0 .net "a", 0 0, L_0000017c43f1b2d0;  alias, 1 drivers
v0000017c43a594a0_0 .net "b", 0 0, L_0000017c43f1add0;  alias, 1 drivers
v0000017c43a59360_0 .net "c", 0 0, L_0000017c43f437b0;  alias, 1 drivers
S_0000017c4398be30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4398a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f434a0 .functor XOR 1, L_0000017c43f43740, L_0000017c43f1b4b0, C4<0>, C4<0>;
L_0000017c43f42be0 .functor AND 1, L_0000017c43f43740, L_0000017c43f1b4b0, C4<1>, C4<1>;
v0000017c43a5a760_0 .net "S", 0 0, L_0000017c43f434a0;  alias, 1 drivers
v0000017c43a5a440_0 .net "a", 0 0, L_0000017c43f43740;  alias, 1 drivers
v0000017c43a59a40_0 .net "b", 0 0, L_0000017c43f1b4b0;  alias, 1 drivers
v0000017c43a58b40_0 .net "c", 0 0, L_0000017c43f42be0;  alias, 1 drivers
S_0000017c4398b7f0 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324d3c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43f422b0 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1afb0, C4<0>, C4<0>;
v0000017c43a5c2e0_0 .net *"_ivl_1", 0 0, L_0000017c43f1afb0;  1 drivers
S_0000017c4398b980 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4398b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f43a50 .functor OR 1, L_0000017c43f43510, L_0000017c43f42860, C4<0>, C4<0>;
v0000017c43a5a4e0_0 .net "S", 0 0, L_0000017c43f43580;  1 drivers
v0000017c43a58960_0 .net "a", 0 0, L_0000017c43f1aa10;  1 drivers
v0000017c43a5a580_0 .net "b", 0 0, L_0000017c43f1b050;  1 drivers
v0000017c43a5a620_0 .net "c", 0 0, L_0000017c43f43a50;  1 drivers
v0000017c43a581e0_0 .net "carry_1", 0 0, L_0000017c43f43510;  1 drivers
v0000017c43a58640_0 .net "carry_2", 0 0, L_0000017c43f42860;  1 drivers
v0000017c43a5ac60_0 .net "cin", 0 0, L_0000017c43f1aab0;  1 drivers
v0000017c43a5bac0_0 .net "sum_1", 0 0, L_0000017c43f43040;  1 drivers
S_0000017c4398b020 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4398b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43040 .functor XOR 1, L_0000017c43f1aa10, L_0000017c43f1b050, C4<0>, C4<0>;
L_0000017c43f43510 .functor AND 1, L_0000017c43f1aa10, L_0000017c43f1b050, C4<1>, C4<1>;
v0000017c43a59d60_0 .net "S", 0 0, L_0000017c43f43040;  alias, 1 drivers
v0000017c43a58be0_0 .net "a", 0 0, L_0000017c43f1aa10;  alias, 1 drivers
v0000017c43a58dc0_0 .net "b", 0 0, L_0000017c43f1b050;  alias, 1 drivers
v0000017c43a58f00_0 .net "c", 0 0, L_0000017c43f43510;  alias, 1 drivers
S_0000017c4398a6c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4398b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43580 .functor XOR 1, L_0000017c43f43040, L_0000017c43f1aab0, C4<0>, C4<0>;
L_0000017c43f42860 .functor AND 1, L_0000017c43f43040, L_0000017c43f1aab0, C4<1>, C4<1>;
v0000017c43a597c0_0 .net "S", 0 0, L_0000017c43f43580;  alias, 1 drivers
v0000017c43a59e00_0 .net "a", 0 0, L_0000017c43f43040;  alias, 1 drivers
v0000017c43a59fe0_0 .net "b", 0 0, L_0000017c43f1aab0;  alias, 1 drivers
v0000017c43a5a080_0 .net "c", 0 0, L_0000017c43f42860;  alias, 1 drivers
S_0000017c439898b0 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324d540 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43f43ac0 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1c590, C4<0>, C4<0>;
v0000017c43a5bca0_0 .net *"_ivl_1", 0 0, L_0000017c43f1c590;  1 drivers
S_0000017c43989a40 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c439898b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f44230 .functor OR 1, L_0000017c43f421d0, L_0000017c43f44460, C4<0>, C4<0>;
v0000017c43a5cba0_0 .net "S", 0 0, L_0000017c43f41fa0;  1 drivers
v0000017c43a5af80_0 .net "a", 0 0, L_0000017c43f1abf0;  1 drivers
v0000017c43a5c740_0 .net "b", 0 0, L_0000017c43f1ba50;  1 drivers
v0000017c43a5ba20_0 .net "c", 0 0, L_0000017c43f44230;  1 drivers
v0000017c43a5aa80_0 .net "carry_1", 0 0, L_0000017c43f421d0;  1 drivers
v0000017c43a5cec0_0 .net "carry_2", 0 0, L_0000017c43f44460;  1 drivers
v0000017c43a5bc00_0 .net "cin", 0 0, L_0000017c43f1b410;  1 drivers
v0000017c43a5b020_0 .net "sum_1", 0 0, L_0000017c43f41f30;  1 drivers
S_0000017c4398ae90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43989a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41f30 .functor XOR 1, L_0000017c43f1abf0, L_0000017c43f1ba50, C4<0>, C4<0>;
L_0000017c43f421d0 .functor AND 1, L_0000017c43f1abf0, L_0000017c43f1ba50, C4<1>, C4<1>;
v0000017c43a5c880_0 .net "S", 0 0, L_0000017c43f41f30;  alias, 1 drivers
v0000017c43a5b980_0 .net "a", 0 0, L_0000017c43f1abf0;  alias, 1 drivers
v0000017c43a5be80_0 .net "b", 0 0, L_0000017c43f1ba50;  alias, 1 drivers
v0000017c43a5ce20_0 .net "c", 0 0, L_0000017c43f421d0;  alias, 1 drivers
S_0000017c4398a210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43989a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41fa0 .functor XOR 1, L_0000017c43f41f30, L_0000017c43f1b410, C4<0>, C4<0>;
L_0000017c43f44460 .functor AND 1, L_0000017c43f41f30, L_0000017c43f1b410, C4<1>, C4<1>;
v0000017c43a5c240_0 .net "S", 0 0, L_0000017c43f41fa0;  alias, 1 drivers
v0000017c43a5bb60_0 .net "a", 0 0, L_0000017c43f41f30;  alias, 1 drivers
v0000017c43a5c380_0 .net "b", 0 0, L_0000017c43f1b410;  alias, 1 drivers
v0000017c43a5b520_0 .net "c", 0 0, L_0000017c43f44460;  alias, 1 drivers
S_0000017c4398b340 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324d5c0 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43f449a0 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1b910, C4<0>, C4<0>;
v0000017c43a5b8e0_0 .net *"_ivl_1", 0 0, L_0000017c43f1b910;  1 drivers
S_0000017c4398a850 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4398b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f45500 .functor OR 1, L_0000017c43f44d20, L_0000017c43f44f50, C4<0>, C4<0>;
v0000017c43a5c6a0_0 .net "S", 0 0, L_0000017c43f44ee0;  1 drivers
v0000017c43a5b7a0_0 .net "a", 0 0, L_0000017c43f1ac90;  1 drivers
v0000017c43a5bd40_0 .net "b", 0 0, L_0000017c43f1ad30;  1 drivers
v0000017c43a5bde0_0 .net "c", 0 0, L_0000017c43f45500;  1 drivers
v0000017c43a5b200_0 .net "carry_1", 0 0, L_0000017c43f44d20;  1 drivers
v0000017c43a5c920_0 .net "carry_2", 0 0, L_0000017c43f44f50;  1 drivers
v0000017c43a5b340_0 .net "cin", 0 0, L_0000017c43f1b0f0;  1 drivers
v0000017c43a5ad00_0 .net "sum_1", 0 0, L_0000017c43f45340;  1 drivers
S_0000017c4398a9e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4398a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45340 .functor XOR 1, L_0000017c43f1ac90, L_0000017c43f1ad30, C4<0>, C4<0>;
L_0000017c43f44d20 .functor AND 1, L_0000017c43f1ac90, L_0000017c43f1ad30, C4<1>, C4<1>;
v0000017c43a5c1a0_0 .net "S", 0 0, L_0000017c43f45340;  alias, 1 drivers
v0000017c43a5b5c0_0 .net "a", 0 0, L_0000017c43f1ac90;  alias, 1 drivers
v0000017c43a5ae40_0 .net "b", 0 0, L_0000017c43f1ad30;  alias, 1 drivers
v0000017c43a5b0c0_0 .net "c", 0 0, L_0000017c43f44d20;  alias, 1 drivers
S_0000017c4398ad00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4398a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44ee0 .functor XOR 1, L_0000017c43f45340, L_0000017c43f1b0f0, C4<0>, C4<0>;
L_0000017c43f44f50 .functor AND 1, L_0000017c43f45340, L_0000017c43f1b0f0, C4<1>, C4<1>;
v0000017c43a5b160_0 .net "S", 0 0, L_0000017c43f44ee0;  alias, 1 drivers
v0000017c43a5aee0_0 .net "a", 0 0, L_0000017c43f45340;  alias, 1 drivers
v0000017c43a5c420_0 .net "b", 0 0, L_0000017c43f1b0f0;  alias, 1 drivers
v0000017c43a5b480_0 .net "c", 0 0, L_0000017c43f44f50;  alias, 1 drivers
S_0000017c4398b4d0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43984770;
 .timescale 0 0;
P_0000017c4324eb80 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43f45030 .functor XOR 1, L_0000017c43cf67b0, L_0000017c43f1b5f0, C4<0>, C4<0>;
v0000017c43a5c9c0_0 .net *"_ivl_1", 0 0, L_0000017c43f1b5f0;  1 drivers
S_0000017c4398a3a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c4398b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f444d0 .functor OR 1, L_0000017c43f43f90, L_0000017c43f44540, C4<0>, C4<0>;
v0000017c43a5b3e0_0 .net "S", 0 0, L_0000017c43f45570;  1 drivers
v0000017c43a5b840_0 .net "a", 0 0, L_0000017c43f1b190;  1 drivers
v0000017c43a5ca60_0 .net "b", 0 0, L_0000017c43f1b370;  1 drivers
v0000017c43a5c060_0 .net "c", 0 0, L_0000017c43f444d0;  1 drivers
v0000017c43a5cd80_0 .net "carry_1", 0 0, L_0000017c43f43f90;  1 drivers
v0000017c43a5c100_0 .net "carry_2", 0 0, L_0000017c43f44540;  1 drivers
v0000017c43a5ada0_0 .net "cin", 0 0, L_0000017c43f1b690;  1 drivers
v0000017c43a5c600_0 .net "sum_1", 0 0, L_0000017c43f44b60;  1 drivers
S_0000017c43989ef0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c4398a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44b60 .functor XOR 1, L_0000017c43f1b190, L_0000017c43f1b370, C4<0>, C4<0>;
L_0000017c43f43f90 .functor AND 1, L_0000017c43f1b190, L_0000017c43f1b370, C4<1>, C4<1>;
v0000017c43a5b660_0 .net "S", 0 0, L_0000017c43f44b60;  alias, 1 drivers
v0000017c43a5bf20_0 .net "a", 0 0, L_0000017c43f1b190;  alias, 1 drivers
v0000017c43a5b2a0_0 .net "b", 0 0, L_0000017c43f1b370;  alias, 1 drivers
v0000017c43a5c7e0_0 .net "c", 0 0, L_0000017c43f43f90;  alias, 1 drivers
S_0000017c43a9d7c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c4398a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45570 .functor XOR 1, L_0000017c43f44b60, L_0000017c43f1b690, C4<0>, C4<0>;
L_0000017c43f44540 .functor AND 1, L_0000017c43f44b60, L_0000017c43f1b690, C4<1>, C4<1>;
v0000017c43a5c4c0_0 .net "S", 0 0, L_0000017c43f45570;  alias, 1 drivers
v0000017c43a5bfc0_0 .net "a", 0 0, L_0000017c43f44b60;  alias, 1 drivers
v0000017c43a5c560_0 .net "b", 0 0, L_0000017c43f1b690;  alias, 1 drivers
v0000017c43a5b700_0 .net "c", 0 0, L_0000017c43f44540;  alias, 1 drivers
S_0000017c43aa0510 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43a6dae0_0 .net "F1", 4 0, L_0000017c43f0bfb0;  1 drivers
v0000017c43a6ce60_0 .net "F2", 4 0, L_0000017c43f0c230;  1 drivers
o0000017c43adf848 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43a6cf00_0 .net "F3", 4 0, o0000017c43adf848;  0 drivers
v0000017c43a6db80_0 .net "X", 2 0, L_0000017c43f09170;  alias, 1 drivers
v0000017c43a6cd20_0 .net "Xl", 0 0, L_0000017c43f0d4f0;  1 drivers
o0000017c43adfc68 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a6d9a0_0 .net "Xm", 0 0, o0000017c43adfc68;  0 drivers
v0000017c43a6d360_0 .net "Xm1", 0 0, L_0000017c43ec4f30;  1 drivers
v0000017c43a6de00_0 .net "Xms", 2 0, L_0000017c43f0b1f0;  1 drivers
v0000017c43a6dc20_0 .net "Xr", 0 0, L_0000017c43f0c910;  1 drivers
v0000017c43a6c960_0 .net "Y", 2 0, L_0000017c43f0ac50;  alias, 1 drivers
v0000017c43a6c780_0 .net "Yl", 0 0, L_0000017c43f0d1d0;  1 drivers
o0000017c43adfc98 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43a6dea0_0 .net "Ym", 0 0, o0000017c43adfc98;  0 drivers
v0000017c43a6ca00_0 .net "Ym1", 0 0, L_0000017c43ec7070;  1 drivers
v0000017c43a6e8a0_0 .net "Yr", 0 0, L_0000017c43f0d450;  1 drivers
v0000017c43a6c3c0_0 .net "Z", 4 0, L_0000017c43f0ddb0;  alias, 1 drivers
v0000017c43a6c460_0 .net "Z1", 2 0, L_0000017c43f0c9b0;  1 drivers
v0000017c43a6d2c0_0 .net "Z2", 2 0, L_0000017c43f0b5b0;  1 drivers
v0000017c43a6cbe0_0 .net "Z3", 2 0, L_0000017c43f0b8d0;  1 drivers
v0000017c43a6c500_0 .net "ZF", 4 0, L_0000017c43f0eb70;  1 drivers
v0000017c43a6cfa0_0 .net "bin", 0 0, L_0000017c43f0bf10;  1 drivers
v0000017c43a6e4e0_0 .net "cout1", 0 0, L_0000017c43f0b290;  1 drivers
v0000017c43a6d540_0 .net "cout2", 0 0, L_0000017c43f0b510;  1 drivers
v0000017c43a6d040_0 .net "cout3", 0 0, L_0000017c43f0cb90;  1 drivers
v0000017c43a6d0e0_0 .net "cout4", 0 0, L_0000017c43f0edf0;  1 drivers
v0000017c43a6dfe0_0 .net "cout5", 0 0, L_0000017c43f0df90;  1 drivers
v0000017c43a6c5a0_0 .net "sub_ans", 2 0, L_0000017c43f0ce10;  1 drivers
L_0000017c43f0c910 .part L_0000017c43f09170, 1, 1;
L_0000017c43f0d4f0 .part L_0000017c43f09170, 0, 1;
L_0000017c43f0d450 .part L_0000017c43f0ac50, 1, 1;
L_0000017c43f0d1d0 .part L_0000017c43f0ac50, 0, 1;
S_0000017c43a9d630 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e940 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf5838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec5c50 .functor BUFZ 1, L_0000017c43cf5838, C4<0>, C4<0>, C4<0>;
v0000017c43a5eb80_0 .net "S", 0 0, L_0000017c43ec4f30;  alias, 1 drivers
v0000017c43a5e2c0_0 .net *"_ivl_7", 0 0, L_0000017c43ec5c50;  1 drivers
v0000017c43a5dc80_0 .net "a", 0 0, L_0000017c43f0c910;  alias, 1 drivers
v0000017c43a5e360_0 .net "b", 0 0, L_0000017c43f0d4f0;  alias, 1 drivers
v0000017c43a5f6c0_0 .net "b1", 0 0, L_0000017c43ec5a20;  1 drivers
v0000017c43a5f120_0 .net "c", 0 0, L_0000017c43f0b290;  alias, 1 drivers
v0000017c43a5e4a0_0 .net "cin", 0 0, L_0000017c43cf5838;  1 drivers
v0000017c43a5ec20_0 .net "co", 1 0, L_0000017c43f0b3d0;  1 drivers
L_0000017c43f0c5f0 .part L_0000017c43f0b3d0, 0, 1;
L_0000017c43f0b3d0 .concat8 [ 1 1 0 0], L_0000017c43ec5c50, L_0000017c43ec5b00;
L_0000017c43f0b290 .part L_0000017c43f0b3d0, 1, 1;
S_0000017c43aa1190 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43a9d630;
 .timescale 0 0;
P_0000017c4324e640 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec5a20 .functor XOR 1, L_0000017c43cf5838, L_0000017c43f0d4f0, C4<0>, C4<0>;
S_0000017c43a9eda0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa1190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec5b00 .functor OR 1, L_0000017c43ec4d70, L_0000017c43ec6430, C4<0>, C4<0>;
v0000017c43a5f080_0 .net "S", 0 0, L_0000017c43ec4f30;  alias, 1 drivers
v0000017c43a5daa0_0 .net "a", 0 0, L_0000017c43f0c910;  alias, 1 drivers
v0000017c43a5e180_0 .net "b", 0 0, L_0000017c43ec5a20;  alias, 1 drivers
v0000017c43a5d820_0 .net "c", 0 0, L_0000017c43ec5b00;  1 drivers
v0000017c43a5e220_0 .net "carry_1", 0 0, L_0000017c43ec4d70;  1 drivers
v0000017c43a5e860_0 .net "carry_2", 0 0, L_0000017c43ec6430;  1 drivers
v0000017c43a5db40_0 .net "cin", 0 0, L_0000017c43f0c5f0;  1 drivers
v0000017c43a5ea40_0 .net "sum_1", 0 0, L_0000017c43ec6270;  1 drivers
S_0000017c43a9cb40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6270 .functor XOR 1, L_0000017c43f0c910, L_0000017c43ec5a20, C4<0>, C4<0>;
L_0000017c43ec4d70 .functor AND 1, L_0000017c43f0c910, L_0000017c43ec5a20, C4<1>, C4<1>;
v0000017c43a5e900_0 .net "S", 0 0, L_0000017c43ec6270;  alias, 1 drivers
v0000017c43a5d140_0 .net "a", 0 0, L_0000017c43f0c910;  alias, 1 drivers
v0000017c43a5d8c0_0 .net "b", 0 0, L_0000017c43ec5a20;  alias, 1 drivers
v0000017c43a5e9a0_0 .net "c", 0 0, L_0000017c43ec4d70;  alias, 1 drivers
S_0000017c43aa06a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec4f30 .functor XOR 1, L_0000017c43ec6270, L_0000017c43f0c5f0, C4<0>, C4<0>;
L_0000017c43ec6430 .functor AND 1, L_0000017c43ec6270, L_0000017c43f0c5f0, C4<1>, C4<1>;
v0000017c43a5d320_0 .net "S", 0 0, L_0000017c43ec4f30;  alias, 1 drivers
v0000017c43a5e720_0 .net "a", 0 0, L_0000017c43ec6270;  alias, 1 drivers
v0000017c43a5f440_0 .net "b", 0 0, L_0000017c43f0c5f0;  alias, 1 drivers
v0000017c43a5eae0_0 .net "c", 0 0, L_0000017c43ec6430;  alias, 1 drivers
S_0000017c43a9c370 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e840 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf5880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec7d90 .functor BUFZ 1, L_0000017c43cf5880, C4<0>, C4<0>, C4<0>;
v0000017c43a5f300_0 .net "S", 0 0, L_0000017c43ec7070;  alias, 1 drivers
v0000017c43a5dbe0_0 .net *"_ivl_7", 0 0, L_0000017c43ec7d90;  1 drivers
v0000017c43a5e5e0_0 .net "a", 0 0, L_0000017c43f0d450;  alias, 1 drivers
v0000017c43a5e680_0 .net "b", 0 0, L_0000017c43f0d1d0;  alias, 1 drivers
v0000017c43a5f3a0_0 .net "b1", 0 0, L_0000017c43ec50f0;  1 drivers
v0000017c43a5d500_0 .net "c", 0 0, L_0000017c43f0b510;  alias, 1 drivers
v0000017c43a5f4e0_0 .net "cin", 0 0, L_0000017c43cf5880;  1 drivers
v0000017c43a5df00_0 .net "co", 1 0, L_0000017c43f0b830;  1 drivers
L_0000017c43f0c690 .part L_0000017c43f0b830, 0, 1;
L_0000017c43f0b830 .concat8 [ 1 1 0 0], L_0000017c43ec7d90, L_0000017c43ec7bd0;
L_0000017c43f0b510 .part L_0000017c43f0b830, 1, 1;
S_0000017c43a9f0c0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43a9c370;
 .timescale 0 0;
P_0000017c4324e880 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec50f0 .functor XOR 1, L_0000017c43cf5880, L_0000017c43f0d1d0, C4<0>, C4<0>;
S_0000017c43aa01f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9f0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec7bd0 .functor OR 1, L_0000017c43ec6ac0, L_0000017c43ec6a50, C4<0>, C4<0>;
v0000017c43a5de60_0 .net "S", 0 0, L_0000017c43ec7070;  alias, 1 drivers
v0000017c43a5e400_0 .net "a", 0 0, L_0000017c43f0d450;  alias, 1 drivers
v0000017c43a5f760_0 .net "b", 0 0, L_0000017c43ec50f0;  alias, 1 drivers
v0000017c43a5e540_0 .net "c", 0 0, L_0000017c43ec7bd0;  1 drivers
v0000017c43a5eea0_0 .net "carry_1", 0 0, L_0000017c43ec6ac0;  1 drivers
v0000017c43a5e040_0 .net "carry_2", 0 0, L_0000017c43ec6a50;  1 drivers
v0000017c43a5d280_0 .net "cin", 0 0, L_0000017c43f0c690;  1 drivers
v0000017c43a5f260_0 .net "sum_1", 0 0, L_0000017c43ec7d20;  1 drivers
S_0000017c43a9ccd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7d20 .functor XOR 1, L_0000017c43f0d450, L_0000017c43ec50f0, C4<0>, C4<0>;
L_0000017c43ec6ac0 .functor AND 1, L_0000017c43f0d450, L_0000017c43ec50f0, C4<1>, C4<1>;
v0000017c43a5d640_0 .net "S", 0 0, L_0000017c43ec7d20;  alias, 1 drivers
v0000017c43a5ef40_0 .net "a", 0 0, L_0000017c43f0d450;  alias, 1 drivers
v0000017c43a5ddc0_0 .net "b", 0 0, L_0000017c43ec50f0;  alias, 1 drivers
v0000017c43a5dd20_0 .net "c", 0 0, L_0000017c43ec6ac0;  alias, 1 drivers
S_0000017c43a9bec0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7070 .functor XOR 1, L_0000017c43ec7d20, L_0000017c43f0c690, C4<0>, C4<0>;
L_0000017c43ec6a50 .functor AND 1, L_0000017c43ec7d20, L_0000017c43f0c690, C4<1>, C4<1>;
v0000017c43a5ed60_0 .net "S", 0 0, L_0000017c43ec7070;  alias, 1 drivers
v0000017c43a5ecc0_0 .net "a", 0 0, L_0000017c43ec7d20;  alias, 1 drivers
v0000017c43a5f1c0_0 .net "b", 0 0, L_0000017c43f0c690;  alias, 1 drivers
v0000017c43a5ee00_0 .net "c", 0 0, L_0000017c43ec6a50;  alias, 1 drivers
S_0000017c43aa1320 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324f040 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf5a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec71c0 .functor BUFZ 1, L_0000017c43cf5a78, C4<0>, C4<0>, C4<0>;
v0000017c43a60340_0 .net "S", 2 0, L_0000017c43f0b1f0;  alias, 1 drivers
v0000017c43a617e0_0 .net *"_ivl_0", 0 0, L_0000017c43ec6dd0;  1 drivers
v0000017c43a61380_0 .net *"_ivl_10", 0 0, L_0000017c43ec7e70;  1 drivers
v0000017c43a60480_0 .net *"_ivl_20", 0 0, L_0000017c43ec7380;  1 drivers
v0000017c43a605c0_0 .net *"_ivl_36", 0 0, L_0000017c43ec71c0;  1 drivers
v0000017c43a5fd00_0 .net "a", 2 0, L_0000017c43f0c9b0;  alias, 1 drivers
v0000017c43a5fda0_0 .net "b", 2 0, L_0000017c43f0b5b0;  alias, 1 drivers
v0000017c43a61060_0 .net "b1", 2 0, L_0000017c43f0d130;  1 drivers
v0000017c43a60c00_0 .net "c", 0 0, L_0000017c43f0cb90;  alias, 1 drivers
v0000017c43a5fe40_0 .net "cin", 0 0, L_0000017c43cf5a78;  1 drivers
v0000017c43a61f60_0 .net "co", 3 0, L_0000017c43f0b470;  1 drivers
L_0000017c43f0c730 .part L_0000017c43f0b5b0, 0, 1;
L_0000017c43f0ca50 .part L_0000017c43f0c9b0, 0, 1;
L_0000017c43f0b330 .part L_0000017c43f0d130, 0, 1;
L_0000017c43f0b970 .part L_0000017c43f0b470, 0, 1;
L_0000017c43f0d310 .part L_0000017c43f0b5b0, 1, 1;
L_0000017c43f0caf0 .part L_0000017c43f0c9b0, 1, 1;
L_0000017c43f0be70 .part L_0000017c43f0d130, 1, 1;
L_0000017c43f0bb50 .part L_0000017c43f0b470, 1, 1;
L_0000017c43f0d130 .concat8 [ 1 1 1 0], L_0000017c43ec6dd0, L_0000017c43ec7e70, L_0000017c43ec7380;
L_0000017c43f0bd30 .part L_0000017c43f0b5b0, 2, 1;
L_0000017c43f0d810 .part L_0000017c43f0c9b0, 2, 1;
L_0000017c43f0b650 .part L_0000017c43f0d130, 2, 1;
L_0000017c43f0b6f0 .part L_0000017c43f0b470, 2, 1;
L_0000017c43f0b1f0 .concat8 [ 1 1 1 0], L_0000017c43ec7ee0, L_0000017c43ec7f50, L_0000017c43ec77e0;
L_0000017c43f0b470 .concat8 [ 1 1 1 1], L_0000017c43ec71c0, L_0000017c43ec7690, L_0000017c43ec7850, L_0000017c43ec79a0;
L_0000017c43f0cb90 .part L_0000017c43f0b470, 3, 1;
S_0000017c43aa09c0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aa1320;
 .timescale 0 0;
P_0000017c4324e440 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec6dd0 .functor XOR 1, L_0000017c43cf5a78, L_0000017c43f0c730, C4<0>, C4<0>;
v0000017c43a60520_0 .net *"_ivl_1", 0 0, L_0000017c43f0c730;  1 drivers
S_0000017c43a9f250 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa09c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec7690 .functor OR 1, L_0000017c43ec7e00, L_0000017c43ec6ba0, C4<0>, C4<0>;
v0000017c43a5d6e0_0 .net "S", 0 0, L_0000017c43ec7ee0;  1 drivers
v0000017c43a60980_0 .net "a", 0 0, L_0000017c43f0ca50;  1 drivers
v0000017c43a61ec0_0 .net "b", 0 0, L_0000017c43f0b330;  1 drivers
v0000017c43a61d80_0 .net "c", 0 0, L_0000017c43ec7690;  1 drivers
v0000017c43a61560_0 .net "carry_1", 0 0, L_0000017c43ec7e00;  1 drivers
v0000017c43a61240_0 .net "carry_2", 0 0, L_0000017c43ec6ba0;  1 drivers
v0000017c43a60a20_0 .net "cin", 0 0, L_0000017c43f0b970;  1 drivers
v0000017c43a61a60_0 .net "sum_1", 0 0, L_0000017c43ec7a10;  1 drivers
S_0000017c43a9f3e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7a10 .functor XOR 1, L_0000017c43f0ca50, L_0000017c43f0b330, C4<0>, C4<0>;
L_0000017c43ec7e00 .functor AND 1, L_0000017c43f0ca50, L_0000017c43f0b330, C4<1>, C4<1>;
v0000017c43a5dfa0_0 .net "S", 0 0, L_0000017c43ec7a10;  alias, 1 drivers
v0000017c43a5f580_0 .net "a", 0 0, L_0000017c43f0ca50;  alias, 1 drivers
v0000017c43a5f620_0 .net "b", 0 0, L_0000017c43f0b330;  alias, 1 drivers
v0000017c43a5f800_0 .net "c", 0 0, L_0000017c43ec7e00;  alias, 1 drivers
S_0000017c43a9e8f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7ee0 .functor XOR 1, L_0000017c43ec7a10, L_0000017c43f0b970, C4<0>, C4<0>;
L_0000017c43ec6ba0 .functor AND 1, L_0000017c43ec7a10, L_0000017c43f0b970, C4<1>, C4<1>;
v0000017c43a5d1e0_0 .net "S", 0 0, L_0000017c43ec7ee0;  alias, 1 drivers
v0000017c43a5d3c0_0 .net "a", 0 0, L_0000017c43ec7a10;  alias, 1 drivers
v0000017c43a5d460_0 .net "b", 0 0, L_0000017c43f0b970;  alias, 1 drivers
v0000017c43a5d5a0_0 .net "c", 0 0, L_0000017c43ec6ba0;  alias, 1 drivers
S_0000017c43a9ec10 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aa1320;
 .timescale 0 0;
P_0000017c4324f300 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec7e70 .functor XOR 1, L_0000017c43cf5a78, L_0000017c43f0d310, C4<0>, C4<0>;
v0000017c43a620a0_0 .net *"_ivl_1", 0 0, L_0000017c43f0d310;  1 drivers
S_0000017c43a9c690 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec7850 .functor OR 1, L_0000017c43ec7cb0, L_0000017c43ec7b60, C4<0>, C4<0>;
v0000017c43a5fb20_0 .net "S", 0 0, L_0000017c43ec7f50;  1 drivers
v0000017c43a5fc60_0 .net "a", 0 0, L_0000017c43f0caf0;  1 drivers
v0000017c43a60d40_0 .net "b", 0 0, L_0000017c43f0be70;  1 drivers
v0000017c43a602a0_0 .net "c", 0 0, L_0000017c43ec7850;  1 drivers
v0000017c43a608e0_0 .net "carry_1", 0 0, L_0000017c43ec7cb0;  1 drivers
v0000017c43a61e20_0 .net "carry_2", 0 0, L_0000017c43ec7b60;  1 drivers
v0000017c43a60840_0 .net "cin", 0 0, L_0000017c43f0bb50;  1 drivers
v0000017c43a5fa80_0 .net "sum_1", 0 0, L_0000017c43ec6c10;  1 drivers
S_0000017c43a9d310 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6c10 .functor XOR 1, L_0000017c43f0caf0, L_0000017c43f0be70, C4<0>, C4<0>;
L_0000017c43ec7cb0 .functor AND 1, L_0000017c43f0caf0, L_0000017c43f0be70, C4<1>, C4<1>;
v0000017c43a612e0_0 .net "S", 0 0, L_0000017c43ec6c10;  alias, 1 drivers
v0000017c43a60660_0 .net "a", 0 0, L_0000017c43f0caf0;  alias, 1 drivers
v0000017c43a600c0_0 .net "b", 0 0, L_0000017c43f0be70;  alias, 1 drivers
v0000017c43a5fee0_0 .net "c", 0 0, L_0000017c43ec7cb0;  alias, 1 drivers
S_0000017c43a9f570 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7f50 .functor XOR 1, L_0000017c43ec6c10, L_0000017c43f0bb50, C4<0>, C4<0>;
L_0000017c43ec7b60 .functor AND 1, L_0000017c43ec6c10, L_0000017c43f0bb50, C4<1>, C4<1>;
v0000017c43a60160_0 .net "S", 0 0, L_0000017c43ec7f50;  alias, 1 drivers
v0000017c43a60fc0_0 .net "a", 0 0, L_0000017c43ec6c10;  alias, 1 drivers
v0000017c43a60200_0 .net "b", 0 0, L_0000017c43f0bb50;  alias, 1 drivers
v0000017c43a5ff80_0 .net "c", 0 0, L_0000017c43ec7b60;  alias, 1 drivers
S_0000017c43a9dc70 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aa1320;
 .timescale 0 0;
P_0000017c4324f000 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec7380 .functor XOR 1, L_0000017c43cf5a78, L_0000017c43f0bd30, C4<0>, C4<0>;
v0000017c43a60ca0_0 .net *"_ivl_1", 0 0, L_0000017c43f0bd30;  1 drivers
S_0000017c43a9ce60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec79a0 .functor OR 1, L_0000017c43ec6900, L_0000017c43ec7000, C4<0>, C4<0>;
v0000017c43a60020_0 .net "S", 0 0, L_0000017c43ec77e0;  1 drivers
v0000017c43a61740_0 .net "a", 0 0, L_0000017c43f0d810;  1 drivers
v0000017c43a60f20_0 .net "b", 0 0, L_0000017c43f0b650;  1 drivers
v0000017c43a603e0_0 .net "c", 0 0, L_0000017c43ec79a0;  1 drivers
v0000017c43a61600_0 .net "carry_1", 0 0, L_0000017c43ec6900;  1 drivers
v0000017c43a61100_0 .net "carry_2", 0 0, L_0000017c43ec7000;  1 drivers
v0000017c43a616a0_0 .net "cin", 0 0, L_0000017c43f0b6f0;  1 drivers
v0000017c43a60b60_0 .net "sum_1", 0 0, L_0000017c43ec6b30;  1 drivers
S_0000017c43a9fed0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6b30 .functor XOR 1, L_0000017c43f0d810, L_0000017c43f0b650, C4<0>, C4<0>;
L_0000017c43ec6900 .functor AND 1, L_0000017c43f0d810, L_0000017c43f0b650, C4<1>, C4<1>;
v0000017c43a61ba0_0 .net "S", 0 0, L_0000017c43ec6b30;  alias, 1 drivers
v0000017c43a60700_0 .net "a", 0 0, L_0000017c43f0d810;  alias, 1 drivers
v0000017c43a5fbc0_0 .net "b", 0 0, L_0000017c43f0b650;  alias, 1 drivers
v0000017c43a60de0_0 .net "c", 0 0, L_0000017c43ec6900;  alias, 1 drivers
S_0000017c43a9cff0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec77e0 .functor XOR 1, L_0000017c43ec6b30, L_0000017c43f0b6f0, C4<0>, C4<0>;
L_0000017c43ec7000 .functor AND 1, L_0000017c43ec6b30, L_0000017c43f0b6f0, C4<1>, C4<1>;
v0000017c43a5f940_0 .net "S", 0 0, L_0000017c43ec77e0;  alias, 1 drivers
v0000017c43a60ac0_0 .net "a", 0 0, L_0000017c43ec6b30;  alias, 1 drivers
v0000017c43a607a0_0 .net "b", 0 0, L_0000017c43f0b6f0;  alias, 1 drivers
v0000017c43a60e80_0 .net "c", 0 0, L_0000017c43ec7000;  alias, 1 drivers
S_0000017c43a9c050 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e900 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf5c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f37d50 .functor BUFZ 1, L_0000017c43cf5c28, C4<0>, C4<0>, C4<0>;
v0000017c43a66600_0 .net "S", 4 0, L_0000017c43f0eb70;  alias, 1 drivers
v0000017c43a65de0_0 .net *"_ivl_0", 0 0, L_0000017c43ec7540;  1 drivers
v0000017c43a65660_0 .net *"_ivl_10", 0 0, L_0000017c43f388b0;  1 drivers
v0000017c43a662e0_0 .net *"_ivl_20", 0 0, L_0000017c43f37c00;  1 drivers
v0000017c43a661a0_0 .net *"_ivl_30", 0 0, L_0000017c43f38990;  1 drivers
v0000017c43a64e40_0 .net *"_ivl_40", 0 0, L_0000017c43f38450;  1 drivers
v0000017c43a650c0_0 .net *"_ivl_56", 0 0, L_0000017c43f37d50;  1 drivers
v0000017c43a65520_0 .net "a", 4 0, L_0000017c43f0bfb0;  alias, 1 drivers
v0000017c43a652a0_0 .net "b", 4 0, L_0000017c43f0c230;  alias, 1 drivers
v0000017c43a65d40_0 .net "b1", 4 0, L_0000017c43f0def0;  1 drivers
v0000017c43a666a0_0 .net "c", 0 0, L_0000017c43f0edf0;  alias, 1 drivers
v0000017c43a66740_0 .net "cin", 0 0, L_0000017c43cf5c28;  1 drivers
v0000017c43a670a0_0 .net "co", 5 0, L_0000017c43f0f110;  1 drivers
L_0000017c43f0c2d0 .part L_0000017c43f0c230, 0, 1;
L_0000017c43f0c410 .part L_0000017c43f0bfb0, 0, 1;
L_0000017c43f0c4b0 .part L_0000017c43f0def0, 0, 1;
L_0000017c43f0f070 .part L_0000017c43f0f110, 0, 1;
L_0000017c43f0f930 .part L_0000017c43f0c230, 1, 1;
L_0000017c43f0ee90 .part L_0000017c43f0bfb0, 1, 1;
L_0000017c43f0e170 .part L_0000017c43f0def0, 1, 1;
L_0000017c43f0f9d0 .part L_0000017c43f0f110, 1, 1;
L_0000017c43f0e710 .part L_0000017c43f0c230, 2, 1;
L_0000017c43f0f250 .part L_0000017c43f0bfb0, 2, 1;
L_0000017c43f0da90 .part L_0000017c43f0def0, 2, 1;
L_0000017c43f0fa70 .part L_0000017c43f0f110, 2, 1;
L_0000017c43f0e850 .part L_0000017c43f0c230, 3, 1;
L_0000017c43f0f570 .part L_0000017c43f0bfb0, 3, 1;
L_0000017c43f0d950 .part L_0000017c43f0def0, 3, 1;
L_0000017c43f0f2f0 .part L_0000017c43f0f110, 3, 1;
LS_0000017c43f0def0_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec7540, L_0000017c43f388b0, L_0000017c43f37c00, L_0000017c43f38990;
LS_0000017c43f0def0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f38450;
L_0000017c43f0def0 .concat8 [ 4 1 0 0], LS_0000017c43f0def0_0_0, LS_0000017c43f0def0_0_4;
L_0000017c43f0e530 .part L_0000017c43f0c230, 4, 1;
L_0000017c43f0e8f0 .part L_0000017c43f0bfb0, 4, 1;
L_0000017c43f0db30 .part L_0000017c43f0def0, 4, 1;
L_0000017c43f0fcf0 .part L_0000017c43f0f110, 4, 1;
LS_0000017c43f0eb70_0_0 .concat8 [ 1 1 1 1], L_0000017c43ec7700, L_0000017c43f39170, L_0000017c43f38140, L_0000017c43f38a70;
LS_0000017c43f0eb70_0_4 .concat8 [ 1 0 0 0], L_0000017c43f386f0;
L_0000017c43f0eb70 .concat8 [ 4 1 0 0], LS_0000017c43f0eb70_0_0, LS_0000017c43f0eb70_0_4;
LS_0000017c43f0f110_0_0 .concat8 [ 1 1 1 1], L_0000017c43f37d50, L_0000017c43f37960, L_0000017c43f38ed0, L_0000017c43f38760;
LS_0000017c43f0f110_0_4 .concat8 [ 1 1 0 0], L_0000017c43f39100, L_0000017c43f392c0;
L_0000017c43f0f110 .concat8 [ 4 2 0 0], LS_0000017c43f0f110_0_0, LS_0000017c43f0f110_0_4;
L_0000017c43f0edf0 .part L_0000017c43f0f110, 5, 1;
S_0000017c43a9d180 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43a9c050;
 .timescale 0 0;
P_0000017c4324ec40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec7540 .functor XOR 1, L_0000017c43cf5c28, L_0000017c43f0c2d0, C4<0>, C4<0>;
v0000017c43a62960_0 .net *"_ivl_1", 0 0, L_0000017c43f0c2d0;  1 drivers
S_0000017c43a9c1e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f37960 .functor OR 1, L_0000017c43ec7af0, L_0000017c43ec7770, C4<0>, C4<0>;
v0000017c43a61ce0_0 .net "S", 0 0, L_0000017c43ec7700;  1 drivers
v0000017c43a62000_0 .net "a", 0 0, L_0000017c43f0c410;  1 drivers
v0000017c43a5f9e0_0 .net "b", 0 0, L_0000017c43f0c4b0;  1 drivers
v0000017c43a63400_0 .net "c", 0 0, L_0000017c43f37960;  1 drivers
v0000017c43a63fe0_0 .net "carry_1", 0 0, L_0000017c43ec7af0;  1 drivers
v0000017c43a64120_0 .net "carry_2", 0 0, L_0000017c43ec7770;  1 drivers
v0000017c43a62140_0 .net "cin", 0 0, L_0000017c43f0f070;  1 drivers
v0000017c43a635e0_0 .net "sum_1", 0 0, L_0000017c43ec75b0;  1 drivers
S_0000017c43aa0b50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec75b0 .functor XOR 1, L_0000017c43f0c410, L_0000017c43f0c4b0, C4<0>, C4<0>;
L_0000017c43ec7af0 .functor AND 1, L_0000017c43f0c410, L_0000017c43f0c4b0, C4<1>, C4<1>;
v0000017c43a61c40_0 .net "S", 0 0, L_0000017c43ec75b0;  alias, 1 drivers
v0000017c43a611a0_0 .net "a", 0 0, L_0000017c43f0c410;  alias, 1 drivers
v0000017c43a61420_0 .net "b", 0 0, L_0000017c43f0c4b0;  alias, 1 drivers
v0000017c43a614c0_0 .net "c", 0 0, L_0000017c43ec7af0;  alias, 1 drivers
S_0000017c43a9f700 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7700 .functor XOR 1, L_0000017c43ec75b0, L_0000017c43f0f070, C4<0>, C4<0>;
L_0000017c43ec7770 .functor AND 1, L_0000017c43ec75b0, L_0000017c43f0f070, C4<1>, C4<1>;
v0000017c43a61880_0 .net "S", 0 0, L_0000017c43ec7700;  alias, 1 drivers
v0000017c43a61920_0 .net "a", 0 0, L_0000017c43ec75b0;  alias, 1 drivers
v0000017c43a619c0_0 .net "b", 0 0, L_0000017c43f0f070;  alias, 1 drivers
v0000017c43a61b00_0 .net "c", 0 0, L_0000017c43ec7770;  alias, 1 drivers
S_0000017c43aa0ce0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43a9c050;
 .timescale 0 0;
P_0000017c4324e480 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f388b0 .functor XOR 1, L_0000017c43cf5c28, L_0000017c43f0f930, C4<0>, C4<0>;
v0000017c43a63ae0_0 .net *"_ivl_1", 0 0, L_0000017c43f0f930;  1 drivers
S_0000017c43a9f890 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa0ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f38ed0 .functor OR 1, L_0000017c43f38d80, L_0000017c43f37ce0, C4<0>, C4<0>;
v0000017c43a63860_0 .net "S", 0 0, L_0000017c43f39170;  1 drivers
v0000017c43a62a00_0 .net "a", 0 0, L_0000017c43f0ee90;  1 drivers
v0000017c43a62780_0 .net "b", 0 0, L_0000017c43f0e170;  1 drivers
v0000017c43a62aa0_0 .net "c", 0 0, L_0000017c43f38ed0;  1 drivers
v0000017c43a64800_0 .net "carry_1", 0 0, L_0000017c43f38d80;  1 drivers
v0000017c43a62b40_0 .net "carry_2", 0 0, L_0000017c43f37ce0;  1 drivers
v0000017c43a62460_0 .net "cin", 0 0, L_0000017c43f0f9d0;  1 drivers
v0000017c43a632c0_0 .net "sum_1", 0 0, L_0000017c43f38920;  1 drivers
S_0000017c43a9fa20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38920 .functor XOR 1, L_0000017c43f0ee90, L_0000017c43f0e170, C4<0>, C4<0>;
L_0000017c43f38d80 .functor AND 1, L_0000017c43f0ee90, L_0000017c43f0e170, C4<1>, C4<1>;
v0000017c43a62dc0_0 .net "S", 0 0, L_0000017c43f38920;  alias, 1 drivers
v0000017c43a630e0_0 .net "a", 0 0, L_0000017c43f0ee90;  alias, 1 drivers
v0000017c43a637c0_0 .net "b", 0 0, L_0000017c43f0e170;  alias, 1 drivers
v0000017c43a64760_0 .net "c", 0 0, L_0000017c43f38d80;  alias, 1 drivers
S_0000017c43a9ea80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39170 .functor XOR 1, L_0000017c43f38920, L_0000017c43f0f9d0, C4<0>, C4<0>;
L_0000017c43f37ce0 .functor AND 1, L_0000017c43f38920, L_0000017c43f0f9d0, C4<1>, C4<1>;
v0000017c43a64080_0 .net "S", 0 0, L_0000017c43f39170;  alias, 1 drivers
v0000017c43a62c80_0 .net "a", 0 0, L_0000017c43f38920;  alias, 1 drivers
v0000017c43a634a0_0 .net "b", 0 0, L_0000017c43f0f9d0;  alias, 1 drivers
v0000017c43a623c0_0 .net "c", 0 0, L_0000017c43f37ce0;  alias, 1 drivers
S_0000017c43aa0e70 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43a9c050;
 .timescale 0 0;
P_0000017c4324e4c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f37c00 .functor XOR 1, L_0000017c43cf5c28, L_0000017c43f0e710, C4<0>, C4<0>;
v0000017c43a62280_0 .net *"_ivl_1", 0 0, L_0000017c43f0e710;  1 drivers
S_0000017c43a9d4a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f38760 .functor OR 1, L_0000017c43f39020, L_0000017c43f37a40, C4<0>, C4<0>;
v0000017c43a641c0_0 .net "S", 0 0, L_0000017c43f38140;  1 drivers
v0000017c43a63e00_0 .net "a", 0 0, L_0000017c43f0f250;  1 drivers
v0000017c43a648a0_0 .net "b", 0 0, L_0000017c43f0da90;  1 drivers
v0000017c43a63040_0 .net "c", 0 0, L_0000017c43f38760;  1 drivers
v0000017c43a62500_0 .net "carry_1", 0 0, L_0000017c43f39020;  1 drivers
v0000017c43a63540_0 .net "carry_2", 0 0, L_0000017c43f37a40;  1 drivers
v0000017c43a621e0_0 .net "cin", 0 0, L_0000017c43f0fa70;  1 drivers
v0000017c43a63180_0 .net "sum_1", 0 0, L_0000017c43f38c30;  1 drivers
S_0000017c43a9fbb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38c30 .functor XOR 1, L_0000017c43f0f250, L_0000017c43f0da90, C4<0>, C4<0>;
L_0000017c43f39020 .functor AND 1, L_0000017c43f0f250, L_0000017c43f0da90, C4<1>, C4<1>;
v0000017c43a62d20_0 .net "S", 0 0, L_0000017c43f38c30;  alias, 1 drivers
v0000017c43a62be0_0 .net "a", 0 0, L_0000017c43f0f250;  alias, 1 drivers
v0000017c43a62e60_0 .net "b", 0 0, L_0000017c43f0da90;  alias, 1 drivers
v0000017c43a62f00_0 .net "c", 0 0, L_0000017c43f39020;  alias, 1 drivers
S_0000017c43a9d950 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38140 .functor XOR 1, L_0000017c43f38c30, L_0000017c43f0fa70, C4<0>, C4<0>;
L_0000017c43f37a40 .functor AND 1, L_0000017c43f38c30, L_0000017c43f0fa70, C4<1>, C4<1>;
v0000017c43a63900_0 .net "S", 0 0, L_0000017c43f38140;  alias, 1 drivers
v0000017c43a64620_0 .net "a", 0 0, L_0000017c43f38c30;  alias, 1 drivers
v0000017c43a64300_0 .net "b", 0 0, L_0000017c43f0fa70;  alias, 1 drivers
v0000017c43a62fa0_0 .net "c", 0 0, L_0000017c43f37a40;  alias, 1 drivers
S_0000017c43a9fd40 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43a9c050;
 .timescale 0 0;
P_0000017c4324e980 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f38990 .functor XOR 1, L_0000017c43cf5c28, L_0000017c43f0e850, C4<0>, C4<0>;
v0000017c43a628c0_0 .net *"_ivl_1", 0 0, L_0000017c43f0e850;  1 drivers
S_0000017c43aa0060 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f39100 .functor OR 1, L_0000017c43f38ca0, L_0000017c43f37810, C4<0>, C4<0>;
v0000017c43a63720_0 .net "S", 0 0, L_0000017c43f38a70;  1 drivers
v0000017c43a64260_0 .net "a", 0 0, L_0000017c43f0f570;  1 drivers
v0000017c43a64580_0 .net "b", 0 0, L_0000017c43f0d950;  1 drivers
v0000017c43a62820_0 .net "c", 0 0, L_0000017c43f39100;  1 drivers
v0000017c43a626e0_0 .net "carry_1", 0 0, L_0000017c43f38ca0;  1 drivers
v0000017c43a644e0_0 .net "carry_2", 0 0, L_0000017c43f37810;  1 drivers
v0000017c43a639a0_0 .net "cin", 0 0, L_0000017c43f0f2f0;  1 drivers
v0000017c43a63a40_0 .net "sum_1", 0 0, L_0000017c43f37b90;  1 drivers
S_0000017c43a9b3d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa0060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f37b90 .functor XOR 1, L_0000017c43f0f570, L_0000017c43f0d950, C4<0>, C4<0>;
L_0000017c43f38ca0 .functor AND 1, L_0000017c43f0f570, L_0000017c43f0d950, C4<1>, C4<1>;
v0000017c43a63220_0 .net "S", 0 0, L_0000017c43f37b90;  alias, 1 drivers
v0000017c43a63360_0 .net "a", 0 0, L_0000017c43f0f570;  alias, 1 drivers
v0000017c43a62320_0 .net "b", 0 0, L_0000017c43f0d950;  alias, 1 drivers
v0000017c43a643a0_0 .net "c", 0 0, L_0000017c43f38ca0;  alias, 1 drivers
S_0000017c43a9ef30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa0060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38a70 .functor XOR 1, L_0000017c43f37b90, L_0000017c43f0f2f0, C4<0>, C4<0>;
L_0000017c43f37810 .functor AND 1, L_0000017c43f37b90, L_0000017c43f0f2f0, C4<1>, C4<1>;
v0000017c43a625a0_0 .net "S", 0 0, L_0000017c43f38a70;  alias, 1 drivers
v0000017c43a63680_0 .net "a", 0 0, L_0000017c43f37b90;  alias, 1 drivers
v0000017c43a64440_0 .net "b", 0 0, L_0000017c43f0f2f0;  alias, 1 drivers
v0000017c43a62640_0 .net "c", 0 0, L_0000017c43f37810;  alias, 1 drivers
S_0000017c43a9dae0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43a9c050;
 .timescale 0 0;
P_0000017c4324f080 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f38450 .functor XOR 1, L_0000017c43cf5c28, L_0000017c43f0e530, C4<0>, C4<0>;
v0000017c43a65a20_0 .net *"_ivl_1", 0 0, L_0000017c43f0e530;  1 drivers
S_0000017c43a9e440 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f392c0 .functor OR 1, L_0000017c43f38e60, L_0000017c43f37f10, C4<0>, C4<0>;
v0000017c43a66a60_0 .net "S", 0 0, L_0000017c43f386f0;  1 drivers
v0000017c43a655c0_0 .net "a", 0 0, L_0000017c43f0e8f0;  1 drivers
v0000017c43a669c0_0 .net "b", 0 0, L_0000017c43f0db30;  1 drivers
v0000017c43a65480_0 .net "c", 0 0, L_0000017c43f392c0;  1 drivers
v0000017c43a66b00_0 .net "carry_1", 0 0, L_0000017c43f38e60;  1 drivers
v0000017c43a64f80_0 .net "carry_2", 0 0, L_0000017c43f37f10;  1 drivers
v0000017c43a66ec0_0 .net "cin", 0 0, L_0000017c43f0fcf0;  1 drivers
v0000017c43a66100_0 .net "sum_1", 0 0, L_0000017c43f387d0;  1 drivers
S_0000017c43aa0380 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f387d0 .functor XOR 1, L_0000017c43f0e8f0, L_0000017c43f0db30, C4<0>, C4<0>;
L_0000017c43f38e60 .functor AND 1, L_0000017c43f0e8f0, L_0000017c43f0db30, C4<1>, C4<1>;
v0000017c43a63b80_0 .net "S", 0 0, L_0000017c43f387d0;  alias, 1 drivers
v0000017c43a63c20_0 .net "a", 0 0, L_0000017c43f0e8f0;  alias, 1 drivers
v0000017c43a63cc0_0 .net "b", 0 0, L_0000017c43f0db30;  alias, 1 drivers
v0000017c43a63d60_0 .net "c", 0 0, L_0000017c43f38e60;  alias, 1 drivers
S_0000017c43aa0830 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f386f0 .functor XOR 1, L_0000017c43f387d0, L_0000017c43f0fcf0, C4<0>, C4<0>;
L_0000017c43f37f10 .functor AND 1, L_0000017c43f387d0, L_0000017c43f0fcf0, C4<1>, C4<1>;
v0000017c43a63ea0_0 .net "S", 0 0, L_0000017c43f386f0;  alias, 1 drivers
v0000017c43a63f40_0 .net "a", 0 0, L_0000017c43f387d0;  alias, 1 drivers
v0000017c43a646c0_0 .net "b", 0 0, L_0000017c43f0fcf0;  alias, 1 drivers
v0000017c43a65f20_0 .net "c", 0 0, L_0000017c43f37f10;  alias, 1 drivers
S_0000017c43a9c500 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e8c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf5c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f385a0 .functor BUFZ 1, L_0000017c43cf5c70, C4<0>, C4<0>, C4<0>;
v0000017c43a691c0_0 .net "S", 4 0, L_0000017c43f0ddb0;  alias, 1 drivers
v0000017c43a68680_0 .net *"_ivl_0", 0 0, L_0000017c43f39090;  1 drivers
v0000017c43a67140_0 .net *"_ivl_10", 0 0, L_0000017c43f38d10;  1 drivers
v0000017c43a682c0_0 .net *"_ivl_20", 0 0, L_0000017c43f391e0;  1 drivers
v0000017c43a67780_0 .net *"_ivl_30", 0 0, L_0000017c43f37e30;  1 drivers
v0000017c43a68c20_0 .net *"_ivl_40", 0 0, L_0000017c43f37f80;  1 drivers
v0000017c43a694e0_0 .net *"_ivl_56", 0 0, L_0000017c43f385a0;  1 drivers
v0000017c43a68360_0 .net "a", 4 0, L_0000017c43f0eb70;  alias, 1 drivers
v0000017c43a698a0_0 .net "b", 4 0, o0000017c43adf848;  alias, 0 drivers
v0000017c43a68400_0 .net "b1", 4 0, L_0000017c43f0dc70;  1 drivers
v0000017c43a678c0_0 .net "c", 0 0, L_0000017c43f0df90;  alias, 1 drivers
v0000017c43a68900_0 .net "cin", 0 0, L_0000017c43cf5c70;  1 drivers
v0000017c43a68cc0_0 .net "co", 5 0, L_0000017c43f0f750;  1 drivers
L_0000017c43f0fb10 .part o0000017c43adf848, 0, 1;
L_0000017c43f0fed0 .part L_0000017c43f0eb70, 0, 1;
L_0000017c43f0e030 .part L_0000017c43f0dc70, 0, 1;
L_0000017c43f0f430 .part L_0000017c43f0f750, 0, 1;
L_0000017c43f0fbb0 .part o0000017c43adf848, 1, 1;
L_0000017c43f0f390 .part L_0000017c43f0eb70, 1, 1;
L_0000017c43f0dbd0 .part L_0000017c43f0dc70, 1, 1;
L_0000017c43f0e210 .part L_0000017c43f0f750, 1, 1;
L_0000017c43f0fd90 .part o0000017c43adf848, 2, 1;
L_0000017c43f0f4d0 .part L_0000017c43f0eb70, 2, 1;
L_0000017c43f0e670 .part L_0000017c43f0dc70, 2, 1;
L_0000017c43f0f610 .part L_0000017c43f0f750, 2, 1;
L_0000017c43f0ff70 .part o0000017c43adf848, 3, 1;
L_0000017c43f0e2b0 .part L_0000017c43f0eb70, 3, 1;
L_0000017c43f100b0 .part L_0000017c43f0dc70, 3, 1;
L_0000017c43f0e990 .part L_0000017c43f0f750, 3, 1;
LS_0000017c43f0dc70_0_0 .concat8 [ 1 1 1 1], L_0000017c43f39090, L_0000017c43f38d10, L_0000017c43f391e0, L_0000017c43f37e30;
LS_0000017c43f0dc70_0_4 .concat8 [ 1 0 0 0], L_0000017c43f37f80;
L_0000017c43f0dc70 .concat8 [ 4 1 0 0], LS_0000017c43f0dc70_0_0, LS_0000017c43f0dc70_0_4;
L_0000017c43f0e350 .part o0000017c43adf848, 4, 1;
L_0000017c43f0ea30 .part L_0000017c43f0eb70, 4, 1;
L_0000017c43f0e3f0 .part L_0000017c43f0dc70, 4, 1;
L_0000017c43f0dd10 .part L_0000017c43f0f750, 4, 1;
LS_0000017c43f0ddb0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f381b0, L_0000017c43f37dc0, L_0000017c43f38fb0, L_0000017c43f37ea0;
LS_0000017c43f0ddb0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f377a0;
L_0000017c43f0ddb0 .concat8 [ 4 1 0 0], LS_0000017c43f0ddb0_0_0, LS_0000017c43f0ddb0_0_4;
LS_0000017c43f0f750_0_0 .concat8 [ 1 1 1 1], L_0000017c43f385a0, L_0000017c43f37730, L_0000017c43f37ab0, L_0000017c43f38ae0;
LS_0000017c43f0f750_0_4 .concat8 [ 1 1 0 0], L_0000017c43f38b50, L_0000017c43f384c0;
L_0000017c43f0f750 .concat8 [ 4 2 0 0], LS_0000017c43f0f750_0_0, LS_0000017c43f0f750_0_4;
L_0000017c43f0df90 .part L_0000017c43f0f750, 5, 1;
S_0000017c43aa1000 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43a9c500;
 .timescale 0 0;
P_0000017c4324f140 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f39090 .functor XOR 1, L_0000017c43cf5c70, L_0000017c43f0fb10, C4<0>, C4<0>;
v0000017c43a64ee0_0 .net *"_ivl_1", 0 0, L_0000017c43f0fb10;  1 drivers
S_0000017c43a9b0b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa1000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f37730 .functor OR 1, L_0000017c43f378f0, L_0000017c43f38bc0, C4<0>, C4<0>;
v0000017c43a66380_0 .net "S", 0 0, L_0000017c43f381b0;  1 drivers
v0000017c43a64940_0 .net "a", 0 0, L_0000017c43f0fed0;  1 drivers
v0000017c43a65200_0 .net "b", 0 0, L_0000017c43f0e030;  1 drivers
v0000017c43a664c0_0 .net "c", 0 0, L_0000017c43f37730;  1 drivers
v0000017c43a66920_0 .net "carry_1", 0 0, L_0000017c43f378f0;  1 drivers
v0000017c43a65020_0 .net "carry_2", 0 0, L_0000017c43f38bc0;  1 drivers
v0000017c43a66c40_0 .net "cin", 0 0, L_0000017c43f0f430;  1 drivers
v0000017c43a64da0_0 .net "sum_1", 0 0, L_0000017c43f383e0;  1 drivers
S_0000017c43a9e5d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f383e0 .functor XOR 1, L_0000017c43f0fed0, L_0000017c43f0e030, C4<0>, C4<0>;
L_0000017c43f378f0 .functor AND 1, L_0000017c43f0fed0, L_0000017c43f0e030, C4<1>, C4<1>;
v0000017c43a66880_0 .net "S", 0 0, L_0000017c43f383e0;  alias, 1 drivers
v0000017c43a66420_0 .net "a", 0 0, L_0000017c43f0fed0;  alias, 1 drivers
v0000017c43a66ba0_0 .net "b", 0 0, L_0000017c43f0e030;  alias, 1 drivers
v0000017c43a65160_0 .net "c", 0 0, L_0000017c43f378f0;  alias, 1 drivers
S_0000017c43a9e2b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f381b0 .functor XOR 1, L_0000017c43f383e0, L_0000017c43f0f430, C4<0>, C4<0>;
L_0000017c43f38bc0 .functor AND 1, L_0000017c43f383e0, L_0000017c43f0f430, C4<1>, C4<1>;
v0000017c43a66f60_0 .net "S", 0 0, L_0000017c43f381b0;  alias, 1 drivers
v0000017c43a64d00_0 .net "a", 0 0, L_0000017c43f383e0;  alias, 1 drivers
v0000017c43a66240_0 .net "b", 0 0, L_0000017c43f0f430;  alias, 1 drivers
v0000017c43a66060_0 .net "c", 0 0, L_0000017c43f38bc0;  alias, 1 drivers
S_0000017c43a9b240 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43a9c500;
 .timescale 0 0;
P_0000017c4324e780 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f38d10 .functor XOR 1, L_0000017c43cf5c70, L_0000017c43f0fbb0, C4<0>, C4<0>;
v0000017c43a65840_0 .net *"_ivl_1", 0 0, L_0000017c43f0fbb0;  1 drivers
S_0000017c43a9de00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f37ab0 .functor OR 1, L_0000017c43f37c70, L_0000017c43f38840, C4<0>, C4<0>;
v0000017c43a64bc0_0 .net "S", 0 0, L_0000017c43f37dc0;  1 drivers
v0000017c43a65b60_0 .net "a", 0 0, L_0000017c43f0f390;  1 drivers
v0000017c43a66560_0 .net "b", 0 0, L_0000017c43f0dbd0;  1 drivers
v0000017c43a66d80_0 .net "c", 0 0, L_0000017c43f37ab0;  1 drivers
v0000017c43a65e80_0 .net "carry_1", 0 0, L_0000017c43f37c70;  1 drivers
v0000017c43a65340_0 .net "carry_2", 0 0, L_0000017c43f38840;  1 drivers
v0000017c43a653e0_0 .net "cin", 0 0, L_0000017c43f0e210;  1 drivers
v0000017c43a657a0_0 .net "sum_1", 0 0, L_0000017c43f380d0;  1 drivers
S_0000017c43a9df90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f380d0 .functor XOR 1, L_0000017c43f0f390, L_0000017c43f0dbd0, C4<0>, C4<0>;
L_0000017c43f37c70 .functor AND 1, L_0000017c43f0f390, L_0000017c43f0dbd0, C4<1>, C4<1>;
v0000017c43a65980_0 .net "S", 0 0, L_0000017c43f380d0;  alias, 1 drivers
v0000017c43a65fc0_0 .net "a", 0 0, L_0000017c43f0f390;  alias, 1 drivers
v0000017c43a65700_0 .net "b", 0 0, L_0000017c43f0dbd0;  alias, 1 drivers
v0000017c43a64a80_0 .net "c", 0 0, L_0000017c43f37c70;  alias, 1 drivers
S_0000017c43a9b560 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f37dc0 .functor XOR 1, L_0000017c43f380d0, L_0000017c43f0e210, C4<0>, C4<0>;
L_0000017c43f38840 .functor AND 1, L_0000017c43f380d0, L_0000017c43f0e210, C4<1>, C4<1>;
v0000017c43a64b20_0 .net "S", 0 0, L_0000017c43f37dc0;  alias, 1 drivers
v0000017c43a67000_0 .net "a", 0 0, L_0000017c43f380d0;  alias, 1 drivers
v0000017c43a65ac0_0 .net "b", 0 0, L_0000017c43f0e210;  alias, 1 drivers
v0000017c43a649e0_0 .net "c", 0 0, L_0000017c43f38840;  alias, 1 drivers
S_0000017c43a9e120 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43a9c500;
 .timescale 0 0;
P_0000017c4324ee40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f391e0 .functor XOR 1, L_0000017c43cf5c70, L_0000017c43f0fd90, C4<0>, C4<0>;
v0000017c43a69580_0 .net *"_ivl_1", 0 0, L_0000017c43f0fd90;  1 drivers
S_0000017c43a9e760 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f38ae0 .functor OR 1, L_0000017c43f38f40, L_0000017c43f38df0, C4<0>, C4<0>;
v0000017c43a68ae0_0 .net "S", 0 0, L_0000017c43f38fb0;  1 drivers
v0000017c43a67c80_0 .net "a", 0 0, L_0000017c43f0f4d0;  1 drivers
v0000017c43a68220_0 .net "b", 0 0, L_0000017c43f0e670;  1 drivers
v0000017c43a69260_0 .net "c", 0 0, L_0000017c43f38ae0;  1 drivers
v0000017c43a676e0_0 .net "carry_1", 0 0, L_0000017c43f38f40;  1 drivers
v0000017c43a69080_0 .net "carry_2", 0 0, L_0000017c43f38df0;  1 drivers
v0000017c43a684a0_0 .net "cin", 0 0, L_0000017c43f0f610;  1 drivers
v0000017c43a68a40_0 .net "sum_1", 0 0, L_0000017c43f37b20;  1 drivers
S_0000017c43a9b6f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f37b20 .functor XOR 1, L_0000017c43f0f4d0, L_0000017c43f0e670, C4<0>, C4<0>;
L_0000017c43f38f40 .functor AND 1, L_0000017c43f0f4d0, L_0000017c43f0e670, C4<1>, C4<1>;
v0000017c43a667e0_0 .net "S", 0 0, L_0000017c43f37b20;  alias, 1 drivers
v0000017c43a66e20_0 .net "a", 0 0, L_0000017c43f0f4d0;  alias, 1 drivers
v0000017c43a66ce0_0 .net "b", 0 0, L_0000017c43f0e670;  alias, 1 drivers
v0000017c43a658e0_0 .net "c", 0 0, L_0000017c43f38f40;  alias, 1 drivers
S_0000017c43a9b880 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9e760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38fb0 .functor XOR 1, L_0000017c43f37b20, L_0000017c43f0f610, C4<0>, C4<0>;
L_0000017c43f38df0 .functor AND 1, L_0000017c43f37b20, L_0000017c43f0f610, C4<1>, C4<1>;
v0000017c43a65c00_0 .net "S", 0 0, L_0000017c43f38fb0;  alias, 1 drivers
v0000017c43a64c60_0 .net "a", 0 0, L_0000017c43f37b20;  alias, 1 drivers
v0000017c43a65ca0_0 .net "b", 0 0, L_0000017c43f0f610;  alias, 1 drivers
v0000017c43a68540_0 .net "c", 0 0, L_0000017c43f38df0;  alias, 1 drivers
S_0000017c43a9ba10 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43a9c500;
 .timescale 0 0;
P_0000017c4324e500 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f37e30 .functor XOR 1, L_0000017c43cf5c70, L_0000017c43f0ff70, C4<0>, C4<0>;
v0000017c43a67460_0 .net *"_ivl_1", 0 0, L_0000017c43f0ff70;  1 drivers
S_0000017c43a9bba0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f38b50 .functor OR 1, L_0000017c43f379d0, L_0000017c43f39250, C4<0>, C4<0>;
v0000017c43a68e00_0 .net "S", 0 0, L_0000017c43f37ea0;  1 drivers
v0000017c43a69800_0 .net "a", 0 0, L_0000017c43f0e2b0;  1 drivers
v0000017c43a67b40_0 .net "b", 0 0, L_0000017c43f100b0;  1 drivers
v0000017c43a68860_0 .net "c", 0 0, L_0000017c43f38b50;  1 drivers
v0000017c43a685e0_0 .net "carry_1", 0 0, L_0000017c43f379d0;  1 drivers
v0000017c43a67a00_0 .net "carry_2", 0 0, L_0000017c43f39250;  1 drivers
v0000017c43a680e0_0 .net "cin", 0 0, L_0000017c43f0e990;  1 drivers
v0000017c43a68b80_0 .net "sum_1", 0 0, L_0000017c43f38530;  1 drivers
S_0000017c43a9c820 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43a9bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38530 .functor XOR 1, L_0000017c43f0e2b0, L_0000017c43f100b0, C4<0>, C4<0>;
L_0000017c43f379d0 .functor AND 1, L_0000017c43f0e2b0, L_0000017c43f100b0, C4<1>, C4<1>;
v0000017c43a67f00_0 .net "S", 0 0, L_0000017c43f38530;  alias, 1 drivers
v0000017c43a69440_0 .net "a", 0 0, L_0000017c43f0e2b0;  alias, 1 drivers
v0000017c43a67e60_0 .net "b", 0 0, L_0000017c43f100b0;  alias, 1 drivers
v0000017c43a67dc0_0 .net "c", 0 0, L_0000017c43f379d0;  alias, 1 drivers
S_0000017c43a9bd30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43a9bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f37ea0 .functor XOR 1, L_0000017c43f38530, L_0000017c43f0e990, C4<0>, C4<0>;
L_0000017c43f39250 .functor AND 1, L_0000017c43f38530, L_0000017c43f0e990, C4<1>, C4<1>;
v0000017c43a69620_0 .net "S", 0 0, L_0000017c43f37ea0;  alias, 1 drivers
v0000017c43a69300_0 .net "a", 0 0, L_0000017c43f38530;  alias, 1 drivers
v0000017c43a67960_0 .net "b", 0 0, L_0000017c43f0e990;  alias, 1 drivers
v0000017c43a67fa0_0 .net "c", 0 0, L_0000017c43f39250;  alias, 1 drivers
S_0000017c43a9c9b0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43a9c500;
 .timescale 0 0;
P_0000017c4324f0c0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f37f80 .functor XOR 1, L_0000017c43cf5c70, L_0000017c43f0e350, C4<0>, C4<0>;
v0000017c43a68040_0 .net *"_ivl_1", 0 0, L_0000017c43f0e350;  1 drivers
S_0000017c43aa5b00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43a9c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f384c0 .functor OR 1, L_0000017c43f37ff0, L_0000017c43f37880, C4<0>, C4<0>;
v0000017c43a67820_0 .net "S", 0 0, L_0000017c43f377a0;  1 drivers
v0000017c43a69760_0 .net "a", 0 0, L_0000017c43f0ea30;  1 drivers
v0000017c43a67640_0 .net "b", 0 0, L_0000017c43f0e3f0;  1 drivers
v0000017c43a689a0_0 .net "c", 0 0, L_0000017c43f384c0;  1 drivers
v0000017c43a68720_0 .net "carry_1", 0 0, L_0000017c43f37ff0;  1 drivers
v0000017c43a67be0_0 .net "carry_2", 0 0, L_0000017c43f37880;  1 drivers
v0000017c43a68d60_0 .net "cin", 0 0, L_0000017c43f0dd10;  1 drivers
v0000017c43a68f40_0 .net "sum_1", 0 0, L_0000017c43f38220;  1 drivers
S_0000017c43aa3580 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa5b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38220 .functor XOR 1, L_0000017c43f0ea30, L_0000017c43f0e3f0, C4<0>, C4<0>;
L_0000017c43f37ff0 .functor AND 1, L_0000017c43f0ea30, L_0000017c43f0e3f0, C4<1>, C4<1>;
v0000017c43a69120_0 .net "S", 0 0, L_0000017c43f38220;  alias, 1 drivers
v0000017c43a67500_0 .net "a", 0 0, L_0000017c43f0ea30;  alias, 1 drivers
v0000017c43a693a0_0 .net "b", 0 0, L_0000017c43f0e3f0;  alias, 1 drivers
v0000017c43a687c0_0 .net "c", 0 0, L_0000017c43f37ff0;  alias, 1 drivers
S_0000017c43aa46b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa5b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f377a0 .functor XOR 1, L_0000017c43f38220, L_0000017c43f0dd10, C4<0>, C4<0>;
L_0000017c43f37880 .functor AND 1, L_0000017c43f38220, L_0000017c43f0dd10, C4<1>, C4<1>;
v0000017c43a67d20_0 .net "S", 0 0, L_0000017c43f377a0;  alias, 1 drivers
v0000017c43a696c0_0 .net "a", 0 0, L_0000017c43f38220;  alias, 1 drivers
v0000017c43a68180_0 .net "b", 0 0, L_0000017c43f0dd10;  alias, 1 drivers
v0000017c43a675a0_0 .net "c", 0 0, L_0000017c43f37880;  alias, 1 drivers
S_0000017c43aa6460 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ec7620 .functor AND 1, L_0000017c43f0c910, L_0000017c43f0d450, C4<1>, C4<1>;
v0000017c43a68ea0_0 .net "X", 0 0, L_0000017c43f0c910;  alias, 1 drivers
v0000017c43a68fe0_0 .net "Y", 0 0, L_0000017c43f0d450;  alias, 1 drivers
v0000017c43a671e0_0 .net "Z", 2 0, L_0000017c43f0c9b0;  alias, 1 drivers
L_0000017c43cf58c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a67280_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf58c8;  1 drivers
L_0000017c43cf5910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a67320_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf5910;  1 drivers
v0000017c43a67aa0_0 .net *"_ivl_9", 0 0, L_0000017c43ec7620;  1 drivers
L_0000017c43f0c9b0 .concat8 [ 1 1 1 0], L_0000017c43ec7620, L_0000017c43cf5910, L_0000017c43cf58c8;
S_0000017c43aa25e0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ec7c40 .functor AND 1, L_0000017c43f0d4f0, L_0000017c43f0d1d0, C4<1>, C4<1>;
v0000017c43a673c0_0 .net "X", 0 0, L_0000017c43f0d4f0;  alias, 1 drivers
v0000017c43a69d00_0 .net "Y", 0 0, L_0000017c43f0d1d0;  alias, 1 drivers
v0000017c43a6bba0_0 .net "Z", 2 0, L_0000017c43f0b5b0;  alias, 1 drivers
L_0000017c43cf5958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a6a3e0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf5958;  1 drivers
L_0000017c43cf59a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a6b7e0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf59a0;  1 drivers
v0000017c43a6b600_0 .net *"_ivl_9", 0 0, L_0000017c43ec7c40;  1 drivers
L_0000017c43f0b5b0 .concat8 [ 1 1 1 0], L_0000017c43ec7c40, L_0000017c43cf59a0, L_0000017c43cf5958;
S_0000017c43aa51a0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43ec6d60 .functor AND 1, o0000017c43adfc68, o0000017c43adfc98, C4<1>, C4<1>;
v0000017c43a6a160_0 .net "X", 0 0, o0000017c43adfc68;  alias, 0 drivers
v0000017c43a6bb00_0 .net "Y", 0 0, o0000017c43adfc98;  alias, 0 drivers
v0000017c43a69940_0 .net "Z", 2 0, L_0000017c43f0b8d0;  alias, 1 drivers
L_0000017c43cf59e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a6a520_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf59e8;  1 drivers
L_0000017c43cf5a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a69da0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf5a30;  1 drivers
v0000017c43a6b2e0_0 .net *"_ivl_9", 0 0, L_0000017c43ec6d60;  1 drivers
L_0000017c43f0b8d0 .concat8 [ 1 1 1 0], L_0000017c43ec6d60, L_0000017c43cf5a30, L_0000017c43cf59e8;
S_0000017c43aa6140 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a77690 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a776c8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a77700 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43a6bec0_0 .net *"_ivl_0", 4 0, L_0000017c43f0cf50;  1 drivers
L_0000017c43cf5b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a6b880_0 .net *"_ivl_3", 1 0, L_0000017c43cf5b08;  1 drivers
v0000017c43a6b4c0_0 .net *"_ivl_6", 2 0, L_0000017c43f0ceb0;  1 drivers
L_0000017c43cf5b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a6b740_0 .net *"_ivl_8", 1 0, L_0000017c43cf5b50;  1 drivers
v0000017c43a6a980_0 .net "a", 2 0, L_0000017c43f0c9b0;  alias, 1 drivers
v0000017c43a6a480_0 .net "a_out", 4 0, L_0000017c43f0bfb0;  alias, 1 drivers
L_0000017c43f0cf50 .concat [ 3 2 0 0], L_0000017c43f0c9b0, L_0000017c43cf5b08;
L_0000017c43f0ceb0 .part L_0000017c43f0cf50, 0, 3;
L_0000017c43f0bfb0 .concat [ 2 3 0 0], L_0000017c43cf5b50, L_0000017c43f0ceb0;
S_0000017c43aa6780 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a77480 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a774b8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a774f0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43a6b060_0 .net *"_ivl_0", 4 0, L_0000017c43f0c050;  1 drivers
L_0000017c43cf5b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43a6a0c0_0 .net *"_ivl_3", 1 0, L_0000017c43cf5b98;  1 drivers
v0000017c43a69e40_0 .net *"_ivl_6", 3 0, L_0000017c43f0c0f0;  1 drivers
L_0000017c43cf5be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43a6a2a0_0 .net *"_ivl_8", 0 0, L_0000017c43cf5be0;  1 drivers
v0000017c43a6c000_0 .net "a", 2 0, L_0000017c43f0ce10;  alias, 1 drivers
v0000017c43a6a200_0 .net "a_out", 4 0, L_0000017c43f0c230;  alias, 1 drivers
L_0000017c43f0c050 .concat [ 3 2 0 0], L_0000017c43f0ce10, L_0000017c43cf5b98;
L_0000017c43f0c0f0 .part L_0000017c43f0c050, 0, 4;
L_0000017c43f0c230 .concat [ 1 4 0 0], L_0000017c43cf5be0, L_0000017c43f0c0f0;
S_0000017c43aa3260 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43aa0510;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324f180 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf5ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43ec74d0 .functor BUFZ 1, L_0000017c43cf5ac0, C4<0>, C4<0>, C4<0>;
v0000017c43a6e6c0_0 .net "S", 2 0, L_0000017c43f0ce10;  alias, 1 drivers
v0000017c43a6e080_0 .net *"_ivl_0", 0 0, L_0000017c43ec6cf0;  1 drivers
v0000017c43a6da40_0 .net *"_ivl_10", 0 0, L_0000017c43ec7150;  1 drivers
v0000017c43a6e300_0 .net *"_ivl_20", 0 0, L_0000017c43ec6f20;  1 drivers
v0000017c43a6caa0_0 .net *"_ivl_36", 0 0, L_0000017c43ec74d0;  1 drivers
v0000017c43a6e1c0_0 .net "a", 2 0, L_0000017c43f0b8d0;  alias, 1 drivers
v0000017c43a6cdc0_0 .net "b", 2 0, L_0000017c43f0b1f0;  alias, 1 drivers
v0000017c43a6cb40_0 .net "b1", 2 0, L_0000017c43f0c870;  1 drivers
v0000017c43a6e800_0 .net "c", 0 0, L_0000017c43f0bf10;  alias, 1 drivers
v0000017c43a6d900_0 .net "cin", 0 0, L_0000017c43cf5ac0;  1 drivers
v0000017c43a6c640_0 .net "co", 3 0, L_0000017c43f0d270;  1 drivers
L_0000017c43f0ba10 .part L_0000017c43f0b1f0, 0, 1;
L_0000017c43f0cc30 .part L_0000017c43f0b8d0, 0, 1;
L_0000017c43f0ccd0 .part L_0000017c43f0c870, 0, 1;
L_0000017c43f0c7d0 .part L_0000017c43f0d270, 0, 1;
L_0000017c43f0d8b0 .part L_0000017c43f0b1f0, 1, 1;
L_0000017c43f0d590 .part L_0000017c43f0b8d0, 1, 1;
L_0000017c43f0c370 .part L_0000017c43f0c870, 1, 1;
L_0000017c43f0d3b0 .part L_0000017c43f0d270, 1, 1;
L_0000017c43f0c870 .concat8 [ 1 1 1 0], L_0000017c43ec6cf0, L_0000017c43ec7150, L_0000017c43ec6f20;
L_0000017c43f0d6d0 .part L_0000017c43f0b1f0, 2, 1;
L_0000017c43f0bab0 .part L_0000017c43f0b8d0, 2, 1;
L_0000017c43f0bc90 .part L_0000017c43f0c870, 2, 1;
L_0000017c43f0bdd0 .part L_0000017c43f0d270, 2, 1;
L_0000017c43f0ce10 .concat8 [ 1 1 1 0], L_0000017c43ec7a80, L_0000017c43ec6c80, L_0000017c43ec7460;
L_0000017c43f0d270 .concat8 [ 1 1 1 1], L_0000017c43ec74d0, L_0000017c43ec78c0, L_0000017c43ec72a0, L_0000017c43ec73f0;
L_0000017c43f0bf10 .part L_0000017c43f0d270, 3, 1;
S_0000017c43aa33f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aa3260;
 .timescale 0 0;
P_0000017c4324e9c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43ec6cf0 .functor XOR 1, L_0000017c43cf5ac0, L_0000017c43f0ba10, C4<0>, C4<0>;
v0000017c43a6bc40_0 .net *"_ivl_1", 0 0, L_0000017c43f0ba10;  1 drivers
S_0000017c43aa54c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec78c0 .functor OR 1, L_0000017c43ec6970, L_0000017c43ec6e40, C4<0>, C4<0>;
v0000017c43a6b6a0_0 .net "S", 0 0, L_0000017c43ec7a80;  1 drivers
v0000017c43a6a700_0 .net "a", 0 0, L_0000017c43f0cc30;  1 drivers
v0000017c43a6a840_0 .net "b", 0 0, L_0000017c43f0ccd0;  1 drivers
v0000017c43a6b920_0 .net "c", 0 0, L_0000017c43ec78c0;  1 drivers
v0000017c43a6b560_0 .net "carry_1", 0 0, L_0000017c43ec6970;  1 drivers
v0000017c43a6a8e0_0 .net "carry_2", 0 0, L_0000017c43ec6e40;  1 drivers
v0000017c43a6aa20_0 .net "cin", 0 0, L_0000017c43f0c7d0;  1 drivers
v0000017c43a6aac0_0 .net "sum_1", 0 0, L_0000017c43ec70e0;  1 drivers
S_0000017c43aa1af0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa54c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec70e0 .functor XOR 1, L_0000017c43f0cc30, L_0000017c43f0ccd0, C4<0>, C4<0>;
L_0000017c43ec6970 .functor AND 1, L_0000017c43f0cc30, L_0000017c43f0ccd0, C4<1>, C4<1>;
v0000017c43a6a340_0 .net "S", 0 0, L_0000017c43ec70e0;  alias, 1 drivers
v0000017c43a6a7a0_0 .net "a", 0 0, L_0000017c43f0cc30;  alias, 1 drivers
v0000017c43a6ad40_0 .net "b", 0 0, L_0000017c43f0ccd0;  alias, 1 drivers
v0000017c43a6ade0_0 .net "c", 0 0, L_0000017c43ec6970;  alias, 1 drivers
S_0000017c43aa2db0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa54c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7a80 .functor XOR 1, L_0000017c43ec70e0, L_0000017c43f0c7d0, C4<0>, C4<0>;
L_0000017c43ec6e40 .functor AND 1, L_0000017c43ec70e0, L_0000017c43f0c7d0, C4<1>, C4<1>;
v0000017c43a6ae80_0 .net "S", 0 0, L_0000017c43ec7a80;  alias, 1 drivers
v0000017c43a6a5c0_0 .net "a", 0 0, L_0000017c43ec70e0;  alias, 1 drivers
v0000017c43a69bc0_0 .net "b", 0 0, L_0000017c43f0c7d0;  alias, 1 drivers
v0000017c43a6a660_0 .net "c", 0 0, L_0000017c43ec6e40;  alias, 1 drivers
S_0000017c43aa4cf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aa3260;
 .timescale 0 0;
P_0000017c4324f1c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43ec7150 .functor XOR 1, L_0000017c43cf5ac0, L_0000017c43f0d8b0, C4<0>, C4<0>;
v0000017c43a6be20_0 .net *"_ivl_1", 0 0, L_0000017c43f0d8b0;  1 drivers
S_0000017c43aa7720 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa4cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec72a0 .functor OR 1, L_0000017c43ec7230, L_0000017c43ec6eb0, C4<0>, C4<0>;
v0000017c43a6ba60_0 .net "S", 0 0, L_0000017c43ec6c80;  1 drivers
v0000017c43a6b420_0 .net "a", 0 0, L_0000017c43f0d590;  1 drivers
v0000017c43a6bd80_0 .net "b", 0 0, L_0000017c43f0c370;  1 drivers
v0000017c43a6aca0_0 .net "c", 0 0, L_0000017c43ec72a0;  1 drivers
v0000017c43a69f80_0 .net "carry_1", 0 0, L_0000017c43ec7230;  1 drivers
v0000017c43a6af20_0 .net "carry_2", 0 0, L_0000017c43ec6eb0;  1 drivers
v0000017c43a6b100_0 .net "cin", 0 0, L_0000017c43f0d3b0;  1 drivers
v0000017c43a6a020_0 .net "sum_1", 0 0, L_0000017c43ec69e0;  1 drivers
S_0000017c43aa6910 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa7720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec69e0 .functor XOR 1, L_0000017c43f0d590, L_0000017c43f0c370, C4<0>, C4<0>;
L_0000017c43ec7230 .functor AND 1, L_0000017c43f0d590, L_0000017c43f0c370, C4<1>, C4<1>;
v0000017c43a6ab60_0 .net "S", 0 0, L_0000017c43ec69e0;  alias, 1 drivers
v0000017c43a6ac00_0 .net "a", 0 0, L_0000017c43f0d590;  alias, 1 drivers
v0000017c43a6b9c0_0 .net "b", 0 0, L_0000017c43f0c370;  alias, 1 drivers
v0000017c43a69a80_0 .net "c", 0 0, L_0000017c43ec7230;  alias, 1 drivers
S_0000017c43aa6aa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa7720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6c80 .functor XOR 1, L_0000017c43ec69e0, L_0000017c43f0d3b0, C4<0>, C4<0>;
L_0000017c43ec6eb0 .functor AND 1, L_0000017c43ec69e0, L_0000017c43f0d3b0, C4<1>, C4<1>;
v0000017c43a69ee0_0 .net "S", 0 0, L_0000017c43ec6c80;  alias, 1 drivers
v0000017c43a6bce0_0 .net "a", 0 0, L_0000017c43ec69e0;  alias, 1 drivers
v0000017c43a6afc0_0 .net "b", 0 0, L_0000017c43f0d3b0;  alias, 1 drivers
v0000017c43a6b240_0 .net "c", 0 0, L_0000017c43ec6eb0;  alias, 1 drivers
S_0000017c43aa4e80 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aa3260;
 .timescale 0 0;
P_0000017c4324eec0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43ec6f20 .functor XOR 1, L_0000017c43cf5ac0, L_0000017c43f0d6d0, C4<0>, C4<0>;
v0000017c43a6d220_0 .net *"_ivl_1", 0 0, L_0000017c43f0d6d0;  1 drivers
S_0000017c43aa65f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43ec73f0 .functor OR 1, L_0000017c43ec7310, L_0000017c43ec7930, C4<0>, C4<0>;
v0000017c43a6d180_0 .net "S", 0 0, L_0000017c43ec7460;  1 drivers
v0000017c43a6d860_0 .net "a", 0 0, L_0000017c43f0bab0;  1 drivers
v0000017c43a6cc80_0 .net "b", 0 0, L_0000017c43f0bc90;  1 drivers
v0000017c43a6c280_0 .net "c", 0 0, L_0000017c43ec73f0;  1 drivers
v0000017c43a6e120_0 .net "carry_1", 0 0, L_0000017c43ec7310;  1 drivers
v0000017c43a6e260_0 .net "carry_2", 0 0, L_0000017c43ec7930;  1 drivers
v0000017c43a6df40_0 .net "cin", 0 0, L_0000017c43f0bdd0;  1 drivers
v0000017c43a6c320_0 .net "sum_1", 0 0, L_0000017c43ec6f90;  1 drivers
S_0000017c43aa2770 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa65f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec6f90 .functor XOR 1, L_0000017c43f0bab0, L_0000017c43f0bc90, C4<0>, C4<0>;
L_0000017c43ec7310 .functor AND 1, L_0000017c43f0bab0, L_0000017c43f0bc90, C4<1>, C4<1>;
v0000017c43a6bf60_0 .net "S", 0 0, L_0000017c43ec6f90;  alias, 1 drivers
v0000017c43a6b1a0_0 .net "a", 0 0, L_0000017c43f0bab0;  alias, 1 drivers
v0000017c43a6c0a0_0 .net "b", 0 0, L_0000017c43f0bc90;  alias, 1 drivers
v0000017c43a699e0_0 .net "c", 0 0, L_0000017c43ec7310;  alias, 1 drivers
S_0000017c43aa6c30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa65f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43ec7460 .functor XOR 1, L_0000017c43ec6f90, L_0000017c43f0bdd0, C4<0>, C4<0>;
L_0000017c43ec7930 .functor AND 1, L_0000017c43ec6f90, L_0000017c43f0bdd0, C4<1>, C4<1>;
v0000017c43a6b380_0 .net "S", 0 0, L_0000017c43ec7460;  alias, 1 drivers
v0000017c43a69b20_0 .net "a", 0 0, L_0000017c43ec6f90;  alias, 1 drivers
v0000017c43a69c60_0 .net "b", 0 0, L_0000017c43f0bdd0;  alias, 1 drivers
v0000017c43a6d7c0_0 .net "c", 0 0, L_0000017c43ec7930;  alias, 1 drivers
S_0000017c43aa4520 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43b40b30_0 .net "F1", 4 0, L_0000017c43f10b50;  1 drivers
v0000017c43b43830_0 .net "F2", 4 0, L_0000017c43f121d0;  1 drivers
o0000017c43ae58a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43b43dd0_0 .net "F3", 4 0, o0000017c43ae58a8;  0 drivers
v0000017c43b45450_0 .net "X", 2 0, L_0000017c43f0aed0;  alias, 1 drivers
v0000017c43b44a50_0 .net "Xl", 0 0, L_0000017c43f0f890;  1 drivers
o0000017c43ae5cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43b43150_0 .net "Xm", 0 0, o0000017c43ae5cc8;  0 drivers
v0000017c43b45130_0 .net "Xm1", 0 0, L_0000017c43f38300;  1 drivers
v0000017c43b44190_0 .net "Xms", 2 0, L_0000017c43f124f0;  1 drivers
v0000017c43b447d0_0 .net "Xr", 0 0, L_0000017c43f0efd0;  1 drivers
v0000017c43b43c90_0 .net "Y", 2 0, L_0000017c43f09990;  alias, 1 drivers
v0000017c43b43290_0 .net "Yl", 0 0, L_0000017c43f0e7b0;  1 drivers
o0000017c43ae5cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43b451d0_0 .net "Ym", 0 0, o0000017c43ae5cf8;  0 drivers
v0000017c43b43790_0 .net "Ym1", 0 0, L_0000017c43f39e90;  1 drivers
v0000017c43b45270_0 .net "Yr", 0 0, L_0000017c43f10010;  1 drivers
v0000017c43b44f50_0 .net "Z", 4 0, L_0000017c43f12a90;  alias, 1 drivers
v0000017c43b44230_0 .net "Z1", 2 0, L_0000017c43f0e490;  1 drivers
v0000017c43b43330_0 .net "Z2", 2 0, L_0000017c43f0ead0;  1 drivers
v0000017c43b45310_0 .net "Z3", 2 0, L_0000017c43f0ec10;  1 drivers
v0000017c43b438d0_0 .net "ZF", 4 0, L_0000017c43f11550;  1 drivers
v0000017c43b43a10_0 .net "bin", 0 0, L_0000017c43f10650;  1 drivers
v0000017c43b453b0_0 .net "cout1", 0 0, L_0000017c43f0d9f0;  1 drivers
v0000017c43b43970_0 .net "cout2", 0 0, L_0000017c43f0e0d0;  1 drivers
v0000017c43b43d30_0 .net "cout3", 0 0, L_0000017c43f11af0;  1 drivers
v0000017c43b454f0_0 .net "cout4", 0 0, L_0000017c43f10f10;  1 drivers
v0000017c43b44af0_0 .net "cout5", 0 0, L_0000017c43f13170;  1 drivers
v0000017c43b43650_0 .net "sub_ans", 2 0, L_0000017c43f11870;  1 drivers
L_0000017c43f0efd0 .part L_0000017c43f0aed0, 1, 1;
L_0000017c43f0f890 .part L_0000017c43f0aed0, 0, 1;
L_0000017c43f10010 .part L_0000017c43f09990, 1, 1;
L_0000017c43f0e7b0 .part L_0000017c43f09990, 0, 1;
S_0000017c43aa5010 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ef00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf5cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f38680 .functor BUFZ 1, L_0000017c43cf5cb8, C4<0>, C4<0>, C4<0>;
v0000017c43a6dd60_0 .net "S", 0 0, L_0000017c43f38300;  alias, 1 drivers
v0000017c43a6f7a0_0 .net *"_ivl_7", 0 0, L_0000017c43f38680;  1 drivers
v0000017c43a70880_0 .net "a", 0 0, L_0000017c43f0efd0;  alias, 1 drivers
v0000017c43a70ec0_0 .net "b", 0 0, L_0000017c43f0f890;  alias, 1 drivers
v0000017c43a6ed00_0 .net "b1", 0 0, L_0000017c43f38060;  1 drivers
v0000017c43a70ba0_0 .net "c", 0 0, L_0000017c43f0d9f0;  alias, 1 drivers
v0000017c43a70060_0 .net "cin", 0 0, L_0000017c43cf5cb8;  1 drivers
v0000017c43a6f3e0_0 .net "co", 1 0, L_0000017c43f0fe30;  1 drivers
L_0000017c43f0fc50 .part L_0000017c43f0fe30, 0, 1;
L_0000017c43f0fe30 .concat8 [ 1 1 0 0], L_0000017c43f38680, L_0000017c43f38610;
L_0000017c43f0d9f0 .part L_0000017c43f0fe30, 1, 1;
S_0000017c43aa2900 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aa5010;
 .timescale 0 0;
P_0000017c4324ebc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f38060 .functor XOR 1, L_0000017c43cf5cb8, L_0000017c43f0f890, C4<0>, C4<0>;
S_0000017c43aa7590 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa2900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f38610 .functor OR 1, L_0000017c43f38a00, L_0000017c43f38370, C4<0>, C4<0>;
v0000017c43a6c6e0_0 .net "S", 0 0, L_0000017c43f38300;  alias, 1 drivers
v0000017c43a6c140_0 .net "a", 0 0, L_0000017c43f0efd0;  alias, 1 drivers
v0000017c43a6d5e0_0 .net "b", 0 0, L_0000017c43f38060;  alias, 1 drivers
v0000017c43a6c820_0 .net "c", 0 0, L_0000017c43f38610;  1 drivers
v0000017c43a6c1e0_0 .net "carry_1", 0 0, L_0000017c43f38a00;  1 drivers
v0000017c43a6d680_0 .net "carry_2", 0 0, L_0000017c43f38370;  1 drivers
v0000017c43a6dcc0_0 .net "cin", 0 0, L_0000017c43f0fc50;  1 drivers
v0000017c43a6d720_0 .net "sum_1", 0 0, L_0000017c43f38290;  1 drivers
S_0000017c43aa1c80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa7590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38290 .functor XOR 1, L_0000017c43f0efd0, L_0000017c43f38060, C4<0>, C4<0>;
L_0000017c43f38a00 .functor AND 1, L_0000017c43f0efd0, L_0000017c43f38060, C4<1>, C4<1>;
v0000017c43a6e760_0 .net "S", 0 0, L_0000017c43f38290;  alias, 1 drivers
v0000017c43a6d400_0 .net "a", 0 0, L_0000017c43f0efd0;  alias, 1 drivers
v0000017c43a6e620_0 .net "b", 0 0, L_0000017c43f38060;  alias, 1 drivers
v0000017c43a6e580_0 .net "c", 0 0, L_0000017c43f38a00;  alias, 1 drivers
S_0000017c43aa5fb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa7590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f38300 .functor XOR 1, L_0000017c43f38290, L_0000017c43f0fc50, C4<0>, C4<0>;
L_0000017c43f38370 .functor AND 1, L_0000017c43f38290, L_0000017c43f0fc50, C4<1>, C4<1>;
v0000017c43a6e3a0_0 .net "S", 0 0, L_0000017c43f38300;  alias, 1 drivers
v0000017c43a6e440_0 .net "a", 0 0, L_0000017c43f38290;  alias, 1 drivers
v0000017c43a6c8c0_0 .net "b", 0 0, L_0000017c43f0fc50;  alias, 1 drivers
v0000017c43a6d4a0_0 .net "c", 0 0, L_0000017c43f38370;  alias, 1 drivers
S_0000017c43aa4070 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ea00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf5d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f396b0 .functor BUFZ 1, L_0000017c43cf5d00, C4<0>, C4<0>, C4<0>;
v0000017c43a70d80_0 .net "S", 0 0, L_0000017c43f39e90;  alias, 1 drivers
v0000017c43a6f520_0 .net *"_ivl_7", 0 0, L_0000017c43f396b0;  1 drivers
v0000017c43a70100_0 .net "a", 0 0, L_0000017c43f10010;  alias, 1 drivers
v0000017c43a71000_0 .net "b", 0 0, L_0000017c43f0e7b0;  alias, 1 drivers
v0000017c43a701a0_0 .net "b1", 0 0, L_0000017c43f39f70;  1 drivers
v0000017c43a6f2a0_0 .net "c", 0 0, L_0000017c43f0e0d0;  alias, 1 drivers
v0000017c43a6f700_0 .net "cin", 0 0, L_0000017c43cf5d00;  1 drivers
v0000017c43a6f5c0_0 .net "co", 1 0, L_0000017c43f0ef30;  1 drivers
L_0000017c43f0de50 .part L_0000017c43f0ef30, 0, 1;
L_0000017c43f0ef30 .concat8 [ 1 1 0 0], L_0000017c43f396b0, L_0000017c43f39d40;
L_0000017c43f0e0d0 .part L_0000017c43f0ef30, 1, 1;
S_0000017c43aa2a90 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aa4070;
 .timescale 0 0;
P_0000017c4324f200 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f39f70 .functor XOR 1, L_0000017c43cf5d00, L_0000017c43f0e7b0, C4<0>, C4<0>;
S_0000017c43aa1960 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa2a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f39d40 .functor OR 1, L_0000017c43f39e20, L_0000017c43f3ac20, C4<0>, C4<0>;
v0000017c43a709c0_0 .net "S", 0 0, L_0000017c43f39e90;  alias, 1 drivers
v0000017c43a6f480_0 .net "a", 0 0, L_0000017c43f10010;  alias, 1 drivers
v0000017c43a6fa20_0 .net "b", 0 0, L_0000017c43f39f70;  alias, 1 drivers
v0000017c43a70a60_0 .net "c", 0 0, L_0000017c43f39d40;  1 drivers
v0000017c43a6eee0_0 .net "carry_1", 0 0, L_0000017c43f39e20;  1 drivers
v0000017c43a70920_0 .net "carry_2", 0 0, L_0000017c43f3ac20;  1 drivers
v0000017c43a6fca0_0 .net "cin", 0 0, L_0000017c43f0de50;  1 drivers
v0000017c43a70240_0 .net "sum_1", 0 0, L_0000017c43f3a8a0;  1 drivers
S_0000017c43aa1fa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa1960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3a8a0 .functor XOR 1, L_0000017c43f10010, L_0000017c43f39f70, C4<0>, C4<0>;
L_0000017c43f39e20 .functor AND 1, L_0000017c43f10010, L_0000017c43f39f70, C4<1>, C4<1>;
v0000017c43a6f020_0 .net "S", 0 0, L_0000017c43f3a8a0;  alias, 1 drivers
v0000017c43a6f340_0 .net "a", 0 0, L_0000017c43f10010;  alias, 1 drivers
v0000017c43a707e0_0 .net "b", 0 0, L_0000017c43f39f70;  alias, 1 drivers
v0000017c43a6f160_0 .net "c", 0 0, L_0000017c43f39e20;  alias, 1 drivers
S_0000017c43aa6dc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa1960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39e90 .functor XOR 1, L_0000017c43f3a8a0, L_0000017c43f0de50, C4<0>, C4<0>;
L_0000017c43f3ac20 .functor AND 1, L_0000017c43f3a8a0, L_0000017c43f0de50, C4<1>, C4<1>;
v0000017c43a70f60_0 .net "S", 0 0, L_0000017c43f39e90;  alias, 1 drivers
v0000017c43a6ff20_0 .net "a", 0 0, L_0000017c43f3a8a0;  alias, 1 drivers
v0000017c43a70c40_0 .net "b", 0 0, L_0000017c43f0de50;  alias, 1 drivers
v0000017c43a6ef80_0 .net "c", 0 0, L_0000017c43f3ac20;  alias, 1 drivers
S_0000017c43aa1e10 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324f240 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf5ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3a750 .functor BUFZ 1, L_0000017c43cf5ef8, C4<0>, C4<0>, C4<0>;
v0000017c43a72860_0 .net "S", 2 0, L_0000017c43f124f0;  alias, 1 drivers
v0000017c43a71140_0 .net *"_ivl_0", 0 0, L_0000017c43f39a30;  1 drivers
v0000017c43a738a0_0 .net *"_ivl_10", 0 0, L_0000017c43f3a830;  1 drivers
v0000017c43a71a00_0 .net *"_ivl_20", 0 0, L_0000017c43f3a2f0;  1 drivers
v0000017c43a73120_0 .net *"_ivl_36", 0 0, L_0000017c43f3a750;  1 drivers
v0000017c43a72cc0_0 .net "a", 2 0, L_0000017c43f0e490;  alias, 1 drivers
v0000017c43a72900_0 .net "b", 2 0, L_0000017c43f0ead0;  alias, 1 drivers
v0000017c43a71320_0 .net "b1", 2 0, L_0000017c43f12270;  1 drivers
v0000017c43a713c0_0 .net "c", 0 0, L_0000017c43f11af0;  alias, 1 drivers
v0000017c43a736c0_0 .net "cin", 0 0, L_0000017c43cf5ef8;  1 drivers
v0000017c43a72220_0 .net "co", 3 0, L_0000017c43f12450;  1 drivers
L_0000017c43f0ecb0 .part L_0000017c43f0ead0, 0, 1;
L_0000017c43f0e5d0 .part L_0000017c43f0e490, 0, 1;
L_0000017c43f0f7f0 .part L_0000017c43f12270, 0, 1;
L_0000017c43f0f6b0 .part L_0000017c43f12450, 0, 1;
L_0000017c43f0ed50 .part L_0000017c43f0ead0, 1, 1;
L_0000017c43f0f1b0 .part L_0000017c43f0e490, 1, 1;
L_0000017c43f10510 .part L_0000017c43f12270, 1, 1;
L_0000017c43f10ab0 .part L_0000017c43f12450, 1, 1;
L_0000017c43f12270 .concat8 [ 1 1 1 0], L_0000017c43f39a30, L_0000017c43f3a830, L_0000017c43f3a2f0;
L_0000017c43f10970 .part L_0000017c43f0ead0, 2, 1;
L_0000017c43f117d0 .part L_0000017c43f0e490, 2, 1;
L_0000017c43f10a10 .part L_0000017c43f12270, 2, 1;
L_0000017c43f115f0 .part L_0000017c43f12450, 2, 1;
L_0000017c43f124f0 .concat8 [ 1 1 1 0], L_0000017c43f3a980, L_0000017c43f3a6e0, L_0000017c43f39870;
L_0000017c43f12450 .concat8 [ 1 1 1 1], L_0000017c43f3a750, L_0000017c43f3ac90, L_0000017c43f3a600, L_0000017c43f39fe0;
L_0000017c43f11af0 .part L_0000017c43f12450, 3, 1;
S_0000017c43aa5c90 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aa1e10;
 .timescale 0 0;
P_0000017c4324f2c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f39a30 .functor XOR 1, L_0000017c43cf5ef8, L_0000017c43f0ecb0, C4<0>, C4<0>;
v0000017c43a6ebc0_0 .net *"_ivl_1", 0 0, L_0000017c43f0ecb0;  1 drivers
S_0000017c43aa4840 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3ac90 .functor OR 1, L_0000017c43f39950, L_0000017c43f39330, C4<0>, C4<0>;
v0000017c43a710a0_0 .net "S", 0 0, L_0000017c43f3a980;  1 drivers
v0000017c43a70380_0 .net "a", 0 0, L_0000017c43f0e5d0;  1 drivers
v0000017c43a70e20_0 .net "b", 0 0, L_0000017c43f0f7f0;  1 drivers
v0000017c43a6f0c0_0 .net "c", 0 0, L_0000017c43f3ac90;  1 drivers
v0000017c43a70420_0 .net "carry_1", 0 0, L_0000017c43f39950;  1 drivers
v0000017c43a6ea80_0 .net "carry_2", 0 0, L_0000017c43f39330;  1 drivers
v0000017c43a70b00_0 .net "cin", 0 0, L_0000017c43f0f6b0;  1 drivers
v0000017c43a6e9e0_0 .net "sum_1", 0 0, L_0000017c43f3ade0;  1 drivers
S_0000017c43aa7270 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa4840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3ade0 .functor XOR 1, L_0000017c43f0e5d0, L_0000017c43f0f7f0, C4<0>, C4<0>;
L_0000017c43f39950 .functor AND 1, L_0000017c43f0e5d0, L_0000017c43f0f7f0, C4<1>, C4<1>;
v0000017c43a6fde0_0 .net "S", 0 0, L_0000017c43f3ade0;  alias, 1 drivers
v0000017c43a6eda0_0 .net "a", 0 0, L_0000017c43f0e5d0;  alias, 1 drivers
v0000017c43a6eb20_0 .net "b", 0 0, L_0000017c43f0f7f0;  alias, 1 drivers
v0000017c43a6ffc0_0 .net "c", 0 0, L_0000017c43f39950;  alias, 1 drivers
S_0000017c43aa2c20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa4840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3a980 .functor XOR 1, L_0000017c43f3ade0, L_0000017c43f0f6b0, C4<0>, C4<0>;
L_0000017c43f39330 .functor AND 1, L_0000017c43f3ade0, L_0000017c43f0f6b0, C4<1>, C4<1>;
v0000017c43a6f8e0_0 .net "S", 0 0, L_0000017c43f3a980;  alias, 1 drivers
v0000017c43a70ce0_0 .net "a", 0 0, L_0000017c43f3ade0;  alias, 1 drivers
v0000017c43a702e0_0 .net "b", 0 0, L_0000017c43f0f6b0;  alias, 1 drivers
v0000017c43a6e940_0 .net "c", 0 0, L_0000017c43f39330;  alias, 1 drivers
S_0000017c43aa62d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aa1e10;
 .timescale 0 0;
P_0000017c4324ed80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f3a830 .functor XOR 1, L_0000017c43cf5ef8, L_0000017c43f0ed50, C4<0>, C4<0>;
v0000017c43a72540_0 .net *"_ivl_1", 0 0, L_0000017c43f0ed50;  1 drivers
S_0000017c43aa6f50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3a600 .functor OR 1, L_0000017c43f3a130, L_0000017c43f3a520, C4<0>, C4<0>;
v0000017c43a6f200_0 .net "S", 0 0, L_0000017c43f3a6e0;  1 drivers
v0000017c43a6fc00_0 .net "a", 0 0, L_0000017c43f0f1b0;  1 drivers
v0000017c43a6fd40_0 .net "b", 0 0, L_0000017c43f10510;  1 drivers
v0000017c43a70560_0 .net "c", 0 0, L_0000017c43f3a600;  1 drivers
v0000017c43a6fe80_0 .net "carry_1", 0 0, L_0000017c43f3a130;  1 drivers
v0000017c43a70600_0 .net "carry_2", 0 0, L_0000017c43f3a520;  1 drivers
v0000017c43a706a0_0 .net "cin", 0 0, L_0000017c43f10ab0;  1 drivers
v0000017c43a70740_0 .net "sum_1", 0 0, L_0000017c43f39cd0;  1 drivers
S_0000017c43aa2f40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa6f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39cd0 .functor XOR 1, L_0000017c43f0f1b0, L_0000017c43f10510, C4<0>, C4<0>;
L_0000017c43f3a130 .functor AND 1, L_0000017c43f0f1b0, L_0000017c43f10510, C4<1>, C4<1>;
v0000017c43a6f660_0 .net "S", 0 0, L_0000017c43f39cd0;  alias, 1 drivers
v0000017c43a6f840_0 .net "a", 0 0, L_0000017c43f0f1b0;  alias, 1 drivers
v0000017c43a6ec60_0 .net "b", 0 0, L_0000017c43f10510;  alias, 1 drivers
v0000017c43a704c0_0 .net "c", 0 0, L_0000017c43f3a130;  alias, 1 drivers
S_0000017c43aa3710 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa6f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3a6e0 .functor XOR 1, L_0000017c43f39cd0, L_0000017c43f10ab0, C4<0>, C4<0>;
L_0000017c43f3a520 .functor AND 1, L_0000017c43f39cd0, L_0000017c43f10ab0, C4<1>, C4<1>;
v0000017c43a6f980_0 .net "S", 0 0, L_0000017c43f3a6e0;  alias, 1 drivers
v0000017c43a6fac0_0 .net "a", 0 0, L_0000017c43f39cd0;  alias, 1 drivers
v0000017c43a6ee40_0 .net "b", 0 0, L_0000017c43f10ab0;  alias, 1 drivers
v0000017c43a6fb60_0 .net "c", 0 0, L_0000017c43f3a520;  alias, 1 drivers
S_0000017c43aa3a30 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aa1e10;
 .timescale 0 0;
P_0000017c4324f340 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f3a2f0 .functor XOR 1, L_0000017c43cf5ef8, L_0000017c43f10970, C4<0>, C4<0>;
v0000017c43a72fe0_0 .net *"_ivl_1", 0 0, L_0000017c43f10970;  1 drivers
S_0000017c43aa17d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa3a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f39fe0 .functor OR 1, L_0000017c43f39f00, L_0000017c43f3ad00, C4<0>, C4<0>;
v0000017c43a72c20_0 .net "S", 0 0, L_0000017c43f39870;  1 drivers
v0000017c43a73300_0 .net "a", 0 0, L_0000017c43f117d0;  1 drivers
v0000017c43a71960_0 .net "b", 0 0, L_0000017c43f10a10;  1 drivers
v0000017c43a716e0_0 .net "c", 0 0, L_0000017c43f39fe0;  1 drivers
v0000017c43a71dc0_0 .net "carry_1", 0 0, L_0000017c43f39f00;  1 drivers
v0000017c43a73080_0 .net "carry_2", 0 0, L_0000017c43f3ad00;  1 drivers
v0000017c43a73440_0 .net "cin", 0 0, L_0000017c43f115f0;  1 drivers
v0000017c43a724a0_0 .net "sum_1", 0 0, L_0000017c43f3aec0;  1 drivers
S_0000017c43aa2450 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3aec0 .functor XOR 1, L_0000017c43f117d0, L_0000017c43f10a10, C4<0>, C4<0>;
L_0000017c43f39f00 .functor AND 1, L_0000017c43f117d0, L_0000017c43f10a10, C4<1>, C4<1>;
v0000017c43a71e60_0 .net "S", 0 0, L_0000017c43f3aec0;  alias, 1 drivers
v0000017c43a72ea0_0 .net "a", 0 0, L_0000017c43f117d0;  alias, 1 drivers
v0000017c43a71280_0 .net "b", 0 0, L_0000017c43f10a10;  alias, 1 drivers
v0000017c43a71780_0 .net "c", 0 0, L_0000017c43f39f00;  alias, 1 drivers
S_0000017c43aa70e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39870 .functor XOR 1, L_0000017c43f3aec0, L_0000017c43f115f0, C4<0>, C4<0>;
L_0000017c43f3ad00 .functor AND 1, L_0000017c43f3aec0, L_0000017c43f115f0, C4<1>, C4<1>;
v0000017c43a733a0_0 .net "S", 0 0, L_0000017c43f39870;  alias, 1 drivers
v0000017c43a727c0_0 .net "a", 0 0, L_0000017c43f3aec0;  alias, 1 drivers
v0000017c43a72a40_0 .net "b", 0 0, L_0000017c43f115f0;  alias, 1 drivers
v0000017c43a72360_0 .net "c", 0 0, L_0000017c43f3ad00;  alias, 1 drivers
S_0000017c43aa5e20 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e580 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3b0f0 .functor BUFZ 1, L_0000017c43cf60a8, C4<0>, C4<0>, C4<0>;
v0000017c43a73bc0_0 .net "S", 4 0, L_0000017c43f11550;  alias, 1 drivers
v0000017c43a75e20_0 .net *"_ivl_0", 0 0, L_0000017c43f3a210;  1 drivers
v0000017c43a74ac0_0 .net *"_ivl_10", 0 0, L_0000017c43f39b10;  1 drivers
v0000017c43a75f60_0 .net *"_ivl_20", 0 0, L_0000017c43f3a440;  1 drivers
v0000017c43a73a80_0 .net *"_ivl_30", 0 0, L_0000017c43f3c6d0;  1 drivers
v0000017c43a73ee0_0 .net *"_ivl_40", 0 0, L_0000017c43f3b1d0;  1 drivers
v0000017c43a74f20_0 .net *"_ivl_56", 0 0, L_0000017c43f3b0f0;  1 drivers
v0000017c43a743e0_0 .net "a", 4 0, L_0000017c43f10b50;  alias, 1 drivers
v0000017c43a73c60_0 .net "b", 4 0, L_0000017c43f121d0;  alias, 1 drivers
v0000017c43a74b60_0 .net "b1", 4 0, L_0000017c43f11410;  1 drivers
v0000017c43a74160_0 .net "c", 0 0, L_0000017c43f10f10;  alias, 1 drivers
v0000017c43a75100_0 .net "cin", 0 0, L_0000017c43cf60a8;  1 drivers
v0000017c43b3c990_0 .net "co", 5 0, L_0000017c43f11c30;  1 drivers
L_0000017c43f11b90 .part L_0000017c43f121d0, 0, 1;
L_0000017c43f11910 .part L_0000017c43f10b50, 0, 1;
L_0000017c43f11050 .part L_0000017c43f11410, 0, 1;
L_0000017c43f12310 .part L_0000017c43f11c30, 0, 1;
L_0000017c43f123b0 .part L_0000017c43f121d0, 1, 1;
L_0000017c43f11e10 .part L_0000017c43f10b50, 1, 1;
L_0000017c43f10c90 .part L_0000017c43f11410, 1, 1;
L_0000017c43f12130 .part L_0000017c43f11c30, 1, 1;
L_0000017c43f126d0 .part L_0000017c43f121d0, 2, 1;
L_0000017c43f11690 .part L_0000017c43f10b50, 2, 1;
L_0000017c43f12810 .part L_0000017c43f11410, 2, 1;
L_0000017c43f10150 .part L_0000017c43f11c30, 2, 1;
L_0000017c43f101f0 .part L_0000017c43f121d0, 3, 1;
L_0000017c43f10290 .part L_0000017c43f10b50, 3, 1;
L_0000017c43f10d30 .part L_0000017c43f11410, 3, 1;
L_0000017c43f10330 .part L_0000017c43f11c30, 3, 1;
LS_0000017c43f11410_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3a210, L_0000017c43f39b10, L_0000017c43f3a440, L_0000017c43f3c6d0;
LS_0000017c43f11410_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3b1d0;
L_0000017c43f11410 .concat8 [ 4 1 0 0], LS_0000017c43f11410_0_0, LS_0000017c43f11410_0_4;
L_0000017c43f10470 .part L_0000017c43f121d0, 4, 1;
L_0000017c43f10e70 .part L_0000017c43f10b50, 4, 1;
L_0000017c43f10dd0 .part L_0000017c43f11410, 4, 1;
L_0000017c43f11370 .part L_0000017c43f11c30, 4, 1;
LS_0000017c43f11550_0_0 .concat8 [ 1 1 1 1], L_0000017c43f398e0, L_0000017c43f39bf0, L_0000017c43f3a670, L_0000017c43f3c5f0;
LS_0000017c43f11550_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3b7f0;
L_0000017c43f11550 .concat8 [ 4 1 0 0], LS_0000017c43f11550_0_0, LS_0000017c43f11550_0_4;
LS_0000017c43f11c30_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3b0f0, L_0000017c43f3abb0, L_0000017c43f3a280, L_0000017c43f3afa0;
LS_0000017c43f11c30_0_4 .concat8 [ 1 1 0 0], L_0000017c43f3bd30, L_0000017c43f3b010;
L_0000017c43f11c30 .concat8 [ 4 2 0 0], LS_0000017c43f11c30_0_0, LS_0000017c43f11c30_0_4;
L_0000017c43f10f10 .part L_0000017c43f11c30, 5, 1;
S_0000017c43aa5330 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aa5e20;
 .timescale 0 0;
P_0000017c4324e680 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3a210 .functor XOR 1, L_0000017c43cf60a8, L_0000017c43f11b90, C4<0>, C4<0>;
v0000017c43a71aa0_0 .net *"_ivl_1", 0 0, L_0000017c43f11b90;  1 drivers
S_0000017c43aa2130 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa5330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3abb0 .functor OR 1, L_0000017c43f3a7c0, L_0000017c43f3a360, C4<0>, C4<0>;
v0000017c43a72b80_0 .net "S", 0 0, L_0000017c43f398e0;  1 drivers
v0000017c43a73260_0 .net "a", 0 0, L_0000017c43f11910;  1 drivers
v0000017c43a72e00_0 .net "b", 0 0, L_0000017c43f11050;  1 drivers
v0000017c43a73800_0 .net "c", 0 0, L_0000017c43f3abb0;  1 drivers
v0000017c43a71460_0 .net "carry_1", 0 0, L_0000017c43f3a7c0;  1 drivers
v0000017c43a71500_0 .net "carry_2", 0 0, L_0000017c43f3a360;  1 drivers
v0000017c43a72400_0 .net "cin", 0 0, L_0000017c43f12310;  1 drivers
v0000017c43a73760_0 .net "sum_1", 0 0, L_0000017c43f39720;  1 drivers
S_0000017c43aa5650 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39720 .functor XOR 1, L_0000017c43f11910, L_0000017c43f11050, C4<0>, C4<0>;
L_0000017c43f3a7c0 .functor AND 1, L_0000017c43f11910, L_0000017c43f11050, C4<1>, C4<1>;
v0000017c43a729a0_0 .net "S", 0 0, L_0000017c43f39720;  alias, 1 drivers
v0000017c43a731c0_0 .net "a", 0 0, L_0000017c43f11910;  alias, 1 drivers
v0000017c43a71f00_0 .net "b", 0 0, L_0000017c43f11050;  alias, 1 drivers
v0000017c43a734e0_0 .net "c", 0 0, L_0000017c43f3a7c0;  alias, 1 drivers
S_0000017c43aa7400 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f398e0 .functor XOR 1, L_0000017c43f39720, L_0000017c43f12310, C4<0>, C4<0>;
L_0000017c43f3a360 .functor AND 1, L_0000017c43f39720, L_0000017c43f12310, C4<1>, C4<1>;
v0000017c43a722c0_0 .net "S", 0 0, L_0000017c43f398e0;  alias, 1 drivers
v0000017c43a72ae0_0 .net "a", 0 0, L_0000017c43f39720;  alias, 1 drivers
v0000017c43a73620_0 .net "b", 0 0, L_0000017c43f12310;  alias, 1 drivers
v0000017c43a73580_0 .net "c", 0 0, L_0000017c43f3a360;  alias, 1 drivers
S_0000017c43aa49d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aa5e20;
 .timescale 0 0;
P_0000017c4324e600 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f39b10 .functor XOR 1, L_0000017c43cf60a8, L_0000017c43f123b0, C4<0>, C4<0>;
v0000017c43a72680_0 .net *"_ivl_1", 0 0, L_0000017c43f123b0;  1 drivers
S_0000017c43aa38a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa49d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3a280 .functor OR 1, L_0000017c43f3a3d0, L_0000017c43f39c60, C4<0>, C4<0>;
v0000017c43a718c0_0 .net "S", 0 0, L_0000017c43f39bf0;  1 drivers
v0000017c43a71b40_0 .net "a", 0 0, L_0000017c43f11e10;  1 drivers
v0000017c43a71be0_0 .net "b", 0 0, L_0000017c43f10c90;  1 drivers
v0000017c43a71c80_0 .net "c", 0 0, L_0000017c43f3a280;  1 drivers
v0000017c43a72040_0 .net "carry_1", 0 0, L_0000017c43f3a3d0;  1 drivers
v0000017c43a72f40_0 .net "carry_2", 0 0, L_0000017c43f39c60;  1 drivers
v0000017c43a720e0_0 .net "cin", 0 0, L_0000017c43f12130;  1 drivers
v0000017c43a72180_0 .net "sum_1", 0 0, L_0000017c43f39b80;  1 drivers
S_0000017c43aa14b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa38a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39b80 .functor XOR 1, L_0000017c43f11e10, L_0000017c43f10c90, C4<0>, C4<0>;
L_0000017c43f3a3d0 .functor AND 1, L_0000017c43f11e10, L_0000017c43f10c90, C4<1>, C4<1>;
v0000017c43a71820_0 .net "S", 0 0, L_0000017c43f39b80;  alias, 1 drivers
v0000017c43a71fa0_0 .net "a", 0 0, L_0000017c43f11e10;  alias, 1 drivers
v0000017c43a711e0_0 .net "b", 0 0, L_0000017c43f10c90;  alias, 1 drivers
v0000017c43a715a0_0 .net "c", 0 0, L_0000017c43f3a3d0;  alias, 1 drivers
S_0000017c43aa57e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa38a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39bf0 .functor XOR 1, L_0000017c43f39b80, L_0000017c43f12130, C4<0>, C4<0>;
L_0000017c43f39c60 .functor AND 1, L_0000017c43f39b80, L_0000017c43f12130, C4<1>, C4<1>;
v0000017c43a725e0_0 .net "S", 0 0, L_0000017c43f39bf0;  alias, 1 drivers
v0000017c43a72d60_0 .net "a", 0 0, L_0000017c43f39b80;  alias, 1 drivers
v0000017c43a71d20_0 .net "b", 0 0, L_0000017c43f12130;  alias, 1 drivers
v0000017c43a71640_0 .net "c", 0 0, L_0000017c43f39c60;  alias, 1 drivers
S_0000017c43aa4b60 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aa5e20;
 .timescale 0 0;
P_0000017c4324ed40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f3a440 .functor XOR 1, L_0000017c43cf60a8, L_0000017c43f126d0, C4<0>, C4<0>;
v0000017c43a756a0_0 .net *"_ivl_1", 0 0, L_0000017c43f126d0;  1 drivers
S_0000017c43aa30d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa4b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3afa0 .functor OR 1, L_0000017c43f3a590, L_0000017c43f3b940, C4<0>, C4<0>;
v0000017c43a745c0_0 .net "S", 0 0, L_0000017c43f3a670;  1 drivers
v0000017c43a740c0_0 .net "a", 0 0, L_0000017c43f11690;  1 drivers
v0000017c43a73e40_0 .net "b", 0 0, L_0000017c43f12810;  1 drivers
v0000017c43a751a0_0 .net "c", 0 0, L_0000017c43f3afa0;  1 drivers
v0000017c43a74c00_0 .net "carry_1", 0 0, L_0000017c43f3a590;  1 drivers
v0000017c43a73b20_0 .net "carry_2", 0 0, L_0000017c43f3b940;  1 drivers
v0000017c43a759c0_0 .net "cin", 0 0, L_0000017c43f10150;  1 drivers
v0000017c43a75600_0 .net "sum_1", 0 0, L_0000017c43f3a4b0;  1 drivers
S_0000017c43aa22c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa30d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3a4b0 .functor XOR 1, L_0000017c43f11690, L_0000017c43f12810, C4<0>, C4<0>;
L_0000017c43f3a590 .functor AND 1, L_0000017c43f11690, L_0000017c43f12810, C4<1>, C4<1>;
v0000017c43a72720_0 .net "S", 0 0, L_0000017c43f3a4b0;  alias, 1 drivers
v0000017c43a73d00_0 .net "a", 0 0, L_0000017c43f11690;  alias, 1 drivers
v0000017c43a75560_0 .net "b", 0 0, L_0000017c43f12810;  alias, 1 drivers
v0000017c43a74020_0 .net "c", 0 0, L_0000017c43f3a590;  alias, 1 drivers
S_0000017c43aa5970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa30d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3a670 .functor XOR 1, L_0000017c43f3a4b0, L_0000017c43f10150, C4<0>, C4<0>;
L_0000017c43f3b940 .functor AND 1, L_0000017c43f3a4b0, L_0000017c43f10150, C4<1>, C4<1>;
v0000017c43a74fc0_0 .net "S", 0 0, L_0000017c43f3a670;  alias, 1 drivers
v0000017c43a74200_0 .net "a", 0 0, L_0000017c43f3a4b0;  alias, 1 drivers
v0000017c43a742a0_0 .net "b", 0 0, L_0000017c43f10150;  alias, 1 drivers
v0000017c43a74480_0 .net "c", 0 0, L_0000017c43f3b940;  alias, 1 drivers
S_0000017c43aa3bc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43aa5e20;
 .timescale 0 0;
P_0000017c4324e380 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f3c6d0 .functor XOR 1, L_0000017c43cf60a8, L_0000017c43f101f0, C4<0>, C4<0>;
v0000017c43a74700_0 .net *"_ivl_1", 0 0, L_0000017c43f101f0;  1 drivers
S_0000017c43aa3d50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa3bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3bd30 .functor OR 1, L_0000017c43f3c430, L_0000017c43f3c2e0, C4<0>, C4<0>;
v0000017c43a74840_0 .net "S", 0 0, L_0000017c43f3c5f0;  1 drivers
v0000017c43a75060_0 .net "a", 0 0, L_0000017c43f10290;  1 drivers
v0000017c43a75920_0 .net "b", 0 0, L_0000017c43f10d30;  1 drivers
v0000017c43a74d40_0 .net "c", 0 0, L_0000017c43f3bd30;  1 drivers
v0000017c43a752e0_0 .net "carry_1", 0 0, L_0000017c43f3c430;  1 drivers
v0000017c43a74520_0 .net "carry_2", 0 0, L_0000017c43f3c2e0;  1 drivers
v0000017c43a75b00_0 .net "cin", 0 0, L_0000017c43f10330;  1 drivers
v0000017c43a75a60_0 .net "sum_1", 0 0, L_0000017c43f3c580;  1 drivers
S_0000017c43aa1640 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa3d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c580 .functor XOR 1, L_0000017c43f10290, L_0000017c43f10d30, C4<0>, C4<0>;
L_0000017c43f3c430 .functor AND 1, L_0000017c43f10290, L_0000017c43f10d30, C4<1>, C4<1>;
v0000017c43a75240_0 .net "S", 0 0, L_0000017c43f3c580;  alias, 1 drivers
v0000017c43a747a0_0 .net "a", 0 0, L_0000017c43f10290;  alias, 1 drivers
v0000017c43a74ca0_0 .net "b", 0 0, L_0000017c43f10d30;  alias, 1 drivers
v0000017c43a75740_0 .net "c", 0 0, L_0000017c43f3c430;  alias, 1 drivers
S_0000017c43aa3ee0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa3d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c5f0 .functor XOR 1, L_0000017c43f3c580, L_0000017c43f10330, C4<0>, C4<0>;
L_0000017c43f3c2e0 .functor AND 1, L_0000017c43f3c580, L_0000017c43f10330, C4<1>, C4<1>;
v0000017c43a739e0_0 .net "S", 0 0, L_0000017c43f3c5f0;  alias, 1 drivers
v0000017c43a73f80_0 .net "a", 0 0, L_0000017c43f3c580;  alias, 1 drivers
v0000017c43a74660_0 .net "b", 0 0, L_0000017c43f10330;  alias, 1 drivers
v0000017c43a757e0_0 .net "c", 0 0, L_0000017c43f3c2e0;  alias, 1 drivers
S_0000017c43aa4200 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43aa5e20;
 .timescale 0 0;
P_0000017c4324e400 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f3b1d0 .functor XOR 1, L_0000017c43cf60a8, L_0000017c43f10470, C4<0>, C4<0>;
v0000017c43a75d80_0 .net *"_ivl_1", 0 0, L_0000017c43f10470;  1 drivers
S_0000017c43aa4390 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa4200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3b010 .functor OR 1, L_0000017c43f3b860, L_0000017c43f3b9b0, C4<0>, C4<0>;
v0000017c43a74980_0 .net "S", 0 0, L_0000017c43f3b7f0;  1 drivers
v0000017c43a75ba0_0 .net "a", 0 0, L_0000017c43f10e70;  1 drivers
v0000017c43a75420_0 .net "b", 0 0, L_0000017c43f10dd0;  1 drivers
v0000017c43a73940_0 .net "c", 0 0, L_0000017c43f3b010;  1 drivers
v0000017c43a75c40_0 .net "carry_1", 0 0, L_0000017c43f3b860;  1 drivers
v0000017c43a75ce0_0 .net "carry_2", 0 0, L_0000017c43f3b9b0;  1 drivers
v0000017c43a75ec0_0 .net "cin", 0 0, L_0000017c43f11370;  1 drivers
v0000017c43a74a20_0 .net "sum_1", 0 0, L_0000017c43f3c120;  1 drivers
S_0000017c43aaaab0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c120 .functor XOR 1, L_0000017c43f10e70, L_0000017c43f10dd0, C4<0>, C4<0>;
L_0000017c43f3b860 .functor AND 1, L_0000017c43f10e70, L_0000017c43f10dd0, C4<1>, C4<1>;
v0000017c43a75880_0 .net "S", 0 0, L_0000017c43f3c120;  alias, 1 drivers
v0000017c43a754c0_0 .net "a", 0 0, L_0000017c43f10e70;  alias, 1 drivers
v0000017c43a74de0_0 .net "b", 0 0, L_0000017c43f10dd0;  alias, 1 drivers
v0000017c43a74340_0 .net "c", 0 0, L_0000017c43f3b860;  alias, 1 drivers
S_0000017c43aaac40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3b7f0 .functor XOR 1, L_0000017c43f3c120, L_0000017c43f11370, C4<0>, C4<0>;
L_0000017c43f3b9b0 .functor AND 1, L_0000017c43f3c120, L_0000017c43f11370, C4<1>, C4<1>;
v0000017c43a75380_0 .net "S", 0 0, L_0000017c43f3b7f0;  alias, 1 drivers
v0000017c43a748e0_0 .net "a", 0 0, L_0000017c43f3c120;  alias, 1 drivers
v0000017c43a73da0_0 .net "b", 0 0, L_0000017c43f11370;  alias, 1 drivers
v0000017c43a74e80_0 .net "c", 0 0, L_0000017c43f3b9b0;  alias, 1 drivers
S_0000017c43aab8c0 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324e5c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3b160 .functor BUFZ 1, L_0000017c43cf60f0, C4<0>, C4<0>, C4<0>;
v0000017c43b3fe10_0 .net "S", 4 0, L_0000017c43f12a90;  alias, 1 drivers
v0000017c43b40130_0 .net *"_ivl_0", 0 0, L_0000017c43f3ba20;  1 drivers
v0000017c43b3e470_0 .net *"_ivl_10", 0 0, L_0000017c43f3b080;  1 drivers
v0000017c43b40270_0 .net *"_ivl_20", 0 0, L_0000017c43f3b4e0;  1 drivers
v0000017c43b3f050_0 .net *"_ivl_30", 0 0, L_0000017c43f3b550;  1 drivers
v0000017c43b406d0_0 .net *"_ivl_40", 0 0, L_0000017c43f3c890;  1 drivers
v0000017c43b404f0_0 .net *"_ivl_56", 0 0, L_0000017c43f3b160;  1 drivers
v0000017c43b40310_0 .net "a", 4 0, L_0000017c43f11550;  alias, 1 drivers
v0000017c43b3e790_0 .net "b", 4 0, o0000017c43ae58a8;  alias, 0 drivers
v0000017c43b3ee70_0 .net "b1", 4 0, L_0000017c43f14570;  1 drivers
v0000017c43b3feb0_0 .net "c", 0 0, L_0000017c43f13170;  alias, 1 drivers
v0000017c43b3fff0_0 .net "cin", 0 0, L_0000017c43cf60f0;  1 drivers
v0000017c43b3e290_0 .net "co", 5 0, L_0000017c43f13e90;  1 drivers
L_0000017c43f110f0 .part o0000017c43ae58a8, 0, 1;
L_0000017c43f10fb0 .part L_0000017c43f11550, 0, 1;
L_0000017c43f11190 .part L_0000017c43f14570, 0, 1;
L_0000017c43f11230 .part L_0000017c43f13e90, 0, 1;
L_0000017c43f112d0 .part o0000017c43ae58a8, 1, 1;
L_0000017c43f114b0 .part L_0000017c43f11550, 1, 1;
L_0000017c43f11730 .part L_0000017c43f14570, 1, 1;
L_0000017c43f119b0 .part L_0000017c43f13e90, 1, 1;
L_0000017c43f13a30 .part o0000017c43ae58a8, 2, 1;
L_0000017c43f13990 .part L_0000017c43f11550, 2, 1;
L_0000017c43f14070 .part L_0000017c43f14570, 2, 1;
L_0000017c43f129f0 .part L_0000017c43f13e90, 2, 1;
L_0000017c43f13fd0 .part o0000017c43ae58a8, 3, 1;
L_0000017c43f15010 .part L_0000017c43f11550, 3, 1;
L_0000017c43f13df0 .part L_0000017c43f14570, 3, 1;
L_0000017c43f149d0 .part L_0000017c43f13e90, 3, 1;
LS_0000017c43f14570_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3ba20, L_0000017c43f3b080, L_0000017c43f3b4e0, L_0000017c43f3b550;
LS_0000017c43f14570_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3c890;
L_0000017c43f14570 .concat8 [ 4 1 0 0], LS_0000017c43f14570_0_0, LS_0000017c43f14570_0_4;
L_0000017c43f14b10 .part o0000017c43ae58a8, 4, 1;
L_0000017c43f14110 .part L_0000017c43f11550, 4, 1;
L_0000017c43f12c70 .part L_0000017c43f14570, 4, 1;
L_0000017c43f13350 .part L_0000017c43f13e90, 4, 1;
LS_0000017c43f12a90_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3c4a0, L_0000017c43f3ca50, L_0000017c43f3b240, L_0000017c43f3c7b0;
LS_0000017c43f12a90_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3bb00;
L_0000017c43f12a90 .concat8 [ 4 1 0 0], LS_0000017c43f12a90_0_0, LS_0000017c43f12a90_0_4;
LS_0000017c43f13e90_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3b160, L_0000017c43f3b400, L_0000017c43f3c0b0, L_0000017c43f3c270;
LS_0000017c43f13e90_0_4 .concat8 [ 1 1 0 0], L_0000017c43f3c820, L_0000017c43f3bcc0;
L_0000017c43f13e90 .concat8 [ 4 2 0 0], LS_0000017c43f13e90_0_0, LS_0000017c43f13e90_0_4;
L_0000017c43f13170 .part L_0000017c43f13e90, 5, 1;
S_0000017c43aad030 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aab8c0;
 .timescale 0 0;
P_0000017c4324ea40 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3ba20 .functor XOR 1, L_0000017c43cf60f0, L_0000017c43f110f0, C4<0>, C4<0>;
v0000017c43b3d2f0_0 .net *"_ivl_1", 0 0, L_0000017c43f110f0;  1 drivers
S_0000017c43aac860 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aad030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3b400 .functor OR 1, L_0000017c43f3c660, L_0000017c43f3c970, C4<0>, C4<0>;
v0000017c43b3de30_0 .net "S", 0 0, L_0000017c43f3c4a0;  1 drivers
v0000017c43b3d890_0 .net "a", 0 0, L_0000017c43f10fb0;  1 drivers
v0000017c43b3c5d0_0 .net "b", 0 0, L_0000017c43f11190;  1 drivers
v0000017c43b3c2b0_0 .net "c", 0 0, L_0000017c43f3b400;  1 drivers
v0000017c43b3d1b0_0 .net "carry_1", 0 0, L_0000017c43f3c660;  1 drivers
v0000017c43b3c530_0 .net "carry_2", 0 0, L_0000017c43f3c970;  1 drivers
v0000017c43b3c210_0 .net "cin", 0 0, L_0000017c43f11230;  1 drivers
v0000017c43b3d9d0_0 .net "sum_1", 0 0, L_0000017c43f3b5c0;  1 drivers
S_0000017c43aad670 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aac860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3b5c0 .functor XOR 1, L_0000017c43f10fb0, L_0000017c43f11190, C4<0>, C4<0>;
L_0000017c43f3c660 .functor AND 1, L_0000017c43f10fb0, L_0000017c43f11190, C4<1>, C4<1>;
v0000017c43b3ba90_0 .net "S", 0 0, L_0000017c43f3b5c0;  alias, 1 drivers
v0000017c43b3d4d0_0 .net "a", 0 0, L_0000017c43f10fb0;  alias, 1 drivers
v0000017c43b3d110_0 .net "b", 0 0, L_0000017c43f11190;  alias, 1 drivers
v0000017c43b3bb30_0 .net "c", 0 0, L_0000017c43f3c660;  alias, 1 drivers
S_0000017c43aacd10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aac860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c4a0 .functor XOR 1, L_0000017c43f3b5c0, L_0000017c43f11230, C4<0>, C4<0>;
L_0000017c43f3c970 .functor AND 1, L_0000017c43f3b5c0, L_0000017c43f11230, C4<1>, C4<1>;
v0000017c43b3ded0_0 .net "S", 0 0, L_0000017c43f3c4a0;  alias, 1 drivers
v0000017c43b3dd90_0 .net "a", 0 0, L_0000017c43f3b5c0;  alias, 1 drivers
v0000017c43b3ccb0_0 .net "b", 0 0, L_0000017c43f11230;  alias, 1 drivers
v0000017c43b3c030_0 .net "c", 0 0, L_0000017c43f3c970;  alias, 1 drivers
S_0000017c43aa97f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aab8c0;
 .timescale 0 0;
P_0000017c4324ea80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f3b080 .functor XOR 1, L_0000017c43cf60f0, L_0000017c43f112d0, C4<0>, C4<0>;
v0000017c43b3dbb0_0 .net *"_ivl_1", 0 0, L_0000017c43f112d0;  1 drivers
S_0000017c43aaba50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa97f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3c0b0 .functor OR 1, L_0000017c43f3c740, L_0000017c43f3c200, C4<0>, C4<0>;
v0000017c43b3d6b0_0 .net "S", 0 0, L_0000017c43f3ca50;  1 drivers
v0000017c43b3c710_0 .net "a", 0 0, L_0000017c43f114b0;  1 drivers
v0000017c43b3c670_0 .net "b", 0 0, L_0000017c43f11730;  1 drivers
v0000017c43b3d750_0 .net "c", 0 0, L_0000017c43f3c0b0;  1 drivers
v0000017c43b3d570_0 .net "carry_1", 0 0, L_0000017c43f3c740;  1 drivers
v0000017c43b3c850_0 .net "carry_2", 0 0, L_0000017c43f3c200;  1 drivers
v0000017c43b3c8f0_0 .net "cin", 0 0, L_0000017c43f119b0;  1 drivers
v0000017c43b3ca30_0 .net "sum_1", 0 0, L_0000017c43f3c040;  1 drivers
S_0000017c43aa7ef0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aaba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c040 .functor XOR 1, L_0000017c43f114b0, L_0000017c43f11730, C4<0>, C4<0>;
L_0000017c43f3c740 .functor AND 1, L_0000017c43f114b0, L_0000017c43f11730, C4<1>, C4<1>;
v0000017c43b3c170_0 .net "S", 0 0, L_0000017c43f3c040;  alias, 1 drivers
v0000017c43b3c7b0_0 .net "a", 0 0, L_0000017c43f114b0;  alias, 1 drivers
v0000017c43b3cd50_0 .net "b", 0 0, L_0000017c43f11730;  alias, 1 drivers
v0000017c43b3cdf0_0 .net "c", 0 0, L_0000017c43f3c740;  alias, 1 drivers
S_0000017c43aa91b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aaba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3ca50 .functor XOR 1, L_0000017c43f3c040, L_0000017c43f119b0, C4<0>, C4<0>;
L_0000017c43f3c200 .functor AND 1, L_0000017c43f3c040, L_0000017c43f119b0, C4<1>, C4<1>;
v0000017c43b3ce90_0 .net "S", 0 0, L_0000017c43f3ca50;  alias, 1 drivers
v0000017c43b3c350_0 .net "a", 0 0, L_0000017c43f3c040;  alias, 1 drivers
v0000017c43b3bbd0_0 .net "b", 0 0, L_0000017c43f119b0;  alias, 1 drivers
v0000017c43b3c3f0_0 .net "c", 0 0, L_0000017c43f3c200;  alias, 1 drivers
S_0000017c43aab0f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aab8c0;
 .timescale 0 0;
P_0000017c4324e700 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f3b4e0 .functor XOR 1, L_0000017c43cf60f0, L_0000017c43f13a30, C4<0>, C4<0>;
v0000017c43b3d610_0 .net *"_ivl_1", 0 0, L_0000017c43f13a30;  1 drivers
S_0000017c43aadb20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aab0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3c270 .functor OR 1, L_0000017c43f3ba90, L_0000017c43f3b8d0, C4<0>, C4<0>;
v0000017c43b3cfd0_0 .net "S", 0 0, L_0000017c43f3b240;  1 drivers
v0000017c43b3d250_0 .net "a", 0 0, L_0000017c43f13990;  1 drivers
v0000017c43b3cc10_0 .net "b", 0 0, L_0000017c43f14070;  1 drivers
v0000017c43b3d390_0 .net "c", 0 0, L_0000017c43f3c270;  1 drivers
v0000017c43b3d070_0 .net "carry_1", 0 0, L_0000017c43f3ba90;  1 drivers
v0000017c43b3dc50_0 .net "carry_2", 0 0, L_0000017c43f3b8d0;  1 drivers
v0000017c43b3db10_0 .net "cin", 0 0, L_0000017c43f129f0;  1 drivers
v0000017c43b3d430_0 .net "sum_1", 0 0, L_0000017c43f3c190;  1 drivers
S_0000017c43aabbe0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aadb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c190 .functor XOR 1, L_0000017c43f13990, L_0000017c43f14070, C4<0>, C4<0>;
L_0000017c43f3ba90 .functor AND 1, L_0000017c43f13990, L_0000017c43f14070, C4<1>, C4<1>;
v0000017c43b3cad0_0 .net "S", 0 0, L_0000017c43f3c190;  alias, 1 drivers
v0000017c43b3bd10_0 .net "a", 0 0, L_0000017c43f13990;  alias, 1 drivers
v0000017c43b3cb70_0 .net "b", 0 0, L_0000017c43f14070;  alias, 1 drivers
v0000017c43b3d930_0 .net "c", 0 0, L_0000017c43f3ba90;  alias, 1 drivers
S_0000017c43aa8210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aadb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3b240 .functor XOR 1, L_0000017c43f3c190, L_0000017c43f129f0, C4<0>, C4<0>;
L_0000017c43f3b8d0 .functor AND 1, L_0000017c43f3c190, L_0000017c43f129f0, C4<1>, C4<1>;
v0000017c43b3cf30_0 .net "S", 0 0, L_0000017c43f3b240;  alias, 1 drivers
v0000017c43b3c490_0 .net "a", 0 0, L_0000017c43f3c190;  alias, 1 drivers
v0000017c43b3d7f0_0 .net "b", 0 0, L_0000017c43f129f0;  alias, 1 drivers
v0000017c43b3da70_0 .net "c", 0 0, L_0000017c43f3b8d0;  alias, 1 drivers
S_0000017c43aad350 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43aab8c0;
 .timescale 0 0;
P_0000017c4324e740 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f3b550 .functor XOR 1, L_0000017c43cf60f0, L_0000017c43f13fd0, C4<0>, C4<0>;
v0000017c43b3f910_0 .net *"_ivl_1", 0 0, L_0000017c43f13fd0;  1 drivers
S_0000017c43aab5a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aad350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3c820 .functor OR 1, L_0000017c43f3bb70, L_0000017c43f3b2b0, C4<0>, C4<0>;
v0000017c43b3bdb0_0 .net "S", 0 0, L_0000017c43f3c7b0;  1 drivers
v0000017c43b3be50_0 .net "a", 0 0, L_0000017c43f15010;  1 drivers
v0000017c43b3bef0_0 .net "b", 0 0, L_0000017c43f13df0;  1 drivers
v0000017c43b3bf90_0 .net "c", 0 0, L_0000017c43f3c820;  1 drivers
v0000017c43b3f190_0 .net "carry_1", 0 0, L_0000017c43f3bb70;  1 drivers
v0000017c43b3f7d0_0 .net "carry_2", 0 0, L_0000017c43f3b2b0;  1 drivers
v0000017c43b3ea10_0 .net "cin", 0 0, L_0000017c43f149d0;  1 drivers
v0000017c43b3f730_0 .net "sum_1", 0 0, L_0000017c43f3bda0;  1 drivers
S_0000017c43aa9340 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aab5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3bda0 .functor XOR 1, L_0000017c43f15010, L_0000017c43f13df0, C4<0>, C4<0>;
L_0000017c43f3bb70 .functor AND 1, L_0000017c43f15010, L_0000017c43f13df0, C4<1>, C4<1>;
v0000017c43b3dcf0_0 .net "S", 0 0, L_0000017c43f3bda0;  alias, 1 drivers
v0000017c43b3b950_0 .net "a", 0 0, L_0000017c43f15010;  alias, 1 drivers
v0000017c43b3c0d0_0 .net "b", 0 0, L_0000017c43f13df0;  alias, 1 drivers
v0000017c43b3df70_0 .net "c", 0 0, L_0000017c43f3bb70;  alias, 1 drivers
S_0000017c43aad1c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aab5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c7b0 .functor XOR 1, L_0000017c43f3bda0, L_0000017c43f149d0, C4<0>, C4<0>;
L_0000017c43f3b2b0 .functor AND 1, L_0000017c43f3bda0, L_0000017c43f149d0, C4<1>, C4<1>;
v0000017c43b3e010_0 .net "S", 0 0, L_0000017c43f3c7b0;  alias, 1 drivers
v0000017c43b3e0b0_0 .net "a", 0 0, L_0000017c43f3bda0;  alias, 1 drivers
v0000017c43b3b9f0_0 .net "b", 0 0, L_0000017c43f149d0;  alias, 1 drivers
v0000017c43b3bc70_0 .net "c", 0 0, L_0000017c43f3b2b0;  alias, 1 drivers
S_0000017c43aaa150 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43aab8c0;
 .timescale 0 0;
P_0000017c4324e800 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f3c890 .functor XOR 1, L_0000017c43cf60f0, L_0000017c43f14b10, C4<0>, C4<0>;
v0000017c43b3f550_0 .net *"_ivl_1", 0 0, L_0000017c43f14b10;  1 drivers
S_0000017c43aaa2e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aaa150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3bcc0 .functor OR 1, L_0000017c43f3bc50, L_0000017c43f3bbe0, C4<0>, C4<0>;
v0000017c43b3e650_0 .net "S", 0 0, L_0000017c43f3bb00;  1 drivers
v0000017c43b3ff50_0 .net "a", 0 0, L_0000017c43f14110;  1 drivers
v0000017c43b3edd0_0 .net "b", 0 0, L_0000017c43f12c70;  1 drivers
v0000017c43b3ec90_0 .net "c", 0 0, L_0000017c43f3bcc0;  1 drivers
v0000017c43b3fa50_0 .net "carry_1", 0 0, L_0000017c43f3bc50;  1 drivers
v0000017c43b40630_0 .net "carry_2", 0 0, L_0000017c43f3bbe0;  1 drivers
v0000017c43b3faf0_0 .net "cin", 0 0, L_0000017c43f13350;  1 drivers
v0000017c43b3f370_0 .net "sum_1", 0 0, L_0000017c43f3c3c0;  1 drivers
S_0000017c43aab410 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aaa2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c3c0 .functor XOR 1, L_0000017c43f14110, L_0000017c43f12c70, C4<0>, C4<0>;
L_0000017c43f3bc50 .functor AND 1, L_0000017c43f14110, L_0000017c43f12c70, C4<1>, C4<1>;
v0000017c43b3e330_0 .net "S", 0 0, L_0000017c43f3c3c0;  alias, 1 drivers
v0000017c43b3f230_0 .net "a", 0 0, L_0000017c43f14110;  alias, 1 drivers
v0000017c43b3f870_0 .net "b", 0 0, L_0000017c43f12c70;  alias, 1 drivers
v0000017c43b40590_0 .net "c", 0 0, L_0000017c43f3bc50;  alias, 1 drivers
S_0000017c43aa83a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aaa2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3bb00 .functor XOR 1, L_0000017c43f3c3c0, L_0000017c43f13350, C4<0>, C4<0>;
L_0000017c43f3bbe0 .functor AND 1, L_0000017c43f3c3c0, L_0000017c43f13350, C4<1>, C4<1>;
v0000017c43b40810_0 .net "S", 0 0, L_0000017c43f3bb00;  alias, 1 drivers
v0000017c43b3f9b0_0 .net "a", 0 0, L_0000017c43f3c3c0;  alias, 1 drivers
v0000017c43b401d0_0 .net "b", 0 0, L_0000017c43f13350;  alias, 1 drivers
v0000017c43b3ef10_0 .net "c", 0 0, L_0000017c43f3bbe0;  alias, 1 drivers
S_0000017c43aac6d0 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f39790 .functor AND 1, L_0000017c43f0efd0, L_0000017c43f10010, C4<1>, C4<1>;
v0000017c43b3e510_0 .net "X", 0 0, L_0000017c43f0efd0;  alias, 1 drivers
v0000017c43b3e830_0 .net "Y", 0 0, L_0000017c43f10010;  alias, 1 drivers
v0000017c43b3e5b0_0 .net "Z", 2 0, L_0000017c43f0e490;  alias, 1 drivers
L_0000017c43cf5d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3fb90_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf5d48;  1 drivers
L_0000017c43cf5d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3ebf0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf5d90;  1 drivers
v0000017c43b40090_0 .net *"_ivl_9", 0 0, L_0000017c43f39790;  1 drivers
L_0000017c43f0e490 .concat8 [ 1 1 1 0], L_0000017c43f39790, L_0000017c43cf5d90, L_0000017c43cf5d48;
S_0000017c43aa8b70 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f39800 .functor AND 1, L_0000017c43f0f890, L_0000017c43f0e7b0, C4<1>, C4<1>;
v0000017c43b40770_0 .net "X", 0 0, L_0000017c43f0f890;  alias, 1 drivers
v0000017c43b3e970_0 .net "Y", 0 0, L_0000017c43f0e7b0;  alias, 1 drivers
v0000017c43b408b0_0 .net "Z", 2 0, L_0000017c43f0ead0;  alias, 1 drivers
L_0000017c43cf5dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3e8d0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf5dd8;  1 drivers
L_0000017c43cf5e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3f2d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf5e20;  1 drivers
v0000017c43b40450_0 .net *"_ivl_9", 0 0, L_0000017c43f39800;  1 drivers
L_0000017c43f0ead0 .concat8 [ 1 1 1 0], L_0000017c43f39800, L_0000017c43cf5e20, L_0000017c43cf5dd8;
S_0000017c43aa94d0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f3a9f0 .functor AND 1, o0000017c43ae5cc8, o0000017c43ae5cf8, C4<1>, C4<1>;
v0000017c43b3f0f0_0 .net "X", 0 0, o0000017c43ae5cc8;  alias, 0 drivers
v0000017c43b3fc30_0 .net "Y", 0 0, o0000017c43ae5cf8;  alias, 0 drivers
v0000017c43b3e150_0 .net "Z", 2 0, L_0000017c43f0ec10;  alias, 1 drivers
L_0000017c43cf5e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3f410_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf5e68;  1 drivers
L_0000017c43cf5eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3fcd0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf5eb0;  1 drivers
v0000017c43b3fd70_0 .net *"_ivl_9", 0 0, L_0000017c43f3a9f0;  1 drivers
L_0000017c43f0ec10 .concat8 [ 1 1 1 0], L_0000017c43f3a9f0, L_0000017c43cf5eb0, L_0000017c43cf5e68;
S_0000017c43aacb80 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a77a00 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a77a38 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a77a70 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43b403b0_0 .net *"_ivl_0", 4 0, L_0000017c43f108d0;  1 drivers
L_0000017c43cf5f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b3e1f0_0 .net *"_ivl_3", 1 0, L_0000017c43cf5f88;  1 drivers
v0000017c43b3e3d0_0 .net *"_ivl_6", 2 0, L_0000017c43f103d0;  1 drivers
L_0000017c43cf5fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b3f4b0_0 .net *"_ivl_8", 1 0, L_0000017c43cf5fd0;  1 drivers
v0000017c43b3e6f0_0 .net "a", 2 0, L_0000017c43f0e490;  alias, 1 drivers
v0000017c43b3f5f0_0 .net "a_out", 4 0, L_0000017c43f10b50;  alias, 1 drivers
L_0000017c43f108d0 .concat [ 3 2 0 0], L_0000017c43f0e490, L_0000017c43cf5f88;
L_0000017c43f103d0 .part L_0000017c43f108d0, 0, 3;
L_0000017c43f10b50 .concat [ 2 3 0 0], L_0000017c43cf5fd0, L_0000017c43f103d0;
S_0000017c43aab730 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a78450 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a78488 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a784c0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43b3ed30_0 .net *"_ivl_0", 4 0, L_0000017c43f10bf0;  1 drivers
L_0000017c43cf6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b3eab0_0 .net *"_ivl_3", 1 0, L_0000017c43cf6018;  1 drivers
v0000017c43b3efb0_0 .net *"_ivl_6", 3 0, L_0000017c43f12630;  1 drivers
L_0000017c43cf6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3f690_0 .net *"_ivl_8", 0 0, L_0000017c43cf6060;  1 drivers
v0000017c43b3eb50_0 .net "a", 2 0, L_0000017c43f11870;  alias, 1 drivers
v0000017c43b41490_0 .net "a_out", 4 0, L_0000017c43f121d0;  alias, 1 drivers
L_0000017c43f10bf0 .concat [ 3 2 0 0], L_0000017c43f11870, L_0000017c43cf6018;
L_0000017c43f12630 .part L_0000017c43f10bf0, 0, 4;
L_0000017c43f121d0 .concat [ 1 4 0 0], L_0000017c43cf6060, L_0000017c43f12630;
S_0000017c43aac090 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43aa4520;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ec00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf5f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3a0c0 .functor BUFZ 1, L_0000017c43cf5f40, C4<0>, C4<0>, C4<0>;
v0000017c43b42f70_0 .net "S", 2 0, L_0000017c43f11870;  alias, 1 drivers
v0000017c43b427f0_0 .net *"_ivl_0", 0 0, L_0000017c43f39db0;  1 drivers
v0000017c43b42070_0 .net *"_ivl_10", 0 0, L_0000017c43f39410;  1 drivers
v0000017c43b42890_0 .net *"_ivl_20", 0 0, L_0000017c43f39640;  1 drivers
v0000017c43b421b0_0 .net *"_ivl_36", 0 0, L_0000017c43f3a0c0;  1 drivers
v0000017c43b42930_0 .net "a", 2 0, L_0000017c43f0ec10;  alias, 1 drivers
v0000017c43b429d0_0 .net "b", 2 0, L_0000017c43f124f0;  alias, 1 drivers
v0000017c43b42ed0_0 .net "b1", 2 0, L_0000017c43f12090;  1 drivers
v0000017c43b42e30_0 .net "c", 0 0, L_0000017c43f10650;  alias, 1 drivers
v0000017c43b43010_0 .net "cin", 0 0, L_0000017c43cf5f40;  1 drivers
v0000017c43b409f0_0 .net "co", 3 0, L_0000017c43f11d70;  1 drivers
L_0000017c43f11eb0 .part L_0000017c43f124f0, 0, 1;
L_0000017c43f12590 .part L_0000017c43f0ec10, 0, 1;
L_0000017c43f106f0 .part L_0000017c43f12090, 0, 1;
L_0000017c43f11f50 .part L_0000017c43f11d70, 0, 1;
L_0000017c43f12770 .part L_0000017c43f124f0, 1, 1;
L_0000017c43f10790 .part L_0000017c43f0ec10, 1, 1;
L_0000017c43f11ff0 .part L_0000017c43f12090, 1, 1;
L_0000017c43f11cd0 .part L_0000017c43f11d70, 1, 1;
L_0000017c43f12090 .concat8 [ 1 1 1 0], L_0000017c43f39db0, L_0000017c43f39410, L_0000017c43f39640;
L_0000017c43f11a50 .part L_0000017c43f124f0, 2, 1;
L_0000017c43f105b0 .part L_0000017c43f0ec10, 2, 1;
L_0000017c43f128b0 .part L_0000017c43f12090, 2, 1;
L_0000017c43f10830 .part L_0000017c43f11d70, 2, 1;
L_0000017c43f11870 .concat8 [ 1 1 1 0], L_0000017c43f3aa60, L_0000017c43f3aad0, L_0000017c43f3a910;
L_0000017c43f11d70 .concat8 [ 1 1 1 1], L_0000017c43f3a0c0, L_0000017c43f3ae50, L_0000017c43f395d0, L_0000017c43f3ab40;
L_0000017c43f10650 .part L_0000017c43f11d70, 3, 1;
S_0000017c43aac540 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aac090;
 .timescale 0 0;
P_0000017c4324eac0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f39db0 .functor XOR 1, L_0000017c43cf5f40, L_0000017c43f11eb0, C4<0>, C4<0>;
v0000017c43b40db0_0 .net *"_ivl_1", 0 0, L_0000017c43f11eb0;  1 drivers
S_0000017c43aa7d60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aac540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3ae50 .functor OR 1, L_0000017c43f394f0, L_0000017c43f3ad70, C4<0>, C4<0>;
v0000017c43b40d10_0 .net "S", 0 0, L_0000017c43f3aa60;  1 drivers
v0000017c43b41990_0 .net "a", 0 0, L_0000017c43f12590;  1 drivers
v0000017c43b42110_0 .net "b", 0 0, L_0000017c43f106f0;  1 drivers
v0000017c43b42a70_0 .net "c", 0 0, L_0000017c43f3ae50;  1 drivers
v0000017c43b41b70_0 .net "carry_1", 0 0, L_0000017c43f394f0;  1 drivers
v0000017c43b42250_0 .net "carry_2", 0 0, L_0000017c43f3ad70;  1 drivers
v0000017c43b41210_0 .net "cin", 0 0, L_0000017c43f11f50;  1 drivers
v0000017c43b42430_0 .net "sum_1", 0 0, L_0000017c43f393a0;  1 drivers
S_0000017c43aaa470 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa7d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f393a0 .functor XOR 1, L_0000017c43f12590, L_0000017c43f106f0, C4<0>, C4<0>;
L_0000017c43f394f0 .functor AND 1, L_0000017c43f12590, L_0000017c43f106f0, C4<1>, C4<1>;
v0000017c43b41850_0 .net "S", 0 0, L_0000017c43f393a0;  alias, 1 drivers
v0000017c43b422f0_0 .net "a", 0 0, L_0000017c43f12590;  alias, 1 drivers
v0000017c43b418f0_0 .net "b", 0 0, L_0000017c43f106f0;  alias, 1 drivers
v0000017c43b41d50_0 .net "c", 0 0, L_0000017c43f394f0;  alias, 1 drivers
S_0000017c43aa78b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa7d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3aa60 .functor XOR 1, L_0000017c43f393a0, L_0000017c43f11f50, C4<0>, C4<0>;
L_0000017c43f3ad70 .functor AND 1, L_0000017c43f393a0, L_0000017c43f11f50, C4<1>, C4<1>;
v0000017c43b426b0_0 .net "S", 0 0, L_0000017c43f3aa60;  alias, 1 drivers
v0000017c43b40a90_0 .net "a", 0 0, L_0000017c43f393a0;  alias, 1 drivers
v0000017c43b40f90_0 .net "b", 0 0, L_0000017c43f11f50;  alias, 1 drivers
v0000017c43b41710_0 .net "c", 0 0, L_0000017c43f3ad70;  alias, 1 drivers
S_0000017c43aacea0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aac090;
 .timescale 0 0;
P_0000017c4324eb00 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f39410 .functor XOR 1, L_0000017c43cf5f40, L_0000017c43f12770, C4<0>, C4<0>;
v0000017c43b42750_0 .net *"_ivl_1", 0 0, L_0000017c43f12770;  1 drivers
S_0000017c43aa86c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aacea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f395d0 .functor OR 1, L_0000017c43f399c0, L_0000017c43f39560, C4<0>, C4<0>;
v0000017c43b41170_0 .net "S", 0 0, L_0000017c43f3aad0;  1 drivers
v0000017c43b40ef0_0 .net "a", 0 0, L_0000017c43f10790;  1 drivers
v0000017c43b42390_0 .net "b", 0 0, L_0000017c43f11ff0;  1 drivers
v0000017c43b41670_0 .net "c", 0 0, L_0000017c43f395d0;  1 drivers
v0000017c43b40bd0_0 .net "carry_1", 0 0, L_0000017c43f399c0;  1 drivers
v0000017c43b41c10_0 .net "carry_2", 0 0, L_0000017c43f39560;  1 drivers
v0000017c43b413f0_0 .net "cin", 0 0, L_0000017c43f11cd0;  1 drivers
v0000017c43b41fd0_0 .net "sum_1", 0 0, L_0000017c43f39480;  1 drivers
S_0000017c43aaa920 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f39480 .functor XOR 1, L_0000017c43f10790, L_0000017c43f11ff0, C4<0>, C4<0>;
L_0000017c43f399c0 .functor AND 1, L_0000017c43f10790, L_0000017c43f11ff0, C4<1>, C4<1>;
v0000017c43b41a30_0 .net "S", 0 0, L_0000017c43f39480;  alias, 1 drivers
v0000017c43b42610_0 .net "a", 0 0, L_0000017c43f10790;  alias, 1 drivers
v0000017c43b410d0_0 .net "b", 0 0, L_0000017c43f11ff0;  alias, 1 drivers
v0000017c43b41530_0 .net "c", 0 0, L_0000017c43f399c0;  alias, 1 drivers
S_0000017c43aabd70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3aad0 .functor XOR 1, L_0000017c43f39480, L_0000017c43f11cd0, C4<0>, C4<0>;
L_0000017c43f39560 .functor AND 1, L_0000017c43f39480, L_0000017c43f11cd0, C4<1>, C4<1>;
v0000017c43b412b0_0 .net "S", 0 0, L_0000017c43f3aad0;  alias, 1 drivers
v0000017c43b41350_0 .net "a", 0 0, L_0000017c43f39480;  alias, 1 drivers
v0000017c43b415d0_0 .net "b", 0 0, L_0000017c43f11cd0;  alias, 1 drivers
v0000017c43b424d0_0 .net "c", 0 0, L_0000017c43f39560;  alias, 1 drivers
S_0000017c43aac9f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aac090;
 .timescale 0 0;
P_0000017c4324eb40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f39640 .functor XOR 1, L_0000017c43cf5f40, L_0000017c43f11a50, C4<0>, C4<0>;
v0000017c43b41f30_0 .net *"_ivl_1", 0 0, L_0000017c43f11a50;  1 drivers
S_0000017c43aad4e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aac9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3ab40 .functor OR 1, L_0000017c43f39aa0, L_0000017c43f3a050, C4<0>, C4<0>;
v0000017c43b40c70_0 .net "S", 0 0, L_0000017c43f3a910;  1 drivers
v0000017c43b41df0_0 .net "a", 0 0, L_0000017c43f105b0;  1 drivers
v0000017c43b40950_0 .net "b", 0 0, L_0000017c43f128b0;  1 drivers
v0000017c43b41ad0_0 .net "c", 0 0, L_0000017c43f3ab40;  1 drivers
v0000017c43b42570_0 .net "carry_1", 0 0, L_0000017c43f39aa0;  1 drivers
v0000017c43b42c50_0 .net "carry_2", 0 0, L_0000017c43f3a050;  1 drivers
v0000017c43b41cb0_0 .net "cin", 0 0, L_0000017c43f10830;  1 drivers
v0000017c43b41e90_0 .net "sum_1", 0 0, L_0000017c43f3a1a0;  1 drivers
S_0000017c43aa8080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aad4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3a1a0 .functor XOR 1, L_0000017c43f105b0, L_0000017c43f128b0, C4<0>, C4<0>;
L_0000017c43f39aa0 .functor AND 1, L_0000017c43f105b0, L_0000017c43f128b0, C4<1>, C4<1>;
v0000017c43b42cf0_0 .net "S", 0 0, L_0000017c43f3a1a0;  alias, 1 drivers
v0000017c43b42b10_0 .net "a", 0 0, L_0000017c43f105b0;  alias, 1 drivers
v0000017c43b41030_0 .net "b", 0 0, L_0000017c43f128b0;  alias, 1 drivers
v0000017c43b430b0_0 .net "c", 0 0, L_0000017c43f39aa0;  alias, 1 drivers
S_0000017c43aabf00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aad4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3a910 .functor XOR 1, L_0000017c43f3a1a0, L_0000017c43f10830, C4<0>, C4<0>;
L_0000017c43f3a050 .functor AND 1, L_0000017c43f3a1a0, L_0000017c43f10830, C4<1>, C4<1>;
v0000017c43b417b0_0 .net "S", 0 0, L_0000017c43f3a910;  alias, 1 drivers
v0000017c43b42bb0_0 .net "a", 0 0, L_0000017c43f3a1a0;  alias, 1 drivers
v0000017c43b42d90_0 .net "b", 0 0, L_0000017c43f10830;  alias, 1 drivers
v0000017c43b40e50_0 .net "c", 0 0, L_0000017c43f3a050;  alias, 1 drivers
S_0000017c43aa8850 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43b548b0_0 .net "F1", 4 0, L_0000017c43f137b0;  1 drivers
v0000017c43b53550_0 .net "F2", 4 0, L_0000017c43f15970;  1 drivers
o0000017c43aeb938 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43b52a10_0 .net "F3", 4 0, o0000017c43aeb938;  0 drivers
v0000017c43b535f0_0 .net "X", 2 0, L_0000017c43f0a1b0;  alias, 1 drivers
v0000017c43b52b50_0 .net "Xl", 0 0, L_0000017c43f14c50;  1 drivers
o0000017c43aebd58 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43b523d0_0 .net "Xm", 0 0, o0000017c43aebd58;  0 drivers
v0000017c43b52e70_0 .net "Xm1", 0 0, L_0000017c43f3be10;  1 drivers
v0000017c43b52470_0 .net "Xms", 2 0, L_0000017c43f14890;  1 drivers
v0000017c43b53690_0 .net "Xr", 0 0, L_0000017c43f138f0;  1 drivers
v0000017c43b52f10_0 .net "Y", 2 0, L_0000017c43f0d770;  alias, 1 drivers
v0000017c43b52830_0 .net "Yl", 0 0, L_0000017c43f141b0;  1 drivers
o0000017c43aebd88 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43b52150_0 .net "Ym", 0 0, o0000017c43aebd88;  0 drivers
v0000017c43b53050_0 .net "Ym1", 0 0, L_0000017c43f3c510;  1 drivers
v0000017c43b521f0_0 .net "Yr", 0 0, L_0000017c43f14d90;  1 drivers
v0000017c43b53730_0 .net "Z", 4 0, L_0000017c43f162d0;  alias, 1 drivers
v0000017c43b53eb0_0 .net "Z1", 2 0, L_0000017c43f14390;  1 drivers
v0000017c43b54130_0 .net "Z2", 2 0, L_0000017c43f14250;  1 drivers
v0000017c43b52fb0_0 .net "Z3", 2 0, L_0000017c43f13850;  1 drivers
v0000017c43b532d0_0 .net "ZF", 4 0, L_0000017c43f16230;  1 drivers
v0000017c43b528d0_0 .net "bin", 0 0, L_0000017c43f13530;  1 drivers
v0000017c43b53370_0 .net "cout1", 0 0, L_0000017c43f13f30;  1 drivers
v0000017c43b534b0_0 .net "cout2", 0 0, L_0000017c43f14610;  1 drivers
v0000017c43b53b90_0 .net "cout3", 0 0, L_0000017c43f14cf0;  1 drivers
v0000017c43b53e10_0 .net "cout4", 0 0, L_0000017c43f15470;  1 drivers
v0000017c43b54270_0 .net "cout5", 0 0, L_0000017c43f17590;  1 drivers
v0000017c43b55850_0 .net "sub_ans", 2 0, L_0000017c43f13210;  1 drivers
L_0000017c43f138f0 .part L_0000017c43f0a1b0, 1, 1;
L_0000017c43f14c50 .part L_0000017c43f0a1b0, 0, 1;
L_0000017c43f14d90 .part L_0000017c43f0d770, 1, 1;
L_0000017c43f141b0 .part L_0000017c43f0d770, 0, 1;
S_0000017c43aab280 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ec80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3c9e0 .functor BUFZ 1, L_0000017c43cf6138, C4<0>, C4<0>, C4<0>;
v0000017c43b456d0_0 .net "S", 0 0, L_0000017c43f3be10;  alias, 1 drivers
v0000017c43b440f0_0 .net *"_ivl_7", 0 0, L_0000017c43f3c9e0;  1 drivers
v0000017c43b436f0_0 .net "a", 0 0, L_0000017c43f138f0;  alias, 1 drivers
v0000017c43b445f0_0 .net "b", 0 0, L_0000017c43f14c50;  alias, 1 drivers
v0000017c43b45810_0 .net "b1", 0 0, L_0000017c43f3b320;  1 drivers
v0000017c43b43b50_0 .net "c", 0 0, L_0000017c43f13f30;  alias, 1 drivers
v0000017c43b43bf0_0 .net "cin", 0 0, L_0000017c43cf6138;  1 drivers
v0000017c43b449b0_0 .net "co", 1 0, L_0000017c43f12ef0;  1 drivers
L_0000017c43f142f0 .part L_0000017c43f12ef0, 0, 1;
L_0000017c43f12ef0 .concat8 [ 1 1 0 0], L_0000017c43f3c9e0, L_0000017c43f3af30;
L_0000017c43f13f30 .part L_0000017c43f12ef0, 1, 1;
S_0000017c43aa8d00 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aab280;
 .timescale 0 0;
P_0000017c4324ee80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3b320 .functor XOR 1, L_0000017c43cf6138, L_0000017c43f14c50, C4<0>, C4<0>;
S_0000017c43aa89e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa8d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3af30 .functor OR 1, L_0000017c43f3bfd0, L_0000017c43f3be80, C4<0>, C4<0>;
v0000017c43b43f10_0 .net "S", 0 0, L_0000017c43f3be10;  alias, 1 drivers
v0000017c43b45090_0 .net "a", 0 0, L_0000017c43f138f0;  alias, 1 drivers
v0000017c43b43510_0 .net "b", 0 0, L_0000017c43f3b320;  alias, 1 drivers
v0000017c43b45590_0 .net "c", 0 0, L_0000017c43f3af30;  1 drivers
v0000017c43b43fb0_0 .net "carry_1", 0 0, L_0000017c43f3bfd0;  1 drivers
v0000017c43b435b0_0 .net "carry_2", 0 0, L_0000017c43f3be80;  1 drivers
v0000017c43b45630_0 .net "cin", 0 0, L_0000017c43f142f0;  1 drivers
v0000017c43b44370_0 .net "sum_1", 0 0, L_0000017c43f3c900;  1 drivers
S_0000017c43aad990 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c900 .functor XOR 1, L_0000017c43f138f0, L_0000017c43f3b320, C4<0>, C4<0>;
L_0000017c43f3bfd0 .functor AND 1, L_0000017c43f138f0, L_0000017c43f3b320, C4<1>, C4<1>;
v0000017c43b43470_0 .net "S", 0 0, L_0000017c43f3c900;  alias, 1 drivers
v0000017c43b44550_0 .net "a", 0 0, L_0000017c43f138f0;  alias, 1 drivers
v0000017c43b43ab0_0 .net "b", 0 0, L_0000017c43f3b320;  alias, 1 drivers
v0000017c43b433d0_0 .net "c", 0 0, L_0000017c43f3bfd0;  alias, 1 drivers
S_0000017c43aaadd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3be10 .functor XOR 1, L_0000017c43f3c900, L_0000017c43f142f0, C4<0>, C4<0>;
L_0000017c43f3be80 .functor AND 1, L_0000017c43f3c900, L_0000017c43f142f0, C4<1>, C4<1>;
v0000017c43b44ff0_0 .net "S", 0 0, L_0000017c43f3be10;  alias, 1 drivers
v0000017c43b43e70_0 .net "a", 0 0, L_0000017c43f3c900;  alias, 1 drivers
v0000017c43b44e10_0 .net "b", 0 0, L_0000017c43f142f0;  alias, 1 drivers
v0000017c43b44d70_0 .net "c", 0 0, L_0000017c43f3be80;  alias, 1 drivers
S_0000017c43aac3b0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ef40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf6180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3b6a0 .functor BUFZ 1, L_0000017c43cf6180, C4<0>, C4<0>, C4<0>;
v0000017c43b46990_0 .net "S", 0 0, L_0000017c43f3c510;  alias, 1 drivers
v0000017c43b462b0_0 .net *"_ivl_7", 0 0, L_0000017c43f3b6a0;  1 drivers
v0000017c43b47890_0 .net "a", 0 0, L_0000017c43f14d90;  alias, 1 drivers
v0000017c43b45d10_0 .net "b", 0 0, L_0000017c43f141b0;  alias, 1 drivers
v0000017c43b472f0_0 .net "b1", 0 0, L_0000017c43f3b390;  1 drivers
v0000017c43b46530_0 .net "c", 0 0, L_0000017c43f14610;  alias, 1 drivers
v0000017c43b47750_0 .net "cin", 0 0, L_0000017c43cf6180;  1 drivers
v0000017c43b45bd0_0 .net "co", 1 0, L_0000017c43f12f90;  1 drivers
L_0000017c43f13ad0 .part L_0000017c43f12f90, 0, 1;
L_0000017c43f12f90 .concat8 [ 1 1 0 0], L_0000017c43f3b6a0, L_0000017c43f3bef0;
L_0000017c43f14610 .part L_0000017c43f12f90, 1, 1;
S_0000017c43aa9660 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aac3b0;
 .timescale 0 0;
P_0000017c4324ecc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3b390 .functor XOR 1, L_0000017c43cf6180, L_0000017c43f141b0, C4<0>, C4<0>;
S_0000017c43aad800 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa9660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3bef0 .functor OR 1, L_0000017c43f3b470, L_0000017c43f3b630, C4<0>, C4<0>;
v0000017c43b44910_0 .net "S", 0 0, L_0000017c43f3c510;  alias, 1 drivers
v0000017c43b44730_0 .net "a", 0 0, L_0000017c43f14d90;  alias, 1 drivers
v0000017c43b44870_0 .net "b", 0 0, L_0000017c43f3b390;  alias, 1 drivers
v0000017c43b431f0_0 .net "c", 0 0, L_0000017c43f3bef0;  1 drivers
v0000017c43b44c30_0 .net "carry_1", 0 0, L_0000017c43f3b470;  1 drivers
v0000017c43b44cd0_0 .net "carry_2", 0 0, L_0000017c43f3b630;  1 drivers
v0000017c43b44eb0_0 .net "cin", 0 0, L_0000017c43f13ad0;  1 drivers
v0000017c43b47d90_0 .net "sum_1", 0 0, L_0000017c43f3cac0;  1 drivers
S_0000017c43aaa600 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3cac0 .functor XOR 1, L_0000017c43f14d90, L_0000017c43f3b390, C4<0>, C4<0>;
L_0000017c43f3b470 .functor AND 1, L_0000017c43f14d90, L_0000017c43f3b390, C4<1>, C4<1>;
v0000017c43b44050_0 .net "S", 0 0, L_0000017c43f3cac0;  alias, 1 drivers
v0000017c43b444b0_0 .net "a", 0 0, L_0000017c43f14d90;  alias, 1 drivers
v0000017c43b442d0_0 .net "b", 0 0, L_0000017c43f3b390;  alias, 1 drivers
v0000017c43b44410_0 .net "c", 0 0, L_0000017c43f3b470;  alias, 1 drivers
S_0000017c43aac220 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3c510 .functor XOR 1, L_0000017c43f3cac0, L_0000017c43f13ad0, C4<0>, C4<0>;
L_0000017c43f3b630 .functor AND 1, L_0000017c43f3cac0, L_0000017c43f13ad0, C4<1>, C4<1>;
v0000017c43b45770_0 .net "S", 0 0, L_0000017c43f3c510;  alias, 1 drivers
v0000017c43b44b90_0 .net "a", 0 0, L_0000017c43f3cac0;  alias, 1 drivers
v0000017c43b44690_0 .net "b", 0 0, L_0000017c43f13ad0;  alias, 1 drivers
v0000017c43b458b0_0 .net "c", 0 0, L_0000017c43f3b630;  alias, 1 drivers
S_0000017c43aa7a40 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ed00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3ccf0 .functor BUFZ 1, L_0000017c43cf6378, C4<0>, C4<0>, C4<0>;
v0000017c43b480b0_0 .net "S", 2 0, L_0000017c43f14890;  alias, 1 drivers
v0000017c43b45a90_0 .net *"_ivl_0", 0 0, L_0000017c43f3c350;  1 drivers
v0000017c43b45b30_0 .net *"_ivl_10", 0 0, L_0000017c43f3e1f0;  1 drivers
v0000017c43b45f90_0 .net *"_ivl_20", 0 0, L_0000017c43f3cf90;  1 drivers
v0000017c43b48970_0 .net *"_ivl_36", 0 0, L_0000017c43f3ccf0;  1 drivers
v0000017c43b497d0_0 .net "a", 2 0, L_0000017c43f14390;  alias, 1 drivers
v0000017c43b488d0_0 .net "b", 2 0, L_0000017c43f14250;  alias, 1 drivers
v0000017c43b49190_0 .net "b1", 2 0, L_0000017c43f14430;  1 drivers
v0000017c43b485b0_0 .net "c", 0 0, L_0000017c43f14cf0;  alias, 1 drivers
v0000017c43b494b0_0 .net "cin", 0 0, L_0000017c43cf6378;  1 drivers
v0000017c43b48830_0 .net "co", 3 0, L_0000017c43f14930;  1 drivers
L_0000017c43f13030 .part L_0000017c43f14250, 0, 1;
L_0000017c43f12b30 .part L_0000017c43f14390, 0, 1;
L_0000017c43f144d0 .part L_0000017c43f14430, 0, 1;
L_0000017c43f14750 .part L_0000017c43f14930, 0, 1;
L_0000017c43f146b0 .part L_0000017c43f14250, 1, 1;
L_0000017c43f135d0 .part L_0000017c43f14390, 1, 1;
L_0000017c43f132b0 .part L_0000017c43f14430, 1, 1;
L_0000017c43f14a70 .part L_0000017c43f14930, 1, 1;
L_0000017c43f14430 .concat8 [ 1 1 1 0], L_0000017c43f3c350, L_0000017c43f3e1f0, L_0000017c43f3cf90;
L_0000017c43f13b70 .part L_0000017c43f14250, 2, 1;
L_0000017c43f13d50 .part L_0000017c43f14390, 2, 1;
L_0000017c43f147f0 .part L_0000017c43f14430, 2, 1;
L_0000017c43f12bd0 .part L_0000017c43f14930, 2, 1;
L_0000017c43f14890 .concat8 [ 1 1 1 0], L_0000017c43f3d9a0, L_0000017c43f3cba0, L_0000017c43f3cc10;
L_0000017c43f14930 .concat8 [ 1 1 1 1], L_0000017c43f3ccf0, L_0000017c43f3cf20, L_0000017c43f3da10, L_0000017c43f3daf0;
L_0000017c43f14cf0 .part L_0000017c43f14930, 3, 1;
S_0000017c43aa9ca0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aa7a40;
 .timescale 0 0;
P_0000017c4324ef80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3c350 .functor XOR 1, L_0000017c43cf6378, L_0000017c43f13030, C4<0>, C4<0>;
v0000017c43b45950_0 .net *"_ivl_1", 0 0, L_0000017c43f13030;  1 drivers
S_0000017c43aa8e90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa9ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3cf20 .functor OR 1, L_0000017c43f3e180, L_0000017c43f3e490, C4<0>, C4<0>;
v0000017c43b47930_0 .net "S", 0 0, L_0000017c43f3d9a0;  1 drivers
v0000017c43b45db0_0 .net "a", 0 0, L_0000017c43f12b30;  1 drivers
v0000017c43b47bb0_0 .net "b", 0 0, L_0000017c43f144d0;  1 drivers
v0000017c43b46fd0_0 .net "c", 0 0, L_0000017c43f3cf20;  1 drivers
v0000017c43b45e50_0 .net "carry_1", 0 0, L_0000017c43f3e180;  1 drivers
v0000017c43b46df0_0 .net "carry_2", 0 0, L_0000017c43f3e490;  1 drivers
v0000017c43b46e90_0 .net "cin", 0 0, L_0000017c43f14750;  1 drivers
v0000017c43b47250_0 .net "sum_1", 0 0, L_0000017c43f3de00;  1 drivers
S_0000017c43aa9980 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa8e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3de00 .functor XOR 1, L_0000017c43f12b30, L_0000017c43f144d0, C4<0>, C4<0>;
L_0000017c43f3e180 .functor AND 1, L_0000017c43f12b30, L_0000017c43f144d0, C4<1>, C4<1>;
v0000017c43b46d50_0 .net "S", 0 0, L_0000017c43f3de00;  alias, 1 drivers
v0000017c43b46210_0 .net "a", 0 0, L_0000017c43f12b30;  alias, 1 drivers
v0000017c43b45c70_0 .net "b", 0 0, L_0000017c43f144d0;  alias, 1 drivers
v0000017c43b46350_0 .net "c", 0 0, L_0000017c43f3e180;  alias, 1 drivers
S_0000017c43aa7bd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa8e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d9a0 .functor XOR 1, L_0000017c43f3de00, L_0000017c43f14750, C4<0>, C4<0>;
L_0000017c43f3e490 .functor AND 1, L_0000017c43f3de00, L_0000017c43f14750, C4<1>, C4<1>;
v0000017c43b46670_0 .net "S", 0 0, L_0000017c43f3d9a0;  alias, 1 drivers
v0000017c43b47610_0 .net "a", 0 0, L_0000017c43f3de00;  alias, 1 drivers
v0000017c43b47570_0 .net "b", 0 0, L_0000017c43f14750;  alias, 1 drivers
v0000017c43b465d0_0 .net "c", 0 0, L_0000017c43f3e490;  alias, 1 drivers
S_0000017c43aa8530 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aa7a40;
 .timescale 0 0;
P_0000017c432500c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f3e1f0 .functor XOR 1, L_0000017c43cf6378, L_0000017c43f146b0, C4<0>, C4<0>;
v0000017c43b47110_0 .net *"_ivl_1", 0 0, L_0000017c43f146b0;  1 drivers
S_0000017c43aa9020 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3da10 .functor OR 1, L_0000017c43f3dee0, L_0000017c43f3de70, C4<0>, C4<0>;
v0000017c43b46cb0_0 .net "S", 0 0, L_0000017c43f3cba0;  1 drivers
v0000017c43b467b0_0 .net "a", 0 0, L_0000017c43f135d0;  1 drivers
v0000017c43b46710_0 .net "b", 0 0, L_0000017c43f132b0;  1 drivers
v0000017c43b468f0_0 .net "c", 0 0, L_0000017c43f3da10;  1 drivers
v0000017c43b46490_0 .net "carry_1", 0 0, L_0000017c43f3dee0;  1 drivers
v0000017c43b46a30_0 .net "carry_2", 0 0, L_0000017c43f3de70;  1 drivers
v0000017c43b459f0_0 .net "cin", 0 0, L_0000017c43f14a70;  1 drivers
v0000017c43b47a70_0 .net "sum_1", 0 0, L_0000017c43f3cb30;  1 drivers
S_0000017c43aa9b10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aa9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3cb30 .functor XOR 1, L_0000017c43f135d0, L_0000017c43f132b0, C4<0>, C4<0>;
L_0000017c43f3dee0 .functor AND 1, L_0000017c43f135d0, L_0000017c43f132b0, C4<1>, C4<1>;
v0000017c43b46f30_0 .net "S", 0 0, L_0000017c43f3cb30;  alias, 1 drivers
v0000017c43b463f0_0 .net "a", 0 0, L_0000017c43f135d0;  alias, 1 drivers
v0000017c43b477f0_0 .net "b", 0 0, L_0000017c43f132b0;  alias, 1 drivers
v0000017c43b479d0_0 .net "c", 0 0, L_0000017c43f3dee0;  alias, 1 drivers
S_0000017c43aa9e30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aa9020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3cba0 .functor XOR 1, L_0000017c43f3cb30, L_0000017c43f14a70, C4<0>, C4<0>;
L_0000017c43f3de70 .functor AND 1, L_0000017c43f3cb30, L_0000017c43f14a70, C4<1>, C4<1>;
v0000017c43b46170_0 .net "S", 0 0, L_0000017c43f3cba0;  alias, 1 drivers
v0000017c43b47cf0_0 .net "a", 0 0, L_0000017c43f3cb30;  alias, 1 drivers
v0000017c43b47070_0 .net "b", 0 0, L_0000017c43f14a70;  alias, 1 drivers
v0000017c43b46850_0 .net "c", 0 0, L_0000017c43f3de70;  alias, 1 drivers
S_0000017c43aa9fc0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aa7a40;
 .timescale 0 0;
P_0000017c4324fd00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f3cf90 .functor XOR 1, L_0000017c43cf6378, L_0000017c43f13b70, C4<0>, C4<0>;
v0000017c43b47f70_0 .net *"_ivl_1", 0 0, L_0000017c43f13b70;  1 drivers
S_0000017c43aaa790 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aa9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3daf0 .functor OR 1, L_0000017c43f3d000, L_0000017c43f3d7e0, C4<0>, C4<0>;
v0000017c43b460d0_0 .net "S", 0 0, L_0000017c43f3cc10;  1 drivers
v0000017c43b46b70_0 .net "a", 0 0, L_0000017c43f13d50;  1 drivers
v0000017c43b47c50_0 .net "b", 0 0, L_0000017c43f147f0;  1 drivers
v0000017c43b46c10_0 .net "c", 0 0, L_0000017c43f3daf0;  1 drivers
v0000017c43b47e30_0 .net "carry_1", 0 0, L_0000017c43f3d000;  1 drivers
v0000017c43b48010_0 .net "carry_2", 0 0, L_0000017c43f3d7e0;  1 drivers
v0000017c43b47ed0_0 .net "cin", 0 0, L_0000017c43f12bd0;  1 drivers
v0000017c43b46030_0 .net "sum_1", 0 0, L_0000017c43f3d5b0;  1 drivers
S_0000017c43aaaf60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aaa790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d5b0 .functor XOR 1, L_0000017c43f13d50, L_0000017c43f147f0, C4<0>, C4<0>;
L_0000017c43f3d000 .functor AND 1, L_0000017c43f13d50, L_0000017c43f147f0, C4<1>, C4<1>;
v0000017c43b47b10_0 .net "S", 0 0, L_0000017c43f3d5b0;  alias, 1 drivers
v0000017c43b471b0_0 .net "a", 0 0, L_0000017c43f13d50;  alias, 1 drivers
v0000017c43b476b0_0 .net "b", 0 0, L_0000017c43f147f0;  alias, 1 drivers
v0000017c43b47390_0 .net "c", 0 0, L_0000017c43f3d000;  alias, 1 drivers
S_0000017c43aaf420 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aaa790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3cc10 .functor XOR 1, L_0000017c43f3d5b0, L_0000017c43f12bd0, C4<0>, C4<0>;
L_0000017c43f3d7e0 .functor AND 1, L_0000017c43f3d5b0, L_0000017c43f12bd0, C4<1>, C4<1>;
v0000017c43b46ad0_0 .net "S", 0 0, L_0000017c43f3cc10;  alias, 1 drivers
v0000017c43b45ef0_0 .net "a", 0 0, L_0000017c43f3d5b0;  alias, 1 drivers
v0000017c43b47430_0 .net "b", 0 0, L_0000017c43f12bd0;  alias, 1 drivers
v0000017c43b474d0_0 .net "c", 0 0, L_0000017c43f3d7e0;  alias, 1 drivers
S_0000017c43aaf100 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324fd80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf6528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3ee30 .functor BUFZ 1, L_0000017c43cf6528, C4<0>, C4<0>, C4<0>;
v0000017c43b4b850_0 .net "S", 4 0, L_0000017c43f16230;  alias, 1 drivers
v0000017c43b4adb0_0 .net *"_ivl_0", 0 0, L_0000017c43f3d700;  1 drivers
v0000017c43b4c2f0_0 .net *"_ivl_10", 0 0, L_0000017c43f3d310;  1 drivers
v0000017c43b4b5d0_0 .net *"_ivl_20", 0 0, L_0000017c43f3e110;  1 drivers
v0000017c43b4c890_0 .net *"_ivl_30", 0 0, L_0000017c43f3d380;  1 drivers
v0000017c43b4cb10_0 .net *"_ivl_40", 0 0, L_0000017c43f3d930;  1 drivers
v0000017c43b4cbb0_0 .net *"_ivl_56", 0 0, L_0000017c43f3ee30;  1 drivers
v0000017c43b4a9f0_0 .net "a", 4 0, L_0000017c43f137b0;  alias, 1 drivers
v0000017c43b4b670_0 .net "b", 4 0, L_0000017c43f15970;  alias, 1 drivers
v0000017c43b4bad0_0 .net "b1", 4 0, L_0000017c43f16b90;  1 drivers
v0000017c43b4aa90_0 .net "c", 0 0, L_0000017c43f15470;  alias, 1 drivers
v0000017c43b4b8f0_0 .net "cin", 0 0, L_0000017c43cf6528;  1 drivers
v0000017c43b4ad10_0 .net "co", 5 0, L_0000017c43f15150;  1 drivers
L_0000017c43f160f0 .part L_0000017c43f15970, 0, 1;
L_0000017c43f151f0 .part L_0000017c43f137b0, 0, 1;
L_0000017c43f15290 .part L_0000017c43f16b90, 0, 1;
L_0000017c43f17630 .part L_0000017c43f15150, 0, 1;
L_0000017c43f17310 .part L_0000017c43f15970, 1, 1;
L_0000017c43f16af0 .part L_0000017c43f137b0, 1, 1;
L_0000017c43f15e70 .part L_0000017c43f16b90, 1, 1;
L_0000017c43f15b50 .part L_0000017c43f15150, 1, 1;
L_0000017c43f16c30 .part L_0000017c43f15970, 2, 1;
L_0000017c43f15a10 .part L_0000017c43f137b0, 2, 1;
L_0000017c43f178b0 .part L_0000017c43f16b90, 2, 1;
L_0000017c43f17770 .part L_0000017c43f15150, 2, 1;
L_0000017c43f17810 .part L_0000017c43f15970, 3, 1;
L_0000017c43f173b0 .part L_0000017c43f137b0, 3, 1;
L_0000017c43f15fb0 .part L_0000017c43f16b90, 3, 1;
L_0000017c43f15330 .part L_0000017c43f15150, 3, 1;
LS_0000017c43f16b90_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3d700, L_0000017c43f3d310, L_0000017c43f3e110, L_0000017c43f3d380;
LS_0000017c43f16b90_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3d930;
L_0000017c43f16b90 .concat8 [ 4 1 0 0], LS_0000017c43f16b90_0_0, LS_0000017c43f16b90_0_4;
L_0000017c43f15650 .part L_0000017c43f15970, 4, 1;
L_0000017c43f17130 .part L_0000017c43f137b0, 4, 1;
L_0000017c43f15830 .part L_0000017c43f16b90, 4, 1;
L_0000017c43f16190 .part L_0000017c43f15150, 4, 1;
LS_0000017c43f16230_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3d4d0, L_0000017c43f3e650, L_0000017c43f3d230, L_0000017c43f3d690;
LS_0000017c43f16230_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3ec00;
L_0000017c43f16230 .concat8 [ 4 1 0 0], LS_0000017c43f16230_0_0, LS_0000017c43f16230_0_4;
LS_0000017c43f15150_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3ee30, L_0000017c43f3d8c0, L_0000017c43f3e0a0, L_0000017c43f3d2a0;
LS_0000017c43f15150_0_4 .concat8 [ 1 1 0 0], L_0000017c43f3d770, L_0000017c43f3ece0;
L_0000017c43f15150 .concat8 [ 4 2 0 0], LS_0000017c43f15150_0_0, LS_0000017c43f15150_0_4;
L_0000017c43f15470 .part L_0000017c43f15150, 5, 1;
S_0000017c43ab0550 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aaf100;
 .timescale 0 0;
P_0000017c43250280 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3d700 .functor XOR 1, L_0000017c43cf6528, L_0000017c43f160f0, C4<0>, C4<0>;
v0000017c43b486f0_0 .net *"_ivl_1", 0 0, L_0000017c43f160f0;  1 drivers
S_0000017c43ab2940 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab0550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3d8c0 .functor OR 1, L_0000017c43f3e340, L_0000017c43f3ce40, C4<0>, C4<0>;
v0000017c43b48b50_0 .net "S", 0 0, L_0000017c43f3d4d0;  1 drivers
v0000017c43b4a810_0 .net "a", 0 0, L_0000017c43f151f0;  1 drivers
v0000017c43b49910_0 .net "b", 0 0, L_0000017c43f15290;  1 drivers
v0000017c43b4a1d0_0 .net "c", 0 0, L_0000017c43f3d8c0;  1 drivers
v0000017c43b48bf0_0 .net "carry_1", 0 0, L_0000017c43f3e340;  1 drivers
v0000017c43b48c90_0 .net "carry_2", 0 0, L_0000017c43f3ce40;  1 drivers
v0000017c43b49c30_0 .net "cin", 0 0, L_0000017c43f17630;  1 drivers
v0000017c43b48e70_0 .net "sum_1", 0 0, L_0000017c43f3d620;  1 drivers
S_0000017c43aaec50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d620 .functor XOR 1, L_0000017c43f151f0, L_0000017c43f15290, C4<0>, C4<0>;
L_0000017c43f3e340 .functor AND 1, L_0000017c43f151f0, L_0000017c43f15290, C4<1>, C4<1>;
v0000017c43b48290_0 .net "S", 0 0, L_0000017c43f3d620;  alias, 1 drivers
v0000017c43b48330_0 .net "a", 0 0, L_0000017c43f151f0;  alias, 1 drivers
v0000017c43b4a6d0_0 .net "b", 0 0, L_0000017c43f15290;  alias, 1 drivers
v0000017c43b49230_0 .net "c", 0 0, L_0000017c43f3e340;  alias, 1 drivers
S_0000017c43ab2ad0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d4d0 .functor XOR 1, L_0000017c43f3d620, L_0000017c43f17630, C4<0>, C4<0>;
L_0000017c43f3ce40 .functor AND 1, L_0000017c43f3d620, L_0000017c43f17630, C4<1>, C4<1>;
v0000017c43b48a10_0 .net "S", 0 0, L_0000017c43f3d4d0;  alias, 1 drivers
v0000017c43b4a270_0 .net "a", 0 0, L_0000017c43f3d620;  alias, 1 drivers
v0000017c43b48ab0_0 .net "b", 0 0, L_0000017c43f17630;  alias, 1 drivers
v0000017c43b495f0_0 .net "c", 0 0, L_0000017c43f3ce40;  alias, 1 drivers
S_0000017c43ab1680 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aaf100;
 .timescale 0 0;
P_0000017c4324f480 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f3d310 .functor XOR 1, L_0000017c43cf6528, L_0000017c43f17310, C4<0>, C4<0>;
v0000017c43b49730_0 .net *"_ivl_1", 0 0, L_0000017c43f17310;  1 drivers
S_0000017c43ab2490 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3e0a0 .functor OR 1, L_0000017c43f3e3b0, L_0000017c43f3e6c0, C4<0>, C4<0>;
v0000017c43b49eb0_0 .net "S", 0 0, L_0000017c43f3e650;  1 drivers
v0000017c43b48790_0 .net "a", 0 0, L_0000017c43f16af0;  1 drivers
v0000017c43b48f10_0 .net "b", 0 0, L_0000017c43f15e70;  1 drivers
v0000017c43b48fb0_0 .net "c", 0 0, L_0000017c43f3e0a0;  1 drivers
v0000017c43b49050_0 .net "carry_1", 0 0, L_0000017c43f3e3b0;  1 drivers
v0000017c43b490f0_0 .net "carry_2", 0 0, L_0000017c43f3e6c0;  1 drivers
v0000017c43b492d0_0 .net "cin", 0 0, L_0000017c43f15b50;  1 drivers
v0000017c43b4a3b0_0 .net "sum_1", 0 0, L_0000017c43f3d1c0;  1 drivers
S_0000017c43ab1e50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab2490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d1c0 .functor XOR 1, L_0000017c43f16af0, L_0000017c43f15e70, C4<0>, C4<0>;
L_0000017c43f3e3b0 .functor AND 1, L_0000017c43f16af0, L_0000017c43f15e70, C4<1>, C4<1>;
v0000017c43b49690_0 .net "S", 0 0, L_0000017c43f3d1c0;  alias, 1 drivers
v0000017c43b48d30_0 .net "a", 0 0, L_0000017c43f16af0;  alias, 1 drivers
v0000017c43b483d0_0 .net "b", 0 0, L_0000017c43f15e70;  alias, 1 drivers
v0000017c43b48470_0 .net "c", 0 0, L_0000017c43f3e3b0;  alias, 1 drivers
S_0000017c43ab0230 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab2490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3e650 .functor XOR 1, L_0000017c43f3d1c0, L_0000017c43f15b50, C4<0>, C4<0>;
L_0000017c43f3e6c0 .functor AND 1, L_0000017c43f3d1c0, L_0000017c43f15b50, C4<1>, C4<1>;
v0000017c43b48dd0_0 .net "S", 0 0, L_0000017c43f3e650;  alias, 1 drivers
v0000017c43b48510_0 .net "a", 0 0, L_0000017c43f3d1c0;  alias, 1 drivers
v0000017c43b48650_0 .net "b", 0 0, L_0000017c43f15b50;  alias, 1 drivers
v0000017c43b49f50_0 .net "c", 0 0, L_0000017c43f3e6c0;  alias, 1 drivers
S_0000017c43ab1b30 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aaf100;
 .timescale 0 0;
P_0000017c4324fe40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f3e110 .functor XOR 1, L_0000017c43cf6528, L_0000017c43f16c30, C4<0>, C4<0>;
v0000017c43b49ff0_0 .net *"_ivl_1", 0 0, L_0000017c43f16c30;  1 drivers
S_0000017c43aadcb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3d2a0 .functor OR 1, L_0000017c43f3d3f0, L_0000017c43f3dd20, C4<0>, C4<0>;
v0000017c43b49af0_0 .net "S", 0 0, L_0000017c43f3d230;  1 drivers
v0000017c43b4a090_0 .net "a", 0 0, L_0000017c43f15a10;  1 drivers
v0000017c43b49b90_0 .net "b", 0 0, L_0000017c43f178b0;  1 drivers
v0000017c43b49cd0_0 .net "c", 0 0, L_0000017c43f3d2a0;  1 drivers
v0000017c43b4a310_0 .net "carry_1", 0 0, L_0000017c43f3d3f0;  1 drivers
v0000017c43b49d70_0 .net "carry_2", 0 0, L_0000017c43f3dd20;  1 drivers
v0000017c43b49e10_0 .net "cin", 0 0, L_0000017c43f17770;  1 drivers
v0000017c43b4a130_0 .net "sum_1", 0 0, L_0000017c43f3ceb0;  1 drivers
S_0000017c43aaeac0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aadcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3ceb0 .functor XOR 1, L_0000017c43f15a10, L_0000017c43f178b0, C4<0>, C4<0>;
L_0000017c43f3d3f0 .functor AND 1, L_0000017c43f15a10, L_0000017c43f178b0, C4<1>, C4<1>;
v0000017c43b49a50_0 .net "S", 0 0, L_0000017c43f3ceb0;  alias, 1 drivers
v0000017c43b48150_0 .net "a", 0 0, L_0000017c43f15a10;  alias, 1 drivers
v0000017c43b49370_0 .net "b", 0 0, L_0000017c43f178b0;  alias, 1 drivers
v0000017c43b49870_0 .net "c", 0 0, L_0000017c43f3d3f0;  alias, 1 drivers
S_0000017c43ab32a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aadcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d230 .functor XOR 1, L_0000017c43f3ceb0, L_0000017c43f17770, C4<0>, C4<0>;
L_0000017c43f3dd20 .functor AND 1, L_0000017c43f3ceb0, L_0000017c43f17770, C4<1>, C4<1>;
v0000017c43b499b0_0 .net "S", 0 0, L_0000017c43f3d230;  alias, 1 drivers
v0000017c43b49410_0 .net "a", 0 0, L_0000017c43f3ceb0;  alias, 1 drivers
v0000017c43b49550_0 .net "b", 0 0, L_0000017c43f17770;  alias, 1 drivers
v0000017c43b4a770_0 .net "c", 0 0, L_0000017c43f3dd20;  alias, 1 drivers
S_0000017c43ab1810 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43aaf100;
 .timescale 0 0;
P_0000017c43250080 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f3d380 .functor XOR 1, L_0000017c43cf6528, L_0000017c43f17810, C4<0>, C4<0>;
v0000017c43b4c610_0 .net *"_ivl_1", 0 0, L_0000017c43f17810;  1 drivers
S_0000017c43aafa60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab1810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3d770 .functor OR 1, L_0000017c43f3d540, L_0000017c43f3dc40, C4<0>, C4<0>;
v0000017c43b4bd50_0 .net "S", 0 0, L_0000017c43f3d690;  1 drivers
v0000017c43b4b2b0_0 .net "a", 0 0, L_0000017c43f173b0;  1 drivers
v0000017c43b4abd0_0 .net "b", 0 0, L_0000017c43f15fb0;  1 drivers
v0000017c43b4b350_0 .net "c", 0 0, L_0000017c43f3d770;  1 drivers
v0000017c43b4ccf0_0 .net "carry_1", 0 0, L_0000017c43f3d540;  1 drivers
v0000017c43b4ca70_0 .net "carry_2", 0 0, L_0000017c43f3dc40;  1 drivers
v0000017c43b4c6b0_0 .net "cin", 0 0, L_0000017c43f15330;  1 drivers
v0000017c43b4c750_0 .net "sum_1", 0 0, L_0000017c43f3d460;  1 drivers
S_0000017c43aafd80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aafa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d460 .functor XOR 1, L_0000017c43f173b0, L_0000017c43f15fb0, C4<0>, C4<0>;
L_0000017c43f3d540 .functor AND 1, L_0000017c43f173b0, L_0000017c43f15fb0, C4<1>, C4<1>;
v0000017c43b4a450_0 .net "S", 0 0, L_0000017c43f3d460;  alias, 1 drivers
v0000017c43b4a4f0_0 .net "a", 0 0, L_0000017c43f173b0;  alias, 1 drivers
v0000017c43b4a590_0 .net "b", 0 0, L_0000017c43f15fb0;  alias, 1 drivers
v0000017c43b4a630_0 .net "c", 0 0, L_0000017c43f3d540;  alias, 1 drivers
S_0000017c43aaf290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aafa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d690 .functor XOR 1, L_0000017c43f3d460, L_0000017c43f15330, C4<0>, C4<0>;
L_0000017c43f3dc40 .functor AND 1, L_0000017c43f3d460, L_0000017c43f15330, C4<1>, C4<1>;
v0000017c43b4a8b0_0 .net "S", 0 0, L_0000017c43f3d690;  alias, 1 drivers
v0000017c43b481f0_0 .net "a", 0 0, L_0000017c43f3d460;  alias, 1 drivers
v0000017c43b4b210_0 .net "b", 0 0, L_0000017c43f15330;  alias, 1 drivers
v0000017c43b4c930_0 .net "c", 0 0, L_0000017c43f3dc40;  alias, 1 drivers
S_0000017c43aafbf0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43aaf100;
 .timescale 0 0;
P_0000017c4324f900 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f3d930 .functor XOR 1, L_0000017c43cf6528, L_0000017c43f15650, C4<0>, C4<0>;
v0000017c43b4c070_0 .net *"_ivl_1", 0 0, L_0000017c43f15650;  1 drivers
S_0000017c43ab3750 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aafbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3ece0 .functor OR 1, L_0000017c43f3dd90, L_0000017c43f3fbc0, C4<0>, C4<0>;
v0000017c43b4bf30_0 .net "S", 0 0, L_0000017c43f3ec00;  1 drivers
v0000017c43b4b490_0 .net "a", 0 0, L_0000017c43f17130;  1 drivers
v0000017c43b4c7f0_0 .net "b", 0 0, L_0000017c43f15830;  1 drivers
v0000017c43b4c9d0_0 .net "c", 0 0, L_0000017c43f3ece0;  1 drivers
v0000017c43b4a950_0 .net "carry_1", 0 0, L_0000017c43f3dd90;  1 drivers
v0000017c43b4b0d0_0 .net "carry_2", 0 0, L_0000017c43f3fbc0;  1 drivers
v0000017c43b4b530_0 .net "cin", 0 0, L_0000017c43f16190;  1 drivers
v0000017c43b4ced0_0 .net "sum_1", 0 0, L_0000017c43f3dcb0;  1 drivers
S_0000017c43ab3430 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab3750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3dcb0 .functor XOR 1, L_0000017c43f17130, L_0000017c43f15830, C4<0>, C4<0>;
L_0000017c43f3dd90 .functor AND 1, L_0000017c43f17130, L_0000017c43f15830, C4<1>, C4<1>;
v0000017c43b4ac70_0 .net "S", 0 0, L_0000017c43f3dcb0;  alias, 1 drivers
v0000017c43b4bdf0_0 .net "a", 0 0, L_0000017c43f17130;  alias, 1 drivers
v0000017c43b4d0b0_0 .net "b", 0 0, L_0000017c43f15830;  alias, 1 drivers
v0000017c43b4b3f0_0 .net "c", 0 0, L_0000017c43f3dd90;  alias, 1 drivers
S_0000017c43ab03c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab3750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3ec00 .functor XOR 1, L_0000017c43f3dcb0, L_0000017c43f16190, C4<0>, C4<0>;
L_0000017c43f3fbc0 .functor AND 1, L_0000017c43f3dcb0, L_0000017c43f16190, C4<1>, C4<1>;
v0000017c43b4b7b0_0 .net "S", 0 0, L_0000017c43f3ec00;  alias, 1 drivers
v0000017c43b4be90_0 .net "a", 0 0, L_0000017c43f3dcb0;  alias, 1 drivers
v0000017c43b4d010_0 .net "b", 0 0, L_0000017c43f16190;  alias, 1 drivers
v0000017c43b4cf70_0 .net "c", 0 0, L_0000017c43f3fbc0;  alias, 1 drivers
S_0000017c43aae480 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ff80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf6570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3f3e0 .functor BUFZ 1, L_0000017c43cf6570, C4<0>, C4<0>, C4<0>;
v0000017c43b4eeb0_0 .net "S", 4 0, L_0000017c43f162d0;  alias, 1 drivers
v0000017c43b4dbf0_0 .net *"_ivl_0", 0 0, L_0000017c43f3f5a0;  1 drivers
v0000017c43b50990_0 .net *"_ivl_10", 0 0, L_0000017c43f3fa70;  1 drivers
v0000017c43b51c50_0 .net *"_ivl_20", 0 0, L_0000017c43f3f0d0;  1 drivers
v0000017c43b512f0_0 .net *"_ivl_30", 0 0, L_0000017c43f3ec70;  1 drivers
v0000017c43b50350_0 .net *"_ivl_40", 0 0, L_0000017c43f3e880;  1 drivers
v0000017c43b517f0_0 .net *"_ivl_56", 0 0, L_0000017c43f3f3e0;  1 drivers
v0000017c43b50170_0 .net "a", 4 0, L_0000017c43f16230;  alias, 1 drivers
v0000017c43b508f0_0 .net "b", 4 0, o0000017c43aeb938;  alias, 0 drivers
v0000017c43b51930_0 .net "b1", 4 0, L_0000017c43f17090;  1 drivers
v0000017c43b511b0_0 .net "c", 0 0, L_0000017c43f17590;  alias, 1 drivers
v0000017c43b51ed0_0 .net "cin", 0 0, L_0000017c43cf6570;  1 drivers
v0000017c43b50490_0 .net "co", 5 0, L_0000017c43f16370;  1 drivers
L_0000017c43f16a50 .part o0000017c43aeb938, 0, 1;
L_0000017c43f16cd0 .part L_0000017c43f16230, 0, 1;
L_0000017c43f16f50 .part L_0000017c43f17090, 0, 1;
L_0000017c43f17450 .part L_0000017c43f16370, 0, 1;
L_0000017c43f16550 .part o0000017c43aeb938, 1, 1;
L_0000017c43f153d0 .part L_0000017c43f16230, 1, 1;
L_0000017c43f174f0 .part L_0000017c43f17090, 1, 1;
L_0000017c43f167d0 .part L_0000017c43f16370, 1, 1;
L_0000017c43f16e10 .part o0000017c43aeb938, 2, 1;
L_0000017c43f15ab0 .part L_0000017c43f16230, 2, 1;
L_0000017c43f15790 .part L_0000017c43f17090, 2, 1;
L_0000017c43f176d0 .part L_0000017c43f16370, 2, 1;
L_0000017c43f16050 .part o0000017c43aeb938, 3, 1;
L_0000017c43f15510 .part L_0000017c43f16230, 3, 1;
L_0000017c43f158d0 .part L_0000017c43f17090, 3, 1;
L_0000017c43f16d70 .part L_0000017c43f16370, 3, 1;
LS_0000017c43f17090_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3f5a0, L_0000017c43f3fa70, L_0000017c43f3f0d0, L_0000017c43f3ec70;
LS_0000017c43f17090_0_4 .concat8 [ 1 0 0 0], L_0000017c43f3e880;
L_0000017c43f17090 .concat8 [ 4 1 0 0], LS_0000017c43f17090_0_0, LS_0000017c43f17090_0_4;
L_0000017c43f15f10 .part o0000017c43aeb938, 4, 1;
L_0000017c43f16eb0 .part L_0000017c43f16230, 4, 1;
L_0000017c43f15bf0 .part L_0000017c43f17090, 4, 1;
L_0000017c43f15dd0 .part L_0000017c43f16370, 4, 1;
LS_0000017c43f162d0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3fd10, L_0000017c43f3f8b0, L_0000017c43f40250, L_0000017c43f40020;
LS_0000017c43f162d0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f402c0;
L_0000017c43f162d0 .concat8 [ 4 1 0 0], LS_0000017c43f162d0_0_0, LS_0000017c43f162d0_0_4;
LS_0000017c43f16370_0_0 .concat8 [ 1 1 1 1], L_0000017c43f3f3e0, L_0000017c43f3fca0, L_0000017c43f3eff0, L_0000017c43f3f530;
LS_0000017c43f16370_0_4 .concat8 [ 1 1 0 0], L_0000017c43f3fc30, L_0000017c43f3eb20;
L_0000017c43f16370 .concat8 [ 4 2 0 0], LS_0000017c43f16370_0_0, LS_0000017c43f16370_0_4;
L_0000017c43f17590 .part L_0000017c43f16370, 5, 1;
S_0000017c43ab2620 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aae480;
 .timescale 0 0;
P_0000017c4324f400 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3f5a0 .functor XOR 1, L_0000017c43cf6570, L_0000017c43f16a50, C4<0>, C4<0>;
v0000017c43b4aef0_0 .net *"_ivl_1", 0 0, L_0000017c43f16a50;  1 drivers
S_0000017c43aaff10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3fca0 .functor OR 1, L_0000017c43f3e960, L_0000017c43f3f840, C4<0>, C4<0>;
v0000017c43b4b030_0 .net "S", 0 0, L_0000017c43f3fd10;  1 drivers
v0000017c43b4cd90_0 .net "a", 0 0, L_0000017c43f16cd0;  1 drivers
v0000017c43b4c1b0_0 .net "b", 0 0, L_0000017c43f16f50;  1 drivers
v0000017c43b4bb70_0 .net "c", 0 0, L_0000017c43f3fca0;  1 drivers
v0000017c43b4c570_0 .net "carry_1", 0 0, L_0000017c43f3e960;  1 drivers
v0000017c43b4c250_0 .net "carry_2", 0 0, L_0000017c43f3f840;  1 drivers
v0000017c43b4ce30_0 .net "cin", 0 0, L_0000017c43f17450;  1 drivers
v0000017c43b4bc10_0 .net "sum_1", 0 0, L_0000017c43f3f060;  1 drivers
S_0000017c43ab2c60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aaff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3f060 .functor XOR 1, L_0000017c43f16cd0, L_0000017c43f16f50, C4<0>, C4<0>;
L_0000017c43f3e960 .functor AND 1, L_0000017c43f16cd0, L_0000017c43f16f50, C4<1>, C4<1>;
v0000017c43b4cc50_0 .net "S", 0 0, L_0000017c43f3f060;  alias, 1 drivers
v0000017c43b4b710_0 .net "a", 0 0, L_0000017c43f16cd0;  alias, 1 drivers
v0000017c43b4ae50_0 .net "b", 0 0, L_0000017c43f16f50;  alias, 1 drivers
v0000017c43b4bfd0_0 .net "c", 0 0, L_0000017c43f3e960;  alias, 1 drivers
S_0000017c43ab00a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aaff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3fd10 .functor XOR 1, L_0000017c43f3f060, L_0000017c43f17450, C4<0>, C4<0>;
L_0000017c43f3f840 .functor AND 1, L_0000017c43f3f060, L_0000017c43f17450, C4<1>, C4<1>;
v0000017c43b4ab30_0 .net "S", 0 0, L_0000017c43f3fd10;  alias, 1 drivers
v0000017c43b4b990_0 .net "a", 0 0, L_0000017c43f3f060;  alias, 1 drivers
v0000017c43b4ba30_0 .net "b", 0 0, L_0000017c43f17450;  alias, 1 drivers
v0000017c43b4c110_0 .net "c", 0 0, L_0000017c43f3f840;  alias, 1 drivers
S_0000017c43ab35c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aae480;
 .timescale 0 0;
P_0000017c4324f680 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f3fa70 .functor XOR 1, L_0000017c43cf6570, L_0000017c43f16550, C4<0>, C4<0>;
v0000017c43b4f130_0 .net *"_ivl_1", 0 0, L_0000017c43f16550;  1 drivers
S_0000017c43ab1360 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3eff0 .functor OR 1, L_0000017c43f3e730, L_0000017c43f3f610, C4<0>, C4<0>;
v0000017c43b4dc90_0 .net "S", 0 0, L_0000017c43f3f8b0;  1 drivers
v0000017c43b4e230_0 .net "a", 0 0, L_0000017c43f153d0;  1 drivers
v0000017c43b4f270_0 .net "b", 0 0, L_0000017c43f174f0;  1 drivers
v0000017c43b4e910_0 .net "c", 0 0, L_0000017c43f3eff0;  1 drivers
v0000017c43b4f090_0 .net "carry_1", 0 0, L_0000017c43f3e730;  1 drivers
v0000017c43b4d330_0 .net "carry_2", 0 0, L_0000017c43f3f610;  1 drivers
v0000017c43b4d830_0 .net "cin", 0 0, L_0000017c43f167d0;  1 drivers
v0000017c43b4e190_0 .net "sum_1", 0 0, L_0000017c43f3f920;  1 drivers
S_0000017c43ab0d20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3f920 .functor XOR 1, L_0000017c43f153d0, L_0000017c43f174f0, C4<0>, C4<0>;
L_0000017c43f3e730 .functor AND 1, L_0000017c43f153d0, L_0000017c43f174f0, C4<1>, C4<1>;
v0000017c43b4bcb0_0 .net "S", 0 0, L_0000017c43f3f920;  alias, 1 drivers
v0000017c43b4af90_0 .net "a", 0 0, L_0000017c43f153d0;  alias, 1 drivers
v0000017c43b4b170_0 .net "b", 0 0, L_0000017c43f174f0;  alias, 1 drivers
v0000017c43b4c390_0 .net "c", 0 0, L_0000017c43f3e730;  alias, 1 drivers
S_0000017c43ab19a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab1360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3f8b0 .functor XOR 1, L_0000017c43f3f920, L_0000017c43f167d0, C4<0>, C4<0>;
L_0000017c43f3f610 .functor AND 1, L_0000017c43f3f920, L_0000017c43f167d0, C4<1>, C4<1>;
v0000017c43b4c430_0 .net "S", 0 0, L_0000017c43f3f8b0;  alias, 1 drivers
v0000017c43b4c4d0_0 .net "a", 0 0, L_0000017c43f3f920;  alias, 1 drivers
v0000017c43b4d790_0 .net "b", 0 0, L_0000017c43f167d0;  alias, 1 drivers
v0000017c43b4ef50_0 .net "c", 0 0, L_0000017c43f3f610;  alias, 1 drivers
S_0000017c43aae610 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aae480;
 .timescale 0 0;
P_0000017c4324fd40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f3f0d0 .functor XOR 1, L_0000017c43cf6570, L_0000017c43f16e10, C4<0>, C4<0>;
v0000017c43b4dd30_0 .net *"_ivl_1", 0 0, L_0000017c43f16e10;  1 drivers
S_0000017c43ab1cc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aae610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3f530 .functor OR 1, L_0000017c43f3e810, L_0000017c43f3fed0, C4<0>, C4<0>;
v0000017c43b4f6d0_0 .net "S", 0 0, L_0000017c43f40250;  1 drivers
v0000017c43b4e2d0_0 .net "a", 0 0, L_0000017c43f15ab0;  1 drivers
v0000017c43b4f770_0 .net "b", 0 0, L_0000017c43f15790;  1 drivers
v0000017c43b4f590_0 .net "c", 0 0, L_0000017c43f3f530;  1 drivers
v0000017c43b4ed70_0 .net "carry_1", 0 0, L_0000017c43f3e810;  1 drivers
v0000017c43b4ea50_0 .net "carry_2", 0 0, L_0000017c43f3fed0;  1 drivers
v0000017c43b4e410_0 .net "cin", 0 0, L_0000017c43f176d0;  1 drivers
v0000017c43b4f310_0 .net "sum_1", 0 0, L_0000017c43f401e0;  1 drivers
S_0000017c43aaef70 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f401e0 .functor XOR 1, L_0000017c43f15ab0, L_0000017c43f15790, C4<0>, C4<0>;
L_0000017c43f3e810 .functor AND 1, L_0000017c43f15ab0, L_0000017c43f15790, C4<1>, C4<1>;
v0000017c43b4ec30_0 .net "S", 0 0, L_0000017c43f401e0;  alias, 1 drivers
v0000017c43b4d650_0 .net "a", 0 0, L_0000017c43f15ab0;  alias, 1 drivers
v0000017c43b4eff0_0 .net "b", 0 0, L_0000017c43f15790;  alias, 1 drivers
v0000017c43b4ddd0_0 .net "c", 0 0, L_0000017c43f3e810;  alias, 1 drivers
S_0000017c43aaf8d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40250 .functor XOR 1, L_0000017c43f401e0, L_0000017c43f176d0, C4<0>, C4<0>;
L_0000017c43f3fed0 .functor AND 1, L_0000017c43f401e0, L_0000017c43f176d0, C4<1>, C4<1>;
v0000017c43b4e370_0 .net "S", 0 0, L_0000017c43f40250;  alias, 1 drivers
v0000017c43b4e550_0 .net "a", 0 0, L_0000017c43f401e0;  alias, 1 drivers
v0000017c43b4eb90_0 .net "b", 0 0, L_0000017c43f176d0;  alias, 1 drivers
v0000017c43b4de70_0 .net "c", 0 0, L_0000017c43f3fed0;  alias, 1 drivers
S_0000017c43ab1fe0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43aae480;
 .timescale 0 0;
P_0000017c4324fdc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f3ec70 .functor XOR 1, L_0000017c43cf6570, L_0000017c43f16050, C4<0>, C4<0>;
v0000017c43b4e0f0_0 .net *"_ivl_1", 0 0, L_0000017c43f16050;  1 drivers
S_0000017c43ab2170 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3fc30 .functor OR 1, L_0000017c43f3f990, L_0000017c43f3eb90, C4<0>, C4<0>;
v0000017c43b4f450_0 .net "S", 0 0, L_0000017c43f40020;  1 drivers
v0000017c43b4dfb0_0 .net "a", 0 0, L_0000017c43f15510;  1 drivers
v0000017c43b4e690_0 .net "b", 0 0, L_0000017c43f158d0;  1 drivers
v0000017c43b4f810_0 .net "c", 0 0, L_0000017c43f3fc30;  1 drivers
v0000017c43b4e050_0 .net "carry_1", 0 0, L_0000017c43f3f990;  1 drivers
v0000017c43b4eaf0_0 .net "carry_2", 0 0, L_0000017c43f3eb90;  1 drivers
v0000017c43b4dab0_0 .net "cin", 0 0, L_0000017c43f16d70;  1 drivers
v0000017c43b4f4f0_0 .net "sum_1", 0 0, L_0000017c43f3fb50;  1 drivers
S_0000017c43aaf5b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3fb50 .functor XOR 1, L_0000017c43f15510, L_0000017c43f158d0, C4<0>, C4<0>;
L_0000017c43f3f990 .functor AND 1, L_0000017c43f15510, L_0000017c43f158d0, C4<1>, C4<1>;
v0000017c43b4ecd0_0 .net "S", 0 0, L_0000017c43f3fb50;  alias, 1 drivers
v0000017c43b4d6f0_0 .net "a", 0 0, L_0000017c43f15510;  alias, 1 drivers
v0000017c43b4f1d0_0 .net "b", 0 0, L_0000017c43f158d0;  alias, 1 drivers
v0000017c43b4df10_0 .net "c", 0 0, L_0000017c43f3f990;  alias, 1 drivers
S_0000017c43ab06e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab2170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40020 .functor XOR 1, L_0000017c43f3fb50, L_0000017c43f16d70, C4<0>, C4<0>;
L_0000017c43f3eb90 .functor AND 1, L_0000017c43f3fb50, L_0000017c43f16d70, C4<1>, C4<1>;
v0000017c43b4e4b0_0 .net "S", 0 0, L_0000017c43f40020;  alias, 1 drivers
v0000017c43b4e5f0_0 .net "a", 0 0, L_0000017c43f3fb50;  alias, 1 drivers
v0000017c43b4ee10_0 .net "b", 0 0, L_0000017c43f16d70;  alias, 1 drivers
v0000017c43b4f3b0_0 .net "c", 0 0, L_0000017c43f3eb90;  alias, 1 drivers
S_0000017c43ab2df0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43aae480;
 .timescale 0 0;
P_0000017c4324fec0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f3e880 .functor XOR 1, L_0000017c43cf6570, L_0000017c43f15f10, C4<0>, C4<0>;
v0000017c43b4db50_0 .net *"_ivl_1", 0 0, L_0000017c43f15f10;  1 drivers
S_0000017c43aaede0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3eb20 .functor OR 1, L_0000017c43f3ed50, L_0000017c43f3e7a0, C4<0>, C4<0>;
v0000017c43b4d1f0_0 .net "S", 0 0, L_0000017c43f402c0;  1 drivers
v0000017c43b4d5b0_0 .net "a", 0 0, L_0000017c43f16eb0;  1 drivers
v0000017c43b4d290_0 .net "b", 0 0, L_0000017c43f15bf0;  1 drivers
v0000017c43b4e7d0_0 .net "c", 0 0, L_0000017c43f3eb20;  1 drivers
v0000017c43b4e870_0 .net "carry_1", 0 0, L_0000017c43f3ed50;  1 drivers
v0000017c43b4d3d0_0 .net "carry_2", 0 0, L_0000017c43f3e7a0;  1 drivers
v0000017c43b4d470_0 .net "cin", 0 0, L_0000017c43f15dd0;  1 drivers
v0000017c43b4da10_0 .net "sum_1", 0 0, L_0000017c43f3fe60;  1 drivers
S_0000017c43aaf740 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aaede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3fe60 .functor XOR 1, L_0000017c43f16eb0, L_0000017c43f15bf0, C4<0>, C4<0>;
L_0000017c43f3ed50 .functor AND 1, L_0000017c43f16eb0, L_0000017c43f15bf0, C4<1>, C4<1>;
v0000017c43b4d510_0 .net "S", 0 0, L_0000017c43f3fe60;  alias, 1 drivers
v0000017c43b4e730_0 .net "a", 0 0, L_0000017c43f16eb0;  alias, 1 drivers
v0000017c43b4e9b0_0 .net "b", 0 0, L_0000017c43f15bf0;  alias, 1 drivers
v0000017c43b4f630_0 .net "c", 0 0, L_0000017c43f3ed50;  alias, 1 drivers
S_0000017c43ab0870 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aaede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f402c0 .functor XOR 1, L_0000017c43f3fe60, L_0000017c43f15dd0, C4<0>, C4<0>;
L_0000017c43f3e7a0 .functor AND 1, L_0000017c43f3fe60, L_0000017c43f15dd0, C4<1>, C4<1>;
v0000017c43b4f8b0_0 .net "S", 0 0, L_0000017c43f402c0;  alias, 1 drivers
v0000017c43b4d970_0 .net "a", 0 0, L_0000017c43f3fe60;  alias, 1 drivers
v0000017c43b4d8d0_0 .net "b", 0 0, L_0000017c43f15dd0;  alias, 1 drivers
v0000017c43b4d150_0 .net "c", 0 0, L_0000017c43f3e7a0;  alias, 1 drivers
S_0000017c43ab2300 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f3b710 .functor AND 1, L_0000017c43f138f0, L_0000017c43f14d90, C4<1>, C4<1>;
v0000017c43b51570_0 .net "X", 0 0, L_0000017c43f138f0;  alias, 1 drivers
v0000017c43b4fb30_0 .net "Y", 0 0, L_0000017c43f14d90;  alias, 1 drivers
v0000017c43b50030_0 .net "Z", 2 0, L_0000017c43f14390;  alias, 1 drivers
L_0000017c43cf61c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b51070_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf61c8;  1 drivers
L_0000017c43cf6210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b51d90_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf6210;  1 drivers
v0000017c43b50530_0 .net *"_ivl_9", 0 0, L_0000017c43f3b710;  1 drivers
L_0000017c43f14390 .concat8 [ 1 1 1 0], L_0000017c43f3b710, L_0000017c43cf6210, L_0000017c43cf61c8;
S_0000017c43ab27b0 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f3b780 .functor AND 1, L_0000017c43f14c50, L_0000017c43f141b0, C4<1>, C4<1>;
v0000017c43b51110_0 .net "X", 0 0, L_0000017c43f14c50;  alias, 1 drivers
v0000017c43b519d0_0 .net "Y", 0 0, L_0000017c43f141b0;  alias, 1 drivers
v0000017c43b50710_0 .net "Z", 2 0, L_0000017c43f14250;  alias, 1 drivers
L_0000017c43cf6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b51430_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf6258;  1 drivers
L_0000017c43cf62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b4fe50_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf62a0;  1 drivers
v0000017c43b500d0_0 .net *"_ivl_9", 0 0, L_0000017c43f3b780;  1 drivers
L_0000017c43f14250 .concat8 [ 1 1 1 0], L_0000017c43f3b780, L_0000017c43cf62a0, L_0000017c43cf6258;
S_0000017c43ab2f80 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f3bf60 .functor AND 1, o0000017c43aebd58, o0000017c43aebd88, C4<1>, C4<1>;
v0000017c43b4fbd0_0 .net "X", 0 0, o0000017c43aebd58;  alias, 0 drivers
v0000017c43b50b70_0 .net "Y", 0 0, o0000017c43aebd88;  alias, 0 drivers
v0000017c43b50d50_0 .net "Z", 2 0, L_0000017c43f13850;  alias, 1 drivers
L_0000017c43cf62e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b50210_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf62e8;  1 drivers
L_0000017c43cf6330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b4ff90_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf6330;  1 drivers
v0000017c43b502b0_0 .net *"_ivl_9", 0 0, L_0000017c43f3bf60;  1 drivers
L_0000017c43f13850 .concat8 [ 1 1 1 0], L_0000017c43f3bf60, L_0000017c43cf6330, L_0000017c43cf62e8;
S_0000017c43ab3110 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a789d0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a78a08 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a78a40 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43b50df0_0 .net *"_ivl_0", 4 0, L_0000017c43f13670;  1 drivers
L_0000017c43cf6408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b503f0_0 .net *"_ivl_3", 1 0, L_0000017c43cf6408;  1 drivers
v0000017c43b50670_0 .net *"_ivl_6", 2 0, L_0000017c43f13710;  1 drivers
L_0000017c43cf6450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b516b0_0 .net *"_ivl_8", 1 0, L_0000017c43cf6450;  1 drivers
v0000017c43b4fa90_0 .net "a", 2 0, L_0000017c43f14390;  alias, 1 drivers
v0000017c43b507b0_0 .net "a_out", 4 0, L_0000017c43f137b0;  alias, 1 drivers
L_0000017c43f13670 .concat [ 3 2 0 0], L_0000017c43f14390, L_0000017c43cf6408;
L_0000017c43f13710 .part L_0000017c43f13670, 0, 3;
L_0000017c43f137b0 .concat [ 2 3 0 0], L_0000017c43cf6450, L_0000017c43f13710;
S_0000017c43ab38e0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a77530 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a77568 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a775a0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43b50c10_0 .net *"_ivl_0", 4 0, L_0000017c43f17270;  1 drivers
L_0000017c43cf6498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b51890_0 .net *"_ivl_3", 1 0, L_0000017c43cf6498;  1 drivers
v0000017c43b51cf0_0 .net *"_ivl_6", 3 0, L_0000017c43f171d0;  1 drivers
L_0000017c43cf64e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b50a30_0 .net *"_ivl_8", 0 0, L_0000017c43cf64e0;  1 drivers
v0000017c43b4fd10_0 .net "a", 2 0, L_0000017c43f13210;  alias, 1 drivers
v0000017c43b51a70_0 .net "a_out", 4 0, L_0000017c43f15970;  alias, 1 drivers
L_0000017c43f17270 .concat [ 3 2 0 0], L_0000017c43f13210, L_0000017c43cf6498;
L_0000017c43f171d0 .part L_0000017c43f17270, 0, 4;
L_0000017c43f15970 .concat [ 1 4 0 0], L_0000017c43cf64e0, L_0000017c43f171d0;
S_0000017c43ab3a70 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43aa8850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324f640 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf63c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f3d150 .functor BUFZ 1, L_0000017c43cf63c0, C4<0>, C4<0>, C4<0>;
v0000017c43b54090_0 .net "S", 2 0, L_0000017c43f13210;  alias, 1 drivers
v0000017c43b525b0_0 .net *"_ivl_0", 0 0, L_0000017c43f3e260;  1 drivers
v0000017c43b539b0_0 .net *"_ivl_10", 0 0, L_0000017c43f3db60;  1 drivers
v0000017c43b53a50_0 .net *"_ivl_20", 0 0, L_0000017c43f3e500;  1 drivers
v0000017c43b541d0_0 .net *"_ivl_36", 0 0, L_0000017c43f3d150;  1 drivers
v0000017c43b52d30_0 .net "a", 2 0, L_0000017c43f13850;  alias, 1 drivers
v0000017c43b53c30_0 .net "b", 2 0, L_0000017c43f14890;  alias, 1 drivers
v0000017c43b52650_0 .net "b1", 2 0, L_0000017c43f13cb0;  1 drivers
v0000017c43b53f50_0 .net "c", 0 0, L_0000017c43f13530;  alias, 1 drivers
v0000017c43b52dd0_0 .net "cin", 0 0, L_0000017c43cf63c0;  1 drivers
v0000017c43b53230_0 .net "co", 3 0, L_0000017c43f13490;  1 drivers
L_0000017c43f150b0 .part L_0000017c43f14890, 0, 1;
L_0000017c43f130d0 .part L_0000017c43f13850, 0, 1;
L_0000017c43f14bb0 .part L_0000017c43f13cb0, 0, 1;
L_0000017c43f14e30 .part L_0000017c43f13490, 0, 1;
L_0000017c43f14ed0 .part L_0000017c43f14890, 1, 1;
L_0000017c43f14f70 .part L_0000017c43f13850, 1, 1;
L_0000017c43f12950 .part L_0000017c43f13cb0, 1, 1;
L_0000017c43f13c10 .part L_0000017c43f13490, 1, 1;
L_0000017c43f13cb0 .concat8 [ 1 1 1 0], L_0000017c43f3e260, L_0000017c43f3db60, L_0000017c43f3e500;
L_0000017c43f133f0 .part L_0000017c43f14890, 2, 1;
L_0000017c43f12d10 .part L_0000017c43f13850, 2, 1;
L_0000017c43f12db0 .part L_0000017c43f13cb0, 2, 1;
L_0000017c43f12e50 .part L_0000017c43f13490, 2, 1;
L_0000017c43f13210 .concat8 [ 1 1 1 0], L_0000017c43f3da80, L_0000017c43f3d070, L_0000017c43f3cd60;
L_0000017c43f13490 .concat8 [ 1 1 1 1], L_0000017c43f3d150, L_0000017c43f3e420, L_0000017c43f3d0e0, L_0000017c43f3cdd0;
L_0000017c43f13530 .part L_0000017c43f13490, 3, 1;
S_0000017c43ab14f0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ab3a70;
 .timescale 0 0;
P_0000017c4324fb00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f3e260 .functor XOR 1, L_0000017c43cf63c0, L_0000017c43f150b0, C4<0>, C4<0>;
v0000017c43b4f950_0 .net *"_ivl_1", 0 0, L_0000017c43f150b0;  1 drivers
S_0000017c43ab3c00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab14f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3e420 .functor OR 1, L_0000017c43f3e2d0, L_0000017c43f3e5e0, C4<0>, C4<0>;
v0000017c43b51bb0_0 .net "S", 0 0, L_0000017c43f3da80;  1 drivers
v0000017c43b51250_0 .net "a", 0 0, L_0000017c43f130d0;  1 drivers
v0000017c43b50e90_0 .net "b", 0 0, L_0000017c43f14bb0;  1 drivers
v0000017c43b52010_0 .net "c", 0 0, L_0000017c43f3e420;  1 drivers
v0000017c43b520b0_0 .net "carry_1", 0 0, L_0000017c43f3e2d0;  1 drivers
v0000017c43b50f30_0 .net "carry_2", 0 0, L_0000017c43f3e5e0;  1 drivers
v0000017c43b51390_0 .net "cin", 0 0, L_0000017c43f14e30;  1 drivers
v0000017c43b514d0_0 .net "sum_1", 0 0, L_0000017c43f3e570;  1 drivers
S_0000017c43ab1040 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3e570 .functor XOR 1, L_0000017c43f130d0, L_0000017c43f14bb0, C4<0>, C4<0>;
L_0000017c43f3e2d0 .functor AND 1, L_0000017c43f130d0, L_0000017c43f14bb0, C4<1>, C4<1>;
v0000017c43b51f70_0 .net "S", 0 0, L_0000017c43f3e570;  alias, 1 drivers
v0000017c43b505d0_0 .net "a", 0 0, L_0000017c43f130d0;  alias, 1 drivers
v0000017c43b51e30_0 .net "b", 0 0, L_0000017c43f14bb0;  alias, 1 drivers
v0000017c43b50fd0_0 .net "c", 0 0, L_0000017c43f3e2d0;  alias, 1 drivers
S_0000017c43aae7a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3da80 .functor XOR 1, L_0000017c43f3e570, L_0000017c43f14e30, C4<0>, C4<0>;
L_0000017c43f3e5e0 .functor AND 1, L_0000017c43f3e570, L_0000017c43f14e30, C4<1>, C4<1>;
v0000017c43b50850_0 .net "S", 0 0, L_0000017c43f3da80;  alias, 1 drivers
v0000017c43b50ad0_0 .net "a", 0 0, L_0000017c43f3e570;  alias, 1 drivers
v0000017c43b51b10_0 .net "b", 0 0, L_0000017c43f14e30;  alias, 1 drivers
v0000017c43b50cb0_0 .net "c", 0 0, L_0000017c43f3e5e0;  alias, 1 drivers
S_0000017c43ab3d90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ab3a70;
 .timescale 0 0;
P_0000017c43250040 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f3db60 .functor XOR 1, L_0000017c43cf63c0, L_0000017c43f14ed0, C4<0>, C4<0>;
v0000017c43b52bf0_0 .net *"_ivl_1", 0 0, L_0000017c43f14ed0;  1 drivers
S_0000017c43ab3f20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab3d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3d0e0 .functor OR 1, L_0000017c43f3dbd0, L_0000017c43f3dfc0, C4<0>, C4<0>;
v0000017c43b54810_0 .net "S", 0 0, L_0000017c43f3d070;  1 drivers
v0000017c43b54770_0 .net "a", 0 0, L_0000017c43f14f70;  1 drivers
v0000017c43b52510_0 .net "b", 0 0, L_0000017c43f12950;  1 drivers
v0000017c43b543b0_0 .net "c", 0 0, L_0000017c43f3d0e0;  1 drivers
v0000017c43b53870_0 .net "carry_1", 0 0, L_0000017c43f3dbd0;  1 drivers
v0000017c43b53410_0 .net "carry_2", 0 0, L_0000017c43f3dfc0;  1 drivers
v0000017c43b53ff0_0 .net "cin", 0 0, L_0000017c43f13c10;  1 drivers
v0000017c43b53910_0 .net "sum_1", 0 0, L_0000017c43f3df50;  1 drivers
S_0000017c43ab0a00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab3f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3df50 .functor XOR 1, L_0000017c43f14f70, L_0000017c43f12950, C4<0>, C4<0>;
L_0000017c43f3dbd0 .functor AND 1, L_0000017c43f14f70, L_0000017c43f12950, C4<1>, C4<1>;
v0000017c43b4f9f0_0 .net "S", 0 0, L_0000017c43f3df50;  alias, 1 drivers
v0000017c43b4fdb0_0 .net "a", 0 0, L_0000017c43f14f70;  alias, 1 drivers
v0000017c43b4fc70_0 .net "b", 0 0, L_0000017c43f12950;  alias, 1 drivers
v0000017c43b51610_0 .net "c", 0 0, L_0000017c43f3dbd0;  alias, 1 drivers
S_0000017c43aade40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab3f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3d070 .functor XOR 1, L_0000017c43f3df50, L_0000017c43f13c10, C4<0>, C4<0>;
L_0000017c43f3dfc0 .functor AND 1, L_0000017c43f3df50, L_0000017c43f13c10, C4<1>, C4<1>;
v0000017c43b51750_0 .net "S", 0 0, L_0000017c43f3d070;  alias, 1 drivers
v0000017c43b4fef0_0 .net "a", 0 0, L_0000017c43f3df50;  alias, 1 drivers
v0000017c43b52970_0 .net "b", 0 0, L_0000017c43f13c10;  alias, 1 drivers
v0000017c43b526f0_0 .net "c", 0 0, L_0000017c43f3dfc0;  alias, 1 drivers
S_0000017c43aadfd0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ab3a70;
 .timescale 0 0;
P_0000017c432501c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f3e500 .functor XOR 1, L_0000017c43cf63c0, L_0000017c43f133f0, C4<0>, C4<0>;
v0000017c43b52ab0_0 .net *"_ivl_1", 0 0, L_0000017c43f133f0;  1 drivers
S_0000017c43ab0b90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aadfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f3cdd0 .functor OR 1, L_0000017c43f3d850, L_0000017c43f3e030, C4<0>, C4<0>;
v0000017c43b53190_0 .net "S", 0 0, L_0000017c43f3cd60;  1 drivers
v0000017c43b54630_0 .net "a", 0 0, L_0000017c43f12d10;  1 drivers
v0000017c43b54310_0 .net "b", 0 0, L_0000017c43f12db0;  1 drivers
v0000017c43b52790_0 .net "c", 0 0, L_0000017c43f3cdd0;  1 drivers
v0000017c43b546d0_0 .net "carry_1", 0 0, L_0000017c43f3d850;  1 drivers
v0000017c43b54590_0 .net "carry_2", 0 0, L_0000017c43f3e030;  1 drivers
v0000017c43b53d70_0 .net "cin", 0 0, L_0000017c43f12e50;  1 drivers
v0000017c43b52330_0 .net "sum_1", 0 0, L_0000017c43f3cc80;  1 drivers
S_0000017c43aae160 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab0b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3cc80 .functor XOR 1, L_0000017c43f12d10, L_0000017c43f12db0, C4<0>, C4<0>;
L_0000017c43f3d850 .functor AND 1, L_0000017c43f12d10, L_0000017c43f12db0, C4<1>, C4<1>;
v0000017c43b53af0_0 .net "S", 0 0, L_0000017c43f3cc80;  alias, 1 drivers
v0000017c43b54450_0 .net "a", 0 0, L_0000017c43f12d10;  alias, 1 drivers
v0000017c43b530f0_0 .net "b", 0 0, L_0000017c43f12db0;  alias, 1 drivers
v0000017c43b544f0_0 .net "c", 0 0, L_0000017c43f3d850;  alias, 1 drivers
S_0000017c43ab0eb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab0b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f3cd60 .functor XOR 1, L_0000017c43f3cc80, L_0000017c43f12e50, C4<0>, C4<0>;
L_0000017c43f3e030 .functor AND 1, L_0000017c43f3cc80, L_0000017c43f12e50, C4<1>, C4<1>;
v0000017c43b537d0_0 .net "S", 0 0, L_0000017c43f3cd60;  alias, 1 drivers
v0000017c43b52c90_0 .net "a", 0 0, L_0000017c43f3cc80;  alias, 1 drivers
v0000017c43b52290_0 .net "b", 0 0, L_0000017c43f12e50;  alias, 1 drivers
v0000017c43b53cd0_0 .net "c", 0 0, L_0000017c43f3e030;  alias, 1 drivers
S_0000017c43ab11d0 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43a77b60 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a77b98 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a77bd0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c43b56f70_0 .net *"_ivl_0", 8 0, L_0000017c43f18990;  1 drivers
L_0000017c43cf6648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43b55990_0 .net *"_ivl_3", 3 0, L_0000017c43cf6648;  1 drivers
v0000017c43b56ed0_0 .net *"_ivl_6", 4 0, L_0000017c43f19070;  1 drivers
L_0000017c43cf6690 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43b567f0_0 .net *"_ivl_8", 3 0, L_0000017c43cf6690;  1 drivers
v0000017c43b56930_0 .net "a", 4 0, L_0000017c43f0ddb0;  alias, 1 drivers
v0000017c43b56a70_0 .net "a_out", 8 0, L_0000017c43f18ad0;  alias, 1 drivers
L_0000017c43f18990 .concat [ 5 4 0 0], L_0000017c43f0ddb0, L_0000017c43cf6648;
L_0000017c43f19070 .part L_0000017c43f18990, 0, 5;
L_0000017c43f18ad0 .concat [ 4 5 0 0], L_0000017c43cf6690, L_0000017c43f19070;
S_0000017c43aae2f0 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43a78d40 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a78d78 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a78db0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43b56890_0 .net *"_ivl_0", 8 0, L_0000017c43f179f0;  1 drivers
L_0000017c43cf66d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43b56250_0 .net *"_ivl_3", 3 0, L_0000017c43cf66d8;  1 drivers
v0000017c43b56b10_0 .net *"_ivl_6", 6 0, L_0000017c43f1a010;  1 drivers
L_0000017c43cf6720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b56d90_0 .net *"_ivl_8", 1 0, L_0000017c43cf6720;  1 drivers
v0000017c43b569d0_0 .net "a", 4 0, L_0000017c43f18350;  alias, 1 drivers
v0000017c43b54d10_0 .net "a_out", 8 0, L_0000017c43f18490;  alias, 1 drivers
L_0000017c43f179f0 .concat [ 5 4 0 0], L_0000017c43f18350, L_0000017c43cf66d8;
L_0000017c43f1a010 .part L_0000017c43f179f0, 0, 7;
L_0000017c43f18490 .concat [ 2 7 0 0], L_0000017c43cf6720, L_0000017c43f1a010;
S_0000017c43aae930 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c43982b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324fe00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf6600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f40950 .functor BUFZ 1, L_0000017c43cf6600, C4<0>, C4<0>, C4<0>;
v0000017c43b589b0_0 .net "S", 4 0, L_0000017c43f18350;  alias, 1 drivers
v0000017c43b59770_0 .net *"_ivl_0", 0 0, L_0000017c43f41750;  1 drivers
v0000017c43b57510_0 .net *"_ivl_10", 0 0, L_0000017c43f40720;  1 drivers
v0000017c43b593b0_0 .net *"_ivl_20", 0 0, L_0000017c43f41590;  1 drivers
v0000017c43b58b90_0 .net *"_ivl_30", 0 0, L_0000017c43f41de0;  1 drivers
v0000017c43b594f0_0 .net *"_ivl_40", 0 0, L_0000017c43f411a0;  1 drivers
v0000017c43b59810_0 .net *"_ivl_56", 0 0, L_0000017c43f40950;  1 drivers
v0000017c43b582d0_0 .net "a", 4 0, L_0000017c43f162d0;  alias, 1 drivers
v0000017c43b57f10_0 .net "b", 4 0, L_0000017c43f19930;  alias, 1 drivers
v0000017c43b598b0_0 .net "b1", 4 0, L_0000017c43f188f0;  1 drivers
v0000017c43b57790_0 .net "c", 0 0, L_0000017c43f18a30;  alias, 1 drivers
v0000017c43b57150_0 .net "cin", 0 0, L_0000017c43cf6600;  1 drivers
v0000017c43b58c30_0 .net "co", 5 0, L_0000017c43f183f0;  1 drivers
L_0000017c43f19250 .part L_0000017c43f19930, 0, 1;
L_0000017c43f19f70 .part L_0000017c43f162d0, 0, 1;
L_0000017c43f192f0 .part L_0000017c43f188f0, 0, 1;
L_0000017c43f18670 .part L_0000017c43f183f0, 0, 1;
L_0000017c43f19c50 .part L_0000017c43f19930, 1, 1;
L_0000017c43f18710 .part L_0000017c43f162d0, 1, 1;
L_0000017c43f19390 .part L_0000017c43f188f0, 1, 1;
L_0000017c43f18210 .part L_0000017c43f183f0, 1, 1;
L_0000017c43f17b30 .part L_0000017c43f19930, 2, 1;
L_0000017c43f187b0 .part L_0000017c43f162d0, 2, 1;
L_0000017c43f182b0 .part L_0000017c43f188f0, 2, 1;
L_0000017c43f1a0b0 .part L_0000017c43f183f0, 2, 1;
L_0000017c43f17f90 .part L_0000017c43f19930, 3, 1;
L_0000017c43f180d0 .part L_0000017c43f162d0, 3, 1;
L_0000017c43f19a70 .part L_0000017c43f188f0, 3, 1;
L_0000017c43f18b70 .part L_0000017c43f183f0, 3, 1;
LS_0000017c43f188f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f41750, L_0000017c43f40720, L_0000017c43f41590, L_0000017c43f41de0;
LS_0000017c43f188f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f411a0;
L_0000017c43f188f0 .concat8 [ 4 1 0 0], LS_0000017c43f188f0_0_0, LS_0000017c43f188f0_0_4;
L_0000017c43f19750 .part L_0000017c43f19930, 4, 1;
L_0000017c43f18850 .part L_0000017c43f162d0, 4, 1;
L_0000017c43f17d10 .part L_0000017c43f188f0, 4, 1;
L_0000017c43f197f0 .part L_0000017c43f183f0, 4, 1;
LS_0000017c43f18350_0_0 .concat8 [ 1 1 1 1], L_0000017c43f413d0, L_0000017c43f41980, L_0000017c43f405d0, L_0000017c43f408e0;
LS_0000017c43f18350_0_4 .concat8 [ 1 0 0 0], L_0000017c43f40790;
L_0000017c43f18350 .concat8 [ 4 1 0 0], LS_0000017c43f18350_0_0, LS_0000017c43f18350_0_4;
LS_0000017c43f183f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f40950, L_0000017c43f40e90, L_0000017c43f40410, L_0000017c43f412f0;
LS_0000017c43f183f0_0_4 .concat8 [ 1 1 0 0], L_0000017c43f414b0, L_0000017c43f40d40;
L_0000017c43f183f0 .concat8 [ 4 2 0 0], LS_0000017c43f183f0_0_0, LS_0000017c43f183f0_0_4;
L_0000017c43f18a30 .part L_0000017c43f183f0, 5, 1;
S_0000017c43ab6310 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aae930;
 .timescale 0 0;
P_0000017c4324fe80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f41750 .functor XOR 1, L_0000017c43cf6600, L_0000017c43f19250, C4<0>, C4<0>;
v0000017c43b552b0_0 .net *"_ivl_1", 0 0, L_0000017c43f19250;  1 drivers
S_0000017c43ab6180 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab6310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f40e90 .functor OR 1, L_0000017c43f40640, L_0000017c43f41440, C4<0>, C4<0>;
v0000017c43b562f0_0 .net "S", 0 0, L_0000017c43f413d0;  1 drivers
v0000017c43b558f0_0 .net "a", 0 0, L_0000017c43f19f70;  1 drivers
v0000017c43b55df0_0 .net "b", 0 0, L_0000017c43f192f0;  1 drivers
v0000017c43b566b0_0 .net "c", 0 0, L_0000017c43f40e90;  1 drivers
v0000017c43b56750_0 .net "carry_1", 0 0, L_0000017c43f40640;  1 drivers
v0000017c43b55670_0 .net "carry_2", 0 0, L_0000017c43f41440;  1 drivers
v0000017c43b56c50_0 .net "cin", 0 0, L_0000017c43f18670;  1 drivers
v0000017c43b56cf0_0 .net "sum_1", 0 0, L_0000017c43f40cd0;  1 drivers
S_0000017c43ab5ff0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40cd0 .functor XOR 1, L_0000017c43f19f70, L_0000017c43f192f0, C4<0>, C4<0>;
L_0000017c43f40640 .functor AND 1, L_0000017c43f19f70, L_0000017c43f192f0, C4<1>, C4<1>;
v0000017c43b56070_0 .net "S", 0 0, L_0000017c43f40cd0;  alias, 1 drivers
v0000017c43b56e30_0 .net "a", 0 0, L_0000017c43f19f70;  alias, 1 drivers
v0000017c43b56bb0_0 .net "b", 0 0, L_0000017c43f192f0;  alias, 1 drivers
v0000017c43b55170_0 .net "c", 0 0, L_0000017c43f40640;  alias, 1 drivers
S_0000017c43ab8d40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f413d0 .functor XOR 1, L_0000017c43f40cd0, L_0000017c43f18670, C4<0>, C4<0>;
L_0000017c43f41440 .functor AND 1, L_0000017c43f40cd0, L_0000017c43f18670, C4<1>, C4<1>;
v0000017c43b55210_0 .net "S", 0 0, L_0000017c43f413d0;  alias, 1 drivers
v0000017c43b54b30_0 .net "a", 0 0, L_0000017c43f40cd0;  alias, 1 drivers
v0000017c43b54c70_0 .net "b", 0 0, L_0000017c43f18670;  alias, 1 drivers
v0000017c43b55d50_0 .net "c", 0 0, L_0000017c43f41440;  alias, 1 drivers
S_0000017c43ab51e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aae930;
 .timescale 0 0;
P_0000017c4324f940 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f40720 .functor XOR 1, L_0000017c43cf6600, L_0000017c43f19c50, C4<0>, C4<0>;
v0000017c43b54db0_0 .net *"_ivl_1", 0 0, L_0000017c43f19c50;  1 drivers
S_0000017c43ab64a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab51e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f40410 .functor OR 1, L_0000017c43f40800, L_0000017c43f40bf0, C4<0>, C4<0>;
v0000017c43b549f0_0 .net "S", 0 0, L_0000017c43f41980;  1 drivers
v0000017c43b56610_0 .net "a", 0 0, L_0000017c43f18710;  1 drivers
v0000017c43b55710_0 .net "b", 0 0, L_0000017c43f19390;  1 drivers
v0000017c43b54a90_0 .net "c", 0 0, L_0000017c43f40410;  1 drivers
v0000017c43b54bd0_0 .net "carry_1", 0 0, L_0000017c43f40800;  1 drivers
v0000017c43b55e90_0 .net "carry_2", 0 0, L_0000017c43f40bf0;  1 drivers
v0000017c43b55fd0_0 .net "cin", 0 0, L_0000017c43f18210;  1 drivers
v0000017c43b56110_0 .net "sum_1", 0 0, L_0000017c43f41ad0;  1 drivers
S_0000017c43ab9380 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41ad0 .functor XOR 1, L_0000017c43f18710, L_0000017c43f19390, C4<0>, C4<0>;
L_0000017c43f40800 .functor AND 1, L_0000017c43f18710, L_0000017c43f19390, C4<1>, C4<1>;
v0000017c43b56390_0 .net "S", 0 0, L_0000017c43f41ad0;  alias, 1 drivers
v0000017c43b55530_0 .net "a", 0 0, L_0000017c43f18710;  alias, 1 drivers
v0000017c43b57010_0 .net "b", 0 0, L_0000017c43f19390;  alias, 1 drivers
v0000017c43b55a30_0 .net "c", 0 0, L_0000017c43f40800;  alias, 1 drivers
S_0000017c43ab9510 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41980 .functor XOR 1, L_0000017c43f41ad0, L_0000017c43f18210, C4<0>, C4<0>;
L_0000017c43f40bf0 .functor AND 1, L_0000017c43f41ad0, L_0000017c43f18210, C4<1>, C4<1>;
v0000017c43b570b0_0 .net "S", 0 0, L_0000017c43f41980;  alias, 1 drivers
v0000017c43b55030_0 .net "a", 0 0, L_0000017c43f41ad0;  alias, 1 drivers
v0000017c43b54950_0 .net "b", 0 0, L_0000017c43f18210;  alias, 1 drivers
v0000017c43b55f30_0 .net "c", 0 0, L_0000017c43f40bf0;  alias, 1 drivers
S_0000017c43ab5370 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aae930;
 .timescale 0 0;
P_0000017c4324f880 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f41590 .functor XOR 1, L_0000017c43cf6600, L_0000017c43f17b30, C4<0>, C4<0>;
v0000017c43b55cb0_0 .net *"_ivl_1", 0 0, L_0000017c43f17b30;  1 drivers
S_0000017c43ab9830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab5370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f412f0 .functor OR 1, L_0000017c43f41910, L_0000017c43f41a60, C4<0>, C4<0>;
v0000017c43b56430_0 .net "S", 0 0, L_0000017c43f405d0;  1 drivers
v0000017c43b55ad0_0 .net "a", 0 0, L_0000017c43f187b0;  1 drivers
v0000017c43b555d0_0 .net "b", 0 0, L_0000017c43f182b0;  1 drivers
v0000017c43b557b0_0 .net "c", 0 0, L_0000017c43f412f0;  1 drivers
v0000017c43b55b70_0 .net "carry_1", 0 0, L_0000017c43f41910;  1 drivers
v0000017c43b55c10_0 .net "carry_2", 0 0, L_0000017c43f41a60;  1 drivers
v0000017c43b564d0_0 .net "cin", 0 0, L_0000017c43f1a0b0;  1 drivers
v0000017c43b56570_0 .net "sum_1", 0 0, L_0000017c43f41670;  1 drivers
S_0000017c43aba000 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41670 .functor XOR 1, L_0000017c43f187b0, L_0000017c43f182b0, C4<0>, C4<0>;
L_0000017c43f41910 .functor AND 1, L_0000017c43f187b0, L_0000017c43f182b0, C4<1>, C4<1>;
v0000017c43b54e50_0 .net "S", 0 0, L_0000017c43f41670;  alias, 1 drivers
v0000017c43b54ef0_0 .net "a", 0 0, L_0000017c43f187b0;  alias, 1 drivers
v0000017c43b561b0_0 .net "b", 0 0, L_0000017c43f182b0;  alias, 1 drivers
v0000017c43b54f90_0 .net "c", 0 0, L_0000017c43f41910;  alias, 1 drivers
S_0000017c43ab6630 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f405d0 .functor XOR 1, L_0000017c43f41670, L_0000017c43f1a0b0, C4<0>, C4<0>;
L_0000017c43f41a60 .functor AND 1, L_0000017c43f41670, L_0000017c43f1a0b0, C4<1>, C4<1>;
v0000017c43b550d0_0 .net "S", 0 0, L_0000017c43f405d0;  alias, 1 drivers
v0000017c43b55350_0 .net "a", 0 0, L_0000017c43f41670;  alias, 1 drivers
v0000017c43b553f0_0 .net "b", 0 0, L_0000017c43f1a0b0;  alias, 1 drivers
v0000017c43b55490_0 .net "c", 0 0, L_0000017c43f41a60;  alias, 1 drivers
S_0000017c43ab5e60 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43aae930;
 .timescale 0 0;
P_0000017c4324ff00 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f41de0 .functor XOR 1, L_0000017c43cf6600, L_0000017c43f17f90, C4<0>, C4<0>;
v0000017c43b57ab0_0 .net *"_ivl_1", 0 0, L_0000017c43f17f90;  1 drivers
S_0000017c43ab67c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f414b0 .functor OR 1, L_0000017c43f41360, L_0000017c43f41130, C4<0>, C4<0>;
v0000017c43b58af0_0 .net "S", 0 0, L_0000017c43f408e0;  1 drivers
v0000017c43b58050_0 .net "a", 0 0, L_0000017c43f180d0;  1 drivers
v0000017c43b585f0_0 .net "b", 0 0, L_0000017c43f19a70;  1 drivers
v0000017c43b58eb0_0 .net "c", 0 0, L_0000017c43f414b0;  1 drivers
v0000017c43b58f50_0 .net "carry_1", 0 0, L_0000017c43f41360;  1 drivers
v0000017c43b57e70_0 .net "carry_2", 0 0, L_0000017c43f41130;  1 drivers
v0000017c43b59130_0 .net "cin", 0 0, L_0000017c43f18b70;  1 drivers
v0000017c43b58ff0_0 .net "sum_1", 0 0, L_0000017c43f41e50;  1 drivers
S_0000017c43ab6950 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f41e50 .functor XOR 1, L_0000017c43f180d0, L_0000017c43f19a70, C4<0>, C4<0>;
L_0000017c43f41360 .functor AND 1, L_0000017c43f180d0, L_0000017c43f19a70, C4<1>, C4<1>;
v0000017c43b58870_0 .net "S", 0 0, L_0000017c43f41e50;  alias, 1 drivers
v0000017c43b59630_0 .net "a", 0 0, L_0000017c43f180d0;  alias, 1 drivers
v0000017c43b59310_0 .net "b", 0 0, L_0000017c43f19a70;  alias, 1 drivers
v0000017c43b57970_0 .net "c", 0 0, L_0000017c43f41360;  alias, 1 drivers
S_0000017c43ab8ed0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f408e0 .functor XOR 1, L_0000017c43f41e50, L_0000017c43f18b70, C4<0>, C4<0>;
L_0000017c43f41130 .functor AND 1, L_0000017c43f41e50, L_0000017c43f18b70, C4<1>, C4<1>;
v0000017c43b57a10_0 .net "S", 0 0, L_0000017c43f408e0;  alias, 1 drivers
v0000017c43b57330_0 .net "a", 0 0, L_0000017c43f41e50;  alias, 1 drivers
v0000017c43b57470_0 .net "b", 0 0, L_0000017c43f18b70;  alias, 1 drivers
v0000017c43b58550_0 .net "c", 0 0, L_0000017c43f41130;  alias, 1 drivers
S_0000017c43ab5500 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43aae930;
 .timescale 0 0;
P_0000017c4324f980 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f411a0 .functor XOR 1, L_0000017c43cf6600, L_0000017c43f19750, C4<0>, C4<0>;
v0000017c43b576f0_0 .net *"_ivl_1", 0 0, L_0000017c43f19750;  1 drivers
S_0000017c43ab6ae0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f40d40 .functor OR 1, L_0000017c43f41210, L_0000017c43f40870, C4<0>, C4<0>;
v0000017c43b591d0_0 .net "S", 0 0, L_0000017c43f40790;  1 drivers
v0000017c43b58e10_0 .net "a", 0 0, L_0000017c43f18850;  1 drivers
v0000017c43b58690_0 .net "b", 0 0, L_0000017c43f17d10;  1 drivers
v0000017c43b587d0_0 .net "c", 0 0, L_0000017c43f40d40;  1 drivers
v0000017c43b58910_0 .net "carry_1", 0 0, L_0000017c43f41210;  1 drivers
v0000017c43b59270_0 .net "carry_2", 0 0, L_0000017c43f40870;  1 drivers
v0000017c43b57dd0_0 .net "cin", 0 0, L_0000017c43f197f0;  1 drivers
v0000017c43b59450_0 .net "sum_1", 0 0, L_0000017c43f410c0;  1 drivers
S_0000017c43ab96a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f410c0 .functor XOR 1, L_0000017c43f18850, L_0000017c43f17d10, C4<0>, C4<0>;
L_0000017c43f41210 .functor AND 1, L_0000017c43f18850, L_0000017c43f17d10, C4<1>, C4<1>;
v0000017c43b58a50_0 .net "S", 0 0, L_0000017c43f410c0;  alias, 1 drivers
v0000017c43b57d30_0 .net "a", 0 0, L_0000017c43f18850;  alias, 1 drivers
v0000017c43b596d0_0 .net "b", 0 0, L_0000017c43f17d10;  alias, 1 drivers
v0000017c43b580f0_0 .net "c", 0 0, L_0000017c43f41210;  alias, 1 drivers
S_0000017c43ab99c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f40790 .functor XOR 1, L_0000017c43f410c0, L_0000017c43f197f0, C4<0>, C4<0>;
L_0000017c43f40870 .functor AND 1, L_0000017c43f410c0, L_0000017c43f197f0, C4<1>, C4<1>;
v0000017c43b59590_0 .net "S", 0 0, L_0000017c43f40790;  alias, 1 drivers
v0000017c43b57830_0 .net "a", 0 0, L_0000017c43f410c0;  alias, 1 drivers
v0000017c43b59090_0 .net "b", 0 0, L_0000017c43f197f0;  alias, 1 drivers
v0000017c43b58730_0 .net "c", 0 0, L_0000017c43f40870;  alias, 1 drivers
S_0000017c43ab8bb0 .scope module, "k3" "karatsuba_4" 2 71, 2 96 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "X";
    .port_info 1 /INPUT 5 "Y";
    .port_info 2 /OUTPUT 9 "Z";
v0000017c43bb5a00_0 .net "F1", 8 0, L_0000017c43f2a690;  1 drivers
v0000017c43bb5320_0 .net "F2", 8 0, L_0000017c43f2acd0;  1 drivers
o0000017c43af73f8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000017c43bb6e00_0 .net "F3", 8 0, o0000017c43af73f8;  0 drivers
v0000017c43bb5780_0 .net "X", 4 0, L_0000017c43ef62f0;  alias, 1 drivers
v0000017c43bb60e0_0 .net "Xl", 2 0, L_0000017c43f1bff0;  1 drivers
v0000017c43bb5d20_0 .net "Xm1", 2 0, L_0000017c43f1ce50;  1 drivers
v0000017c43bb5280_0 .net "Xms", 4 0, L_0000017c43f29330;  1 drivers
v0000017c43bb55a0_0 .net "Xr", 2 0, L_0000017c43f1baf0;  1 drivers
v0000017c43bb73a0_0 .net "Y", 4 0, L_0000017c43ef7970;  alias, 1 drivers
v0000017c43bb5f00_0 .net "Yl", 2 0, L_0000017c43f1e110;  1 drivers
v0000017c43bb6ea0_0 .net "Ym1", 2 0, L_0000017c43f1d850;  1 drivers
v0000017c43bb5640_0 .net "Yr", 2 0, L_0000017c43f1bcd0;  1 drivers
v0000017c43bb5820_0 .net "Z", 8 0, L_0000017c43fa53b0;  alias, 1 drivers
v0000017c43bb5fa0_0 .net "Z1", 4 0, L_0000017c43f21c70;  1 drivers
v0000017c43bb58c0_0 .net "Z2", 4 0, L_0000017c43f25550;  1 drivers
v0000017c43bb7800_0 .net "Z3", 4 0, L_0000017c43f29470;  1 drivers
v0000017c43bb6040_0 .net "ZF", 8 0, L_0000017c43f2dbb0;  1 drivers
v0000017c43bb6720_0 .net *"_ivl_1", 1 0, L_0000017c43f1b9b0;  1 drivers
L_0000017c43cf6840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bb7440_0 .net *"_ivl_11", 0 0, L_0000017c43cf6840;  1 drivers
v0000017c43bb78a0_0 .net *"_ivl_13", 1 0, L_0000017c43f1bc30;  1 drivers
L_0000017c43cf6888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bb5140_0 .net *"_ivl_17", 0 0, L_0000017c43cf6888;  1 drivers
v0000017c43bb51e0_0 .net *"_ivl_19", 1 0, L_0000017c43f1bd70;  1 drivers
L_0000017c43cf68d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bb9c40_0 .net *"_ivl_23", 0 0, L_0000017c43cf68d0;  1 drivers
L_0000017c43cf67f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bb7940_0 .net *"_ivl_5", 0 0, L_0000017c43cf67f8;  1 drivers
v0000017c43bb8840_0 .net *"_ivl_7", 1 0, L_0000017c43f1bb90;  1 drivers
v0000017c43bb87a0_0 .net "bin", 0 0, L_0000017c43f29fb0;  1 drivers
v0000017c43bb9a60_0 .net "cout1", 0 0, L_0000017c43f1eb10;  1 drivers
v0000017c43bb9880_0 .net "cout2", 0 0, L_0000017c43f1e6b0;  1 drivers
v0000017c43bb8700_0 .net "cout3", 0 0, L_0000017c43f2a910;  1 drivers
v0000017c43bb8480_0 .net "cout4", 0 0, L_0000017c43f2c990;  1 drivers
v0000017c43bb9420_0 .net "cout5", 0 0, L_0000017c43fa42d0;  1 drivers
v0000017c43bb8660_0 .net "sub_ans", 4 0, L_0000017c43f29dd0;  1 drivers
L_0000017c43f1b9b0 .part L_0000017c43ef62f0, 2, 2;
L_0000017c43f1baf0 .concat [ 2 1 0 0], L_0000017c43f1b9b0, L_0000017c43cf67f8;
L_0000017c43f1bb90 .part L_0000017c43ef62f0, 0, 2;
L_0000017c43f1bff0 .concat [ 2 1 0 0], L_0000017c43f1bb90, L_0000017c43cf6840;
L_0000017c43f1bc30 .part L_0000017c43ef7970, 2, 2;
L_0000017c43f1bcd0 .concat [ 2 1 0 0], L_0000017c43f1bc30, L_0000017c43cf6888;
L_0000017c43f1bd70 .part L_0000017c43ef7970, 0, 2;
L_0000017c43f1e110 .concat [ 2 1 0 0], L_0000017c43f1bd70, L_0000017c43cf68d0;
S_0000017c43ab4ec0 .scope module, "add1" "rca_Nbit" 2 110, 2 233 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324ff40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf6918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f45260 .functor BUFZ 1, L_0000017c43cf6918, C4<0>, C4<0>, C4<0>;
v0000017c43b5ce70_0 .net "S", 2 0, L_0000017c43f1ce50;  alias, 1 drivers
v0000017c43b5c3d0_0 .net *"_ivl_0", 0 0, L_0000017c43f44c40;  1 drivers
v0000017c43b5cc90_0 .net *"_ivl_10", 0 0, L_0000017c43f44690;  1 drivers
v0000017c43b5cd30_0 .net *"_ivl_20", 0 0, L_0000017c43f440e0;  1 drivers
v0000017c43b5d870_0 .net *"_ivl_36", 0 0, L_0000017c43f45260;  1 drivers
v0000017c43b5c970_0 .net "a", 2 0, L_0000017c43f1baf0;  alias, 1 drivers
v0000017c43b5cfb0_0 .net "b", 2 0, L_0000017c43f1bff0;  alias, 1 drivers
v0000017c43b5d550_0 .net "b1", 2 0, L_0000017c43f1e2f0;  1 drivers
v0000017c43b5d5f0_0 .net "c", 0 0, L_0000017c43f1eb10;  alias, 1 drivers
v0000017c43b5ca10_0 .net "cin", 0 0, L_0000017c43cf6918;  1 drivers
v0000017c43b5e130_0 .net "co", 3 0, L_0000017c43f1e570;  1 drivers
L_0000017c43f1dc10 .part L_0000017c43f1bff0, 0, 1;
L_0000017c43f1d030 .part L_0000017c43f1baf0, 0, 1;
L_0000017c43f1cef0 .part L_0000017c43f1e2f0, 0, 1;
L_0000017c43f1e7f0 .part L_0000017c43f1e570, 0, 1;
L_0000017c43f1d710 .part L_0000017c43f1bff0, 1, 1;
L_0000017c43f1cd10 .part L_0000017c43f1baf0, 1, 1;
L_0000017c43f1e1b0 .part L_0000017c43f1e2f0, 1, 1;
L_0000017c43f1f0b0 .part L_0000017c43f1e570, 1, 1;
L_0000017c43f1e2f0 .concat8 [ 1 1 1 0], L_0000017c43f44c40, L_0000017c43f44690, L_0000017c43f440e0;
L_0000017c43f1c950 .part L_0000017c43f1bff0, 2, 1;
L_0000017c43f1d170 .part L_0000017c43f1baf0, 2, 1;
L_0000017c43f1d0d0 .part L_0000017c43f1e2f0, 2, 1;
L_0000017c43f1ef70 .part L_0000017c43f1e570, 2, 1;
L_0000017c43f1ce50 .concat8 [ 1 1 1 0], L_0000017c43f43f20, L_0000017c43f44070, L_0000017c43f456c0;
L_0000017c43f1e570 .concat8 [ 1 1 1 1], L_0000017c43f45260, L_0000017c43f44000, L_0000017c43f45490, L_0000017c43f44930;
L_0000017c43f1eb10 .part L_0000017c43f1e570, 3, 1;
S_0000017c43ab7a80 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ab4ec0;
 .timescale 0 0;
P_0000017c4324f6c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f44c40 .functor XOR 1, L_0000017c43cf6918, L_0000017c43f1dc10, C4<0>, C4<0>;
v0000017c43b5bcf0_0 .net *"_ivl_1", 0 0, L_0000017c43f1dc10;  1 drivers
S_0000017c43ab8250 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f44000 .functor OR 1, L_0000017c43f445b0, L_0000017c43f453b0, C4<0>, C4<0>;
v0000017c43b5a7b0_0 .net "S", 0 0, L_0000017c43f43f20;  1 drivers
v0000017c43b5a350_0 .net "a", 0 0, L_0000017c43f1d030;  1 drivers
v0000017c43b5a3f0_0 .net "b", 0 0, L_0000017c43f1cef0;  1 drivers
v0000017c43b59950_0 .net "c", 0 0, L_0000017c43f44000;  1 drivers
v0000017c43b5a850_0 .net "carry_1", 0 0, L_0000017c43f445b0;  1 drivers
v0000017c43b59a90_0 .net "carry_2", 0 0, L_0000017c43f453b0;  1 drivers
v0000017c43b5afd0_0 .net "cin", 0 0, L_0000017c43f1e7f0;  1 drivers
v0000017c43b59bd0_0 .net "sum_1", 0 0, L_0000017c43f43ba0;  1 drivers
S_0000017c43ab7440 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43ba0 .functor XOR 1, L_0000017c43f1d030, L_0000017c43f1cef0, C4<0>, C4<0>;
L_0000017c43f445b0 .functor AND 1, L_0000017c43f1d030, L_0000017c43f1cef0, C4<1>, C4<1>;
v0000017c43b5ba70_0 .net "S", 0 0, L_0000017c43f43ba0;  alias, 1 drivers
v0000017c43b5a710_0 .net "a", 0 0, L_0000017c43f1d030;  alias, 1 drivers
v0000017c43b5aad0_0 .net "b", 0 0, L_0000017c43f1cef0;  alias, 1 drivers
v0000017c43b5bf70_0 .net "c", 0 0, L_0000017c43f445b0;  alias, 1 drivers
S_0000017c43ab5820 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43f20 .functor XOR 1, L_0000017c43f43ba0, L_0000017c43f1e7f0, C4<0>, C4<0>;
L_0000017c43f453b0 .functor AND 1, L_0000017c43f43ba0, L_0000017c43f1e7f0, C4<1>, C4<1>;
v0000017c43b5bb10_0 .net "S", 0 0, L_0000017c43f43f20;  alias, 1 drivers
v0000017c43b59f90_0 .net "a", 0 0, L_0000017c43f43ba0;  alias, 1 drivers
v0000017c43b5c0b0_0 .net "b", 0 0, L_0000017c43f1e7f0;  alias, 1 drivers
v0000017c43b5bbb0_0 .net "c", 0 0, L_0000017c43f453b0;  alias, 1 drivers
S_0000017c43ab78f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ab4ec0;
 .timescale 0 0;
P_0000017c43250100 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f44690 .functor XOR 1, L_0000017c43cf6918, L_0000017c43f1d710, C4<0>, C4<0>;
v0000017c43b5acb0_0 .net *"_ivl_1", 0 0, L_0000017c43f1d710;  1 drivers
S_0000017c43aba320 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab78f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f45490 .functor OR 1, L_0000017c43f44e00, L_0000017c43f455e0, C4<0>, C4<0>;
v0000017c43b5ab70_0 .net "S", 0 0, L_0000017c43f44070;  1 drivers
v0000017c43b599f0_0 .net "a", 0 0, L_0000017c43f1cd10;  1 drivers
v0000017c43b5a030_0 .net "b", 0 0, L_0000017c43f1e1b0;  1 drivers
v0000017c43b5b110_0 .net "c", 0 0, L_0000017c43f45490;  1 drivers
v0000017c43b5b1b0_0 .net "carry_1", 0 0, L_0000017c43f44e00;  1 drivers
v0000017c43b5ac10_0 .net "carry_2", 0 0, L_0000017c43f455e0;  1 drivers
v0000017c43b5b250_0 .net "cin", 0 0, L_0000017c43f1f0b0;  1 drivers
v0000017c43b59db0_0 .net "sum_1", 0 0, L_0000017c43f44d90;  1 drivers
S_0000017c43ab83e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aba320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44d90 .functor XOR 1, L_0000017c43f1cd10, L_0000017c43f1e1b0, C4<0>, C4<0>;
L_0000017c43f44e00 .functor AND 1, L_0000017c43f1cd10, L_0000017c43f1e1b0, C4<1>, C4<1>;
v0000017c43b5a8f0_0 .net "S", 0 0, L_0000017c43f44d90;  alias, 1 drivers
v0000017c43b59d10_0 .net "a", 0 0, L_0000017c43f1cd10;  alias, 1 drivers
v0000017c43b5a990_0 .net "b", 0 0, L_0000017c43f1e1b0;  alias, 1 drivers
v0000017c43b5be30_0 .net "c", 0 0, L_0000017c43f44e00;  alias, 1 drivers
S_0000017c43ab4a10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aba320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44070 .functor XOR 1, L_0000017c43f44d90, L_0000017c43f1f0b0, C4<0>, C4<0>;
L_0000017c43f455e0 .functor AND 1, L_0000017c43f44d90, L_0000017c43f1f0b0, C4<1>, C4<1>;
v0000017c43b5af30_0 .net "S", 0 0, L_0000017c43f44070;  alias, 1 drivers
v0000017c43b5a490_0 .net "a", 0 0, L_0000017c43f44d90;  alias, 1 drivers
v0000017c43b5b7f0_0 .net "b", 0 0, L_0000017c43f1f0b0;  alias, 1 drivers
v0000017c43b5bed0_0 .net "c", 0 0, L_0000017c43f455e0;  alias, 1 drivers
S_0000017c43ab6c70 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ab4ec0;
 .timescale 0 0;
P_0000017c4324ffc0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f440e0 .functor XOR 1, L_0000017c43cf6918, L_0000017c43f1c950, C4<0>, C4<0>;
v0000017c43b5dc30_0 .net *"_ivl_1", 0 0, L_0000017c43f1c950;  1 drivers
S_0000017c43ab5050 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f44930 .functor OR 1, L_0000017c43f43c10, L_0000017c43f452d0, C4<0>, C4<0>;
v0000017c43b5adf0_0 .net "S", 0 0, L_0000017c43f456c0;  1 drivers
v0000017c43b5ae90_0 .net "a", 0 0, L_0000017c43f1d170;  1 drivers
v0000017c43b5b430_0 .net "b", 0 0, L_0000017c43f1d0d0;  1 drivers
v0000017c43b5b4d0_0 .net "c", 0 0, L_0000017c43f44930;  1 drivers
v0000017c43b5b610_0 .net "carry_1", 0 0, L_0000017c43f43c10;  1 drivers
v0000017c43b5b6b0_0 .net "carry_2", 0 0, L_0000017c43f452d0;  1 drivers
v0000017c43b5b750_0 .net "cin", 0 0, L_0000017c43f1ef70;  1 drivers
v0000017c43b5c650_0 .net "sum_1", 0 0, L_0000017c43f45650;  1 drivers
S_0000017c43ab7c10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45650 .functor XOR 1, L_0000017c43f1d170, L_0000017c43f1d0d0, C4<0>, C4<0>;
L_0000017c43f43c10 .functor AND 1, L_0000017c43f1d170, L_0000017c43f1d0d0, C4<1>, C4<1>;
v0000017c43b59c70_0 .net "S", 0 0, L_0000017c43f45650;  alias, 1 drivers
v0000017c43b59e50_0 .net "a", 0 0, L_0000017c43f1d170;  alias, 1 drivers
v0000017c43b59ef0_0 .net "b", 0 0, L_0000017c43f1d0d0;  alias, 1 drivers
v0000017c43b5ad50_0 .net "c", 0 0, L_0000017c43f43c10;  alias, 1 drivers
S_0000017c43ab9e70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f456c0 .functor XOR 1, L_0000017c43f45650, L_0000017c43f1ef70, C4<0>, C4<0>;
L_0000017c43f452d0 .functor AND 1, L_0000017c43f45650, L_0000017c43f1ef70, C4<1>, C4<1>;
v0000017c43b5a170_0 .net "S", 0 0, L_0000017c43f456c0;  alias, 1 drivers
v0000017c43b5b2f0_0 .net "a", 0 0, L_0000017c43f45650;  alias, 1 drivers
v0000017c43b5b570_0 .net "b", 0 0, L_0000017c43f1ef70;  alias, 1 drivers
v0000017c43b5b390_0 .net "c", 0 0, L_0000017c43f452d0;  alias, 1 drivers
S_0000017c43aba190 .scope module, "add2" "rca_Nbit" 2 111, 2 233 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324f9c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f43c80 .functor BUFZ 1, L_0000017c43cf6960, C4<0>, C4<0>, C4<0>;
v0000017c43b60ed0_0 .net "S", 2 0, L_0000017c43f1d850;  alias, 1 drivers
v0000017c43b5ef90_0 .net *"_ivl_0", 0 0, L_0000017c43f44fc0;  1 drivers
v0000017c43b60110_0 .net *"_ivl_10", 0 0, L_0000017c43f441c0;  1 drivers
v0000017c43b5fcb0_0 .net *"_ivl_20", 0 0, L_0000017c43f44e70;  1 drivers
v0000017c43b5f030_0 .net *"_ivl_36", 0 0, L_0000017c43f43c80;  1 drivers
v0000017c43b60070_0 .net "a", 2 0, L_0000017c43f1bcd0;  alias, 1 drivers
v0000017c43b60d90_0 .net "b", 2 0, L_0000017c43f1e110;  alias, 1 drivers
v0000017c43b60890_0 .net "b1", 2 0, L_0000017c43f1dd50;  1 drivers
v0000017c43b60b10_0 .net "c", 0 0, L_0000017c43f1e6b0;  alias, 1 drivers
v0000017c43b5f170_0 .net "cin", 0 0, L_0000017c43cf6960;  1 drivers
v0000017c43b5ffd0_0 .net "co", 3 0, L_0000017c43f1cbd0;  1 drivers
L_0000017c43f1dad0 .part L_0000017c43f1e110, 0, 1;
L_0000017c43f1c9f0 .part L_0000017c43f1bcd0, 0, 1;
L_0000017c43f1ddf0 .part L_0000017c43f1dd50, 0, 1;
L_0000017c43f1dcb0 .part L_0000017c43f1cbd0, 0, 1;
L_0000017c43f1cf90 .part L_0000017c43f1e110, 1, 1;
L_0000017c43f1d990 .part L_0000017c43f1bcd0, 1, 1;
L_0000017c43f1ee30 .part L_0000017c43f1dd50, 1, 1;
L_0000017c43f1e610 .part L_0000017c43f1cbd0, 1, 1;
L_0000017c43f1dd50 .concat8 [ 1 1 1 0], L_0000017c43f44fc0, L_0000017c43f441c0, L_0000017c43f44e70;
L_0000017c43f1cb30 .part L_0000017c43f1e110, 2, 1;
L_0000017c43f1d670 .part L_0000017c43f1bcd0, 2, 1;
L_0000017c43f1d210 .part L_0000017c43f1dd50, 2, 1;
L_0000017c43f1db70 .part L_0000017c43f1cbd0, 2, 1;
L_0000017c43f1d850 .concat8 [ 1 1 1 0], L_0000017c43f44af0, L_0000017c43f442a0, L_0000017c43f43dd0;
L_0000017c43f1cbd0 .concat8 [ 1 1 1 1], L_0000017c43f43c80, L_0000017c43f44700, L_0000017c43f450a0, L_0000017c43f44bd0;
L_0000017c43f1e6b0 .part L_0000017c43f1cbd0, 3, 1;
S_0000017c43ab9b50 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aba190;
 .timescale 0 0;
P_0000017c4324f4c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f44fc0 .functor XOR 1, L_0000017c43cf6960, L_0000017c43f1dad0, C4<0>, C4<0>;
v0000017c43b5cb50_0 .net *"_ivl_1", 0 0, L_0000017c43f1dad0;  1 drivers
S_0000017c43ab6e00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f44700 .functor OR 1, L_0000017c43f44620, L_0000017c43f43cf0, C4<0>, C4<0>;
v0000017c43b5d190_0 .net "S", 0 0, L_0000017c43f44af0;  1 drivers
v0000017c43b5d230_0 .net "a", 0 0, L_0000017c43f1c9f0;  1 drivers
v0000017c43b5d4b0_0 .net "b", 0 0, L_0000017c43f1ddf0;  1 drivers
v0000017c43b5c470_0 .net "c", 0 0, L_0000017c43f44700;  1 drivers
v0000017c43b5e310_0 .net "carry_1", 0 0, L_0000017c43f44620;  1 drivers
v0000017c43b5cab0_0 .net "carry_2", 0 0, L_0000017c43f43cf0;  1 drivers
v0000017c43b5d7d0_0 .net "cin", 0 0, L_0000017c43f1dcb0;  1 drivers
v0000017c43b5db90_0 .net "sum_1", 0 0, L_0000017c43f44150;  1 drivers
S_0000017c43ab8890 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44150 .functor XOR 1, L_0000017c43f1c9f0, L_0000017c43f1ddf0, C4<0>, C4<0>;
L_0000017c43f44620 .functor AND 1, L_0000017c43f1c9f0, L_0000017c43f1ddf0, C4<1>, C4<1>;
v0000017c43b5c8d0_0 .net "S", 0 0, L_0000017c43f44150;  alias, 1 drivers
v0000017c43b5cf10_0 .net "a", 0 0, L_0000017c43f1c9f0;  alias, 1 drivers
v0000017c43b5e3b0_0 .net "b", 0 0, L_0000017c43f1ddf0;  alias, 1 drivers
v0000017c43b5cdd0_0 .net "c", 0 0, L_0000017c43f44620;  alias, 1 drivers
S_0000017c43ab7da0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44af0 .functor XOR 1, L_0000017c43f44150, L_0000017c43f1dcb0, C4<0>, C4<0>;
L_0000017c43f43cf0 .functor AND 1, L_0000017c43f44150, L_0000017c43f1dcb0, C4<1>, C4<1>;
v0000017c43b5e1d0_0 .net "S", 0 0, L_0000017c43f44af0;  alias, 1 drivers
v0000017c43b5d050_0 .net "a", 0 0, L_0000017c43f44150;  alias, 1 drivers
v0000017c43b5e450_0 .net "b", 0 0, L_0000017c43f1dcb0;  alias, 1 drivers
v0000017c43b5d0f0_0 .net "c", 0 0, L_0000017c43f43cf0;  alias, 1 drivers
S_0000017c43ab59b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43aba190;
 .timescale 0 0;
P_0000017c4324fa80 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f441c0 .functor XOR 1, L_0000017c43cf6960, L_0000017c43f1cf90, C4<0>, C4<0>;
v0000017c43b5e590_0 .net *"_ivl_1", 0 0, L_0000017c43f1cf90;  1 drivers
S_0000017c43ab5690 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab59b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f450a0 .functor OR 1, L_0000017c43f43b30, L_0000017c43f44380, C4<0>, C4<0>;
v0000017c43b5e270_0 .net "S", 0 0, L_0000017c43f442a0;  1 drivers
v0000017c43b5d910_0 .net "a", 0 0, L_0000017c43f1d990;  1 drivers
v0000017c43b5e090_0 .net "b", 0 0, L_0000017c43f1ee30;  1 drivers
v0000017c43b5dcd0_0 .net "c", 0 0, L_0000017c43f450a0;  1 drivers
v0000017c43b5e6d0_0 .net "carry_1", 0 0, L_0000017c43f43b30;  1 drivers
v0000017c43b5d9b0_0 .net "carry_2", 0 0, L_0000017c43f44380;  1 drivers
v0000017c43b5da50_0 .net "cin", 0 0, L_0000017c43f1e610;  1 drivers
v0000017c43b5c6f0_0 .net "sum_1", 0 0, L_0000017c43f44310;  1 drivers
S_0000017c43ab9ce0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab5690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44310 .functor XOR 1, L_0000017c43f1d990, L_0000017c43f1ee30, C4<0>, C4<0>;
L_0000017c43f43b30 .functor AND 1, L_0000017c43f1d990, L_0000017c43f1ee30, C4<1>, C4<1>;
v0000017c43b5d690_0 .net "S", 0 0, L_0000017c43f44310;  alias, 1 drivers
v0000017c43b5deb0_0 .net "a", 0 0, L_0000017c43f1d990;  alias, 1 drivers
v0000017c43b5d2d0_0 .net "b", 0 0, L_0000017c43f1ee30;  alias, 1 drivers
v0000017c43b5d370_0 .net "c", 0 0, L_0000017c43f43b30;  alias, 1 drivers
S_0000017c43ab5b40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab5690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f442a0 .functor XOR 1, L_0000017c43f44310, L_0000017c43f1e610, C4<0>, C4<0>;
L_0000017c43f44380 .functor AND 1, L_0000017c43f44310, L_0000017c43f1e610, C4<1>, C4<1>;
v0000017c43b5d410_0 .net "S", 0 0, L_0000017c43f442a0;  alias, 1 drivers
v0000017c43b5c830_0 .net "a", 0 0, L_0000017c43f44310;  alias, 1 drivers
v0000017c43b5d730_0 .net "b", 0 0, L_0000017c43f1e610;  alias, 1 drivers
v0000017c43b5e4f0_0 .net "c", 0 0, L_0000017c43f44380;  alias, 1 drivers
S_0000017c43ab4ba0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43aba190;
 .timescale 0 0;
P_0000017c43250140 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f44e70 .functor XOR 1, L_0000017c43cf6960, L_0000017c43f1cb30, C4<0>, C4<0>;
v0000017c43b5c510_0 .net *"_ivl_1", 0 0, L_0000017c43f1cb30;  1 drivers
S_0000017c43ab5cd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab4ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f44bd0 .functor OR 1, L_0000017c43f451f0, L_0000017c43f45420, C4<0>, C4<0>;
v0000017c43b5dff0_0 .net "S", 0 0, L_0000017c43f43dd0;  1 drivers
v0000017c43b5c150_0 .net "a", 0 0, L_0000017c43f1d670;  1 drivers
v0000017c43b5e770_0 .net "b", 0 0, L_0000017c43f1d210;  1 drivers
v0000017c43b5e810_0 .net "c", 0 0, L_0000017c43f44bd0;  1 drivers
v0000017c43b5e8b0_0 .net "carry_1", 0 0, L_0000017c43f451f0;  1 drivers
v0000017c43b5c1f0_0 .net "carry_2", 0 0, L_0000017c43f45420;  1 drivers
v0000017c43b5c290_0 .net "cin", 0 0, L_0000017c43f1db70;  1 drivers
v0000017c43b5c330_0 .net "sum_1", 0 0, L_0000017c43f45180;  1 drivers
S_0000017c43ab7f30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45180 .functor XOR 1, L_0000017c43f1d670, L_0000017c43f1d210, C4<0>, C4<0>;
L_0000017c43f451f0 .functor AND 1, L_0000017c43f1d670, L_0000017c43f1d210, C4<1>, C4<1>;
v0000017c43b5daf0_0 .net "S", 0 0, L_0000017c43f45180;  alias, 1 drivers
v0000017c43b5cbf0_0 .net "a", 0 0, L_0000017c43f1d670;  alias, 1 drivers
v0000017c43b5e630_0 .net "b", 0 0, L_0000017c43f1d210;  alias, 1 drivers
v0000017c43b5c790_0 .net "c", 0 0, L_0000017c43f451f0;  alias, 1 drivers
S_0000017c43ab6f90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43dd0 .functor XOR 1, L_0000017c43f45180, L_0000017c43f1db70, C4<0>, C4<0>;
L_0000017c43f45420 .functor AND 1, L_0000017c43f45180, L_0000017c43f1db70, C4<1>, C4<1>;
v0000017c43b5c5b0_0 .net "S", 0 0, L_0000017c43f43dd0;  alias, 1 drivers
v0000017c43b5dd70_0 .net "a", 0 0, L_0000017c43f45180;  alias, 1 drivers
v0000017c43b5de10_0 .net "b", 0 0, L_0000017c43f1db70;  alias, 1 drivers
v0000017c43b5df50_0 .net "c", 0 0, L_0000017c43f45420;  alias, 1 drivers
S_0000017c43ab7120 .scope module, "add3" "rca_Nbit" 2 120, 2 233 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250180 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf7728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4f360 .functor BUFZ 1, L_0000017c43cf7728, C4<0>, C4<0>, C4<0>;
v0000017c43b62a50_0 .net "S", 4 0, L_0000017c43f29330;  alias, 1 drivers
v0000017c43b62cd0_0 .net *"_ivl_0", 0 0, L_0000017c43f4f7c0;  1 drivers
v0000017c43b61150_0 .net *"_ivl_10", 0 0, L_0000017c43f4edb0;  1 drivers
v0000017c43b615b0_0 .net *"_ivl_20", 0 0, L_0000017c43f4ee20;  1 drivers
v0000017c43b61dd0_0 .net *"_ivl_30", 0 0, L_0000017c43f4f910;  1 drivers
v0000017c43b61970_0 .net *"_ivl_40", 0 0, L_0000017c43f4ee90;  1 drivers
v0000017c43b638b0_0 .net *"_ivl_56", 0 0, L_0000017c43f4f360;  1 drivers
v0000017c43b61650_0 .net "a", 4 0, L_0000017c43f21c70;  alias, 1 drivers
v0000017c43b629b0_0 .net "b", 4 0, L_0000017c43f25550;  alias, 1 drivers
v0000017c43b62550_0 .net "b1", 4 0, L_0000017c43f2aeb0;  1 drivers
v0000017c43b62d70_0 .net "c", 0 0, L_0000017c43f2a910;  alias, 1 drivers
v0000017c43b62ff0_0 .net "cin", 0 0, L_0000017c43cf7728;  1 drivers
v0000017c43b63130_0 .net "co", 5 0, L_0000017c43f2a230;  1 drivers
L_0000017c43f2aaf0 .part L_0000017c43f25550, 0, 1;
L_0000017c43f2ad70 .part L_0000017c43f21c70, 0, 1;
L_0000017c43f296f0 .part L_0000017c43f2aeb0, 0, 1;
L_0000017c43f2b8b0 .part L_0000017c43f2a230, 0, 1;
L_0000017c43f295b0 .part L_0000017c43f25550, 1, 1;
L_0000017c43f2b450 .part L_0000017c43f21c70, 1, 1;
L_0000017c43f2b6d0 .part L_0000017c43f2aeb0, 1, 1;
L_0000017c43f29510 .part L_0000017c43f2a230, 1, 1;
L_0000017c43f2a050 .part L_0000017c43f25550, 2, 1;
L_0000017c43f2ae10 .part L_0000017c43f21c70, 2, 1;
L_0000017c43f2a190 .part L_0000017c43f2aeb0, 2, 1;
L_0000017c43f2b590 .part L_0000017c43f2a230, 2, 1;
L_0000017c43f2b310 .part L_0000017c43f25550, 3, 1;
L_0000017c43f2b1d0 .part L_0000017c43f21c70, 3, 1;
L_0000017c43f2b3b0 .part L_0000017c43f2aeb0, 3, 1;
L_0000017c43f2b630 .part L_0000017c43f2a230, 3, 1;
LS_0000017c43f2aeb0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4f7c0, L_0000017c43f4edb0, L_0000017c43f4ee20, L_0000017c43f4f910;
LS_0000017c43f2aeb0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4ee90;
L_0000017c43f2aeb0 .concat8 [ 4 1 0 0], LS_0000017c43f2aeb0_0_0, LS_0000017c43f2aeb0_0_4;
L_0000017c43f2a870 .part L_0000017c43f25550, 4, 1;
L_0000017c43f29290 .part L_0000017c43f21c70, 4, 1;
L_0000017c43f2b130 .part L_0000017c43f2aeb0, 4, 1;
L_0000017c43f29650 .part L_0000017c43f2a230, 4, 1;
LS_0000017c43f29330_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4ec60, L_0000017c43f4f130, L_0000017c43f4f2f0, L_0000017c43f4e5d0;
LS_0000017c43f29330_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4f440;
L_0000017c43f29330 .concat8 [ 4 1 0 0], LS_0000017c43f29330_0_0, LS_0000017c43f29330_0_4;
LS_0000017c43f2a230_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4f360, L_0000017c43f4f600, L_0000017c43f4fe50, L_0000017c43f4f6e0;
LS_0000017c43f2a230_0_4 .concat8 [ 1 1 0 0], L_0000017c43f4fb40, L_0000017c43f4e480;
L_0000017c43f2a230 .concat8 [ 4 2 0 0], LS_0000017c43f2a230_0_0, LS_0000017c43f2a230_0_4;
L_0000017c43f2a910 .part L_0000017c43f2a230, 5, 1;
S_0000017c43ab72b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ab7120;
 .timescale 0 0;
P_0000017c4324f700 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4f7c0 .functor XOR 1, L_0000017c43cf7728, L_0000017c43f2aaf0, C4<0>, C4<0>;
v0000017c43b5ed10_0 .net *"_ivl_1", 0 0, L_0000017c43f2aaf0;  1 drivers
S_0000017c43ab80c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4f600 .functor OR 1, L_0000017c43f4f210, L_0000017c43f4fec0, C4<0>, C4<0>;
v0000017c43b5e950_0 .net "S", 0 0, L_0000017c43f4ec60;  1 drivers
v0000017c43b5f210_0 .net "a", 0 0, L_0000017c43f2ad70;  1 drivers
v0000017c43b60c50_0 .net "b", 0 0, L_0000017c43f296f0;  1 drivers
v0000017c43b5e9f0_0 .net "c", 0 0, L_0000017c43f4f600;  1 drivers
v0000017c43b5f2b0_0 .net "carry_1", 0 0, L_0000017c43f4f210;  1 drivers
v0000017c43b5eef0_0 .net "carry_2", 0 0, L_0000017c43f4fec0;  1 drivers
v0000017c43b5f5d0_0 .net "cin", 0 0, L_0000017c43f2b8b0;  1 drivers
v0000017c43b5fd50_0 .net "sum_1", 0 0, L_0000017c43f4fde0;  1 drivers
S_0000017c43ab43d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4fde0 .functor XOR 1, L_0000017c43f2ad70, L_0000017c43f296f0, C4<0>, C4<0>;
L_0000017c43f4f210 .functor AND 1, L_0000017c43f2ad70, L_0000017c43f296f0, C4<1>, C4<1>;
v0000017c43b5f0d0_0 .net "S", 0 0, L_0000017c43f4fde0;  alias, 1 drivers
v0000017c43b610b0_0 .net "a", 0 0, L_0000017c43f2ad70;  alias, 1 drivers
v0000017c43b60930_0 .net "b", 0 0, L_0000017c43f296f0;  alias, 1 drivers
v0000017c43b60610_0 .net "c", 0 0, L_0000017c43f4f210;  alias, 1 drivers
S_0000017c43ab75d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4ec60 .functor XOR 1, L_0000017c43f4fde0, L_0000017c43f2b8b0, C4<0>, C4<0>;
L_0000017c43f4fec0 .functor AND 1, L_0000017c43f4fde0, L_0000017c43f2b8b0, C4<1>, C4<1>;
v0000017c43b5f850_0 .net "S", 0 0, L_0000017c43f4ec60;  alias, 1 drivers
v0000017c43b5f7b0_0 .net "a", 0 0, L_0000017c43f4fde0;  alias, 1 drivers
v0000017c43b5ea90_0 .net "b", 0 0, L_0000017c43f2b8b0;  alias, 1 drivers
v0000017c43b601b0_0 .net "c", 0 0, L_0000017c43f4fec0;  alias, 1 drivers
S_0000017c43ab40b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ab7120;
 .timescale 0 0;
P_0000017c4324f7c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4edb0 .functor XOR 1, L_0000017c43cf7728, L_0000017c43f295b0, C4<0>, C4<0>;
v0000017c43b61010_0 .net *"_ivl_1", 0 0, L_0000017c43f295b0;  1 drivers
S_0000017c43ab9060 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4fe50 .functor OR 1, L_0000017c43f4fad0, L_0000017c43f4f8a0, C4<0>, C4<0>;
v0000017c43b5f350_0 .net "S", 0 0, L_0000017c43f4f130;  1 drivers
v0000017c43b5ebd0_0 .net "a", 0 0, L_0000017c43f2b450;  1 drivers
v0000017c43b60f70_0 .net "b", 0 0, L_0000017c43f2b6d0;  1 drivers
v0000017c43b5ff30_0 .net "c", 0 0, L_0000017c43f4fe50;  1 drivers
v0000017c43b5ec70_0 .net "carry_1", 0 0, L_0000017c43f4fad0;  1 drivers
v0000017c43b604d0_0 .net "carry_2", 0 0, L_0000017c43f4f8a0;  1 drivers
v0000017c43b60a70_0 .net "cin", 0 0, L_0000017c43f29510;  1 drivers
v0000017c43b60750_0 .net "sum_1", 0 0, L_0000017c43f4e410;  1 drivers
S_0000017c43ab7760 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e410 .functor XOR 1, L_0000017c43f2b450, L_0000017c43f2b6d0, C4<0>, C4<0>;
L_0000017c43f4fad0 .functor AND 1, L_0000017c43f2b450, L_0000017c43f2b6d0, C4<1>, C4<1>;
v0000017c43b60250_0 .net "S", 0 0, L_0000017c43f4e410;  alias, 1 drivers
v0000017c43b5eb30_0 .net "a", 0 0, L_0000017c43f2b450;  alias, 1 drivers
v0000017c43b5fdf0_0 .net "b", 0 0, L_0000017c43f2b6d0;  alias, 1 drivers
v0000017c43b602f0_0 .net "c", 0 0, L_0000017c43f4fad0;  alias, 1 drivers
S_0000017c43ab8570 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4f130 .functor XOR 1, L_0000017c43f4e410, L_0000017c43f29510, C4<0>, C4<0>;
L_0000017c43f4f8a0 .functor AND 1, L_0000017c43f4e410, L_0000017c43f29510, C4<1>, C4<1>;
v0000017c43b60390_0 .net "S", 0 0, L_0000017c43f4f130;  alias, 1 drivers
v0000017c43b60bb0_0 .net "a", 0 0, L_0000017c43f4e410;  alias, 1 drivers
v0000017c43b5f8f0_0 .net "b", 0 0, L_0000017c43f29510;  alias, 1 drivers
v0000017c43b60cf0_0 .net "c", 0 0, L_0000017c43f4f8a0;  alias, 1 drivers
S_0000017c43ab8700 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ab7120;
 .timescale 0 0;
P_0000017c43250200 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f4ee20 .functor XOR 1, L_0000017c43cf7728, L_0000017c43f2a050, C4<0>, C4<0>;
v0000017c43b5f530_0 .net *"_ivl_1", 0 0, L_0000017c43f2a050;  1 drivers
S_0000017c43ab8a20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab8700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4f6e0 .functor OR 1, L_0000017c43f4f830, L_0000017c43f4e870, C4<0>, C4<0>;
v0000017c43b5f490_0 .net "S", 0 0, L_0000017c43f4f2f0;  1 drivers
v0000017c43b5fe90_0 .net "a", 0 0, L_0000017c43f2ae10;  1 drivers
v0000017c43b60430_0 .net "b", 0 0, L_0000017c43f2a190;  1 drivers
v0000017c43b5fad0_0 .net "c", 0 0, L_0000017c43f4f6e0;  1 drivers
v0000017c43b60570_0 .net "carry_1", 0 0, L_0000017c43f4f830;  1 drivers
v0000017c43b5ee50_0 .net "carry_2", 0 0, L_0000017c43f4e870;  1 drivers
v0000017c43b5fb70_0 .net "cin", 0 0, L_0000017c43f2b590;  1 drivers
v0000017c43b607f0_0 .net "sum_1", 0 0, L_0000017c43f4f280;  1 drivers
S_0000017c43ab91f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab8a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4f280 .functor XOR 1, L_0000017c43f2ae10, L_0000017c43f2a190, C4<0>, C4<0>;
L_0000017c43f4f830 .functor AND 1, L_0000017c43f2ae10, L_0000017c43f2a190, C4<1>, C4<1>;
v0000017c43b60e30_0 .net "S", 0 0, L_0000017c43f4f280;  alias, 1 drivers
v0000017c43b609d0_0 .net "a", 0 0, L_0000017c43f2ae10;  alias, 1 drivers
v0000017c43b5f670_0 .net "b", 0 0, L_0000017c43f2a190;  alias, 1 drivers
v0000017c43b5f3f0_0 .net "c", 0 0, L_0000017c43f4f830;  alias, 1 drivers
S_0000017c43ab4240 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab8a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4f2f0 .functor XOR 1, L_0000017c43f4f280, L_0000017c43f2b590, C4<0>, C4<0>;
L_0000017c43f4e870 .functor AND 1, L_0000017c43f4f280, L_0000017c43f2b590, C4<1>, C4<1>;
v0000017c43b5f710_0 .net "S", 0 0, L_0000017c43f4f2f0;  alias, 1 drivers
v0000017c43b5edb0_0 .net "a", 0 0, L_0000017c43f4f280;  alias, 1 drivers
v0000017c43b5f990_0 .net "b", 0 0, L_0000017c43f2b590;  alias, 1 drivers
v0000017c43b5fa30_0 .net "c", 0 0, L_0000017c43f4e870;  alias, 1 drivers
S_0000017c43ab4560 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ab7120;
 .timescale 0 0;
P_0000017c432502c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f4f910 .functor XOR 1, L_0000017c43cf7728, L_0000017c43f2b310, C4<0>, C4<0>;
v0000017c43b616f0_0 .net *"_ivl_1", 0 0, L_0000017c43f2b310;  1 drivers
S_0000017c43ab46f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ab4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4fb40 .functor OR 1, L_0000017c43f4e560, L_0000017c43f4f980, C4<0>, C4<0>;
v0000017c43b61b50_0 .net "S", 0 0, L_0000017c43f4e5d0;  1 drivers
v0000017c43b63810_0 .net "a", 0 0, L_0000017c43f2b1d0;  1 drivers
v0000017c43b62910_0 .net "b", 0 0, L_0000017c43f2b3b0;  1 drivers
v0000017c43b631d0_0 .net "c", 0 0, L_0000017c43f4fb40;  1 drivers
v0000017c43b618d0_0 .net "carry_1", 0 0, L_0000017c43f4e560;  1 drivers
v0000017c43b61c90_0 .net "carry_2", 0 0, L_0000017c43f4f980;  1 drivers
v0000017c43b62c30_0 .net "cin", 0 0, L_0000017c43f2b630;  1 drivers
v0000017c43b61e70_0 .net "sum_1", 0 0, L_0000017c43f4e4f0;  1 drivers
S_0000017c43ab4880 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ab46f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e4f0 .functor XOR 1, L_0000017c43f2b1d0, L_0000017c43f2b3b0, C4<0>, C4<0>;
L_0000017c43f4e560 .functor AND 1, L_0000017c43f2b1d0, L_0000017c43f2b3b0, C4<1>, C4<1>;
v0000017c43b5fc10_0 .net "S", 0 0, L_0000017c43f4e4f0;  alias, 1 drivers
v0000017c43b606b0_0 .net "a", 0 0, L_0000017c43f2b1d0;  alias, 1 drivers
v0000017c43b636d0_0 .net "b", 0 0, L_0000017c43f2b3b0;  alias, 1 drivers
v0000017c43b62190_0 .net "c", 0 0, L_0000017c43f4e560;  alias, 1 drivers
S_0000017c43ab4d30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ab46f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e5d0 .functor XOR 1, L_0000017c43f4e4f0, L_0000017c43f2b630, C4<0>, C4<0>;
L_0000017c43f4f980 .functor AND 1, L_0000017c43f4e4f0, L_0000017c43f2b630, C4<1>, C4<1>;
v0000017c43b61830_0 .net "S", 0 0, L_0000017c43f4e5d0;  alias, 1 drivers
v0000017c43b63270_0 .net "a", 0 0, L_0000017c43f4e4f0;  alias, 1 drivers
v0000017c43b61ab0_0 .net "b", 0 0, L_0000017c43f2b630;  alias, 1 drivers
v0000017c43b625f0_0 .net "c", 0 0, L_0000017c43f4f980;  alias, 1 drivers
S_0000017c43abde80 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ab7120;
 .timescale 0 0;
P_0000017c4324f500 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f4ee90 .functor XOR 1, L_0000017c43cf7728, L_0000017c43f2a870, C4<0>, C4<0>;
v0000017c43b62730_0 .net *"_ivl_1", 0 0, L_0000017c43f2a870;  1 drivers
S_0000017c43abec90 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abde80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4e480 .functor OR 1, L_0000017c43f4ecd0, L_0000017c43f4f050, C4<0>, C4<0>;
v0000017c43b62eb0_0 .net "S", 0 0, L_0000017c43f4f440;  1 drivers
v0000017c43b613d0_0 .net "a", 0 0, L_0000017c43f29290;  1 drivers
v0000017c43b61790_0 .net "b", 0 0, L_0000017c43f2b130;  1 drivers
v0000017c43b61f10_0 .net "c", 0 0, L_0000017c43f4e480;  1 drivers
v0000017c43b61d30_0 .net "carry_1", 0 0, L_0000017c43f4ecd0;  1 drivers
v0000017c43b63770_0 .net "carry_2", 0 0, L_0000017c43f4f050;  1 drivers
v0000017c43b61fb0_0 .net "cin", 0 0, L_0000017c43f29650;  1 drivers
v0000017c43b634f0_0 .net "sum_1", 0 0, L_0000017c43f4e950;  1 drivers
S_0000017c43abe650 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e950 .functor XOR 1, L_0000017c43f29290, L_0000017c43f2b130, C4<0>, C4<0>;
L_0000017c43f4ecd0 .functor AND 1, L_0000017c43f29290, L_0000017c43f2b130, C4<1>, C4<1>;
v0000017c43b62690_0 .net "S", 0 0, L_0000017c43f4e950;  alias, 1 drivers
v0000017c43b61a10_0 .net "a", 0 0, L_0000017c43f29290;  alias, 1 drivers
v0000017c43b61330_0 .net "b", 0 0, L_0000017c43f2b130;  alias, 1 drivers
v0000017c43b61470_0 .net "c", 0 0, L_0000017c43f4ecd0;  alias, 1 drivers
S_0000017c43abca30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4f440 .functor XOR 1, L_0000017c43f4e950, L_0000017c43f29650, C4<0>, C4<0>;
L_0000017c43f4f050 .functor AND 1, L_0000017c43f4e950, L_0000017c43f29650, C4<1>, C4<1>;
v0000017c43b61bf0_0 .net "S", 0 0, L_0000017c43f4f440;  alias, 1 drivers
v0000017c43b61290_0 .net "a", 0 0, L_0000017c43f4e950;  alias, 1 drivers
v0000017c43b61510_0 .net "b", 0 0, L_0000017c43f29650;  alias, 1 drivers
v0000017c43b62f50_0 .net "c", 0 0, L_0000017c43f4f050;  alias, 1 drivers
S_0000017c43ac0270 .scope module, "add4" "rca_Nbit" 2 134, 2 233 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324f3c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf78d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f52690 .functor BUFZ 1, L_0000017c43cf78d8, C4<0>, C4<0>, C4<0>;
v0000017c43b6aa70_0 .net "S", 8 0, L_0000017c43f2dbb0;  alias, 1 drivers
v0000017c43b6ad90_0 .net *"_ivl_0", 0 0, L_0000017c43f51270;  1 drivers
v0000017c43b69530_0 .net *"_ivl_10", 0 0, L_0000017c43f50240;  1 drivers
v0000017c43b6a110_0 .net *"_ivl_20", 0 0, L_0000017c43f51580;  1 drivers
v0000017c43b68d10_0 .net *"_ivl_30", 0 0, L_0000017c43f502b0;  1 drivers
v0000017c43b6ab10_0 .net *"_ivl_40", 0 0, L_0000017c43f50550;  1 drivers
v0000017c43b69030_0 .net *"_ivl_50", 0 0, L_0000017c43f50e80;  1 drivers
v0000017c43b6af70_0 .net *"_ivl_60", 0 0, L_0000017c43f50fd0;  1 drivers
v0000017c43b68db0_0 .net *"_ivl_70", 0 0, L_0000017c43f50710;  1 drivers
v0000017c43b6abb0_0 .net *"_ivl_80", 0 0, L_0000017c43f52ee0;  1 drivers
v0000017c43b69d50_0 .net *"_ivl_96", 0 0, L_0000017c43f52690;  1 drivers
v0000017c43b6a570_0 .net "a", 8 0, L_0000017c43f2a690;  alias, 1 drivers
v0000017c43b6a1b0_0 .net "b", 8 0, L_0000017c43f2acd0;  alias, 1 drivers
v0000017c43b68950_0 .net "b1", 8 0, L_0000017c43f2bef0;  1 drivers
v0000017c43b690d0_0 .net "c", 0 0, L_0000017c43f2c990;  alias, 1 drivers
v0000017c43b693f0_0 .net "cin", 0 0, L_0000017c43cf78d8;  1 drivers
v0000017c43b6b010_0 .net "co", 9 0, L_0000017c43f2db10;  1 drivers
L_0000017c43f2bb30 .part L_0000017c43f2acd0, 0, 1;
L_0000017c43f2bbd0 .part L_0000017c43f2a690, 0, 1;
L_0000017c43f2d750 .part L_0000017c43f2bef0, 0, 1;
L_0000017c43f2d930 .part L_0000017c43f2db10, 0, 1;
L_0000017c43f2d570 .part L_0000017c43f2acd0, 1, 1;
L_0000017c43f2b950 .part L_0000017c43f2a690, 1, 1;
L_0000017c43f2bc70 .part L_0000017c43f2bef0, 1, 1;
L_0000017c43f2cc10 .part L_0000017c43f2db10, 1, 1;
L_0000017c43f2d070 .part L_0000017c43f2acd0, 2, 1;
L_0000017c43f2bd10 .part L_0000017c43f2a690, 2, 1;
L_0000017c43f2bdb0 .part L_0000017c43f2bef0, 2, 1;
L_0000017c43f2b9f0 .part L_0000017c43f2db10, 2, 1;
L_0000017c43f2cd50 .part L_0000017c43f2acd0, 3, 1;
L_0000017c43f2be50 .part L_0000017c43f2a690, 3, 1;
L_0000017c43f2c350 .part L_0000017c43f2bef0, 3, 1;
L_0000017c43f2cdf0 .part L_0000017c43f2db10, 3, 1;
L_0000017c43f2ce90 .part L_0000017c43f2acd0, 4, 1;
L_0000017c43f2c710 .part L_0000017c43f2a690, 4, 1;
L_0000017c43f2d1b0 .part L_0000017c43f2bef0, 4, 1;
L_0000017c43f2ba90 .part L_0000017c43f2db10, 4, 1;
L_0000017c43f2c3f0 .part L_0000017c43f2acd0, 5, 1;
L_0000017c43f2da70 .part L_0000017c43f2a690, 5, 1;
L_0000017c43f2c5d0 .part L_0000017c43f2bef0, 5, 1;
L_0000017c43f2d6b0 .part L_0000017c43f2db10, 5, 1;
L_0000017c43f2d250 .part L_0000017c43f2acd0, 6, 1;
L_0000017c43f2d430 .part L_0000017c43f2a690, 6, 1;
L_0000017c43f2c7b0 .part L_0000017c43f2bef0, 6, 1;
L_0000017c43f2d610 .part L_0000017c43f2db10, 6, 1;
L_0000017c43f2c490 .part L_0000017c43f2acd0, 7, 1;
L_0000017c43f2c530 .part L_0000017c43f2a690, 7, 1;
L_0000017c43f2c670 .part L_0000017c43f2bef0, 7, 1;
L_0000017c43f2c850 .part L_0000017c43f2db10, 7, 1;
LS_0000017c43f2bef0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f51270, L_0000017c43f50240, L_0000017c43f51580, L_0000017c43f502b0;
LS_0000017c43f2bef0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f50550, L_0000017c43f50e80, L_0000017c43f50fd0, L_0000017c43f50710;
LS_0000017c43f2bef0_0_8 .concat8 [ 1 0 0 0], L_0000017c43f52ee0;
L_0000017c43f2bef0 .concat8 [ 4 4 1 0], LS_0000017c43f2bef0_0_0, LS_0000017c43f2bef0_0_4, LS_0000017c43f2bef0_0_8;
L_0000017c43f2ccb0 .part L_0000017c43f2acd0, 8, 1;
L_0000017c43f2bf90 .part L_0000017c43f2a690, 8, 1;
L_0000017c43f2c8f0 .part L_0000017c43f2bef0, 8, 1;
L_0000017c43f2d890 .part L_0000017c43f2db10, 8, 1;
LS_0000017c43f2dbb0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f50c50, L_0000017c43f512e0, L_0000017c43f51430, L_0000017c43f504e0;
LS_0000017c43f2dbb0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f51200, L_0000017c43f50630, L_0000017c43f51ac0, L_0000017c43f50860;
LS_0000017c43f2dbb0_0_8 .concat8 [ 1 0 0 0], L_0000017c43f53570;
L_0000017c43f2dbb0 .concat8 [ 4 4 1 0], LS_0000017c43f2dbb0_0_0, LS_0000017c43f2dbb0_0_4, LS_0000017c43f2dbb0_0_8;
LS_0000017c43f2db10_0_0 .concat8 [ 1 1 1 1], L_0000017c43f52690, L_0000017c43f50a90, L_0000017c43f513c0, L_0000017c43f519e0;
LS_0000017c43f2db10_0_4 .concat8 [ 1 1 1 1], L_0000017c43f50cc0, L_0000017c43f50e10, L_0000017c43f51900, L_0000017c43f4ff30;
LS_0000017c43f2db10_0_8 .concat8 [ 1 1 0 0], L_0000017c43f533b0, L_0000017c43f51dd0;
L_0000017c43f2db10 .concat8 [ 4 4 2 0], LS_0000017c43f2db10_0_0, LS_0000017c43f2db10_0_4, LS_0000017c43f2db10_0_8;
L_0000017c43f2c990 .part L_0000017c43f2db10, 9, 1;
S_0000017c43abe010 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c4324fa00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f51270 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2bb30, C4<0>, C4<0>;
v0000017c43b624b0_0 .net *"_ivl_1", 0 0, L_0000017c43f2bb30;  1 drivers
S_0000017c43abee20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abe010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f50a90 .functor OR 1, L_0000017c43f501d0, L_0000017c43f50080, C4<0>, C4<0>;
v0000017c43b62050_0 .net "S", 0 0, L_0000017c43f50c50;  1 drivers
v0000017c43b622d0_0 .net "a", 0 0, L_0000017c43f2bbd0;  1 drivers
v0000017c43b62b90_0 .net "b", 0 0, L_0000017c43f2d750;  1 drivers
v0000017c43b63590_0 .net "c", 0 0, L_0000017c43f50a90;  1 drivers
v0000017c43b62e10_0 .net "carry_1", 0 0, L_0000017c43f501d0;  1 drivers
v0000017c43b63090_0 .net "carry_2", 0 0, L_0000017c43f50080;  1 drivers
v0000017c43b62370_0 .net "cin", 0 0, L_0000017c43f2d930;  1 drivers
v0000017c43b62410_0 .net "sum_1", 0 0, L_0000017c43f509b0;  1 drivers
S_0000017c43abc580 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f509b0 .functor XOR 1, L_0000017c43f2bbd0, L_0000017c43f2d750, C4<0>, C4<0>;
L_0000017c43f501d0 .functor AND 1, L_0000017c43f2bbd0, L_0000017c43f2d750, C4<1>, C4<1>;
v0000017c43b611f0_0 .net "S", 0 0, L_0000017c43f509b0;  alias, 1 drivers
v0000017c43b627d0_0 .net "a", 0 0, L_0000017c43f2bbd0;  alias, 1 drivers
v0000017c43b62870_0 .net "b", 0 0, L_0000017c43f2d750;  alias, 1 drivers
v0000017c43b62230_0 .net "c", 0 0, L_0000017c43f501d0;  alias, 1 drivers
S_0000017c43abcee0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50c50 .functor XOR 1, L_0000017c43f509b0, L_0000017c43f2d930, C4<0>, C4<0>;
L_0000017c43f50080 .functor AND 1, L_0000017c43f509b0, L_0000017c43f2d930, C4<1>, C4<1>;
v0000017c43b633b0_0 .net "S", 0 0, L_0000017c43f50c50;  alias, 1 drivers
v0000017c43b620f0_0 .net "a", 0 0, L_0000017c43f509b0;  alias, 1 drivers
v0000017c43b63450_0 .net "b", 0 0, L_0000017c43f2d930;  alias, 1 drivers
v0000017c43b62af0_0 .net "c", 0 0, L_0000017c43f50080;  alias, 1 drivers
S_0000017c43abb2c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c43250300 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f50240 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2d570, C4<0>, C4<0>;
v0000017c43b63d10_0 .net *"_ivl_1", 0 0, L_0000017c43f2d570;  1 drivers
S_0000017c43abb5e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abb2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f513c0 .functor OR 1, L_0000017c43f516d0, L_0000017c43f50d30, C4<0>, C4<0>;
v0000017c43b64cb0_0 .net "S", 0 0, L_0000017c43f512e0;  1 drivers
v0000017c43b63c70_0 .net "a", 0 0, L_0000017c43f2b950;  1 drivers
v0000017c43b64b70_0 .net "b", 0 0, L_0000017c43f2bc70;  1 drivers
v0000017c43b64d50_0 .net "c", 0 0, L_0000017c43f513c0;  1 drivers
v0000017c43b647b0_0 .net "carry_1", 0 0, L_0000017c43f516d0;  1 drivers
v0000017c43b64df0_0 .net "carry_2", 0 0, L_0000017c43f50d30;  1 drivers
v0000017c43b63f90_0 .net "cin", 0 0, L_0000017c43f2cc10;  1 drivers
v0000017c43b65610_0 .net "sum_1", 0 0, L_0000017c43f514a0;  1 drivers
S_0000017c43abefb0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f514a0 .functor XOR 1, L_0000017c43f2b950, L_0000017c43f2bc70, C4<0>, C4<0>;
L_0000017c43f516d0 .functor AND 1, L_0000017c43f2b950, L_0000017c43f2bc70, C4<1>, C4<1>;
v0000017c43b63310_0 .net "S", 0 0, L_0000017c43f514a0;  alias, 1 drivers
v0000017c43b63630_0 .net "a", 0 0, L_0000017c43f2b950;  alias, 1 drivers
v0000017c43b642b0_0 .net "b", 0 0, L_0000017c43f2bc70;  alias, 1 drivers
v0000017c43b66010_0 .net "c", 0 0, L_0000017c43f516d0;  alias, 1 drivers
S_0000017c43abbc20 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abb5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f512e0 .functor XOR 1, L_0000017c43f514a0, L_0000017c43f2cc10, C4<0>, C4<0>;
L_0000017c43f50d30 .functor AND 1, L_0000017c43f514a0, L_0000017c43f2cc10, C4<1>, C4<1>;
v0000017c43b65c50_0 .net "S", 0 0, L_0000017c43f512e0;  alias, 1 drivers
v0000017c43b64670_0 .net "a", 0 0, L_0000017c43f514a0;  alias, 1 drivers
v0000017c43b645d0_0 .net "b", 0 0, L_0000017c43f2cc10;  alias, 1 drivers
v0000017c43b63bd0_0 .net "c", 0 0, L_0000017c43f50d30;  alias, 1 drivers
S_0000017c43abf5f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c4324fa40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f51580 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2d070, C4<0>, C4<0>;
v0000017c43b65750_0 .net *"_ivl_1", 0 0, L_0000017c43f2d070;  1 drivers
S_0000017c43abbdb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abf5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f519e0 .functor OR 1, L_0000017c43f51120, L_0000017c43f517b0, C4<0>, C4<0>;
v0000017c43b65890_0 .net "S", 0 0, L_0000017c43f51430;  1 drivers
v0000017c43b65430_0 .net "a", 0 0, L_0000017c43f2bd10;  1 drivers
v0000017c43b65b10_0 .net "b", 0 0, L_0000017c43f2bdb0;  1 drivers
v0000017c43b64170_0 .net "c", 0 0, L_0000017c43f519e0;  1 drivers
v0000017c43b63db0_0 .net "carry_1", 0 0, L_0000017c43f51120;  1 drivers
v0000017c43b64990_0 .net "carry_2", 0 0, L_0000017c43f517b0;  1 drivers
v0000017c43b64e90_0 .net "cin", 0 0, L_0000017c43f2b9f0;  1 drivers
v0000017c43b64030_0 .net "sum_1", 0 0, L_0000017c43f51740;  1 drivers
S_0000017c43abf780 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abbdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51740 .functor XOR 1, L_0000017c43f2bd10, L_0000017c43f2bdb0, C4<0>, C4<0>;
L_0000017c43f51120 .functor AND 1, L_0000017c43f2bd10, L_0000017c43f2bdb0, C4<1>, C4<1>;
v0000017c43b64710_0 .net "S", 0 0, L_0000017c43f51740;  alias, 1 drivers
v0000017c43b64850_0 .net "a", 0 0, L_0000017c43f2bd10;  alias, 1 drivers
v0000017c43b656b0_0 .net "b", 0 0, L_0000017c43f2bdb0;  alias, 1 drivers
v0000017c43b63a90_0 .net "c", 0 0, L_0000017c43f51120;  alias, 1 drivers
S_0000017c43abfaa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abbdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51430 .functor XOR 1, L_0000017c43f51740, L_0000017c43f2b9f0, C4<0>, C4<0>;
L_0000017c43f517b0 .functor AND 1, L_0000017c43f51740, L_0000017c43f2b9f0, C4<1>, C4<1>;
v0000017c43b648f0_0 .net "S", 0 0, L_0000017c43f51430;  alias, 1 drivers
v0000017c43b65cf0_0 .net "a", 0 0, L_0000017c43f51740;  alias, 1 drivers
v0000017c43b64fd0_0 .net "b", 0 0, L_0000017c43f2b9f0;  alias, 1 drivers
v0000017c43b65250_0 .net "c", 0 0, L_0000017c43f517b0;  alias, 1 drivers
S_0000017c43abe1a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c4324fb40 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f502b0 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2cd50, C4<0>, C4<0>;
v0000017c43b65110_0 .net *"_ivl_1", 0 0, L_0000017c43f2cd50;  1 drivers
S_0000017c43abe330 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abe1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f50cc0 .functor OR 1, L_0000017c43f50da0, L_0000017c43f50010, C4<0>, C4<0>;
v0000017c43b64f30_0 .net "S", 0 0, L_0000017c43f504e0;  1 drivers
v0000017c43b660b0_0 .net "a", 0 0, L_0000017c43f2be50;  1 drivers
v0000017c43b65f70_0 .net "b", 0 0, L_0000017c43f2c350;  1 drivers
v0000017c43b63e50_0 .net "c", 0 0, L_0000017c43f50cc0;  1 drivers
v0000017c43b651b0_0 .net "carry_1", 0 0, L_0000017c43f50da0;  1 drivers
v0000017c43b65070_0 .net "carry_2", 0 0, L_0000017c43f50010;  1 drivers
v0000017c43b643f0_0 .net "cin", 0 0, L_0000017c43f2cdf0;  1 drivers
v0000017c43b65570_0 .net "sum_1", 0 0, L_0000017c43f51190;  1 drivers
S_0000017c43abc260 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abe330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51190 .functor XOR 1, L_0000017c43f2be50, L_0000017c43f2c350, C4<0>, C4<0>;
L_0000017c43f50da0 .functor AND 1, L_0000017c43f2be50, L_0000017c43f2c350, C4<1>, C4<1>;
v0000017c43b65bb0_0 .net "S", 0 0, L_0000017c43f51190;  alias, 1 drivers
v0000017c43b64a30_0 .net "a", 0 0, L_0000017c43f2be50;  alias, 1 drivers
v0000017c43b64ad0_0 .net "b", 0 0, L_0000017c43f2c350;  alias, 1 drivers
v0000017c43b63b30_0 .net "c", 0 0, L_0000017c43f50da0;  alias, 1 drivers
S_0000017c43abd840 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abe330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f504e0 .functor XOR 1, L_0000017c43f51190, L_0000017c43f2cdf0, C4<0>, C4<0>;
L_0000017c43f50010 .functor AND 1, L_0000017c43f51190, L_0000017c43f2cdf0, C4<1>, C4<1>;
v0000017c43b65930_0 .net "S", 0 0, L_0000017c43f504e0;  alias, 1 drivers
v0000017c43b654d0_0 .net "a", 0 0, L_0000017c43f51190;  alias, 1 drivers
v0000017c43b65d90_0 .net "b", 0 0, L_0000017c43f2cdf0;  alias, 1 drivers
v0000017c43b64210_0 .net "c", 0 0, L_0000017c43f50010;  alias, 1 drivers
S_0000017c43abe4c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c4324f740 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f50550 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2ce90, C4<0>, C4<0>;
v0000017c43b68270_0 .net *"_ivl_1", 0 0, L_0000017c43f2ce90;  1 drivers
S_0000017c43abdcf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abe4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f50e10 .functor OR 1, L_0000017c43f505c0, L_0000017c43f50b00, C4<0>, C4<0>;
v0000017c43b659d0_0 .net "S", 0 0, L_0000017c43f51200;  1 drivers
v0000017c43b65a70_0 .net "a", 0 0, L_0000017c43f2c710;  1 drivers
v0000017c43b63950_0 .net "b", 0 0, L_0000017c43f2d1b0;  1 drivers
v0000017c43b639f0_0 .net "c", 0 0, L_0000017c43f50e10;  1 drivers
v0000017c43b640d0_0 .net "carry_1", 0 0, L_0000017c43f505c0;  1 drivers
v0000017c43b64350_0 .net "carry_2", 0 0, L_0000017c43f50b00;  1 drivers
v0000017c43b64530_0 .net "cin", 0 0, L_0000017c43f2ba90;  1 drivers
v0000017c43b68090_0 .net "sum_1", 0 0, L_0000017c43f50f60;  1 drivers
S_0000017c43abcbc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50f60 .functor XOR 1, L_0000017c43f2c710, L_0000017c43f2d1b0, C4<0>, C4<0>;
L_0000017c43f505c0 .functor AND 1, L_0000017c43f2c710, L_0000017c43f2d1b0, C4<1>, C4<1>;
v0000017c43b65e30_0 .net "S", 0 0, L_0000017c43f50f60;  alias, 1 drivers
v0000017c43b652f0_0 .net "a", 0 0, L_0000017c43f2c710;  alias, 1 drivers
v0000017c43b65ed0_0 .net "b", 0 0, L_0000017c43f2d1b0;  alias, 1 drivers
v0000017c43b64c10_0 .net "c", 0 0, L_0000017c43f505c0;  alias, 1 drivers
S_0000017c43abcd50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abdcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51200 .functor XOR 1, L_0000017c43f50f60, L_0000017c43f2ba90, C4<0>, C4<0>;
L_0000017c43f50b00 .functor AND 1, L_0000017c43f50f60, L_0000017c43f2ba90, C4<1>, C4<1>;
v0000017c43b65390_0 .net "S", 0 0, L_0000017c43f51200;  alias, 1 drivers
v0000017c43b657f0_0 .net "a", 0 0, L_0000017c43f50f60;  alias, 1 drivers
v0000017c43b64490_0 .net "b", 0 0, L_0000017c43f2ba90;  alias, 1 drivers
v0000017c43b63ef0_0 .net "c", 0 0, L_0000017c43f50b00;  alias, 1 drivers
S_0000017c43abff50 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c43250340 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43f50e80 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2c3f0, C4<0>, C4<0>;
v0000017c43b684f0_0 .net *"_ivl_1", 0 0, L_0000017c43f2c3f0;  1 drivers
S_0000017c43abae10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f51900 .functor OR 1, L_0000017c43f51040, L_0000017c43f50ef0, C4<0>, C4<0>;
v0000017c43b67550_0 .net "S", 0 0, L_0000017c43f50630;  1 drivers
v0000017c43b675f0_0 .net "a", 0 0, L_0000017c43f2da70;  1 drivers
v0000017c43b66a10_0 .net "b", 0 0, L_0000017c43f2c5d0;  1 drivers
v0000017c43b66330_0 .net "c", 0 0, L_0000017c43f51900;  1 drivers
v0000017c43b66dd0_0 .net "carry_1", 0 0, L_0000017c43f51040;  1 drivers
v0000017c43b672d0_0 .net "carry_2", 0 0, L_0000017c43f50ef0;  1 drivers
v0000017c43b681d0_0 .net "cin", 0 0, L_0000017c43f2d6b0;  1 drivers
v0000017c43b66ab0_0 .net "sum_1", 0 0, L_0000017c43f51890;  1 drivers
S_0000017c43ac0590 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51890 .functor XOR 1, L_0000017c43f2da70, L_0000017c43f2c5d0, C4<0>, C4<0>;
L_0000017c43f51040 .functor AND 1, L_0000017c43f2da70, L_0000017c43f2c5d0, C4<1>, C4<1>;
v0000017c43b66650_0 .net "S", 0 0, L_0000017c43f51890;  alias, 1 drivers
v0000017c43b668d0_0 .net "a", 0 0, L_0000017c43f2da70;  alias, 1 drivers
v0000017c43b66c90_0 .net "b", 0 0, L_0000017c43f2c5d0;  alias, 1 drivers
v0000017c43b67af0_0 .net "c", 0 0, L_0000017c43f51040;  alias, 1 drivers
S_0000017c43abaaf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50630 .functor XOR 1, L_0000017c43f51890, L_0000017c43f2d6b0, C4<0>, C4<0>;
L_0000017c43f50ef0 .functor AND 1, L_0000017c43f51890, L_0000017c43f2d6b0, C4<1>, C4<1>;
v0000017c43b67b90_0 .net "S", 0 0, L_0000017c43f50630;  alias, 1 drivers
v0000017c43b66d30_0 .net "a", 0 0, L_0000017c43f51890;  alias, 1 drivers
v0000017c43b67870_0 .net "b", 0 0, L_0000017c43f2d6b0;  alias, 1 drivers
v0000017c43b67e10_0 .net "c", 0 0, L_0000017c43f50ef0;  alias, 1 drivers
S_0000017c43abac80 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c4324f380 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43f50fd0 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2d250, C4<0>, C4<0>;
v0000017c43b670f0_0 .net *"_ivl_1", 0 0, L_0000017c43f2d250;  1 drivers
S_0000017c43abc710 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4ff30 .functor OR 1, L_0000017c43f51a50, L_0000017c43f506a0, C4<0>, C4<0>;
v0000017c43b66970_0 .net "S", 0 0, L_0000017c43f51ac0;  1 drivers
v0000017c43b66790_0 .net "a", 0 0, L_0000017c43f2d430;  1 drivers
v0000017c43b66fb0_0 .net "b", 0 0, L_0000017c43f2c7b0;  1 drivers
v0000017c43b68130_0 .net "c", 0 0, L_0000017c43f4ff30;  1 drivers
v0000017c43b67050_0 .net "carry_1", 0 0, L_0000017c43f51a50;  1 drivers
v0000017c43b67910_0 .net "carry_2", 0 0, L_0000017c43f506a0;  1 drivers
v0000017c43b67690_0 .net "cin", 0 0, L_0000017c43f2d610;  1 drivers
v0000017c43b68770_0 .net "sum_1", 0 0, L_0000017c43f51970;  1 drivers
S_0000017c43abe7e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51970 .functor XOR 1, L_0000017c43f2d430, L_0000017c43f2c7b0, C4<0>, C4<0>;
L_0000017c43f51a50 .functor AND 1, L_0000017c43f2d430, L_0000017c43f2c7b0, C4<1>, C4<1>;
v0000017c43b66b50_0 .net "S", 0 0, L_0000017c43f51970;  alias, 1 drivers
v0000017c43b66bf0_0 .net "a", 0 0, L_0000017c43f2d430;  alias, 1 drivers
v0000017c43b66e70_0 .net "b", 0 0, L_0000017c43f2c7b0;  alias, 1 drivers
v0000017c43b67c30_0 .net "c", 0 0, L_0000017c43f51a50;  alias, 1 drivers
S_0000017c43abb770 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51ac0 .functor XOR 1, L_0000017c43f51970, L_0000017c43f2d610, C4<0>, C4<0>;
L_0000017c43f506a0 .functor AND 1, L_0000017c43f51970, L_0000017c43f2d610, C4<1>, C4<1>;
v0000017c43b66f10_0 .net "S", 0 0, L_0000017c43f51ac0;  alias, 1 drivers
v0000017c43b674b0_0 .net "a", 0 0, L_0000017c43f51970;  alias, 1 drivers
v0000017c43b663d0_0 .net "b", 0 0, L_0000017c43f2d610;  alias, 1 drivers
v0000017c43b67370_0 .net "c", 0 0, L_0000017c43f506a0;  alias, 1 drivers
S_0000017c43abf910 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c4324f600 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43f50710 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2c490, C4<0>, C4<0>;
v0000017c43b68450_0 .net *"_ivl_1", 0 0, L_0000017c43f2c490;  1 drivers
S_0000017c43abc8a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abf910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f533b0 .functor OR 1, L_0000017c43f507f0, L_0000017c43f529a0, C4<0>, C4<0>;
v0000017c43b666f0_0 .net "S", 0 0, L_0000017c43f50860;  1 drivers
v0000017c43b68310_0 .net "a", 0 0, L_0000017c43f2c530;  1 drivers
v0000017c43b679b0_0 .net "b", 0 0, L_0000017c43f2c670;  1 drivers
v0000017c43b68810_0 .net "c", 0 0, L_0000017c43f533b0;  1 drivers
v0000017c43b67cd0_0 .net "carry_1", 0 0, L_0000017c43f507f0;  1 drivers
v0000017c43b67f50_0 .net "carry_2", 0 0, L_0000017c43f529a0;  1 drivers
v0000017c43b683b0_0 .net "cin", 0 0, L_0000017c43f2c850;  1 drivers
v0000017c43b67d70_0 .net "sum_1", 0 0, L_0000017c43f50780;  1 drivers
S_0000017c43abf140 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50780 .functor XOR 1, L_0000017c43f2c530, L_0000017c43f2c670, C4<0>, C4<0>;
L_0000017c43f507f0 .functor AND 1, L_0000017c43f2c530, L_0000017c43f2c670, C4<1>, C4<1>;
v0000017c43b66830_0 .net "S", 0 0, L_0000017c43f50780;  alias, 1 drivers
v0000017c43b67190_0 .net "a", 0 0, L_0000017c43f2c530;  alias, 1 drivers
v0000017c43b67230_0 .net "b", 0 0, L_0000017c43f2c670;  alias, 1 drivers
v0000017c43b67410_0 .net "c", 0 0, L_0000017c43f507f0;  alias, 1 drivers
S_0000017c43abe970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50860 .functor XOR 1, L_0000017c43f50780, L_0000017c43f2c850, C4<0>, C4<0>;
L_0000017c43f529a0 .functor AND 1, L_0000017c43f50780, L_0000017c43f2c850, C4<1>, C4<1>;
v0000017c43b67730_0 .net "S", 0 0, L_0000017c43f50860;  alias, 1 drivers
v0000017c43b67a50_0 .net "a", 0 0, L_0000017c43f50780;  alias, 1 drivers
v0000017c43b677d0_0 .net "b", 0 0, L_0000017c43f2c850;  alias, 1 drivers
v0000017c43b686d0_0 .net "c", 0 0, L_0000017c43f529a0;  alias, 1 drivers
S_0000017c43abd9d0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43ac0270;
 .timescale 0 0;
P_0000017c4324f440 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43f52ee0 .functor XOR 1, L_0000017c43cf78d8, L_0000017c43f2ccb0, C4<0>, C4<0>;
v0000017c43b6a250_0 .net *"_ivl_1", 0 0, L_0000017c43f2ccb0;  1 drivers
S_0000017c43abb900 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abd9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f51dd0 .functor OR 1, L_0000017c43f53110, L_0000017c43f53180, C4<0>, C4<0>;
v0000017c43b66290_0 .net "S", 0 0, L_0000017c43f53570;  1 drivers
v0000017c43b66470_0 .net "a", 0 0, L_0000017c43f2bf90;  1 drivers
v0000017c43b66510_0 .net "b", 0 0, L_0000017c43f2c8f0;  1 drivers
v0000017c43b68a90_0 .net "c", 0 0, L_0000017c43f51dd0;  1 drivers
v0000017c43b69490_0 .net "carry_1", 0 0, L_0000017c43f53110;  1 drivers
v0000017c43b69a30_0 .net "carry_2", 0 0, L_0000017c43f53180;  1 drivers
v0000017c43b68f90_0 .net "cin", 0 0, L_0000017c43f2d890;  1 drivers
v0000017c43b6aed0_0 .net "sum_1", 0 0, L_0000017c43f52f50;  1 drivers
S_0000017c43abeb00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abb900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52f50 .functor XOR 1, L_0000017c43f2bf90, L_0000017c43f2c8f0, C4<0>, C4<0>;
L_0000017c43f53110 .functor AND 1, L_0000017c43f2bf90, L_0000017c43f2c8f0, C4<1>, C4<1>;
v0000017c43b67eb0_0 .net "S", 0 0, L_0000017c43f52f50;  alias, 1 drivers
v0000017c43b665b0_0 .net "a", 0 0, L_0000017c43f2bf90;  alias, 1 drivers
v0000017c43b67ff0_0 .net "b", 0 0, L_0000017c43f2c8f0;  alias, 1 drivers
v0000017c43b68590_0 .net "c", 0 0, L_0000017c43f53110;  alias, 1 drivers
S_0000017c43abfc30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abb900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53570 .functor XOR 1, L_0000017c43f52f50, L_0000017c43f2d890, C4<0>, C4<0>;
L_0000017c43f53180 .functor AND 1, L_0000017c43f52f50, L_0000017c43f2d890, C4<1>, C4<1>;
v0000017c43b688b0_0 .net "S", 0 0, L_0000017c43f53570;  alias, 1 drivers
v0000017c43b68630_0 .net "a", 0 0, L_0000017c43f52f50;  alias, 1 drivers
v0000017c43b66150_0 .net "b", 0 0, L_0000017c43f2d890;  alias, 1 drivers
v0000017c43b661f0_0 .net "c", 0 0, L_0000017c43f53180;  alias, 1 drivers
S_0000017c43abba90 .scope module, "add5" "rca_Nbit" 2 135, 2 233 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324fac0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf7920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f528c0 .functor BUFZ 1, L_0000017c43cf7920, C4<0>, C4<0>, C4<0>;
v0000017c43b6de50_0 .net "S", 8 0, L_0000017c43fa53b0;  alias, 1 drivers
v0000017c43b6ecb0_0 .net *"_ivl_0", 0 0, L_0000017c43f53420;  1 drivers
v0000017c43b6e030_0 .net *"_ivl_10", 0 0, L_0000017c43f53260;  1 drivers
v0000017c43b6e530_0 .net *"_ivl_20", 0 0, L_0000017c43f52070;  1 drivers
v0000017c43b6e5d0_0 .net *"_ivl_30", 0 0, L_0000017c43f53500;  1 drivers
v0000017c43b6edf0_0 .net *"_ivl_40", 0 0, L_0000017c43f52230;  1 drivers
v0000017c43b6f610_0 .net *"_ivl_50", 0 0, L_0000017c43f52a80;  1 drivers
v0000017c43b6e670_0 .net *"_ivl_60", 0 0, L_0000017c43f52e70;  1 drivers
v0000017c43b6e710_0 .net *"_ivl_70", 0 0, L_0000017c43f52620;  1 drivers
v0000017c43b6f4d0_0 .net *"_ivl_80", 0 0, L_0000017c43f523f0;  1 drivers
v0000017c43b6f570_0 .net *"_ivl_96", 0 0, L_0000017c43f528c0;  1 drivers
v0000017c43b6e7b0_0 .net "a", 8 0, L_0000017c43f2dbb0;  alias, 1 drivers
v0000017c43b6e850_0 .net "b", 8 0, o0000017c43af73f8;  alias, 0 drivers
v0000017c43b6ee90_0 .net "b1", 8 0, L_0000017c43fa4910;  1 drivers
v0000017c43b6f6b0_0 .net "c", 0 0, L_0000017c43fa42d0;  alias, 1 drivers
v0000017c43b6f750_0 .net "cin", 0 0, L_0000017c43cf7920;  1 drivers
v0000017c43b70e70_0 .net "co", 9 0, L_0000017c43fa58b0;  1 drivers
L_0000017c43f2d7f0 .part o0000017c43af73f8, 0, 1;
L_0000017c43f2cf30 .part L_0000017c43f2dbb0, 0, 1;
L_0000017c43f2c2b0 .part L_0000017c43fa4910, 0, 1;
L_0000017c43f2cfd0 .part L_0000017c43fa58b0, 0, 1;
L_0000017c43f2c030 .part o0000017c43af73f8, 1, 1;
L_0000017c43f2dcf0 .part L_0000017c43f2dbb0, 1, 1;
L_0000017c43f2d110 .part L_0000017c43fa4910, 1, 1;
L_0000017c43f2d9d0 .part L_0000017c43fa58b0, 1, 1;
L_0000017c43f2c0d0 .part o0000017c43af73f8, 2, 1;
L_0000017c43f2c170 .part L_0000017c43f2dbb0, 2, 1;
L_0000017c43f2de30 .part L_0000017c43fa4910, 2, 1;
L_0000017c43f2d2f0 .part L_0000017c43fa58b0, 2, 1;
L_0000017c43f2c210 .part o0000017c43af73f8, 3, 1;
L_0000017c43f2d390 .part L_0000017c43f2dbb0, 3, 1;
L_0000017c43f2d4d0 .part L_0000017c43fa4910, 3, 1;
L_0000017c43f2ca30 .part L_0000017c43fa58b0, 3, 1;
L_0000017c43f2dc50 .part o0000017c43af73f8, 4, 1;
L_0000017c43f2cad0 .part L_0000017c43f2dbb0, 4, 1;
L_0000017c43f2ded0 .part L_0000017c43fa4910, 4, 1;
L_0000017c43f2dd90 .part L_0000017c43fa58b0, 4, 1;
L_0000017c43f2cb70 .part o0000017c43af73f8, 5, 1;
L_0000017c43fa5c70 .part L_0000017c43f2dbb0, 5, 1;
L_0000017c43fa59f0 .part L_0000017c43fa4910, 5, 1;
L_0000017c43fa5310 .part L_0000017c43fa58b0, 5, 1;
L_0000017c43fa3b50 .part o0000017c43af73f8, 6, 1;
L_0000017c43fa40f0 .part L_0000017c43f2dbb0, 6, 1;
L_0000017c43fa45f0 .part L_0000017c43fa4910, 6, 1;
L_0000017c43fa4af0 .part L_0000017c43fa58b0, 6, 1;
L_0000017c43fa3dd0 .part o0000017c43af73f8, 7, 1;
L_0000017c43fa5d10 .part L_0000017c43f2dbb0, 7, 1;
L_0000017c43fa5ef0 .part L_0000017c43fa4910, 7, 1;
L_0000017c43fa3c90 .part L_0000017c43fa58b0, 7, 1;
LS_0000017c43fa4910_0_0 .concat8 [ 1 1 1 1], L_0000017c43f53420, L_0000017c43f53260, L_0000017c43f52070, L_0000017c43f53500;
LS_0000017c43fa4910_0_4 .concat8 [ 1 1 1 1], L_0000017c43f52230, L_0000017c43f52a80, L_0000017c43f52e70, L_0000017c43f52620;
LS_0000017c43fa4910_0_8 .concat8 [ 1 0 0 0], L_0000017c43f523f0;
L_0000017c43fa4910 .concat8 [ 4 4 1 0], LS_0000017c43fa4910_0_0, LS_0000017c43fa4910_0_4, LS_0000017c43fa4910_0_8;
L_0000017c43fa4cd0 .part o0000017c43af73f8, 8, 1;
L_0000017c43fa5770 .part L_0000017c43f2dbb0, 8, 1;
L_0000017c43fa4190 .part L_0000017c43fa4910, 8, 1;
L_0000017c43fa5590 .part L_0000017c43fa58b0, 8, 1;
LS_0000017c43fa53b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f52a10, L_0000017c43f52d20, L_0000017c43f53340, L_0000017c43f536c0;
LS_0000017c43fa53b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f52540, L_0000017c43f53030, L_0000017c43f52bd0, L_0000017c43f52c40;
LS_0000017c43fa53b0_0_8 .concat8 [ 1 0 0 0], L_0000017c43f52700;
L_0000017c43fa53b0 .concat8 [ 4 4 1 0], LS_0000017c43fa53b0_0_0, LS_0000017c43fa53b0_0_4, LS_0000017c43fa53b0_0_8;
LS_0000017c43fa58b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f528c0, L_0000017c43f51ba0, L_0000017c43f531f0, L_0000017c43f535e0;
LS_0000017c43fa58b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f52fc0, L_0000017c43f52b60, L_0000017c43f51b30, L_0000017c43f530a0;
LS_0000017c43fa58b0_0_8 .concat8 [ 1 1 0 0], L_0000017c43f522a0, L_0000017c43f527e0;
L_0000017c43fa58b0 .concat8 [ 4 4 2 0], LS_0000017c43fa58b0_0_0, LS_0000017c43fa58b0_0_4, LS_0000017c43fa58b0_0_8;
L_0000017c43fa42d0 .part L_0000017c43fa58b0, 9, 1;
S_0000017c43abd520 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324f540 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f53420 .functor XOR 1, L_0000017c43cf7920, L_0000017c43f2d7f0, C4<0>, C4<0>;
v0000017c43b697b0_0 .net *"_ivl_1", 0 0, L_0000017c43f2d7f0;  1 drivers
S_0000017c43abf2d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f51ba0 .functor OR 1, L_0000017c43f52150, L_0000017c43f53490, C4<0>, C4<0>;
v0000017c43b69cb0_0 .net "S", 0 0, L_0000017c43f52a10;  1 drivers
v0000017c43b69170_0 .net "a", 0 0, L_0000017c43f2cf30;  1 drivers
v0000017c43b6acf0_0 .net "b", 0 0, L_0000017c43f2c2b0;  1 drivers
v0000017c43b692b0_0 .net "c", 0 0, L_0000017c43f51ba0;  1 drivers
v0000017c43b69350_0 .net "carry_1", 0 0, L_0000017c43f52150;  1 drivers
v0000017c43b69670_0 .net "carry_2", 0 0, L_0000017c43f53490;  1 drivers
v0000017c43b69710_0 .net "cin", 0 0, L_0000017c43f2cfd0;  1 drivers
v0000017c43b6a390_0 .net "sum_1", 0 0, L_0000017c43f520e0;  1 drivers
S_0000017c43abf460 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f520e0 .functor XOR 1, L_0000017c43f2cf30, L_0000017c43f2c2b0, C4<0>, C4<0>;
L_0000017c43f52150 .functor AND 1, L_0000017c43f2cf30, L_0000017c43f2c2b0, C4<1>, C4<1>;
v0000017c43b6a930_0 .net "S", 0 0, L_0000017c43f520e0;  alias, 1 drivers
v0000017c43b6a2f0_0 .net "a", 0 0, L_0000017c43f2cf30;  alias, 1 drivers
v0000017c43b69210_0 .net "b", 0 0, L_0000017c43f2c2b0;  alias, 1 drivers
v0000017c43b6a7f0_0 .net "c", 0 0, L_0000017c43f52150;  alias, 1 drivers
S_0000017c43abfdc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52a10 .functor XOR 1, L_0000017c43f520e0, L_0000017c43f2cfd0, C4<0>, C4<0>;
L_0000017c43f53490 .functor AND 1, L_0000017c43f520e0, L_0000017c43f2cfd0, C4<1>, C4<1>;
v0000017c43b6a9d0_0 .net "S", 0 0, L_0000017c43f52a10;  alias, 1 drivers
v0000017c43b695d0_0 .net "a", 0 0, L_0000017c43f520e0;  alias, 1 drivers
v0000017c43b69ad0_0 .net "b", 0 0, L_0000017c43f2cfd0;  alias, 1 drivers
v0000017c43b6ac50_0 .net "c", 0 0, L_0000017c43f53490;  alias, 1 drivers
S_0000017c43abbf40 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324f580 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f53260 .functor XOR 1, L_0000017c43cf7920, L_0000017c43f2c030, C4<0>, C4<0>;
v0000017c43b69f30_0 .net *"_ivl_1", 0 0, L_0000017c43f2c030;  1 drivers
S_0000017c43abb130 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f531f0 .functor OR 1, L_0000017c43f52000, L_0000017c43f525b0, C4<0>, C4<0>;
v0000017c43b68bd0_0 .net "S", 0 0, L_0000017c43f52d20;  1 drivers
v0000017c43b69c10_0 .net "a", 0 0, L_0000017c43f2dcf0;  1 drivers
v0000017c43b68b30_0 .net "b", 0 0, L_0000017c43f2d110;  1 drivers
v0000017c43b68c70_0 .net "c", 0 0, L_0000017c43f531f0;  1 drivers
v0000017c43b69df0_0 .net "carry_1", 0 0, L_0000017c43f52000;  1 drivers
v0000017c43b6b0b0_0 .net "carry_2", 0 0, L_0000017c43f525b0;  1 drivers
v0000017c43b69e90_0 .net "cin", 0 0, L_0000017c43f2d9d0;  1 drivers
v0000017c43b6a6b0_0 .net "sum_1", 0 0, L_0000017c43f52930;  1 drivers
S_0000017c43abafa0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43abb130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52930 .functor XOR 1, L_0000017c43f2dcf0, L_0000017c43f2d110, C4<0>, C4<0>;
L_0000017c43f52000 .functor AND 1, L_0000017c43f2dcf0, L_0000017c43f2d110, C4<1>, C4<1>;
v0000017c43b6a430_0 .net "S", 0 0, L_0000017c43f52930;  alias, 1 drivers
v0000017c43b69850_0 .net "a", 0 0, L_0000017c43f2dcf0;  alias, 1 drivers
v0000017c43b6a070_0 .net "b", 0 0, L_0000017c43f2d110;  alias, 1 drivers
v0000017c43b6a610_0 .net "c", 0 0, L_0000017c43f52000;  alias, 1 drivers
S_0000017c43abd6b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43abb130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52d20 .functor XOR 1, L_0000017c43f52930, L_0000017c43f2d9d0, C4<0>, C4<0>;
L_0000017c43f525b0 .functor AND 1, L_0000017c43f52930, L_0000017c43f2d9d0, C4<1>, C4<1>;
v0000017c43b698f0_0 .net "S", 0 0, L_0000017c43f52d20;  alias, 1 drivers
v0000017c43b6ae30_0 .net "a", 0 0, L_0000017c43f52930;  alias, 1 drivers
v0000017c43b69990_0 .net "b", 0 0, L_0000017c43f2d9d0;  alias, 1 drivers
v0000017c43b69b70_0 .net "c", 0 0, L_0000017c43f525b0;  alias, 1 drivers
S_0000017c43abc0d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324fb80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f52070 .functor XOR 1, L_0000017c43cf7920, L_0000017c43f2c0d0, C4<0>, C4<0>;
v0000017c43b6c050_0 .net *"_ivl_1", 0 0, L_0000017c43f2c0d0;  1 drivers
S_0000017c43aba7d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abc0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f535e0 .functor OR 1, L_0000017c43f532d0, L_0000017c43f52cb0, C4<0>, C4<0>;
v0000017c43b6c410_0 .net "S", 0 0, L_0000017c43f53340;  1 drivers
v0000017c43b6cff0_0 .net "a", 0 0, L_0000017c43f2c170;  1 drivers
v0000017c43b6ce10_0 .net "b", 0 0, L_0000017c43f2de30;  1 drivers
v0000017c43b6c5f0_0 .net "c", 0 0, L_0000017c43f535e0;  1 drivers
v0000017c43b6be70_0 .net "carry_1", 0 0, L_0000017c43f532d0;  1 drivers
v0000017c43b6d6d0_0 .net "carry_2", 0 0, L_0000017c43f52cb0;  1 drivers
v0000017c43b6b1f0_0 .net "cin", 0 0, L_0000017c43f2d2f0;  1 drivers
v0000017c43b6b790_0 .net "sum_1", 0 0, L_0000017c43f52d90;  1 drivers
S_0000017c43ac00e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aba7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52d90 .functor XOR 1, L_0000017c43f2c170, L_0000017c43f2de30, C4<0>, C4<0>;
L_0000017c43f532d0 .functor AND 1, L_0000017c43f2c170, L_0000017c43f2de30, C4<1>, C4<1>;
v0000017c43b689f0_0 .net "S", 0 0, L_0000017c43f52d90;  alias, 1 drivers
v0000017c43b69fd0_0 .net "a", 0 0, L_0000017c43f2c170;  alias, 1 drivers
v0000017c43b68e50_0 .net "b", 0 0, L_0000017c43f2de30;  alias, 1 drivers
v0000017c43b68ef0_0 .net "c", 0 0, L_0000017c43f532d0;  alias, 1 drivers
S_0000017c43abb450 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aba7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53340 .functor XOR 1, L_0000017c43f52d90, L_0000017c43f2d2f0, C4<0>, C4<0>;
L_0000017c43f52cb0 .functor AND 1, L_0000017c43f52d90, L_0000017c43f2d2f0, C4<1>, C4<1>;
v0000017c43b6a890_0 .net "S", 0 0, L_0000017c43f53340;  alias, 1 drivers
v0000017c43b6a4d0_0 .net "a", 0 0, L_0000017c43f52d90;  alias, 1 drivers
v0000017c43b6a750_0 .net "b", 0 0, L_0000017c43f2d2f0;  alias, 1 drivers
v0000017c43b6cf50_0 .net "c", 0 0, L_0000017c43f52cb0;  alias, 1 drivers
S_0000017c43abc3f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324fbc0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f53500 .functor XOR 1, L_0000017c43cf7920, L_0000017c43f2c210, C4<0>, C4<0>;
v0000017c43b6d810_0 .net *"_ivl_1", 0 0, L_0000017c43f2c210;  1 drivers
S_0000017c43ac0400 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f52fc0 .functor OR 1, L_0000017c43f52e00, L_0000017c43f521c0, C4<0>, C4<0>;
v0000017c43b6c910_0 .net "S", 0 0, L_0000017c43f536c0;  1 drivers
v0000017c43b6cd70_0 .net "a", 0 0, L_0000017c43f2d390;  1 drivers
v0000017c43b6ca50_0 .net "b", 0 0, L_0000017c43f2d4d0;  1 drivers
v0000017c43b6c230_0 .net "c", 0 0, L_0000017c43f52fc0;  1 drivers
v0000017c43b6c870_0 .net "carry_1", 0 0, L_0000017c43f52e00;  1 drivers
v0000017c43b6d590_0 .net "carry_2", 0 0, L_0000017c43f521c0;  1 drivers
v0000017c43b6c690_0 .net "cin", 0 0, L_0000017c43f2ca30;  1 drivers
v0000017c43b6bd30_0 .net "sum_1", 0 0, L_0000017c43f53650;  1 drivers
S_0000017c43abd070 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac0400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53650 .functor XOR 1, L_0000017c43f2d390, L_0000017c43f2d4d0, C4<0>, C4<0>;
L_0000017c43f52e00 .functor AND 1, L_0000017c43f2d390, L_0000017c43f2d4d0, C4<1>, C4<1>;
v0000017c43b6c0f0_0 .net "S", 0 0, L_0000017c43f53650;  alias, 1 drivers
v0000017c43b6b830_0 .net "a", 0 0, L_0000017c43f2d390;  alias, 1 drivers
v0000017c43b6d8b0_0 .net "b", 0 0, L_0000017c43f2d4d0;  alias, 1 drivers
v0000017c43b6d770_0 .net "c", 0 0, L_0000017c43f52e00;  alias, 1 drivers
S_0000017c43ac0720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac0400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f536c0 .functor XOR 1, L_0000017c43f53650, L_0000017c43f2ca30, C4<0>, C4<0>;
L_0000017c43f521c0 .functor AND 1, L_0000017c43f53650, L_0000017c43f2ca30, C4<1>, C4<1>;
v0000017c43b6d090_0 .net "S", 0 0, L_0000017c43f536c0;  alias, 1 drivers
v0000017c43b6c190_0 .net "a", 0 0, L_0000017c43f53650;  alias, 1 drivers
v0000017c43b6d630_0 .net "b", 0 0, L_0000017c43f2ca30;  alias, 1 drivers
v0000017c43b6d310_0 .net "c", 0 0, L_0000017c43f521c0;  alias, 1 drivers
S_0000017c43abd200 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324f780 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f52230 .functor XOR 1, L_0000017c43cf7920, L_0000017c43f2dc50, C4<0>, C4<0>;
v0000017c43b6b510_0 .net *"_ivl_1", 0 0, L_0000017c43f2dc50;  1 drivers
S_0000017c43aba4b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f52b60 .functor OR 1, L_0000017c43f51cf0, L_0000017c43f51e40, C4<0>, C4<0>;
v0000017c43b6b290_0 .net "S", 0 0, L_0000017c43f52540;  1 drivers
v0000017c43b6c2d0_0 .net "a", 0 0, L_0000017c43f2cad0;  1 drivers
v0000017c43b6b330_0 .net "b", 0 0, L_0000017c43f2ded0;  1 drivers
v0000017c43b6d4f0_0 .net "c", 0 0, L_0000017c43f52b60;  1 drivers
v0000017c43b6c550_0 .net "carry_1", 0 0, L_0000017c43f51cf0;  1 drivers
v0000017c43b6d1d0_0 .net "carry_2", 0 0, L_0000017c43f51e40;  1 drivers
v0000017c43b6d270_0 .net "cin", 0 0, L_0000017c43f2dd90;  1 drivers
v0000017c43b6b470_0 .net "sum_1", 0 0, L_0000017c43f52af0;  1 drivers
S_0000017c43abd390 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aba4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52af0 .functor XOR 1, L_0000017c43f2cad0, L_0000017c43f2ded0, C4<0>, C4<0>;
L_0000017c43f51cf0 .functor AND 1, L_0000017c43f2cad0, L_0000017c43f2ded0, C4<1>, C4<1>;
v0000017c43b6bdd0_0 .net "S", 0 0, L_0000017c43f52af0;  alias, 1 drivers
v0000017c43b6bc90_0 .net "a", 0 0, L_0000017c43f2cad0;  alias, 1 drivers
v0000017c43b6c4b0_0 .net "b", 0 0, L_0000017c43f2ded0;  alias, 1 drivers
v0000017c43b6b3d0_0 .net "c", 0 0, L_0000017c43f51cf0;  alias, 1 drivers
S_0000017c43aba640 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aba4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52540 .functor XOR 1, L_0000017c43f52af0, L_0000017c43f2dd90, C4<0>, C4<0>;
L_0000017c43f51e40 .functor AND 1, L_0000017c43f52af0, L_0000017c43f2dd90, C4<1>, C4<1>;
v0000017c43b6d130_0 .net "S", 0 0, L_0000017c43f52540;  alias, 1 drivers
v0000017c43b6ceb0_0 .net "a", 0 0, L_0000017c43f52af0;  alias, 1 drivers
v0000017c43b6b150_0 .net "b", 0 0, L_0000017c43f2dd90;  alias, 1 drivers
v0000017c43b6bb50_0 .net "c", 0 0, L_0000017c43f51e40;  alias, 1 drivers
S_0000017c43abdb60 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324f5c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43f52a80 .functor XOR 1, L_0000017c43cf7920, L_0000017c43f2cb70, C4<0>, C4<0>;
v0000017c43b6d450_0 .net *"_ivl_1", 0 0, L_0000017c43f2cb70;  1 drivers
S_0000017c43aba960 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43abdb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f51b30 .functor OR 1, L_0000017c43f52310, L_0000017c43f51c10, C4<0>, C4<0>;
v0000017c43b6c7d0_0 .net "S", 0 0, L_0000017c43f53030;  1 drivers
v0000017c43b6cc30_0 .net "a", 0 0, L_0000017c43fa5c70;  1 drivers
v0000017c43b6c9b0_0 .net "b", 0 0, L_0000017c43fa59f0;  1 drivers
v0000017c43b6ccd0_0 .net "c", 0 0, L_0000017c43f51b30;  1 drivers
v0000017c43b6b6f0_0 .net "carry_1", 0 0, L_0000017c43f52310;  1 drivers
v0000017c43b6d3b0_0 .net "carry_2", 0 0, L_0000017c43f51c10;  1 drivers
v0000017c43b6b8d0_0 .net "cin", 0 0, L_0000017c43fa5310;  1 drivers
v0000017c43b6bfb0_0 .net "sum_1", 0 0, L_0000017c43f51f90;  1 drivers
S_0000017c43ac0bd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aba960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51f90 .functor XOR 1, L_0000017c43fa5c70, L_0000017c43fa59f0, C4<0>, C4<0>;
L_0000017c43f52310 .functor AND 1, L_0000017c43fa5c70, L_0000017c43fa59f0, C4<1>, C4<1>;
v0000017c43b6caf0_0 .net "S", 0 0, L_0000017c43f51f90;  alias, 1 drivers
v0000017c43b6c370_0 .net "a", 0 0, L_0000017c43fa5c70;  alias, 1 drivers
v0000017c43b6cb90_0 .net "b", 0 0, L_0000017c43fa59f0;  alias, 1 drivers
v0000017c43b6bf10_0 .net "c", 0 0, L_0000017c43f52310;  alias, 1 drivers
S_0000017c43ac4a50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aba960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53030 .functor XOR 1, L_0000017c43f51f90, L_0000017c43fa5310, C4<0>, C4<0>;
L_0000017c43f51c10 .functor AND 1, L_0000017c43f51f90, L_0000017c43fa5310, C4<1>, C4<1>;
v0000017c43b6c730_0 .net "S", 0 0, L_0000017c43f53030;  alias, 1 drivers
v0000017c43b6ba10_0 .net "a", 0 0, L_0000017c43f51f90;  alias, 1 drivers
v0000017c43b6b5b0_0 .net "b", 0 0, L_0000017c43fa5310;  alias, 1 drivers
v0000017c43b6b650_0 .net "c", 0 0, L_0000017c43f51c10;  alias, 1 drivers
S_0000017c43ac2b10 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324f800 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43f52e70 .functor XOR 1, L_0000017c43cf7920, L_0000017c43fa3b50, C4<0>, C4<0>;
v0000017c43b6e990_0 .net *"_ivl_1", 0 0, L_0000017c43fa3b50;  1 drivers
S_0000017c43ac2ca0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac2b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f530a0 .functor OR 1, L_0000017c43f52380, L_0000017c43f51f20, C4<0>, C4<0>;
v0000017c43b6e3f0_0 .net "S", 0 0, L_0000017c43f52bd0;  1 drivers
v0000017c43b6f7f0_0 .net "a", 0 0, L_0000017c43fa40f0;  1 drivers
v0000017c43b6f930_0 .net "b", 0 0, L_0000017c43fa45f0;  1 drivers
v0000017c43b6ead0_0 .net "c", 0 0, L_0000017c43f530a0;  1 drivers
v0000017c43b6e0d0_0 .net "carry_1", 0 0, L_0000017c43f52380;  1 drivers
v0000017c43b6f1b0_0 .net "carry_2", 0 0, L_0000017c43f51f20;  1 drivers
v0000017c43b6f9d0_0 .net "cin", 0 0, L_0000017c43fa4af0;  1 drivers
v0000017c43b6e170_0 .net "sum_1", 0 0, L_0000017c43f52850;  1 drivers
S_0000017c43ac40f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52850 .functor XOR 1, L_0000017c43fa40f0, L_0000017c43fa45f0, C4<0>, C4<0>;
L_0000017c43f52380 .functor AND 1, L_0000017c43fa40f0, L_0000017c43fa45f0, C4<1>, C4<1>;
v0000017c43b6b970_0 .net "S", 0 0, L_0000017c43f52850;  alias, 1 drivers
v0000017c43b6bab0_0 .net "a", 0 0, L_0000017c43fa40f0;  alias, 1 drivers
v0000017c43b6bbf0_0 .net "b", 0 0, L_0000017c43fa45f0;  alias, 1 drivers
v0000017c43b6fc50_0 .net "c", 0 0, L_0000017c43f52380;  alias, 1 drivers
S_0000017c43ac1210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52bd0 .functor XOR 1, L_0000017c43f52850, L_0000017c43fa4af0, C4<0>, C4<0>;
L_0000017c43f51f20 .functor AND 1, L_0000017c43f52850, L_0000017c43fa4af0, C4<1>, C4<1>;
v0000017c43b6ed50_0 .net "S", 0 0, L_0000017c43f52bd0;  alias, 1 drivers
v0000017c43b70010_0 .net "a", 0 0, L_0000017c43f52850;  alias, 1 drivers
v0000017c43b6ff70_0 .net "b", 0 0, L_0000017c43fa4af0;  alias, 1 drivers
v0000017c43b6dd10_0 .net "c", 0 0, L_0000017c43f51f20;  alias, 1 drivers
S_0000017c43ac4be0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324fc00 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43f52620 .functor XOR 1, L_0000017c43cf7920, L_0000017c43fa3dd0, C4<0>, C4<0>;
v0000017c43b6f2f0_0 .net *"_ivl_1", 0 0, L_0000017c43fa3dd0;  1 drivers
S_0000017c43ac2e30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f522a0 .functor OR 1, L_0000017c43f51d60, L_0000017c43f51eb0, C4<0>, C4<0>;
v0000017c43b6def0_0 .net "S", 0 0, L_0000017c43f52c40;  1 drivers
v0000017c43b6f890_0 .net "a", 0 0, L_0000017c43fa5d10;  1 drivers
v0000017c43b6dbd0_0 .net "b", 0 0, L_0000017c43fa5ef0;  1 drivers
v0000017c43b6eb70_0 .net "c", 0 0, L_0000017c43f522a0;  1 drivers
v0000017c43b6fa70_0 .net "carry_1", 0 0, L_0000017c43f51d60;  1 drivers
v0000017c43b6e2b0_0 .net "carry_2", 0 0, L_0000017c43f51eb0;  1 drivers
v0000017c43b6e210_0 .net "cin", 0 0, L_0000017c43fa3c90;  1 drivers
v0000017c43b6fb10_0 .net "sum_1", 0 0, L_0000017c43f51c80;  1 drivers
S_0000017c43ac5540 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51c80 .functor XOR 1, L_0000017c43fa5d10, L_0000017c43fa5ef0, C4<0>, C4<0>;
L_0000017c43f51d60 .functor AND 1, L_0000017c43fa5d10, L_0000017c43fa5ef0, C4<1>, C4<1>;
v0000017c43b6f250_0 .net "S", 0 0, L_0000017c43f51c80;  alias, 1 drivers
v0000017c43b6d950_0 .net "a", 0 0, L_0000017c43fa5d10;  alias, 1 drivers
v0000017c43b6ea30_0 .net "b", 0 0, L_0000017c43fa5ef0;  alias, 1 drivers
v0000017c43b6efd0_0 .net "c", 0 0, L_0000017c43f51d60;  alias, 1 drivers
S_0000017c43ac5ea0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac2e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52c40 .functor XOR 1, L_0000017c43f51c80, L_0000017c43fa3c90, C4<0>, C4<0>;
L_0000017c43f51eb0 .functor AND 1, L_0000017c43f51c80, L_0000017c43fa3c90, C4<1>, C4<1>;
v0000017c43b6f110_0 .net "S", 0 0, L_0000017c43f52c40;  alias, 1 drivers
v0000017c43b6da90_0 .net "a", 0 0, L_0000017c43f51c80;  alias, 1 drivers
v0000017c43b6db30_0 .net "b", 0 0, L_0000017c43fa3c90;  alias, 1 drivers
v0000017c43b6fed0_0 .net "c", 0 0, L_0000017c43f51eb0;  alias, 1 drivers
S_0000017c43ac4410 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43abba90;
 .timescale 0 0;
P_0000017c4324fc40 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43f523f0 .functor XOR 1, L_0000017c43cf7920, L_0000017c43fa4cd0, C4<0>, C4<0>;
v0000017c43b6ddb0_0 .net *"_ivl_1", 0 0, L_0000017c43fa4cd0;  1 drivers
S_0000017c43ac24d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac4410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f527e0 .functor OR 1, L_0000017c43f524d0, L_0000017c43f52770, C4<0>, C4<0>;
v0000017c43b6e350_0 .net "S", 0 0, L_0000017c43f52700;  1 drivers
v0000017c43b6e8f0_0 .net "a", 0 0, L_0000017c43fa5770;  1 drivers
v0000017c43b6df90_0 .net "b", 0 0, L_0000017c43fa4190;  1 drivers
v0000017c43b700b0_0 .net "c", 0 0, L_0000017c43f527e0;  1 drivers
v0000017c43b6f430_0 .net "carry_1", 0 0, L_0000017c43f524d0;  1 drivers
v0000017c43b6e490_0 .net "carry_2", 0 0, L_0000017c43f52770;  1 drivers
v0000017c43b6fd90_0 .net "cin", 0 0, L_0000017c43fa5590;  1 drivers
v0000017c43b6d9f0_0 .net "sum_1", 0 0, L_0000017c43f52460;  1 drivers
S_0000017c43ac1530 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac24d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52460 .functor XOR 1, L_0000017c43fa5770, L_0000017c43fa4190, C4<0>, C4<0>;
L_0000017c43f524d0 .functor AND 1, L_0000017c43fa5770, L_0000017c43fa4190, C4<1>, C4<1>;
v0000017c43b6dc70_0 .net "S", 0 0, L_0000017c43f52460;  alias, 1 drivers
v0000017c43b6ec10_0 .net "a", 0 0, L_0000017c43fa5770;  alias, 1 drivers
v0000017c43b6f070_0 .net "b", 0 0, L_0000017c43fa4190;  alias, 1 drivers
v0000017c43b6fe30_0 .net "c", 0 0, L_0000017c43f524d0;  alias, 1 drivers
S_0000017c43ac3ab0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac24d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f52700 .functor XOR 1, L_0000017c43f52460, L_0000017c43fa5590, C4<0>, C4<0>;
L_0000017c43f52770 .functor AND 1, L_0000017c43f52460, L_0000017c43fa5590, C4<1>, C4<1>;
v0000017c43b6ef30_0 .net "S", 0 0, L_0000017c43f52700;  alias, 1 drivers
v0000017c43b6fcf0_0 .net "a", 0 0, L_0000017c43f52460;  alias, 1 drivers
v0000017c43b6f390_0 .net "b", 0 0, L_0000017c43fa5590;  alias, 1 drivers
v0000017c43b6fbb0_0 .net "c", 0 0, L_0000017c43f52770;  alias, 1 drivers
S_0000017c43ac2660 .scope module, "k1" "karatsuba_2" 2 115, 2 141 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43b90fc0_0 .net "F1", 4 0, L_0000017c43f21310;  1 drivers
v0000017c43b8f940_0 .net "F2", 4 0, L_0000017c43f214f0;  1 drivers
o0000017c43afbe98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43b920a0_0 .net "F3", 4 0, o0000017c43afbe98;  0 drivers
v0000017c43b90200_0 .net "X", 2 0, L_0000017c43f1baf0;  alias, 1 drivers
v0000017c43b917e0_0 .net "Xl", 0 0, L_0000017c43f1e390;  1 drivers
o0000017c43afc2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43b919c0_0 .net "Xm", 0 0, o0000017c43afc2b8;  0 drivers
v0000017c43b90020_0 .net "Xm1", 0 0, L_0000017c43f43eb0;  1 drivers
v0000017c43b91a60_0 .net "Xms", 2 0, L_0000017c43f1e4d0;  1 drivers
v0000017c43b905c0_0 .net "Xr", 0 0, L_0000017c43f1dfd0;  1 drivers
v0000017c43b91ba0_0 .net "Y", 2 0, L_0000017c43f1bcd0;  alias, 1 drivers
v0000017c43b90520_0 .net "Yl", 0 0, L_0000017c43f1de90;  1 drivers
o0000017c43afc2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43b91ce0_0 .net "Ym", 0 0, o0000017c43afc2e8;  0 drivers
v0000017c43b90a20_0 .net "Ym1", 0 0, L_0000017c43f44cb0;  1 drivers
v0000017c43b900c0_0 .net "Yr", 0 0, L_0000017c43f1e890;  1 drivers
v0000017c43b91ec0_0 .net "Z", 4 0, L_0000017c43f21c70;  alias, 1 drivers
v0000017c43b91d80_0 .net "Z1", 2 0, L_0000017c43f1e250;  1 drivers
v0000017c43b91560_0 .net "Z2", 2 0, L_0000017c43f1d350;  1 drivers
v0000017c43b90160_0 .net "Z3", 2 0, L_0000017c43f1e930;  1 drivers
v0000017c43b91f60_0 .net "ZF", 4 0, L_0000017c43f21590;  1 drivers
v0000017c43b902a0_0 .net "bin", 0 0, L_0000017c43f1f5b0;  1 drivers
v0000017c43b90340_0 .net "cout1", 0 0, L_0000017c43f1e070;  1 drivers
v0000017c43b91880_0 .net "cout2", 0 0, L_0000017c43f1d2b0;  1 drivers
v0000017c43b8fd00_0 .net "cout3", 0 0, L_0000017c43f1ec50;  1 drivers
v0000017c43b8fda0_0 .net "cout4", 0 0, L_0000017c43f1fa10;  1 drivers
v0000017c43b903e0_0 .net "cout5", 0 0, L_0000017c43f21f90;  1 drivers
v0000017c43b911a0_0 .net "sub_ans", 2 0, L_0000017c43f20c30;  1 drivers
L_0000017c43f1dfd0 .part L_0000017c43f1baf0, 1, 1;
L_0000017c43f1e390 .part L_0000017c43f1baf0, 0, 1;
L_0000017c43f1e890 .part L_0000017c43f1bcd0, 1, 1;
L_0000017c43f1de90 .part L_0000017c43f1bcd0, 0, 1;
S_0000017c43ac27f0 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c4324fcc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf69a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f44850 .functor BUFZ 1, L_0000017c43cf69a8, C4<0>, C4<0>, C4<0>;
v0000017c43b72310_0 .net "S", 0 0, L_0000017c43f43eb0;  alias, 1 drivers
v0000017c43b71050_0 .net *"_ivl_7", 0 0, L_0000017c43f44850;  1 drivers
v0000017c43b70dd0_0 .net "a", 0 0, L_0000017c43f1dfd0;  alias, 1 drivers
v0000017c43b70830_0 .net "b", 0 0, L_0000017c43f1e390;  alias, 1 drivers
v0000017c43b726d0_0 .net "b1", 0 0, L_0000017c43f43d60;  1 drivers
v0000017c43b70510_0 .net "c", 0 0, L_0000017c43f1e070;  alias, 1 drivers
v0000017c43b719b0_0 .net "cin", 0 0, L_0000017c43cf69a8;  1 drivers
v0000017c43b71730_0 .net "co", 1 0, L_0000017c43f1df30;  1 drivers
L_0000017c43f1e750 .part L_0000017c43f1df30, 0, 1;
L_0000017c43f1df30 .concat8 [ 1 1 0 0], L_0000017c43f44850, L_0000017c43f447e0;
L_0000017c43f1e070 .part L_0000017c43f1df30, 1, 1;
S_0000017c43ac4280 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac27f0;
 .timescale 0 0;
P_0000017c43250b80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f43d60 .functor XOR 1, L_0000017c43cf69a8, L_0000017c43f1e390, C4<0>, C4<0>;
S_0000017c43ac5090 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac4280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f447e0 .functor OR 1, L_0000017c43f443f0, L_0000017c43f44770, C4<0>, C4<0>;
v0000017c43b70ab0_0 .net "S", 0 0, L_0000017c43f43eb0;  alias, 1 drivers
v0000017c43b72810_0 .net "a", 0 0, L_0000017c43f1dfd0;  alias, 1 drivers
v0000017c43b721d0_0 .net "b", 0 0, L_0000017c43f43d60;  alias, 1 drivers
v0000017c43b70f10_0 .net "c", 0 0, L_0000017c43f447e0;  1 drivers
v0000017c43b71910_0 .net "carry_1", 0 0, L_0000017c43f443f0;  1 drivers
v0000017c43b72270_0 .net "carry_2", 0 0, L_0000017c43f44770;  1 drivers
v0000017c43b71370_0 .net "cin", 0 0, L_0000017c43f1e750;  1 drivers
v0000017c43b70150_0 .net "sum_1", 0 0, L_0000017c43f43e40;  1 drivers
S_0000017c43ac0d60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac5090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43e40 .functor XOR 1, L_0000017c43f1dfd0, L_0000017c43f43d60, C4<0>, C4<0>;
L_0000017c43f443f0 .functor AND 1, L_0000017c43f1dfd0, L_0000017c43f43d60, C4<1>, C4<1>;
v0000017c43b712d0_0 .net "S", 0 0, L_0000017c43f43e40;  alias, 1 drivers
v0000017c43b72770_0 .net "a", 0 0, L_0000017c43f1dfd0;  alias, 1 drivers
v0000017c43b710f0_0 .net "b", 0 0, L_0000017c43f43d60;  alias, 1 drivers
v0000017c43b72630_0 .net "c", 0 0, L_0000017c43f443f0;  alias, 1 drivers
S_0000017c43ac1080 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac5090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f43eb0 .functor XOR 1, L_0000017c43f43e40, L_0000017c43f1e750, C4<0>, C4<0>;
L_0000017c43f44770 .functor AND 1, L_0000017c43f43e40, L_0000017c43f1e750, C4<1>, C4<1>;
v0000017c43b728b0_0 .net "S", 0 0, L_0000017c43f43eb0;  alias, 1 drivers
v0000017c43b72130_0 .net "a", 0 0, L_0000017c43f43e40;  alias, 1 drivers
v0000017c43b71e10_0 .net "b", 0 0, L_0000017c43f1e750;  alias, 1 drivers
v0000017c43b708d0_0 .net "c", 0 0, L_0000017c43f44770;  alias, 1 drivers
S_0000017c43ac5860 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250a80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf69f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f461b0 .functor BUFZ 1, L_0000017c43cf69f0, C4<0>, C4<0>, C4<0>;
v0000017c43b705b0_0 .net "S", 0 0, L_0000017c43f44cb0;  alias, 1 drivers
v0000017c43b717d0_0 .net *"_ivl_7", 0 0, L_0000017c43f461b0;  1 drivers
v0000017c43b71550_0 .net "a", 0 0, L_0000017c43f1e890;  alias, 1 drivers
v0000017c43b71af0_0 .net "b", 0 0, L_0000017c43f1de90;  alias, 1 drivers
v0000017c43b70330_0 .net "b1", 0 0, L_0000017c43f448c0;  1 drivers
v0000017c43b715f0_0 .net "c", 0 0, L_0000017c43f1d2b0;  alias, 1 drivers
v0000017c43b71b90_0 .net "cin", 0 0, L_0000017c43cf69f0;  1 drivers
v0000017c43b724f0_0 .net "co", 1 0, L_0000017c43f1d5d0;  1 drivers
L_0000017c43f1d7b0 .part L_0000017c43f1d5d0, 0, 1;
L_0000017c43f1d5d0 .concat8 [ 1 1 0 0], L_0000017c43f461b0, L_0000017c43f466f0;
L_0000017c43f1d2b0 .part L_0000017c43f1d5d0, 1, 1;
S_0000017c43ac6670 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac5860;
 .timescale 0 0;
P_0000017c43250600 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f448c0 .functor XOR 1, L_0000017c43cf69f0, L_0000017c43f1de90, C4<0>, C4<0>;
S_0000017c43ac45a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac6670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f466f0 .functor OR 1, L_0000017c43f44a80, L_0000017c43f47100, C4<0>, C4<0>;
v0000017c43b71a50_0 .net "S", 0 0, L_0000017c43f44cb0;  alias, 1 drivers
v0000017c43b70d30_0 .net "a", 0 0, L_0000017c43f1e890;  alias, 1 drivers
v0000017c43b70290_0 .net "b", 0 0, L_0000017c43f448c0;  alias, 1 drivers
v0000017c43b71230_0 .net "c", 0 0, L_0000017c43f466f0;  1 drivers
v0000017c43b71410_0 .net "carry_1", 0 0, L_0000017c43f44a80;  1 drivers
v0000017c43b714b0_0 .net "carry_2", 0 0, L_0000017c43f47100;  1 drivers
v0000017c43b72450_0 .net "cin", 0 0, L_0000017c43f1d7b0;  1 drivers
v0000017c43b72090_0 .net "sum_1", 0 0, L_0000017c43f44a10;  1 drivers
S_0000017c43ac3c40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac45a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44a10 .functor XOR 1, L_0000017c43f1e890, L_0000017c43f448c0, C4<0>, C4<0>;
L_0000017c43f44a80 .functor AND 1, L_0000017c43f1e890, L_0000017c43f448c0, C4<1>, C4<1>;
v0000017c43b71f50_0 .net "S", 0 0, L_0000017c43f44a10;  alias, 1 drivers
v0000017c43b70fb0_0 .net "a", 0 0, L_0000017c43f1e890;  alias, 1 drivers
v0000017c43b71eb0_0 .net "b", 0 0, L_0000017c43f448c0;  alias, 1 drivers
v0000017c43b71d70_0 .net "c", 0 0, L_0000017c43f44a80;  alias, 1 drivers
S_0000017c43ac2fc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac45a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f44cb0 .functor XOR 1, L_0000017c43f44a10, L_0000017c43f1d7b0, C4<0>, C4<0>;
L_0000017c43f47100 .functor AND 1, L_0000017c43f44a10, L_0000017c43f1d7b0, C4<1>, C4<1>;
v0000017c43b701f0_0 .net "S", 0 0, L_0000017c43f44cb0;  alias, 1 drivers
v0000017c43b723b0_0 .net "a", 0 0, L_0000017c43f44a10;  alias, 1 drivers
v0000017c43b71190_0 .net "b", 0 0, L_0000017c43f1d7b0;  alias, 1 drivers
v0000017c43b703d0_0 .net "c", 0 0, L_0000017c43f47100;  alias, 1 drivers
S_0000017c43ac1b70 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250a00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf6be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f46ca0 .functor BUFZ 1, L_0000017c43cf6be8, C4<0>, C4<0>, C4<0>;
v0000017c43b74c50_0 .net "S", 2 0, L_0000017c43f1e4d0;  alias, 1 drivers
v0000017c43b735d0_0 .net *"_ivl_0", 0 0, L_0000017c43f47020;  1 drivers
v0000017c43b737b0_0 .net *"_ivl_10", 0 0, L_0000017c43f47170;  1 drivers
v0000017c43b74d90_0 .net *"_ivl_20", 0 0, L_0000017c43f464c0;  1 drivers
v0000017c43b74390_0 .net *"_ivl_36", 0 0, L_0000017c43f46ca0;  1 drivers
v0000017c43b73850_0 .net "a", 2 0, L_0000017c43f1e250;  alias, 1 drivers
v0000017c43b750b0_0 .net "b", 2 0, L_0000017c43f1d350;  alias, 1 drivers
v0000017c43b74f70_0 .net "b1", 2 0, L_0000017c43f1d8f0;  1 drivers
v0000017c43b73f30_0 .net "c", 0 0, L_0000017c43f1ec50;  alias, 1 drivers
v0000017c43b74e30_0 .net "cin", 0 0, L_0000017c43cf6be8;  1 drivers
v0000017c43b744d0_0 .net "co", 3 0, L_0000017c43f1da30;  1 drivers
L_0000017c43f1d3f0 .part L_0000017c43f1d350, 0, 1;
L_0000017c43f1ca90 .part L_0000017c43f1e250, 0, 1;
L_0000017c43f1d490 .part L_0000017c43f1d8f0, 0, 1;
L_0000017c43f1e9d0 .part L_0000017c43f1da30, 0, 1;
L_0000017c43f1f010 .part L_0000017c43f1d350, 1, 1;
L_0000017c43f1d530 .part L_0000017c43f1e250, 1, 1;
L_0000017c43f1ea70 .part L_0000017c43f1d8f0, 1, 1;
L_0000017c43f1ebb0 .part L_0000017c43f1da30, 1, 1;
L_0000017c43f1d8f0 .concat8 [ 1 1 1 0], L_0000017c43f47020, L_0000017c43f47170, L_0000017c43f464c0;
L_0000017c43f1e430 .part L_0000017c43f1d350, 2, 1;
L_0000017c43f1cc70 .part L_0000017c43f1e250, 2, 1;
L_0000017c43f1cdb0 .part L_0000017c43f1d8f0, 2, 1;
L_0000017c43f1ed90 .part L_0000017c43f1da30, 2, 1;
L_0000017c43f1e4d0 .concat8 [ 1 1 1 0], L_0000017c43f46d80, L_0000017c43f46610, L_0000017c43f46450;
L_0000017c43f1da30 .concat8 [ 1 1 1 1], L_0000017c43f46ca0, L_0000017c43f46290, L_0000017c43f46c30, L_0000017c43f46300;
L_0000017c43f1ec50 .part L_0000017c43f1da30, 3, 1;
S_0000017c43ac3920 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac1b70;
 .timescale 0 0;
P_0000017c43251140 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f47020 .functor XOR 1, L_0000017c43cf6be8, L_0000017c43f1d3f0, C4<0>, C4<0>;
v0000017c43b73210_0 .net *"_ivl_1", 0 0, L_0000017c43f1d3f0;  1 drivers
S_0000017c43ac56d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac3920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f46290 .functor OR 1, L_0000017c43f46760, L_0000017c43f46d10, C4<0>, C4<0>;
v0000017c43b71870_0 .net "S", 0 0, L_0000017c43f46d80;  1 drivers
v0000017c43b70970_0 .net "a", 0 0, L_0000017c43f1ca90;  1 drivers
v0000017c43b706f0_0 .net "b", 0 0, L_0000017c43f1d490;  1 drivers
v0000017c43b70b50_0 .net "c", 0 0, L_0000017c43f46290;  1 drivers
v0000017c43b70bf0_0 .net "carry_1", 0 0, L_0000017c43f46760;  1 drivers
v0000017c43b71cd0_0 .net "carry_2", 0 0, L_0000017c43f46d10;  1 drivers
v0000017c43b70790_0 .net "cin", 0 0, L_0000017c43f1e9d0;  1 drivers
v0000017c43b74110_0 .net "sum_1", 0 0, L_0000017c43f46bc0;  1 drivers
S_0000017c43ac4730 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46bc0 .functor XOR 1, L_0000017c43f1ca90, L_0000017c43f1d490, C4<0>, C4<0>;
L_0000017c43f46760 .functor AND 1, L_0000017c43f1ca90, L_0000017c43f1d490, C4<1>, C4<1>;
v0000017c43b72590_0 .net "S", 0 0, L_0000017c43f46bc0;  alias, 1 drivers
v0000017c43b71c30_0 .net "a", 0 0, L_0000017c43f1ca90;  alias, 1 drivers
v0000017c43b70a10_0 .net "b", 0 0, L_0000017c43f1d490;  alias, 1 drivers
v0000017c43b71ff0_0 .net "c", 0 0, L_0000017c43f46760;  alias, 1 drivers
S_0000017c43ac48c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46d80 .functor XOR 1, L_0000017c43f46bc0, L_0000017c43f1e9d0, C4<0>, C4<0>;
L_0000017c43f46d10 .functor AND 1, L_0000017c43f46bc0, L_0000017c43f1e9d0, C4<1>, C4<1>;
v0000017c43b70470_0 .net "S", 0 0, L_0000017c43f46d80;  alias, 1 drivers
v0000017c43b70c90_0 .net "a", 0 0, L_0000017c43f46bc0;  alias, 1 drivers
v0000017c43b71690_0 .net "b", 0 0, L_0000017c43f1e9d0;  alias, 1 drivers
v0000017c43b70650_0 .net "c", 0 0, L_0000017c43f46d10;  alias, 1 drivers
S_0000017c43ac1d00 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ac1b70;
 .timescale 0 0;
P_0000017c43251180 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f47170 .functor XOR 1, L_0000017c43cf6be8, L_0000017c43f1f010, C4<0>, C4<0>;
v0000017c43b72f90_0 .net *"_ivl_1", 0 0, L_0000017c43f1f010;  1 drivers
S_0000017c43ac16c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac1d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f46c30 .functor OR 1, L_0000017c43f459d0, L_0000017c43f46df0, C4<0>, C4<0>;
v0000017c43b72bd0_0 .net "S", 0 0, L_0000017c43f46610;  1 drivers
v0000017c43b73350_0 .net "a", 0 0, L_0000017c43f1d530;  1 drivers
v0000017c43b74cf0_0 .net "b", 0 0, L_0000017c43f1ea70;  1 drivers
v0000017c43b74a70_0 .net "c", 0 0, L_0000017c43f46c30;  1 drivers
v0000017c43b746b0_0 .net "carry_1", 0 0, L_0000017c43f459d0;  1 drivers
v0000017c43b73710_0 .net "carry_2", 0 0, L_0000017c43f46df0;  1 drivers
v0000017c43b73670_0 .net "cin", 0 0, L_0000017c43f1ebb0;  1 drivers
v0000017c43b749d0_0 .net "sum_1", 0 0, L_0000017c43f45ab0;  1 drivers
S_0000017c43ac0ef0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac16c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45ab0 .functor XOR 1, L_0000017c43f1d530, L_0000017c43f1ea70, C4<0>, C4<0>;
L_0000017c43f459d0 .functor AND 1, L_0000017c43f1d530, L_0000017c43f1ea70, C4<1>, C4<1>;
v0000017c43b742f0_0 .net "S", 0 0, L_0000017c43f45ab0;  alias, 1 drivers
v0000017c43b73490_0 .net "a", 0 0, L_0000017c43f1d530;  alias, 1 drivers
v0000017c43b74070_0 .net "b", 0 0, L_0000017c43f1ea70;  alias, 1 drivers
v0000017c43b74610_0 .net "c", 0 0, L_0000017c43f459d0;  alias, 1 drivers
S_0000017c43ac3dd0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac16c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46610 .functor XOR 1, L_0000017c43f45ab0, L_0000017c43f1ebb0, C4<0>, C4<0>;
L_0000017c43f46df0 .functor AND 1, L_0000017c43f45ab0, L_0000017c43f1ebb0, C4<1>, C4<1>;
v0000017c43b732b0_0 .net "S", 0 0, L_0000017c43f46610;  alias, 1 drivers
v0000017c43b74930_0 .net "a", 0 0, L_0000017c43f45ab0;  alias, 1 drivers
v0000017c43b73530_0 .net "b", 0 0, L_0000017c43f1ebb0;  alias, 1 drivers
v0000017c43b73ad0_0 .net "c", 0 0, L_0000017c43f46df0;  alias, 1 drivers
S_0000017c43ac6030 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ac1b70;
 .timescale 0 0;
P_0000017c432512c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f464c0 .functor XOR 1, L_0000017c43cf6be8, L_0000017c43f1e430, C4<0>, C4<0>;
v0000017c43b73990_0 .net *"_ivl_1", 0 0, L_0000017c43f1e430;  1 drivers
S_0000017c43ac61c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f46300 .functor OR 1, L_0000017c43f45960, L_0000017c43f45880, C4<0>, C4<0>;
v0000017c43b74570_0 .net "S", 0 0, L_0000017c43f46450;  1 drivers
v0000017c43b74250_0 .net "a", 0 0, L_0000017c43f1cc70;  1 drivers
v0000017c43b72950_0 .net "b", 0 0, L_0000017c43f1cdb0;  1 drivers
v0000017c43b730d0_0 .net "c", 0 0, L_0000017c43f46300;  1 drivers
v0000017c43b733f0_0 .net "carry_1", 0 0, L_0000017c43f45960;  1 drivers
v0000017c43b74bb0_0 .net "carry_2", 0 0, L_0000017c43f45880;  1 drivers
v0000017c43b73170_0 .net "cin", 0 0, L_0000017c43f1ed90;  1 drivers
v0000017c43b73df0_0 .net "sum_1", 0 0, L_0000017c43f46140;  1 drivers
S_0000017c43ac13a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46140 .functor XOR 1, L_0000017c43f1cc70, L_0000017c43f1cdb0, C4<0>, C4<0>;
L_0000017c43f45960 .functor AND 1, L_0000017c43f1cc70, L_0000017c43f1cdb0, C4<1>, C4<1>;
v0000017c43b73d50_0 .net "S", 0 0, L_0000017c43f46140;  alias, 1 drivers
v0000017c43b74890_0 .net "a", 0 0, L_0000017c43f1cc70;  alias, 1 drivers
v0000017c43b74430_0 .net "b", 0 0, L_0000017c43f1cdb0;  alias, 1 drivers
v0000017c43b74b10_0 .net "c", 0 0, L_0000017c43f45960;  alias, 1 drivers
S_0000017c43ac3150 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac61c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46450 .functor XOR 1, L_0000017c43f46140, L_0000017c43f1ed90, C4<0>, C4<0>;
L_0000017c43f45880 .functor AND 1, L_0000017c43f46140, L_0000017c43f1ed90, C4<1>, C4<1>;
v0000017c43b73030_0 .net "S", 0 0, L_0000017c43f46450;  alias, 1 drivers
v0000017c43b74ed0_0 .net "a", 0 0, L_0000017c43f46140;  alias, 1 drivers
v0000017c43b72d10_0 .net "b", 0 0, L_0000017c43f1ed90;  alias, 1 drivers
v0000017c43b741b0_0 .net "c", 0 0, L_0000017c43f45880;  alias, 1 drivers
S_0000017c43ac1850 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250800 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf6d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f481a0 .functor BUFZ 1, L_0000017c43cf6d98, C4<0>, C4<0>, C4<0>;
v0000017c43b785d0_0 .net "S", 4 0, L_0000017c43f21590;  alias, 1 drivers
v0000017c43b77b30_0 .net *"_ivl_0", 0 0, L_0000017c43f457a0;  1 drivers
v0000017c43b783f0_0 .net *"_ivl_10", 0 0, L_0000017c43f46370;  1 drivers
v0000017c43b78490_0 .net *"_ivl_20", 0 0, L_0000017c43f45dc0;  1 drivers
v0000017c43b78f30_0 .net *"_ivl_30", 0 0, L_0000017c43f45f80;  1 drivers
v0000017c43b780d0_0 .net *"_ivl_40", 0 0, L_0000017c43f48910;  1 drivers
v0000017c43b78710_0 .net *"_ivl_56", 0 0, L_0000017c43f481a0;  1 drivers
v0000017c43b78c10_0 .net "a", 4 0, L_0000017c43f21310;  alias, 1 drivers
v0000017c43b78cb0_0 .net "b", 4 0, L_0000017c43f214f0;  alias, 1 drivers
v0000017c43b79e30_0 .net "b1", 4 0, L_0000017c43f1f330;  1 drivers
v0000017c43b782b0_0 .net "c", 0 0, L_0000017c43f1fa10;  alias, 1 drivers
v0000017c43b77c70_0 .net "cin", 0 0, L_0000017c43cf6d98;  1 drivers
v0000017c43b78a30_0 .net "co", 5 0, L_0000017c43f1f970;  1 drivers
L_0000017c43f21130 .part L_0000017c43f214f0, 0, 1;
L_0000017c43f1f650 .part L_0000017c43f21310, 0, 1;
L_0000017c43f20910 .part L_0000017c43f1f330, 0, 1;
L_0000017c43f20a50 .part L_0000017c43f1f970, 0, 1;
L_0000017c43f205f0 .part L_0000017c43f214f0, 1, 1;
L_0000017c43f1f290 .part L_0000017c43f21310, 1, 1;
L_0000017c43f20d70 .part L_0000017c43f1f330, 1, 1;
L_0000017c43f20af0 .part L_0000017c43f1f970, 1, 1;
L_0000017c43f1f790 .part L_0000017c43f214f0, 2, 1;
L_0000017c43f1fe70 .part L_0000017c43f21310, 2, 1;
L_0000017c43f21630 .part L_0000017c43f1f330, 2, 1;
L_0000017c43f20690 .part L_0000017c43f1f970, 2, 1;
L_0000017c43f209b0 .part L_0000017c43f214f0, 3, 1;
L_0000017c43f20730 .part L_0000017c43f21310, 3, 1;
L_0000017c43f20b90 .part L_0000017c43f1f330, 3, 1;
L_0000017c43f1f830 .part L_0000017c43f1f970, 3, 1;
LS_0000017c43f1f330_0_0 .concat8 [ 1 1 1 1], L_0000017c43f457a0, L_0000017c43f46370, L_0000017c43f45dc0, L_0000017c43f45f80;
LS_0000017c43f1f330_0_4 .concat8 [ 1 0 0 0], L_0000017c43f48910;
L_0000017c43f1f330 .concat8 [ 4 1 0 0], LS_0000017c43f1f330_0_0, LS_0000017c43f1f330_0_4;
L_0000017c43f20e10 .part L_0000017c43f214f0, 4, 1;
L_0000017c43f1f8d0 .part L_0000017c43f21310, 4, 1;
L_0000017c43f21810 .part L_0000017c43f1f330, 4, 1;
L_0000017c43f21770 .part L_0000017c43f1f970, 4, 1;
LS_0000017c43f21590_0_0 .concat8 [ 1 1 1 1], L_0000017c43f46530, L_0000017c43f45d50, L_0000017c43f45b20, L_0000017c43f488a0;
LS_0000017c43f21590_0_4 .concat8 [ 1 0 0 0], L_0000017c43f47c60;
L_0000017c43f21590 .concat8 [ 4 1 0 0], LS_0000017c43f21590_0_0, LS_0000017c43f21590_0_4;
LS_0000017c43f1f970_0_0 .concat8 [ 1 1 1 1], L_0000017c43f481a0, L_0000017c43f46680, L_0000017c43f463e0, L_0000017c43f46b50;
LS_0000017c43f1f970_0_4 .concat8 [ 1 1 0 0], L_0000017c43f486e0, L_0000017c43f47db0;
L_0000017c43f1f970 .concat8 [ 4 2 0 0], LS_0000017c43f1f970_0_0, LS_0000017c43f1f970_0_4;
L_0000017c43f1fa10 .part L_0000017c43f1f970, 5, 1;
S_0000017c43ac5b80 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac1850;
 .timescale 0 0;
P_0000017c43251200 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f457a0 .functor XOR 1, L_0000017c43cf6d98, L_0000017c43f21130, C4<0>, C4<0>;
v0000017c43b72ef0_0 .net *"_ivl_1", 0 0, L_0000017c43f21130;  1 drivers
S_0000017c43ac19e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac5b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f46680 .functor OR 1, L_0000017c43f460d0, L_0000017c43f45a40, C4<0>, C4<0>;
v0000017c43b729f0_0 .net "S", 0 0, L_0000017c43f46530;  1 drivers
v0000017c43b73c10_0 .net "a", 0 0, L_0000017c43f1f650;  1 drivers
v0000017c43b72a90_0 .net "b", 0 0, L_0000017c43f20910;  1 drivers
v0000017c43b72b30_0 .net "c", 0 0, L_0000017c43f46680;  1 drivers
v0000017c43b73e90_0 .net "carry_1", 0 0, L_0000017c43f460d0;  1 drivers
v0000017c43b72c70_0 .net "carry_2", 0 0, L_0000017c43f45a40;  1 drivers
v0000017c43b73fd0_0 .net "cin", 0 0, L_0000017c43f20a50;  1 drivers
v0000017c43b73cb0_0 .net "sum_1", 0 0, L_0000017c43f45c00;  1 drivers
S_0000017c43ac5d10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac19e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45c00 .functor XOR 1, L_0000017c43f1f650, L_0000017c43f20910, C4<0>, C4<0>;
L_0000017c43f460d0 .functor AND 1, L_0000017c43f1f650, L_0000017c43f20910, C4<1>, C4<1>;
v0000017c43b738f0_0 .net "S", 0 0, L_0000017c43f45c00;  alias, 1 drivers
v0000017c43b73a30_0 .net "a", 0 0, L_0000017c43f1f650;  alias, 1 drivers
v0000017c43b72db0_0 .net "b", 0 0, L_0000017c43f20910;  alias, 1 drivers
v0000017c43b74750_0 .net "c", 0 0, L_0000017c43f460d0;  alias, 1 drivers
S_0000017c43ac1e90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac19e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46530 .functor XOR 1, L_0000017c43f45c00, L_0000017c43f20a50, C4<0>, C4<0>;
L_0000017c43f45a40 .functor AND 1, L_0000017c43f45c00, L_0000017c43f20a50, C4<1>, C4<1>;
v0000017c43b73b70_0 .net "S", 0 0, L_0000017c43f46530;  alias, 1 drivers
v0000017c43b747f0_0 .net "a", 0 0, L_0000017c43f45c00;  alias, 1 drivers
v0000017c43b72e50_0 .net "b", 0 0, L_0000017c43f20a50;  alias, 1 drivers
v0000017c43b75010_0 .net "c", 0 0, L_0000017c43f45a40;  alias, 1 drivers
S_0000017c43ac3470 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ac1850;
 .timescale 0 0;
P_0000017c43250700 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f46370 .functor XOR 1, L_0000017c43cf6d98, L_0000017c43f205f0, C4<0>, C4<0>;
v0000017c43b77590_0 .net *"_ivl_1", 0 0, L_0000017c43f205f0;  1 drivers
S_0000017c43ac4d70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f463e0 .functor OR 1, L_0000017c43f45b90, L_0000017c43f467d0, C4<0>, C4<0>;
v0000017c43b767d0_0 .net "S", 0 0, L_0000017c43f45d50;  1 drivers
v0000017c43b773b0_0 .net "a", 0 0, L_0000017c43f1f290;  1 drivers
v0000017c43b75790_0 .net "b", 0 0, L_0000017c43f20d70;  1 drivers
v0000017c43b76f50_0 .net "c", 0 0, L_0000017c43f463e0;  1 drivers
v0000017c43b75290_0 .net "carry_1", 0 0, L_0000017c43f45b90;  1 drivers
v0000017c43b75330_0 .net "carry_2", 0 0, L_0000017c43f467d0;  1 drivers
v0000017c43b75c90_0 .net "cin", 0 0, L_0000017c43f20af0;  1 drivers
v0000017c43b77310_0 .net "sum_1", 0 0, L_0000017c43f458f0;  1 drivers
S_0000017c43ac2020 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f458f0 .functor XOR 1, L_0000017c43f1f290, L_0000017c43f20d70, C4<0>, C4<0>;
L_0000017c43f45b90 .functor AND 1, L_0000017c43f1f290, L_0000017c43f20d70, C4<1>, C4<1>;
v0000017c43b76870_0 .net "S", 0 0, L_0000017c43f458f0;  alias, 1 drivers
v0000017c43b76190_0 .net "a", 0 0, L_0000017c43f1f290;  alias, 1 drivers
v0000017c43b76730_0 .net "b", 0 0, L_0000017c43f20d70;  alias, 1 drivers
v0000017c43b77450_0 .net "c", 0 0, L_0000017c43f45b90;  alias, 1 drivers
S_0000017c43ac21b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac4d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45d50 .functor XOR 1, L_0000017c43f458f0, L_0000017c43f20af0, C4<0>, C4<0>;
L_0000017c43f467d0 .functor AND 1, L_0000017c43f458f0, L_0000017c43f20af0, C4<1>, C4<1>;
v0000017c43b774f0_0 .net "S", 0 0, L_0000017c43f45d50;  alias, 1 drivers
v0000017c43b76a50_0 .net "a", 0 0, L_0000017c43f458f0;  alias, 1 drivers
v0000017c43b75150_0 .net "b", 0 0, L_0000017c43f20af0;  alias, 1 drivers
v0000017c43b76230_0 .net "c", 0 0, L_0000017c43f467d0;  alias, 1 drivers
S_0000017c43ac2340 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ac1850;
 .timescale 0 0;
P_0000017c43250a40 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f45dc0 .functor XOR 1, L_0000017c43cf6d98, L_0000017c43f1f790, C4<0>, C4<0>;
v0000017c43b75bf0_0 .net *"_ivl_1", 0 0, L_0000017c43f1f790;  1 drivers
S_0000017c43ac2980 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f46b50 .functor OR 1, L_0000017c43f46840, L_0000017c43f46a00, C4<0>, C4<0>;
v0000017c43b76370_0 .net "S", 0 0, L_0000017c43f45b20;  1 drivers
v0000017c43b76550_0 .net "a", 0 0, L_0000017c43f1fe70;  1 drivers
v0000017c43b76b90_0 .net "b", 0 0, L_0000017c43f21630;  1 drivers
v0000017c43b76ff0_0 .net "c", 0 0, L_0000017c43f46b50;  1 drivers
v0000017c43b765f0_0 .net "carry_1", 0 0, L_0000017c43f46840;  1 drivers
v0000017c43b75a10_0 .net "carry_2", 0 0, L_0000017c43f46a00;  1 drivers
v0000017c43b77130_0 .net "cin", 0 0, L_0000017c43f20690;  1 drivers
v0000017c43b75b50_0 .net "sum_1", 0 0, L_0000017c43f46990;  1 drivers
S_0000017c43ac32e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac2980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46990 .functor XOR 1, L_0000017c43f1fe70, L_0000017c43f21630, C4<0>, C4<0>;
L_0000017c43f46840 .functor AND 1, L_0000017c43f1fe70, L_0000017c43f21630, C4<1>, C4<1>;
v0000017c43b75ab0_0 .net "S", 0 0, L_0000017c43f46990;  alias, 1 drivers
v0000017c43b77810_0 .net "a", 0 0, L_0000017c43f1fe70;  alias, 1 drivers
v0000017c43b76910_0 .net "b", 0 0, L_0000017c43f21630;  alias, 1 drivers
v0000017c43b771d0_0 .net "c", 0 0, L_0000017c43f46840;  alias, 1 drivers
S_0000017c43ac4f00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac2980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45b20 .functor XOR 1, L_0000017c43f46990, L_0000017c43f20690, C4<0>, C4<0>;
L_0000017c43f46a00 .functor AND 1, L_0000017c43f46990, L_0000017c43f20690, C4<1>, C4<1>;
v0000017c43b75dd0_0 .net "S", 0 0, L_0000017c43f45b20;  alias, 1 drivers
v0000017c43b753d0_0 .net "a", 0 0, L_0000017c43f46990;  alias, 1 drivers
v0000017c43b762d0_0 .net "b", 0 0, L_0000017c43f20690;  alias, 1 drivers
v0000017c43b769b0_0 .net "c", 0 0, L_0000017c43f46a00;  alias, 1 drivers
S_0000017c43ac5220 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ac1850;
 .timescale 0 0;
P_0000017c43250980 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f45f80 .functor XOR 1, L_0000017c43cf6d98, L_0000017c43f209b0, C4<0>, C4<0>;
v0000017c43b76c30_0 .net *"_ivl_1", 0 0, L_0000017c43f209b0;  1 drivers
S_0000017c43ac6350 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac5220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f486e0 .functor OR 1, L_0000017c43f48830, L_0000017c43f48d00, C4<0>, C4<0>;
v0000017c43b776d0_0 .net "S", 0 0, L_0000017c43f488a0;  1 drivers
v0000017c43b760f0_0 .net "a", 0 0, L_0000017c43f20730;  1 drivers
v0000017c43b75510_0 .net "b", 0 0, L_0000017c43f20b90;  1 drivers
v0000017c43b75fb0_0 .net "c", 0 0, L_0000017c43f486e0;  1 drivers
v0000017c43b76af0_0 .net "carry_1", 0 0, L_0000017c43f48830;  1 drivers
v0000017c43b751f0_0 .net "carry_2", 0 0, L_0000017c43f48d00;  1 drivers
v0000017c43b77770_0 .net "cin", 0 0, L_0000017c43f1f830;  1 drivers
v0000017c43b75830_0 .net "sum_1", 0 0, L_0000017c43f45e30;  1 drivers
S_0000017c43ac3600 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac6350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45e30 .functor XOR 1, L_0000017c43f20730, L_0000017c43f20b90, C4<0>, C4<0>;
L_0000017c43f48830 .functor AND 1, L_0000017c43f20730, L_0000017c43f20b90, C4<1>, C4<1>;
v0000017c43b76e10_0 .net "S", 0 0, L_0000017c43f45e30;  alias, 1 drivers
v0000017c43b76d70_0 .net "a", 0 0, L_0000017c43f20730;  alias, 1 drivers
v0000017c43b75d30_0 .net "b", 0 0, L_0000017c43f20b90;  alias, 1 drivers
v0000017c43b75e70_0 .net "c", 0 0, L_0000017c43f48830;  alias, 1 drivers
S_0000017c43ac3790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac6350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f488a0 .functor XOR 1, L_0000017c43f45e30, L_0000017c43f1f830, C4<0>, C4<0>;
L_0000017c43f48d00 .functor AND 1, L_0000017c43f45e30, L_0000017c43f1f830, C4<1>, C4<1>;
v0000017c43b75f10_0 .net "S", 0 0, L_0000017c43f488a0;  alias, 1 drivers
v0000017c43b75470_0 .net "a", 0 0, L_0000017c43f45e30;  alias, 1 drivers
v0000017c43b76690_0 .net "b", 0 0, L_0000017c43f1f830;  alias, 1 drivers
v0000017c43b778b0_0 .net "c", 0 0, L_0000017c43f48d00;  alias, 1 drivers
S_0000017c43ac59f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ac1850;
 .timescale 0 0;
P_0000017c43250f00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f48910 .functor XOR 1, L_0000017c43cf6d98, L_0000017c43f20e10, C4<0>, C4<0>;
v0000017c43b79250_0 .net *"_ivl_1", 0 0, L_0000017c43f20e10;  1 drivers
S_0000017c43ac3f60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac59f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f47db0 .functor OR 1, L_0000017c43f482f0, L_0000017c43f47330, C4<0>, C4<0>;
v0000017c43b76410_0 .net "S", 0 0, L_0000017c43f47c60;  1 drivers
v0000017c43b756f0_0 .net "a", 0 0, L_0000017c43f1f8d0;  1 drivers
v0000017c43b758d0_0 .net "b", 0 0, L_0000017c43f21810;  1 drivers
v0000017c43b75970_0 .net "c", 0 0, L_0000017c43f47db0;  1 drivers
v0000017c43b764b0_0 .net "carry_1", 0 0, L_0000017c43f482f0;  1 drivers
v0000017c43b78fd0_0 .net "carry_2", 0 0, L_0000017c43f47330;  1 drivers
v0000017c43b79070_0 .net "cin", 0 0, L_0000017c43f21770;  1 drivers
v0000017c43b77db0_0 .net "sum_1", 0 0, L_0000017c43f48ec0;  1 drivers
S_0000017c43ac53b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac3f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48ec0 .functor XOR 1, L_0000017c43f1f8d0, L_0000017c43f21810, C4<0>, C4<0>;
L_0000017c43f482f0 .functor AND 1, L_0000017c43f1f8d0, L_0000017c43f21810, C4<1>, C4<1>;
v0000017c43b77090_0 .net "S", 0 0, L_0000017c43f48ec0;  alias, 1 drivers
v0000017c43b77270_0 .net "a", 0 0, L_0000017c43f1f8d0;  alias, 1 drivers
v0000017c43b77630_0 .net "b", 0 0, L_0000017c43f21810;  alias, 1 drivers
v0000017c43b76050_0 .net "c", 0 0, L_0000017c43f482f0;  alias, 1 drivers
S_0000017c43ac6800 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac3f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47c60 .functor XOR 1, L_0000017c43f48ec0, L_0000017c43f21770, C4<0>, C4<0>;
L_0000017c43f47330 .functor AND 1, L_0000017c43f48ec0, L_0000017c43f21770, C4<1>, C4<1>;
v0000017c43b755b0_0 .net "S", 0 0, L_0000017c43f47c60;  alias, 1 drivers
v0000017c43b76cd0_0 .net "a", 0 0, L_0000017c43f48ec0;  alias, 1 drivers
v0000017c43b76eb0_0 .net "b", 0 0, L_0000017c43f21770;  alias, 1 drivers
v0000017c43b75650_0 .net "c", 0 0, L_0000017c43f47330;  alias, 1 drivers
S_0000017c43ac64e0 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432511c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf6de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f48210 .functor BUFZ 1, L_0000017c43cf6de0, C4<0>, C4<0>, C4<0>;
v0000017c43b39470_0 .net "S", 4 0, L_0000017c43f21c70;  alias, 1 drivers
v0000017c43b3a0f0_0 .net *"_ivl_0", 0 0, L_0000017c43f484b0;  1 drivers
v0000017c43b3b270_0 .net *"_ivl_10", 0 0, L_0000017c43f47f00;  1 drivers
v0000017c43b3af50_0 .net *"_ivl_20", 0 0, L_0000017c43f487c0;  1 drivers
v0000017c43b3a410_0 .net *"_ivl_30", 0 0, L_0000017c43f47410;  1 drivers
v0000017c43b3aeb0_0 .net *"_ivl_40", 0 0, L_0000017c43f474f0;  1 drivers
v0000017c43b39290_0 .net *"_ivl_56", 0 0, L_0000017c43f48210;  1 drivers
v0000017c43b3a4b0_0 .net "a", 4 0, L_0000017c43f21590;  alias, 1 drivers
v0000017c43b3a690_0 .net "b", 4 0, o0000017c43afbe98;  alias, 0 drivers
v0000017c43b3aa50_0 .net "b1", 4 0, L_0000017c43f200f0;  1 drivers
v0000017c43b3ac30_0 .net "c", 0 0, L_0000017c43f21f90;  alias, 1 drivers
v0000017c43b3b590_0 .net "cin", 0 0, L_0000017c43cf6de0;  1 drivers
v0000017c43b3acd0_0 .net "co", 5 0, L_0000017c43f23750;  1 drivers
L_0000017c43f1fab0 .part o0000017c43afbe98, 0, 1;
L_0000017c43f1fb50 .part L_0000017c43f21590, 0, 1;
L_0000017c43f20eb0 .part L_0000017c43f200f0, 0, 1;
L_0000017c43f21090 .part L_0000017c43f23750, 0, 1;
L_0000017c43f20ff0 .part o0000017c43afbe98, 1, 1;
L_0000017c43f218b0 .part L_0000017c43f21590, 1, 1;
L_0000017c43f1f150 .part L_0000017c43f200f0, 1, 1;
L_0000017c43f1f1f0 .part L_0000017c43f23750, 1, 1;
L_0000017c43f20410 .part o0000017c43afbe98, 2, 1;
L_0000017c43f1fbf0 .part L_0000017c43f21590, 2, 1;
L_0000017c43f1fc90 .part L_0000017c43f200f0, 2, 1;
L_0000017c43f1fd30 .part L_0000017c43f23750, 2, 1;
L_0000017c43f1fdd0 .part o0000017c43afbe98, 3, 1;
L_0000017c43f1ff10 .part L_0000017c43f21590, 3, 1;
L_0000017c43f1ffb0 .part L_0000017c43f200f0, 3, 1;
L_0000017c43f20050 .part L_0000017c43f23750, 3, 1;
LS_0000017c43f200f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f484b0, L_0000017c43f47f00, L_0000017c43f487c0, L_0000017c43f47410;
LS_0000017c43f200f0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f474f0;
L_0000017c43f200f0 .concat8 [ 4 1 0 0], LS_0000017c43f200f0_0_0, LS_0000017c43f200f0_0_4;
L_0000017c43f20190 .part o0000017c43afbe98, 4, 1;
L_0000017c43f202d0 .part L_0000017c43f21590, 4, 1;
L_0000017c43f20230 .part L_0000017c43f200f0, 4, 1;
L_0000017c43f21a90 .part L_0000017c43f23750, 4, 1;
LS_0000017c43f21c70_0_0 .concat8 [ 1 1 1 1], L_0000017c43f48a60, L_0000017c43f48b40, L_0000017c43f47bf0, L_0000017c43f47480;
LS_0000017c43f21c70_0_4 .concat8 [ 1 0 0 0], L_0000017c43f48c20;
L_0000017c43f21c70 .concat8 [ 4 1 0 0], LS_0000017c43f21c70_0_0, LS_0000017c43f21c70_0_4;
LS_0000017c43f23750_0_0 .concat8 [ 1 1 1 1], L_0000017c43f48210, L_0000017c43f48d70, L_0000017c43f48600, L_0000017c43f47d40;
LS_0000017c43f23750_0_4 .concat8 [ 1 1 0 0], L_0000017c43f48750, L_0000017c43f47560;
L_0000017c43f23750 .concat8 [ 4 2 0 0], LS_0000017c43f23750_0_0, LS_0000017c43f23750_0_4;
L_0000017c43f21f90 .part L_0000017c43f23750, 5, 1;
S_0000017c43ac6990 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac64e0;
 .timescale 0 0;
P_0000017c432508c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f484b0 .functor XOR 1, L_0000017c43cf6de0, L_0000017c43f1fab0, C4<0>, C4<0>;
v0000017c43b78df0_0 .net *"_ivl_1", 0 0, L_0000017c43f1fab0;  1 drivers
S_0000017c43ac6b20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac6990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f48d70 .functor OR 1, L_0000017c43f47e90, L_0000017c43f473a0, C4<0>, C4<0>;
v0000017c43b78d50_0 .net "S", 0 0, L_0000017c43f48a60;  1 drivers
v0000017c43b79ed0_0 .net "a", 0 0, L_0000017c43f1fb50;  1 drivers
v0000017c43b79d90_0 .net "b", 0 0, L_0000017c43f20eb0;  1 drivers
v0000017c43b77d10_0 .net "c", 0 0, L_0000017c43f48d70;  1 drivers
v0000017c43b79110_0 .net "carry_1", 0 0, L_0000017c43f47e90;  1 drivers
v0000017c43b791b0_0 .net "carry_2", 0 0, L_0000017c43f473a0;  1 drivers
v0000017c43b78350_0 .net "cin", 0 0, L_0000017c43f21090;  1 drivers
v0000017c43b79430_0 .net "sum_1", 0 0, L_0000017c43f47e20;  1 drivers
S_0000017c43ac08b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac6b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47e20 .functor XOR 1, L_0000017c43f1fb50, L_0000017c43f20eb0, C4<0>, C4<0>;
L_0000017c43f47e90 .functor AND 1, L_0000017c43f1fb50, L_0000017c43f20eb0, C4<1>, C4<1>;
v0000017c43b799d0_0 .net "S", 0 0, L_0000017c43f47e20;  alias, 1 drivers
v0000017c43b787b0_0 .net "a", 0 0, L_0000017c43f1fb50;  alias, 1 drivers
v0000017c43b78850_0 .net "b", 0 0, L_0000017c43f20eb0;  alias, 1 drivers
v0000017c43b77a90_0 .net "c", 0 0, L_0000017c43f47e90;  alias, 1 drivers
S_0000017c43ac0a40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac6b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48a60 .functor XOR 1, L_0000017c43f47e20, L_0000017c43f21090, C4<0>, C4<0>;
L_0000017c43f473a0 .functor AND 1, L_0000017c43f47e20, L_0000017c43f21090, C4<1>, C4<1>;
v0000017c43b79750_0 .net "S", 0 0, L_0000017c43f48a60;  alias, 1 drivers
v0000017c43b792f0_0 .net "a", 0 0, L_0000017c43f47e20;  alias, 1 drivers
v0000017c43b79930_0 .net "b", 0 0, L_0000017c43f21090;  alias, 1 drivers
v0000017c43b78170_0 .net "c", 0 0, L_0000017c43f473a0;  alias, 1 drivers
S_0000017c43aca9a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ac64e0;
 .timescale 0 0;
P_0000017c432506c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f47f00 .functor XOR 1, L_0000017c43cf6de0, L_0000017c43f20ff0, C4<0>, C4<0>;
v0000017c43b77950_0 .net *"_ivl_1", 0 0, L_0000017c43f20ff0;  1 drivers
S_0000017c43aca4f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aca9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f48600 .functor OR 1, L_0000017c43f479c0, L_0000017c43f476b0, C4<0>, C4<0>;
v0000017c43b794d0_0 .net "S", 0 0, L_0000017c43f48b40;  1 drivers
v0000017c43b79570_0 .net "a", 0 0, L_0000017c43f218b0;  1 drivers
v0000017c43b78670_0 .net "b", 0 0, L_0000017c43f1f150;  1 drivers
v0000017c43b78ad0_0 .net "c", 0 0, L_0000017c43f48600;  1 drivers
v0000017c43b79610_0 .net "carry_1", 0 0, L_0000017c43f479c0;  1 drivers
v0000017c43b796b0_0 .net "carry_2", 0 0, L_0000017c43f476b0;  1 drivers
v0000017c43b78030_0 .net "cin", 0 0, L_0000017c43f1f1f0;  1 drivers
v0000017c43b77f90_0 .net "sum_1", 0 0, L_0000017c43f47cd0;  1 drivers
S_0000017c43ac9230 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aca4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47cd0 .functor XOR 1, L_0000017c43f218b0, L_0000017c43f1f150, C4<0>, C4<0>;
L_0000017c43f479c0 .functor AND 1, L_0000017c43f218b0, L_0000017c43f1f150, C4<1>, C4<1>;
v0000017c43b79a70_0 .net "S", 0 0, L_0000017c43f47cd0;  alias, 1 drivers
v0000017c43b79390_0 .net "a", 0 0, L_0000017c43f218b0;  alias, 1 drivers
v0000017c43b79b10_0 .net "b", 0 0, L_0000017c43f1f150;  alias, 1 drivers
v0000017c43b788f0_0 .net "c", 0 0, L_0000017c43f479c0;  alias, 1 drivers
S_0000017c43ac93c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aca4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48b40 .functor XOR 1, L_0000017c43f47cd0, L_0000017c43f1f1f0, C4<0>, C4<0>;
L_0000017c43f476b0 .functor AND 1, L_0000017c43f47cd0, L_0000017c43f1f1f0, C4<1>, C4<1>;
v0000017c43b78990_0 .net "S", 0 0, L_0000017c43f48b40;  alias, 1 drivers
v0000017c43b78e90_0 .net "a", 0 0, L_0000017c43f47cd0;  alias, 1 drivers
v0000017c43b78210_0 .net "b", 0 0, L_0000017c43f1f1f0;  alias, 1 drivers
v0000017c43b77bd0_0 .net "c", 0 0, L_0000017c43f476b0;  alias, 1 drivers
S_0000017c43acc5c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ac64e0;
 .timescale 0 0;
P_0000017c43250d00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f487c0 .functor XOR 1, L_0000017c43cf6de0, L_0000017c43f20410, C4<0>, C4<0>;
v0000017c43b39830_0 .net *"_ivl_1", 0 0, L_0000017c43f20410;  1 drivers
S_0000017c43aca040 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acc5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f47d40 .functor OR 1, L_0000017c43f47fe0, L_0000017c43f47720, C4<0>, C4<0>;
v0000017c43b77e50_0 .net "S", 0 0, L_0000017c43f47bf0;  1 drivers
v0000017c43b77ef0_0 .net "a", 0 0, L_0000017c43f1fbf0;  1 drivers
v0000017c43b3b130_0 .net "b", 0 0, L_0000017c43f1fc90;  1 drivers
v0000017c43b39790_0 .net "c", 0 0, L_0000017c43f47d40;  1 drivers
v0000017c43b3b4f0_0 .net "carry_1", 0 0, L_0000017c43f47fe0;  1 drivers
v0000017c43b3a7d0_0 .net "carry_2", 0 0, L_0000017c43f47720;  1 drivers
v0000017c43b3a190_0 .net "cin", 0 0, L_0000017c43f1fd30;  1 drivers
v0000017c43b3a230_0 .net "sum_1", 0 0, L_0000017c43f47f70;  1 drivers
S_0000017c43acbad0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aca040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47f70 .functor XOR 1, L_0000017c43f1fbf0, L_0000017c43f1fc90, C4<0>, C4<0>;
L_0000017c43f47fe0 .functor AND 1, L_0000017c43f1fbf0, L_0000017c43f1fc90, C4<1>, C4<1>;
v0000017c43b779f0_0 .net "S", 0 0, L_0000017c43f47f70;  alias, 1 drivers
v0000017c43b797f0_0 .net "a", 0 0, L_0000017c43f1fbf0;  alias, 1 drivers
v0000017c43b78530_0 .net "b", 0 0, L_0000017c43f1fc90;  alias, 1 drivers
v0000017c43b78b70_0 .net "c", 0 0, L_0000017c43f47fe0;  alias, 1 drivers
S_0000017c43acca70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aca040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47bf0 .functor XOR 1, L_0000017c43f47f70, L_0000017c43f1fd30, C4<0>, C4<0>;
L_0000017c43f47720 .functor AND 1, L_0000017c43f47f70, L_0000017c43f1fd30, C4<1>, C4<1>;
v0000017c43b79bb0_0 .net "S", 0 0, L_0000017c43f47bf0;  alias, 1 drivers
v0000017c43b79890_0 .net "a", 0 0, L_0000017c43f47f70;  alias, 1 drivers
v0000017c43b79c50_0 .net "b", 0 0, L_0000017c43f1fd30;  alias, 1 drivers
v0000017c43b79cf0_0 .net "c", 0 0, L_0000017c43f47720;  alias, 1 drivers
S_0000017c43ac8bf0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ac64e0;
 .timescale 0 0;
P_0000017c432509c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f47410 .functor XOR 1, L_0000017c43cf6de0, L_0000017c43f1fdd0, C4<0>, C4<0>;
v0000017c43b39f10_0 .net *"_ivl_1", 0 0, L_0000017c43f1fdd0;  1 drivers
S_0000017c43acab30 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac8bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f48750 .functor OR 1, L_0000017c43f480c0, L_0000017c43f48520, C4<0>, C4<0>;
v0000017c43b3a2d0_0 .net "S", 0 0, L_0000017c43f47480;  1 drivers
v0000017c43b3ae10_0 .net "a", 0 0, L_0000017c43f1ff10;  1 drivers
v0000017c43b39a10_0 .net "b", 0 0, L_0000017c43f1ffb0;  1 drivers
v0000017c43b39d30_0 .net "c", 0 0, L_0000017c43f48750;  1 drivers
v0000017c43b39dd0_0 .net "carry_1", 0 0, L_0000017c43f480c0;  1 drivers
v0000017c43b39ab0_0 .net "carry_2", 0 0, L_0000017c43f48520;  1 drivers
v0000017c43b3a9b0_0 .net "cin", 0 0, L_0000017c43f20050;  1 drivers
v0000017c43b3a910_0 .net "sum_1", 0 0, L_0000017c43f48c90;  1 drivers
S_0000017c43acbc60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43acab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48c90 .functor XOR 1, L_0000017c43f1ff10, L_0000017c43f1ffb0, C4<0>, C4<0>;
L_0000017c43f480c0 .functor AND 1, L_0000017c43f1ff10, L_0000017c43f1ffb0, C4<1>, C4<1>;
v0000017c43b3b6d0_0 .net "S", 0 0, L_0000017c43f48c90;  alias, 1 drivers
v0000017c43b3a730_0 .net "a", 0 0, L_0000017c43f1ff10;  alias, 1 drivers
v0000017c43b3b3b0_0 .net "b", 0 0, L_0000017c43f1ffb0;  alias, 1 drivers
v0000017c43b398d0_0 .net "c", 0 0, L_0000017c43f480c0;  alias, 1 drivers
S_0000017c43acbdf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43acab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47480 .functor XOR 1, L_0000017c43f48c90, L_0000017c43f20050, C4<0>, C4<0>;
L_0000017c43f48520 .functor AND 1, L_0000017c43f48c90, L_0000017c43f20050, C4<1>, C4<1>;
v0000017c43b3b310_0 .net "S", 0 0, L_0000017c43f47480;  alias, 1 drivers
v0000017c43b39970_0 .net "a", 0 0, L_0000017c43f48c90;  alias, 1 drivers
v0000017c43b396f0_0 .net "b", 0 0, L_0000017c43f20050;  alias, 1 drivers
v0000017c43b3b090_0 .net "c", 0 0, L_0000017c43f48520;  alias, 1 drivers
S_0000017c43acafe0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ac64e0;
 .timescale 0 0;
P_0000017c43250900 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f474f0 .functor XOR 1, L_0000017c43cf6de0, L_0000017c43f20190, C4<0>, C4<0>;
v0000017c43b3b770_0 .net *"_ivl_1", 0 0, L_0000017c43f20190;  1 drivers
S_0000017c43ac72f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acafe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f47560 .functor OR 1, L_0000017c43f47790, L_0000017c43f48de0, C4<0>, C4<0>;
v0000017c43b3b450_0 .net "S", 0 0, L_0000017c43f48c20;  1 drivers
v0000017c43b39c90_0 .net "a", 0 0, L_0000017c43f202d0;  1 drivers
v0000017c43b39fb0_0 .net "b", 0 0, L_0000017c43f20230;  1 drivers
v0000017c43b3a5f0_0 .net "c", 0 0, L_0000017c43f47560;  1 drivers
v0000017c43b39e70_0 .net "carry_1", 0 0, L_0000017c43f47790;  1 drivers
v0000017c43b3a050_0 .net "carry_2", 0 0, L_0000017c43f48de0;  1 drivers
v0000017c43b3b810_0 .net "cin", 0 0, L_0000017c43f21a90;  1 drivers
v0000017c43b39330_0 .net "sum_1", 0 0, L_0000017c43f48050;  1 drivers
S_0000017c43acacc0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48050 .functor XOR 1, L_0000017c43f202d0, L_0000017c43f20230, C4<0>, C4<0>;
L_0000017c43f47790 .functor AND 1, L_0000017c43f202d0, L_0000017c43f20230, C4<1>, C4<1>;
v0000017c43b393d0_0 .net "S", 0 0, L_0000017c43f48050;  alias, 1 drivers
v0000017c43b3a370_0 .net "a", 0 0, L_0000017c43f202d0;  alias, 1 drivers
v0000017c43b3a550_0 .net "b", 0 0, L_0000017c43f20230;  alias, 1 drivers
v0000017c43b3ab90_0 .net "c", 0 0, L_0000017c43f47790;  alias, 1 drivers
S_0000017c43ac8290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48c20 .functor XOR 1, L_0000017c43f48050, L_0000017c43f21a90, C4<0>, C4<0>;
L_0000017c43f48de0 .functor AND 1, L_0000017c43f48050, L_0000017c43f21a90, C4<1>, C4<1>;
v0000017c43b39b50_0 .net "S", 0 0, L_0000017c43f48c20;  alias, 1 drivers
v0000017c43b3a870_0 .net "a", 0 0, L_0000017c43f48050;  alias, 1 drivers
v0000017c43b39bf0_0 .net "b", 0 0, L_0000017c43f21a90;  alias, 1 drivers
v0000017c43b3aaf0_0 .net "c", 0 0, L_0000017c43f48de0;  alias, 1 drivers
S_0000017c43accf20 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f45ce0 .functor AND 1, L_0000017c43f1dfd0, L_0000017c43f1e890, C4<1>, C4<1>;
v0000017c43b3ad70_0 .net "X", 0 0, L_0000017c43f1dfd0;  alias, 1 drivers
v0000017c43b3b630_0 .net "Y", 0 0, L_0000017c43f1e890;  alias, 1 drivers
v0000017c43b3b8b0_0 .net "Z", 2 0, L_0000017c43f1e250;  alias, 1 drivers
L_0000017c43cf6a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3aff0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf6a38;  1 drivers
L_0000017c43cf6a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b3b1d0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf6a80;  1 drivers
v0000017c43b39150_0 .net *"_ivl_9", 0 0, L_0000017c43f45ce0;  1 drivers
L_0000017c43f1e250 .concat8 [ 1 1 1 0], L_0000017c43f45ce0, L_0000017c43cf6a80, L_0000017c43cf6a38;
S_0000017c43ac7610 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f45c70 .functor AND 1, L_0000017c43f1e390, L_0000017c43f1de90, C4<1>, C4<1>;
v0000017c43b391f0_0 .net "X", 0 0, L_0000017c43f1e390;  alias, 1 drivers
v0000017c43b39510_0 .net "Y", 0 0, L_0000017c43f1de90;  alias, 1 drivers
v0000017c43b395b0_0 .net "Z", 2 0, L_0000017c43f1d350;  alias, 1 drivers
L_0000017c43cf6ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b39650_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf6ac8;  1 drivers
L_0000017c43cf6b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b8e0e0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf6b10;  1 drivers
v0000017c43b8e9a0_0 .net *"_ivl_9", 0 0, L_0000017c43f45c70;  1 drivers
L_0000017c43f1d350 .concat8 [ 1 1 1 0], L_0000017c43f45c70, L_0000017c43cf6b10, L_0000017c43cf6ac8;
S_0000017c43acc750 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f46220 .functor AND 1, o0000017c43afc2b8, o0000017c43afc2e8, C4<1>, C4<1>;
v0000017c43b8d8c0_0 .net "X", 0 0, o0000017c43afc2b8;  alias, 0 drivers
v0000017c43b8e180_0 .net "Y", 0 0, o0000017c43afc2e8;  alias, 0 drivers
v0000017c43b8d5a0_0 .net "Z", 2 0, L_0000017c43f1e930;  alias, 1 drivers
L_0000017c43cf6b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b8eae0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf6b58;  1 drivers
L_0000017c43cf6ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b8f3a0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf6ba0;  1 drivers
v0000017c43b8efe0_0 .net *"_ivl_9", 0 0, L_0000017c43f46220;  1 drivers
L_0000017c43f1e930 .concat8 [ 1 1 1 0], L_0000017c43f46220, L_0000017c43cf6ba0, L_0000017c43cf6b58;
S_0000017c43accc00 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a78920 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a78958 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a78990 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43b8f120_0 .net *"_ivl_0", 4 0, L_0000017c43f20f50;  1 drivers
L_0000017c43cf6c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b8e900_0 .net *"_ivl_3", 1 0, L_0000017c43cf6c78;  1 drivers
v0000017c43b8e220_0 .net *"_ivl_6", 2 0, L_0000017c43f213b0;  1 drivers
L_0000017c43cf6cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b8dc80_0 .net *"_ivl_8", 1 0, L_0000017c43cf6cc0;  1 drivers
v0000017c43b8e2c0_0 .net "a", 2 0, L_0000017c43f1e250;  alias, 1 drivers
v0000017c43b8f6c0_0 .net "a_out", 4 0, L_0000017c43f21310;  alias, 1 drivers
L_0000017c43f20f50 .concat [ 3 2 0 0], L_0000017c43f1e250, L_0000017c43cf6c78;
L_0000017c43f213b0 .part L_0000017c43f20f50, 0, 3;
L_0000017c43f21310 .concat [ 2 3 0 0], L_0000017c43cf6cc0, L_0000017c43f213b0;
S_0000017c43ac9d20 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a783a0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a783d8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a78410 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43b8dd20_0 .net *"_ivl_0", 4 0, L_0000017c43f20cd0;  1 drivers
L_0000017c43cf6d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b8ea40_0 .net *"_ivl_3", 1 0, L_0000017c43cf6d08;  1 drivers
v0000017c43b8f800_0 .net *"_ivl_6", 3 0, L_0000017c43f21450;  1 drivers
L_0000017c43cf6d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b8da00_0 .net *"_ivl_8", 0 0, L_0000017c43cf6d50;  1 drivers
v0000017c43b8daa0_0 .net "a", 2 0, L_0000017c43f20c30;  alias, 1 drivers
v0000017c43b8ddc0_0 .net "a_out", 4 0, L_0000017c43f214f0;  alias, 1 drivers
L_0000017c43f20cd0 .concat [ 3 2 0 0], L_0000017c43f20c30, L_0000017c43cf6d08;
L_0000017c43f21450 .part L_0000017c43f20cd0, 0, 4;
L_0000017c43f214f0 .concat [ 1 4 0 0], L_0000017c43cf6d50, L_0000017c43f21450;
S_0000017c43ac8d80 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43ac2660;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250f80 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf6c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f472c0 .functor BUFZ 1, L_0000017c43cf6c30, C4<0>, C4<0>, C4<0>;
v0000017c43b91740_0 .net "S", 2 0, L_0000017c43f20c30;  alias, 1 drivers
v0000017c43b91240_0 .net *"_ivl_0", 0 0, L_0000017c43f45f10;  1 drivers
v0000017c43b90700_0 .net *"_ivl_10", 0 0, L_0000017c43f46f40;  1 drivers
v0000017c43b91920_0 .net *"_ivl_20", 0 0, L_0000017c43f47090;  1 drivers
v0000017c43b8ff80_0 .net *"_ivl_36", 0 0, L_0000017c43f472c0;  1 drivers
v0000017c43b91060_0 .net "a", 2 0, L_0000017c43f1e930;  alias, 1 drivers
v0000017c43b90980_0 .net "b", 2 0, L_0000017c43f1e4d0;  alias, 1 drivers
v0000017c43b90f20_0 .net "b1", 2 0, L_0000017c43f20550;  1 drivers
v0000017c43b91c40_0 .net "c", 0 0, L_0000017c43f1f5b0;  alias, 1 drivers
v0000017c43b912e0_0 .net "cin", 0 0, L_0000017c43cf6c30;  1 drivers
v0000017c43b907a0_0 .net "co", 3 0, L_0000017c43f216d0;  1 drivers
L_0000017c43f1ecf0 .part L_0000017c43f1e4d0, 0, 1;
L_0000017c43f1eed0 .part L_0000017c43f1e930, 0, 1;
L_0000017c43f1f6f0 .part L_0000017c43f20550, 0, 1;
L_0000017c43f1f510 .part L_0000017c43f216d0, 0, 1;
L_0000017c43f207d0 .part L_0000017c43f1e4d0, 1, 1;
L_0000017c43f1f3d0 .part L_0000017c43f1e930, 1, 1;
L_0000017c43f20370 .part L_0000017c43f20550, 1, 1;
L_0000017c43f20870 .part L_0000017c43f216d0, 1, 1;
L_0000017c43f20550 .concat8 [ 1 1 1 0], L_0000017c43f45f10, L_0000017c43f46f40, L_0000017c43f47090;
L_0000017c43f211d0 .part L_0000017c43f1e4d0, 2, 1;
L_0000017c43f204b0 .part L_0000017c43f1e930, 2, 1;
L_0000017c43f1f470 .part L_0000017c43f20550, 2, 1;
L_0000017c43f21270 .part L_0000017c43f216d0, 2, 1;
L_0000017c43f20c30 .concat8 [ 1 1 1 0], L_0000017c43f468b0, L_0000017c43f45ea0, L_0000017c43f47250;
L_0000017c43f216d0 .concat8 [ 1 1 1 1], L_0000017c43f472c0, L_0000017c43f45ff0, L_0000017c43f471e0, L_0000017c43f46fb0;
L_0000017c43f1f5b0 .part L_0000017c43f216d0, 3, 1;
S_0000017c43acbf80 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac8d80;
 .timescale 0 0;
P_0000017c432504c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f45f10 .functor XOR 1, L_0000017c43cf6c30, L_0000017c43f1ecf0, C4<0>, C4<0>;
v0000017c43b8d820_0 .net *"_ivl_1", 0 0, L_0000017c43f1ecf0;  1 drivers
S_0000017c43acc110 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acbf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f45ff0 .functor OR 1, L_0000017c43f45730, L_0000017c43f465a0, C4<0>, C4<0>;
v0000017c43b8d3c0_0 .net "S", 0 0, L_0000017c43f468b0;  1 drivers
v0000017c43b8e5e0_0 .net "a", 0 0, L_0000017c43f1eed0;  1 drivers
v0000017c43b8d140_0 .net "b", 0 0, L_0000017c43f1f6f0;  1 drivers
v0000017c43b8db40_0 .net "c", 0 0, L_0000017c43f45ff0;  1 drivers
v0000017c43b8ec20_0 .net "carry_1", 0 0, L_0000017c43f45730;  1 drivers
v0000017c43b8f300_0 .net "carry_2", 0 0, L_0000017c43f465a0;  1 drivers
v0000017c43b8e360_0 .net "cin", 0 0, L_0000017c43f1f510;  1 drivers
v0000017c43b8e400_0 .net "sum_1", 0 0, L_0000017c43f46920;  1 drivers
S_0000017c43ac7480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43acc110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46920 .functor XOR 1, L_0000017c43f1eed0, L_0000017c43f1f6f0, C4<0>, C4<0>;
L_0000017c43f45730 .functor AND 1, L_0000017c43f1eed0, L_0000017c43f1f6f0, C4<1>, C4<1>;
v0000017c43b8f4e0_0 .net "S", 0 0, L_0000017c43f46920;  alias, 1 drivers
v0000017c43b8f260_0 .net "a", 0 0, L_0000017c43f1eed0;  alias, 1 drivers
v0000017c43b8d780_0 .net "b", 0 0, L_0000017c43f1f6f0;  alias, 1 drivers
v0000017c43b8f8a0_0 .net "c", 0 0, L_0000017c43f45730;  alias, 1 drivers
S_0000017c43acb300 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43acc110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f468b0 .functor XOR 1, L_0000017c43f46920, L_0000017c43f1f510, C4<0>, C4<0>;
L_0000017c43f465a0 .functor AND 1, L_0000017c43f46920, L_0000017c43f1f510, C4<1>, C4<1>;
v0000017c43b8de60_0 .net "S", 0 0, L_0000017c43f468b0;  alias, 1 drivers
v0000017c43b8f440_0 .net "a", 0 0, L_0000017c43f46920;  alias, 1 drivers
v0000017c43b8e040_0 .net "b", 0 0, L_0000017c43f1f510;  alias, 1 drivers
v0000017c43b8dfa0_0 .net "c", 0 0, L_0000017c43f465a0;  alias, 1 drivers
S_0000017c43accd90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ac8d80;
 .timescale 0 0;
P_0000017c43250fc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f46f40 .functor XOR 1, L_0000017c43cf6c30, L_0000017c43f207d0, C4<0>, C4<0>;
v0000017c43b8d320_0 .net *"_ivl_1", 0 0, L_0000017c43f207d0;  1 drivers
S_0000017c43aca680 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43accd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f471e0 .functor OR 1, L_0000017c43f46060, L_0000017c43f45810, C4<0>, C4<0>;
v0000017c43b8d960_0 .net "S", 0 0, L_0000017c43f45ea0;  1 drivers
v0000017c43b8e4a0_0 .net "a", 0 0, L_0000017c43f1f3d0;  1 drivers
v0000017c43b8dbe0_0 .net "b", 0 0, L_0000017c43f20370;  1 drivers
v0000017c43b8d280_0 .net "c", 0 0, L_0000017c43f471e0;  1 drivers
v0000017c43b8e7c0_0 .net "carry_1", 0 0, L_0000017c43f46060;  1 drivers
v0000017c43b8df00_0 .net "carry_2", 0 0, L_0000017c43f45810;  1 drivers
v0000017c43b8f080_0 .net "cin", 0 0, L_0000017c43f20870;  1 drivers
v0000017c43b8f760_0 .net "sum_1", 0 0, L_0000017c43f46ae0;  1 drivers
S_0000017c43acb940 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43aca680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46ae0 .functor XOR 1, L_0000017c43f1f3d0, L_0000017c43f20370, C4<0>, C4<0>;
L_0000017c43f46060 .functor AND 1, L_0000017c43f1f3d0, L_0000017c43f20370, C4<1>, C4<1>;
v0000017c43b8eb80_0 .net "S", 0 0, L_0000017c43f46ae0;  alias, 1 drivers
v0000017c43b8e680_0 .net "a", 0 0, L_0000017c43f1f3d0;  alias, 1 drivers
v0000017c43b8ecc0_0 .net "b", 0 0, L_0000017c43f20370;  alias, 1 drivers
v0000017c43b8d1e0_0 .net "c", 0 0, L_0000017c43f46060;  alias, 1 drivers
S_0000017c43aca810 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43aca680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f45ea0 .functor XOR 1, L_0000017c43f46ae0, L_0000017c43f20870, C4<0>, C4<0>;
L_0000017c43f45810 .functor AND 1, L_0000017c43f46ae0, L_0000017c43f20870, C4<1>, C4<1>;
v0000017c43b8e720_0 .net "S", 0 0, L_0000017c43f45ea0;  alias, 1 drivers
v0000017c43b8f580_0 .net "a", 0 0, L_0000017c43f46ae0;  alias, 1 drivers
v0000017c43b8ed60_0 .net "b", 0 0, L_0000017c43f20870;  alias, 1 drivers
v0000017c43b8f620_0 .net "c", 0 0, L_0000017c43f45810;  alias, 1 drivers
S_0000017c43acc8e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ac8d80;
 .timescale 0 0;
P_0000017c43250ac0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f47090 .functor XOR 1, L_0000017c43cf6c30, L_0000017c43f211d0, C4<0>, C4<0>;
v0000017c43b90de0_0 .net *"_ivl_1", 0 0, L_0000017c43f211d0;  1 drivers
S_0000017c43ac6cb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acc8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f46fb0 .functor OR 1, L_0000017c43f46a70, L_0000017c43f46ed0, C4<0>, C4<0>;
v0000017c43b8ef40_0 .net "S", 0 0, L_0000017c43f47250;  1 drivers
v0000017c43b8d6e0_0 .net "a", 0 0, L_0000017c43f204b0;  1 drivers
v0000017c43b90480_0 .net "b", 0 0, L_0000017c43f1f470;  1 drivers
v0000017c43b90ca0_0 .net "c", 0 0, L_0000017c43f46fb0;  1 drivers
v0000017c43b91e20_0 .net "carry_1", 0 0, L_0000017c43f46a70;  1 drivers
v0000017c43b91b00_0 .net "carry_2", 0 0, L_0000017c43f46ed0;  1 drivers
v0000017c43b91600_0 .net "cin", 0 0, L_0000017c43f21270;  1 drivers
v0000017c43b90d40_0 .net "sum_1", 0 0, L_0000017c43f46e60;  1 drivers
S_0000017c43acb490 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac6cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f46e60 .functor XOR 1, L_0000017c43f204b0, L_0000017c43f1f470, C4<0>, C4<0>;
L_0000017c43f46a70 .functor AND 1, L_0000017c43f204b0, L_0000017c43f1f470, C4<1>, C4<1>;
v0000017c43b8e540_0 .net "S", 0 0, L_0000017c43f46e60;  alias, 1 drivers
v0000017c43b8e860_0 .net "a", 0 0, L_0000017c43f204b0;  alias, 1 drivers
v0000017c43b8d460_0 .net "b", 0 0, L_0000017c43f1f470;  alias, 1 drivers
v0000017c43b8f1c0_0 .net "c", 0 0, L_0000017c43f46a70;  alias, 1 drivers
S_0000017c43acae50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac6cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47250 .functor XOR 1, L_0000017c43f46e60, L_0000017c43f21270, C4<0>, C4<0>;
L_0000017c43f46ed0 .functor AND 1, L_0000017c43f46e60, L_0000017c43f21270, C4<1>, C4<1>;
v0000017c43b8ee00_0 .net "S", 0 0, L_0000017c43f47250;  alias, 1 drivers
v0000017c43b8d500_0 .net "a", 0 0, L_0000017c43f46e60;  alias, 1 drivers
v0000017c43b8eea0_0 .net "b", 0 0, L_0000017c43f21270;  alias, 1 drivers
v0000017c43b8d640_0 .net "c", 0 0, L_0000017c43f46ed0;  alias, 1 drivers
S_0000017c43acc2a0 .scope module, "k2" "karatsuba_2" 2 116, 2 141 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43ba0d80_0 .net "F1", 4 0, L_0000017c43f219f0;  1 drivers
v0000017c43b9ed00_0 .net "F2", 4 0, L_0000017c43f22ad0;  1 drivers
o0000017c43b01ef8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43b9fde0_0 .net "F3", 4 0, o0000017c43b01ef8;  0 drivers
v0000017c43b9fe80_0 .net "X", 2 0, L_0000017c43f1bff0;  alias, 1 drivers
v0000017c43b9ff20_0 .net "Xl", 0 0, L_0000017c43f22030;  1 drivers
o0000017c43b02318 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43b9ffc0_0 .net "Xm", 0 0, o0000017c43b02318;  0 drivers
v0000017c43ba2040_0 .net "Xm1", 0 0, L_0000017c43f48bb0;  1 drivers
v0000017c43ba34e0_0 .net "Xms", 2 0, L_0000017c43f21950;  1 drivers
v0000017c43ba3260_0 .net "Xr", 0 0, L_0000017c43f23250;  1 drivers
v0000017c43ba1780_0 .net "Y", 2 0, L_0000017c43f1e110;  alias, 1 drivers
v0000017c43ba38a0_0 .net "Yl", 0 0, L_0000017c43f239d0;  1 drivers
o0000017c43b02348 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43ba1e60_0 .net "Ym", 0 0, o0000017c43b02348;  0 drivers
v0000017c43ba2e00_0 .net "Ym1", 0 0, L_0000017c43f48360;  1 drivers
v0000017c43ba2ea0_0 .net "Yr", 0 0, L_0000017c43f228f0;  1 drivers
v0000017c43ba2d60_0 .net "Z", 4 0, L_0000017c43f25550;  alias, 1 drivers
v0000017c43ba1d20_0 .net "Z1", 2 0, L_0000017c43f22490;  1 drivers
v0000017c43ba1f00_0 .net "Z2", 2 0, L_0000017c43f21ef0;  1 drivers
v0000017c43ba1aa0_0 .net "Z3", 2 0, L_0000017c43f22530;  1 drivers
v0000017c43ba3760_0 .net "ZF", 4 0, L_0000017c43f24790;  1 drivers
v0000017c43ba31c0_0 .net "bin", 0 0, L_0000017c43f22850;  1 drivers
v0000017c43ba1280_0 .net "cout1", 0 0, L_0000017c43f22210;  1 drivers
v0000017c43ba27c0_0 .net "cout2", 0 0, L_0000017c43f23930;  1 drivers
v0000017c43ba13c0_0 .net "cout3", 0 0, L_0000017c43f220d0;  1 drivers
v0000017c43ba3300_0 .net "cout4", 0 0, L_0000017c43f24510;  1 drivers
v0000017c43ba2360_0 .net "cout5", 0 0, L_0000017c43f26810;  1 drivers
v0000017c43ba1140_0 .net "sub_ans", 2 0, L_0000017c43f22b70;  1 drivers
L_0000017c43f23250 .part L_0000017c43f1bff0, 1, 1;
L_0000017c43f22030 .part L_0000017c43f1bff0, 0, 1;
L_0000017c43f228f0 .part L_0000017c43f1e110, 1, 1;
L_0000017c43f239d0 .part L_0000017c43f1e110, 0, 1;
S_0000017c43ac8a60 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250e40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf6e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f489f0 .functor BUFZ 1, L_0000017c43cf6e28, C4<0>, C4<0>, C4<0>;
v0000017c43b8fee0_0 .net "S", 0 0, L_0000017c43f48bb0;  alias, 1 drivers
v0000017c43b91100_0 .net *"_ivl_7", 0 0, L_0000017c43f489f0;  1 drivers
v0000017c43b914c0_0 .net "a", 0 0, L_0000017c43f23250;  alias, 1 drivers
v0000017c43b90c00_0 .net "b", 0 0, L_0000017c43f22030;  alias, 1 drivers
v0000017c43b92d20_0 .net "b1", 0 0, L_0000017c43f48130;  1 drivers
v0000017c43b94300_0 .net "c", 0 0, L_0000017c43f22210;  alias, 1 drivers
v0000017c43b930e0_0 .net "cin", 0 0, L_0000017c43cf6e28;  1 drivers
v0000017c43b93040_0 .net "co", 1 0, L_0000017c43f22170;  1 drivers
L_0000017c43f231b0 .part L_0000017c43f22170, 0, 1;
L_0000017c43f22170 .concat8 [ 1 1 0 0], L_0000017c43f489f0, L_0000017c43f48670;
L_0000017c43f22210 .part L_0000017c43f22170, 1, 1;
S_0000017c43acb7b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac8a60;
 .timescale 0 0;
P_0000017c432505c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f48130 .functor XOR 1, L_0000017c43cf6e28, L_0000017c43f22030, C4<0>, C4<0>;
S_0000017c43acb170 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acb7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f48670 .functor OR 1, L_0000017c43f47a30, L_0000017c43f47870, C4<0>, C4<0>;
v0000017c43b90660_0 .net "S", 0 0, L_0000017c43f48bb0;  alias, 1 drivers
v0000017c43b8fa80_0 .net "a", 0 0, L_0000017c43f23250;  alias, 1 drivers
v0000017c43b8fb20_0 .net "b", 0 0, L_0000017c43f48130;  alias, 1 drivers
v0000017c43b8fbc0_0 .net "c", 0 0, L_0000017c43f48670;  1 drivers
v0000017c43b8fc60_0 .net "carry_1", 0 0, L_0000017c43f47a30;  1 drivers
v0000017c43b90ac0_0 .net "carry_2", 0 0, L_0000017c43f47870;  1 drivers
v0000017c43b90b60_0 .net "cin", 0 0, L_0000017c43f231b0;  1 drivers
v0000017c43b8fe40_0 .net "sum_1", 0 0, L_0000017c43f47800;  1 drivers
S_0000017c43acb620 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43acb170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f47800 .functor XOR 1, L_0000017c43f23250, L_0000017c43f48130, C4<0>, C4<0>;
L_0000017c43f47a30 .functor AND 1, L_0000017c43f23250, L_0000017c43f48130, C4<1>, C4<1>;
v0000017c43b90e80_0 .net "S", 0 0, L_0000017c43f47800;  alias, 1 drivers
v0000017c43b91380_0 .net "a", 0 0, L_0000017c43f23250;  alias, 1 drivers
v0000017c43b92000_0 .net "b", 0 0, L_0000017c43f48130;  alias, 1 drivers
v0000017c43b916a0_0 .net "c", 0 0, L_0000017c43f47a30;  alias, 1 drivers
S_0000017c43ac8f10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43acb170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48bb0 .functor XOR 1, L_0000017c43f47800, L_0000017c43f231b0, C4<0>, C4<0>;
L_0000017c43f47870 .functor AND 1, L_0000017c43f47800, L_0000017c43f231b0, C4<1>, C4<1>;
v0000017c43b8f9e0_0 .net "S", 0 0, L_0000017c43f48bb0;  alias, 1 drivers
v0000017c43b90840_0 .net "a", 0 0, L_0000017c43f47800;  alias, 1 drivers
v0000017c43b91420_0 .net "b", 0 0, L_0000017c43f231b0;  alias, 1 drivers
v0000017c43b908e0_0 .net "c", 0 0, L_0000017c43f47870;  alias, 1 drivers
S_0000017c43ac6e40 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43251300 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf6e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f475d0 .functor BUFZ 1, L_0000017c43cf6e70, C4<0>, C4<0>, C4<0>;
v0000017c43b93400_0 .net "S", 0 0, L_0000017c43f48360;  alias, 1 drivers
v0000017c43b926e0_0 .net *"_ivl_7", 0 0, L_0000017c43f475d0;  1 drivers
v0000017c43b93540_0 .net "a", 0 0, L_0000017c43f228f0;  alias, 1 drivers
v0000017c43b94580_0 .net "b", 0 0, L_0000017c43f239d0;  alias, 1 drivers
v0000017c43b92820_0 .net "b1", 0 0, L_0000017c43f48980;  1 drivers
v0000017c43b939a0_0 .net "c", 0 0, L_0000017c43f23930;  alias, 1 drivers
v0000017c43b93720_0 .net "cin", 0 0, L_0000017c43cf6e70;  1 drivers
v0000017c43b935e0_0 .net "co", 1 0, L_0000017c43f22c10;  1 drivers
L_0000017c43f21d10 .part L_0000017c43f22c10, 0, 1;
L_0000017c43f22c10 .concat8 [ 1 1 0 0], L_0000017c43f475d0, L_0000017c43f47aa0;
L_0000017c43f23930 .part L_0000017c43f22c10, 1, 1;
S_0000017c43acc430 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac6e40;
 .timescale 0 0;
P_0000017c432507c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f48980 .functor XOR 1, L_0000017c43cf6e70, L_0000017c43f239d0, C4<0>, C4<0>;
S_0000017c43ac8420 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acc430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f47aa0 .functor OR 1, L_0000017c43f48280, L_0000017c43f483d0, C4<0>, C4<0>;
v0000017c43b932c0_0 .net "S", 0 0, L_0000017c43f48360;  alias, 1 drivers
v0000017c43b92fa0_0 .net "a", 0 0, L_0000017c43f228f0;  alias, 1 drivers
v0000017c43b92320_0 .net "b", 0 0, L_0000017c43f48980;  alias, 1 drivers
v0000017c43b93900_0 .net "c", 0 0, L_0000017c43f47aa0;  1 drivers
v0000017c43b93a40_0 .net "carry_1", 0 0, L_0000017c43f48280;  1 drivers
v0000017c43b93360_0 .net "carry_2", 0 0, L_0000017c43f483d0;  1 drivers
v0000017c43b948a0_0 .net "cin", 0 0, L_0000017c43f21d10;  1 drivers
v0000017c43b94080_0 .net "sum_1", 0 0, L_0000017c43f478e0;  1 drivers
S_0000017c43ac90a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f478e0 .functor XOR 1, L_0000017c43f228f0, L_0000017c43f48980, C4<0>, C4<0>;
L_0000017c43f48280 .functor AND 1, L_0000017c43f228f0, L_0000017c43f48980, C4<1>, C4<1>;
v0000017c43b941c0_0 .net "S", 0 0, L_0000017c43f478e0;  alias, 1 drivers
v0000017c43b93180_0 .net "a", 0 0, L_0000017c43f228f0;  alias, 1 drivers
v0000017c43b93ae0_0 .net "b", 0 0, L_0000017c43f48980;  alias, 1 drivers
v0000017c43b93220_0 .net "c", 0 0, L_0000017c43f48280;  alias, 1 drivers
S_0000017c43ac7c50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48360 .functor XOR 1, L_0000017c43f478e0, L_0000017c43f21d10, C4<0>, C4<0>;
L_0000017c43f483d0 .functor AND 1, L_0000017c43f478e0, L_0000017c43f21d10, C4<1>, C4<1>;
v0000017c43b92e60_0 .net "S", 0 0, L_0000017c43f48360;  alias, 1 drivers
v0000017c43b93ea0_0 .net "a", 0 0, L_0000017c43f478e0;  alias, 1 drivers
v0000017c43b92280_0 .net "b", 0 0, L_0000017c43f21d10;  alias, 1 drivers
v0000017c43b92780_0 .net "c", 0 0, L_0000017c43f483d0;  alias, 1 drivers
S_0000017c43ac6fd0 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250bc0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf7068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f49940 .functor BUFZ 1, L_0000017c43cf7068, C4<0>, C4<0>, C4<0>;
v0000017c43b96060_0 .net "S", 2 0, L_0000017c43f21950;  alias, 1 drivers
v0000017c43b950c0_0 .net *"_ivl_0", 0 0, L_0000017c43f47b10;  1 drivers
v0000017c43b94d00_0 .net *"_ivl_10", 0 0, L_0000017c43f49710;  1 drivers
v0000017c43b952a0_0 .net *"_ivl_20", 0 0, L_0000017c43f49c50;  1 drivers
v0000017c43b97000_0 .net *"_ivl_36", 0 0, L_0000017c43f49940;  1 drivers
v0000017c43b95200_0 .net "a", 2 0, L_0000017c43f22490;  alias, 1 drivers
v0000017c43b95340_0 .net "b", 2 0, L_0000017c43f21ef0;  alias, 1 drivers
v0000017c43b95520_0 .net "b1", 2 0, L_0000017c43f23890;  1 drivers
v0000017c43b96420_0 .net "c", 0 0, L_0000017c43f220d0;  alias, 1 drivers
v0000017c43b94e40_0 .net "cin", 0 0, L_0000017c43cf7068;  1 drivers
v0000017c43b955c0_0 .net "co", 3 0, L_0000017c43f21bd0;  1 drivers
L_0000017c43f22df0 .part L_0000017c43f21ef0, 0, 1;
L_0000017c43f232f0 .part L_0000017c43f22490, 0, 1;
L_0000017c43f21b30 .part L_0000017c43f23890, 0, 1;
L_0000017c43f23e30 .part L_0000017c43f21bd0, 0, 1;
L_0000017c43f23b10 .part L_0000017c43f21ef0, 1, 1;
L_0000017c43f23390 .part L_0000017c43f22490, 1, 1;
L_0000017c43f22670 .part L_0000017c43f23890, 1, 1;
L_0000017c43f22350 .part L_0000017c43f21bd0, 1, 1;
L_0000017c43f23890 .concat8 [ 1 1 1 0], L_0000017c43f47b10, L_0000017c43f49710, L_0000017c43f49c50;
L_0000017c43f225d0 .part L_0000017c43f21ef0, 2, 1;
L_0000017c43f23f70 .part L_0000017c43f22490, 2, 1;
L_0000017c43f21db0 .part L_0000017c43f23890, 2, 1;
L_0000017c43f21e50 .part L_0000017c43f21bd0, 2, 1;
L_0000017c43f21950 .concat8 [ 1 1 1 0], L_0000017c43f48ad0, L_0000017c43f4a890, L_0000017c43f4a120;
L_0000017c43f21bd0 .concat8 [ 1 1 1 1], L_0000017c43f49940, L_0000017c43f49f60, L_0000017c43f4a270, L_0000017c43f4a350;
L_0000017c43f220d0 .part L_0000017c43f21bd0, 3, 1;
S_0000017c43ac7160 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac6fd0;
 .timescale 0 0;
P_0000017c43251240 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f47b10 .functor XOR 1, L_0000017c43cf7068, L_0000017c43f22df0, C4<0>, C4<0>;
v0000017c43b92aa0_0 .net *"_ivl_1", 0 0, L_0000017c43f22df0;  1 drivers
S_0000017c43ac7f70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f49f60 .functor OR 1, L_0000017c43f47b80, L_0000017c43f48e50, C4<0>, C4<0>;
v0000017c43b93680_0 .net "S", 0 0, L_0000017c43f48ad0;  1 drivers
v0000017c43b94620_0 .net "a", 0 0, L_0000017c43f232f0;  1 drivers
v0000017c43b944e0_0 .net "b", 0 0, L_0000017c43f21b30;  1 drivers
v0000017c43b928c0_0 .net "c", 0 0, L_0000017c43f49f60;  1 drivers
v0000017c43b946c0_0 .net "carry_1", 0 0, L_0000017c43f47b80;  1 drivers
v0000017c43b94760_0 .net "carry_2", 0 0, L_0000017c43f48e50;  1 drivers
v0000017c43b93d60_0 .net "cin", 0 0, L_0000017c43f23e30;  1 drivers
v0000017c43b92460_0 .net "sum_1", 0 0, L_0000017c43f48590;  1 drivers
S_0000017c43ac77a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac7f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48590 .functor XOR 1, L_0000017c43f232f0, L_0000017c43f21b30, C4<0>, C4<0>;
L_0000017c43f47b80 .functor AND 1, L_0000017c43f232f0, L_0000017c43f21b30, C4<1>, C4<1>;
v0000017c43b93b80_0 .net "S", 0 0, L_0000017c43f48590;  alias, 1 drivers
v0000017c43b943a0_0 .net "a", 0 0, L_0000017c43f232f0;  alias, 1 drivers
v0000017c43b934a0_0 .net "b", 0 0, L_0000017c43f21b30;  alias, 1 drivers
v0000017c43b94440_0 .net "c", 0 0, L_0000017c43f47b80;  alias, 1 drivers
S_0000017c43ac7de0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac7f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48ad0 .functor XOR 1, L_0000017c43f48590, L_0000017c43f23e30, C4<0>, C4<0>;
L_0000017c43f48e50 .functor AND 1, L_0000017c43f48590, L_0000017c43f23e30, C4<1>, C4<1>;
v0000017c43b937c0_0 .net "S", 0 0, L_0000017c43f48ad0;  alias, 1 drivers
v0000017c43b92c80_0 .net "a", 0 0, L_0000017c43f48590;  alias, 1 drivers
v0000017c43b923c0_0 .net "b", 0 0, L_0000017c43f23e30;  alias, 1 drivers
v0000017c43b93cc0_0 .net "c", 0 0, L_0000017c43f48e50;  alias, 1 drivers
S_0000017c43ac7930 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ac6fd0;
 .timescale 0 0;
P_0000017c43250500 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f49710 .functor XOR 1, L_0000017c43cf7068, L_0000017c43f23b10, C4<0>, C4<0>;
v0000017c43b92a00_0 .net *"_ivl_1", 0 0, L_0000017c43f23b10;  1 drivers
S_0000017c43ac7ac0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac7930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4a270 .functor OR 1, L_0000017c43f492b0, L_0000017c43f4a5f0, C4<0>, C4<0>;
v0000017c43b93e00_0 .net "S", 0 0, L_0000017c43f4a890;  1 drivers
v0000017c43b93f40_0 .net "a", 0 0, L_0000017c43f23390;  1 drivers
v0000017c43b92500_0 .net "b", 0 0, L_0000017c43f22670;  1 drivers
v0000017c43b925a0_0 .net "c", 0 0, L_0000017c43f4a270;  1 drivers
v0000017c43b92640_0 .net "carry_1", 0 0, L_0000017c43f492b0;  1 drivers
v0000017c43b93fe0_0 .net "carry_2", 0 0, L_0000017c43f4a5f0;  1 drivers
v0000017c43b94120_0 .net "cin", 0 0, L_0000017c43f22350;  1 drivers
v0000017c43b94260_0 .net "sum_1", 0 0, L_0000017c43f49320;  1 drivers
S_0000017c43ac85b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49320 .functor XOR 1, L_0000017c43f23390, L_0000017c43f22670, C4<0>, C4<0>;
L_0000017c43f492b0 .functor AND 1, L_0000017c43f23390, L_0000017c43f22670, C4<1>, C4<1>;
v0000017c43b92f00_0 .net "S", 0 0, L_0000017c43f49320;  alias, 1 drivers
v0000017c43b94800_0 .net "a", 0 0, L_0000017c43f23390;  alias, 1 drivers
v0000017c43b93860_0 .net "b", 0 0, L_0000017c43f22670;  alias, 1 drivers
v0000017c43b92dc0_0 .net "c", 0 0, L_0000017c43f492b0;  alias, 1 drivers
S_0000017c43ac88d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4a890 .functor XOR 1, L_0000017c43f49320, L_0000017c43f22350, C4<0>, C4<0>;
L_0000017c43f4a5f0 .functor AND 1, L_0000017c43f49320, L_0000017c43f22350, C4<1>, C4<1>;
v0000017c43b92140_0 .net "S", 0 0, L_0000017c43f4a890;  alias, 1 drivers
v0000017c43b921e0_0 .net "a", 0 0, L_0000017c43f49320;  alias, 1 drivers
v0000017c43b92960_0 .net "b", 0 0, L_0000017c43f22350;  alias, 1 drivers
v0000017c43b93c20_0 .net "c", 0 0, L_0000017c43f4a5f0;  alias, 1 drivers
S_0000017c43aca1d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ac6fd0;
 .timescale 0 0;
P_0000017c43251280 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f49c50 .functor XOR 1, L_0000017c43cf7068, L_0000017c43f225d0, C4<0>, C4<0>;
v0000017c43b95020_0 .net *"_ivl_1", 0 0, L_0000017c43f225d0;  1 drivers
S_0000017c43ac8100 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aca1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4a350 .functor OR 1, L_0000017c43f4aac0, L_0000017c43f49470, C4<0>, C4<0>;
v0000017c43b94f80_0 .net "S", 0 0, L_0000017c43f4a120;  1 drivers
v0000017c43b96740_0 .net "a", 0 0, L_0000017c43f23f70;  1 drivers
v0000017c43b95a20_0 .net "b", 0 0, L_0000017c43f21db0;  1 drivers
v0000017c43b96e20_0 .net "c", 0 0, L_0000017c43f4a350;  1 drivers
v0000017c43b96ec0_0 .net "carry_1", 0 0, L_0000017c43f4aac0;  1 drivers
v0000017c43b95ac0_0 .net "carry_2", 0 0, L_0000017c43f49470;  1 drivers
v0000017c43b96a60_0 .net "cin", 0 0, L_0000017c43f21e50;  1 drivers
v0000017c43b94ee0_0 .net "sum_1", 0 0, L_0000017c43f491d0;  1 drivers
S_0000017c43ac8740 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f491d0 .functor XOR 1, L_0000017c43f23f70, L_0000017c43f21db0, C4<0>, C4<0>;
L_0000017c43f4aac0 .functor AND 1, L_0000017c43f23f70, L_0000017c43f21db0, C4<1>, C4<1>;
v0000017c43b92b40_0 .net "S", 0 0, L_0000017c43f491d0;  alias, 1 drivers
v0000017c43b92be0_0 .net "a", 0 0, L_0000017c43f23f70;  alias, 1 drivers
v0000017c43b962e0_0 .net "b", 0 0, L_0000017c43f21db0;  alias, 1 drivers
v0000017c43b96ba0_0 .net "c", 0 0, L_0000017c43f4aac0;  alias, 1 drivers
S_0000017c43ac9550 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4a120 .functor XOR 1, L_0000017c43f491d0, L_0000017c43f21e50, C4<0>, C4<0>;
L_0000017c43f49470 .functor AND 1, L_0000017c43f491d0, L_0000017c43f21e50, C4<1>, C4<1>;
v0000017c43b94940_0 .net "S", 0 0, L_0000017c43f4a120;  alias, 1 drivers
v0000017c43b95980_0 .net "a", 0 0, L_0000017c43f491d0;  alias, 1 drivers
v0000017c43b95fc0_0 .net "b", 0 0, L_0000017c43f21e50;  alias, 1 drivers
v0000017c43b95480_0 .net "c", 0 0, L_0000017c43f49470;  alias, 1 drivers
S_0000017c43ac96e0 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250840 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf7218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f496a0 .functor BUFZ 1, L_0000017c43cf7218, C4<0>, C4<0>, C4<0>;
v0000017c43b993a0_0 .net "S", 4 0, L_0000017c43f24790;  alias, 1 drivers
v0000017c43b98680_0 .net *"_ivl_0", 0 0, L_0000017c43f4a190;  1 drivers
v0000017c43b97960_0 .net *"_ivl_10", 0 0, L_0000017c43f4a740;  1 drivers
v0000017c43b98720_0 .net *"_ivl_20", 0 0, L_0000017c43f49240;  1 drivers
v0000017c43b97a00_0 .net *"_ivl_30", 0 0, L_0000017c43f497f0;  1 drivers
v0000017c43b97be0_0 .net *"_ivl_40", 0 0, L_0000017c43f4a7b0;  1 drivers
v0000017c43b98cc0_0 .net *"_ivl_56", 0 0, L_0000017c43f496a0;  1 drivers
v0000017c43b97320_0 .net "a", 4 0, L_0000017c43f219f0;  alias, 1 drivers
v0000017c43b98040_0 .net "b", 4 0, L_0000017c43f22ad0;  alias, 1 drivers
v0000017c43b97460_0 .net "b1", 4 0, L_0000017c43f24a10;  1 drivers
v0000017c43b975a0_0 .net "c", 0 0, L_0000017c43f24510;  alias, 1 drivers
v0000017c43b98d60_0 .net "cin", 0 0, L_0000017c43cf7218;  1 drivers
v0000017c43b97640_0 .net "co", 5 0, L_0000017c43f25af0;  1 drivers
L_0000017c43f23610 .part L_0000017c43f22ad0, 0, 1;
L_0000017c43f23cf0 .part L_0000017c43f219f0, 0, 1;
L_0000017c43f236b0 .part L_0000017c43f24a10, 0, 1;
L_0000017c43f23d90 .part L_0000017c43f25af0, 0, 1;
L_0000017c43f22cb0 .part L_0000017c43f22ad0, 1, 1;
L_0000017c43f23070 .part L_0000017c43f219f0, 1, 1;
L_0000017c43f23110 .part L_0000017c43f24a10, 1, 1;
L_0000017c43f23430 .part L_0000017c43f25af0, 1, 1;
L_0000017c43f237f0 .part L_0000017c43f22ad0, 2, 1;
L_0000017c43f24c90 .part L_0000017c43f219f0, 2, 1;
L_0000017c43f246f0 .part L_0000017c43f24a10, 2, 1;
L_0000017c43f26590 .part L_0000017c43f25af0, 2, 1;
L_0000017c43f24d30 .part L_0000017c43f22ad0, 3, 1;
L_0000017c43f26090 .part L_0000017c43f219f0, 3, 1;
L_0000017c43f24dd0 .part L_0000017c43f24a10, 3, 1;
L_0000017c43f254b0 .part L_0000017c43f25af0, 3, 1;
LS_0000017c43f24a10_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4a190, L_0000017c43f4a740, L_0000017c43f49240, L_0000017c43f497f0;
LS_0000017c43f24a10_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4a7b0;
L_0000017c43f24a10 .concat8 [ 4 1 0 0], LS_0000017c43f24a10_0_0, LS_0000017c43f24a10_0_4;
L_0000017c43f25050 .part L_0000017c43f22ad0, 4, 1;
L_0000017c43f25a50 .part L_0000017c43f219f0, 4, 1;
L_0000017c43f24e70 .part L_0000017c43f24a10, 4, 1;
L_0000017c43f25d70 .part L_0000017c43f25af0, 4, 1;
LS_0000017c43f24790_0_0 .concat8 [ 1 1 1 1], L_0000017c43f49be0, L_0000017c43f49550, L_0000017c43f49390, L_0000017c43f49630;
LS_0000017c43f24790_0_4 .concat8 [ 1 0 0 0], L_0000017c43f48fa0;
L_0000017c43f24790 .concat8 [ 4 1 0 0], LS_0000017c43f24790_0_0, LS_0000017c43f24790_0_4;
LS_0000017c43f25af0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f496a0, L_0000017c43f49ef0, L_0000017c43f4a2e0, L_0000017c43f4a510;
LS_0000017c43f25af0_0_4 .concat8 [ 1 1 0 0], L_0000017c43f4a9e0, L_0000017c43f49400;
L_0000017c43f25af0 .concat8 [ 4 2 0 0], LS_0000017c43f25af0_0_0, LS_0000017c43f25af0_0_4;
L_0000017c43f24510 .part L_0000017c43f25af0, 5, 1;
S_0000017c43ac9870 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ac96e0;
 .timescale 0 0;
P_0000017c43250b00 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4a190 .functor XOR 1, L_0000017c43cf7218, L_0000017c43f23610, C4<0>, C4<0>;
v0000017c43b964c0_0 .net *"_ivl_1", 0 0, L_0000017c43f23610;  1 drivers
S_0000017c43ac9a00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ac9870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f49ef0 .functor OR 1, L_0000017c43f499b0, L_0000017c43f4a970, C4<0>, C4<0>;
v0000017c43b953e0_0 .net "S", 0 0, L_0000017c43f49be0;  1 drivers
v0000017c43b95700_0 .net "a", 0 0, L_0000017c43f23cf0;  1 drivers
v0000017c43b949e0_0 .net "b", 0 0, L_0000017c43f236b0;  1 drivers
v0000017c43b969c0_0 .net "c", 0 0, L_0000017c43f49ef0;  1 drivers
v0000017c43b94a80_0 .net "carry_1", 0 0, L_0000017c43f499b0;  1 drivers
v0000017c43b96100_0 .net "carry_2", 0 0, L_0000017c43f4a970;  1 drivers
v0000017c43b96240_0 .net "cin", 0 0, L_0000017c43f23d90;  1 drivers
v0000017c43b95de0_0 .net "sum_1", 0 0, L_0000017c43f49b00;  1 drivers
S_0000017c43ac9b90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ac9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49b00 .functor XOR 1, L_0000017c43f23cf0, L_0000017c43f236b0, C4<0>, C4<0>;
L_0000017c43f499b0 .functor AND 1, L_0000017c43f23cf0, L_0000017c43f236b0, C4<1>, C4<1>;
v0000017c43b95660_0 .net "S", 0 0, L_0000017c43f49b00;  alias, 1 drivers
v0000017c43b95b60_0 .net "a", 0 0, L_0000017c43f23cf0;  alias, 1 drivers
v0000017c43b96f60_0 .net "b", 0 0, L_0000017c43f236b0;  alias, 1 drivers
v0000017c43b958e0_0 .net "c", 0 0, L_0000017c43f499b0;  alias, 1 drivers
S_0000017c43ac9eb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ac9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49be0 .functor XOR 1, L_0000017c43f49b00, L_0000017c43f23d90, C4<0>, C4<0>;
L_0000017c43f4a970 .functor AND 1, L_0000017c43f49b00, L_0000017c43f23d90, C4<1>, C4<1>;
v0000017c43b95160_0 .net "S", 0 0, L_0000017c43f49be0;  alias, 1 drivers
v0000017c43b970a0_0 .net "a", 0 0, L_0000017c43f49b00;  alias, 1 drivers
v0000017c43b96920_0 .net "b", 0 0, L_0000017c43f23d90;  alias, 1 drivers
v0000017c43b96600_0 .net "c", 0 0, L_0000017c43f4a970;  alias, 1 drivers
S_0000017c43aca360 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ac96e0;
 .timescale 0 0;
P_0000017c43250540 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4a740 .functor XOR 1, L_0000017c43cf7218, L_0000017c43f22cb0, C4<0>, C4<0>;
v0000017c43b94da0_0 .net *"_ivl_1", 0 0, L_0000017c43f22cb0;  1 drivers
S_0000017c43ad26a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43aca360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4a2e0 .functor OR 1, L_0000017c43f49cc0, L_0000017c43f4a200, C4<0>, C4<0>;
v0000017c43b961a0_0 .net "S", 0 0, L_0000017c43f49550;  1 drivers
v0000017c43b96560_0 .net "a", 0 0, L_0000017c43f23070;  1 drivers
v0000017c43b96380_0 .net "b", 0 0, L_0000017c43f23110;  1 drivers
v0000017c43b95d40_0 .net "c", 0 0, L_0000017c43f4a2e0;  1 drivers
v0000017c43b966a0_0 .net "carry_1", 0 0, L_0000017c43f49cc0;  1 drivers
v0000017c43b96d80_0 .net "carry_2", 0 0, L_0000017c43f4a200;  1 drivers
v0000017c43b95e80_0 .net "cin", 0 0, L_0000017c43f23430;  1 drivers
v0000017c43b95840_0 .net "sum_1", 0 0, L_0000017c43f49fd0;  1 drivers
S_0000017c43acf7c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49fd0 .functor XOR 1, L_0000017c43f23070, L_0000017c43f23110, C4<0>, C4<0>;
L_0000017c43f49cc0 .functor AND 1, L_0000017c43f23070, L_0000017c43f23110, C4<1>, C4<1>;
v0000017c43b95c00_0 .net "S", 0 0, L_0000017c43f49fd0;  alias, 1 drivers
v0000017c43b957a0_0 .net "a", 0 0, L_0000017c43f23070;  alias, 1 drivers
v0000017c43b94b20_0 .net "b", 0 0, L_0000017c43f23110;  alias, 1 drivers
v0000017c43b94bc0_0 .net "c", 0 0, L_0000017c43f49cc0;  alias, 1 drivers
S_0000017c43ad2060 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49550 .functor XOR 1, L_0000017c43f49fd0, L_0000017c43f23430, C4<0>, C4<0>;
L_0000017c43f4a200 .functor AND 1, L_0000017c43f49fd0, L_0000017c43f23430, C4<1>, C4<1>;
v0000017c43b967e0_0 .net "S", 0 0, L_0000017c43f49550;  alias, 1 drivers
v0000017c43b95ca0_0 .net "a", 0 0, L_0000017c43f49fd0;  alias, 1 drivers
v0000017c43b94c60_0 .net "b", 0 0, L_0000017c43f23430;  alias, 1 drivers
v0000017c43b96b00_0 .net "c", 0 0, L_0000017c43f4a200;  alias, 1 drivers
S_0000017c43ace690 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ac96e0;
 .timescale 0 0;
P_0000017c43250680 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f49240 .functor XOR 1, L_0000017c43cf7218, L_0000017c43f237f0, C4<0>, C4<0>;
v0000017c43b97280_0 .net *"_ivl_1", 0 0, L_0000017c43f237f0;  1 drivers
S_0000017c43ad2830 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ace690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4a510 .functor OR 1, L_0000017c43f49d30, L_0000017c43f4a4a0, C4<0>, C4<0>;
v0000017c43b99760_0 .net "S", 0 0, L_0000017c43f49390;  1 drivers
v0000017c43b980e0_0 .net "a", 0 0, L_0000017c43f24c90;  1 drivers
v0000017c43b99620_0 .net "b", 0 0, L_0000017c43f246f0;  1 drivers
v0000017c43b994e0_0 .net "c", 0 0, L_0000017c43f4a510;  1 drivers
v0000017c43b98540_0 .net "carry_1", 0 0, L_0000017c43f49d30;  1 drivers
v0000017c43b98ea0_0 .net "carry_2", 0 0, L_0000017c43f4a4a0;  1 drivers
v0000017c43b98f40_0 .net "cin", 0 0, L_0000017c43f26590;  1 drivers
v0000017c43b998a0_0 .net "sum_1", 0 0, L_0000017c43f4a430;  1 drivers
S_0000017c43acf180 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad2830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4a430 .functor XOR 1, L_0000017c43f24c90, L_0000017c43f246f0, C4<0>, C4<0>;
L_0000017c43f49d30 .functor AND 1, L_0000017c43f24c90, L_0000017c43f246f0, C4<1>, C4<1>;
v0000017c43b95f20_0 .net "S", 0 0, L_0000017c43f4a430;  alias, 1 drivers
v0000017c43b96880_0 .net "a", 0 0, L_0000017c43f24c90;  alias, 1 drivers
v0000017c43b96c40_0 .net "b", 0 0, L_0000017c43f246f0;  alias, 1 drivers
v0000017c43b96ce0_0 .net "c", 0 0, L_0000017c43f49d30;  alias, 1 drivers
S_0000017c43ad08f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad2830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49390 .functor XOR 1, L_0000017c43f4a430, L_0000017c43f26590, C4<0>, C4<0>;
L_0000017c43f4a4a0 .functor AND 1, L_0000017c43f4a430, L_0000017c43f26590, C4<1>, C4<1>;
v0000017c43b98fe0_0 .net "S", 0 0, L_0000017c43f49390;  alias, 1 drivers
v0000017c43b98e00_0 .net "a", 0 0, L_0000017c43f4a430;  alias, 1 drivers
v0000017c43b99800_0 .net "b", 0 0, L_0000017c43f26590;  alias, 1 drivers
v0000017c43b97b40_0 .net "c", 0 0, L_0000017c43f4a4a0;  alias, 1 drivers
S_0000017c43acf310 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ac96e0;
 .timescale 0 0;
P_0000017c43251340 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f497f0 .functor XOR 1, L_0000017c43cf7218, L_0000017c43f24d30, C4<0>, C4<0>;
v0000017c43b987c0_0 .net *"_ivl_1", 0 0, L_0000017c43f24d30;  1 drivers
S_0000017c43ad3000 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acf310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4a9e0 .functor OR 1, L_0000017c43f4a820, L_0000017c43f49080, C4<0>, C4<0>;
v0000017c43b98860_0 .net "S", 0 0, L_0000017c43f49630;  1 drivers
v0000017c43b98400_0 .net "a", 0 0, L_0000017c43f26090;  1 drivers
v0000017c43b99120_0 .net "b", 0 0, L_0000017c43f24dd0;  1 drivers
v0000017c43b978c0_0 .net "c", 0 0, L_0000017c43f4a9e0;  1 drivers
v0000017c43b98220_0 .net "carry_1", 0 0, L_0000017c43f4a820;  1 drivers
v0000017c43b97f00_0 .net "carry_2", 0 0, L_0000017c43f49080;  1 drivers
v0000017c43b989a0_0 .net "cin", 0 0, L_0000017c43f254b0;  1 drivers
v0000017c43b991c0_0 .net "sum_1", 0 0, L_0000017c43f4a580;  1 drivers
S_0000017c43acd3d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4a580 .functor XOR 1, L_0000017c43f26090, L_0000017c43f24dd0, C4<0>, C4<0>;
L_0000017c43f4a820 .functor AND 1, L_0000017c43f26090, L_0000017c43f24dd0, C4<1>, C4<1>;
v0000017c43b98a40_0 .net "S", 0 0, L_0000017c43f4a580;  alias, 1 drivers
v0000017c43b98360_0 .net "a", 0 0, L_0000017c43f26090;  alias, 1 drivers
v0000017c43b98ae0_0 .net "b", 0 0, L_0000017c43f24dd0;  alias, 1 drivers
v0000017c43b97d20_0 .net "c", 0 0, L_0000017c43f4a820;  alias, 1 drivers
S_0000017c43ace500 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49630 .functor XOR 1, L_0000017c43f4a580, L_0000017c43f254b0, C4<0>, C4<0>;
L_0000017c43f49080 .functor AND 1, L_0000017c43f4a580, L_0000017c43f254b0, C4<1>, C4<1>;
v0000017c43b97dc0_0 .net "S", 0 0, L_0000017c43f49630;  alias, 1 drivers
v0000017c43b99080_0 .net "a", 0 0, L_0000017c43f4a580;  alias, 1 drivers
v0000017c43b99580_0 .net "b", 0 0, L_0000017c43f254b0;  alias, 1 drivers
v0000017c43b97820_0 .net "c", 0 0, L_0000017c43f49080;  alias, 1 drivers
S_0000017c43acf950 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ac96e0;
 .timescale 0 0;
P_0000017c43250380 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f4a7b0 .functor XOR 1, L_0000017c43cf7218, L_0000017c43f25050, C4<0>, C4<0>;
v0000017c43b97c80_0 .net *"_ivl_1", 0 0, L_0000017c43f25050;  1 drivers
S_0000017c43ad2380 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f49400 .functor OR 1, L_0000017c43f48f30, L_0000017c43f490f0, C4<0>, C4<0>;
v0000017c43b98b80_0 .net "S", 0 0, L_0000017c43f48fa0;  1 drivers
v0000017c43b99260_0 .net "a", 0 0, L_0000017c43f25a50;  1 drivers
v0000017c43b97fa0_0 .net "b", 0 0, L_0000017c43f24e70;  1 drivers
v0000017c43b99440_0 .net "c", 0 0, L_0000017c43f49400;  1 drivers
v0000017c43b98c20_0 .net "carry_1", 0 0, L_0000017c43f48f30;  1 drivers
v0000017c43b97e60_0 .net "carry_2", 0 0, L_0000017c43f490f0;  1 drivers
v0000017c43b99300_0 .net "cin", 0 0, L_0000017c43f25d70;  1 drivers
v0000017c43b973c0_0 .net "sum_1", 0 0, L_0000017c43f4aa50;  1 drivers
S_0000017c43acfae0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4aa50 .functor XOR 1, L_0000017c43f25a50, L_0000017c43f24e70, C4<0>, C4<0>;
L_0000017c43f48f30 .functor AND 1, L_0000017c43f25a50, L_0000017c43f24e70, C4<1>, C4<1>;
v0000017c43b996c0_0 .net "S", 0 0, L_0000017c43f4aa50;  alias, 1 drivers
v0000017c43b98180_0 .net "a", 0 0, L_0000017c43f25a50;  alias, 1 drivers
v0000017c43b97140_0 .net "b", 0 0, L_0000017c43f24e70;  alias, 1 drivers
v0000017c43b971e0_0 .net "c", 0 0, L_0000017c43f48f30;  alias, 1 drivers
S_0000017c43acfc70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f48fa0 .functor XOR 1, L_0000017c43f4aa50, L_0000017c43f25d70, C4<0>, C4<0>;
L_0000017c43f490f0 .functor AND 1, L_0000017c43f4aa50, L_0000017c43f25d70, C4<1>, C4<1>;
v0000017c43b97aa0_0 .net "S", 0 0, L_0000017c43f48fa0;  alias, 1 drivers
v0000017c43b985e0_0 .net "a", 0 0, L_0000017c43f4aa50;  alias, 1 drivers
v0000017c43b97500_0 .net "b", 0 0, L_0000017c43f25d70;  alias, 1 drivers
v0000017c43b98900_0 .net "c", 0 0, L_0000017c43f490f0;  alias, 1 drivers
S_0000017c43ad1890 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250ec0 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf7260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4bd20 .functor BUFZ 1, L_0000017c43cf7260, C4<0>, C4<0>, C4<0>;
v0000017c43b9d860_0 .net "S", 4 0, L_0000017c43f25550;  alias, 1 drivers
v0000017c43b9d040_0 .net *"_ivl_0", 0 0, L_0000017c43f4c6c0;  1 drivers
v0000017c43b9c5a0_0 .net *"_ivl_10", 0 0, L_0000017c43f4c0a0;  1 drivers
v0000017c43b9dae0_0 .net *"_ivl_20", 0 0, L_0000017c43f4b8c0;  1 drivers
v0000017c43b9e440_0 .net *"_ivl_30", 0 0, L_0000017c43f4c570;  1 drivers
v0000017c43b9e080_0 .net *"_ivl_40", 0 0, L_0000017c43f4b930;  1 drivers
v0000017c43b9caa0_0 .net *"_ivl_56", 0 0, L_0000017c43f4bd20;  1 drivers
v0000017c43b9d0e0_0 .net "a", 4 0, L_0000017c43f24790;  alias, 1 drivers
v0000017c43b9cb40_0 .net "b", 4 0, o0000017c43b01ef8;  alias, 0 drivers
v0000017c43b9d9a0_0 .net "b1", 4 0, L_0000017c43f24b50;  1 drivers
v0000017c43b9cbe0_0 .net "c", 0 0, L_0000017c43f26810;  alias, 1 drivers
v0000017c43b9d7c0_0 .net "cin", 0 0, L_0000017c43cf7260;  1 drivers
v0000017c43b9c280_0 .net "co", 5 0, L_0000017c43f25870;  1 drivers
L_0000017c43f25b90 .part o0000017c43b01ef8, 0, 1;
L_0000017c43f243d0 .part L_0000017c43f24790, 0, 1;
L_0000017c43f25e10 .part L_0000017c43f24b50, 0, 1;
L_0000017c43f24fb0 .part L_0000017c43f25870, 0, 1;
L_0000017c43f24470 .part o0000017c43b01ef8, 1, 1;
L_0000017c43f25f50 .part L_0000017c43f24790, 1, 1;
L_0000017c43f25eb0 .part L_0000017c43f24b50, 1, 1;
L_0000017c43f245b0 .part L_0000017c43f25870, 1, 1;
L_0000017c43f25730 .part o0000017c43b01ef8, 2, 1;
L_0000017c43f26770 .part L_0000017c43f24790, 2, 1;
L_0000017c43f24650 .part L_0000017c43f24b50, 2, 1;
L_0000017c43f25ff0 .part L_0000017c43f25870, 2, 1;
L_0000017c43f24970 .part o0000017c43b01ef8, 3, 1;
L_0000017c43f257d0 .part L_0000017c43f24790, 3, 1;
L_0000017c43f24ab0 .part L_0000017c43f24b50, 3, 1;
L_0000017c43f25910 .part L_0000017c43f25870, 3, 1;
LS_0000017c43f24b50_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4c6c0, L_0000017c43f4c0a0, L_0000017c43f4b8c0, L_0000017c43f4c570;
LS_0000017c43f24b50_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4b930;
L_0000017c43f24b50 .concat8 [ 4 1 0 0], LS_0000017c43f24b50_0_0, LS_0000017c43f24b50_0_4;
L_0000017c43f26130 .part o0000017c43b01ef8, 4, 1;
L_0000017c43f24290 .part L_0000017c43f24790, 4, 1;
L_0000017c43f261d0 .part L_0000017c43f24b50, 4, 1;
L_0000017c43f24f10 .part L_0000017c43f25870, 4, 1;
LS_0000017c43f25550_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4b2a0, L_0000017c43f4be70, L_0000017c43f4af20, L_0000017c43f4b850;
LS_0000017c43f25550_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4aba0;
L_0000017c43f25550 .concat8 [ 4 1 0 0], LS_0000017c43f25550_0_0, LS_0000017c43f25550_0_4;
LS_0000017c43f25870_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4bd20, L_0000017c43f4c5e0, L_0000017c43f4c260, L_0000017c43f4b070;
LS_0000017c43f25870_0_4 .concat8 [ 1 1 0 0], L_0000017c43f4b690, L_0000017c43f4c500;
L_0000017c43f25870 .concat8 [ 4 2 0 0], LS_0000017c43f25870_0_0, LS_0000017c43f25870_0_4;
L_0000017c43f26810 .part L_0000017c43f25870, 5, 1;
S_0000017c43ace820 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ad1890;
 .timescale 0 0;
P_0000017c43250640 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4c6c0 .functor XOR 1, L_0000017c43cf7260, L_0000017c43f25b90, C4<0>, C4<0>;
v0000017c43b9a980_0 .net *"_ivl_1", 0 0, L_0000017c43f25b90;  1 drivers
S_0000017c43acf4a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ace820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4c5e0 .functor OR 1, L_0000017c43f4b3f0, L_0000017c43f4ac10, C4<0>, C4<0>;
v0000017c43b9a3e0_0 .net "S", 0 0, L_0000017c43f4b2a0;  1 drivers
v0000017c43b9b7e0_0 .net "a", 0 0, L_0000017c43f243d0;  1 drivers
v0000017c43b9b880_0 .net "b", 0 0, L_0000017c43f25e10;  1 drivers
v0000017c43b9aa20_0 .net "c", 0 0, L_0000017c43f4c5e0;  1 drivers
v0000017c43b9ade0_0 .net "carry_1", 0 0, L_0000017c43f4b3f0;  1 drivers
v0000017c43b9b1a0_0 .net "carry_2", 0 0, L_0000017c43f4ac10;  1 drivers
v0000017c43b9b920_0 .net "cin", 0 0, L_0000017c43f24fb0;  1 drivers
v0000017c43b9a160_0 .net "sum_1", 0 0, L_0000017c43f4bee0;  1 drivers
S_0000017c43ad0a80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43acf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4bee0 .functor XOR 1, L_0000017c43f243d0, L_0000017c43f25e10, C4<0>, C4<0>;
L_0000017c43f4b3f0 .functor AND 1, L_0000017c43f243d0, L_0000017c43f25e10, C4<1>, C4<1>;
v0000017c43b976e0_0 .net "S", 0 0, L_0000017c43f4bee0;  alias, 1 drivers
v0000017c43b97780_0 .net "a", 0 0, L_0000017c43f243d0;  alias, 1 drivers
v0000017c43b982c0_0 .net "b", 0 0, L_0000017c43f25e10;  alias, 1 drivers
v0000017c43b984a0_0 .net "c", 0 0, L_0000017c43f4b3f0;  alias, 1 drivers
S_0000017c43acda10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43acf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4b2a0 .functor XOR 1, L_0000017c43f4bee0, L_0000017c43f24fb0, C4<0>, C4<0>;
L_0000017c43f4ac10 .functor AND 1, L_0000017c43f4bee0, L_0000017c43f24fb0, C4<1>, C4<1>;
v0000017c43b9ad40_0 .net "S", 0 0, L_0000017c43f4b2a0;  alias, 1 drivers
v0000017c43b9c000_0 .net "a", 0 0, L_0000017c43f4bee0;  alias, 1 drivers
v0000017c43b9bf60_0 .net "b", 0 0, L_0000017c43f24fb0;  alias, 1 drivers
v0000017c43b99d00_0 .net "c", 0 0, L_0000017c43f4ac10;  alias, 1 drivers
S_0000017c43ad1250 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ad1890;
 .timescale 0 0;
P_0000017c43250b40 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4c0a0 .functor XOR 1, L_0000017c43cf7260, L_0000017c43f24470, C4<0>, C4<0>;
v0000017c43b9aca0_0 .net *"_ivl_1", 0 0, L_0000017c43f24470;  1 drivers
S_0000017c43ad29c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad1250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4c260 .functor OR 1, L_0000017c43f4b380, L_0000017c43f4b5b0, C4<0>, C4<0>;
v0000017c43b9a840_0 .net "S", 0 0, L_0000017c43f4be70;  1 drivers
v0000017c43b9b380_0 .net "a", 0 0, L_0000017c43f25f50;  1 drivers
v0000017c43b9aac0_0 .net "b", 0 0, L_0000017c43f25eb0;  1 drivers
v0000017c43b9a020_0 .net "c", 0 0, L_0000017c43f4c260;  1 drivers
v0000017c43b9bba0_0 .net "carry_1", 0 0, L_0000017c43f4b380;  1 drivers
v0000017c43b9ab60_0 .net "carry_2", 0 0, L_0000017c43f4b5b0;  1 drivers
v0000017c43b9ac00_0 .net "cin", 0 0, L_0000017c43f245b0;  1 drivers
v0000017c43b9a200_0 .net "sum_1", 0 0, L_0000017c43f4bcb0;  1 drivers
S_0000017c43acfe00 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4bcb0 .functor XOR 1, L_0000017c43f25f50, L_0000017c43f25eb0, C4<0>, C4<0>;
L_0000017c43f4b380 .functor AND 1, L_0000017c43f25f50, L_0000017c43f25eb0, C4<1>, C4<1>;
v0000017c43b9a8e0_0 .net "S", 0 0, L_0000017c43f4bcb0;  alias, 1 drivers
v0000017c43b99f80_0 .net "a", 0 0, L_0000017c43f25f50;  alias, 1 drivers
v0000017c43b9c0a0_0 .net "b", 0 0, L_0000017c43f25eb0;  alias, 1 drivers
v0000017c43b9bec0_0 .net "c", 0 0, L_0000017c43f4b380;  alias, 1 drivers
S_0000017c43ad21f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4be70 .functor XOR 1, L_0000017c43f4bcb0, L_0000017c43f245b0, C4<0>, C4<0>;
L_0000017c43f4b5b0 .functor AND 1, L_0000017c43f4bcb0, L_0000017c43f245b0, C4<1>, C4<1>;
v0000017c43b9ae80_0 .net "S", 0 0, L_0000017c43f4be70;  alias, 1 drivers
v0000017c43b9b240_0 .net "a", 0 0, L_0000017c43f4bcb0;  alias, 1 drivers
v0000017c43b999e0_0 .net "b", 0 0, L_0000017c43f245b0;  alias, 1 drivers
v0000017c43b9af20_0 .net "c", 0 0, L_0000017c43f4b5b0;  alias, 1 drivers
S_0000017c43ad2e70 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ad1890;
 .timescale 0 0;
P_0000017c43251000 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f4b8c0 .functor XOR 1, L_0000017c43cf7260, L_0000017c43f25730, C4<0>, C4<0>;
v0000017c43b9b2e0_0 .net *"_ivl_1", 0 0, L_0000017c43f25730;  1 drivers
S_0000017c43ad1570 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4b070 .functor OR 1, L_0000017c43f4c420, L_0000017c43f4bc40, C4<0>, C4<0>;
v0000017c43b9b100_0 .net "S", 0 0, L_0000017c43f4af20;  1 drivers
v0000017c43b9a2a0_0 .net "a", 0 0, L_0000017c43f26770;  1 drivers
v0000017c43b9a340_0 .net "b", 0 0, L_0000017c43f24650;  1 drivers
v0000017c43b9a520_0 .net "c", 0 0, L_0000017c43f4b070;  1 drivers
v0000017c43b9bc40_0 .net "carry_1", 0 0, L_0000017c43f4c420;  1 drivers
v0000017c43b9a660_0 .net "carry_2", 0 0, L_0000017c43f4bc40;  1 drivers
v0000017c43b9a700_0 .net "cin", 0 0, L_0000017c43f25ff0;  1 drivers
v0000017c43b9b740_0 .net "sum_1", 0 0, L_0000017c43f4b620;  1 drivers
S_0000017c43aceff0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4b620 .functor XOR 1, L_0000017c43f26770, L_0000017c43f24650, C4<0>, C4<0>;
L_0000017c43f4c420 .functor AND 1, L_0000017c43f26770, L_0000017c43f24650, C4<1>, C4<1>;
v0000017c43b9be20_0 .net "S", 0 0, L_0000017c43f4b620;  alias, 1 drivers
v0000017c43b9bb00_0 .net "a", 0 0, L_0000017c43f26770;  alias, 1 drivers
v0000017c43b9a0c0_0 .net "b", 0 0, L_0000017c43f24650;  alias, 1 drivers
v0000017c43b99ee0_0 .net "c", 0 0, L_0000017c43f4c420;  alias, 1 drivers
S_0000017c43ad0f30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4af20 .functor XOR 1, L_0000017c43f4b620, L_0000017c43f25ff0, C4<0>, C4<0>;
L_0000017c43f4bc40 .functor AND 1, L_0000017c43f4b620, L_0000017c43f25ff0, C4<1>, C4<1>;
v0000017c43b9b060_0 .net "S", 0 0, L_0000017c43f4af20;  alias, 1 drivers
v0000017c43b9bd80_0 .net "a", 0 0, L_0000017c43f4b620;  alias, 1 drivers
v0000017c43b9b9c0_0 .net "b", 0 0, L_0000017c43f25ff0;  alias, 1 drivers
v0000017c43b9a5c0_0 .net "c", 0 0, L_0000017c43f4bc40;  alias, 1 drivers
S_0000017c43acd6f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ad1890;
 .timescale 0 0;
P_0000017c43250c00 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f4c570 .functor XOR 1, L_0000017c43cf7260, L_0000017c43f24970, C4<0>, C4<0>;
v0000017c43b9b6a0_0 .net *"_ivl_1", 0 0, L_0000017c43f24970;  1 drivers
S_0000017c43ad0c10 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4b690 .functor OR 1, L_0000017c43f4ba10, L_0000017c43f4c110, C4<0>, C4<0>;
v0000017c43b99bc0_0 .net "S", 0 0, L_0000017c43f4b850;  1 drivers
v0000017c43b9b420_0 .net "a", 0 0, L_0000017c43f257d0;  1 drivers
v0000017c43b9b4c0_0 .net "b", 0 0, L_0000017c43f24ab0;  1 drivers
v0000017c43b9b560_0 .net "c", 0 0, L_0000017c43f4b690;  1 drivers
v0000017c43b99940_0 .net "carry_1", 0 0, L_0000017c43f4ba10;  1 drivers
v0000017c43b9bce0_0 .net "carry_2", 0 0, L_0000017c43f4c110;  1 drivers
v0000017c43b99e40_0 .net "cin", 0 0, L_0000017c43f25910;  1 drivers
v0000017c43b9b600_0 .net "sum_1", 0 0, L_0000017c43f4c1f0;  1 drivers
S_0000017c43ad1d40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad0c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4c1f0 .functor XOR 1, L_0000017c43f257d0, L_0000017c43f24ab0, C4<0>, C4<0>;
L_0000017c43f4ba10 .functor AND 1, L_0000017c43f257d0, L_0000017c43f24ab0, C4<1>, C4<1>;
v0000017c43b9a480_0 .net "S", 0 0, L_0000017c43f4c1f0;  alias, 1 drivers
v0000017c43b99b20_0 .net "a", 0 0, L_0000017c43f257d0;  alias, 1 drivers
v0000017c43b99c60_0 .net "b", 0 0, L_0000017c43f24ab0;  alias, 1 drivers
v0000017c43b9afc0_0 .net "c", 0 0, L_0000017c43f4ba10;  alias, 1 drivers
S_0000017c43ad10c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad0c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4b850 .functor XOR 1, L_0000017c43f4c1f0, L_0000017c43f25910, C4<0>, C4<0>;
L_0000017c43f4c110 .functor AND 1, L_0000017c43f4c1f0, L_0000017c43f25910, C4<1>, C4<1>;
v0000017c43b99a80_0 .net "S", 0 0, L_0000017c43f4b850;  alias, 1 drivers
v0000017c43b99da0_0 .net "a", 0 0, L_0000017c43f4c1f0;  alias, 1 drivers
v0000017c43b9ba60_0 .net "b", 0 0, L_0000017c43f25910;  alias, 1 drivers
v0000017c43b9a7a0_0 .net "c", 0 0, L_0000017c43f4c110;  alias, 1 drivers
S_0000017c43acee60 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ad1890;
 .timescale 0 0;
P_0000017c43251100 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f4b930 .functor XOR 1, L_0000017c43cf7260, L_0000017c43f26130, C4<0>, C4<0>;
v0000017c43b9c780_0 .net *"_ivl_1", 0 0, L_0000017c43f26130;  1 drivers
S_0000017c43acf630 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4c500 .functor OR 1, L_0000017c43f4c3b0, L_0000017c43f4bf50, C4<0>, C4<0>;
v0000017c43b9c500_0 .net "S", 0 0, L_0000017c43f4aba0;  1 drivers
v0000017c43b9e3a0_0 .net "a", 0 0, L_0000017c43f24290;  1 drivers
v0000017c43b9d540_0 .net "b", 0 0, L_0000017c43f261d0;  1 drivers
v0000017c43b9dd60_0 .net "c", 0 0, L_0000017c43f4c500;  1 drivers
v0000017c43b9dfe0_0 .net "carry_1", 0 0, L_0000017c43f4c3b0;  1 drivers
v0000017c43b9ca00_0 .net "carry_2", 0 0, L_0000017c43f4bf50;  1 drivers
v0000017c43b9d220_0 .net "cin", 0 0, L_0000017c43f24f10;  1 drivers
v0000017c43b9d5e0_0 .net "sum_1", 0 0, L_0000017c43f4bbd0;  1 drivers
S_0000017c43ad2510 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43acf630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4bbd0 .functor XOR 1, L_0000017c43f24290, L_0000017c43f261d0, C4<0>, C4<0>;
L_0000017c43f4c3b0 .functor AND 1, L_0000017c43f24290, L_0000017c43f261d0, C4<1>, C4<1>;
v0000017c43b9e580_0 .net "S", 0 0, L_0000017c43f4bbd0;  alias, 1 drivers
v0000017c43b9c820_0 .net "a", 0 0, L_0000017c43f24290;  alias, 1 drivers
v0000017c43b9df40_0 .net "b", 0 0, L_0000017c43f261d0;  alias, 1 drivers
v0000017c43b9d720_0 .net "c", 0 0, L_0000017c43f4c3b0;  alias, 1 drivers
S_0000017c43ad1bb0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43acf630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4aba0 .functor XOR 1, L_0000017c43f4bbd0, L_0000017c43f24f10, C4<0>, C4<0>;
L_0000017c43f4bf50 .functor AND 1, L_0000017c43f4bbd0, L_0000017c43f24f10, C4<1>, C4<1>;
v0000017c43b9c960_0 .net "S", 0 0, L_0000017c43f4aba0;  alias, 1 drivers
v0000017c43b9c6e0_0 .net "a", 0 0, L_0000017c43f4bbd0;  alias, 1 drivers
v0000017c43b9e260_0 .net "b", 0 0, L_0000017c43f24f10;  alias, 1 drivers
v0000017c43b9c8c0_0 .net "c", 0 0, L_0000017c43f4bf50;  alias, 1 drivers
S_0000017c43acd560 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f47950 .functor AND 1, L_0000017c43f23250, L_0000017c43f228f0, C4<1>, C4<1>;
v0000017c43b9e620_0 .net "X", 0 0, L_0000017c43f23250;  alias, 1 drivers
v0000017c43b9e6c0_0 .net "Y", 0 0, L_0000017c43f228f0;  alias, 1 drivers
v0000017c43b9d2c0_0 .net "Z", 2 0, L_0000017c43f22490;  alias, 1 drivers
L_0000017c43cf6eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b9e760_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf6eb8;  1 drivers
L_0000017c43cf6f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b9e800_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf6f00;  1 drivers
v0000017c43b9c320_0 .net *"_ivl_9", 0 0, L_0000017c43f47950;  1 drivers
L_0000017c43f22490 .concat8 [ 1 1 1 0], L_0000017c43f47950, L_0000017c43cf6f00, L_0000017c43cf6eb8;
S_0000017c43ad1a20 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f48440 .functor AND 1, L_0000017c43f22030, L_0000017c43f239d0, C4<1>, C4<1>;
v0000017c43b9d680_0 .net "X", 0 0, L_0000017c43f22030;  alias, 1 drivers
v0000017c43b9c640_0 .net "Y", 0 0, L_0000017c43f239d0;  alias, 1 drivers
v0000017c43b9d900_0 .net "Z", 2 0, L_0000017c43f21ef0;  alias, 1 drivers
L_0000017c43cf6f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b9e8a0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf6f48;  1 drivers
L_0000017c43cf6f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b9da40_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf6f90;  1 drivers
v0000017c43b9cc80_0 .net *"_ivl_9", 0 0, L_0000017c43f48440;  1 drivers
L_0000017c43f21ef0 .concat8 [ 1 1 1 0], L_0000017c43f48440, L_0000017c43cf6f90, L_0000017c43cf6f48;
S_0000017c43ad13e0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f47640 .functor AND 1, o0000017c43b02318, o0000017c43b02348, C4<1>, C4<1>;
v0000017c43b9cdc0_0 .net "X", 0 0, o0000017c43b02318;  alias, 0 drivers
v0000017c43b9c3c0_0 .net "Y", 0 0, o0000017c43b02348;  alias, 0 drivers
v0000017c43b9d360_0 .net "Z", 2 0, L_0000017c43f22530;  alias, 1 drivers
L_0000017c43cf6fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b9d4a0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf6fd8;  1 drivers
L_0000017c43cf7020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b9c460_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf7020;  1 drivers
v0000017c43b9de00_0 .net *"_ivl_9", 0 0, L_0000017c43f47640;  1 drivers
L_0000017c43f22530 .concat8 [ 1 1 1 0], L_0000017c43f47640, L_0000017c43cf7020, L_0000017c43cf6fd8;
S_0000017c43ad02b0 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a78030 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a78068 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a780a0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43b9db80_0 .net *"_ivl_0", 4 0, L_0000017c43f23c50;  1 drivers
L_0000017c43cf70f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b9d180_0 .net *"_ivl_3", 1 0, L_0000017c43cf70f8;  1 drivers
v0000017c43b9c140_0 .net *"_ivl_6", 2 0, L_0000017c43f22990;  1 drivers
L_0000017c43cf7140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b9cd20_0 .net *"_ivl_8", 1 0, L_0000017c43cf7140;  1 drivers
v0000017c43b9ce60_0 .net "a", 2 0, L_0000017c43f22490;  alias, 1 drivers
v0000017c43b9cf00_0 .net "a_out", 4 0, L_0000017c43f219f0;  alias, 1 drivers
L_0000017c43f23c50 .concat [ 3 2 0 0], L_0000017c43f22490, L_0000017c43cf70f8;
L_0000017c43f22990 .part L_0000017c43f23c50, 0, 3;
L_0000017c43f219f0 .concat [ 2 3 0 0], L_0000017c43cf7140, L_0000017c43f22990;
S_0000017c43ad1ed0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a78660 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a78698 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a786d0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43b9c1e0_0 .net *"_ivl_0", 4 0, L_0000017c43f22fd0;  1 drivers
L_0000017c43cf7188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43b9e4e0_0 .net *"_ivl_3", 1 0, L_0000017c43cf7188;  1 drivers
v0000017c43b9dc20_0 .net *"_ivl_6", 3 0, L_0000017c43f22a30;  1 drivers
L_0000017c43cf71d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43b9dcc0_0 .net *"_ivl_8", 0 0, L_0000017c43cf71d0;  1 drivers
v0000017c43b9cfa0_0 .net "a", 2 0, L_0000017c43f22b70;  alias, 1 drivers
v0000017c43b9d400_0 .net "a_out", 4 0, L_0000017c43f22ad0;  alias, 1 drivers
L_0000017c43f22fd0 .concat [ 3 2 0 0], L_0000017c43f22b70, L_0000017c43cf7188;
L_0000017c43f22a30 .part L_0000017c43f22fd0, 0, 4;
L_0000017c43f22ad0 .concat [ 1 4 0 0], L_0000017c43cf71d0, L_0000017c43f22a30;
S_0000017c43acff90 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43acc2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250440 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf70b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f49e80 .functor BUFZ 1, L_0000017c43cf70b0, C4<0>, C4<0>, C4<0>;
v0000017c43b9f3e0_0 .net "S", 2 0, L_0000017c43f22b70;  alias, 1 drivers
v0000017c43b9f5c0_0 .net *"_ivl_0", 0 0, L_0000017c43f4a900;  1 drivers
v0000017c43ba0c40_0 .net *"_ivl_10", 0 0, L_0000017c43f4a0b0;  1 drivers
v0000017c43b9ee40_0 .net *"_ivl_20", 0 0, L_0000017c43f49e10;  1 drivers
v0000017c43ba0ce0_0 .net *"_ivl_36", 0 0, L_0000017c43f49e80;  1 drivers
v0000017c43b9f660_0 .net "a", 2 0, L_0000017c43f22530;  alias, 1 drivers
v0000017c43ba0420_0 .net "b", 2 0, L_0000017c43f21950;  alias, 1 drivers
v0000017c43b9f840_0 .net "b1", 2 0, L_0000017c43f234d0;  1 drivers
v0000017c43ba0560_0 .net "c", 0 0, L_0000017c43f22850;  alias, 1 drivers
v0000017c43ba06a0_0 .net "cin", 0 0, L_0000017c43cf70b0;  1 drivers
v0000017c43b9fd40_0 .net "co", 3 0, L_0000017c43f22f30;  1 drivers
L_0000017c43f23a70 .part L_0000017c43f21950, 0, 1;
L_0000017c43f22d50 .part L_0000017c43f22530, 0, 1;
L_0000017c43f22e90 .part L_0000017c43f234d0, 0, 1;
L_0000017c43f222b0 .part L_0000017c43f22f30, 0, 1;
L_0000017c43f227b0 .part L_0000017c43f21950, 1, 1;
L_0000017c43f23570 .part L_0000017c43f22530, 1, 1;
L_0000017c43f23ed0 .part L_0000017c43f234d0, 1, 1;
L_0000017c43f23bb0 .part L_0000017c43f22f30, 1, 1;
L_0000017c43f234d0 .concat8 [ 1 1 1 0], L_0000017c43f4a900, L_0000017c43f4a0b0, L_0000017c43f49e10;
L_0000017c43f240b0 .part L_0000017c43f21950, 2, 1;
L_0000017c43f223f0 .part L_0000017c43f22530, 2, 1;
L_0000017c43f24010 .part L_0000017c43f234d0, 2, 1;
L_0000017c43f22710 .part L_0000017c43f22f30, 2, 1;
L_0000017c43f22b70 .concat8 [ 1 1 1 0], L_0000017c43f495c0, L_0000017c43f4a040, L_0000017c43f494e0;
L_0000017c43f22f30 .concat8 [ 1 1 1 1], L_0000017c43f49e80, L_0000017c43f498d0, L_0000017c43f4a660, L_0000017c43f49a90;
L_0000017c43f22850 .part L_0000017c43f22f30, 3, 1;
S_0000017c43ad0da0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43acff90;
 .timescale 0 0;
P_0000017c43250880 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4a900 .functor XOR 1, L_0000017c43cf70b0, L_0000017c43f23a70, C4<0>, C4<0>;
v0000017c43b9f2a0_0 .net *"_ivl_1", 0 0, L_0000017c43f23a70;  1 drivers
S_0000017c43acdba0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f498d0 .functor OR 1, L_0000017c43f49a20, L_0000017c43f49160, C4<0>, C4<0>;
v0000017c43ba0380_0 .net "S", 0 0, L_0000017c43f495c0;  1 drivers
v0000017c43ba07e0_0 .net "a", 0 0, L_0000017c43f22d50;  1 drivers
v0000017c43ba0600_0 .net "b", 0 0, L_0000017c43f22e90;  1 drivers
v0000017c43ba1000_0 .net "c", 0 0, L_0000017c43f498d0;  1 drivers
v0000017c43b9eb20_0 .net "carry_1", 0 0, L_0000017c43f49a20;  1 drivers
v0000017c43b9ec60_0 .net "carry_2", 0 0, L_0000017c43f49160;  1 drivers
v0000017c43b9fac0_0 .net "cin", 0 0, L_0000017c43f222b0;  1 drivers
v0000017c43ba09c0_0 .net "sum_1", 0 0, L_0000017c43f49780;  1 drivers
S_0000017c43ad1700 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43acdba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49780 .functor XOR 1, L_0000017c43f22d50, L_0000017c43f22e90, C4<0>, C4<0>;
L_0000017c43f49a20 .functor AND 1, L_0000017c43f22d50, L_0000017c43f22e90, C4<1>, C4<1>;
v0000017c43b9dea0_0 .net "S", 0 0, L_0000017c43f49780;  alias, 1 drivers
v0000017c43b9e1c0_0 .net "a", 0 0, L_0000017c43f22d50;  alias, 1 drivers
v0000017c43b9e120_0 .net "b", 0 0, L_0000017c43f22e90;  alias, 1 drivers
v0000017c43b9e300_0 .net "c", 0 0, L_0000017c43f49a20;  alias, 1 drivers
S_0000017c43ad2b50 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43acdba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f495c0 .functor XOR 1, L_0000017c43f49780, L_0000017c43f222b0, C4<0>, C4<0>;
L_0000017c43f49160 .functor AND 1, L_0000017c43f49780, L_0000017c43f222b0, C4<1>, C4<1>;
v0000017c43b9fa20_0 .net "S", 0 0, L_0000017c43f495c0;  alias, 1 drivers
v0000017c43ba0060_0 .net "a", 0 0, L_0000017c43f49780;  alias, 1 drivers
v0000017c43ba0e20_0 .net "b", 0 0, L_0000017c43f222b0;  alias, 1 drivers
v0000017c43ba0b00_0 .net "c", 0 0, L_0000017c43f49160;  alias, 1 drivers
S_0000017c43ad0440 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43acff90;
 .timescale 0 0;
P_0000017c43250cc0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4a0b0 .functor XOR 1, L_0000017c43cf70b0, L_0000017c43f227b0, C4<0>, C4<0>;
v0000017c43ba0880_0 .net *"_ivl_1", 0 0, L_0000017c43f227b0;  1 drivers
S_0000017c43ad0120 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad0440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4a660 .functor OR 1, L_0000017c43f49860, L_0000017c43f49da0, C4<0>, C4<0>;
v0000017c43b9eee0_0 .net "S", 0 0, L_0000017c43f4a040;  1 drivers
v0000017c43ba0a60_0 .net "a", 0 0, L_0000017c43f23570;  1 drivers
v0000017c43b9f0c0_0 .net "b", 0 0, L_0000017c43f23ed0;  1 drivers
v0000017c43ba0f60_0 .net "c", 0 0, L_0000017c43f4a660;  1 drivers
v0000017c43b9f160_0 .net "carry_1", 0 0, L_0000017c43f49860;  1 drivers
v0000017c43ba0740_0 .net "carry_2", 0 0, L_0000017c43f49da0;  1 drivers
v0000017c43ba0ba0_0 .net "cin", 0 0, L_0000017c43f23bb0;  1 drivers
v0000017c43ba0100_0 .net "sum_1", 0 0, L_0000017c43f49010;  1 drivers
S_0000017c43ad2ce0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad0120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f49010 .functor XOR 1, L_0000017c43f23570, L_0000017c43f23ed0, C4<0>, C4<0>;
L_0000017c43f49860 .functor AND 1, L_0000017c43f23570, L_0000017c43f23ed0, C4<1>, C4<1>;
v0000017c43b9ef80_0 .net "S", 0 0, L_0000017c43f49010;  alias, 1 drivers
v0000017c43b9f700_0 .net "a", 0 0, L_0000017c43f23570;  alias, 1 drivers
v0000017c43b9f020_0 .net "b", 0 0, L_0000017c43f23ed0;  alias, 1 drivers
v0000017c43b9f8e0_0 .net "c", 0 0, L_0000017c43f49860;  alias, 1 drivers
S_0000017c43ad3190 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad0120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4a040 .functor XOR 1, L_0000017c43f49010, L_0000017c43f23bb0, C4<0>, C4<0>;
L_0000017c43f49da0 .functor AND 1, L_0000017c43f49010, L_0000017c43f23bb0, C4<1>, C4<1>;
v0000017c43b9fb60_0 .net "S", 0 0, L_0000017c43f4a040;  alias, 1 drivers
v0000017c43ba0240_0 .net "a", 0 0, L_0000017c43f49010;  alias, 1 drivers
v0000017c43b9f520_0 .net "b", 0 0, L_0000017c43f23bb0;  alias, 1 drivers
v0000017c43ba0ec0_0 .net "c", 0 0, L_0000017c43f49da0;  alias, 1 drivers
S_0000017c43ad05d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43acff90;
 .timescale 0 0;
P_0000017c43250d80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f49e10 .functor XOR 1, L_0000017c43cf70b0, L_0000017c43f240b0, C4<0>, C4<0>;
v0000017c43b9e9e0_0 .net *"_ivl_1", 0 0, L_0000017c43f240b0;  1 drivers
S_0000017c43ace9b0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f49a90 .functor OR 1, L_0000017c43f4a3c0, L_0000017c43f49b70, C4<0>, C4<0>;
v0000017c43ba04c0_0 .net "S", 0 0, L_0000017c43f494e0;  1 drivers
v0000017c43ba02e0_0 .net "a", 0 0, L_0000017c43f223f0;  1 drivers
v0000017c43b9ea80_0 .net "b", 0 0, L_0000017c43f24010;  1 drivers
v0000017c43b9ebc0_0 .net "c", 0 0, L_0000017c43f49a90;  1 drivers
v0000017c43b9f480_0 .net "carry_1", 0 0, L_0000017c43f4a3c0;  1 drivers
v0000017c43b9fc00_0 .net "carry_2", 0 0, L_0000017c43f49b70;  1 drivers
v0000017c43b9f340_0 .net "cin", 0 0, L_0000017c43f22710;  1 drivers
v0000017c43b9e940_0 .net "sum_1", 0 0, L_0000017c43f4a6d0;  1 drivers
S_0000017c43ad3320 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ace9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4a6d0 .functor XOR 1, L_0000017c43f223f0, L_0000017c43f24010, C4<0>, C4<0>;
L_0000017c43f4a3c0 .functor AND 1, L_0000017c43f223f0, L_0000017c43f24010, C4<1>, C4<1>;
v0000017c43b9f980_0 .net "S", 0 0, L_0000017c43f4a6d0;  alias, 1 drivers
v0000017c43b9eda0_0 .net "a", 0 0, L_0000017c43f223f0;  alias, 1 drivers
v0000017c43b9fca0_0 .net "b", 0 0, L_0000017c43f24010;  alias, 1 drivers
v0000017c43b9f7a0_0 .net "c", 0 0, L_0000017c43f4a3c0;  alias, 1 drivers
S_0000017c43acd0b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ace9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f494e0 .functor XOR 1, L_0000017c43f4a6d0, L_0000017c43f22710, C4<0>, C4<0>;
L_0000017c43f49b70 .functor AND 1, L_0000017c43f4a6d0, L_0000017c43f22710, C4<1>, C4<1>;
v0000017c43ba10a0_0 .net "S", 0 0, L_0000017c43f494e0;  alias, 1 drivers
v0000017c43ba0920_0 .net "a", 0 0, L_0000017c43f4a6d0;  alias, 1 drivers
v0000017c43ba01a0_0 .net "b", 0 0, L_0000017c43f22710;  alias, 1 drivers
v0000017c43b9f200_0 .net "c", 0 0, L_0000017c43f49b70;  alias, 1 drivers
S_0000017c43acd240 .scope module, "k3" "karatsuba_2" 2 117, 2 141 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "X";
    .port_info 1 /INPUT 3 "Y";
    .port_info 2 /OUTPUT 5 "Z";
v0000017c43bb1720_0 .net "F1", 4 0, L_0000017c43f27b70;  1 drivers
v0000017c43bb2580_0 .net "F2", 4 0, L_0000017c43f28110;  1 drivers
o0000017c43b07f88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000017c43bb05a0_0 .net "F3", 4 0, o0000017c43b07f88;  0 drivers
v0000017c43bb23a0_0 .net "X", 2 0, L_0000017c43f1ce50;  alias, 1 drivers
v0000017c43bb17c0_0 .net "Xl", 0 0, L_0000017c43f250f0;  1 drivers
o0000017c43b083a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43bb1d60_0 .net "Xm", 0 0, o0000017c43b083a8;  0 drivers
v0000017c43bb1f40_0 .net "Xm1", 0 0, L_0000017c43f4ab30;  1 drivers
v0000017c43bb08c0_0 .net "Xms", 2 0, L_0000017c43f28890;  1 drivers
v0000017c43bb1cc0_0 .net "Xr", 0 0, L_0000017c43f26270;  1 drivers
v0000017c43bb1900_0 .net "Y", 2 0, L_0000017c43f1d850;  alias, 1 drivers
v0000017c43bb1ea0_0 .net "Yl", 0 0, L_0000017c43f248d0;  1 drivers
o0000017c43b083d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c43bb2120_0 .net "Ym", 0 0, o0000017c43b083d8;  0 drivers
v0000017c43bb0a00_0 .net "Ym1", 0 0, L_0000017c43f4ad60;  1 drivers
v0000017c43bb0780_0 .net "Yr", 0 0, L_0000017c43f24830;  1 drivers
v0000017c43bb2620_0 .net "Z", 4 0, L_0000017c43f29470;  alias, 1 drivers
v0000017c43bb1fe0_0 .net "Z1", 2 0, L_0000017c43f25190;  1 drivers
v0000017c43bb1400_0 .net "Z2", 2 0, L_0000017c43f24330;  1 drivers
v0000017c43bb2260_0 .net "Z3", 2 0, L_0000017c43f25690;  1 drivers
v0000017c43bb2300_0 .net "ZF", 4 0, L_0000017c43f27ad0;  1 drivers
v0000017c43bb0be0_0 .net "bin", 0 0, L_0000017c43f287f0;  1 drivers
v0000017c43bb2440_0 .net "cout1", 0 0, L_0000017c43f26450;  1 drivers
v0000017c43bb2760_0 .net "cout2", 0 0, L_0000017c43f264f0;  1 drivers
v0000017c43bb2800_0 .net "cout3", 0 0, L_0000017c43f272b0;  1 drivers
v0000017c43bb28a0_0 .net "cout4", 0 0, L_0000017c43f27cb0;  1 drivers
v0000017c43bb01e0_0 .net "cout5", 0 0, L_0000017c43f2af50;  1 drivers
v0000017c43bb0280_0 .net "sub_ans", 2 0, L_0000017c43f284d0;  1 drivers
L_0000017c43f26270 .part L_0000017c43f1ce50, 1, 1;
L_0000017c43f250f0 .part L_0000017c43f1ce50, 0, 1;
L_0000017c43f24830 .part L_0000017c43f1d850, 1, 1;
L_0000017c43f248d0 .part L_0000017c43f1d850, 0, 1;
S_0000017c43aceb40 .scope module, "add1" "rca_Nbit" 2 155, 2 233 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250e00 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf72a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4b770 .functor BUFZ 1, L_0000017c43cf72a8, C4<0>, C4<0>, C4<0>;
v0000017c43ba33a0_0 .net "S", 0 0, L_0000017c43f4ab30;  alias, 1 drivers
v0000017c43ba1320_0 .net *"_ivl_7", 0 0, L_0000017c43f4b770;  1 drivers
v0000017c43ba3620_0 .net "a", 0 0, L_0000017c43f26270;  alias, 1 drivers
v0000017c43ba22c0_0 .net "b", 0 0, L_0000017c43f250f0;  alias, 1 drivers
v0000017c43ba3580_0 .net "b1", 0 0, L_0000017c43f4c2d0;  1 drivers
v0000017c43ba3800_0 .net "c", 0 0, L_0000017c43f26450;  alias, 1 drivers
v0000017c43ba2fe0_0 .net "cin", 0 0, L_0000017c43cf72a8;  1 drivers
v0000017c43ba1460_0 .net "co", 1 0, L_0000017c43f263b0;  1 drivers
L_0000017c43f26310 .part L_0000017c43f263b0, 0, 1;
L_0000017c43f263b0 .concat8 [ 1 1 0 0], L_0000017c43f4b770, L_0000017c43f4c340;
L_0000017c43f26450 .part L_0000017c43f263b0, 1, 1;
S_0000017c43ace1e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43aceb40;
 .timescale 0 0;
P_0000017c432503c0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4c2d0 .functor XOR 1, L_0000017c43cf72a8, L_0000017c43f250f0, C4<0>, C4<0>;
S_0000017c43acd880 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ace1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4c340 .functor OR 1, L_0000017c43f4c650, L_0000017c43f4c180, C4<0>, C4<0>;
v0000017c43ba2220_0 .net "S", 0 0, L_0000017c43f4ab30;  alias, 1 drivers
v0000017c43ba3440_0 .net "a", 0 0, L_0000017c43f26270;  alias, 1 drivers
v0000017c43ba2a40_0 .net "b", 0 0, L_0000017c43f4c2d0;  alias, 1 drivers
v0000017c43ba11e0_0 .net "c", 0 0, L_0000017c43f4c340;  1 drivers
v0000017c43ba3120_0 .net "carry_1", 0 0, L_0000017c43f4c650;  1 drivers
v0000017c43ba29a0_0 .net "carry_2", 0 0, L_0000017c43f4c180;  1 drivers
v0000017c43ba36c0_0 .net "cin", 0 0, L_0000017c43f26310;  1 drivers
v0000017c43ba1c80_0 .net "sum_1", 0 0, L_0000017c43f4b0e0;  1 drivers
S_0000017c43ad0760 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43acd880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4b0e0 .functor XOR 1, L_0000017c43f26270, L_0000017c43f4c2d0, C4<0>, C4<0>;
L_0000017c43f4c650 .functor AND 1, L_0000017c43f26270, L_0000017c43f4c2d0, C4<1>, C4<1>;
v0000017c43ba2f40_0 .net "S", 0 0, L_0000017c43f4b0e0;  alias, 1 drivers
v0000017c43ba1820_0 .net "a", 0 0, L_0000017c43f26270;  alias, 1 drivers
v0000017c43ba20e0_0 .net "b", 0 0, L_0000017c43f4c2d0;  alias, 1 drivers
v0000017c43ba1be0_0 .net "c", 0 0, L_0000017c43f4c650;  alias, 1 drivers
S_0000017c43acdd30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43acd880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4ab30 .functor XOR 1, L_0000017c43f4b0e0, L_0000017c43f26310, C4<0>, C4<0>;
L_0000017c43f4c180 .functor AND 1, L_0000017c43f4b0e0, L_0000017c43f26310, C4<1>, C4<1>;
v0000017c43ba18c0_0 .net "S", 0 0, L_0000017c43f4ab30;  alias, 1 drivers
v0000017c43ba2180_0 .net "a", 0 0, L_0000017c43f4b0e0;  alias, 1 drivers
v0000017c43ba15a0_0 .net "b", 0 0, L_0000017c43f26310;  alias, 1 drivers
v0000017c43ba24a0_0 .net "c", 0 0, L_0000017c43f4c180;  alias, 1 drivers
S_0000017c43acdec0 .scope module, "add2" "rca_Nbit" 2 156, 2 233 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43251040 .param/l "N" 0 2 233, +C4<00000000000000000000000000000001>;
L_0000017c43cf72f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4af90 .functor BUFZ 1, L_0000017c43cf72f0, C4<0>, C4<0>, C4<0>;
v0000017c43ba2ae0_0 .net "S", 0 0, L_0000017c43f4ad60;  alias, 1 drivers
v0000017c43ba2b80_0 .net *"_ivl_7", 0 0, L_0000017c43f4af90;  1 drivers
v0000017c43ba2c20_0 .net "a", 0 0, L_0000017c43f24830;  alias, 1 drivers
v0000017c43ba2cc0_0 .net "b", 0 0, L_0000017c43f248d0;  alias, 1 drivers
v0000017c43ba42a0_0 .net "b1", 0 0, L_0000017c43f4b700;  1 drivers
v0000017c43ba4d40_0 .net "c", 0 0, L_0000017c43f264f0;  alias, 1 drivers
v0000017c43ba3c60_0 .net "cin", 0 0, L_0000017c43cf72f0;  1 drivers
v0000017c43ba3f80_0 .net "co", 1 0, L_0000017c43f24bf0;  1 drivers
L_0000017c43f255f0 .part L_0000017c43f24bf0, 0, 1;
L_0000017c43f24bf0 .concat8 [ 1 1 0 0], L_0000017c43f4af90, L_0000017c43f4b9a0;
L_0000017c43f264f0 .part L_0000017c43f24bf0, 1, 1;
S_0000017c43acecd0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43acdec0;
 .timescale 0 0;
P_0000017c43250e80 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4b700 .functor XOR 1, L_0000017c43cf72f0, L_0000017c43f248d0, C4<0>, C4<0>;
S_0000017c43ace050 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43acecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4b9a0 .functor OR 1, L_0000017c43f4b150, L_0000017c43f4ac80, C4<0>, C4<0>;
v0000017c43ba25e0_0 .net "S", 0 0, L_0000017c43f4ad60;  alias, 1 drivers
v0000017c43ba2680_0 .net "a", 0 0, L_0000017c43f24830;  alias, 1 drivers
v0000017c43ba16e0_0 .net "b", 0 0, L_0000017c43f4b700;  alias, 1 drivers
v0000017c43ba2720_0 .net "c", 0 0, L_0000017c43f4b9a0;  1 drivers
v0000017c43ba1960_0 .net "carry_1", 0 0, L_0000017c43f4b150;  1 drivers
v0000017c43ba2860_0 .net "carry_2", 0 0, L_0000017c43f4ac80;  1 drivers
v0000017c43ba1a00_0 .net "cin", 0 0, L_0000017c43f255f0;  1 drivers
v0000017c43ba2900_0 .net "sum_1", 0 0, L_0000017c43f4baf0;  1 drivers
S_0000017c43ace370 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ace050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4baf0 .functor XOR 1, L_0000017c43f24830, L_0000017c43f4b700, C4<0>, C4<0>;
L_0000017c43f4b150 .functor AND 1, L_0000017c43f24830, L_0000017c43f4b700, C4<1>, C4<1>;
v0000017c43ba1500_0 .net "S", 0 0, L_0000017c43f4baf0;  alias, 1 drivers
v0000017c43ba3080_0 .net "a", 0 0, L_0000017c43f24830;  alias, 1 drivers
v0000017c43ba1dc0_0 .net "b", 0 0, L_0000017c43f4b700;  alias, 1 drivers
v0000017c43ba1b40_0 .net "c", 0 0, L_0000017c43f4b150;  alias, 1 drivers
S_0000017c43ad4a90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ace050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4ad60 .functor XOR 1, L_0000017c43f4baf0, L_0000017c43f255f0, C4<0>, C4<0>;
L_0000017c43f4ac80 .functor AND 1, L_0000017c43f4baf0, L_0000017c43f255f0, C4<1>, C4<1>;
v0000017c43ba1fa0_0 .net "S", 0 0, L_0000017c43f4ad60;  alias, 1 drivers
v0000017c43ba1640_0 .net "a", 0 0, L_0000017c43f4baf0;  alias, 1 drivers
v0000017c43ba2400_0 .net "b", 0 0, L_0000017c43f255f0;  alias, 1 drivers
v0000017c43ba2540_0 .net "c", 0 0, L_0000017c43f4ac80;  alias, 1 drivers
S_0000017c43ad7c90 .scope module, "add3" "rca_Nbit" 2 165, 2 233 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250f40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf74e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4cf80 .functor BUFZ 1, L_0000017c43cf74e8, C4<0>, C4<0>, C4<0>;
v0000017c43ba57e0_0 .net "S", 2 0, L_0000017c43f28890;  alias, 1 drivers
v0000017c43ba5c40_0 .net *"_ivl_0", 0 0, L_0000017c43f4be00;  1 drivers
v0000017c43ba60a0_0 .net *"_ivl_10", 0 0, L_0000017c43f4add0;  1 drivers
v0000017c43ba5e20_0 .net *"_ivl_20", 0 0, L_0000017c43f4b1c0;  1 drivers
v0000017c43ba6000_0 .net *"_ivl_36", 0 0, L_0000017c43f4cf80;  1 drivers
v0000017c43ba39e0_0 .net "a", 2 0, L_0000017c43f25190;  alias, 1 drivers
v0000017c43ba3ee0_0 .net "b", 2 0, L_0000017c43f24330;  alias, 1 drivers
v0000017c43ba3da0_0 .net "b1", 2 0, L_0000017c43f26630;  1 drivers
v0000017c43ba3e40_0 .net "c", 0 0, L_0000017c43f272b0;  alias, 1 drivers
v0000017c43ba86c0_0 .net "cin", 0 0, L_0000017c43cf74e8;  1 drivers
v0000017c43ba6820_0 .net "co", 3 0, L_0000017c43f28250;  1 drivers
L_0000017c43f259b0 .part L_0000017c43f24330, 0, 1;
L_0000017c43f25230 .part L_0000017c43f25190, 0, 1;
L_0000017c43f252d0 .part L_0000017c43f26630, 0, 1;
L_0000017c43f25370 .part L_0000017c43f28250, 0, 1;
L_0000017c43f25410 .part L_0000017c43f24330, 1, 1;
L_0000017c43f25c30 .part L_0000017c43f25190, 1, 1;
L_0000017c43f241f0 .part L_0000017c43f26630, 1, 1;
L_0000017c43f25cd0 .part L_0000017c43f28250, 1, 1;
L_0000017c43f26630 .concat8 [ 1 1 1 0], L_0000017c43f4be00, L_0000017c43f4add0, L_0000017c43f4b1c0;
L_0000017c43f266d0 .part L_0000017c43f24330, 2, 1;
L_0000017c43f24150 .part L_0000017c43f25190, 2, 1;
L_0000017c43f268b0 .part L_0000017c43f26630, 2, 1;
L_0000017c43f28390 .part L_0000017c43f28250, 2, 1;
L_0000017c43f28890 .concat8 [ 1 1 1 0], L_0000017c43f4acf0, L_0000017c43f4ae40, L_0000017c43f4b7e0;
L_0000017c43f28250 .concat8 [ 1 1 1 1], L_0000017c43f4cf80, L_0000017c43f4b540, L_0000017c43f4b000, L_0000017c43f4d0d0;
L_0000017c43f272b0 .part L_0000017c43f28250, 3, 1;
S_0000017c43ad8aa0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ad7c90;
 .timescale 0 0;
P_0000017c43250480 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4be00 .functor XOR 1, L_0000017c43cf74e8, L_0000017c43f259b0, C4<0>, C4<0>;
v0000017c43ba4980_0 .net *"_ivl_1", 0 0, L_0000017c43f259b0;  1 drivers
S_0000017c43ad8dc0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad8aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4b540 .functor OR 1, L_0000017c43f4c490, L_0000017c43f4b4d0, C4<0>, C4<0>;
v0000017c43ba5560_0 .net "S", 0 0, L_0000017c43f4acf0;  1 drivers
v0000017c43ba40c0_0 .net "a", 0 0, L_0000017c43f25230;  1 drivers
v0000017c43ba5240_0 .net "b", 0 0, L_0000017c43f252d0;  1 drivers
v0000017c43ba4e80_0 .net "c", 0 0, L_0000017c43f4b540;  1 drivers
v0000017c43ba43e0_0 .net "carry_1", 0 0, L_0000017c43f4c490;  1 drivers
v0000017c43ba5920_0 .net "carry_2", 0 0, L_0000017c43f4b4d0;  1 drivers
v0000017c43ba4160_0 .net "cin", 0 0, L_0000017c43f25370;  1 drivers
v0000017c43ba4f20_0 .net "sum_1", 0 0, L_0000017c43f4b460;  1 drivers
S_0000017c43ad3af0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad8dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4b460 .functor XOR 1, L_0000017c43f25230, L_0000017c43f252d0, C4<0>, C4<0>;
L_0000017c43f4c490 .functor AND 1, L_0000017c43f25230, L_0000017c43f252d0, C4<1>, C4<1>;
v0000017c43ba4de0_0 .net "S", 0 0, L_0000017c43f4b460;  alias, 1 drivers
v0000017c43ba5880_0 .net "a", 0 0, L_0000017c43f25230;  alias, 1 drivers
v0000017c43ba5420_0 .net "b", 0 0, L_0000017c43f252d0;  alias, 1 drivers
v0000017c43ba5b00_0 .net "c", 0 0, L_0000017c43f4c490;  alias, 1 drivers
S_0000017c43ad58a0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad8dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4acf0 .functor XOR 1, L_0000017c43f4b460, L_0000017c43f25370, C4<0>, C4<0>;
L_0000017c43f4b4d0 .functor AND 1, L_0000017c43f4b460, L_0000017c43f25370, C4<1>, C4<1>;
v0000017c43ba4020_0 .net "S", 0 0, L_0000017c43f4acf0;  alias, 1 drivers
v0000017c43ba5ec0_0 .net "a", 0 0, L_0000017c43f4b460;  alias, 1 drivers
v0000017c43ba3d00_0 .net "b", 0 0, L_0000017c43f25370;  alias, 1 drivers
v0000017c43ba51a0_0 .net "c", 0 0, L_0000017c43f4b4d0;  alias, 1 drivers
S_0000017c43ad8c30 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ad7c90;
 .timescale 0 0;
P_0000017c43251080 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4add0 .functor XOR 1, L_0000017c43cf74e8, L_0000017c43f25410, C4<0>, C4<0>;
v0000017c43ba5380_0 .net *"_ivl_1", 0 0, L_0000017c43f25410;  1 drivers
S_0000017c43ad53f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad8c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4b000 .functor OR 1, L_0000017c43f4bb60, L_0000017c43f4c030, C4<0>, C4<0>;
v0000017c43ba5d80_0 .net "S", 0 0, L_0000017c43f4ae40;  1 drivers
v0000017c43ba59c0_0 .net "a", 0 0, L_0000017c43f25c30;  1 drivers
v0000017c43ba45c0_0 .net "b", 0 0, L_0000017c43f241f0;  1 drivers
v0000017c43ba4340_0 .net "c", 0 0, L_0000017c43f4b000;  1 drivers
v0000017c43ba52e0_0 .net "carry_1", 0 0, L_0000017c43f4bb60;  1 drivers
v0000017c43ba4520_0 .net "carry_2", 0 0, L_0000017c43f4c030;  1 drivers
v0000017c43ba4200_0 .net "cin", 0 0, L_0000017c43f25cd0;  1 drivers
v0000017c43ba5a60_0 .net "sum_1", 0 0, L_0000017c43f4ba80;  1 drivers
S_0000017c43ad4900 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4ba80 .functor XOR 1, L_0000017c43f25c30, L_0000017c43f241f0, C4<0>, C4<0>;
L_0000017c43f4bb60 .functor AND 1, L_0000017c43f25c30, L_0000017c43f241f0, C4<1>, C4<1>;
v0000017c43ba3940_0 .net "S", 0 0, L_0000017c43f4ba80;  alias, 1 drivers
v0000017c43ba4a20_0 .net "a", 0 0, L_0000017c43f25c30;  alias, 1 drivers
v0000017c43ba4fc0_0 .net "b", 0 0, L_0000017c43f241f0;  alias, 1 drivers
v0000017c43ba4480_0 .net "c", 0 0, L_0000017c43f4bb60;  alias, 1 drivers
S_0000017c43ad4450 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4ae40 .functor XOR 1, L_0000017c43f4ba80, L_0000017c43f25cd0, C4<0>, C4<0>;
L_0000017c43f4c030 .functor AND 1, L_0000017c43f4ba80, L_0000017c43f25cd0, C4<1>, C4<1>;
v0000017c43ba3a80_0 .net "S", 0 0, L_0000017c43f4ae40;  alias, 1 drivers
v0000017c43ba3b20_0 .net "a", 0 0, L_0000017c43f4ba80;  alias, 1 drivers
v0000017c43ba5f60_0 .net "b", 0 0, L_0000017c43f25cd0;  alias, 1 drivers
v0000017c43ba4ac0_0 .net "c", 0 0, L_0000017c43f4c030;  alias, 1 drivers
S_0000017c43ad5580 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ad7c90;
 .timescale 0 0;
P_0000017c432510c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f4b1c0 .functor XOR 1, L_0000017c43cf74e8, L_0000017c43f266d0, C4<0>, C4<0>;
v0000017c43ba5ba0_0 .net *"_ivl_1", 0 0, L_0000017c43f266d0;  1 drivers
S_0000017c43ad74c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad5580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4d0d0 .functor OR 1, L_0000017c43f4b310, L_0000017c43f4c810, C4<0>, C4<0>;
v0000017c43ba56a0_0 .net "S", 0 0, L_0000017c43f4b7e0;  1 drivers
v0000017c43ba48e0_0 .net "a", 0 0, L_0000017c43f24150;  1 drivers
v0000017c43ba4b60_0 .net "b", 0 0, L_0000017c43f268b0;  1 drivers
v0000017c43ba5740_0 .net "c", 0 0, L_0000017c43f4d0d0;  1 drivers
v0000017c43ba5600_0 .net "carry_1", 0 0, L_0000017c43f4b310;  1 drivers
v0000017c43ba4c00_0 .net "carry_2", 0 0, L_0000017c43f4c810;  1 drivers
v0000017c43ba4ca0_0 .net "cin", 0 0, L_0000017c43f28390;  1 drivers
v0000017c43ba54c0_0 .net "sum_1", 0 0, L_0000017c43f4b230;  1 drivers
S_0000017c43ad3c80 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad74c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4b230 .functor XOR 1, L_0000017c43f24150, L_0000017c43f268b0, C4<0>, C4<0>;
L_0000017c43f4b310 .functor AND 1, L_0000017c43f24150, L_0000017c43f268b0, C4<1>, C4<1>;
v0000017c43ba4660_0 .net "S", 0 0, L_0000017c43f4b230;  alias, 1 drivers
v0000017c43ba47a0_0 .net "a", 0 0, L_0000017c43f24150;  alias, 1 drivers
v0000017c43ba5060_0 .net "b", 0 0, L_0000017c43f268b0;  alias, 1 drivers
v0000017c43ba5100_0 .net "c", 0 0, L_0000017c43f4b310;  alias, 1 drivers
S_0000017c43ad4db0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad74c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4b7e0 .functor XOR 1, L_0000017c43f4b230, L_0000017c43f28390, C4<0>, C4<0>;
L_0000017c43f4c810 .functor AND 1, L_0000017c43f4b230, L_0000017c43f28390, C4<1>, C4<1>;
v0000017c43ba5ce0_0 .net "S", 0 0, L_0000017c43f4b7e0;  alias, 1 drivers
v0000017c43ba4700_0 .net "a", 0 0, L_0000017c43f4b230;  alias, 1 drivers
v0000017c43ba3bc0_0 .net "b", 0 0, L_0000017c43f28390;  alias, 1 drivers
v0000017c43ba4840_0 .net "c", 0 0, L_0000017c43f4c810;  alias, 1 drivers
S_0000017c43ad4f40 .scope module, "add4" "rca_Nbit" 2 179, 2 233 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43250580 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf7698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4d920 .functor BUFZ 1, L_0000017c43cf7698, C4<0>, C4<0>, C4<0>;
v0000017c43ba9520_0 .net "S", 4 0, L_0000017c43f27ad0;  alias, 1 drivers
v0000017c43ba9700_0 .net *"_ivl_0", 0 0, L_0000017c43f4dfb0;  1 drivers
v0000017c43ba9840_0 .net *"_ivl_10", 0 0, L_0000017c43f4e1e0;  1 drivers
v0000017c43baa9c0_0 .net *"_ivl_20", 0 0, L_0000017c43f4de60;  1 drivers
v0000017c43ba9660_0 .net *"_ivl_30", 0 0, L_0000017c43f4d760;  1 drivers
v0000017c43baa240_0 .net *"_ivl_40", 0 0, L_0000017c43f4cff0;  1 drivers
v0000017c43ba9b60_0 .net *"_ivl_56", 0 0, L_0000017c43f4d920;  1 drivers
v0000017c43baa380_0 .net "a", 4 0, L_0000017c43f27b70;  alias, 1 drivers
v0000017c43ba95c0_0 .net "b", 4 0, L_0000017c43f28110;  alias, 1 drivers
v0000017c43baab00_0 .net "b1", 4 0, L_0000017c43f28610;  1 drivers
v0000017c43ba97a0_0 .net "c", 0 0, L_0000017c43f27cb0;  alias, 1 drivers
v0000017c43ba8d00_0 .net "cin", 0 0, L_0000017c43cf7698;  1 drivers
v0000017c43ba9a20_0 .net "co", 5 0, L_0000017c43f27850;  1 drivers
L_0000017c43f27530 .part L_0000017c43f28110, 0, 1;
L_0000017c43f27f30 .part L_0000017c43f27b70, 0, 1;
L_0000017c43f26e50 .part L_0000017c43f28610, 0, 1;
L_0000017c43f282f0 .part L_0000017c43f27850, 0, 1;
L_0000017c43f27710 .part L_0000017c43f28110, 1, 1;
L_0000017c43f28bb0 .part L_0000017c43f27b70, 1, 1;
L_0000017c43f28cf0 .part L_0000017c43f28610, 1, 1;
L_0000017c43f28570 .part L_0000017c43f27850, 1, 1;
L_0000017c43f27350 .part L_0000017c43f28110, 2, 1;
L_0000017c43f273f0 .part L_0000017c43f27b70, 2, 1;
L_0000017c43f269f0 .part L_0000017c43f28610, 2, 1;
L_0000017c43f27990 .part L_0000017c43f27850, 2, 1;
L_0000017c43f27490 .part L_0000017c43f28110, 3, 1;
L_0000017c43f281b0 .part L_0000017c43f27b70, 3, 1;
L_0000017c43f28750 .part L_0000017c43f28610, 3, 1;
L_0000017c43f28d90 .part L_0000017c43f27850, 3, 1;
LS_0000017c43f28610_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4dfb0, L_0000017c43f4e1e0, L_0000017c43f4de60, L_0000017c43f4d760;
LS_0000017c43f28610_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4cff0;
L_0000017c43f28610 .concat8 [ 4 1 0 0], LS_0000017c43f28610_0_0, LS_0000017c43f28610_0_4;
L_0000017c43f26ef0 .part L_0000017c43f28110, 4, 1;
L_0000017c43f28ed0 .part L_0000017c43f27b70, 4, 1;
L_0000017c43f270d0 .part L_0000017c43f28610, 4, 1;
L_0000017c43f275d0 .part L_0000017c43f27850, 4, 1;
LS_0000017c43f27ad0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4d530, L_0000017c43f4cd50, L_0000017c43f4d680, L_0000017c43f4e020;
LS_0000017c43f27ad0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4d060;
L_0000017c43f27ad0 .concat8 [ 4 1 0 0], LS_0000017c43f27ad0_0_0, LS_0000017c43f27ad0_0_4;
LS_0000017c43f27850_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4d920, L_0000017c43f4d610, L_0000017c43f4dae0, L_0000017c43f4d8b0;
LS_0000017c43f27850_0_4 .concat8 [ 1 1 0 0], L_0000017c43f4d4c0, L_0000017c43f4cb90;
L_0000017c43f27850 .concat8 [ 4 2 0 0], LS_0000017c43f27850_0_0, LS_0000017c43f27850_0_4;
L_0000017c43f27cb0 .part L_0000017c43f27850, 5, 1;
S_0000017c43ad7330 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ad4f40;
 .timescale 0 0;
P_0000017c43251900 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4dfb0 .functor XOR 1, L_0000017c43cf7698, L_0000017c43f27530, C4<0>, C4<0>;
v0000017c43ba74a0_0 .net *"_ivl_1", 0 0, L_0000017c43f27530;  1 drivers
S_0000017c43ad8460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad7330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4d610 .functor OR 1, L_0000017c43f4ce30, L_0000017c43f4d290, C4<0>, C4<0>;
v0000017c43ba83a0_0 .net "S", 0 0, L_0000017c43f4d530;  1 drivers
v0000017c43ba6780_0 .net "a", 0 0, L_0000017c43f27f30;  1 drivers
v0000017c43ba7f40_0 .net "b", 0 0, L_0000017c43f26e50;  1 drivers
v0000017c43ba72c0_0 .net "c", 0 0, L_0000017c43f4d610;  1 drivers
v0000017c43ba6280_0 .net "carry_1", 0 0, L_0000017c43f4ce30;  1 drivers
v0000017c43ba8760_0 .net "carry_2", 0 0, L_0000017c43f4d290;  1 drivers
v0000017c43ba7360_0 .net "cin", 0 0, L_0000017c43f282f0;  1 drivers
v0000017c43ba68c0_0 .net "sum_1", 0 0, L_0000017c43f4da70;  1 drivers
S_0000017c43ad8f50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4da70 .functor XOR 1, L_0000017c43f27f30, L_0000017c43f26e50, C4<0>, C4<0>;
L_0000017c43f4ce30 .functor AND 1, L_0000017c43f27f30, L_0000017c43f26e50, C4<1>, C4<1>;
v0000017c43ba7180_0 .net "S", 0 0, L_0000017c43f4da70;  alias, 1 drivers
v0000017c43ba7720_0 .net "a", 0 0, L_0000017c43f27f30;  alias, 1 drivers
v0000017c43ba8440_0 .net "b", 0 0, L_0000017c43f26e50;  alias, 1 drivers
v0000017c43ba7ae0_0 .net "c", 0 0, L_0000017c43f4ce30;  alias, 1 drivers
S_0000017c43ad8140 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4d530 .functor XOR 1, L_0000017c43f4da70, L_0000017c43f282f0, C4<0>, C4<0>;
L_0000017c43f4d290 .functor AND 1, L_0000017c43f4da70, L_0000017c43f282f0, C4<1>, C4<1>;
v0000017c43ba7a40_0 .net "S", 0 0, L_0000017c43f4d530;  alias, 1 drivers
v0000017c43ba6140_0 .net "a", 0 0, L_0000017c43f4da70;  alias, 1 drivers
v0000017c43ba7220_0 .net "b", 0 0, L_0000017c43f282f0;  alias, 1 drivers
v0000017c43ba77c0_0 .net "c", 0 0, L_0000017c43f4d290;  alias, 1 drivers
S_0000017c43ad5ee0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ad4f40;
 .timescale 0 0;
P_0000017c43251600 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4e1e0 .functor XOR 1, L_0000017c43cf7698, L_0000017c43f27710, C4<0>, C4<0>;
v0000017c43ba7860_0 .net *"_ivl_1", 0 0, L_0000017c43f27710;  1 drivers
S_0000017c43ad5710 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad5ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4dae0 .functor OR 1, L_0000017c43f4d840, L_0000017c43f4ddf0, C4<0>, C4<0>;
v0000017c43ba81c0_0 .net "S", 0 0, L_0000017c43f4cd50;  1 drivers
v0000017c43ba6f00_0 .net "a", 0 0, L_0000017c43f28bb0;  1 drivers
v0000017c43ba84e0_0 .net "b", 0 0, L_0000017c43f28cf0;  1 drivers
v0000017c43ba6e60_0 .net "c", 0 0, L_0000017c43f4dae0;  1 drivers
v0000017c43ba6fa0_0 .net "carry_1", 0 0, L_0000017c43f4d840;  1 drivers
v0000017c43ba6960_0 .net "carry_2", 0 0, L_0000017c43f4ddf0;  1 drivers
v0000017c43ba6dc0_0 .net "cin", 0 0, L_0000017c43f28570;  1 drivers
v0000017c43ba7680_0 .net "sum_1", 0 0, L_0000017c43f4c9d0;  1 drivers
S_0000017c43ad90e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad5710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4c9d0 .functor XOR 1, L_0000017c43f28bb0, L_0000017c43f28cf0, C4<0>, C4<0>;
L_0000017c43f4d840 .functor AND 1, L_0000017c43f28bb0, L_0000017c43f28cf0, C4<1>, C4<1>;
v0000017c43ba7400_0 .net "S", 0 0, L_0000017c43f4c9d0;  alias, 1 drivers
v0000017c43ba8800_0 .net "a", 0 0, L_0000017c43f28bb0;  alias, 1 drivers
v0000017c43ba8580_0 .net "b", 0 0, L_0000017c43f28cf0;  alias, 1 drivers
v0000017c43ba7540_0 .net "c", 0 0, L_0000017c43f4d840;  alias, 1 drivers
S_0000017c43ad6e80 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad5710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4cd50 .functor XOR 1, L_0000017c43f4c9d0, L_0000017c43f28570, C4<0>, C4<0>;
L_0000017c43f4ddf0 .functor AND 1, L_0000017c43f4c9d0, L_0000017c43f28570, C4<1>, C4<1>;
v0000017c43ba75e0_0 .net "S", 0 0, L_0000017c43f4cd50;  alias, 1 drivers
v0000017c43ba6500_0 .net "a", 0 0, L_0000017c43f4c9d0;  alias, 1 drivers
v0000017c43ba7900_0 .net "b", 0 0, L_0000017c43f28570;  alias, 1 drivers
v0000017c43ba79a0_0 .net "c", 0 0, L_0000017c43f4ddf0;  alias, 1 drivers
S_0000017c43ad4c20 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ad4f40;
 .timescale 0 0;
P_0000017c43251e00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f4de60 .functor XOR 1, L_0000017c43cf7698, L_0000017c43f27350, C4<0>, C4<0>;
v0000017c43ba61e0_0 .net *"_ivl_1", 0 0, L_0000017c43f27350;  1 drivers
S_0000017c43ad45e0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad4c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4d8b0 .functor OR 1, L_0000017c43f4cea0, L_0000017c43f4cf10, C4<0>, C4<0>;
v0000017c43ba7b80_0 .net "S", 0 0, L_0000017c43f4d680;  1 drivers
v0000017c43ba6a00_0 .net "a", 0 0, L_0000017c43f273f0;  1 drivers
v0000017c43ba7c20_0 .net "b", 0 0, L_0000017c43f269f0;  1 drivers
v0000017c43ba88a0_0 .net "c", 0 0, L_0000017c43f4d8b0;  1 drivers
v0000017c43ba7cc0_0 .net "carry_1", 0 0, L_0000017c43f4cea0;  1 drivers
v0000017c43ba6460_0 .net "carry_2", 0 0, L_0000017c43f4cf10;  1 drivers
v0000017c43ba8260_0 .net "cin", 0 0, L_0000017c43f27990;  1 drivers
v0000017c43ba7ea0_0 .net "sum_1", 0 0, L_0000017c43f4db50;  1 drivers
S_0000017c43ad9590 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4db50 .functor XOR 1, L_0000017c43f273f0, L_0000017c43f269f0, C4<0>, C4<0>;
L_0000017c43f4cea0 .functor AND 1, L_0000017c43f273f0, L_0000017c43f269f0, C4<1>, C4<1>;
v0000017c43ba7040_0 .net "S", 0 0, L_0000017c43f4db50;  alias, 1 drivers
v0000017c43ba8620_0 .net "a", 0 0, L_0000017c43f273f0;  alias, 1 drivers
v0000017c43ba6be0_0 .net "b", 0 0, L_0000017c43f269f0;  alias, 1 drivers
v0000017c43ba63c0_0 .net "c", 0 0, L_0000017c43f4cea0;  alias, 1 drivers
S_0000017c43ad66b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4d680 .functor XOR 1, L_0000017c43f4db50, L_0000017c43f27990, C4<0>, C4<0>;
L_0000017c43f4cf10 .functor AND 1, L_0000017c43f4db50, L_0000017c43f27990, C4<1>, C4<1>;
v0000017c43ba7fe0_0 .net "S", 0 0, L_0000017c43f4d680;  alias, 1 drivers
v0000017c43ba70e0_0 .net "a", 0 0, L_0000017c43f4db50;  alias, 1 drivers
v0000017c43ba7e00_0 .net "b", 0 0, L_0000017c43f27990;  alias, 1 drivers
v0000017c43ba7d60_0 .net "c", 0 0, L_0000017c43f4cf10;  alias, 1 drivers
S_0000017c43ad5bc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ad4f40;
 .timescale 0 0;
P_0000017c43251500 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f4d760 .functor XOR 1, L_0000017c43cf7698, L_0000017c43f27490, C4<0>, C4<0>;
v0000017c43baa060_0 .net *"_ivl_1", 0 0, L_0000017c43f27490;  1 drivers
S_0000017c43ad8780 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4d4c0 .functor OR 1, L_0000017c43f4d6f0, L_0000017c43f4cb20, C4<0>, C4<0>;
v0000017c43ba6b40_0 .net "S", 0 0, L_0000017c43f4e020;  1 drivers
v0000017c43ba6c80_0 .net "a", 0 0, L_0000017c43f281b0;  1 drivers
v0000017c43ba6d20_0 .net "b", 0 0, L_0000017c43f28750;  1 drivers
v0000017c43ba9340_0 .net "c", 0 0, L_0000017c43f4d4c0;  1 drivers
v0000017c43ba98e0_0 .net "carry_1", 0 0, L_0000017c43f4d6f0;  1 drivers
v0000017c43baac40_0 .net "carry_2", 0 0, L_0000017c43f4cb20;  1 drivers
v0000017c43ba9fc0_0 .net "cin", 0 0, L_0000017c43f28d90;  1 drivers
v0000017c43ba9980_0 .net "sum_1", 0 0, L_0000017c43f4d300;  1 drivers
S_0000017c43ad9270 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4d300 .functor XOR 1, L_0000017c43f281b0, L_0000017c43f28750, C4<0>, C4<0>;
L_0000017c43f4d6f0 .functor AND 1, L_0000017c43f281b0, L_0000017c43f28750, C4<1>, C4<1>;
v0000017c43ba65a0_0 .net "S", 0 0, L_0000017c43f4d300;  alias, 1 drivers
v0000017c43ba6320_0 .net "a", 0 0, L_0000017c43f281b0;  alias, 1 drivers
v0000017c43ba8080_0 .net "b", 0 0, L_0000017c43f28750;  alias, 1 drivers
v0000017c43ba8120_0 .net "c", 0 0, L_0000017c43f4d6f0;  alias, 1 drivers
S_0000017c43ad6070 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e020 .functor XOR 1, L_0000017c43f4d300, L_0000017c43f28d90, C4<0>, C4<0>;
L_0000017c43f4cb20 .functor AND 1, L_0000017c43f4d300, L_0000017c43f28d90, C4<1>, C4<1>;
v0000017c43ba8300_0 .net "S", 0 0, L_0000017c43f4e020;  alias, 1 drivers
v0000017c43ba6640_0 .net "a", 0 0, L_0000017c43f4d300;  alias, 1 drivers
v0000017c43ba66e0_0 .net "b", 0 0, L_0000017c43f28d90;  alias, 1 drivers
v0000017c43ba6aa0_0 .net "c", 0 0, L_0000017c43f4cb20;  alias, 1 drivers
S_0000017c43ad6b60 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ad4f40;
 .timescale 0 0;
P_0000017c43252080 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f4cff0 .functor XOR 1, L_0000017c43cf7698, L_0000017c43f26ef0, C4<0>, C4<0>;
v0000017c43baa600_0 .net *"_ivl_1", 0 0, L_0000017c43f26ef0;  1 drivers
S_0000017c43ad5260 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad6b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4cb90 .functor OR 1, L_0000017c43f4d450, L_0000017c43f4c7a0, C4<0>, C4<0>;
v0000017c43baace0_0 .net "S", 0 0, L_0000017c43f4d060;  1 drivers
v0000017c43ba93e0_0 .net "a", 0 0, L_0000017c43f28ed0;  1 drivers
v0000017c43ba8bc0_0 .net "b", 0 0, L_0000017c43f270d0;  1 drivers
v0000017c43ba92a0_0 .net "c", 0 0, L_0000017c43f4cb90;  1 drivers
v0000017c43baad80_0 .net "carry_1", 0 0, L_0000017c43f4d450;  1 drivers
v0000017c43baaa60_0 .net "carry_2", 0 0, L_0000017c43f4c7a0;  1 drivers
v0000017c43baa6a0_0 .net "cin", 0 0, L_0000017c43f275d0;  1 drivers
v0000017c43baa740_0 .net "sum_1", 0 0, L_0000017c43f4c960;  1 drivers
S_0000017c43ad5a30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad5260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4c960 .functor XOR 1, L_0000017c43f28ed0, L_0000017c43f270d0, C4<0>, C4<0>;
L_0000017c43f4d450 .functor AND 1, L_0000017c43f28ed0, L_0000017c43f270d0, C4<1>, C4<1>;
v0000017c43ba90c0_0 .net "S", 0 0, L_0000017c43f4c960;  alias, 1 drivers
v0000017c43ba8ee0_0 .net "a", 0 0, L_0000017c43f28ed0;  alias, 1 drivers
v0000017c43baa2e0_0 .net "b", 0 0, L_0000017c43f270d0;  alias, 1 drivers
v0000017c43ba9480_0 .net "c", 0 0, L_0000017c43f4d450;  alias, 1 drivers
S_0000017c43ad50d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad5260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4d060 .functor XOR 1, L_0000017c43f4c960, L_0000017c43f275d0, C4<0>, C4<0>;
L_0000017c43f4c7a0 .functor AND 1, L_0000017c43f4c960, L_0000017c43f275d0, C4<1>, C4<1>;
v0000017c43ba9160_0 .net "S", 0 0, L_0000017c43f4d060;  alias, 1 drivers
v0000017c43ba8f80_0 .net "a", 0 0, L_0000017c43f4c960;  alias, 1 drivers
v0000017c43ba9200_0 .net "b", 0 0, L_0000017c43f275d0;  alias, 1 drivers
v0000017c43baa920_0 .net "c", 0 0, L_0000017c43f4c7a0;  alias, 1 drivers
S_0000017c43ad9400 .scope module, "add5" "rca_Nbit" 2 180, 2 233 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43251540 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf76e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4fa60 .functor BUFZ 1, L_0000017c43cf76e0, C4<0>, C4<0>, C4<0>;
v0000017c43bab3c0_0 .net "S", 4 0, L_0000017c43f29470;  alias, 1 drivers
v0000017c43bab460_0 .net *"_ivl_0", 0 0, L_0000017c43f4dc30;  1 drivers
v0000017c43bab640_0 .net *"_ivl_10", 0 0, L_0000017c43f4da00;  1 drivers
v0000017c43babf00_0 .net *"_ivl_20", 0 0, L_0000017c43f4f0c0;  1 drivers
v0000017c43bab6e0_0 .net *"_ivl_30", 0 0, L_0000017c43f4f670;  1 drivers
v0000017c43bac400_0 .net *"_ivl_40", 0 0, L_0000017c43f4eaa0;  1 drivers
v0000017c43bac4a0_0 .net *"_ivl_56", 0 0, L_0000017c43f4fa60;  1 drivers
v0000017c43bae980_0 .net "a", 4 0, L_0000017c43f27ad0;  alias, 1 drivers
v0000017c43baf600_0 .net "b", 4 0, o0000017c43b07f88;  alias, 0 drivers
v0000017c43baede0_0 .net "b1", 4 0, L_0000017c43f29e70;  1 drivers
v0000017c43badd00_0 .net "c", 0 0, L_0000017c43f2af50;  alias, 1 drivers
v0000017c43badda0_0 .net "cin", 0 0, L_0000017c43cf76e0;  1 drivers
v0000017c43bae2a0_0 .net "co", 5 0, L_0000017c43f2a0f0;  1 drivers
L_0000017c43f28e30 .part o0000017c43b07f88, 0, 1;
L_0000017c43f26d10 .part L_0000017c43f27ad0, 0, 1;
L_0000017c43f27fd0 .part L_0000017c43f29e70, 0, 1;
L_0000017c43f27670 .part L_0000017c43f2a0f0, 0, 1;
L_0000017c43f277b0 .part o0000017c43b07f88, 1, 1;
L_0000017c43f278f0 .part L_0000017c43f27ad0, 1, 1;
L_0000017c43f26a90 .part L_0000017c43f29e70, 1, 1;
L_0000017c43f28070 .part L_0000017c43f2a0f0, 1, 1;
L_0000017c43f26b30 .part o0000017c43b07f88, 2, 1;
L_0000017c43f28f70 .part L_0000017c43f27ad0, 2, 1;
L_0000017c43f26bd0 .part L_0000017c43f29e70, 2, 1;
L_0000017c43f26c70 .part L_0000017c43f2a0f0, 2, 1;
L_0000017c43f29010 .part o0000017c43b07f88, 3, 1;
L_0000017c43f26950 .part L_0000017c43f27ad0, 3, 1;
L_0000017c43f2b270 .part L_0000017c43f29e70, 3, 1;
L_0000017c43f2a7d0 .part L_0000017c43f2a0f0, 3, 1;
LS_0000017c43f29e70_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4dc30, L_0000017c43f4da00, L_0000017c43f4f0c0, L_0000017c43f4f670;
LS_0000017c43f29e70_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4eaa0;
L_0000017c43f29e70 .concat8 [ 4 1 0 0], LS_0000017c43f29e70_0_0, LS_0000017c43f29e70_0_4;
L_0000017c43f293d0 .part o0000017c43b07f88, 4, 1;
L_0000017c43f2b4f0 .part L_0000017c43f27ad0, 4, 1;
L_0000017c43f2aa50 .part L_0000017c43f29e70, 4, 1;
L_0000017c43f291f0 .part L_0000017c43f2a0f0, 4, 1;
LS_0000017c43f29470_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4e100, L_0000017c43f4df40, L_0000017c43f4fc90, L_0000017c43f4f4b0;
LS_0000017c43f29470_0_4 .concat8 [ 1 0 0 0], L_0000017c43f4efe0;
L_0000017c43f29470 .concat8 [ 4 1 0 0], LS_0000017c43f29470_0_0, LS_0000017c43f29470_0_4;
LS_0000017c43f2a0f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4fa60, L_0000017c43f4d990, L_0000017c43f4f3d0, L_0000017c43f4e720;
LS_0000017c43f2a0f0_0_4 .concat8 [ 1 1 0 0], L_0000017c43f4ebf0, L_0000017c43f4e790;
L_0000017c43f2a0f0 .concat8 [ 4 2 0 0], LS_0000017c43f2a0f0_0_0, LS_0000017c43f2a0f0_0_4;
L_0000017c43f2af50 .part L_0000017c43f2a0f0, 5, 1;
S_0000017c43ad6840 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ad9400;
 .timescale 0 0;
P_0000017c43251fc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4dc30 .functor XOR 1, L_0000017c43cf76e0, L_0000017c43f28e30, C4<0>, C4<0>;
v0000017c43ba9e80_0 .net *"_ivl_1", 0 0, L_0000017c43f28e30;  1 drivers
S_0000017c43ad4770 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4d990 .functor OR 1, L_0000017c43f4dd10, L_0000017c43f4e250, C4<0>, C4<0>;
v0000017c43bab0a0_0 .net "S", 0 0, L_0000017c43f4e100;  1 drivers
v0000017c43baaec0_0 .net "a", 0 0, L_0000017c43f26d10;  1 drivers
v0000017c43ba9f20_0 .net "b", 0 0, L_0000017c43f27fd0;  1 drivers
v0000017c43baaf60_0 .net "c", 0 0, L_0000017c43f4d990;  1 drivers
v0000017c43baa4c0_0 .net "carry_1", 0 0, L_0000017c43f4dd10;  1 drivers
v0000017c43baa1a0_0 .net "carry_2", 0 0, L_0000017c43f4e250;  1 drivers
v0000017c43ba9ca0_0 .net "cin", 0 0, L_0000017c43f27670;  1 drivers
v0000017c43ba9d40_0 .net "sum_1", 0 0, L_0000017c43f4dca0;  1 drivers
S_0000017c43ad5d50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4dca0 .functor XOR 1, L_0000017c43f26d10, L_0000017c43f27fd0, C4<0>, C4<0>;
L_0000017c43f4dd10 .functor AND 1, L_0000017c43f26d10, L_0000017c43f27fd0, C4<1>, C4<1>;
v0000017c43ba89e0_0 .net "S", 0 0, L_0000017c43f4dca0;  alias, 1 drivers
v0000017c43ba9de0_0 .net "a", 0 0, L_0000017c43f26d10;  alias, 1 drivers
v0000017c43baa100_0 .net "b", 0 0, L_0000017c43f27fd0;  alias, 1 drivers
v0000017c43ba9ac0_0 .net "c", 0 0, L_0000017c43f4dd10;  alias, 1 drivers
S_0000017c43ad6200 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e100 .functor XOR 1, L_0000017c43f4dca0, L_0000017c43f27670, C4<0>, C4<0>;
L_0000017c43f4e250 .functor AND 1, L_0000017c43f4dca0, L_0000017c43f27670, C4<1>, C4<1>;
v0000017c43baaba0_0 .net "S", 0 0, L_0000017c43f4e100;  alias, 1 drivers
v0000017c43ba9c00_0 .net "a", 0 0, L_0000017c43f4dca0;  alias, 1 drivers
v0000017c43baae20_0 .net "b", 0 0, L_0000017c43f27670;  alias, 1 drivers
v0000017c43baa420_0 .net "c", 0 0, L_0000017c43f4e250;  alias, 1 drivers
S_0000017c43ad42c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ad9400;
 .timescale 0 0;
P_0000017c43251ec0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4da00 .functor XOR 1, L_0000017c43cf76e0, L_0000017c43f277b0, C4<0>, C4<0>;
v0000017c43babd20_0 .net *"_ivl_1", 0 0, L_0000017c43f277b0;  1 drivers
S_0000017c43ad6390 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad42c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4f3d0 .functor OR 1, L_0000017c43f4ded0, L_0000017c43f4e090, C4<0>, C4<0>;
v0000017c43ba8da0_0 .net "S", 0 0, L_0000017c43f4df40;  1 drivers
v0000017c43ba8e40_0 .net "a", 0 0, L_0000017c43f278f0;  1 drivers
v0000017c43ba9020_0 .net "b", 0 0, L_0000017c43f26a90;  1 drivers
v0000017c43babc80_0 .net "c", 0 0, L_0000017c43f4f3d0;  1 drivers
v0000017c43bacfe0_0 .net "carry_1", 0 0, L_0000017c43f4ded0;  1 drivers
v0000017c43bad120_0 .net "carry_2", 0 0, L_0000017c43f4e090;  1 drivers
v0000017c43bab780_0 .net "cin", 0 0, L_0000017c43f28070;  1 drivers
v0000017c43bac900_0 .net "sum_1", 0 0, L_0000017c43f4dd80;  1 drivers
S_0000017c43ad7e20 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4dd80 .functor XOR 1, L_0000017c43f278f0, L_0000017c43f26a90, C4<0>, C4<0>;
L_0000017c43f4ded0 .functor AND 1, L_0000017c43f278f0, L_0000017c43f26a90, C4<1>, C4<1>;
v0000017c43baa880_0 .net "S", 0 0, L_0000017c43f4dd80;  alias, 1 drivers
v0000017c43baa560_0 .net "a", 0 0, L_0000017c43f278f0;  alias, 1 drivers
v0000017c43baa7e0_0 .net "b", 0 0, L_0000017c43f26a90;  alias, 1 drivers
v0000017c43bab000_0 .net "c", 0 0, L_0000017c43f4ded0;  alias, 1 drivers
S_0000017c43ad6cf0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4df40 .functor XOR 1, L_0000017c43f4dd80, L_0000017c43f28070, C4<0>, C4<0>;
L_0000017c43f4e090 .functor AND 1, L_0000017c43f4dd80, L_0000017c43f28070, C4<1>, C4<1>;
v0000017c43ba8940_0 .net "S", 0 0, L_0000017c43f4df40;  alias, 1 drivers
v0000017c43ba8a80_0 .net "a", 0 0, L_0000017c43f4dd80;  alias, 1 drivers
v0000017c43ba8b20_0 .net "b", 0 0, L_0000017c43f28070;  alias, 1 drivers
v0000017c43ba8c60_0 .net "c", 0 0, L_0000017c43f4e090;  alias, 1 drivers
S_0000017c43ad6520 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ad9400;
 .timescale 0 0;
P_0000017c432515c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f4f0c0 .functor XOR 1, L_0000017c43cf76e0, L_0000017c43f26b30, C4<0>, C4<0>;
v0000017c43bad1c0_0 .net *"_ivl_1", 0 0, L_0000017c43f26b30;  1 drivers
S_0000017c43ad7b00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad6520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4e720 .functor OR 1, L_0000017c43f4e3a0, L_0000017c43f4e800, C4<0>, C4<0>;
v0000017c43bac220_0 .net "S", 0 0, L_0000017c43f4fc90;  1 drivers
v0000017c43bac860_0 .net "a", 0 0, L_0000017c43f28f70;  1 drivers
v0000017c43bad620_0 .net "b", 0 0, L_0000017c43f26bd0;  1 drivers
v0000017c43bad300_0 .net "c", 0 0, L_0000017c43f4e720;  1 drivers
v0000017c43bace00_0 .net "carry_1", 0 0, L_0000017c43f4e3a0;  1 drivers
v0000017c43bac7c0_0 .net "carry_2", 0 0, L_0000017c43f4e800;  1 drivers
v0000017c43bacb80_0 .net "cin", 0 0, L_0000017c43f26c70;  1 drivers
v0000017c43bac540_0 .net "sum_1", 0 0, L_0000017c43f4fd00;  1 drivers
S_0000017c43ad69d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4fd00 .functor XOR 1, L_0000017c43f28f70, L_0000017c43f26bd0, C4<0>, C4<0>;
L_0000017c43f4e3a0 .functor AND 1, L_0000017c43f28f70, L_0000017c43f26bd0, C4<1>, C4<1>;
v0000017c43babaa0_0 .net "S", 0 0, L_0000017c43f4fd00;  alias, 1 drivers
v0000017c43bac5e0_0 .net "a", 0 0, L_0000017c43f28f70;  alias, 1 drivers
v0000017c43bab500_0 .net "b", 0 0, L_0000017c43f26bd0;  alias, 1 drivers
v0000017c43bac9a0_0 .net "c", 0 0, L_0000017c43f4e3a0;  alias, 1 drivers
S_0000017c43ad7010 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4fc90 .functor XOR 1, L_0000017c43f4fd00, L_0000017c43f26c70, C4<0>, C4<0>;
L_0000017c43f4e800 .functor AND 1, L_0000017c43f4fd00, L_0000017c43f26c70, C4<1>, C4<1>;
v0000017c43bab8c0_0 .net "S", 0 0, L_0000017c43f4fc90;  alias, 1 drivers
v0000017c43babdc0_0 .net "a", 0 0, L_0000017c43f4fd00;  alias, 1 drivers
v0000017c43bacae0_0 .net "b", 0 0, L_0000017c43f26c70;  alias, 1 drivers
v0000017c43babe60_0 .net "c", 0 0, L_0000017c43f4e800;  alias, 1 drivers
S_0000017c43ad71a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ad9400;
 .timescale 0 0;
P_0000017c432521c0 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f4f670 .functor XOR 1, L_0000017c43cf76e0, L_0000017c43f29010, C4<0>, C4<0>;
v0000017c43bad6c0_0 .net *"_ivl_1", 0 0, L_0000017c43f29010;  1 drivers
S_0000017c43ad7650 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad71a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4ebf0 .functor OR 1, L_0000017c43f4e330, L_0000017c43f4f1a0, C4<0>, C4<0>;
v0000017c43bac680_0 .net "S", 0 0, L_0000017c43f4f4b0;  1 drivers
v0000017c43bab140_0 .net "a", 0 0, L_0000017c43f26950;  1 drivers
v0000017c43baba00_0 .net "b", 0 0, L_0000017c43f2b270;  1 drivers
v0000017c43bad4e0_0 .net "c", 0 0, L_0000017c43f4ebf0;  1 drivers
v0000017c43bad580_0 .net "carry_1", 0 0, L_0000017c43f4e330;  1 drivers
v0000017c43bab960_0 .net "carry_2", 0 0, L_0000017c43f4f1a0;  1 drivers
v0000017c43bab5a0_0 .net "cin", 0 0, L_0000017c43f2a7d0;  1 drivers
v0000017c43bac0e0_0 .net "sum_1", 0 0, L_0000017c43f4f520;  1 drivers
S_0000017c43ad77e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad7650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4f520 .functor XOR 1, L_0000017c43f26950, L_0000017c43f2b270, C4<0>, C4<0>;
L_0000017c43f4e330 .functor AND 1, L_0000017c43f26950, L_0000017c43f2b270, C4<1>, C4<1>;
v0000017c43bad260_0 .net "S", 0 0, L_0000017c43f4f520;  alias, 1 drivers
v0000017c43bab820_0 .net "a", 0 0, L_0000017c43f26950;  alias, 1 drivers
v0000017c43bad8a0_0 .net "b", 0 0, L_0000017c43f2b270;  alias, 1 drivers
v0000017c43bad3a0_0 .net "c", 0 0, L_0000017c43f4e330;  alias, 1 drivers
S_0000017c43ad7970 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad7650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4f4b0 .functor XOR 1, L_0000017c43f4f520, L_0000017c43f2a7d0, C4<0>, C4<0>;
L_0000017c43f4f1a0 .functor AND 1, L_0000017c43f4f520, L_0000017c43f2a7d0, C4<1>, C4<1>;
v0000017c43bad440_0 .net "S", 0 0, L_0000017c43f4f4b0;  alias, 1 drivers
v0000017c43bac040_0 .net "a", 0 0, L_0000017c43f4f520;  alias, 1 drivers
v0000017c43babfa0_0 .net "b", 0 0, L_0000017c43f2a7d0;  alias, 1 drivers
v0000017c43bab280_0 .net "c", 0 0, L_0000017c43f4f1a0;  alias, 1 drivers
S_0000017c43ad3e10 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ad9400;
 .timescale 0 0;
P_0000017c43251c40 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f4eaa0 .functor XOR 1, L_0000017c43cf76e0, L_0000017c43f293d0, C4<0>, C4<0>;
v0000017c43bacf40_0 .net *"_ivl_1", 0 0, L_0000017c43f293d0;  1 drivers
S_0000017c43ad7fb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4e790 .functor OR 1, L_0000017c43f4fd70, L_0000017c43f4f590, C4<0>, C4<0>;
v0000017c43babb40_0 .net "S", 0 0, L_0000017c43f4efe0;  1 drivers
v0000017c43bad080_0 .net "a", 0 0, L_0000017c43f2b4f0;  1 drivers
v0000017c43babbe0_0 .net "b", 0 0, L_0000017c43f2aa50;  1 drivers
v0000017c43bac2c0_0 .net "c", 0 0, L_0000017c43f4e790;  1 drivers
v0000017c43bab320_0 .net "carry_1", 0 0, L_0000017c43f4fd70;  1 drivers
v0000017c43bac360_0 .net "carry_2", 0 0, L_0000017c43f4f590;  1 drivers
v0000017c43bacea0_0 .net "cin", 0 0, L_0000017c43f291f0;  1 drivers
v0000017c43bad800_0 .net "sum_1", 0 0, L_0000017c43f4e640;  1 drivers
S_0000017c43ad82d0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e640 .functor XOR 1, L_0000017c43f2b4f0, L_0000017c43f2aa50, C4<0>, C4<0>;
L_0000017c43f4fd70 .functor AND 1, L_0000017c43f2b4f0, L_0000017c43f2aa50, C4<1>, C4<1>;
v0000017c43bac720_0 .net "S", 0 0, L_0000017c43f4e640;  alias, 1 drivers
v0000017c43baca40_0 .net "a", 0 0, L_0000017c43f2b4f0;  alias, 1 drivers
v0000017c43bab1e0_0 .net "b", 0 0, L_0000017c43f2aa50;  alias, 1 drivers
v0000017c43bacc20_0 .net "c", 0 0, L_0000017c43f4fd70;  alias, 1 drivers
S_0000017c43ad85f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4efe0 .functor XOR 1, L_0000017c43f4e640, L_0000017c43f291f0, C4<0>, C4<0>;
L_0000017c43f4f590 .functor AND 1, L_0000017c43f4e640, L_0000017c43f291f0, C4<1>, C4<1>;
v0000017c43baccc0_0 .net "S", 0 0, L_0000017c43f4efe0;  alias, 1 drivers
v0000017c43bac180_0 .net "a", 0 0, L_0000017c43f4e640;  alias, 1 drivers
v0000017c43bacd60_0 .net "b", 0 0, L_0000017c43f291f0;  alias, 1 drivers
v0000017c43bad760_0 .net "c", 0 0, L_0000017c43f4f590;  alias, 1 drivers
S_0000017c43ad8910 .scope module, "k1" "karatsuba_1" 2 160, 2 185 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f4aeb0 .functor AND 1, L_0000017c43f26270, L_0000017c43f24830, C4<1>, C4<1>;
v0000017c43bae520_0 .net "X", 0 0, L_0000017c43f26270;  alias, 1 drivers
v0000017c43bafc40_0 .net "Y", 0 0, L_0000017c43f24830;  alias, 1 drivers
v0000017c43baf2e0_0 .net "Z", 2 0, L_0000017c43f25190;  alias, 1 drivers
L_0000017c43cf7338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bae5c0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf7338;  1 drivers
L_0000017c43cf7380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43badbc0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf7380;  1 drivers
v0000017c43bae480_0 .net *"_ivl_9", 0 0, L_0000017c43f4aeb0;  1 drivers
L_0000017c43f25190 .concat8 [ 1 1 1 0], L_0000017c43f4aeb0, L_0000017c43cf7380, L_0000017c43cf7338;
S_0000017c43ad9720 .scope module, "k2" "karatsuba_1" 2 161, 2 185 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f4bfc0 .functor AND 1, L_0000017c43f250f0, L_0000017c43f248d0, C4<1>, C4<1>;
v0000017c43bae160_0 .net "X", 0 0, L_0000017c43f250f0;  alias, 1 drivers
v0000017c43bae7a0_0 .net "Y", 0 0, L_0000017c43f248d0;  alias, 1 drivers
v0000017c43baed40_0 .net "Z", 2 0, L_0000017c43f24330;  alias, 1 drivers
L_0000017c43cf73c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43baf6a0_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf73c8;  1 drivers
L_0000017c43cf7410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bb0000_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf7410;  1 drivers
v0000017c43bae660_0 .net *"_ivl_9", 0 0, L_0000017c43f4bfc0;  1 drivers
L_0000017c43f24330 .concat8 [ 1 1 1 0], L_0000017c43f4bfc0, L_0000017c43cf7410, L_0000017c43cf73c8;
S_0000017c43ad34b0 .scope module, "k3" "karatsuba_1" 2 162, 2 185 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 3 "Z";
L_0000017c43f4bd90 .functor AND 1, o0000017c43b083a8, o0000017c43b083d8, C4<1>, C4<1>;
v0000017c43baf380_0 .net "X", 0 0, o0000017c43b083a8;  alias, 0 drivers
v0000017c43bae840_0 .net "Y", 0 0, o0000017c43b083d8;  alias, 0 drivers
v0000017c43baee80_0 .net "Z", 2 0, L_0000017c43f25690;  alias, 1 drivers
L_0000017c43cf7458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43badf80_0 .net/2s *"_ivl_2", 0 0, L_0000017c43cf7458;  1 drivers
L_0000017c43cf74a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43bb00a0_0 .net/2s *"_ivl_6", 0 0, L_0000017c43cf74a0;  1 drivers
v0000017c43baf740_0 .net *"_ivl_9", 0 0, L_0000017c43f4bd90;  1 drivers
L_0000017c43f25690 .concat8 [ 1 1 1 0], L_0000017c43f4bd90, L_0000017c43cf74a0, L_0000017c43cf7458;
S_0000017c43ad3640 .scope module, "l1" "left_shift" 2 173, 2 196 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a77ab0 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a77ae8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a77b20 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43baefc0_0 .net *"_ivl_0", 4 0, L_0000017c43f27a30;  1 drivers
L_0000017c43cf7578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43bafa60_0 .net *"_ivl_3", 1 0, L_0000017c43cf7578;  1 drivers
v0000017c43bad940_0 .net *"_ivl_6", 2 0, L_0000017c43f27030;  1 drivers
L_0000017c43cf75c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43bae700_0 .net *"_ivl_8", 1 0, L_0000017c43cf75c0;  1 drivers
v0000017c43bafec0_0 .net "a", 2 0, L_0000017c43f25190;  alias, 1 drivers
v0000017c43bae200_0 .net "a_out", 4 0, L_0000017c43f27b70;  alias, 1 drivers
L_0000017c43f27a30 .concat [ 3 2 0 0], L_0000017c43f25190, L_0000017c43cf7578;
L_0000017c43f27030 .part L_0000017c43f27a30, 0, 3;
L_0000017c43f27b70 .concat [ 2 3 0 0], L_0000017c43cf75c0, L_0000017c43f27030;
S_0000017c43ad37d0 .scope module, "l2" "left_shift" 2 174, 2 196 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 5 "a_out";
P_0000017c43a78870 .param/l "N" 0 2 196, +C4<00000000000000000000000000000011>;
P_0000017c43a788a8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a788e0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000001>;
v0000017c43baef20_0 .net *"_ivl_0", 4 0, L_0000017c43f27c10;  1 drivers
L_0000017c43cf7608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43baec00_0 .net *"_ivl_3", 1 0, L_0000017c43cf7608;  1 drivers
v0000017c43bae0c0_0 .net *"_ivl_6", 3 0, L_0000017c43f27210;  1 drivers
L_0000017c43cf7650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c43baea20_0 .net *"_ivl_8", 0 0, L_0000017c43cf7650;  1 drivers
v0000017c43bae8e0_0 .net "a", 2 0, L_0000017c43f284d0;  alias, 1 drivers
v0000017c43baf920_0 .net "a_out", 4 0, L_0000017c43f28110;  alias, 1 drivers
L_0000017c43f27c10 .concat [ 3 2 0 0], L_0000017c43f284d0, L_0000017c43cf7608;
L_0000017c43f27210 .part L_0000017c43f27c10, 0, 4;
L_0000017c43f28110 .concat [ 1 4 0 0], L_0000017c43cf7650, L_0000017c43f27210;
S_0000017c43ad3960 .scope module, "sub1" "rca_Nbit" 2 170, 2 233 0, S_0000017c43acd240;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43252340 .param/l "N" 0 2 233, +C4<00000000000000000000000000000011>;
L_0000017c43cf7530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4d370 .functor BUFZ 1, L_0000017c43cf7530, C4<0>, C4<0>, C4<0>;
v0000017c43bb0d20_0 .net "S", 2 0, L_0000017c43f284d0;  alias, 1 drivers
v0000017c43bb0f00_0 .net *"_ivl_0", 0 0, L_0000017c43f4e2c0;  1 drivers
v0000017c43bb1040_0 .net *"_ivl_10", 0 0, L_0000017c43f4d5a0;  1 drivers
v0000017c43bb21c0_0 .net *"_ivl_20", 0 0, L_0000017c43f4cc00;  1 drivers
v0000017c43bb10e0_0 .net *"_ivl_36", 0 0, L_0000017c43f4d370;  1 drivers
v0000017c43bb1ae0_0 .net "a", 2 0, L_0000017c43f25690;  alias, 1 drivers
v0000017c43bb1360_0 .net "b", 2 0, L_0000017c43f28890;  alias, 1 drivers
v0000017c43bb1c20_0 .net "b1", 2 0, L_0000017c43f26db0;  1 drivers
v0000017c43bb12c0_0 .net "c", 0 0, L_0000017c43f287f0;  alias, 1 drivers
v0000017c43bb26c0_0 .net "cin", 0 0, L_0000017c43cf7530;  1 drivers
v0000017c43bb0140_0 .net "co", 3 0, L_0000017c43f26f90;  1 drivers
L_0000017c43f286b0 .part L_0000017c43f28890, 0, 1;
L_0000017c43f28b10 .part L_0000017c43f25690, 0, 1;
L_0000017c43f27d50 .part L_0000017c43f26db0, 0, 1;
L_0000017c43f27170 .part L_0000017c43f26f90, 0, 1;
L_0000017c43f28c50 .part L_0000017c43f28890, 1, 1;
L_0000017c43f290b0 .part L_0000017c43f25690, 1, 1;
L_0000017c43f27df0 .part L_0000017c43f26db0, 1, 1;
L_0000017c43f27e90 .part L_0000017c43f26f90, 1, 1;
L_0000017c43f26db0 .concat8 [ 1 1 1 0], L_0000017c43f4e2c0, L_0000017c43f4d5a0, L_0000017c43f4cc00;
L_0000017c43f289d0 .part L_0000017c43f28890, 2, 1;
L_0000017c43f28430 .part L_0000017c43f25690, 2, 1;
L_0000017c43f28930 .part L_0000017c43f26db0, 2, 1;
L_0000017c43f28a70 .part L_0000017c43f26f90, 2, 1;
L_0000017c43f284d0 .concat8 [ 1 1 1 0], L_0000017c43f4d1b0, L_0000017c43f4c8f0, L_0000017c43f4cdc0;
L_0000017c43f26f90 .concat8 [ 1 1 1 1], L_0000017c43f4d370, L_0000017c43f4d3e0, L_0000017c43f4dbc0, L_0000017c43f4cab0;
L_0000017c43f287f0 .part L_0000017c43f26f90, 3, 1;
S_0000017c43ad3fa0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ad3960;
 .timescale 0 0;
P_0000017c43251840 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4e2c0 .functor XOR 1, L_0000017c43cf7530, L_0000017c43f286b0, C4<0>, C4<0>;
v0000017c43baeb60_0 .net *"_ivl_1", 0 0, L_0000017c43f286b0;  1 drivers
S_0000017c43ad4130 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4d3e0 .functor OR 1, L_0000017c43f4c730, L_0000017c43f4ca40, C4<0>, C4<0>;
v0000017c43bade40_0 .net "S", 0 0, L_0000017c43f4d1b0;  1 drivers
v0000017c43bafce0_0 .net "a", 0 0, L_0000017c43f28b10;  1 drivers
v0000017c43baf1a0_0 .net "b", 0 0, L_0000017c43f27d50;  1 drivers
v0000017c43baf560_0 .net "c", 0 0, L_0000017c43f4d3e0;  1 drivers
v0000017c43baf7e0_0 .net "carry_1", 0 0, L_0000017c43f4c730;  1 drivers
v0000017c43bae3e0_0 .net "carry_2", 0 0, L_0000017c43f4ca40;  1 drivers
v0000017c43baeac0_0 .net "cin", 0 0, L_0000017c43f27170;  1 drivers
v0000017c43baf240_0 .net "sum_1", 0 0, L_0000017c43f4cc70;  1 drivers
S_0000017c43adbca0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4cc70 .functor XOR 1, L_0000017c43f28b10, L_0000017c43f27d50, C4<0>, C4<0>;
L_0000017c43f4c730 .functor AND 1, L_0000017c43f28b10, L_0000017c43f27d50, C4<1>, C4<1>;
v0000017c43bada80_0 .net "S", 0 0, L_0000017c43f4cc70;  alias, 1 drivers
v0000017c43baf100_0 .net "a", 0 0, L_0000017c43f28b10;  alias, 1 drivers
v0000017c43bafb00_0 .net "b", 0 0, L_0000017c43f27d50;  alias, 1 drivers
v0000017c43baf060_0 .net "c", 0 0, L_0000017c43f4c730;  alias, 1 drivers
S_0000017c43adb980 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4d1b0 .functor XOR 1, L_0000017c43f4cc70, L_0000017c43f27170, C4<0>, C4<0>;
L_0000017c43f4ca40 .functor AND 1, L_0000017c43f4cc70, L_0000017c43f27170, C4<1>, C4<1>;
v0000017c43bae340_0 .net "S", 0 0, L_0000017c43f4d1b0;  alias, 1 drivers
v0000017c43badee0_0 .net "a", 0 0, L_0000017c43f4cc70;  alias, 1 drivers
v0000017c43bafba0_0 .net "b", 0 0, L_0000017c43f27170;  alias, 1 drivers
v0000017c43bae020_0 .net "c", 0 0, L_0000017c43f4ca40;  alias, 1 drivers
S_0000017c43adae90 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ad3960;
 .timescale 0 0;
P_0000017c43251980 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4d5a0 .functor XOR 1, L_0000017c43cf7530, L_0000017c43f28c50, C4<0>, C4<0>;
v0000017c43bb0500_0 .net *"_ivl_1", 0 0, L_0000017c43f28c50;  1 drivers
S_0000017c43ad9bd0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43adae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4dbc0 .functor OR 1, L_0000017c43f4d220, L_0000017c43f4c880, C4<0>, C4<0>;
v0000017c43bafe20_0 .net "S", 0 0, L_0000017c43f4c8f0;  1 drivers
v0000017c43baf9c0_0 .net "a", 0 0, L_0000017c43f290b0;  1 drivers
v0000017c43baff60_0 .net "b", 0 0, L_0000017c43f27df0;  1 drivers
v0000017c43bb2080_0 .net "c", 0 0, L_0000017c43f4dbc0;  1 drivers
v0000017c43bb14a0_0 .net "carry_1", 0 0, L_0000017c43f4d220;  1 drivers
v0000017c43bb0820_0 .net "carry_2", 0 0, L_0000017c43f4c880;  1 drivers
v0000017c43bb1180_0 .net "cin", 0 0, L_0000017c43f27e90;  1 drivers
v0000017c43bb1860_0 .net "sum_1", 0 0, L_0000017c43f4e170;  1 drivers
S_0000017c43ad9ef0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad9bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e170 .functor XOR 1, L_0000017c43f290b0, L_0000017c43f27df0, C4<0>, C4<0>;
L_0000017c43f4d220 .functor AND 1, L_0000017c43f290b0, L_0000017c43f27df0, C4<1>, C4<1>;
v0000017c43baeca0_0 .net "S", 0 0, L_0000017c43f4e170;  alias, 1 drivers
v0000017c43bafd80_0 .net "a", 0 0, L_0000017c43f290b0;  alias, 1 drivers
v0000017c43baf420_0 .net "b", 0 0, L_0000017c43f27df0;  alias, 1 drivers
v0000017c43bad9e0_0 .net "c", 0 0, L_0000017c43f4d220;  alias, 1 drivers
S_0000017c43adbe30 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad9bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4c8f0 .functor XOR 1, L_0000017c43f4e170, L_0000017c43f27e90, C4<0>, C4<0>;
L_0000017c43f4c880 .functor AND 1, L_0000017c43f4e170, L_0000017c43f27e90, C4<1>, C4<1>;
v0000017c43badb20_0 .net "S", 0 0, L_0000017c43f4c8f0;  alias, 1 drivers
v0000017c43baf4c0_0 .net "a", 0 0, L_0000017c43f4e170;  alias, 1 drivers
v0000017c43baf880_0 .net "b", 0 0, L_0000017c43f27e90;  alias, 1 drivers
v0000017c43badc60_0 .net "c", 0 0, L_0000017c43f4c880;  alias, 1 drivers
S_0000017c43ada210 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ad3960;
 .timescale 0 0;
P_0000017c43251d00 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f4cc00 .functor XOR 1, L_0000017c43cf7530, L_0000017c43f289d0, C4<0>, C4<0>;
v0000017c43bb1e00_0 .net *"_ivl_1", 0 0, L_0000017c43f289d0;  1 drivers
S_0000017c43ad9d60 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ada210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4cab0 .functor OR 1, L_0000017c43f4cce0, L_0000017c43f4d7d0, C4<0>, C4<0>;
v0000017c43bb0b40_0 .net "S", 0 0, L_0000017c43f4cdc0;  1 drivers
v0000017c43bb19a0_0 .net "a", 0 0, L_0000017c43f28430;  1 drivers
v0000017c43bb1a40_0 .net "b", 0 0, L_0000017c43f28930;  1 drivers
v0000017c43bb1b80_0 .net "c", 0 0, L_0000017c43f4cab0;  1 drivers
v0000017c43bb0460_0 .net "carry_1", 0 0, L_0000017c43f4cce0;  1 drivers
v0000017c43bb0aa0_0 .net "carry_2", 0 0, L_0000017c43f4d7d0;  1 drivers
v0000017c43bb24e0_0 .net "cin", 0 0, L_0000017c43f28a70;  1 drivers
v0000017c43bb1680_0 .net "sum_1", 0 0, L_0000017c43f4d140;  1 drivers
S_0000017c43ada3a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43ad9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4d140 .functor XOR 1, L_0000017c43f28430, L_0000017c43f28930, C4<0>, C4<0>;
L_0000017c43f4cce0 .functor AND 1, L_0000017c43f28430, L_0000017c43f28930, C4<1>, C4<1>;
v0000017c43bb0e60_0 .net "S", 0 0, L_0000017c43f4d140;  alias, 1 drivers
v0000017c43bb0dc0_0 .net "a", 0 0, L_0000017c43f28430;  alias, 1 drivers
v0000017c43bb03c0_0 .net "b", 0 0, L_0000017c43f28930;  alias, 1 drivers
v0000017c43bb1220_0 .net "c", 0 0, L_0000017c43f4cce0;  alias, 1 drivers
S_0000017c43ad9a40 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43ad9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4cdc0 .functor XOR 1, L_0000017c43f4d140, L_0000017c43f28a70, C4<0>, C4<0>;
L_0000017c43f4d7d0 .functor AND 1, L_0000017c43f4d140, L_0000017c43f28a70, C4<1>, C4<1>;
v0000017c43bb0960_0 .net "S", 0 0, L_0000017c43f4cdc0;  alias, 1 drivers
v0000017c43bb0fa0_0 .net "a", 0 0, L_0000017c43f4d140;  alias, 1 drivers
v0000017c43bb1540_0 .net "b", 0 0, L_0000017c43f28a70;  alias, 1 drivers
v0000017c43bb15e0_0 .net "c", 0 0, L_0000017c43f4d7d0;  alias, 1 drivers
S_0000017c43adb020 .scope module, "l1" "left_shift" 2 128, 2 196 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43a77740 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a77778 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a777b0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c43bb0320_0 .net *"_ivl_0", 8 0, L_0000017c43f2a370;  1 drivers
L_0000017c43cf77b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43bb0640_0 .net *"_ivl_3", 3 0, L_0000017c43cf77b8;  1 drivers
v0000017c43bb06e0_0 .net *"_ivl_6", 4 0, L_0000017c43f2a410;  1 drivers
L_0000017c43cf7800 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43bb0c80_0 .net *"_ivl_8", 3 0, L_0000017c43cf7800;  1 drivers
v0000017c43bb4100_0 .net "a", 4 0, L_0000017c43f21c70;  alias, 1 drivers
v0000017c43bb4560_0 .net "a_out", 8 0, L_0000017c43f2a690;  alias, 1 drivers
L_0000017c43f2a370 .concat [ 5 4 0 0], L_0000017c43f21c70, L_0000017c43cf77b8;
L_0000017c43f2a410 .part L_0000017c43f2a370, 0, 5;
L_0000017c43f2a690 .concat [ 4 5 0 0], L_0000017c43cf7800, L_0000017c43f2a410;
S_0000017c43ada850 .scope module, "l2" "left_shift" 2 129, 2 196 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 9 "a_out";
P_0000017c43a78240 .param/l "N" 0 2 196, +C4<00000000000000000000000000000101>;
P_0000017c43a78278 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a782b0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000010>;
v0000017c43bb32a0_0 .net *"_ivl_0", 8 0, L_0000017c43f2a730;  1 drivers
L_0000017c43cf7848 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43bb41a0_0 .net *"_ivl_3", 3 0, L_0000017c43cf7848;  1 drivers
v0000017c43bb2e40_0 .net *"_ivl_6", 6 0, L_0000017c43f2ac30;  1 drivers
L_0000017c43cf7890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c43bb3700_0 .net *"_ivl_8", 1 0, L_0000017c43cf7890;  1 drivers
v0000017c43bb4c40_0 .net "a", 4 0, L_0000017c43f29dd0;  alias, 1 drivers
v0000017c43bb2ee0_0 .net "a_out", 8 0, L_0000017c43f2acd0;  alias, 1 drivers
L_0000017c43f2a730 .concat [ 5 4 0 0], L_0000017c43f29dd0, L_0000017c43cf7848;
L_0000017c43f2ac30 .part L_0000017c43f2a730, 0, 7;
L_0000017c43f2acd0 .concat [ 2 7 0 0], L_0000017c43cf7890, L_0000017c43f2ac30;
S_0000017c43ada530 .scope module, "sub1" "rca_Nbit" 2 125, 2 233 0, S_0000017c43ab8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43251a40 .param/l "N" 0 2 233, +C4<00000000000000000000000000000101>;
L_0000017c43cf7770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f4ffa0 .functor BUFZ 1, L_0000017c43cf7770, C4<0>, C4<0>, C4<0>;
v0000017c43bb6ae0_0 .net "S", 4 0, L_0000017c43f29dd0;  alias, 1 drivers
v0000017c43bb6b80_0 .net *"_ivl_0", 0 0, L_0000017c43f4f9f0;  1 drivers
v0000017c43bb5b40_0 .net *"_ivl_10", 0 0, L_0000017c43f4e6b0;  1 drivers
v0000017c43bb5c80_0 .net *"_ivl_20", 0 0, L_0000017c43f4ef70;  1 drivers
v0000017c43bb6c20_0 .net *"_ivl_30", 0 0, L_0000017c43f508d0;  1 drivers
v0000017c43bb5e60_0 .net *"_ivl_40", 0 0, L_0000017c43f51510;  1 drivers
v0000017c43bb53c0_0 .net *"_ivl_56", 0 0, L_0000017c43f4ffa0;  1 drivers
v0000017c43bb6360_0 .net "a", 4 0, L_0000017c43f29470;  alias, 1 drivers
v0000017c43bb6cc0_0 .net "b", 4 0, L_0000017c43f29330;  alias, 1 drivers
v0000017c43bb5460_0 .net "b1", 4 0, L_0000017c43f29b50;  1 drivers
v0000017c43bb6680_0 .net "c", 0 0, L_0000017c43f29fb0;  alias, 1 drivers
v0000017c43bb5960_0 .net "cin", 0 0, L_0000017c43cf7770;  1 drivers
v0000017c43bb6d60_0 .net "co", 5 0, L_0000017c43f29f10;  1 drivers
L_0000017c43f2b770 .part L_0000017c43f29330, 0, 1;
L_0000017c43f2ab90 .part L_0000017c43f29470, 0, 1;
L_0000017c43f2b810 .part L_0000017c43f29b50, 0, 1;
L_0000017c43f29150 .part L_0000017c43f29f10, 0, 1;
L_0000017c43f29790 .part L_0000017c43f29330, 1, 1;
L_0000017c43f29830 .part L_0000017c43f29470, 1, 1;
L_0000017c43f298d0 .part L_0000017c43f29b50, 1, 1;
L_0000017c43f2a9b0 .part L_0000017c43f29f10, 1, 1;
L_0000017c43f29970 .part L_0000017c43f29330, 2, 1;
L_0000017c43f2a2d0 .part L_0000017c43f29470, 2, 1;
L_0000017c43f2a550 .part L_0000017c43f29b50, 2, 1;
L_0000017c43f2aff0 .part L_0000017c43f29f10, 2, 1;
L_0000017c43f29a10 .part L_0000017c43f29330, 3, 1;
L_0000017c43f2b090 .part L_0000017c43f29470, 3, 1;
L_0000017c43f29ab0 .part L_0000017c43f29b50, 3, 1;
L_0000017c43f2a5f0 .part L_0000017c43f29f10, 3, 1;
LS_0000017c43f29b50_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4f9f0, L_0000017c43f4e6b0, L_0000017c43f4ef70, L_0000017c43f508d0;
LS_0000017c43f29b50_0_4 .concat8 [ 1 0 0 0], L_0000017c43f51510;
L_0000017c43f29b50 .concat8 [ 4 1 0 0], LS_0000017c43f29b50_0_0, LS_0000017c43f29b50_0_4;
L_0000017c43f29bf0 .part L_0000017c43f29330, 4, 1;
L_0000017c43f2a4b0 .part L_0000017c43f29470, 4, 1;
L_0000017c43f29c90 .part L_0000017c43f29b50, 4, 1;
L_0000017c43f29d30 .part L_0000017c43f29f10, 4, 1;
LS_0000017c43f29dd0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4ea30, L_0000017c43f4eb10, L_0000017c43f515f0, L_0000017c43f50470;
LS_0000017c43f29dd0_0_4 .concat8 [ 1 0 0 0], L_0000017c43f51350;
L_0000017c43f29dd0 .concat8 [ 4 1 0 0], LS_0000017c43f29dd0_0_0, LS_0000017c43f29dd0_0_4;
LS_0000017c43f29f10_0_0 .concat8 [ 1 1 1 1], L_0000017c43f4ffa0, L_0000017c43f4fbb0, L_0000017c43f4ef00, L_0000017c43f50160;
LS_0000017c43f29f10_0_4 .concat8 [ 1 1 0 0], L_0000017c43f50320, L_0000017c43f50940;
L_0000017c43f29f10 .concat8 [ 4 2 0 0], LS_0000017c43f29f10_0_0, LS_0000017c43f29f10_0_4;
L_0000017c43f29fb0 .part L_0000017c43f29f10, 5, 1;
S_0000017c43ad98b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43ada530;
 .timescale 0 0;
P_0000017c43251ac0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f4f9f0 .functor XOR 1, L_0000017c43cf7770, L_0000017c43f2b770, C4<0>, C4<0>;
v0000017c43bb4600_0 .net *"_ivl_1", 0 0, L_0000017c43f2b770;  1 drivers
S_0000017c43adb660 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43ad98b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4fbb0 .functor OR 1, L_0000017c43f4ed40, L_0000017c43f4e8e0, C4<0>, C4<0>;
v0000017c43bb3340_0 .net "S", 0 0, L_0000017c43f4ea30;  1 drivers
v0000017c43bb3de0_0 .net "a", 0 0, L_0000017c43f2ab90;  1 drivers
v0000017c43bb2d00_0 .net "b", 0 0, L_0000017c43f2b810;  1 drivers
v0000017c43bb42e0_0 .net "c", 0 0, L_0000017c43f4fbb0;  1 drivers
v0000017c43bb4380_0 .net "carry_1", 0 0, L_0000017c43f4ed40;  1 drivers
v0000017c43bb4420_0 .net "carry_2", 0 0, L_0000017c43f4e8e0;  1 drivers
v0000017c43bb44c0_0 .net "cin", 0 0, L_0000017c43f29150;  1 drivers
v0000017c43bb2f80_0 .net "sum_1", 0 0, L_0000017c43f4f750;  1 drivers
S_0000017c43ada080 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43adb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4f750 .functor XOR 1, L_0000017c43f2ab90, L_0000017c43f2b810, C4<0>, C4<0>;
L_0000017c43f4ed40 .functor AND 1, L_0000017c43f2ab90, L_0000017c43f2b810, C4<1>, C4<1>;
v0000017c43bb3200_0 .net "S", 0 0, L_0000017c43f4f750;  alias, 1 drivers
v0000017c43bb2b20_0 .net "a", 0 0, L_0000017c43f2ab90;  alias, 1 drivers
v0000017c43bb3660_0 .net "b", 0 0, L_0000017c43f2b810;  alias, 1 drivers
v0000017c43bb4ce0_0 .net "c", 0 0, L_0000017c43f4ed40;  alias, 1 drivers
S_0000017c43ada6c0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43adb660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4ea30 .functor XOR 1, L_0000017c43f4f750, L_0000017c43f29150, C4<0>, C4<0>;
L_0000017c43f4e8e0 .functor AND 1, L_0000017c43f4f750, L_0000017c43f29150, C4<1>, C4<1>;
v0000017c43bb2a80_0 .net "S", 0 0, L_0000017c43f4ea30;  alias, 1 drivers
v0000017c43bb2c60_0 .net "a", 0 0, L_0000017c43f4f750;  alias, 1 drivers
v0000017c43bb4740_0 .net "b", 0 0, L_0000017c43f29150;  alias, 1 drivers
v0000017c43bb4240_0 .net "c", 0 0, L_0000017c43f4e8e0;  alias, 1 drivers
S_0000017c43adb7f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43ada530;
 .timescale 0 0;
P_0000017c432514c0 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f4e6b0 .functor XOR 1, L_0000017c43cf7770, L_0000017c43f29790, C4<0>, C4<0>;
v0000017c43bb3840_0 .net *"_ivl_1", 0 0, L_0000017c43f29790;  1 drivers
S_0000017c43adb4d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43adb7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f4ef00 .functor OR 1, L_0000017c43f4fc20, L_0000017c43f4eb80, C4<0>, C4<0>;
v0000017c43bb2da0_0 .net "S", 0 0, L_0000017c43f4eb10;  1 drivers
v0000017c43bb4880_0 .net "a", 0 0, L_0000017c43f29830;  1 drivers
v0000017c43bb37a0_0 .net "b", 0 0, L_0000017c43f298d0;  1 drivers
v0000017c43bb4920_0 .net "c", 0 0, L_0000017c43f4ef00;  1 drivers
v0000017c43bb49c0_0 .net "carry_1", 0 0, L_0000017c43f4fc20;  1 drivers
v0000017c43bb33e0_0 .net "carry_2", 0 0, L_0000017c43f4eb80;  1 drivers
v0000017c43bb3480_0 .net "cin", 0 0, L_0000017c43f2a9b0;  1 drivers
v0000017c43bb3520_0 .net "sum_1", 0 0, L_0000017c43f4e9c0;  1 drivers
S_0000017c43ada9e0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43adb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4e9c0 .functor XOR 1, L_0000017c43f29830, L_0000017c43f298d0, C4<0>, C4<0>;
L_0000017c43f4fc20 .functor AND 1, L_0000017c43f29830, L_0000017c43f298d0, C4<1>, C4<1>;
v0000017c43bb46a0_0 .net "S", 0 0, L_0000017c43f4e9c0;  alias, 1 drivers
v0000017c43bb3fc0_0 .net "a", 0 0, L_0000017c43f29830;  alias, 1 drivers
v0000017c43bb3160_0 .net "b", 0 0, L_0000017c43f298d0;  alias, 1 drivers
v0000017c43bb3020_0 .net "c", 0 0, L_0000017c43f4fc20;  alias, 1 drivers
S_0000017c43adad00 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43adb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f4eb10 .functor XOR 1, L_0000017c43f4e9c0, L_0000017c43f2a9b0, C4<0>, C4<0>;
L_0000017c43f4eb80 .functor AND 1, L_0000017c43f4e9c0, L_0000017c43f2a9b0, C4<1>, C4<1>;
v0000017c43bb47e0_0 .net "S", 0 0, L_0000017c43f4eb10;  alias, 1 drivers
v0000017c43bb30c0_0 .net "a", 0 0, L_0000017c43f4e9c0;  alias, 1 drivers
v0000017c43bb38e0_0 .net "b", 0 0, L_0000017c43f2a9b0;  alias, 1 drivers
v0000017c43bb4e20_0 .net "c", 0 0, L_0000017c43f4eb80;  alias, 1 drivers
S_0000017c43adbb10 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43ada530;
 .timescale 0 0;
P_0000017c43251d80 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f4ef70 .functor XOR 1, L_0000017c43cf7770, L_0000017c43f29970, C4<0>, C4<0>;
v0000017c43bb4f60_0 .net *"_ivl_1", 0 0, L_0000017c43f29970;  1 drivers
S_0000017c43adab70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43adbb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f50160 .functor OR 1, L_0000017c43f500f0, L_0000017c43f50a20, C4<0>, C4<0>;
v0000017c43bb3ac0_0 .net "S", 0 0, L_0000017c43f515f0;  1 drivers
v0000017c43bb4ec0_0 .net "a", 0 0, L_0000017c43f2a2d0;  1 drivers
v0000017c43bb3b60_0 .net "b", 0 0, L_0000017c43f2a550;  1 drivers
v0000017c43bb4d80_0 .net "c", 0 0, L_0000017c43f50160;  1 drivers
v0000017c43bb4060_0 .net "carry_1", 0 0, L_0000017c43f500f0;  1 drivers
v0000017c43bb3c00_0 .net "carry_2", 0 0, L_0000017c43f50a20;  1 drivers
v0000017c43bb3ca0_0 .net "cin", 0 0, L_0000017c43f2aff0;  1 drivers
v0000017c43bb4b00_0 .net "sum_1", 0 0, L_0000017c43f50390;  1 drivers
S_0000017c43adb1b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43adab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50390 .functor XOR 1, L_0000017c43f2a2d0, L_0000017c43f2a550, C4<0>, C4<0>;
L_0000017c43f500f0 .functor AND 1, L_0000017c43f2a2d0, L_0000017c43f2a550, C4<1>, C4<1>;
v0000017c43bb2940_0 .net "S", 0 0, L_0000017c43f50390;  alias, 1 drivers
v0000017c43bb3980_0 .net "a", 0 0, L_0000017c43f2a2d0;  alias, 1 drivers
v0000017c43bb3a20_0 .net "b", 0 0, L_0000017c43f2a550;  alias, 1 drivers
v0000017c43bb3d40_0 .net "c", 0 0, L_0000017c43f500f0;  alias, 1 drivers
S_0000017c43adb340 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43adab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f515f0 .functor XOR 1, L_0000017c43f50390, L_0000017c43f2aff0, C4<0>, C4<0>;
L_0000017c43f50a20 .functor AND 1, L_0000017c43f50390, L_0000017c43f2aff0, C4<1>, C4<1>;
v0000017c43bb4ba0_0 .net "S", 0 0, L_0000017c43f515f0;  alias, 1 drivers
v0000017c43bb3e80_0 .net "a", 0 0, L_0000017c43f50390;  alias, 1 drivers
v0000017c43bb4a60_0 .net "b", 0 0, L_0000017c43f2aff0;  alias, 1 drivers
v0000017c43bb35c0_0 .net "c", 0 0, L_0000017c43f50a20;  alias, 1 drivers
S_0000017c43bfa3a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43ada530;
 .timescale 0 0;
P_0000017c43251c80 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f508d0 .functor XOR 1, L_0000017c43cf7770, L_0000017c43f29a10, C4<0>, C4<0>;
v0000017c43bb74e0_0 .net *"_ivl_1", 0 0, L_0000017c43f29a10;  1 drivers
S_0000017c43bf74c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfa3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f50320 .functor OR 1, L_0000017c43f50b70, L_0000017c43f51820, C4<0>, C4<0>;
v0000017c43bb69a0_0 .net "S", 0 0, L_0000017c43f50470;  1 drivers
v0000017c43bb6860_0 .net "a", 0 0, L_0000017c43f2b090;  1 drivers
v0000017c43bb6400_0 .net "b", 0 0, L_0000017c43f29ab0;  1 drivers
v0000017c43bb6f40_0 .net "c", 0 0, L_0000017c43f50320;  1 drivers
v0000017c43bb6fe0_0 .net "carry_1", 0 0, L_0000017c43f50b70;  1 drivers
v0000017c43bb6220_0 .net "carry_2", 0 0, L_0000017c43f51820;  1 drivers
v0000017c43bb65e0_0 .net "cin", 0 0, L_0000017c43f2a5f0;  1 drivers
v0000017c43bb5be0_0 .net "sum_1", 0 0, L_0000017c43f50400;  1 drivers
S_0000017c43bfb1b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf74c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50400 .functor XOR 1, L_0000017c43f2b090, L_0000017c43f29ab0, C4<0>, C4<0>;
L_0000017c43f50b70 .functor AND 1, L_0000017c43f2b090, L_0000017c43f29ab0, C4<1>, C4<1>;
v0000017c43bb3f20_0 .net "S", 0 0, L_0000017c43f50400;  alias, 1 drivers
v0000017c43bb5000_0 .net "a", 0 0, L_0000017c43f2b090;  alias, 1 drivers
v0000017c43bb50a0_0 .net "b", 0 0, L_0000017c43f29ab0;  alias, 1 drivers
v0000017c43bb29e0_0 .net "c", 0 0, L_0000017c43f50b70;  alias, 1 drivers
S_0000017c43bf90e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf74c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50470 .functor XOR 1, L_0000017c43f50400, L_0000017c43f2a5f0, C4<0>, C4<0>;
L_0000017c43f51820 .functor AND 1, L_0000017c43f50400, L_0000017c43f2a5f0, C4<1>, C4<1>;
v0000017c43bb2bc0_0 .net "S", 0 0, L_0000017c43f50470;  alias, 1 drivers
v0000017c43bb56e0_0 .net "a", 0 0, L_0000017c43f50400;  alias, 1 drivers
v0000017c43bb7080_0 .net "b", 0 0, L_0000017c43f2a5f0;  alias, 1 drivers
v0000017c43bb7580_0 .net "c", 0 0, L_0000017c43f51820;  alias, 1 drivers
S_0000017c43bf8780 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43ada530;
 .timescale 0 0;
P_0000017c43251cc0 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f51510 .functor XOR 1, L_0000017c43cf7770, L_0000017c43f29bf0, C4<0>, C4<0>;
v0000017c43bb5500_0 .net *"_ivl_1", 0 0, L_0000017c43f29bf0;  1 drivers
S_0000017c43bf9ef0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bf8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f50940 .functor OR 1, L_0000017c43f51660, L_0000017c43f510b0, C4<0>, C4<0>;
v0000017c43bb6180_0 .net "S", 0 0, L_0000017c43f51350;  1 drivers
v0000017c43bb76c0_0 .net "a", 0 0, L_0000017c43f2a4b0;  1 drivers
v0000017c43bb7620_0 .net "b", 0 0, L_0000017c43f29c90;  1 drivers
v0000017c43bb6540_0 .net "c", 0 0, L_0000017c43f50940;  1 drivers
v0000017c43bb6a40_0 .net "carry_1", 0 0, L_0000017c43f51660;  1 drivers
v0000017c43bb62c0_0 .net "carry_2", 0 0, L_0000017c43f510b0;  1 drivers
v0000017c43bb6900_0 .net "cin", 0 0, L_0000017c43f29d30;  1 drivers
v0000017c43bb5aa0_0 .net "sum_1", 0 0, L_0000017c43f50be0;  1 drivers
S_0000017c43bfcdd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f50be0 .functor XOR 1, L_0000017c43f2a4b0, L_0000017c43f29c90, C4<0>, C4<0>;
L_0000017c43f51660 .functor AND 1, L_0000017c43f2a4b0, L_0000017c43f29c90, C4<1>, C4<1>;
v0000017c43bb64a0_0 .net "S", 0 0, L_0000017c43f50be0;  alias, 1 drivers
v0000017c43bb67c0_0 .net "a", 0 0, L_0000017c43f2a4b0;  alias, 1 drivers
v0000017c43bb7760_0 .net "b", 0 0, L_0000017c43f29c90;  alias, 1 drivers
v0000017c43bb7120_0 .net "c", 0 0, L_0000017c43f51660;  alias, 1 drivers
S_0000017c43bf9270 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f51350 .functor XOR 1, L_0000017c43f50be0, L_0000017c43f29d30, C4<0>, C4<0>;
L_0000017c43f510b0 .functor AND 1, L_0000017c43f50be0, L_0000017c43f29d30, C4<1>, C4<1>;
v0000017c43bb71c0_0 .net "S", 0 0, L_0000017c43f51350;  alias, 1 drivers
v0000017c43bb7260_0 .net "a", 0 0, L_0000017c43f50be0;  alias, 1 drivers
v0000017c43bb5dc0_0 .net "b", 0 0, L_0000017c43f29d30;  alias, 1 drivers
v0000017c43bb7300_0 .net "c", 0 0, L_0000017c43f510b0;  alias, 1 drivers
S_0000017c43bf9400 .scope module, "l1" "left_shift" 2 82, 2 196 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 17 "a_out";
P_0000017c43a77950 .param/l "N" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a77988 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c43a779c0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000001000>;
v0000017c43bb8d40_0 .net *"_ivl_0", 16 0, L_0000017c43fa6a30;  1 drivers
L_0000017c43cf79f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c43bb8160_0 .net *"_ivl_3", 7 0, L_0000017c43cf79f8;  1 drivers
v0000017c43bb8de0_0 .net *"_ivl_6", 8 0, L_0000017c43fa8830;  1 drivers
L_0000017c43cf7a40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c43bba000_0 .net *"_ivl_8", 7 0, L_0000017c43cf7a40;  1 drivers
v0000017c43bb8340_0 .net "a", 8 0, L_0000017c43f08db0;  alias, 1 drivers
v0000017c43bb91a0_0 .net "a_out", 16 0, L_0000017c43fa6350;  alias, 1 drivers
L_0000017c43fa6a30 .concat [ 9 8 0 0], L_0000017c43f08db0, L_0000017c43cf79f8;
L_0000017c43fa8830 .part L_0000017c43fa6a30, 0, 9;
L_0000017c43fa6350 .concat [ 8 9 0 0], L_0000017c43cf7a40, L_0000017c43fa8830;
S_0000017c43bfb660 .scope module, "l2" "left_shift" 2 83, 2 196 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 17 "a_out";
P_0000017c43a77270 .param/l "N" 0 2 196, +C4<00000000000000000000000000001001>;
P_0000017c43a772a8 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c43a772e0 .param/l "shift" 0 2 196, +C4<00000000000000000000000000000100>;
v0000017c43bb9740_0 .net *"_ivl_0", 16 0, L_0000017c43fa63f0;  1 drivers
L_0000017c43cf7a88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c43bb88e0_0 .net *"_ivl_3", 7 0, L_0000017c43cf7a88;  1 drivers
v0000017c43bb9600_0 .net *"_ivl_6", 12 0, L_0000017c43fa7e30;  1 drivers
L_0000017c43cf7ad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017c43bb8520_0 .net *"_ivl_8", 3 0, L_0000017c43cf7ad0;  1 drivers
v0000017c43bb82a0_0 .net "a", 8 0, L_0000017c43fa6d50;  alias, 1 drivers
v0000017c43bb8020_0 .net "a_out", 16 0, L_0000017c43fa7bb0;  alias, 1 drivers
L_0000017c43fa63f0 .concat [ 9 8 0 0], L_0000017c43fa6d50, L_0000017c43cf7a88;
L_0000017c43fa7e30 .part L_0000017c43fa63f0, 0, 13;
L_0000017c43fa7bb0 .concat [ 4 13 0 0], L_0000017c43cf7ad0, L_0000017c43fa7e30;
S_0000017c43bfcf60 .scope module, "sub1" "rca_Nbit" 2 79, 2 233 0, S_0000017c43827340;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c432518c0 .param/l "N" 0 2 233, +C4<00000000000000000000000000001001>;
L_0000017c43cf79b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43f36fc0 .functor BUFZ 1, L_0000017c43cf79b0, C4<0>, C4<0>, C4<0>;
v0000017c43bbd660_0 .net "S", 8 0, L_0000017c43fa6d50;  alias, 1 drivers
v0000017c43bbca80_0 .net *"_ivl_0", 0 0, L_0000017c43f53ce0;  1 drivers
v0000017c43bbeba0_0 .net *"_ivl_10", 0 0, L_0000017c43f54370;  1 drivers
v0000017c43bbea60_0 .net *"_ivl_20", 0 0, L_0000017c43f554f0;  1 drivers
v0000017c43bbdf20_0 .net *"_ivl_30", 0 0, L_0000017c43f55870;  1 drivers
v0000017c43bbe740_0 .net *"_ivl_40", 0 0, L_0000017c43f555d0;  1 drivers
v0000017c43bbe9c0_0 .net *"_ivl_50", 0 0, L_0000017c43f55b10;  1 drivers
v0000017c43bbeec0_0 .net *"_ivl_60", 0 0, L_0000017c43f55d40;  1 drivers
v0000017c43bbf000_0 .net *"_ivl_70", 0 0, L_0000017c43f35c80;  1 drivers
v0000017c43bbc940_0 .net *"_ivl_80", 0 0, L_0000017c43f37030;  1 drivers
v0000017c43bbc9e0_0 .net *"_ivl_96", 0 0, L_0000017c43f36fc0;  1 drivers
v0000017c43bbcb20_0 .net "a", 8 0, L_0000017c43fa53b0;  alias, 1 drivers
v0000017c43bbcbc0_0 .net "b", 8 0, L_0000017c43fa54f0;  alias, 1 drivers
v0000017c43bbcc60_0 .net "b1", 8 0, L_0000017c43fa71b0;  1 drivers
v0000017c43bbcd00_0 .net "c", 0 0, L_0000017c43fa6990;  alias, 1 drivers
v0000017c43bbcda0_0 .net "cin", 0 0, L_0000017c43cf79b0;  1 drivers
v0000017c43bbcee0_0 .net "co", 9 0, L_0000017c43fa76b0;  1 drivers
L_0000017c43fa47d0 .part L_0000017c43fa54f0, 0, 1;
L_0000017c43fa56d0 .part L_0000017c43fa53b0, 0, 1;
L_0000017c43fa4870 .part L_0000017c43fa71b0, 0, 1;
L_0000017c43fa4a50 .part L_0000017c43fa76b0, 0, 1;
L_0000017c43fa5810 .part L_0000017c43fa54f0, 1, 1;
L_0000017c43fa6170 .part L_0000017c43fa53b0, 1, 1;
L_0000017c43fa7f70 .part L_0000017c43fa71b0, 1, 1;
L_0000017c43fa7b10 .part L_0000017c43fa76b0, 1, 1;
L_0000017c43fa7a70 .part L_0000017c43fa54f0, 2, 1;
L_0000017c43fa68f0 .part L_0000017c43fa53b0, 2, 1;
L_0000017c43fa6df0 .part L_0000017c43fa71b0, 2, 1;
L_0000017c43fa72f0 .part L_0000017c43fa76b0, 2, 1;
L_0000017c43fa65d0 .part L_0000017c43fa54f0, 3, 1;
L_0000017c43fa8470 .part L_0000017c43fa53b0, 3, 1;
L_0000017c43fa6210 .part L_0000017c43fa71b0, 3, 1;
L_0000017c43fa7110 .part L_0000017c43fa76b0, 3, 1;
L_0000017c43fa8510 .part L_0000017c43fa54f0, 4, 1;
L_0000017c43fa7070 .part L_0000017c43fa53b0, 4, 1;
L_0000017c43fa6fd0 .part L_0000017c43fa71b0, 4, 1;
L_0000017c43fa62b0 .part L_0000017c43fa76b0, 4, 1;
L_0000017c43fa8290 .part L_0000017c43fa54f0, 5, 1;
L_0000017c43fa6c10 .part L_0000017c43fa53b0, 5, 1;
L_0000017c43fa7390 .part L_0000017c43fa71b0, 5, 1;
L_0000017c43fa6710 .part L_0000017c43fa76b0, 5, 1;
L_0000017c43fa7250 .part L_0000017c43fa54f0, 6, 1;
L_0000017c43fa6670 .part L_0000017c43fa53b0, 6, 1;
L_0000017c43fa7430 .part L_0000017c43fa71b0, 6, 1;
L_0000017c43fa74d0 .part L_0000017c43fa76b0, 6, 1;
L_0000017c43fa8650 .part L_0000017c43fa54f0, 7, 1;
L_0000017c43fa6e90 .part L_0000017c43fa53b0, 7, 1;
L_0000017c43fa86f0 .part L_0000017c43fa71b0, 7, 1;
L_0000017c43fa6cb0 .part L_0000017c43fa76b0, 7, 1;
LS_0000017c43fa71b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f53ce0, L_0000017c43f54370, L_0000017c43f554f0, L_0000017c43f55870;
LS_0000017c43fa71b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f555d0, L_0000017c43f55b10, L_0000017c43f55d40, L_0000017c43f35c80;
LS_0000017c43fa71b0_0_8 .concat8 [ 1 0 0 0], L_0000017c43f37030;
L_0000017c43fa71b0 .concat8 [ 4 4 1 0], LS_0000017c43fa71b0_0_0, LS_0000017c43fa71b0_0_4, LS_0000017c43fa71b0_0_8;
L_0000017c43fa6f30 .part L_0000017c43fa54f0, 8, 1;
L_0000017c43fa8790 .part L_0000017c43fa53b0, 8, 1;
L_0000017c43fa7570 .part L_0000017c43fa71b0, 8, 1;
L_0000017c43fa7610 .part L_0000017c43fa76b0, 8, 1;
LS_0000017c43fa6d50_0_0 .concat8 [ 1 1 1 1], L_0000017c43f54300, L_0000017c43f55800, L_0000017c43f55aa0, L_0000017c43f55a30;
LS_0000017c43fa6d50_0_4 .concat8 [ 1 1 1 1], L_0000017c43f55720, L_0000017c43f55cd0, L_0000017c43f368c0, L_0000017c43f36c40;
LS_0000017c43fa6d50_0_8 .concat8 [ 1 0 0 0], L_0000017c43f370a0;
L_0000017c43fa6d50 .concat8 [ 4 4 1 0], LS_0000017c43fa6d50_0_0, LS_0000017c43fa6d50_0_4, LS_0000017c43fa6d50_0_8;
LS_0000017c43fa76b0_0_0 .concat8 [ 1 1 1 1], L_0000017c43f36fc0, L_0000017c43f54a00, L_0000017c43f55e90, L_0000017c43f55c60;
LS_0000017c43fa76b0_0_4 .concat8 [ 1 1 1 1], L_0000017c43f55410, L_0000017c43f55790, L_0000017c43f55bf0, L_0000017c43f36850;
LS_0000017c43fa76b0_0_8 .concat8 [ 1 1 0 0], L_0000017c43f37490, L_0000017c43f37110;
L_0000017c43fa76b0 .concat8 [ 4 4 2 0], LS_0000017c43fa76b0_0_0, LS_0000017c43fa76b0_0_4, LS_0000017c43fa76b0_0_8;
L_0000017c43fa6990 .part L_0000017c43fa76b0, 9, 1;
S_0000017c43bfa850 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43251dc0 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43f53ce0 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa47d0, C4<0>, C4<0>;
v0000017c43bb96a0_0 .net *"_ivl_1", 0 0, L_0000017c43fa47d0;  1 drivers
S_0000017c43bfb7f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfa850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f54a00 .functor OR 1, L_0000017c43f53f80, L_0000017c43f54990, C4<0>, C4<0>;
v0000017c43bb8200_0 .net "S", 0 0, L_0000017c43f54300;  1 drivers
v0000017c43bb9ce0_0 .net "a", 0 0, L_0000017c43fa56d0;  1 drivers
v0000017c43bb8fc0_0 .net "b", 0 0, L_0000017c43fa4870;  1 drivers
v0000017c43bb8a20_0 .net "c", 0 0, L_0000017c43f54a00;  1 drivers
v0000017c43bb9060_0 .net "carry_1", 0 0, L_0000017c43f53f80;  1 drivers
v0000017c43bb9d80_0 .net "carry_2", 0 0, L_0000017c43f54990;  1 drivers
v0000017c43bb8ca0_0 .net "cin", 0 0, L_0000017c43fa4a50;  1 drivers
v0000017c43bb83e0_0 .net "sum_1", 0 0, L_0000017c43f53f10;  1 drivers
S_0000017c43bf9bd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfb7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f53f10 .functor XOR 1, L_0000017c43fa56d0, L_0000017c43fa4870, C4<0>, C4<0>;
L_0000017c43f53f80 .functor AND 1, L_0000017c43fa56d0, L_0000017c43fa4870, C4<1>, C4<1>;
v0000017c43bb8980_0 .net "S", 0 0, L_0000017c43f53f10;  alias, 1 drivers
v0000017c43bb8e80_0 .net "a", 0 0, L_0000017c43fa56d0;  alias, 1 drivers
v0000017c43bba0a0_0 .net "b", 0 0, L_0000017c43fa4870;  alias, 1 drivers
v0000017c43bb9f60_0 .net "c", 0 0, L_0000017c43f53f80;  alias, 1 drivers
S_0000017c43bfab70 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfb7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f54300 .functor XOR 1, L_0000017c43f53f10, L_0000017c43fa4a50, C4<0>, C4<0>;
L_0000017c43f54990 .functor AND 1, L_0000017c43f53f10, L_0000017c43fa4a50, C4<1>, C4<1>;
v0000017c43bb9560_0 .net "S", 0 0, L_0000017c43f54300;  alias, 1 drivers
v0000017c43bb80c0_0 .net "a", 0 0, L_0000017c43f53f10;  alias, 1 drivers
v0000017c43bb9240_0 .net "b", 0 0, L_0000017c43fa4a50;  alias, 1 drivers
v0000017c43bb8f20_0 .net "c", 0 0, L_0000017c43f54990;  alias, 1 drivers
S_0000017c43bf9d60 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43252040 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43f54370 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa5810, C4<0>, C4<0>;
v0000017c43bb9ba0_0 .net *"_ivl_1", 0 0, L_0000017c43fa5810;  1 drivers
S_0000017c43bfad00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bf9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55e90 .functor OR 1, L_0000017c43f54a70, L_0000017c43f553a0, C4<0>, C4<0>;
v0000017c43bb85c0_0 .net "S", 0 0, L_0000017c43f55800;  1 drivers
v0000017c43bb7d00_0 .net "a", 0 0, L_0000017c43fa6170;  1 drivers
v0000017c43bb92e0_0 .net "b", 0 0, L_0000017c43fa7f70;  1 drivers
v0000017c43bb9380_0 .net "c", 0 0, L_0000017c43f55e90;  1 drivers
v0000017c43bb94c0_0 .net "carry_1", 0 0, L_0000017c43f54a70;  1 drivers
v0000017c43bb99c0_0 .net "carry_2", 0 0, L_0000017c43f553a0;  1 drivers
v0000017c43bb8c00_0 .net "cin", 0 0, L_0000017c43fa7b10;  1 drivers
v0000017c43bb9b00_0 .net "sum_1", 0 0, L_0000017c43f543e0;  1 drivers
S_0000017c43bfc150 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f543e0 .functor XOR 1, L_0000017c43fa6170, L_0000017c43fa7f70, C4<0>, C4<0>;
L_0000017c43f54a70 .functor AND 1, L_0000017c43fa6170, L_0000017c43fa7f70, C4<1>, C4<1>;
v0000017c43bb7f80_0 .net "S", 0 0, L_0000017c43f543e0;  alias, 1 drivers
v0000017c43bb97e0_0 .net "a", 0 0, L_0000017c43fa6170;  alias, 1 drivers
v0000017c43bb8ac0_0 .net "b", 0 0, L_0000017c43fa7f70;  alias, 1 drivers
v0000017c43bb9e20_0 .net "c", 0 0, L_0000017c43f54a70;  alias, 1 drivers
S_0000017c43bfc790 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55800 .functor XOR 1, L_0000017c43f543e0, L_0000017c43fa7b10, C4<0>, C4<0>;
L_0000017c43f553a0 .functor AND 1, L_0000017c43f543e0, L_0000017c43fa7b10, C4<1>, C4<1>;
v0000017c43bb9920_0 .net "S", 0 0, L_0000017c43f55800;  alias, 1 drivers
v0000017c43bb7b20_0 .net "a", 0 0, L_0000017c43f543e0;  alias, 1 drivers
v0000017c43bb8b60_0 .net "b", 0 0, L_0000017c43fa7b10;  alias, 1 drivers
v0000017c43bb9100_0 .net "c", 0 0, L_0000017c43f553a0;  alias, 1 drivers
S_0000017c43bfa9e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43252280 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43f554f0 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa7a70, C4<0>, C4<0>;
v0000017c43bba820_0 .net *"_ivl_1", 0 0, L_0000017c43fa7a70;  1 drivers
S_0000017c43bf8460 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55c60 .functor OR 1, L_0000017c43f556b0, L_0000017c43f55560, C4<0>, C4<0>;
v0000017c43bba780_0 .net "S", 0 0, L_0000017c43f55aa0;  1 drivers
v0000017c43bbbf40_0 .net "a", 0 0, L_0000017c43fa68f0;  1 drivers
v0000017c43bbb180_0 .net "b", 0 0, L_0000017c43fa6df0;  1 drivers
v0000017c43bbc620_0 .net "c", 0 0, L_0000017c43f55c60;  1 drivers
v0000017c43bbc6c0_0 .net "carry_1", 0 0, L_0000017c43f556b0;  1 drivers
v0000017c43bbb220_0 .net "carry_2", 0 0, L_0000017c43f55560;  1 drivers
v0000017c43bbc260_0 .net "cin", 0 0, L_0000017c43fa72f0;  1 drivers
v0000017c43bba6e0_0 .net "sum_1", 0 0, L_0000017c43f558e0;  1 drivers
S_0000017c43bfae90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f558e0 .functor XOR 1, L_0000017c43fa68f0, L_0000017c43fa6df0, C4<0>, C4<0>;
L_0000017c43f556b0 .functor AND 1, L_0000017c43fa68f0, L_0000017c43fa6df0, C4<1>, C4<1>;
v0000017c43bb9ec0_0 .net "S", 0 0, L_0000017c43f558e0;  alias, 1 drivers
v0000017c43bb79e0_0 .net "a", 0 0, L_0000017c43fa68f0;  alias, 1 drivers
v0000017c43bb7a80_0 .net "b", 0 0, L_0000017c43fa6df0;  alias, 1 drivers
v0000017c43bb7bc0_0 .net "c", 0 0, L_0000017c43f556b0;  alias, 1 drivers
S_0000017c43bf8910 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55aa0 .functor XOR 1, L_0000017c43f558e0, L_0000017c43fa72f0, C4<0>, C4<0>;
L_0000017c43f55560 .functor AND 1, L_0000017c43f558e0, L_0000017c43fa72f0, C4<1>, C4<1>;
v0000017c43bb7c60_0 .net "S", 0 0, L_0000017c43f55aa0;  alias, 1 drivers
v0000017c43bb7da0_0 .net "a", 0 0, L_0000017c43f558e0;  alias, 1 drivers
v0000017c43bb7e40_0 .net "b", 0 0, L_0000017c43fa72f0;  alias, 1 drivers
v0000017c43bb7ee0_0 .net "c", 0 0, L_0000017c43f55560;  alias, 1 drivers
S_0000017c43bfb020 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43252200 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43f55870 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa65d0, C4<0>, C4<0>;
v0000017c43bbc760_0 .net *"_ivl_1", 0 0, L_0000017c43fa65d0;  1 drivers
S_0000017c43bf9590 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55410 .functor OR 1, L_0000017c43f55f00, L_0000017c43f55db0, C4<0>, C4<0>;
v0000017c43bbafa0_0 .net "S", 0 0, L_0000017c43f55a30;  1 drivers
v0000017c43bbb540_0 .net "a", 0 0, L_0000017c43fa8470;  1 drivers
v0000017c43bbb5e0_0 .net "b", 0 0, L_0000017c43fa6210;  1 drivers
v0000017c43bbaa00_0 .net "c", 0 0, L_0000017c43f55410;  1 drivers
v0000017c43bbc120_0 .net "carry_1", 0 0, L_0000017c43f55f00;  1 drivers
v0000017c43bbae60_0 .net "carry_2", 0 0, L_0000017c43f55db0;  1 drivers
v0000017c43bbb9a0_0 .net "cin", 0 0, L_0000017c43fa7110;  1 drivers
v0000017c43bbc4e0_0 .net "sum_1", 0 0, L_0000017c43f55330;  1 drivers
S_0000017c43bf8c30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55330 .functor XOR 1, L_0000017c43fa8470, L_0000017c43fa6210, C4<0>, C4<0>;
L_0000017c43f55f00 .functor AND 1, L_0000017c43fa8470, L_0000017c43fa6210, C4<1>, C4<1>;
v0000017c43bbad20_0 .net "S", 0 0, L_0000017c43f55330;  alias, 1 drivers
v0000017c43bba640_0 .net "a", 0 0, L_0000017c43fa8470;  alias, 1 drivers
v0000017c43bba8c0_0 .net "b", 0 0, L_0000017c43fa6210;  alias, 1 drivers
v0000017c43bbac80_0 .net "c", 0 0, L_0000017c43f55f00;  alias, 1 drivers
S_0000017c43bf9720 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55a30 .functor XOR 1, L_0000017c43f55330, L_0000017c43fa7110, C4<0>, C4<0>;
L_0000017c43f55db0 .functor AND 1, L_0000017c43f55330, L_0000017c43fa7110, C4<1>, C4<1>;
v0000017c43bba960_0 .net "S", 0 0, L_0000017c43f55a30;  alias, 1 drivers
v0000017c43bbbae0_0 .net "a", 0 0, L_0000017c43f55330;  alias, 1 drivers
v0000017c43bbadc0_0 .net "b", 0 0, L_0000017c43fa7110;  alias, 1 drivers
v0000017c43bbb860_0 .net "c", 0 0, L_0000017c43f55db0;  alias, 1 drivers
S_0000017c43bf77e0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43251f40 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43f555d0 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa8510, C4<0>, C4<0>;
v0000017c43bbb0e0_0 .net *"_ivl_1", 0 0, L_0000017c43fa8510;  1 drivers
S_0000017c43bfd730 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bf77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55790 .functor OR 1, L_0000017c43f55480, L_0000017c43f55f70, C4<0>, C4<0>;
v0000017c43bba500_0 .net "S", 0 0, L_0000017c43f55720;  1 drivers
v0000017c43bbb040_0 .net "a", 0 0, L_0000017c43fa7070;  1 drivers
v0000017c43bbc080_0 .net "b", 0 0, L_0000017c43fa6fd0;  1 drivers
v0000017c43bbc580_0 .net "c", 0 0, L_0000017c43f55790;  1 drivers
v0000017c43bba140_0 .net "carry_1", 0 0, L_0000017c43f55480;  1 drivers
v0000017c43bba5a0_0 .net "carry_2", 0 0, L_0000017c43f55f70;  1 drivers
v0000017c43bbba40_0 .net "cin", 0 0, L_0000017c43fa62b0;  1 drivers
v0000017c43bbb720_0 .net "sum_1", 0 0, L_0000017c43f55640;  1 drivers
S_0000017c43bfbe30 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfd730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55640 .functor XOR 1, L_0000017c43fa7070, L_0000017c43fa6fd0, C4<0>, C4<0>;
L_0000017c43f55480 .functor AND 1, L_0000017c43fa7070, L_0000017c43fa6fd0, C4<1>, C4<1>;
v0000017c43bbaf00_0 .net "S", 0 0, L_0000017c43f55640;  alias, 1 drivers
v0000017c43bbaaa0_0 .net "a", 0 0, L_0000017c43fa7070;  alias, 1 drivers
v0000017c43bbab40_0 .net "b", 0 0, L_0000017c43fa6fd0;  alias, 1 drivers
v0000017c43bbc800_0 .net "c", 0 0, L_0000017c43f55480;  alias, 1 drivers
S_0000017c43bfb340 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfd730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55720 .functor XOR 1, L_0000017c43f55640, L_0000017c43fa62b0, C4<0>, C4<0>;
L_0000017c43f55f70 .functor AND 1, L_0000017c43f55640, L_0000017c43fa62b0, C4<1>, C4<1>;
v0000017c43bbb680_0 .net "S", 0 0, L_0000017c43f55720;  alias, 1 drivers
v0000017c43bbc8a0_0 .net "a", 0 0, L_0000017c43f55640;  alias, 1 drivers
v0000017c43bbabe0_0 .net "b", 0 0, L_0000017c43fa62b0;  alias, 1 drivers
v0000017c43bbc440_0 .net "c", 0 0, L_0000017c43f55f70;  alias, 1 drivers
S_0000017c43bfd410 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43251580 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43f55b10 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa8290, C4<0>, C4<0>;
v0000017c43bbc300_0 .net *"_ivl_1", 0 0, L_0000017c43fa8290;  1 drivers
S_0000017c43bfb4d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f55bf0 .functor OR 1, L_0000017c43f559c0, L_0000017c43f55b80, C4<0>, C4<0>;
v0000017c43bbbea0_0 .net "S", 0 0, L_0000017c43f55cd0;  1 drivers
v0000017c43bbbc20_0 .net "a", 0 0, L_0000017c43fa6c10;  1 drivers
v0000017c43bba1e0_0 .net "b", 0 0, L_0000017c43fa7390;  1 drivers
v0000017c43bbbcc0_0 .net "c", 0 0, L_0000017c43f55bf0;  1 drivers
v0000017c43bbbd60_0 .net "carry_1", 0 0, L_0000017c43f559c0;  1 drivers
v0000017c43bbbe00_0 .net "carry_2", 0 0, L_0000017c43f55b80;  1 drivers
v0000017c43bbbfe0_0 .net "cin", 0 0, L_0000017c43fa6710;  1 drivers
v0000017c43bba280_0 .net "sum_1", 0 0, L_0000017c43f55950;  1 drivers
S_0000017c43bfbb10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55950 .functor XOR 1, L_0000017c43fa6c10, L_0000017c43fa7390, C4<0>, C4<0>;
L_0000017c43f559c0 .functor AND 1, L_0000017c43fa6c10, L_0000017c43fa7390, C4<1>, C4<1>;
v0000017c43bbb2c0_0 .net "S", 0 0, L_0000017c43f55950;  alias, 1 drivers
v0000017c43bbb360_0 .net "a", 0 0, L_0000017c43fa6c10;  alias, 1 drivers
v0000017c43bbb400_0 .net "b", 0 0, L_0000017c43fa7390;  alias, 1 drivers
v0000017c43bbc1c0_0 .net "c", 0 0, L_0000017c43f559c0;  alias, 1 drivers
S_0000017c43bfb980 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55cd0 .functor XOR 1, L_0000017c43f55950, L_0000017c43fa6710, C4<0>, C4<0>;
L_0000017c43f55b80 .functor AND 1, L_0000017c43f55950, L_0000017c43fa6710, C4<1>, C4<1>;
v0000017c43bbb4a0_0 .net "S", 0 0, L_0000017c43f55cd0;  alias, 1 drivers
v0000017c43bbb7c0_0 .net "a", 0 0, L_0000017c43f55950;  alias, 1 drivers
v0000017c43bbb900_0 .net "b", 0 0, L_0000017c43fa6710;  alias, 1 drivers
v0000017c43bbbb80_0 .net "c", 0 0, L_0000017c43f55b80;  alias, 1 drivers
S_0000017c43bf7970 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c432522c0 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43f55d40 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa7250, C4<0>, C4<0>;
v0000017c43bbcf80_0 .net *"_ivl_1", 0 0, L_0000017c43fa7250;  1 drivers
S_0000017c43bf85f0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bf7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f36850 .functor OR 1, L_0000017c43f364d0, L_0000017c43f35d60, C4<0>, C4<0>;
v0000017c43bbdfc0_0 .net "S", 0 0, L_0000017c43f368c0;  1 drivers
v0000017c43bbd840_0 .net "a", 0 0, L_0000017c43fa6670;  1 drivers
v0000017c43bbe380_0 .net "b", 0 0, L_0000017c43fa7430;  1 drivers
v0000017c43bbda20_0 .net "c", 0 0, L_0000017c43f36850;  1 drivers
v0000017c43bbe2e0_0 .net "carry_1", 0 0, L_0000017c43f364d0;  1 drivers
v0000017c43bbece0_0 .net "carry_2", 0 0, L_0000017c43f35d60;  1 drivers
v0000017c43bbd980_0 .net "cin", 0 0, L_0000017c43fa74d0;  1 drivers
v0000017c43bbd7a0_0 .net "sum_1", 0 0, L_0000017c43f55e20;  1 drivers
S_0000017c43bfd0f0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f55e20 .functor XOR 1, L_0000017c43fa6670, L_0000017c43fa7430, C4<0>, C4<0>;
L_0000017c43f364d0 .functor AND 1, L_0000017c43fa6670, L_0000017c43fa7430, C4<1>, C4<1>;
v0000017c43bbc3a0_0 .net "S", 0 0, L_0000017c43f55e20;  alias, 1 drivers
v0000017c43bba320_0 .net "a", 0 0, L_0000017c43fa6670;  alias, 1 drivers
v0000017c43bba3c0_0 .net "b", 0 0, L_0000017c43fa7430;  alias, 1 drivers
v0000017c43bba460_0 .net "c", 0 0, L_0000017c43f364d0;  alias, 1 drivers
S_0000017c43bfbca0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f368c0 .functor XOR 1, L_0000017c43f55e20, L_0000017c43fa74d0, C4<0>, C4<0>;
L_0000017c43f35d60 .functor AND 1, L_0000017c43f55e20, L_0000017c43fa74d0, C4<1>, C4<1>;
v0000017c43bbe100_0 .net "S", 0 0, L_0000017c43f368c0;  alias, 1 drivers
v0000017c43bbd200_0 .net "a", 0 0, L_0000017c43f55e20;  alias, 1 drivers
v0000017c43bbd2a0_0 .net "b", 0 0, L_0000017c43fa74d0;  alias, 1 drivers
v0000017c43bbd520_0 .net "c", 0 0, L_0000017c43f35d60;  alias, 1 drivers
S_0000017c43bfbfc0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43251700 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43f35c80 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa8650, C4<0>, C4<0>;
v0000017c43bbd8e0_0 .net *"_ivl_1", 0 0, L_0000017c43fa8650;  1 drivers
S_0000017c43bf7b00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f37490 .functor OR 1, L_0000017c43f365b0, L_0000017c43f35eb0, C4<0>, C4<0>;
v0000017c43bbe420_0 .net "S", 0 0, L_0000017c43f36c40;  1 drivers
v0000017c43bbe1a0_0 .net "a", 0 0, L_0000017c43fa6e90;  1 drivers
v0000017c43bbd340_0 .net "b", 0 0, L_0000017c43fa86f0;  1 drivers
v0000017c43bbd3e0_0 .net "c", 0 0, L_0000017c43f37490;  1 drivers
v0000017c43bbd700_0 .net "carry_1", 0 0, L_0000017c43f365b0;  1 drivers
v0000017c43bbec40_0 .net "carry_2", 0 0, L_0000017c43f35eb0;  1 drivers
v0000017c43bbe4c0_0 .net "cin", 0 0, L_0000017c43fa6cb0;  1 drivers
v0000017c43bbce40_0 .net "sum_1", 0 0, L_0000017c43f369a0;  1 drivers
S_0000017c43bfc920 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f369a0 .functor XOR 1, L_0000017c43fa6e90, L_0000017c43fa86f0, C4<0>, C4<0>;
L_0000017c43f365b0 .functor AND 1, L_0000017c43fa6e90, L_0000017c43fa86f0, C4<1>, C4<1>;
v0000017c43bbdac0_0 .net "S", 0 0, L_0000017c43f369a0;  alias, 1 drivers
v0000017c43bbee20_0 .net "a", 0 0, L_0000017c43fa6e90;  alias, 1 drivers
v0000017c43bbeb00_0 .net "b", 0 0, L_0000017c43fa86f0;  alias, 1 drivers
v0000017c43bbd020_0 .net "c", 0 0, L_0000017c43f365b0;  alias, 1 drivers
S_0000017c43bf8dc0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f36c40 .functor XOR 1, L_0000017c43f369a0, L_0000017c43fa6cb0, C4<0>, C4<0>;
L_0000017c43f35eb0 .functor AND 1, L_0000017c43f369a0, L_0000017c43fa6cb0, C4<1>, C4<1>;
v0000017c43bbdb60_0 .net "S", 0 0, L_0000017c43f36c40;  alias, 1 drivers
v0000017c43bbe060_0 .net "a", 0 0, L_0000017c43f369a0;  alias, 1 drivers
v0000017c43bbed80_0 .net "b", 0 0, L_0000017c43fa6cb0;  alias, 1 drivers
v0000017c43bbe880_0 .net "c", 0 0, L_0000017c43f35eb0;  alias, 1 drivers
S_0000017c43bfc2e0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43bfcf60;
 .timescale 0 0;
P_0000017c43252300 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43f37030 .functor XOR 1, L_0000017c43cf79b0, L_0000017c43fa6f30, C4<0>, C4<0>;
v0000017c43bbd160_0 .net *"_ivl_1", 0 0, L_0000017c43fa6f30;  1 drivers
S_0000017c43bf7e20 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43f37110 .functor OR 1, L_0000017c43f35cf0, L_0000017c43f36230, C4<0>, C4<0>;
v0000017c43bbd480_0 .net "S", 0 0, L_0000017c43f370a0;  1 drivers
v0000017c43bbde80_0 .net "a", 0 0, L_0000017c43fa8790;  1 drivers
v0000017c43bbe600_0 .net "b", 0 0, L_0000017c43fa7570;  1 drivers
v0000017c43bbef60_0 .net "c", 0 0, L_0000017c43f37110;  1 drivers
v0000017c43bbd0c0_0 .net "carry_1", 0 0, L_0000017c43f35cf0;  1 drivers
v0000017c43bbf0a0_0 .net "carry_2", 0 0, L_0000017c43f36230;  1 drivers
v0000017c43bbe6a0_0 .net "cin", 0 0, L_0000017c43fa7610;  1 drivers
v0000017c43bbd5c0_0 .net "sum_1", 0 0, L_0000017c43f371f0;  1 drivers
S_0000017c43bfc470 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f371f0 .functor XOR 1, L_0000017c43fa8790, L_0000017c43fa7570, C4<0>, C4<0>;
L_0000017c43f35cf0 .functor AND 1, L_0000017c43fa8790, L_0000017c43fa7570, C4<1>, C4<1>;
v0000017c43bbe7e0_0 .net "S", 0 0, L_0000017c43f371f0;  alias, 1 drivers
v0000017c43bbe920_0 .net "a", 0 0, L_0000017c43fa8790;  alias, 1 drivers
v0000017c43bbdc00_0 .net "b", 0 0, L_0000017c43fa7570;  alias, 1 drivers
v0000017c43bbdca0_0 .net "c", 0 0, L_0000017c43f35cf0;  alias, 1 drivers
S_0000017c43bf8aa0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43f370a0 .functor XOR 1, L_0000017c43f371f0, L_0000017c43fa7610, C4<0>, C4<0>;
L_0000017c43f36230 .functor AND 1, L_0000017c43f371f0, L_0000017c43fa7610, C4<1>, C4<1>;
v0000017c43bbe240_0 .net "S", 0 0, L_0000017c43f370a0;  alias, 1 drivers
v0000017c43bbdd40_0 .net "a", 0 0, L_0000017c43f371f0;  alias, 1 drivers
v0000017c43bbe560_0 .net "b", 0 0, L_0000017c43fa7610;  alias, 1 drivers
v0000017c43bbdde0_0 .net "c", 0 0, L_0000017c43f36230;  alias, 1 drivers
S_0000017c43bfd280 .scope module, "l1" "left_shift" 2 37, 2 196 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /OUTPUT 33 "a_out";
P_0000017c43a77c10 .param/l "N" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c43a77c48 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000100001>;
P_0000017c43a77c80 .param/l "shift" 0 2 196, +C4<00000000000000000000000000010000>;
v0000017c43bbf460_0 .net *"_ivl_0", 32 0, L_0000017c43fb3eb0;  1 drivers
L_0000017c43cf7c38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c43bbfc80_0 .net *"_ivl_3", 15 0, L_0000017c43cf7c38;  1 drivers
v0000017c43bbfdc0_0 .net *"_ivl_6", 16 0, L_0000017c43fb3f50;  1 drivers
L_0000017c43cf7c80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c43bc13a0_0 .net *"_ivl_8", 15 0, L_0000017c43cf7c80;  1 drivers
v0000017c43bbf960_0 .net "a", 16 0, L_0000017c43de99d0;  alias, 1 drivers
v0000017c43bc00e0_0 .net "a_out", 32 0, L_0000017c43fb4090;  alias, 1 drivers
L_0000017c43fb3eb0 .concat [ 17 16 0 0], L_0000017c43de99d0, L_0000017c43cf7c38;
L_0000017c43fb3f50 .part L_0000017c43fb3eb0, 0, 17;
L_0000017c43fb4090 .concat [ 16 17 0 0], L_0000017c43cf7c80, L_0000017c43fb3f50;
S_0000017c43bfc600 .scope module, "l2" "left_shift" 2 38, 2 196 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /OUTPUT 33 "a_out";
P_0000017c43a777f0 .param/l "N" 0 2 196, +C4<00000000000000000000000000010001>;
P_0000017c43a77828 .param/l "output_bit" 0 2 196, +C4<00000000000000000000000000100001>;
P_0000017c43a77860 .param/l "shift" 0 2 196, +C4<00000000000000000000000000001000>;
v0000017c43bbf780_0 .net *"_ivl_0", 32 0, L_0000017c43fb4f90;  1 drivers
L_0000017c43cf7cc8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c43bbf500_0 .net *"_ivl_3", 15 0, L_0000017c43cf7cc8;  1 drivers
v0000017c43bc0180_0 .net *"_ivl_6", 24 0, L_0000017c43fb41d0;  1 drivers
L_0000017c43cf7d10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c43bc1440_0 .net *"_ivl_8", 7 0, L_0000017c43cf7d10;  1 drivers
v0000017c43bbf820_0 .net "a", 16 0, L_0000017c43fb4c70;  alias, 1 drivers
v0000017c43bc0fe0_0 .net "a_out", 32 0, L_0000017c43fb3050;  alias, 1 drivers
L_0000017c43fb4f90 .concat [ 17 16 0 0], L_0000017c43fb4c70, L_0000017c43cf7cc8;
L_0000017c43fb41d0 .part L_0000017c43fb4f90, 0, 25;
L_0000017c43fb3050 .concat [ 8 25 0 0], L_0000017c43cf7d10, L_0000017c43fb41d0;
S_0000017c43bfcab0 .scope module, "sub1" "rca_Nbit" 2 33, 2 233 0, S_0000017c415ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "c";
P_0000017c43251680 .param/l "N" 0 2 233, +C4<00000000000000000000000000010001>;
L_0000017c43cf7bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017c43fed490 .functor BUFZ 1, L_0000017c43cf7bf0, C4<0>, C4<0>, C4<0>;
v0000017c43bccd40_0 .net "S", 16 0, L_0000017c43fb4c70;  alias, 1 drivers
v0000017c43bccde0_0 .net *"_ivl_0", 0 0, L_0000017c43fea860;  1 drivers
v0000017c43bcc020_0 .net *"_ivl_10", 0 0, L_0000017c43feaf60;  1 drivers
v0000017c43bcda60_0 .net *"_ivl_100", 0 0, L_0000017c43fecd90;  1 drivers
v0000017c43bcc7a0_0 .net *"_ivl_110", 0 0, L_0000017c43fed6c0;  1 drivers
v0000017c43bcde20_0 .net *"_ivl_120", 0 0, L_0000017c43fec770;  1 drivers
v0000017c43bcdd80_0 .net *"_ivl_130", 0 0, L_0000017c43fed030;  1 drivers
v0000017c43bcbc60_0 .net *"_ivl_140", 0 0, L_0000017c43fecf50;  1 drivers
v0000017c43bcd060_0 .net *"_ivl_150", 0 0, L_0000017c43fed2d0;  1 drivers
v0000017c43bcce80_0 .net *"_ivl_160", 0 0, L_0000017c43fed880;  1 drivers
v0000017c43bcd4c0_0 .net *"_ivl_176", 0 0, L_0000017c43fed490;  1 drivers
v0000017c43bcc0c0_0 .net *"_ivl_20", 0 0, L_0000017c43fea160;  1 drivers
v0000017c43bcd100_0 .net *"_ivl_30", 0 0, L_0000017c43feb3c0;  1 drivers
v0000017c43bccf20_0 .net *"_ivl_40", 0 0, L_0000017c43fea710;  1 drivers
v0000017c43bcd1a0_0 .net *"_ivl_50", 0 0, L_0000017c43feb970;  1 drivers
v0000017c43bcb9e0_0 .net *"_ivl_60", 0 0, L_0000017c43feb040;  1 drivers
v0000017c43bccfc0_0 .net *"_ivl_70", 0 0, L_0000017c43feb820;  1 drivers
v0000017c43bcd420_0 .net *"_ivl_80", 0 0, L_0000017c43fea400;  1 drivers
v0000017c43bcc840_0 .net *"_ivl_90", 0 0, L_0000017c43feb890;  1 drivers
v0000017c43bcd600_0 .net "a", 16 0, L_0000017c43fad470;  alias, 1 drivers
v0000017c43bcc980_0 .net "b", 16 0, L_0000017c43fb25b0;  alias, 1 drivers
v0000017c43bcc160_0 .net "b1", 16 0, L_0000017c43fb3d70;  1 drivers
v0000017c43bcba80_0 .net "c", 0 0, L_0000017c43fb50d0;  alias, 1 drivers
v0000017c43bcbb20_0 .net "cin", 0 0, L_0000017c43cf7bf0;  1 drivers
v0000017c43bcc700_0 .net "co", 17 0, L_0000017c43fb49f0;  1 drivers
L_0000017c43fb02b0 .part L_0000017c43fb25b0, 0, 1;
L_0000017c43fb08f0 .part L_0000017c43fad470, 0, 1;
L_0000017c43fb21f0 .part L_0000017c43fb3d70, 0, 1;
L_0000017c43fb0c10 .part L_0000017c43fb49f0, 0, 1;
L_0000017c43fb14d0 .part L_0000017c43fb25b0, 1, 1;
L_0000017c43fb1570 .part L_0000017c43fad470, 1, 1;
L_0000017c43fb0490 .part L_0000017c43fb3d70, 1, 1;
L_0000017c43fb1610 .part L_0000017c43fb49f0, 1, 1;
L_0000017c43fb0e90 .part L_0000017c43fb25b0, 2, 1;
L_0000017c43fb20b0 .part L_0000017c43fad470, 2, 1;
L_0000017c43fb03f0 .part L_0000017c43fb3d70, 2, 1;
L_0000017c43fb0530 .part L_0000017c43fb49f0, 2, 1;
L_0000017c43fb2830 .part L_0000017c43fb25b0, 3, 1;
L_0000017c43fb0170 .part L_0000017c43fad470, 3, 1;
L_0000017c43fb0710 .part L_0000017c43fb3d70, 3, 1;
L_0000017c43fb1f70 .part L_0000017c43fb49f0, 3, 1;
L_0000017c43fb0210 .part L_0000017c43fb25b0, 4, 1;
L_0000017c43fb16b0 .part L_0000017c43fad470, 4, 1;
L_0000017c43fb1750 .part L_0000017c43fb3d70, 4, 1;
L_0000017c43fb2510 .part L_0000017c43fb49f0, 4, 1;
L_0000017c43fb2150 .part L_0000017c43fb25b0, 5, 1;
L_0000017c43fb05d0 .part L_0000017c43fad470, 5, 1;
L_0000017c43fb0850 .part L_0000017c43fb3d70, 5, 1;
L_0000017c43fb0670 .part L_0000017c43fb49f0, 5, 1;
L_0000017c43fb2790 .part L_0000017c43fb25b0, 6, 1;
L_0000017c43fb07b0 .part L_0000017c43fad470, 6, 1;
L_0000017c43fb1c50 .part L_0000017c43fb3d70, 6, 1;
L_0000017c43fb2290 .part L_0000017c43fb49f0, 6, 1;
L_0000017c43fb1390 .part L_0000017c43fb25b0, 7, 1;
L_0000017c43fb1cf0 .part L_0000017c43fad470, 7, 1;
L_0000017c43fb0990 .part L_0000017c43fb3d70, 7, 1;
L_0000017c43fb1890 .part L_0000017c43fb49f0, 7, 1;
L_0000017c43fb0a30 .part L_0000017c43fb25b0, 8, 1;
L_0000017c43fb0cb0 .part L_0000017c43fad470, 8, 1;
L_0000017c43fb0ad0 .part L_0000017c43fb3d70, 8, 1;
L_0000017c43fb0b70 .part L_0000017c43fb49f0, 8, 1;
L_0000017c43fb0df0 .part L_0000017c43fb25b0, 9, 1;
L_0000017c43fb1930 .part L_0000017c43fad470, 9, 1;
L_0000017c43fb19d0 .part L_0000017c43fb3d70, 9, 1;
L_0000017c43fb0f30 .part L_0000017c43fb49f0, 9, 1;
L_0000017c43fb23d0 .part L_0000017c43fb25b0, 10, 1;
L_0000017c43fb0fd0 .part L_0000017c43fad470, 10, 1;
L_0000017c43fb1070 .part L_0000017c43fb3d70, 10, 1;
L_0000017c43fb1110 .part L_0000017c43fb49f0, 10, 1;
L_0000017c43fb1e30 .part L_0000017c43fb25b0, 11, 1;
L_0000017c43fb11b0 .part L_0000017c43fad470, 11, 1;
L_0000017c43fb1250 .part L_0000017c43fb3d70, 11, 1;
L_0000017c43fb12f0 .part L_0000017c43fb49f0, 11, 1;
L_0000017c43fb1a70 .part L_0000017c43fb25b0, 12, 1;
L_0000017c43fb1b10 .part L_0000017c43fad470, 12, 1;
L_0000017c43fb1bb0 .part L_0000017c43fb3d70, 12, 1;
L_0000017c43fb2330 .part L_0000017c43fb49f0, 12, 1;
L_0000017c43fb1d90 .part L_0000017c43fb25b0, 13, 1;
L_0000017c43fb2470 .part L_0000017c43fad470, 13, 1;
L_0000017c43fb2a10 .part L_0000017c43fb3d70, 13, 1;
L_0000017c43fb2dd0 .part L_0000017c43fb49f0, 13, 1;
L_0000017c43fb2ab0 .part L_0000017c43fb25b0, 14, 1;
L_0000017c43fb3cd0 .part L_0000017c43fad470, 14, 1;
L_0000017c43fb2f10 .part L_0000017c43fb3d70, 14, 1;
L_0000017c43fb4130 .part L_0000017c43fb49f0, 14, 1;
L_0000017c43fb2b50 .part L_0000017c43fb25b0, 15, 1;
L_0000017c43fb3b90 .part L_0000017c43fad470, 15, 1;
L_0000017c43fb3ff0 .part L_0000017c43fb3d70, 15, 1;
L_0000017c43fb4a90 .part L_0000017c43fb49f0, 15, 1;
LS_0000017c43fb3d70_0_0 .concat8 [ 1 1 1 1], L_0000017c43fea860, L_0000017c43feaf60, L_0000017c43fea160, L_0000017c43feb3c0;
LS_0000017c43fb3d70_0_4 .concat8 [ 1 1 1 1], L_0000017c43fea710, L_0000017c43feb970, L_0000017c43feb040, L_0000017c43feb820;
LS_0000017c43fb3d70_0_8 .concat8 [ 1 1 1 1], L_0000017c43fea400, L_0000017c43feb890, L_0000017c43fecd90, L_0000017c43fed6c0;
LS_0000017c43fb3d70_0_12 .concat8 [ 1 1 1 1], L_0000017c43fec770, L_0000017c43fed030, L_0000017c43fecf50, L_0000017c43fed2d0;
LS_0000017c43fb3d70_0_16 .concat8 [ 1 0 0 0], L_0000017c43fed880;
LS_0000017c43fb3d70_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb3d70_0_0, LS_0000017c43fb3d70_0_4, LS_0000017c43fb3d70_0_8, LS_0000017c43fb3d70_0_12;
LS_0000017c43fb3d70_1_4 .concat8 [ 1 0 0 0], LS_0000017c43fb3d70_0_16;
L_0000017c43fb3d70 .concat8 [ 16 1 0 0], LS_0000017c43fb3d70_1_0, LS_0000017c43fb3d70_1_4;
L_0000017c43fb39b0 .part L_0000017c43fb25b0, 16, 1;
L_0000017c43fb3e10 .part L_0000017c43fad470, 16, 1;
L_0000017c43fb4e50 .part L_0000017c43fb3d70, 16, 1;
L_0000017c43fb2bf0 .part L_0000017c43fb49f0, 16, 1;
LS_0000017c43fb4c70_0_0 .concat8 [ 1 1 1 1], L_0000017c43fea6a0, L_0000017c43feaa90, L_0000017c43feba50, L_0000017c43feb430;
LS_0000017c43fb4c70_0_4 .concat8 [ 1 1 1 1], L_0000017c43fea2b0, L_0000017c43feb9e0, L_0000017c43fea8d0, L_0000017c43feac50;
LS_0000017c43fb4c70_0_8 .concat8 [ 1 1 1 1], L_0000017c43fea390, L_0000017c43fea470, L_0000017c43fec230, L_0000017c43fece00;
LS_0000017c43fb4c70_0_12 .concat8 [ 1 1 1 1], L_0000017c43fecc40, L_0000017c43fed3b0, L_0000017c43fecfc0, L_0000017c43fec2a0;
LS_0000017c43fb4c70_0_16 .concat8 [ 1 0 0 0], L_0000017c43febf20;
LS_0000017c43fb4c70_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb4c70_0_0, LS_0000017c43fb4c70_0_4, LS_0000017c43fb4c70_0_8, LS_0000017c43fb4c70_0_12;
LS_0000017c43fb4c70_1_4 .concat8 [ 1 0 0 0], LS_0000017c43fb4c70_0_16;
L_0000017c43fb4c70 .concat8 [ 16 1 0 0], LS_0000017c43fb4c70_1_0, LS_0000017c43fb4c70_1_4;
LS_0000017c43fb49f0_0_0 .concat8 [ 1 1 1 1], L_0000017c43fed490, L_0000017c43feb190, L_0000017c43fea320, L_0000017c43fea630;
LS_0000017c43fb49f0_0_4 .concat8 [ 1 1 1 1], L_0000017c43feb200, L_0000017c43feb4a0, L_0000017c43feb580, L_0000017c43febc10;
LS_0000017c43fb49f0_0_8 .concat8 [ 1 1 1 1], L_0000017c43feacc0, L_0000017c43feb6d0, L_0000017c43fece70, L_0000017c43fec850;
LS_0000017c43fb49f0_0_12 .concat8 [ 1 1 1 1], L_0000017c43fed260, L_0000017c43fec1c0, L_0000017c43fecd20, L_0000017c43fec0e0;
LS_0000017c43fb49f0_0_16 .concat8 [ 1 1 0 0], L_0000017c43fed0a0, L_0000017c43fec310;
LS_0000017c43fb49f0_1_0 .concat8 [ 4 4 4 4], LS_0000017c43fb49f0_0_0, LS_0000017c43fb49f0_0_4, LS_0000017c43fb49f0_0_8, LS_0000017c43fb49f0_0_12;
LS_0000017c43fb49f0_1_4 .concat8 [ 2 0 0 0], LS_0000017c43fb49f0_0_16;
L_0000017c43fb49f0 .concat8 [ 16 2 0 0], LS_0000017c43fb49f0_1_0, LS_0000017c43fb49f0_1_4;
L_0000017c43fb50d0 .part L_0000017c43fb49f0, 17, 1;
S_0000017c43bfcc40 .scope generate, "genblk1[0]" "genblk1[0]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251380 .param/l "i" 0 2 243, +C4<00>;
L_0000017c43fea860 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb02b0, C4<0>, C4<0>;
v0000017c43bbf140_0 .net *"_ivl_1", 0 0, L_0000017c43fb02b0;  1 drivers
S_0000017c43bfd5a0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfcc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feb190 .functor OR 1, L_0000017c43feb120, L_0000017c43feaef0, C4<0>, C4<0>;
v0000017c43bc0d60_0 .net "S", 0 0, L_0000017c43fea6a0;  1 drivers
v0000017c43bbff00_0 .net "a", 0 0, L_0000017c43fb08f0;  1 drivers
v0000017c43bc1120_0 .net "b", 0 0, L_0000017c43fb21f0;  1 drivers
v0000017c43bc0900_0 .net "c", 0 0, L_0000017c43feb190;  1 drivers
v0000017c43bc02c0_0 .net "carry_1", 0 0, L_0000017c43feb120;  1 drivers
v0000017c43bc1580_0 .net "carry_2", 0 0, L_0000017c43feaef0;  1 drivers
v0000017c43bc0400_0 .net "cin", 0 0, L_0000017c43fb0c10;  1 drivers
v0000017c43bc1620_0 .net "sum_1", 0 0, L_0000017c43febba0;  1 drivers
S_0000017c43bf7c90 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfd5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43febba0 .functor XOR 1, L_0000017c43fb08f0, L_0000017c43fb21f0, C4<0>, C4<0>;
L_0000017c43feb120 .functor AND 1, L_0000017c43fb08f0, L_0000017c43fb21f0, C4<1>, C4<1>;
v0000017c43bc0720_0 .net "S", 0 0, L_0000017c43febba0;  alias, 1 drivers
v0000017c43bc1080_0 .net "a", 0 0, L_0000017c43fb08f0;  alias, 1 drivers
v0000017c43bc0c20_0 .net "b", 0 0, L_0000017c43fb21f0;  alias, 1 drivers
v0000017c43bc14e0_0 .net "c", 0 0, L_0000017c43feb120;  alias, 1 drivers
S_0000017c43bf98b0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfd5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fea6a0 .functor XOR 1, L_0000017c43febba0, L_0000017c43fb0c10, C4<0>, C4<0>;
L_0000017c43feaef0 .functor AND 1, L_0000017c43febba0, L_0000017c43fb0c10, C4<1>, C4<1>;
v0000017c43bbfe60_0 .net "S", 0 0, L_0000017c43fea6a0;  alias, 1 drivers
v0000017c43bc1800_0 .net "a", 0 0, L_0000017c43febba0;  alias, 1 drivers
v0000017c43bbf5a0_0 .net "b", 0 0, L_0000017c43fb0c10;  alias, 1 drivers
v0000017c43bc0cc0_0 .net "c", 0 0, L_0000017c43feaef0;  alias, 1 drivers
S_0000017c43bf7650 .scope generate, "genblk1[1]" "genblk1[1]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251640 .param/l "i" 0 2 243, +C4<01>;
L_0000017c43feaf60 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb14d0, C4<0>, C4<0>;
v0000017c43bc2660_0 .net *"_ivl_1", 0 0, L_0000017c43fb14d0;  1 drivers
S_0000017c43bf8f50 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bf7650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fea320 .functor OR 1, L_0000017c43feb270, L_0000017c43fea940, C4<0>, C4<0>;
v0000017c43bc3560_0 .net "S", 0 0, L_0000017c43feaa90;  1 drivers
v0000017c43bc1ee0_0 .net "a", 0 0, L_0000017c43fb1570;  1 drivers
v0000017c43bc2a20_0 .net "b", 0 0, L_0000017c43fb0490;  1 drivers
v0000017c43bc3060_0 .net "c", 0 0, L_0000017c43fea320;  1 drivers
v0000017c43bc22a0_0 .net "carry_1", 0 0, L_0000017c43feb270;  1 drivers
v0000017c43bc2de0_0 .net "carry_2", 0 0, L_0000017c43fea940;  1 drivers
v0000017c43bc2520_0 .net "cin", 0 0, L_0000017c43fb1610;  1 drivers
v0000017c43bc25c0_0 .net "sum_1", 0 0, L_0000017c43feb740;  1 drivers
S_0000017c43bf9a40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feb740 .functor XOR 1, L_0000017c43fb1570, L_0000017c43fb0490, C4<0>, C4<0>;
L_0000017c43feb270 .functor AND 1, L_0000017c43fb1570, L_0000017c43fb0490, C4<1>, C4<1>;
v0000017c43bbf1e0_0 .net "S", 0 0, L_0000017c43feb740;  alias, 1 drivers
v0000017c43bbf640_0 .net "a", 0 0, L_0000017c43fb1570;  alias, 1 drivers
v0000017c43bbf6e0_0 .net "b", 0 0, L_0000017c43fb0490;  alias, 1 drivers
v0000017c43bc2480_0 .net "c", 0 0, L_0000017c43feb270;  alias, 1 drivers
S_0000017c43bfa080 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feaa90 .functor XOR 1, L_0000017c43feb740, L_0000017c43fb1610, C4<0>, C4<0>;
L_0000017c43fea940 .functor AND 1, L_0000017c43feb740, L_0000017c43fb1610, C4<1>, C4<1>;
v0000017c43bc1a80_0 .net "S", 0 0, L_0000017c43feaa90;  alias, 1 drivers
v0000017c43bc1b20_0 .net "a", 0 0, L_0000017c43feb740;  alias, 1 drivers
v0000017c43bc3ec0_0 .net "b", 0 0, L_0000017c43fb1610;  alias, 1 drivers
v0000017c43bc2980_0 .net "c", 0 0, L_0000017c43fea940;  alias, 1 drivers
S_0000017c43bf7fb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c432519c0 .param/l "i" 0 2 243, +C4<010>;
L_0000017c43fea160 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb0e90, C4<0>, C4<0>;
v0000017c43bc2b60_0 .net *"_ivl_1", 0 0, L_0000017c43fb0e90;  1 drivers
S_0000017c43bf82d0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bf7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fea630 .functor OR 1, L_0000017c43fea1d0, L_0000017c43fea5c0, C4<0>, C4<0>;
v0000017c43bc2840_0 .net "S", 0 0, L_0000017c43feba50;  1 drivers
v0000017c43bc3380_0 .net "a", 0 0, L_0000017c43fb20b0;  1 drivers
v0000017c43bc2ac0_0 .net "b", 0 0, L_0000017c43fb03f0;  1 drivers
v0000017c43bc2020_0 .net "c", 0 0, L_0000017c43fea630;  1 drivers
v0000017c43bc3240_0 .net "carry_1", 0 0, L_0000017c43fea1d0;  1 drivers
v0000017c43bc1bc0_0 .net "carry_2", 0 0, L_0000017c43fea5c0;  1 drivers
v0000017c43bc27a0_0 .net "cin", 0 0, L_0000017c43fb0530;  1 drivers
v0000017c43bc2160_0 .net "sum_1", 0 0, L_0000017c43febb30;  1 drivers
S_0000017c43bf8140 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bf82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43febb30 .functor XOR 1, L_0000017c43fb20b0, L_0000017c43fb03f0, C4<0>, C4<0>;
L_0000017c43fea1d0 .functor AND 1, L_0000017c43fb20b0, L_0000017c43fb03f0, C4<1>, C4<1>;
v0000017c43bc3f60_0 .net "S", 0 0, L_0000017c43febb30;  alias, 1 drivers
v0000017c43bc1d00_0 .net "a", 0 0, L_0000017c43fb20b0;  alias, 1 drivers
v0000017c43bc3ba0_0 .net "b", 0 0, L_0000017c43fb03f0;  alias, 1 drivers
v0000017c43bc2d40_0 .net "c", 0 0, L_0000017c43fea1d0;  alias, 1 drivers
S_0000017c43bfa210 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bf82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feba50 .functor XOR 1, L_0000017c43febb30, L_0000017c43fb0530, C4<0>, C4<0>;
L_0000017c43fea5c0 .functor AND 1, L_0000017c43febb30, L_0000017c43fb0530, C4<1>, C4<1>;
v0000017c43bc2e80_0 .net "S", 0 0, L_0000017c43feba50;  alias, 1 drivers
v0000017c43bc31a0_0 .net "a", 0 0, L_0000017c43febb30;  alias, 1 drivers
v0000017c43bc19e0_0 .net "b", 0 0, L_0000017c43fb0530;  alias, 1 drivers
v0000017c43bc2f20_0 .net "c", 0 0, L_0000017c43fea5c0;  alias, 1 drivers
S_0000017c43bfa530 .scope generate, "genblk1[3]" "genblk1[3]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251d40 .param/l "i" 0 2 243, +C4<011>;
L_0000017c43feb3c0 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb2830, C4<0>, C4<0>;
v0000017c43bc3420_0 .net *"_ivl_1", 0 0, L_0000017c43fb2830;  1 drivers
S_0000017c43bfa6c0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfa530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feb200 .functor OR 1, L_0000017c43fea240, L_0000017c43feb0b0, C4<0>, C4<0>;
v0000017c43bc1940_0 .net "S", 0 0, L_0000017c43feb430;  1 drivers
v0000017c43bc3100_0 .net "a", 0 0, L_0000017c43fb0170;  1 drivers
v0000017c43bc39c0_0 .net "b", 0 0, L_0000017c43fb0710;  1 drivers
v0000017c43bc2700_0 .net "c", 0 0, L_0000017c43feb200;  1 drivers
v0000017c43bc28e0_0 .net "carry_1", 0 0, L_0000017c43fea240;  1 drivers
v0000017c43bc32e0_0 .net "carry_2", 0 0, L_0000017c43feb0b0;  1 drivers
v0000017c43bc1e40_0 .net "cin", 0 0, L_0000017c43fb1f70;  1 drivers
v0000017c43bc2ca0_0 .net "sum_1", 0 0, L_0000017c43feb350;  1 drivers
S_0000017c43c023c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfa6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feb350 .functor XOR 1, L_0000017c43fb0170, L_0000017c43fb0710, C4<0>, C4<0>;
L_0000017c43fea240 .functor AND 1, L_0000017c43fb0170, L_0000017c43fb0710, C4<1>, C4<1>;
v0000017c43bc1c60_0 .net "S", 0 0, L_0000017c43feb350;  alias, 1 drivers
v0000017c43bc4000_0 .net "a", 0 0, L_0000017c43fb0170;  alias, 1 drivers
v0000017c43bc2c00_0 .net "b", 0 0, L_0000017c43fb0710;  alias, 1 drivers
v0000017c43bc40a0_0 .net "c", 0 0, L_0000017c43fea240;  alias, 1 drivers
S_0000017c43bfe6d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfa6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feb430 .functor XOR 1, L_0000017c43feb350, L_0000017c43fb1f70, C4<0>, C4<0>;
L_0000017c43feb0b0 .functor AND 1, L_0000017c43feb350, L_0000017c43fb1f70, C4<1>, C4<1>;
v0000017c43bc3a60_0 .net "S", 0 0, L_0000017c43feb430;  alias, 1 drivers
v0000017c43bc2340_0 .net "a", 0 0, L_0000017c43feb350;  alias, 1 drivers
v0000017c43bc2fc0_0 .net "b", 0 0, L_0000017c43fb1f70;  alias, 1 drivers
v0000017c43bc1da0_0 .net "c", 0 0, L_0000017c43feb0b0;  alias, 1 drivers
S_0000017c43c034f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251b00 .param/l "i" 0 2 243, +C4<0100>;
L_0000017c43fea710 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb0210, C4<0>, C4<0>;
v0000017c43bc68a0_0 .net *"_ivl_1", 0 0, L_0000017c43fb0210;  1 drivers
S_0000017c43c01100 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43c034f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feb4a0 .functor OR 1, L_0000017c43fea780, L_0000017c43feada0, C4<0>, C4<0>;
v0000017c43bc3600_0 .net "S", 0 0, L_0000017c43fea2b0;  1 drivers
v0000017c43bc37e0_0 .net "a", 0 0, L_0000017c43fb16b0;  1 drivers
v0000017c43bc3880_0 .net "b", 0 0, L_0000017c43fb1750;  1 drivers
v0000017c43bc3920_0 .net "c", 0 0, L_0000017c43feb4a0;  1 drivers
v0000017c43bc3b00_0 .net "carry_1", 0 0, L_0000017c43fea780;  1 drivers
v0000017c43bc3c40_0 .net "carry_2", 0 0, L_0000017c43feada0;  1 drivers
v0000017c43bc3d80_0 .net "cin", 0 0, L_0000017c43fb2510;  1 drivers
v0000017c43bc3e20_0 .net "sum_1", 0 0, L_0000017c43feab70;  1 drivers
S_0000017c43c02550 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43c01100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feab70 .functor XOR 1, L_0000017c43fb16b0, L_0000017c43fb1750, C4<0>, C4<0>;
L_0000017c43fea780 .functor AND 1, L_0000017c43fb16b0, L_0000017c43fb1750, C4<1>, C4<1>;
v0000017c43bc2200_0 .net "S", 0 0, L_0000017c43feab70;  alias, 1 drivers
v0000017c43bc1f80_0 .net "a", 0 0, L_0000017c43fb16b0;  alias, 1 drivers
v0000017c43bc34c0_0 .net "b", 0 0, L_0000017c43fb1750;  alias, 1 drivers
v0000017c43bc3ce0_0 .net "c", 0 0, L_0000017c43fea780;  alias, 1 drivers
S_0000017c43c018d0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43c01100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fea2b0 .functor XOR 1, L_0000017c43feab70, L_0000017c43fb2510, C4<0>, C4<0>;
L_0000017c43feada0 .functor AND 1, L_0000017c43feab70, L_0000017c43fb2510, C4<1>, C4<1>;
v0000017c43bc20c0_0 .net "S", 0 0, L_0000017c43fea2b0;  alias, 1 drivers
v0000017c43bc23e0_0 .net "a", 0 0, L_0000017c43feab70;  alias, 1 drivers
v0000017c43bc3740_0 .net "b", 0 0, L_0000017c43fb2510;  alias, 1 drivers
v0000017c43bc36a0_0 .net "c", 0 0, L_0000017c43feada0;  alias, 1 drivers
S_0000017c43bff670 .scope generate, "genblk1[5]" "genblk1[5]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c432513c0 .param/l "i" 0 2 243, +C4<0101>;
L_0000017c43feb970 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb2150, C4<0>, C4<0>;
v0000017c43bc5f40_0 .net *"_ivl_1", 0 0, L_0000017c43fb2150;  1 drivers
S_0000017c43c02eb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bff670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feb580 .functor OR 1, L_0000017c43feb510, L_0000017c43fea7f0, C4<0>, C4<0>;
v0000017c43bc4fa0_0 .net "S", 0 0, L_0000017c43feb9e0;  1 drivers
v0000017c43bc57c0_0 .net "a", 0 0, L_0000017c43fb05d0;  1 drivers
v0000017c43bc6760_0 .net "b", 0 0, L_0000017c43fb0850;  1 drivers
v0000017c43bc6120_0 .net "c", 0 0, L_0000017c43feb580;  1 drivers
v0000017c43bc4140_0 .net "carry_1", 0 0, L_0000017c43feb510;  1 drivers
v0000017c43bc6800_0 .net "carry_2", 0 0, L_0000017c43fea7f0;  1 drivers
v0000017c43bc4c80_0 .net "cin", 0 0, L_0000017c43fb0670;  1 drivers
v0000017c43bc6080_0 .net "sum_1", 0 0, L_0000017c43feabe0;  1 drivers
S_0000017c43c007a0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43c02eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feabe0 .functor XOR 1, L_0000017c43fb05d0, L_0000017c43fb0850, C4<0>, C4<0>;
L_0000017c43feb510 .functor AND 1, L_0000017c43fb05d0, L_0000017c43fb0850, C4<1>, C4<1>;
v0000017c43bc5fe0_0 .net "S", 0 0, L_0000017c43feabe0;  alias, 1 drivers
v0000017c43bc5220_0 .net "a", 0 0, L_0000017c43fb05d0;  alias, 1 drivers
v0000017c43bc4f00_0 .net "b", 0 0, L_0000017c43fb0850;  alias, 1 drivers
v0000017c43bc66c0_0 .net "c", 0 0, L_0000017c43feb510;  alias, 1 drivers
S_0000017c43c01290 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43c02eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feb9e0 .functor XOR 1, L_0000017c43feabe0, L_0000017c43fb0670, C4<0>, C4<0>;
L_0000017c43fea7f0 .functor AND 1, L_0000017c43feabe0, L_0000017c43fb0670, C4<1>, C4<1>;
v0000017c43bc5040_0 .net "S", 0 0, L_0000017c43feb9e0;  alias, 1 drivers
v0000017c43bc5b80_0 .net "a", 0 0, L_0000017c43feabe0;  alias, 1 drivers
v0000017c43bc52c0_0 .net "b", 0 0, L_0000017c43fb0670;  alias, 1 drivers
v0000017c43bc4820_0 .net "c", 0 0, L_0000017c43fea7f0;  alias, 1 drivers
S_0000017c43c02a00 .scope generate, "genblk1[6]" "genblk1[6]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251800 .param/l "i" 0 2 243, +C4<0110>;
L_0000017c43feb040 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb2790, C4<0>, C4<0>;
v0000017c43bc5540_0 .net *"_ivl_1", 0 0, L_0000017c43fb2790;  1 drivers
S_0000017c43c00160 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43c02a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43febc10 .functor OR 1, L_0000017c43feb5f0, L_0000017c43feaa20, C4<0>, C4<0>;
v0000017c43bc4640_0 .net "S", 0 0, L_0000017c43fea8d0;  1 drivers
v0000017c43bc6260_0 .net "a", 0 0, L_0000017c43fb07b0;  1 drivers
v0000017c43bc4dc0_0 .net "b", 0 0, L_0000017c43fb1c50;  1 drivers
v0000017c43bc4d20_0 .net "c", 0 0, L_0000017c43febc10;  1 drivers
v0000017c43bc59a0_0 .net "carry_1", 0 0, L_0000017c43feb5f0;  1 drivers
v0000017c43bc6620_0 .net "carry_2", 0 0, L_0000017c43feaa20;  1 drivers
v0000017c43bc5a40_0 .net "cin", 0 0, L_0000017c43fb2290;  1 drivers
v0000017c43bc5400_0 .net "sum_1", 0 0, L_0000017c43feb7b0;  1 drivers
S_0000017c43bfed10 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43c00160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feb7b0 .functor XOR 1, L_0000017c43fb07b0, L_0000017c43fb1c50, C4<0>, C4<0>;
L_0000017c43feb5f0 .functor AND 1, L_0000017c43fb07b0, L_0000017c43fb1c50, C4<1>, C4<1>;
v0000017c43bc46e0_0 .net "S", 0 0, L_0000017c43feb7b0;  alias, 1 drivers
v0000017c43bc5360_0 .net "a", 0 0, L_0000017c43fb07b0;  alias, 1 drivers
v0000017c43bc5860_0 .net "b", 0 0, L_0000017c43fb1c50;  alias, 1 drivers
v0000017c43bc6580_0 .net "c", 0 0, L_0000017c43feb5f0;  alias, 1 drivers
S_0000017c43bfe220 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43c00160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fea8d0 .functor XOR 1, L_0000017c43feb7b0, L_0000017c43fb2290, C4<0>, C4<0>;
L_0000017c43feaa20 .functor AND 1, L_0000017c43feb7b0, L_0000017c43fb2290, C4<1>, C4<1>;
v0000017c43bc41e0_0 .net "S", 0 0, L_0000017c43fea8d0;  alias, 1 drivers
v0000017c43bc5900_0 .net "a", 0 0, L_0000017c43feb7b0;  alias, 1 drivers
v0000017c43bc61c0_0 .net "b", 0 0, L_0000017c43fb2290;  alias, 1 drivers
v0000017c43bc50e0_0 .net "c", 0 0, L_0000017c43feaa20;  alias, 1 drivers
S_0000017c43c020a0 .scope generate, "genblk1[7]" "genblk1[7]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251400 .param/l "i" 0 2 243, +C4<0111>;
L_0000017c43feb820 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb1390, C4<0>, C4<0>;
v0000017c43bc5180_0 .net *"_ivl_1", 0 0, L_0000017c43fb1390;  1 drivers
S_0000017c43bff800 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43c020a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feacc0 .functor OR 1, L_0000017c43fead30, L_0000017c43feafd0, C4<0>, C4<0>;
v0000017c43bc64e0_0 .net "S", 0 0, L_0000017c43feac50;  1 drivers
v0000017c43bc5ae0_0 .net "a", 0 0, L_0000017c43fb1cf0;  1 drivers
v0000017c43bc5c20_0 .net "b", 0 0, L_0000017c43fb0990;  1 drivers
v0000017c43bc54a0_0 .net "c", 0 0, L_0000017c43feacc0;  1 drivers
v0000017c43bc4320_0 .net "carry_1", 0 0, L_0000017c43fead30;  1 drivers
v0000017c43bc4a00_0 .net "carry_2", 0 0, L_0000017c43feafd0;  1 drivers
v0000017c43bc5cc0_0 .net "cin", 0 0, L_0000017c43fb1890;  1 drivers
v0000017c43bc4500_0 .net "sum_1", 0 0, L_0000017c43feab00;  1 drivers
S_0000017c43c015b0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bff800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feab00 .functor XOR 1, L_0000017c43fb1cf0, L_0000017c43fb0990, C4<0>, C4<0>;
L_0000017c43fead30 .functor AND 1, L_0000017c43fb1cf0, L_0000017c43fb0990, C4<1>, C4<1>;
v0000017c43bc43c0_0 .net "S", 0 0, L_0000017c43feab00;  alias, 1 drivers
v0000017c43bc4aa0_0 .net "a", 0 0, L_0000017c43fb1cf0;  alias, 1 drivers
v0000017c43bc4280_0 .net "b", 0 0, L_0000017c43fb0990;  alias, 1 drivers
v0000017c43bc4460_0 .net "c", 0 0, L_0000017c43fead30;  alias, 1 drivers
S_0000017c43c00930 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bff800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feac50 .functor XOR 1, L_0000017c43feab00, L_0000017c43fb1890, C4<0>, C4<0>;
L_0000017c43feafd0 .functor AND 1, L_0000017c43feab00, L_0000017c43fb1890, C4<1>, C4<1>;
v0000017c43bc55e0_0 .net "S", 0 0, L_0000017c43feac50;  alias, 1 drivers
v0000017c43bc4e60_0 .net "a", 0 0, L_0000017c43feab00;  alias, 1 drivers
v0000017c43bc4b40_0 .net "b", 0 0, L_0000017c43fb1890;  alias, 1 drivers
v0000017c43bc4be0_0 .net "c", 0 0, L_0000017c43feafd0;  alias, 1 drivers
S_0000017c43c026e0 .scope generate, "genblk1[8]" "genblk1[8]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251440 .param/l "i" 0 2 243, +C4<01000>;
L_0000017c43fea400 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb0a30, C4<0>, C4<0>;
v0000017c43bc7a20_0 .net *"_ivl_1", 0 0, L_0000017c43fb0a30;  1 drivers
S_0000017c43bfdf00 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43c026e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43feb6d0 .functor OR 1, L_0000017c43feae10, L_0000017c43feae80, C4<0>, C4<0>;
v0000017c43bc4960_0 .net "S", 0 0, L_0000017c43fea390;  1 drivers
v0000017c43bc5ea0_0 .net "a", 0 0, L_0000017c43fb0cb0;  1 drivers
v0000017c43bc63a0_0 .net "b", 0 0, L_0000017c43fb0ad0;  1 drivers
v0000017c43bc6440_0 .net "c", 0 0, L_0000017c43feb6d0;  1 drivers
v0000017c43bc7160_0 .net "carry_1", 0 0, L_0000017c43feae10;  1 drivers
v0000017c43bc8ce0_0 .net "carry_2", 0 0, L_0000017c43feae80;  1 drivers
v0000017c43bc8060_0 .net "cin", 0 0, L_0000017c43fb0b70;  1 drivers
v0000017c43bc70c0_0 .net "sum_1", 0 0, L_0000017c43feb660;  1 drivers
S_0000017c43c00ac0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfdf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feb660 .functor XOR 1, L_0000017c43fb0cb0, L_0000017c43fb0ad0, C4<0>, C4<0>;
L_0000017c43feae10 .functor AND 1, L_0000017c43fb0cb0, L_0000017c43fb0ad0, C4<1>, C4<1>;
v0000017c43bc5680_0 .net "S", 0 0, L_0000017c43feb660;  alias, 1 drivers
v0000017c43bc45a0_0 .net "a", 0 0, L_0000017c43fb0cb0;  alias, 1 drivers
v0000017c43bc5720_0 .net "b", 0 0, L_0000017c43fb0ad0;  alias, 1 drivers
v0000017c43bc4780_0 .net "c", 0 0, L_0000017c43feae10;  alias, 1 drivers
S_0000017c43bfe9f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfdf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fea390 .functor XOR 1, L_0000017c43feb660, L_0000017c43fb0b70, C4<0>, C4<0>;
L_0000017c43feae80 .functor AND 1, L_0000017c43feb660, L_0000017c43fb0b70, C4<1>, C4<1>;
v0000017c43bc48c0_0 .net "S", 0 0, L_0000017c43fea390;  alias, 1 drivers
v0000017c43bc6300_0 .net "a", 0 0, L_0000017c43feb660;  alias, 1 drivers
v0000017c43bc5d60_0 .net "b", 0 0, L_0000017c43fb0b70;  alias, 1 drivers
v0000017c43bc5e00_0 .net "c", 0 0, L_0000017c43feae80;  alias, 1 drivers
S_0000017c43bfda50 .scope generate, "genblk1[9]" "genblk1[9]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251740 .param/l "i" 0 2 243, +C4<01001>;
L_0000017c43feb890 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb0df0, C4<0>, C4<0>;
v0000017c43bc89c0_0 .net *"_ivl_1", 0 0, L_0000017c43fb0df0;  1 drivers
S_0000017c43c02870 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fece70 .functor OR 1, L_0000017c43febc80, L_0000017c43febcf0, C4<0>, C4<0>;
v0000017c43bc6940_0 .net "S", 0 0, L_0000017c43fea470;  1 drivers
v0000017c43bc7980_0 .net "a", 0 0, L_0000017c43fb1930;  1 drivers
v0000017c43bc8600_0 .net "b", 0 0, L_0000017c43fb19d0;  1 drivers
v0000017c43bc7200_0 .net "c", 0 0, L_0000017c43fece70;  1 drivers
v0000017c43bc8880_0 .net "carry_1", 0 0, L_0000017c43febc80;  1 drivers
v0000017c43bc75c0_0 .net "carry_2", 0 0, L_0000017c43febcf0;  1 drivers
v0000017c43bc8100_0 .net "cin", 0 0, L_0000017c43fb0f30;  1 drivers
v0000017c43bc82e0_0 .net "sum_1", 0 0, L_0000017c43feb900;  1 drivers
S_0000017c43c03810 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43c02870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43feb900 .functor XOR 1, L_0000017c43fb1930, L_0000017c43fb19d0, C4<0>, C4<0>;
L_0000017c43febc80 .functor AND 1, L_0000017c43fb1930, L_0000017c43fb19d0, C4<1>, C4<1>;
v0000017c43bc90a0_0 .net "S", 0 0, L_0000017c43feb900;  alias, 1 drivers
v0000017c43bc8ec0_0 .net "a", 0 0, L_0000017c43fb1930;  alias, 1 drivers
v0000017c43bc7f20_0 .net "b", 0 0, L_0000017c43fb19d0;  alias, 1 drivers
v0000017c43bc8ba0_0 .net "c", 0 0, L_0000017c43febc80;  alias, 1 drivers
S_0000017c43bff990 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43c02870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fea470 .functor XOR 1, L_0000017c43feb900, L_0000017c43fb0f30, C4<0>, C4<0>;
L_0000017c43febcf0 .functor AND 1, L_0000017c43feb900, L_0000017c43fb0f30, C4<1>, C4<1>;
v0000017c43bc8e20_0 .net "S", 0 0, L_0000017c43fea470;  alias, 1 drivers
v0000017c43bc8b00_0 .net "a", 0 0, L_0000017c43feb900;  alias, 1 drivers
v0000017c43bc6f80_0 .net "b", 0 0, L_0000017c43fb0f30;  alias, 1 drivers
v0000017c43bc6ee0_0 .net "c", 0 0, L_0000017c43febcf0;  alias, 1 drivers
S_0000017c43bffb20 .scope generate, "genblk1[10]" "genblk1[10]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251e40 .param/l "i" 0 2 243, +C4<01010>;
L_0000017c43fecd90 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb23d0, C4<0>, C4<0>;
v0000017c43bc73e0_0 .net *"_ivl_1", 0 0, L_0000017c43fb23d0;  1 drivers
S_0000017c43bffcb0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bffb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fec850 .functor OR 1, L_0000017c43fed180, L_0000017c43fec930, C4<0>, C4<0>;
v0000017c43bc8380_0 .net "S", 0 0, L_0000017c43fec230;  1 drivers
v0000017c43bc7840_0 .net "a", 0 0, L_0000017c43fb0fd0;  1 drivers
v0000017c43bc7d40_0 .net "b", 0 0, L_0000017c43fb1070;  1 drivers
v0000017c43bc86a0_0 .net "c", 0 0, L_0000017c43fec850;  1 drivers
v0000017c43bc8740_0 .net "carry_1", 0 0, L_0000017c43fed180;  1 drivers
v0000017c43bc87e0_0 .net "carry_2", 0 0, L_0000017c43fec930;  1 drivers
v0000017c43bc7de0_0 .net "cin", 0 0, L_0000017c43fb1110;  1 drivers
v0000017c43bc6bc0_0 .net "sum_1", 0 0, L_0000017c43fed420;  1 drivers
S_0000017c43bffe40 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bffcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed420 .functor XOR 1, L_0000017c43fb0fd0, L_0000017c43fb1070, C4<0>, C4<0>;
L_0000017c43fed180 .functor AND 1, L_0000017c43fb0fd0, L_0000017c43fb1070, C4<1>, C4<1>;
v0000017c43bc81a0_0 .net "S", 0 0, L_0000017c43fed420;  alias, 1 drivers
v0000017c43bc8f60_0 .net "a", 0 0, L_0000017c43fb0fd0;  alias, 1 drivers
v0000017c43bc8c40_0 .net "b", 0 0, L_0000017c43fb1070;  alias, 1 drivers
v0000017c43bc72a0_0 .net "c", 0 0, L_0000017c43fed180;  alias, 1 drivers
S_0000017c43c02b90 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bffcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec230 .functor XOR 1, L_0000017c43fed420, L_0000017c43fb1110, C4<0>, C4<0>;
L_0000017c43fec930 .functor AND 1, L_0000017c43fed420, L_0000017c43fb1110, C4<1>, C4<1>;
v0000017c43bc7340_0 .net "S", 0 0, L_0000017c43fec230;  alias, 1 drivers
v0000017c43bc6b20_0 .net "a", 0 0, L_0000017c43fed420;  alias, 1 drivers
v0000017c43bc7660_0 .net "b", 0 0, L_0000017c43fb1110;  alias, 1 drivers
v0000017c43bc8d80_0 .net "c", 0 0, L_0000017c43fec930;  alias, 1 drivers
S_0000017c43bfeb80 .scope generate, "genblk1[11]" "genblk1[11]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251a00 .param/l "i" 0 2 243, +C4<01011>;
L_0000017c43fed6c0 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb1e30, C4<0>, C4<0>;
v0000017c43bc8240_0 .net *"_ivl_1", 0 0, L_0000017c43fb1e30;  1 drivers
S_0000017c43bfdbe0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfeb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fed260 .functor OR 1, L_0000017c43fecb60, L_0000017c43fecee0, C4<0>, C4<0>;
v0000017c43bc6d00_0 .net "S", 0 0, L_0000017c43fece00;  1 drivers
v0000017c43bc7020_0 .net "a", 0 0, L_0000017c43fb11b0;  1 drivers
v0000017c43bc8920_0 .net "b", 0 0, L_0000017c43fb1250;  1 drivers
v0000017c43bc7fc0_0 .net "c", 0 0, L_0000017c43fed260;  1 drivers
v0000017c43bc7e80_0 .net "carry_1", 0 0, L_0000017c43fecb60;  1 drivers
v0000017c43bc8560_0 .net "carry_2", 0 0, L_0000017c43fecee0;  1 drivers
v0000017c43bc6da0_0 .net "cin", 0 0, L_0000017c43fb12f0;  1 drivers
v0000017c43bc6e40_0 .net "sum_1", 0 0, L_0000017c43fecaf0;  1 drivers
S_0000017c43bfffd0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fecaf0 .functor XOR 1, L_0000017c43fb11b0, L_0000017c43fb1250, C4<0>, C4<0>;
L_0000017c43fecb60 .functor AND 1, L_0000017c43fb11b0, L_0000017c43fb1250, C4<1>, C4<1>;
v0000017c43bc9000_0 .net "S", 0 0, L_0000017c43fecaf0;  alias, 1 drivers
v0000017c43bc8a60_0 .net "a", 0 0, L_0000017c43fb11b0;  alias, 1 drivers
v0000017c43bc7700_0 .net "b", 0 0, L_0000017c43fb1250;  alias, 1 drivers
v0000017c43bc6c60_0 .net "c", 0 0, L_0000017c43fecb60;  alias, 1 drivers
S_0000017c43c01740 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fece00 .functor XOR 1, L_0000017c43fecaf0, L_0000017c43fb12f0, C4<0>, C4<0>;
L_0000017c43fecee0 .functor AND 1, L_0000017c43fecaf0, L_0000017c43fb12f0, C4<1>, C4<1>;
v0000017c43bc69e0_0 .net "S", 0 0, L_0000017c43fece00;  alias, 1 drivers
v0000017c43bc6a80_0 .net "a", 0 0, L_0000017c43fecaf0;  alias, 1 drivers
v0000017c43bc78e0_0 .net "b", 0 0, L_0000017c43fb12f0;  alias, 1 drivers
v0000017c43bc77a0_0 .net "c", 0 0, L_0000017c43fecee0;  alias, 1 drivers
S_0000017c43bfeea0 .scope generate, "genblk1[12]" "genblk1[12]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43252240 .param/l "i" 0 2 243, +C4<01100>;
L_0000017c43fec770 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb1a70, C4<0>, C4<0>;
v0000017c43bc9aa0_0 .net *"_ivl_1", 0 0, L_0000017c43fb1a70;  1 drivers
S_0000017c43bff030 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfeea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fec1c0 .functor OR 1, L_0000017c43fecbd0, L_0000017c43fec9a0, C4<0>, C4<0>;
v0000017c43bca180_0 .net "S", 0 0, L_0000017c43fecc40;  1 drivers
v0000017c43bcb620_0 .net "a", 0 0, L_0000017c43fb1b10;  1 drivers
v0000017c43bcb300_0 .net "b", 0 0, L_0000017c43fb1bb0;  1 drivers
v0000017c43bc9780_0 .net "c", 0 0, L_0000017c43fec1c0;  1 drivers
v0000017c43bcb6c0_0 .net "carry_1", 0 0, L_0000017c43fecbd0;  1 drivers
v0000017c43bcaae0_0 .net "carry_2", 0 0, L_0000017c43fec9a0;  1 drivers
v0000017c43bc9b40_0 .net "cin", 0 0, L_0000017c43fb2330;  1 drivers
v0000017c43bc96e0_0 .net "sum_1", 0 0, L_0000017c43fed1f0;  1 drivers
S_0000017c43c01a60 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bff030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed1f0 .functor XOR 1, L_0000017c43fb1b10, L_0000017c43fb1bb0, C4<0>, C4<0>;
L_0000017c43fecbd0 .functor AND 1, L_0000017c43fb1b10, L_0000017c43fb1bb0, C4<1>, C4<1>;
v0000017c43bc8420_0 .net "S", 0 0, L_0000017c43fed1f0;  alias, 1 drivers
v0000017c43bc84c0_0 .net "a", 0 0, L_0000017c43fb1b10;  alias, 1 drivers
v0000017c43bc7480_0 .net "b", 0 0, L_0000017c43fb1bb0;  alias, 1 drivers
v0000017c43bc7520_0 .net "c", 0 0, L_0000017c43fecbd0;  alias, 1 drivers
S_0000017c43bfe860 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bff030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fecc40 .functor XOR 1, L_0000017c43fed1f0, L_0000017c43fb2330, C4<0>, C4<0>;
L_0000017c43fec9a0 .functor AND 1, L_0000017c43fed1f0, L_0000017c43fb2330, C4<1>, C4<1>;
v0000017c43bc7ac0_0 .net "S", 0 0, L_0000017c43fecc40;  alias, 1 drivers
v0000017c43bc7b60_0 .net "a", 0 0, L_0000017c43fed1f0;  alias, 1 drivers
v0000017c43bc7c00_0 .net "b", 0 0, L_0000017c43fb2330;  alias, 1 drivers
v0000017c43bc7ca0_0 .net "c", 0 0, L_0000017c43fec9a0;  alias, 1 drivers
S_0000017c43c02d20 .scope generate, "genblk1[13]" "genblk1[13]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251880 .param/l "i" 0 2 243, +C4<01101>;
L_0000017c43fed030 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb1d90, C4<0>, C4<0>;
v0000017c43bcb260_0 .net *"_ivl_1", 0 0, L_0000017c43fb1d90;  1 drivers
S_0000017c43c01bf0 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43c02d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fecd20 .functor OR 1, L_0000017c43feccb0, L_0000017c43febf90, C4<0>, C4<0>;
v0000017c43bca5e0_0 .net "S", 0 0, L_0000017c43fed3b0;  1 drivers
v0000017c43bc9a00_0 .net "a", 0 0, L_0000017c43fb2470;  1 drivers
v0000017c43bc9320_0 .net "b", 0 0, L_0000017c43fb2a10;  1 drivers
v0000017c43bc9f00_0 .net "c", 0 0, L_0000017c43fecd20;  1 drivers
v0000017c43bcaea0_0 .net "carry_1", 0 0, L_0000017c43feccb0;  1 drivers
v0000017c43bc9820_0 .net "carry_2", 0 0, L_0000017c43febf90;  1 drivers
v0000017c43bcac20_0 .net "cin", 0 0, L_0000017c43fb2dd0;  1 drivers
v0000017c43bc93c0_0 .net "sum_1", 0 0, L_0000017c43fec380;  1 drivers
S_0000017c43c01420 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43c01bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec380 .functor XOR 1, L_0000017c43fb2470, L_0000017c43fb2a10, C4<0>, C4<0>;
L_0000017c43feccb0 .functor AND 1, L_0000017c43fb2470, L_0000017c43fb2a10, C4<1>, C4<1>;
v0000017c43bc98c0_0 .net "S", 0 0, L_0000017c43fec380;  alias, 1 drivers
v0000017c43bc9c80_0 .net "a", 0 0, L_0000017c43fb2470;  alias, 1 drivers
v0000017c43bcab80_0 .net "b", 0 0, L_0000017c43fb2a10;  alias, 1 drivers
v0000017c43bc9e60_0 .net "c", 0 0, L_0000017c43feccb0;  alias, 1 drivers
S_0000017c43c002f0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43c01bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fed3b0 .functor XOR 1, L_0000017c43fec380, L_0000017c43fb2dd0, C4<0>, C4<0>;
L_0000017c43febf90 .functor AND 1, L_0000017c43fec380, L_0000017c43fb2dd0, C4<1>, C4<1>;
v0000017c43bc9d20_0 .net "S", 0 0, L_0000017c43fed3b0;  alias, 1 drivers
v0000017c43bca860_0 .net "a", 0 0, L_0000017c43fec380;  alias, 1 drivers
v0000017c43bcae00_0 .net "b", 0 0, L_0000017c43fb2dd0;  alias, 1 drivers
v0000017c43bca7c0_0 .net "c", 0 0, L_0000017c43febf90;  alias, 1 drivers
S_0000017c43c03040 .scope generate, "genblk1[14]" "genblk1[14]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251f80 .param/l "i" 0 2 243, +C4<01110>;
L_0000017c43fecf50 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb2ab0, C4<0>, C4<0>;
v0000017c43bc9960_0 .net *"_ivl_1", 0 0, L_0000017c43fb2ab0;  1 drivers
S_0000017c43bfe090 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43c03040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fec0e0 .functor OR 1, L_0000017c43fed340, L_0000017c43fed650, C4<0>, C4<0>;
v0000017c43bc9500_0 .net "S", 0 0, L_0000017c43fecfc0;  1 drivers
v0000017c43bca9a0_0 .net "a", 0 0, L_0000017c43fb3cd0;  1 drivers
v0000017c43bca900_0 .net "b", 0 0, L_0000017c43fb2f10;  1 drivers
v0000017c43bca400_0 .net "c", 0 0, L_0000017c43fec0e0;  1 drivers
v0000017c43bcafe0_0 .net "carry_1", 0 0, L_0000017c43fed340;  1 drivers
v0000017c43bcb080_0 .net "carry_2", 0 0, L_0000017c43fed650;  1 drivers
v0000017c43bcaa40_0 .net "cin", 0 0, L_0000017c43fb4130;  1 drivers
v0000017c43bca220_0 .net "sum_1", 0 0, L_0000017c43febe40;  1 drivers
S_0000017c43c00480 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43bfe090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43febe40 .functor XOR 1, L_0000017c43fb3cd0, L_0000017c43fb2f10, C4<0>, C4<0>;
L_0000017c43fed340 .functor AND 1, L_0000017c43fb3cd0, L_0000017c43fb2f10, C4<1>, C4<1>;
v0000017c43bcb1c0_0 .net "S", 0 0, L_0000017c43febe40;  alias, 1 drivers
v0000017c43bc9fa0_0 .net "a", 0 0, L_0000017c43fb3cd0;  alias, 1 drivers
v0000017c43bc9460_0 .net "b", 0 0, L_0000017c43fb2f10;  alias, 1 drivers
v0000017c43bca680_0 .net "c", 0 0, L_0000017c43fed340;  alias, 1 drivers
S_0000017c43c00610 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43bfe090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fecfc0 .functor XOR 1, L_0000017c43febe40, L_0000017c43fb4130, C4<0>, C4<0>;
L_0000017c43fed650 .functor AND 1, L_0000017c43febe40, L_0000017c43fb4130, C4<1>, C4<1>;
v0000017c43bc9140_0 .net "S", 0 0, L_0000017c43fecfc0;  alias, 1 drivers
v0000017c43bca040_0 .net "a", 0 0, L_0000017c43febe40;  alias, 1 drivers
v0000017c43bca0e0_0 .net "b", 0 0, L_0000017c43fb4130;  alias, 1 drivers
v0000017c43bca540_0 .net "c", 0 0, L_0000017c43fed650;  alias, 1 drivers
S_0000017c43c01d80 .scope generate, "genblk1[15]" "genblk1[15]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c432516c0 .param/l "i" 0 2 243, +C4<01111>;
L_0000017c43fed2d0 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb2b50, C4<0>, C4<0>;
v0000017c43bcb800_0 .net *"_ivl_1", 0 0, L_0000017c43fb2b50;  1 drivers
S_0000017c43c00f70 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43c01d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fed0a0 .functor OR 1, L_0000017c43fec540, L_0000017c43febd60, C4<0>, C4<0>;
v0000017c43bca4a0_0 .net "S", 0 0, L_0000017c43fec2a0;  1 drivers
v0000017c43bcacc0_0 .net "a", 0 0, L_0000017c43fb3b90;  1 drivers
v0000017c43bcb440_0 .net "b", 0 0, L_0000017c43fb3ff0;  1 drivers
v0000017c43bcad60_0 .net "c", 0 0, L_0000017c43fed0a0;  1 drivers
v0000017c43bcb120_0 .net "carry_1", 0 0, L_0000017c43fec540;  1 drivers
v0000017c43bcb4e0_0 .net "carry_2", 0 0, L_0000017c43febd60;  1 drivers
v0000017c43bcb580_0 .net "cin", 0 0, L_0000017c43fb4a90;  1 drivers
v0000017c43bcb760_0 .net "sum_1", 0 0, L_0000017c43fec4d0;  1 drivers
S_0000017c43c00c50 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43c00f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec4d0 .functor XOR 1, L_0000017c43fb3b90, L_0000017c43fb3ff0, C4<0>, C4<0>;
L_0000017c43fec540 .functor AND 1, L_0000017c43fb3b90, L_0000017c43fb3ff0, C4<1>, C4<1>;
v0000017c43bc95a0_0 .net "S", 0 0, L_0000017c43fec4d0;  alias, 1 drivers
v0000017c43bca2c0_0 .net "a", 0 0, L_0000017c43fb3b90;  alias, 1 drivers
v0000017c43bc9be0_0 .net "b", 0 0, L_0000017c43fb3ff0;  alias, 1 drivers
v0000017c43bca360_0 .net "c", 0 0, L_0000017c43fec540;  alias, 1 drivers
S_0000017c43c01f10 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43c00f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43fec2a0 .functor XOR 1, L_0000017c43fec4d0, L_0000017c43fb4a90, C4<0>, C4<0>;
L_0000017c43febd60 .functor AND 1, L_0000017c43fec4d0, L_0000017c43fb4a90, C4<1>, C4<1>;
v0000017c43bca720_0 .net "S", 0 0, L_0000017c43fec2a0;  alias, 1 drivers
v0000017c43bcb3a0_0 .net "a", 0 0, L_0000017c43fec4d0;  alias, 1 drivers
v0000017c43bc9dc0_0 .net "b", 0 0, L_0000017c43fb4a90;  alias, 1 drivers
v0000017c43bcaf40_0 .net "c", 0 0, L_0000017c43febd60;  alias, 1 drivers
S_0000017c43bfe3b0 .scope generate, "genblk1[16]" "genblk1[16]" 2 243, 2 243 0, S_0000017c43bfcab0;
 .timescale 0 0;
P_0000017c43251e80 .param/l "i" 0 2 243, +C4<010000>;
L_0000017c43fed880 .functor XOR 1, L_0000017c43cf7bf0, L_0000017c43fb39b0, C4<0>, C4<0>;
v0000017c43bcc660_0 .net *"_ivl_1", 0 0, L_0000017c43fb39b0;  1 drivers
S_0000017c43c02230 .scope module, "fi" "full_adder" 2 246, 2 213 0, S_0000017c43bfe3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "c";
L_0000017c43fec310 .functor OR 1, L_0000017c43fed7a0, L_0000017c43fed110, C4<0>, C4<0>;
v0000017c43bcd7e0_0 .net "S", 0 0, L_0000017c43febf20;  1 drivers
v0000017c43bcc480_0 .net "a", 0 0, L_0000017c43fb3e10;  1 drivers
v0000017c43bcd560_0 .net "b", 0 0, L_0000017c43fb4e50;  1 drivers
v0000017c43bcbf80_0 .net "c", 0 0, L_0000017c43fec310;  1 drivers
v0000017c43bcd380_0 .net "carry_1", 0 0, L_0000017c43fed7a0;  1 drivers
v0000017c43bcd240_0 .net "carry_2", 0 0, L_0000017c43fed110;  1 drivers
v0000017c43bcc200_0 .net "cin", 0 0, L_0000017c43fb2bf0;  1 drivers
v0000017c43bcdba0_0 .net "sum_1", 0 0, L_0000017c43febeb0;  1 drivers
S_0000017c43bff1c0 .scope module, "ha1" "half_adder" 2 222, 2 203 0, S_0000017c43c02230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43febeb0 .functor XOR 1, L_0000017c43fb3e10, L_0000017c43fb4e50, C4<0>, C4<0>;
L_0000017c43fed7a0 .functor AND 1, L_0000017c43fb3e10, L_0000017c43fb4e50, C4<1>, C4<1>;
v0000017c43bcb8a0_0 .net "S", 0 0, L_0000017c43febeb0;  alias, 1 drivers
v0000017c43bc9640_0 .net "a", 0 0, L_0000017c43fb3e10;  alias, 1 drivers
v0000017c43bc91e0_0 .net "b", 0 0, L_0000017c43fb4e50;  alias, 1 drivers
v0000017c43bc9280_0 .net "c", 0 0, L_0000017c43fed7a0;  alias, 1 drivers
S_0000017c43bff4e0 .scope module, "ha2" "half_adder" 2 223, 2 203 0, S_0000017c43c02230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "c";
L_0000017c43febf20 .functor XOR 1, L_0000017c43febeb0, L_0000017c43fb2bf0, C4<0>, C4<0>;
L_0000017c43fed110 .functor AND 1, L_0000017c43febeb0, L_0000017c43fb2bf0, C4<1>, C4<1>;
v0000017c43bccac0_0 .net "S", 0 0, L_0000017c43febf20;  alias, 1 drivers
v0000017c43bccca0_0 .net "a", 0 0, L_0000017c43febeb0;  alias, 1 drivers
v0000017c43bcd2e0_0 .net "b", 0 0, L_0000017c43fb2bf0;  alias, 1 drivers
v0000017c43bcd6a0_0 .net "c", 0 0, L_0000017c43fed110;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "combinational_karatsuba.v";
