<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			M2S025TVF400STD (Microchip)

Click here to go to specific block report:
<a href="rpt_prj_2_memory_sb_areasrr.htm#prj_2_memory_sb"><h5 align="center">prj_2_memory_sb</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#prj_2_memory_sb.prj_2_memory_sb_sb"><h5 align="center">prj_2_memory_sb_sb</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#prj_2_memory_sb_sb.prj_2_memory_sb_sb_CCC_0_FCCC"><h5 align="center">prj_2_memory_sb_sb_CCC_0_FCCC</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#prj_2_memory_sb_sb.prj_2_memory_sb_sb_FABOSC_0_OSC"><h5 align="center">prj_2_memory_sb_sb_FABOSC_0_OSC</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#prj_2_memory_sb_sb.prj_2_memory_sb_sb_MSS"><h5 align="center">prj_2_memory_sb_sb_MSS</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#prj_2_memory_sb.fpga_top_design"><h5 align="center">fpga_top_design</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#fpga_top_design.ecc_design"><h5 align="center">ecc_design</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#ecc_design.TBEC_RSC_encoder"><h5 align="center">TBEC_RSC_encoder</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#ecc_design.TBEC_RSC_decoder"><h5 align="center">TBEC_RSC_decoder</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#ecc_design.MRSC_encoder"><h5 align="center">MRSC_encoder</h5></a><br><a href="rpt_prj_2_memory_sb_areasrr.htm#ecc_design.MRSC_decoder"><h5 align="center">MRSC_decoder</h5></a><br><a name=prj_2_memory_sb>
-------------------------------------------------------------------------------
########   Utilization report for  Top level view:   prj_2_memory_sb   ########
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block prj_2_memory_sb:	6 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           294                100 %                
BLACK BOX     3                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block prj_2_memory_sb:	297 (67.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  100 %                
===================================================
Total GLOBAL BUFFERS in the block prj_2_memory_sb:	1 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       117                100 %                
=================================================
Total IO PADS in the block prj_2_memory_sb:	117 (26.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=prj_2_memory_sb.fpga_top_design>
---------------------------------------------------------------------
########   Utilization report for  cell:   fpga_top_design   ########
Instance path:   prj_2_memory_sb.fpga_top_design                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block prj_2_memory_sb.fpga_top_design:	6 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      294                100 %                
=================================================
Total COMBINATIONAL LOGIC in the block prj_2_memory_sb.fpga_top_design:	294 (66.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fpga_top_design.ecc_design>
----------------------------------------------------------------
########   Utilization report for  cell:   ecc_design   ########
Instance path:   fpga_top_design.ecc_design                     
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  50 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block fpga_top_design.ecc_design:	3 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      266                90.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block fpga_top_design.ecc_design:	266 (60.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ecc_design.MRSC_decoder>
------------------------------------------------------------------
########   Utilization report for  cell:   MRSC_decoder   ########
Instance path:   ecc_design.MRSC_decoder                          
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 16 %                 
=================================================
Total COMBINATIONAL LOGIC in the block ecc_design.MRSC_decoder:	47 (10.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ecc_design.MRSC_encoder>
------------------------------------------------------------------
########   Utilization report for  cell:   MRSC_encoder   ########
Instance path:   ecc_design.MRSC_encoder                          
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block ecc_design.MRSC_encoder:	4 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ecc_design.TBEC_RSC_decoder>
----------------------------------------------------------------------
########   Utilization report for  cell:   TBEC_RSC_decoder   ########
Instance path:   ecc_design.TBEC_RSC_decoder                          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  50 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block ecc_design.TBEC_RSC_decoder:	3 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      97                 33 %                 
=================================================
Total COMBINATIONAL LOGIC in the block ecc_design.TBEC_RSC_decoder:	97 (21.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ecc_design.TBEC_RSC_encoder>
----------------------------------------------------------------------
########   Utilization report for  cell:   TBEC_RSC_encoder   ########
Instance path:   ecc_design.TBEC_RSC_encoder                          
======================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 4.76 %               
=================================================
Total COMBINATIONAL LOGIC in the block ecc_design.TBEC_RSC_encoder:	14 (3.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=prj_2_memory_sb.prj_2_memory_sb_sb>
------------------------------------------------------------------------
########   Utilization report for  cell:   prj_2_memory_sb_sb   ########
Instance path:   prj_2_memory_sb.prj_2_memory_sb_sb                     
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block prj_2_memory_sb.prj_2_memory_sb_sb:	3 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  100 %                
===================================================
Total GLOBAL BUFFERS in the block prj_2_memory_sb.prj_2_memory_sb_sb:	1 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=prj_2_memory_sb_sb.prj_2_memory_sb_sb_CCC_0_FCCC>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   prj_2_memory_sb_sb_CCC_0_FCCC   ########
Instance path:   prj_2_memory_sb_sb.prj_2_memory_sb_sb_CCC_0_FCCC                  
===================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block prj_2_memory_sb_sb.prj_2_memory_sb_sb_CCC_0_FCCC:	1 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  100 %                
===================================================
Total GLOBAL BUFFERS in the block prj_2_memory_sb_sb.prj_2_memory_sb_sb_CCC_0_FCCC:	1 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=prj_2_memory_sb_sb.prj_2_memory_sb_sb_FABOSC_0_OSC>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   prj_2_memory_sb_sb_FABOSC_0_OSC   ########
Instance path:   prj_2_memory_sb_sb.prj_2_memory_sb_sb_FABOSC_0_OSC                  
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block prj_2_memory_sb_sb.prj_2_memory_sb_sb_FABOSC_0_OSC:	1 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=prj_2_memory_sb_sb.prj_2_memory_sb_sb_MSS>
----------------------------------------------------------------------------
########   Utilization report for  cell:   prj_2_memory_sb_sb_MSS   ########
Instance path:   prj_2_memory_sb_sb.prj_2_memory_sb_sb_MSS                  
============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block prj_2_memory_sb_sb.prj_2_memory_sb_sb_MSS:	1 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
