// Seed: 1301833153
`define pp_13 0
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    output logic id_11,
    input logic id_12
);
  logic id_13;
  logic id_14 = 1 - 1, id_15;
  logic id_16;
  logic id_17;
  type_31(
      id_6, 1'b0, 1
  );
  always @(posedge id_16) begin
    if (id_16) id_15 = 1;
  end
  logic id_18;
  assign id_2 = id_15 ? 1 : id_17;
  assign id_7 = 1'b0;
endmodule
