/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [52:0] _01_;
  wire [15:0] _02_;
  wire [15:0] celloutsig_0_0z;
  wire [52:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_16z = ~((celloutsig_1_5z | celloutsig_1_9z) & (celloutsig_1_5z | _00_));
  assign celloutsig_0_10z = { celloutsig_0_4z, _01_[51:48], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, _01_[51:48], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } + { in_data[71:33], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z };
  reg [3:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z };
  assign _01_[51:48] = _06_;
  reg [15:0] _07_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 16'h0000;
    else _07_ <= in_data[126:111];
  assign { _02_[15:1], _00_ } = _07_;
  assign celloutsig_1_18z = _02_[9:2] >= { celloutsig_1_6z[4:1], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_15z };
  assign celloutsig_0_13z = { _01_[49], celloutsig_0_12z, celloutsig_0_1z } >= celloutsig_0_10z[16:14];
  assign celloutsig_1_5z = { in_data[103:96], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } >= { in_data[136:127], celloutsig_1_2z };
  assign celloutsig_1_13z = in_data[121:115] >= { in_data[151:150], celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_0z[13:4] && { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[134:125], celloutsig_1_0z } && { in_data[186:180], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_0z[8]);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_0_8z = celloutsig_0_5z & ~(celloutsig_0_4z);
  assign celloutsig_1_0z = in_data[103] & ~(in_data[118]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[20]);
  assign celloutsig_1_15z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_14z = - { celloutsig_0_3z[3:2], _01_[51:48], celloutsig_0_1z };
  assign celloutsig_0_1z = | in_data[57:52];
  assign celloutsig_1_1z = | in_data[115:109];
  assign celloutsig_1_9z = | { celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_12z = ^ { celloutsig_0_10z[49:43], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[181:179], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[129:125], celloutsig_1_1z, celloutsig_1_4z } <<< celloutsig_1_6z;
  assign celloutsig_0_3z = in_data[20:17] <<< { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[112], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } - { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[88:73] ^ in_data[35:20];
  assign celloutsig_1_19z = ~((celloutsig_1_16z & celloutsig_1_7z[5]) | (celloutsig_1_5z & celloutsig_1_0z));
  assign celloutsig_0_5z = ~((in_data[12] & celloutsig_0_3z[0]) | (celloutsig_0_3z[0] & celloutsig_0_3z[0]));
  assign { _01_[52], _01_[47:0] } = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, _01_[51:48], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
