`timescale 1ns/1ns
`define D_WIDTH 32  // block size
`define SA_WIDTH 4   // number of instruction = 2**SA_WIDTH
`define RA_WIDTH 5   // number of register = 2**RA_WIDTH