
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP1 for linux64 - Jan 13, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
## Give the path to the verilog files and define the WORK directory
#
set username dm3233
dm3233
lappend search_path /home/${username}@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/  
. /opt/synopsys/2016/core-synthesis-tools/libraries/syn /opt/synopsys/2016/core-synthesis-tools/minpower/syn /opt/synopsys/2016/core-synthesis-tools/dw/syn_ver /opt/synopsys/2016/core-synthesis-tools/dw/sim_ver /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/
define_design_lib WORK -path "work"
1
#
### Define the library location
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db ]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db]
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db
#
### Read in verilog files
#analyze -library WORK -format verilog [ list bw_clk_cl_fpu_cmp.v fpu_add_ctl.v fpu_add_exp_dp.v fpu_add_frac_dp.v fpu_add.v fpu_cnt_lead0_53b.v fpu_cnt_lead0_64b.v fpu_cnt_lead0_lvl1.v fpu_cnt_lead0_lvl2.v fpu_cnt_lead0_lvl3.v fpu_cnt_lead0_lvl4.v fpu_denorm_3b.v fpu_denorm_3to1.v fpu_denorm_frac.v fpu_div_ctl.v fpu_div_exp_dp.v fpu_div_frac_dp.v fpu_div.v fpu_in2_gt_in1_2b.v fpu_in2_gt_in1_3b.v fpu_in2_gt_in1_3to1.v fpu_in2_gt_in1_frac.v fpu_in_ctl.v fpu_in_dp.v fpu_in.v fpu_mul_ctl.v fpu_mul_exp_dp.v fpu_mul_frac_dp.v fpu_mul.v fpu_out_ctl.v fpu_out_dp.v fpu_out.v fpu_rptr_groups.v fpu_rptr_macros.v fpu_rptr_min_global.v fpu.v cluster_header_ctu.v cluster_header_dup.v cluster_header_sync.v cluster_header.v cmp_sram_redhdr.v dbl_buf.v swrvr_clib.v swrvr_dlib.v synchronizer_asr_dup.v synchronizer_asr.v sync_pulse_synchronizer.v test_stub_bist.v test_stub_scan.v ucb_bus_in.v ucb_bus_out.v ucb_flow_2buf.v ucb_flow_jbi.v ucb_flow_spi.v ucb_noflow.v m1.V bw_r_cm16x40b.v bw_r_cm16x40.v bw_r_dcd.v bw_r_dcm.v bw_r_efa.v bw_rf_16x65.v bw_rf_16x81.v bw_r_frf.v bw_r_icd.v bw_r_idct.v bw_r_irf_fpga1.v bw_r_irf_register.v bw_r_irf.v bw_r_l2d_32k.v bw_r_l2d_rep_bot.v bw_r_l2d_rep_top.v bw_r_l2d.v bw_r_l2t.v bw_r_rf16x128d.v bw_r_rf16x160.v bw_r_rf16x32.v bw_r_rf32x108.v bw_r_rf32x152b.v bw_r_rf32x80.v bw_r_scm.v bw_r_tlb_fpga.v bw_r_tlb.v regfile_1w_4r.v u1.V mul64.v bw_u1_syncff_4x.v bw_u1_soffasr_2x.v bw_u1_scanl_2x.v bw_r_rf16x160.v]
analyze -library WORK -format verilog [list fpu.v bw_r_rf16x160.v bw_clk_cl_fpu_cmp.v  fpu_add_ctl.v fpu_add_exp_dp.v fpu_add_frac_dp.v fpu_add.v fpu_cnt_lead0_53b.v fpu_cnt_lead0_64b.v fpu_cnt_lead0_lvl1.v fpu_cnt_lead0_lvl2.v fpu_cnt_lead0_lvl3.v fpu_cnt_lead0_lvl4.v fpu_denorm_3b.v fpu_denorm_3to1.v fpu_denorm_frac.v fpu_div_ctl.v fpu_div_exp_dp.v fpu_div_frac_dp.v fpu_div.v fpu_in2_gt_in1_2b.v fpu_in2_gt_in1_3b.v fpu_in2_gt_in1_3to1.v fpu_in2_gt_in1_frac.v fpu_in_ctl.v fpu_in_dp.v fpu_in.v fpu_mul_ctl.v fpu_mul_exp_dp.v fpu_mul_frac_dp.v fpu_mul.v fpu_out_ctl.v fpu_out_dp.v fpu_out.v fpu_rptr_groups.v fpu_rptr_macros.v fpu_rptr_min_global.v mul64.v test_stub_scan.v cluster_header.v swrvr_clib.v swrvr_dlib.v u1.V synchronizer_asr.v]
Running PRESTO HDLC
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:269: the undeclared symbol 'pcx_fpio_data_rdy_px2_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:279: the undeclared symbol 'arst_l_in_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:280: the undeclared symbol 'fpu_grst_l_in_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:319: the undeclared symbol 'se_in_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:320: the undeclared symbol 'manual_scan_0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:321: the undeclared symbol 'scan_manual_1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:338: the undeclared symbol 'se' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:339: the undeclared symbol 'si_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:340: the undeclared symbol 'scan_inq_sram_w' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:343: the undeclared symbol 'rst_tri_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:368: the undeclared symbol 'arst_l_add_buf4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:369: the undeclared symbol 'fpu_grst_l_add_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:388: the undeclared symbol 'se_add_exp_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:389: the undeclared symbol 'se_add_frac_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:391: the undeclared symbol 'scan_manual_2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:415: the undeclared symbol 'fmul_clken_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:416: the undeclared symbol 'arst_l_mul_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:417: the undeclared symbol 'fpu_grst_l_mul_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:431: the undeclared symbol 'se_mul_buf4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:432: the undeclared symbol 'se_mul64_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:434: the undeclared symbol 'scan_manual_3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:456: the undeclared symbol 'fdiv_clken_l_div_frac_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:457: the undeclared symbol 'fdiv_clken_l_div_exp_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:458: the undeclared symbol 'arst_l_div_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:473: the undeclared symbol 'se_div_buf5' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:475: the undeclared symbol 'scan_manual_4' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:509: the undeclared symbol 'arst_l_out_buf3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:519: the undeclared symbol 'se_out_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:521: the undeclared symbol 'scan_manual_5' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:531: the undeclared symbol 'ctu_tst_pre_grst_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:533: the undeclared symbol 'global_shift_enable_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:534: the undeclared symbol 'ctu_tst_scan_disable_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:535: the undeclared symbol 'ctu_tst_scanmode_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:536: the undeclared symbol 'ctu_tst_macrotest_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:537: the undeclared symbol 'ctu_tst_short_chain_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:538: the undeclared symbol 'scan_manual_6_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:551: the undeclared symbol 'so_unbuf' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:564: the undeclared symbol 'cluster_cken_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:565: the undeclared symbol 'arst_l_cluster_header_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:566: the undeclared symbol 'grst_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:572: the undeclared symbol 'se_cluster_header_buf2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu.v:574: the undeclared symbol 'scan_manual_6' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/bw_r_rf16x160.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/bw_clk_cl_fpu_cmp.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add_ctl.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add_ctl.v:684: the undeclared symbol 'add_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add_exp_dp.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add_exp_dp.v:214: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add_frac_dp.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add_frac_dp.v:357: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add.v:415: the undeclared symbol 'scan_out_fpu_add_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_add.v:475: the undeclared symbol 'scan_out_fpu_add_exp_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_cnt_lead0_53b.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_cnt_lead0_64b.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_cnt_lead0_64b.v:467: the undeclared symbol 'lead0_63_32_0' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_cnt_lead0_lvl1.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_cnt_lead0_lvl2.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_cnt_lead0_lvl3.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_cnt_lead0_lvl4.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_denorm_3b.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_denorm_3to1.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_denorm_frac.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div_ctl.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div_ctl.v:499: the undeclared symbol 'div_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div_exp_dp.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div_exp_dp.v:142: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div_frac_dp.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div_frac_dp.v:185: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div.v:330: the undeclared symbol 'scan_out_fpu_div_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_div.v:378: the undeclared symbol 'scan_out_fpu_div_exp_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in2_gt_in1_2b.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in2_gt_in1_3b.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in2_gt_in1_3to1.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in2_gt_in1_frac.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in_ctl.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in_ctl.v:201: the undeclared symbol 'in_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in_ctl.v:820: the undeclared symbol 'inq_adda_dly' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in_ctl.v:833: the undeclared symbol 'inq_mula_dly' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in_dp.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_in.v:261: the undeclared symbol 'scan_out_fpu_in_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_ctl.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_ctl.v:464: the undeclared symbol 'mul_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_ctl.v:1648: the undeclared symbol 'm3bstg_of_mask' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_exp_dp.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_exp_dp.v:149: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_exp_dp.v:431: the undeclared symbol 'm5stg_shl_55' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_exp_dp.v:431: the undeclared symbol 'm5stg_shl_54' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_exp_dp.v:432: the undeclared symbol 'm5stg_inc_exp_54' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_exp_dp.v:432: the undeclared symbol 'm5stg_inc_exp_55' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_exp_dp.v:432: the undeclared symbol 'm5stg_inc_exp_105' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_frac_dp.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul_frac_dp.v:192: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul.v:330: the undeclared symbol 'scan_out_fpu_mul_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul.v:373: the undeclared symbol 'scan_out_fpu_mul_exp_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_mul.v:430: the undeclared symbol 'scan_out_fpu_mul_frac_dp' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_out_ctl.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_out_ctl.v:94: the undeclared symbol 'out_ctl_rst_l' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_out_dp.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_out_dp.v:113: the undeclared symbol 'clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_out.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_out.v:167: the undeclared symbol 'scan_out_fpu_out_ctl' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_groups.v
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_groups.v:497: the undeclared symbol 'se_add_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_groups.v:498: the undeclared symbol 'se_mul64_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_groups.v:499: the undeclared symbol 'so_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_groups.v:500: the undeclared symbol 'se_buf1_unused' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_groups.v:511: the undeclared symbol 'se_add_buf2_unused' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_groups.v:527: the undeclared symbol 'arst_l_buf1' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_macros.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/fpu_rptr_min_global.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/mul64.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/test_stub_scan.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/cluster_header.v
Opening include file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU//sys.h
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/cluster_header.v:92: delays for continuous assignment are ignored. (VER-173)
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/u1.V
Compiling source file /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/synchronizer_asr.v
Presto compilation completed successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db'
1
elaborate fpu -architecture verilog -library WORK
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'saed32sram_ss0p95v125c'
  Loading link library 'saed32sram_ss0p95v25c'
  Loading link library 'saed32sram_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fpu'.
Information: Building the design 'fpu_in'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bw_r_rf16x160'. (HDL-193)

Inferred memory devices in process
	in routine bw_r_rf16x160 line 93 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/bw_r_rf16x160.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   byte_wen_d1_reg   | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|    wrptr_d1_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   word_wen_d1_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    wrdata_d1_reg    | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|    wr_en_d1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bw_r_rf16x160 line 276 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/bw_r_rf16x160.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rdptr_d1_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     ren_d1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bw_r_rf16x160 line 537 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/bw_r_rf16x160.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      dout_reg       | Latch |  160  |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine bw_r_rf16x160 line 609 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/bw_r_rf16x160.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     inq_ary_reg     | Latch | 2560  |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Statistics for MUX_OPs
=======================================================
| block name/line   | Inputs | Outputs | # sel inputs |
=======================================================
| bw_r_rf16x160/559 |   16   |   160   |      4       |
| bw_r_rf16x160/652 |   16   |   160   |      4       |
=======================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_add'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_out'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'test_stub_scan'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bw_clk_cl_fpu_cmp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_groups'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_add_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_mul_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div_exp_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_div_frac_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_out_ctl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_out_dp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cluster_header'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_bufrpt_grp32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_bufrpt_grp64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_bufrpt_grp4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_pcx_fpio_grp16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_fp_cpx_grp16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_rptr_inq'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffrl_async' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffrl_async_SIZE1 line 489 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffr_s' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffr_s_SIZE1 line 141 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE1 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE5 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_in_ctl' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE4 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE4 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_in_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE1 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE8 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_ctl' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE16 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_in_ctl' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE3 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clken_buf'. (HDL-193)

Inferred memory devices in process
	in routine clken_buf line 776 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      clken_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_dp' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE2 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_dp' with
	the parameters "64". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE64 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_in_dp' with
	the parameters "69". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE69 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  69   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_in_dp' with
	the parameters "155". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE155 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  155  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE1 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE8 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE4 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE2 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE5 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "31". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE31 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "19". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE19 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE2 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "18". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE18 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  18   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_ctl' with
	the parameters "10". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE10 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE9 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_add_ctl' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE6 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_add_ctl' with
	the parameters "10". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE10 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "11". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE11 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "13". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE13 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "12". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE12 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_add_exp_dp' with
	the parameters "13". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE13 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "63". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE63 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  63   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "55". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE55 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  55   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "64". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE64 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_frac'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "54". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE54 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  54   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_denorm_frac'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_64b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_add_frac_dp' with
	the parameters "58". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE58 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  58   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffre_s' instantiated from design 'fpu_mul_ctl' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine dffre_s_SIZE5 line 317 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_ctl' with
	the parameters "6". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE6 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_ctl' with
	the parameters "7". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE7 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_53b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_frac_dp' with
	the parameters "56". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE56 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_mul_frac_dp' with
	the parameters "55". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE55 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  55   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffe_s' instantiated from design 'fpu_mul_frac_dp' with
	the parameters "52". (HDL-193)

Inferred memory devices in process
	in routine dffe_s_SIZE52 line 255 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  52   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mul_booth'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_array1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "78". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE78 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  78   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "82". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE82 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  82   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mul_array2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dp_mux2es' instantiated from design 'mul64' with
	the parameters "97". (HDL-193)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v:39: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 36 in file
	'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "97". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE97 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  97   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dp_mux2es' instantiated from design 'mul64' with
	the parameters "98". (HDL-193)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v:39: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 36 in file
	'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "98". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE98 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  98   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "68". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE68 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  68   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "69". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE69 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  69   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "104". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE104 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  104  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'mul64' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE32 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffr_s' instantiated from design 'fpu_div_ctl' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine dffr_s_SIZE8 line 141 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dffr_s' instantiated from design 'fpu_div_ctl' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine dffr_s_SIZE3 line 141 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_div_frac_dp' with
	the parameters "53". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE53 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  53   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_div_frac_dp' with
	the parameters "12". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE12 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_out_ctl' with
	the parameters "3". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE3 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dff_s' instantiated from design 'fpu_out_dp' with
	the parameters "77". (HDL-193)

Inferred memory devices in process
	in routine dff_s_SIZE77 line 54 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_clib.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  77   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bw_u1_syncff_4x'. (HDL-193)

Inferred memory devices in process
	in routine bw_u1_syncff_4x line 3891 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/u1.V'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q_r_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'bw_u1_scanl_2x'. (HDL-193)

Inferred memory devices in process
	in routine bw_u1_scanl_2x line 3877 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/u1.V'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      so_l_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'synchronizer_asr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_3b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_2b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_in2_gt_in1_3to1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_denorm_3b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_denorm_3to1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fpu_cnt_lead0_lvl4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_bodec'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dp_mux2es' instantiated from design 'mul_booth' with
	the parameters "3". (HDL-193)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v:39: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 36 in file
	'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'dp_mux2es'. (HDL-193)
Warning:  /home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v:39: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 36 in file
	'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/swrvr_dlib.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mul_negen'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_csa42'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_csa32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_ha'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_ppgenrow3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_mux2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bw_u1_soffasr_2x'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_ppgen3sign'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_ppgen3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_ppgen3lsb4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'zsoffasr_prim'. (HDL-193)

Inferred memory devices in process
	in routine zsoffasr_prim line 4099 in file
		'/home/dm3233@drexel.edu/ecec574/tutorial/OpenSPARC/trunk/T1-FPU/u1.V'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mul_ppgensign'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_ppgen'. (HDL-193)
Presto compilation completed successfully.
1
current_design fpu
Current design is 'fpu'.
{fpu}
link

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
  saed32sram_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v125c.db
  saed32sram_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95v25c.db
  saed32sram_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/sram/db_ccs/saed32sram_ss0p95vn40c.db

1
### Check if design is consistent
check_design  > reports/synth_check_design.rpt
#
# set clk_list {{gclk 1204.82 0.086 0.086 0.04}}
set default_clk gclk
gclk
reset_design
1
#create clocK
create_clock -name ideal_clock -period 4 [get_ports gclk]
1
### Create Constraints
#set default_clk_freq 1204.82
#set default_setup_skew 0.086
#set default_hold_skew 0.086
#set default_clk_transition 0.04
#set max_transition 0.110
#set max_fanout 6
#set default_input_delay 0.15
#set default_output_delay 0.2
#set critical_range 0.30
#set num_of_path 50
#
### Compilation
### you can change medium to either low or high
# compile -area_effort medium -map_effort medium -power_effort medium
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.1 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9384 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 11 instances of design 'fpu_bufrpt_grp32'. (OPT-1056)
Information: Uniquified 2 instances of design 'fpu_bufrpt_grp64'. (OPT-1056)
Information: Uniquified 11 instances of design 'fpu_bufrpt_grp4'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_rptr_pcx_fpio_grp16'. (OPT-1056)
Information: Uniquified 10 instances of design 'fpu_rptr_fp_cpx_grp16'. (OPT-1056)
Information: Uniquified 5 instances of design 'dffrl_async_SIZE1'. (OPT-1056)
Information: Uniquified 10 instances of design 'dffr_s_SIZE1'. (OPT-1056)
Information: Uniquified 32 instances of design 'dff_s_SIZE1'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff_s_SIZE5'. (OPT-1056)
Information: Uniquified 7 instances of design 'dffre_s_SIZE4'. (OPT-1056)
Information: Uniquified 4 instances of design 'dff_s_SIZE4'. (OPT-1056)
Information: Uniquified 15 instances of design 'dffre_s_SIZE1'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff_s_SIZE8'. (OPT-1056)
Information: Uniquified 19 instances of design 'dffre_s_SIZE3'. (OPT-1056)
Information: Uniquified 12 instances of design 'clken_buf'. (OPT-1056)
Information: Uniquified 3 instances of design 'dff_s_SIZE2'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff_s_SIZE64'. (OPT-1056)
Information: Uniquified 142 instances of design 'dffe_s_SIZE1'. (OPT-1056)
Information: Uniquified 5 instances of design 'dffe_s_SIZE4'. (OPT-1056)
Information: Uniquified 22 instances of design 'dffe_s_SIZE2'. (OPT-1056)
Information: Uniquified 13 instances of design 'dffe_s_SIZE5'. (OPT-1056)
Information: Uniquified 3 instances of design 'dffe_s_SIZE10'. (OPT-1056)
Information: Uniquified 2 instances of design 'dffre_s_SIZE6'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_s_SIZE10'. (OPT-1056)
Information: Uniquified 15 instances of design 'dffe_s_SIZE11'. (OPT-1056)
Information: Uniquified 16 instances of design 'dffe_s_SIZE13'. (OPT-1056)
Information: Uniquified 7 instances of design 'dff_s_SIZE13'. (OPT-1056)
Information: Uniquified 11 instances of design 'dffe_s_SIZE55'. (OPT-1056)
Information: Uniquified 10 instances of design 'dffe_s_SIZE64'. (OPT-1056)
Information: Uniquified 2 instances of design 'dffe_s_SIZE6'. (OPT-1056)
Information: Uniquified 2 instances of design 'dffe_s_SIZE7'. (OPT-1056)
Information: Uniquified 3 instances of design 'fpu_cnt_lead0_53b'. (OPT-1056)
Information: Uniquified 4 instances of design 'dff_s_SIZE55'. (OPT-1056)
Information: Uniquified 2 instances of design 'mul_array1'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_s_SIZE78'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_s_SIZE82'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_s_SIZE32'. (OPT-1056)
Information: Uniquified 5 instances of design 'dffr_s_SIZE3'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff_s_SIZE53'. (OPT-1056)
Information: Uniquified 17 instances of design 'dff_s_SIZE3'. (OPT-1056)
Information: Uniquified 3 instances of design 'bw_u1_scanl_2x'. (OPT-1056)
Information: Uniquified 2 instances of design 'synchronizer_asr'. (OPT-1056)
Information: Uniquified 17 instances of design 'fpu_in2_gt_in1_3b'. (OPT-1056)
Information: Uniquified 2 instances of design 'fpu_in2_gt_in1_2b'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_in2_gt_in1_3to1'. (OPT-1056)
Information: Uniquified 18 instances of design 'fpu_denorm_3b'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_denorm_3to1'. (OPT-1056)
Information: Uniquified 55 instances of design 'fpu_cnt_lead0_lvl1'. (OPT-1056)
Information: Uniquified 26 instances of design 'fpu_cnt_lead0_lvl2'. (OPT-1056)
Information: Uniquified 13 instances of design 'fpu_cnt_lead0_lvl3'. (OPT-1056)
Information: Uniquified 8 instances of design 'fpu_cnt_lead0_lvl4'. (OPT-1056)
Information: Uniquified 4 instances of design 'mul_bodec'. (OPT-1056)
Information: Uniquified 16 instances of design 'dp_mux2es_SIZE3'. (OPT-1056)
Information: Uniquified 16 instances of design 'mul_negen'. (OPT-1056)
Information: Uniquified 181 instances of design 'mul_csa42'. (OPT-1056)
Information: Uniquified 928 instances of design 'mul_csa32'. (OPT-1056)
Information: Uniquified 75 instances of design 'mul_ha'. (OPT-1056)
Information: Uniquified 6 instances of design 'mul_ppgenrow3'. (OPT-1056)
Information: Uniquified 98 instances of design 'mul_mux2'. (OPT-1056)
Information: Uniquified 4 instances of design 'bw_u1_soffasr_2x'. (OPT-1056)
Information: Uniquified 6 instances of design 'mul_ppgen3sign'. (OPT-1056)
Information: Uniquified 360 instances of design 'mul_ppgen3'. (OPT-1056)
Information: Uniquified 6 instances of design 'mul_ppgen3lsb4'. (OPT-1056)
Information: Uniquified 4 instances of design 'zsoffasr_prim'. (OPT-1056)
Information: Uniquified 18 instances of design 'mul_ppgensign'. (OPT-1056)
Information: Uniquified 1152 instances of design 'mul_ppgen'. (OPT-1056)
  Simplifying Design 'fpu'
Information: Removing unused design 'fpu_bufrpt_grp4_0'. (OPT-1055)
Information: Removing unused design 'fpu_rptr_pcx_fpio_grp16_6'. (OPT-1055)

  Loading target library 'saed32sram_ss0p95v25c'
Loaded alib file './alib-52/saed32rvt_ss0p95v25c.db.alib'
Loaded alib file './alib-52/saed32sram_ss0p95v25c.db.alib' (placeholder)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy fpu_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy test_stub before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_add_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_div_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_ctu_tst_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_sram_din_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_id_div_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_id_mul_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_id_add_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_mul_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_mul_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_add_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_add_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_mul_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_mul_buf1_hi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in1_add_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_inq_in2_div_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_so_cluster_header_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fdiv_clken_l_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_arst_l_buf2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_arst_l_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_se_mul64_buf2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_se_add_buf2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_se_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_cluster_cken_buf1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_ctu_tst_buf1_lo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_pcx_fpio_buf1_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_rptr_groups/i_fp_cpx_buf1_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/dffrl_in_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_fp_data_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_fp_vld_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_fp_type_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_wrptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_wraddr_del before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_valid_packet_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdptr_dec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/ckbuf_in_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_fcc_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_srca_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_srcb_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_inq_din_d1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_op before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_faddsubopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a5stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a6stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_id_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a2stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in1a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_expdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a5stg_rndadd before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mul_frac_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/a0cot_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/a0sum_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary2_cmux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/a2cot_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary2_smux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/a2sum_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/psum_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/pcout_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/out_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/pip_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_op before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_norm_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/sync_cluster_master before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/sync_cluster_slave before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/dffrl_out_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/dffrl_div_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/dffrl_mul_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/dffrl_add_ctl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d234stg_fdiv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_div before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/x2c3_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/x2c2_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/x2c1_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/cyc3_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/cyc2_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/cyc1_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_div_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_mul_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_add_dest_rdy before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d5stg_fdivb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_2zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_zero_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_zero_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_infnan_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_infnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_infnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_2inf_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_inf_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_inf_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_nan_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_nan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_qnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_qnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_snan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_snan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/co31_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_mul before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_rd before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_id_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_wrptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdaddr_del before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_rdptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_rdptr before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_add_req before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divd_cnt_lt_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_divs_cnt_lt_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_pipe_active before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d5stg_fdiva before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_pipe_active before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_fmulda before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_pipe_active before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_d1stg_step_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_diva_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_mula_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_adda_dly before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_fp_cpx_req_cq before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_op before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_op_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d8stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d5stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m6stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_ctl/i_inq_pipe1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_dp/ckbuf_out_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ckbuf_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ckbuf_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_out/fpu_out_ctl/i_req_thread before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_in/fpu_in_dp/i_fp_rnd_mode_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ffrs1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_frac2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_stk before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_grd before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_lsb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_nx_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_uf_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_out_52_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_of_out_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_of_out_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_dz_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_nv_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_sign_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in2_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_frac_in1_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_right_shift before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_expadd_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_nx_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_uf_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_of_out_cout before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_nv_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_sign_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sngop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_zero_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_zero_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_inf_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_inf_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_inf_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_snan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_snan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_fracadd_frac2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_nx_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_uf_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_of_out_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_of_out_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_nv_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nx2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nx before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_of_mask2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nv2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nx_tmp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_of_mask before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_nv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_sign_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_2inf_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_2zero_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_qnan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_snan_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_qnan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_snan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_nan_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_nan_in before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_in2_neq_in1_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_sub before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_sign2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_sign1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_sngop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_63 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in2_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_63 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_in1_54 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_op_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_cc_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_cc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_cc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_add_fcc_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a4stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_rnd_mode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a1stg_fcc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d1stg_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m5stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m4stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3astg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m1stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a3stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a2stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m6stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_ctl/i_a5stg_id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_cnt before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_div_id_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_mul_exp_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_add_exp_out1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in2a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_in1a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_exp_dp/i_div_exp1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m4stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3stg_expa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m3astg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m2stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a3stg_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a2stg_expa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_add_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_add_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_shl_save before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_frac_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a5stg_shl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a4stg_shl_data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_astg_xtra_regs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_frac1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a2stg_frac2a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a2stg_frac2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a2stg_frac1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/a1cot_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/a1sum_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d7stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d6stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d4stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_ctl/i_d3stg_opdec before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_shl_data before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_54_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_51_50 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_51_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_53_51 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_53_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_63_60 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_63_56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_63_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl4_63_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/encode0_a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_82_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/hld_dff0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/ckbuf_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/ckbuf_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/hld_dff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_dff0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/lockup before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/lockup before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_5_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_8_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_11_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_14_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_17_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_20_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_23_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_26_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_29_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_32_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_35_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_38_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_41_39 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_44_42 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_47_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_49_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_26_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_51_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_8_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_17_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_26_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_35_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a1stg_in2_gt_in1_frac/fpu_in2_gt_in1_44_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_2_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_5_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_8_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_11_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_14_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_17_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_20_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_23_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_26_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_29_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_32_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_35_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_38_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_41_39 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_44_42 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_47_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_50_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_26_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_53_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_8_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_17_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_26_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_35_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_denorm/i_fpu_denorm_44_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_8_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_12_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_16_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_20_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_24_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_28_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_32_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_36_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_40_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_44_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_48_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl1_52_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_8_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_12_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_16_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_20_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_24_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_28_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_32_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_36_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_40_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_44_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_48_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl1_52_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_4_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_8_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_12_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_16_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_20_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_24_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_28_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_32_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_36_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_40_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_44_41 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_48_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_52_49 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_3_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_7_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_11_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_15_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_19_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_23_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_27_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_31_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_35_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_39_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_43_40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_47_44 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_51_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_55_52 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl1_59_56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_12_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_20_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_28_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_36_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_44_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl2_52_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_12_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_20_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_28_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_36_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_44_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl2_52_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_12_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_20_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_28_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_36_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_44_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_52_45 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_7_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_15_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_23_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_31_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_39_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_47_40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl2_55_48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl3_20_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl3_36_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl3_52_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl3_20_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl3_36_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl3_52_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl3_20_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl3_36_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl3_52_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_15_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_31_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl3_47_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl4_20_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_div/fpu_div_frac_dp/i_div_lead0/i_fpu_cnt_lead0_lvl4_52_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl4_20_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_2/i_fpu_cnt_lead0_lvl4_52_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl4_20_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl4_52_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_add/fpu_add_frac_dp/i_a3stg_lead0/i_fpu_cnt_lead0_lvl4_31_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/encode1_b before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/encode1_a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/encode0_b before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/booth/out_mux1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_77_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_78_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_79_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_80_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_81_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_82_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_82_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_77_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_78_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_79_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_80_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_81_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_83_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_83_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_97_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_77_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_78_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_79_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_80_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_81_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_84_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_85_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_86_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_87_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_88_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_89_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_90_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_91_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_92_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_93_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_94_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_95_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_96_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc4_82_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_77_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_77_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc1x2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/accx2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_77_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_78_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_79_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_80_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_81_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_84_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_85_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_86_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_87_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_88_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_89_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_90_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_91_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_92_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_93_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_94_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_95_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc2_96_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sc3_98_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/acc_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_78_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_79_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_80_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_81_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc3_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_78_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_79_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_80_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_81_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/sc3_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_83_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/shx2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_69_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_70_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_71_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_72_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_73_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_74_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_75_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_76_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_77_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_78_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_79_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_80_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_81_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_84_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_85_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_86_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_87_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_88_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_89_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_90_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_91_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_92_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_93_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_94_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_95_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_96_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/array2/sh_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/syncff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/repeater before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/syncff before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/repeater/i0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_63_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_4_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_5_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_6_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_7_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_13_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_14_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_15_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_16_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_17_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_18_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_19_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_20_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_21_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_22_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_23_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_24_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_25_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_26_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_27_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_28_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_29_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_30_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_31_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_32_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_33_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_34_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_35_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_36_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_37_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_38_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_39_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_40_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_41_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_42_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_43_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_44_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_45_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_46_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_47_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_48_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_49_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_50_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_51_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_52_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_53_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_54_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_55_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_56_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_57_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_58_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_59_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_60_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_61_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_62_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/syncff/i0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/dbginit_repeater/repeater/i0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cluster_header/I0/rst_repeater/syncff/i0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p0_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p1n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p0n before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/sc1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/sc1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_4_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_5_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_6_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_7_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_8_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_9_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_10_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_11_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_12_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_34_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_35_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_36_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_37_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_38_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_43_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_44_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_50_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_55_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_56_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_59_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_60_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_61_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_62_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/sc1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/sc1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_4_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_8_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_9_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_10_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_11_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_12_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_13_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_14_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_15_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_16_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_17_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_18_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_19_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_20_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_21_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_22_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_23_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_24_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_25_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_26_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_27_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_28_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_29_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_30_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_31_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_32_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_33_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_34_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_35_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_36_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_37_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_38_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_39_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_40_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_41_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_42_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_43_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_44_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_45_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_46_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_47_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_48_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_49_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_50_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_51_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_52_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_53_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_54_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_55_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_56_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_57_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_58_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_59_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_60_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_61_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_62_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_63_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/sc1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/sc1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/sc1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/sc1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_6_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_7_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_12_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_13_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_14_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_15_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_16_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_17_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_20_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_27_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_28_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_29_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_30_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_31_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_32_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_33_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_34_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_35_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_36_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_37_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_38_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_39_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_40_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_41_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_42_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_43_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_44_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_50_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_55_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_56_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_57_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_58_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_59_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_60_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_63_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/sc1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/sc1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/sc1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/sc1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/sc1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/sc1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_4_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_5_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_6_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_7_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_8_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_9_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_10_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_11_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_12_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_13_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_16_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_20_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_21_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_22_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_23_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_28_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_29_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_30_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_31_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_32_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_44_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_49_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_50_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_51_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_56_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_57_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_58_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_59_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_62_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/sc1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/sc1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_4_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_6_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_11_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_21_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_22_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_23_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_27_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_28_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_29_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_30_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_31_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_32_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_33_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_34_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_35_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_36_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_37_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_38_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_39_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_40_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_41_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_42_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_43_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_44_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_45_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_46_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_47_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_48_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_49_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_50_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_51_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_52_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_53_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_54_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_55_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_56_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_57_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_58_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_59_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_60_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_61_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_62_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_63_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/sc1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/sc1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/sc1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/sc1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/sc1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/sc1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_4_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_5_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_6_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_7_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_13_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_14_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_15_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_16_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_17_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_18_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_19_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_20_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_21_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_22_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_23_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_24_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_25_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_26_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_27_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_28_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_29_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_30_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_31_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_32_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_33_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_34_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_35_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_36_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_37_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_38_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_39_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_40_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_41_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_42_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_43_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_44_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_45_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_46_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_47_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_48_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_49_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_50_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_51_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_52_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_53_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_54_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_55_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_56_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_57_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_58_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_59_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_60_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_61_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_62_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_63_/sc1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/sc1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/sc1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/sc1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/sc1_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/sc1_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/sc1_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/sc1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/sc1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/sc1_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/sc1_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/sc1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/sc1_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/sc1_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p0_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p0_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p0_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p0_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p0_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p1_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p2_68_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p0_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p0_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p0_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I0/p0_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_4_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_4_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_4_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_5_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_5_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_5_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_6_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_6_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_6_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_7_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_7_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_7_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_8_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_8_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_8_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_9_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_9_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_9_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_10_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_10_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_10_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_11_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_11_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_11_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_12_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_12_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_12_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_34_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_34_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_34_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_35_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_35_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_35_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_36_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_36_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_36_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_37_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_37_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_37_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_38_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_38_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_38_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_43_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_43_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_43_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_44_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_44_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_44_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_50_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_50_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_50_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_55_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_55_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_55_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_56_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_56_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_56_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_59_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_59_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_59_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_60_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_60_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_60_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_61_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_61_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_61_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_62_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_62_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_62_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p0_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p0_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p0_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I0/p0_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_4_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_4_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_4_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_8_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_8_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_8_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_9_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_9_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_9_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_10_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_10_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_10_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_11_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_11_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_11_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_12_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_12_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_12_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_13_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_13_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_13_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_14_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_14_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_14_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_15_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_15_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_15_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_16_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_16_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_16_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_17_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_17_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_17_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_18_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_18_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_18_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_19_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_19_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_19_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_20_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_20_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_20_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_21_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_21_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_21_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_22_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_22_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_22_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_23_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_23_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_23_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_24_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_24_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_24_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_25_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_25_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_25_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_26_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_26_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_26_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_27_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_27_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_27_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_28_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_28_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_28_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_29_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_29_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_29_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_30_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_30_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_30_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_31_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_31_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_31_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_32_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_32_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_32_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_33_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_33_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_33_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_34_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_34_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_34_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_35_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_35_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_35_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_36_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_36_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_36_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_37_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_37_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_37_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_38_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_38_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_38_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_39_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_39_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_39_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_40_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_40_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_40_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_41_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_41_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_41_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_42_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_42_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_42_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_43_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_43_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_43_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_44_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_44_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_44_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_45_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_45_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_45_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_46_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_46_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_46_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_47_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_47_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_47_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_48_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_48_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_48_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_49_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_49_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_49_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_50_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_50_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_50_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_51_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_51_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_51_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_52_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_52_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_52_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_53_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_53_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_53_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_54_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_54_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_54_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_55_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_55_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_55_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_56_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_56_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_56_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_57_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_57_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_57_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_58_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_58_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_58_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_59_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_59_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_59_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_60_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_60_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_60_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_61_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_61_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_61_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_62_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_62_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_62_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_63_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_63_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_63_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I1/I2/p2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_6_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_6_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_6_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_7_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_7_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_7_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_12_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_12_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_12_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_13_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_13_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_13_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_14_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_14_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_14_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_15_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_15_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_15_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_16_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_16_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_16_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_17_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_17_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_17_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_20_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_20_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_20_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_27_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_27_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_27_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_28_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_28_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_28_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_29_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_29_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_29_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_30_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_30_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_30_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_31_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_31_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_31_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_32_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_32_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_32_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_33_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_33_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_33_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_34_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_34_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_34_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_35_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_35_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_35_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_36_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_36_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_36_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_37_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_37_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_37_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_38_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_38_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_38_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_39_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_39_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_39_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_40_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_40_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_40_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_41_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_41_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_41_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_42_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_42_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_42_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_43_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_43_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_43_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_44_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_44_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_44_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_50_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_50_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_50_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_55_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_55_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_55_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_56_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_56_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_56_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_57_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_57_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_57_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_58_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_58_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_58_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_59_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_59_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_59_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_60_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_60_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_60_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_63_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_63_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_63_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a1/I2/I2/p2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p0_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p0_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p0_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I0/p0_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_4_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_4_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_4_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_5_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_5_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_5_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_6_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_6_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_6_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_7_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_7_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_7_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_8_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_8_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_8_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_9_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_9_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_9_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_10_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_10_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_10_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_11_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_11_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_11_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_12_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_12_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_12_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_13_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_13_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_13_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_16_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_16_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_16_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_20_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_20_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_20_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_21_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_21_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_21_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_22_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_22_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_22_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_23_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_23_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_23_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_28_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_28_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_28_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_29_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_29_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_29_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_30_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_30_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_30_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_31_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_31_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_31_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_32_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_32_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_32_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_44_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_44_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_44_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_49_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_49_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_49_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_50_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_50_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_50_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_51_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_51_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_51_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_56_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_56_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_56_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_57_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_57_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_57_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_58_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_58_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_58_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_59_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_59_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_59_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_62_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_62_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_62_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p0_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p0_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p0_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I0/p0_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_4_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_4_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_4_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_6_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_6_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_6_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_8_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_9_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_10_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_11_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_11_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_11_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_12_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_13_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_14_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_15_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_16_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_17_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_18_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_19_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_20_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_21_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_21_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_21_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_22_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_22_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_22_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_23_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_23_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_23_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_24_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_25_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_26_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_27_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_27_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_27_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_28_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_28_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_28_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_29_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_29_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_29_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_30_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_30_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_30_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_31_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_31_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_31_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_32_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_32_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_32_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_33_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_33_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_33_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_34_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_34_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_34_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_35_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_35_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_35_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_36_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_36_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_36_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_37_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_37_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_37_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_38_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_38_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_38_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_39_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_39_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_39_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_40_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_40_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_40_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_41_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_41_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_41_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_42_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_42_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_42_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_43_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_43_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_43_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_44_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_44_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_44_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_45_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_45_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_45_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_46_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_46_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_46_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_47_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_47_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_47_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_48_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_48_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_48_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_49_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_49_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_49_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_50_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_50_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_50_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_51_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_51_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_51_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_52_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_52_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_52_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_53_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_53_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_53_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_54_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_54_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_54_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_55_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_55_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_55_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_56_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_56_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_56_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_57_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_57_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_57_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_58_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_58_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_58_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_59_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_59_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_59_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_60_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_60_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_60_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_61_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_61_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_61_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_62_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_62_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_62_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_63_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_63_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_63_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p2_66_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I1/I2/p2_67_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p1_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p0_0_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p0_1_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p0_2_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p1_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I0/p0_3_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_4_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_4_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_4_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_5_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_5_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_5_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_6_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_6_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_6_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_7_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_7_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_7_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_13_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_13_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_13_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_14_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_14_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_14_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_15_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_15_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_15_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_16_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_16_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_16_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_17_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_17_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_17_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_18_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_18_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_18_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_19_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_19_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_19_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_20_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_20_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_20_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_21_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_21_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_21_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_22_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_22_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_22_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_23_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_23_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_23_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_24_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_24_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_24_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_25_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_25_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_25_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_26_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_26_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_26_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_27_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_27_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_27_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_28_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_28_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_28_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_29_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_29_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_29_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_30_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_30_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_30_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_31_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_31_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_31_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_32_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_32_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_32_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_33_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_33_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_33_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_34_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_34_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_34_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_35_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_35_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_35_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_36_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_36_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_36_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_37_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_37_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_37_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_38_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_38_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_38_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_39_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_39_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_39_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_40_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_40_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_40_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_41_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_41_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_41_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_42_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_42_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_42_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_43_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_43_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_43_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_44_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_44_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_44_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_45_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_45_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_45_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_46_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_46_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_46_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_47_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_47_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_47_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_48_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_48_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_48_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_49_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_49_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_49_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_50_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_50_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_50_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_51_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_51_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_51_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_52_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_52_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_52_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_53_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_53_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_53_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_54_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_54_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_54_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_55_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_55_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_55_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_56_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_56_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_56_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_57_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_57_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_57_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_58_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_58_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_58_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_59_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_59_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_59_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_60_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_60_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_60_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_61_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_61_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_61_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_62_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_62_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_62_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_63_/p0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_63_/p1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_63_/p2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p2_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p1_64_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p1_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p2_65_ before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac/ary1_a0/I2/I2/p2_66_ before Pass 1 (OPT-776)
Information: Ungrouping 3535 of 3546 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fpu_add_frac_dp'
Information: In design 'fpu_add_frac_dp', the register 'i_a4stg_rnd_frac_pre1/q_reg[1]' is removed because it is merged to 'i_a4stg_rnd_frac_pre3/q_reg[0]'. (OPT-1215)
Information: In design 'fpu_add_frac_dp', the register 'i_a4stg_rnd_frac_pre1/q_reg[0]' is removed because it is merged to 'i_a4stg_rnd_frac_pre3/q_reg[0]'. (OPT-1215)
 Implement Synthetic for 'fpu_add_frac_dp'.
Information: Added key list 'DesignWare' to design 'fpu_add_frac_dp'. (DDB-72)
Information: The register 'i_a4stg_rnd_frac_pre3/q_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'bw_r_rf16x160'
Information: The register 'wrdata_d1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wrdata_d1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'word_wen_d1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'byte_wen_d1_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'inq_ary_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[5][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[6][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[4][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[7][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[13][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[9][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[14][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[10][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[12][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[8][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[15][4]' will be removed. (OPT-1207)
Information: The register 'inq_ary_reg[11][4]' will be removed. (OPT-1207)
  Processing 'mul64'
Information: The register 'x2c1_dff/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[30]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[29]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[28]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[27]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[26]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[25]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[24]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[23]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[22]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'booth/hld_dff/q_reg[21]' is removed because it is merged to 'booth/hld_dff/q_reg[31]'. (OPT-1215)
Information: In design 'mul64', the register 'x2c2_dff/q_reg[0]' is removed because it is merged to 'a1cot_dff/q_reg[77]'. (OPT-1215)
Information: In design 'mul64', the register 'a0sum_dff/q_reg[81]' is removed because it is merged to 'a1cot_dff/q_reg[77]'. (OPT-1215)
Information: In design 'mul64', the register 'a0cot_dff/q_reg[77]' is removed because it is merged to 'a1cot_dff/q_reg[77]'. (OPT-1215)
Information: In design 'mul64', the register 'a0cot_dff/q_reg[76]' is removed because it is merged to 'a1cot_dff/q_reg[77]'. (OPT-1215)
Information: In design 'mul64', the register 'a2cot_dff/q_reg[0]' is removed because it is merged to 'a1cot_dff/q_reg[77]'. (OPT-1215)
 Implement Synthetic for 'mul64'.
Information: The register 'a1cot_dff/q_reg[77]' is a constant and will be removed. (OPT-1206)
Information: The register 'booth/hld_dff/q_reg[31]' is a constant and will be removed. (OPT-1206)
  Processing 'fpu'
Information: Added key list 'DesignWare' to design 'fpu'. (DDB-72)
Information: The register 'fpu_out/fpu_out_dp/ckbuf_out_dp/clken_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_dp/ckbuf_in_dp/clken_reg' is a constant and will be removed. (OPT-1206)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]'. (OPT-1215)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'mul_array1_0'
  Processing 'fpu_add'
 Implement Synthetic for 'fpu_add'.
Information: Added key list 'DesignWare' to design 'fpu_add'. (DDB-72)
  Processing 'mul_array1_1'
  Processing 'fpu_mul_frac_dp'
Information: In design 'fpu_mul_frac_dp', the register 'i_m5stg_frac_pre2/q_reg[0]' is removed because it is merged to 'i_m5stg_frac_pre4/q_reg[0]'. (OPT-1215)
 Implement Synthetic for 'fpu_mul_frac_dp'.
Information: Added key list 'DesignWare' to design 'fpu_mul_frac_dp'. (DDB-72)
  Processing 'fpu_div_frac_dp'
Information: In design 'fpu_div_frac_dp', the register 'i_div_shl_save/q_reg[53]' is removed because it is merged to 'i_div_shl_save/q_reg[54]'. (OPT-1215)
 Implement Synthetic for 'fpu_div_frac_dp'.
Information: Added key list 'DesignWare' to design 'fpu_div_frac_dp'. (DDB-72)
  Processing 'fpu_mul'
 Implement Synthetic for 'fpu_mul'.
Information: Added key list 'DesignWare' to design 'fpu_mul'. (DDB-72)
  Processing 'fpu_div'
Information: Added key list 'DesignWare' to design 'fpu_div'. (DDB-72)
 Implement Synthetic for 'fpu_div'.

  Updating timing information
Information: The register 'i_fpu_inq_sram/inq_ary_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[5][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[4][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[7][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[6][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'i_fpu_inq_sram/inq_ary_reg[10][3]' will be removed. (OPT-1207)
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Complementing port 'a4stg_shl_cnt[5]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[5]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[4]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[4]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[3]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[3]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[2]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[2]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[1]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[1]_BAR'. (OPT-319)
Information: Complementing port 'a4stg_shl_cnt[0]' in design 'fpu_add_frac_dp'.
	 The new name of the port is 'a4stg_shl_cnt[0]_BAR'. (OPT-319)
Information: The register 'fpu_mul/i_m4stg_frac/booth/out_dff16/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/i_m4stg_frac/psum_dff/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/i_m4stg_frac/pcout_dff/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/i_m4stg_frac/x2c3_dff/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[76]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[54]' is a constant and will be removed. (OPT-1206)
Information: In design 'fpu', the register 'fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg[0]' is removed because it is merged to 'fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[2]' is removed because it is merged to 'fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg[0]' is removed because it is merged to 'fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[2]' is removed because it is merged to 'fpu_div/fpu_div_ctl/i_d5stg_fdivb/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[1]' is removed because it is merged to 'fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg' is removed because it is merged to 'fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[80]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[80]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg' is removed because it is merged to 'fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[59]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[58]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[56]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[55]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[54]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[53]' is removed because it is merged to 'fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[0]' is removed because it is merged to 'fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg[0]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[11]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[5]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[10]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[4]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[9]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[3]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[8]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[2]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[7]' is removed because it is merged to 'fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[1]'. (OPT-1215)
Information: In design 'fpu', the register 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]' is removed because it is merged to 'fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy fpu_mul/i_m4stg_frac 'mul64' #insts = 2680. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'mul_array1_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mul_array1_0'. (DDB-72)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[2]' is a constant and will be removed. (OPT-1206)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:21  102253.8    155.32  216240.0       0.0                           2802258688.0000
    0:03:22  102278.5    121.03  196458.5       0.0                           2802985984.0000
    0:03:22  102278.5    121.03  196458.5       0.0                           2802985984.0000
    0:03:30  102272.1    121.03  196643.5       0.0                           2802619904.0000
    0:03:30  102272.1    120.95  196601.2       0.0                           2802619904.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:52  101961.8    120.94  194093.9       0.0                           2794547712.0000
    0:03:56  101891.2    120.51  192220.4       0.0                           2792398592.0000
    0:04:01  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:01  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:01  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:02  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:02  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:02  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:02  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:02  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:02  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:02  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:03  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:03  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:03  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:03  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:04  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:04  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:04  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:04  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:04  101648.7    120.51  189895.4       0.0                           2792361472.0000
    0:04:06  101704.1     85.26  179374.6       0.0                           2793584128.0000
    0:04:07  101704.1     85.26  179374.6       0.0                           2793584128.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:07  101704.1     85.26  179258.8       0.0                           2793584128.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:04:28  100952.4    330.37  692952.8       0.0 fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]/D 2746477824.0000
    0:04:29  100979.8    320.99  664392.0       0.0                           2747756032.0000
    0:04:31  101002.2    320.81  645793.9       0.0                           2748224512.0000
    0:04:31  101002.2    320.81  645793.9       0.0                           2748224512.0000
    0:04:35  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:35  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:36  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:36  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:36  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:36  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:37  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:37  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:38  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:38  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:38  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:38  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:39  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:39  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:40  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:40  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:40  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:40  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:41  100183.8    320.79  649271.6       0.0                           2738767360.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:44  100183.8    320.79  649271.6       0.0                           2738767360.0000
    0:04:48  100049.1    321.38  653856.6       0.0                           2735598592.0000
    0:04:56  101553.7    137.66  259943.3       0.0                           2780865024.0000
    0:04:57  101516.6    134.35  258062.1       0.0                           2779731968.0000
    0:04:57  101516.6    134.35  258062.1       0.0                           2779731968.0000
    0:05:01  101216.4    134.35  257362.9       0.0                           2778285568.0000
    0:05:08  100884.0    134.35  256018.3       0.0                           2767554304.0000
    0:05:08  100884.0    134.35  256018.3       0.0                           2767554304.0000
    0:05:09  100918.0    132.27  255157.9       0.0                           2767665664.0000
    0:05:09  100918.0    132.27  255157.9       0.0                           2767665664.0000
    0:05:12  100914.0    132.27  255145.0       0.0                           2767628544.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'fpu_add/fpu_add_frac_dp/net61824': 1163 load(s), 1 driver(s)
     Net 'fpu_div/fpu_div_frac_dp/rclk': 1211 load(s), 1 driver(s)
  Loading target library 'saed32sram_ss0p95v25c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#
#
### Below commands report area , cell, qor, resources, and timing information needed to analyze the design.
report_power > reports/synth_power.rpt
report_area > reports/synth_area.rpt
report_cell > reports/synth_cells.rpt
report_qor  > reports/synth_qor.rpt
report_resources > reports/synth_resources.rpt
report_timing -max_paths 100 > reports/synth_timing.rpt
# Dump out the constraints in an SDC file
write_sdc  const/fpu.sdc
1
## Dump out the synthesized database and gate-level-netlist
write -f ddc -hierarchy -output output/fpu.ddc
Writing ddc file 'output/fpu.ddc'.
1
write -hierarchy -format verilog -output  output/fpu.v
Writing verilog file '/home/dm3233@drexel.edu/ecec574/ASICII/dc_synth/output/fpu.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 8 nets to module fpu_mul using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 7 nets to module fpu using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
exit

Thank you...
