## nexys4.xdc - SYENet-Slim ISP (XC7A100T-1CSG324C)
## 100 MHz crystal (E3) -> MMCM -> 50 MHz system clock.

set_property PACKAGE_PIN E3       [get_ports CLK100MHZ]
set_property IOSTANDARD  LVCMOS33 [get_ports CLK100MHZ]
create_clock -period 10.000 -name clk100 [get_ports CLK100MHZ]

set_property PACKAGE_PIN C12      [get_ports CPU_RESETN]
set_property IOSTANDARD  LVCMOS33 [get_ports CPU_RESETN]

set_property PACKAGE_PIN C4       [get_ports UART_TXD_IN]
set_property IOSTANDARD  LVCMOS33 [get_ports UART_TXD_IN]
set_property PACKAGE_PIN D4       [get_ports UART_RXD_OUT]
set_property IOSTANDARD  LVCMOS33 [get_ports UART_RXD_OUT]

set_property PACKAGE_PIN H17 [get_ports {LED[0]}]
set_property PACKAGE_PIN K15 [get_ports {LED[1]}]
set_property PACKAGE_PIN J13 [get_ports {LED[2]}]
set_property PACKAGE_PIN N14 [get_ports {LED[3]}]
set_property PACKAGE_PIN R18 [get_ports {LED[4]}]
set_property PACKAGE_PIN V17 [get_ports {LED[5]}]
set_property PACKAGE_PIN U17 [get_ports {LED[6]}]
set_property PACKAGE_PIN U16 [get_ports {LED[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[*]}]

set_property PACKAGE_PIN J17 [get_ports {AN[0]}]
set_property PACKAGE_PIN J18 [get_ports {AN[1]}]
set_property PACKAGE_PIN T9  [get_ports {AN[2]}]
set_property PACKAGE_PIN J14 [get_ports {AN[3]}]
set_property PACKAGE_PIN P14 [get_ports {AN[4]}]
set_property PACKAGE_PIN T14 [get_ports {AN[5]}]
set_property PACKAGE_PIN K2  [get_ports {AN[6]}]
set_property PACKAGE_PIN U13 [get_ports {AN[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[*]}]

set_property PACKAGE_PIN T10 [get_ports {SEG[0]}]
set_property PACKAGE_PIN R10 [get_ports {SEG[1]}]
set_property PACKAGE_PIN K16 [get_ports {SEG[2]}]
set_property PACKAGE_PIN K13 [get_ports {SEG[3]}]
set_property PACKAGE_PIN P15 [get_ports {SEG[4]}]
set_property PACKAGE_PIN T11 [get_ports {SEG[5]}]
set_property PACKAGE_PIN L18 [get_ports {SEG[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SEG[*]}]
set_property PACKAGE_PIN H15 [get_ports DP]
set_property IOSTANDARD LVCMOS33 [get_ports DP]

## async / output false paths (outputs driven by derived 50 MHz clock)
set_false_path -from [get_ports UART_TXD_IN]
set_false_path -from [get_ports CPU_RESETN]
set_false_path -to   [get_ports {LED[*]}]
set_false_path -to   [get_ports {SEG[*]}]
set_false_path -to   [get_ports {AN[*]}]
set_false_path -to   [get_ports DP]
set_false_path -to   [get_ports UART_RXD_OUT]

set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
