<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="1"><name>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK</name><period>6.25</period><waveform>0 3.125</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK }]</orig_string><macro><type>PIN</type><pattern>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160:CLK</pattern></macro></source><comment/><origin><file>C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_sram/designer/TOP/place_route.sdc</file><line>8</line></origin></clock><clock Id="2"><name>TCK</name><period>33.33</period><waveform>0 16.665</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { TCK }]</orig_string><macro><type>PORT</type><pattern>TCK</pattern></macro></source><comment/><origin><file>C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_sram/designer/TOP/place_route.sdc</file><line>9</line></origin></clock><generated_clock Id="3"><name>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 }]</orig_string><macro><type>PIN</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:OUT0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:REF_CLK_0</pattern></macro></master><mult_factor>5</mult_factor><div_factor>8</div_factor><comment/><edges/><edge_shift/><origin><file>C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_sram/designer/TOP/place_route.sdc</file><line>10</line></origin></generated_clock><false_path Id="4"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0}]</orig_string><macro><type>CLOCK</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_sram/designer/TOP/place_route.sdc</file><line>11</line></origin></false_path><false_path Id="5"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0}]</orig_string><macro><type>CLOCK</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_sram/designer/TOP/place_route.sdc</file><line>12</line></origin></false_path><clock_groups Id="6"><name>async1</name><asynchronous>1</asynchronous><group><type>CLOCK_NAME</type><toolcontext>SDC_USER</toolcontext><orig_string>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</orig_string><macro><type>CLOCK</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</pattern></macro></group><group><type>CLOCK_NAME</type><toolcontext>SDC_USER</toolcontext><orig_string>TCK</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></group><origin><file>C:/Microsemiprj_PF/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_sram/designer/TOP/place_route.sdc</file><line>13</line></origin></clock_groups></Scenario></TCML>