{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 11:06:50 2014 " "Info: Processing started: Thu Aug 14 11:06:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcie_top -c pcie_top_v2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcie_top -c pcie_top_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_708/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Info: Found design unit 1: divider-SYN" {  } { { "INCLUDE/ARINC_708/divider.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/divider.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "INCLUDE/ARINC_708/divider.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/divider.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/wx_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_708/wx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wx_fifo-SYN " "Info: Found design unit 1: wx_fifo-SYN" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wx_fifo " "Info: Found entity 1: wx_fifo" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/rx_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_708/rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Info: Found design unit 1: rx_fifo-SYN" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_fifo " "Info: Found entity 1: rx_fifo" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_708/arinc_708.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_708/arinc_708.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_708-RTL " "Info: Found design unit 1: arinc_708-RTL" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 86 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 arinc_708 " "Info: Found entity 1: arinc_708" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_825/rd_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_825/rd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rd_fifo-SYN " "Info: Found design unit 1: rd_fifo-SYN" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rd_fifo " "Info: Found entity 1: rd_fifo" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_825/wr_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_825/wr_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wr_fifo-SYN " "Info: Found design unit 1: wr_fifo-SYN" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wr_fifo " "Info: Found entity 1: wr_fifo" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/indata_changer/indata_changer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/indata_changer/indata_changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 indata_changer-RTL " "Info: Found design unit 1: indata_changer-RTL" {  } { { "INCLUDE/INDATA_CHANGER/indata_changer.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/INDATA_CHANGER/indata_changer.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 indata_changer " "Info: Found entity 1: indata_changer" {  } { { "INCLUDE/INDATA_CHANGER/indata_changer.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/INDATA_CHANGER/indata_changer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_825/arinc_825.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_825/arinc_825.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_825-RTL " "Info: Found design unit 1: arinc_825-RTL" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 93 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 arinc_825 " "Info: Found entity 1: arinc_825" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_429_rx/arinc_429_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_429_rx/arinc_429_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_429_rx-RTL " "Info: Found design unit 1: arinc_429_rx-RTL" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 arinc_429_rx " "Info: Found entity 1: arinc_429_rx" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "include/arinc_429_tx/arinc_429_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file include/arinc_429_tx/arinc_429_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arinc_429_tx-RTL " "Info: Found design unit 1: arinc_429_tx-RTL" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 arinc_429_tx " "Info: Found entity 1: arinc_429_tx" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_core_serdes.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file pcie_core/pcie_core_serdes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_core_serdes_alt_c3gxb_hcf8-RTL " "Info: Found design unit 1: pcie_core_serdes_alt_c3gxb_hcf8-RTL" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 92 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pcie_core_serdes-RTL " "Info: Found design unit 2: pcie_core_serdes-RTL" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1527 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_serdes_alt_c3gxb_hcf8 " "Info: Found entity 1: pcie_core_serdes_alt_c3gxb_hcf8" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pcie_core_serdes " "Info: Found entity 2: pcie_core_serdes" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1483 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_wrapper/req_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pcie_wrapper/req_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 req_fifo-SYN " "Info: Found design unit 1: req_fifo-SYN" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 req_fifo " "Info: Found entity 1: req_fifo" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_wrapper/prefetch_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pcie_wrapper/prefetch_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prefetch_fifo-SYN " "Info: Found design unit 1: prefetch_fifo-SYN" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prefetch_fifo " "Info: Found entity 1: prefetch_fifo" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_wrapper/pcie_wrapper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pcie_wrapper/pcie_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_wrapper-RTL " "Info: Found design unit 1: pcie_wrapper-RTL" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 86 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pcie_wrapper " "Info: Found entity 1: pcie_wrapper" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/reconfig.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file pcie_core/reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_alt_dprio_v5k-RTL " "Info: Found design unit 1: reconfig_alt_dprio_v5k-RTL" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reconfig_alt_c3gxb_reconfig_1801-RTL " "Info: Found design unit 2: reconfig_alt_c3gxb_reconfig_1801-RTL" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1249 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reconfig-RTL " "Info: Found design unit 3: reconfig-RTL" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1428 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_alt_dprio_v5k " "Info: Found entity 1: reconfig_alt_dprio_v5k" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 reconfig_alt_c3gxb_reconfig_1801 " "Info: Found entity 2: reconfig_alt_c3gxb_reconfig_1801" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1238 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 reconfig " "Info: Found entity 3: reconfig" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_core_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pcie_core/pcie_core_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_core_core-SYN " "Info: Found design unit 1: pcie_core_core-SYN" {  } { { "PCIE_CORE/pcie_core_core.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd" 184 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pcie_core_core " "Info: Found entity 1: pcie_core_core" {  } { { "PCIE_CORE/pcie_core_core.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pcie_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pcie_core/pcie_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_core-europa " "Info: Found design unit 1: pcie_core-europa" {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 146 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pcie_core " "Info: Found entity 1: pcie_core" {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_top.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcie_top.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_top " "Info: Found entity 1: pcie_top" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ram-SYN " "Info: Found design unit 1: test_ram-SYN" {  } { { "test_ram.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/test_ram.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_ram " "Info: Found entity 1: test_ram" {  } { { "test_ram.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/test_ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcie_top " "Info: Elaborating entity \"pcie_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "local_rstn_ext " "Warning: Variable or input pin \"local_rstn_ext\" is defined but never used" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 43 2 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:soft_reset " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:soft_reset\"" {  } { { "pcie_top.tdf" "soft_reset" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 165 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:soft_reset " "Info: Elaborated megafunction instantiation \"lpm_ff:soft_reset\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 165 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:soft_reset " "Info: Instantiated megafunction \"lpm_ff:soft_reset\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 165 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:alive_led_cnt " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:alive_led_cnt\"" {  } { { "pcie_top.tdf" "alive_led_cnt" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 170 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:alive_led_cnt " "Info: Elaborated megafunction instantiation \"lpm_counter:alive_led_cnt\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 170 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:alive_led_cnt " "Info: Instantiated megafunction \"lpm_counter:alive_led_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 170 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_blg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_blg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_blg " "Info: Found entity 1: cntr_blg" {  } { { "db/cntr_blg.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_blg.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_blg lpm_counter:alive_led_cnt\|cntr_blg:auto_generated " "Info: Elaborating entity \"cntr_blg\" for hierarchy \"lpm_counter:alive_led_cnt\|cntr_blg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:reconfig_alive_led_cnt " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:reconfig_alive_led_cnt\"" {  } { { "pcie_top.tdf" "reconfig_alive_led_cnt" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 175 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:reconfig_alive_led_cnt " "Info: Elaborated megafunction instantiation \"lpm_counter:reconfig_alive_led_cnt\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 175 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:reconfig_alive_led_cnt " "Info: Instantiated megafunction \"lpm_counter:reconfig_alive_led_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 27 " "Info: Parameter \"LPM_WIDTH\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 175 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_clg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_clg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_clg " "Info: Found entity 1: cntr_clg" {  } { { "db/cntr_clg.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_clg.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_clg lpm_counter:reconfig_alive_led_cnt\|cntr_clg:auto_generated " "Info: Elaborating entity \"cntr_clg\" for hierarchy \"lpm_counter:reconfig_alive_led_cnt\|cntr_clg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_wrapper pcie_wrapper:pcie_wrapper_inc " "Info: Elaborating entity \"pcie_wrapper\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\"" {  } { { "pcie_top.tdf" "pcie_wrapper_inc" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_st_err0 pcie_wrapper.vhd(100) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(100): object \"rx_st_err0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_st_be0 pcie_wrapper.vhd(114) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(114): object \"rx_st_be0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_st_bardec0 pcie_wrapper.vhd(115) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(115): object \"rx_st_bardec0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_fifo_empty0 pcie_wrapper.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(116): object \"rx_fifo_empty0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_fifo_full0 pcie_wrapper.vhd(117) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(117): object \"rx_fifo_full0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_cred0 pcie_wrapper.vhd(132) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(132): object \"tx_cred0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_full0 pcie_wrapper.vhd(134) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(134): object \"tx_fifo_full0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_rdptr0 pcie_wrapper.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(135): object \"tx_fifo_rdptr0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_wrptr0 pcie_wrapper.vhd(136) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(136): object \"tx_fifo_wrptr0\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_fifo_full pcie_wrapper.vhd(425) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(425): object \"req_fifo_full\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_fifo_usedw pcie_wrapper.vhd(427) " "Warning (10036): Verilog HDL or VHDL warning at pcie_wrapper.vhd(427): object \"req_fifo_usedw\" assigned a value but never read" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "req_fifo pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component " "Info: Elaborating entity \"req_fifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "req_fifo_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "scfifo_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Info: Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 103 " "Info: Parameter \"lpm_width\" = \"103\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_th41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_th41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_th41 " "Info: Found entity 1: scfifo_th41" {  } { { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_th41 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated " "Info: Elaborating entity \"scfifo_th41\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4o41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_4o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4o41 " "Info: Found entity 1: a_dpfifo_4o41" {  } { { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4o41 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo " "Info: Elaborating entity \"a_dpfifo_4o41\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\"" {  } { { "db/scfifo_th41.tdf" "dpfifo" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8e1 " "Info: Found entity 1: altsyncram_v8e1" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8e1 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram " "Info: Elaborating entity \"altsyncram_v8e1\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\"" {  } { { "db/a_dpfifo_4o41.tdf" "FIFOram" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f09 " "Info: Found entity 1: cmpr_f09" {  } { { "db/cmpr_f09.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_f09.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:almost_full_comparer " "Info: Elaborating entity \"cmpr_f09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:almost_full_comparer\"" {  } { { "db/a_dpfifo_4o41.tdf" "almost_full_comparer" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:two_comparison " "Info: Elaborating entity \"cmpr_f09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cmpr_f09:two_comparison\"" {  } { { "db/a_dpfifo_4o41.tdf" "two_comparison" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_srb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_srb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_srb " "Info: Found entity 1: cntr_srb" {  } { { "db/cntr_srb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_srb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_srb pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_srb:rd_ptr_msb " "Info: Elaborating entity \"cntr_srb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_srb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4o41.tdf" "rd_ptr_msb" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9s7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9s7 " "Info: Found entity 1: cntr_9s7" {  } { { "db/cntr_9s7.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_9s7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9s7 pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_9s7:usedw_counter " "Info: Elaborating entity \"cntr_9s7\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_9s7:usedw_counter\"" {  } { { "db/a_dpfifo_4o41.tdf" "usedw_counter" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_trb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_trb " "Info: Found entity 1: cntr_trb" {  } { { "db/cntr_trb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_trb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_trb pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_trb:wr_ptr " "Info: Elaborating entity \"cntr_trb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|cntr_trb:wr_ptr\"" {  } { { "db/a_dpfifo_4o41.tdf" "wr_ptr" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch_fifo pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component " "Info: Elaborating entity \"prefetch_fifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "prefetch_fifo_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1096 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "scfifo_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\"" {  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 15 " "Info: Parameter \"almost_empty_value\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Info: Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Info: Parameter \"lpm_width\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_WRAPPER/prefetch_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/prefetch_fifo.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e671.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_e671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e671 " "Info: Found entity 1: scfifo_e671" {  } { { "db/scfifo_e671.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_e671.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e671 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated " "Info: Elaborating entity \"scfifo_e671\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e341.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_e341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e341 " "Info: Found entity 1: a_dpfifo_e341" {  } { { "db/a_dpfifo_e341.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e341 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo " "Info: Elaborating entity \"a_dpfifo_e341\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\"" {  } { { "db/scfifo_e671.tdf" "dpfifo" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_e671.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2e1 " "Info: Found entity 1: altsyncram_l2e1" {  } { { "db/altsyncram_l2e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_l2e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2e1 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_l2e1:FIFOram " "Info: Elaborating entity \"altsyncram_l2e1\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_l2e1:FIFOram\"" {  } { { "db/a_dpfifo_e341.tdf" "FIFOram" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Info: Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_c09.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:almost_full_comparer " "Info: Elaborating entity \"cmpr_c09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_e341.tdf" "almost_full_comparer" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:three_comparison " "Info: Elaborating entity \"cmpr_c09\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:three_comparison\"" {  } { { "db/a_dpfifo_e341.tdf" "three_comparison" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Info: Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_prb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_prb:rd_ptr_msb " "Info: Elaborating entity \"cntr_prb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_prb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_e341.tdf" "rd_ptr_msb" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Info: Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_6s7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_6s7:usedw_counter " "Info: Elaborating entity \"cntr_6s7\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_e341.tdf" "usedw_counter" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Info: Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_qrb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_qrb:wr_ptr " "Info: Elaborating entity \"cntr_qrb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|prefetch_fifo:prefetch_fifo_component\|scfifo:scfifo_component\|scfifo_e671:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_qrb:wr_ptr\"" {  } { { "db/a_dpfifo_e341.tdf" "wr_ptr" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_e341.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component " "Info: Elaborating entity \"pcie_core\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "pcie_core_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1584 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_clk250_out pcie_core.vhd(382) " "Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(382): used implicit default value for signal \"internal_clk250_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 382 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internal_clk500_out pcie_core.vhd(383) " "Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(383): used implicit default value for signal \"internal_clk500_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 383 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/10.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/10.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_serdes pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes " "Info: Elaborating entity \"pcie_core_serdes\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\"" {  } { { "PCIE_CORE/pcie_core.vhd" "serdes" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 571 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_serdes_alt_c3gxb_hcf8 pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component " "Info: Elaborating entity \"pcie_core_serdes_alt_c3gxb_hcf8\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\"" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "pcie_core_serdes_alt_c3gxb_hcf8_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_patterndetect pcie_core_serdes.vhd(79) " "Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(79): used implicit default value for signal \"rx_patterndetect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_syncstatus pcie_core_serdes.vhd(80) " "Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(80): used implicit default value for signal \"rx_syncstatus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_receive_pcs0_cdrctrlearlyeios pcie_core_serdes.vhd(142) " "Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(142): object \"wire_receive_pcs0_cdrctrlearlyeios\" assigned a value but never read" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_receive_pma0_locktorefout pcie_core_serdes.vhd(162) " "Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(162): object \"wire_receive_pma0_locktorefout\" assigned a value but never read" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_transmit_pcs0_grayelecidleinferselout pcie_core_serdes.vhd(175) " "Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(175): object \"wire_transmit_pcs0_grayelecidleinferselout\" assigned a value but never read" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "refclk_pma pcie_core_serdes.vhd(249) " "Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(249): used implicit default value for signal \"refclk_pma\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 249 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0 " "Info: Elaborating entity \"altpll\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\"" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "pll0" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1052 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0 " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\"" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1052 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0 " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Info: Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Info: Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Info: Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Info: Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Info: Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Info: Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DPA_DIVIDE_BY 2 " "Info: Parameter \"DPA_DIVIDE_BY\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DPA_MULTIPLY_BY 25 " "Info: Parameter \"DPA_MULTIPLY_BY\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Info: Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Info: Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV GX " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV GX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1052 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Info: Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altpll_nn81.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Info: Elaborating entity \"altpll_nn81\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v 1 1 " "Warning: Using design file pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Info: Found entity 1: altpcie_rs_serdes" {  } { { "altpcie_rs_serdes.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes " "Info: Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\"" {  } { { "PCIE_CORE/pcie_core.vhd" "rs_serdes" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 605 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcie_core_core pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper " "Info: Elaborating entity \"pcie_core_core\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\"" {  } { { "PCIE_CORE/pcie_core.vhd" "wrapper" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.vhd" 624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b " "Info: Found entity 1: altpcie_hip_pipen1b" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Info: Found entity 2: alt4gxb_reset_controller" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3089 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Info: Found entity 3: altpcie_txcred_patch" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3333 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_pcie_reconfig_bridge " "Info: Found entity 4: altpcie_pcie_reconfig_bridge" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3765 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst " "Info: Elaborating entity \"altpcie_hip_pipen1b\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\"" {  } { { "PCIE_CORE/pcie_core_core.vhd" "altpcie_hip_pipen1b_inst" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_core.vhd" 751 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcie_core/pci_express_compiler-library/pciexp_dcram.v 56 56 " "Info: Found 56 design units, including 56 entities, in source file pcie_core/pci_express_compiler-library/pciexp_dcram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pciexp_dcram " "Info: Found entity 1: pciexp_dcram" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altpciexpav_app " "Info: Found entity 2: altpciexpav_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altpciexpav_tlbp_app " "Info: Found entity 3: altpciexpav_tlbp_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 536 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altpciexpav_lite_app " "Info: Found entity 4: altpciexpav_lite_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 2184 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altpciexpav_tlbp_intfc " "Info: Found entity 5: altpciexpav_tlbp_intfc" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 2971 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altpciexpav_a2p_addrtrans " "Info: Found entity 6: altpciexpav_a2p_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 3358 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altpciexpav_a2p_fixtrans " "Info: Found entity 7: altpciexpav_a2p_fixtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 3714 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 altpciexpav_a2p_vartrans " "Info: Found entity 8: altpciexpav_a2p_vartrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 3884 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 altpciexpav_fifo " "Info: Found entity 9: altpciexpav_fifo" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 4211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 altpciexpav_clksync " "Info: Found entity 10: altpciexpav_clksync" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 4710 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 altpciexpav_cr_avalon " "Info: Found entity 11: altpciexpav_cr_avalon" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 4913 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 altpciexpav_cr_interrupt " "Info: Found entity 12: altpciexpav_cr_interrupt" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 5215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 altpciexpav_cr_mailbox " "Info: Found entity 13: altpciexpav_cr_mailbox" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 5988 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 altpciexpav_p2a_addrtrans " "Info: Found entity 14: altpciexpav_p2a_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 6207 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 altpciexpav_rxavl_cntrl " "Info: Found entity 15: altpciexpav_rxavl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 6303 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 altpciexpav_rxavl_resp " "Info: Found entity 16: altpciexpav_rxavl_resp" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 6638 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 altpciexpav_rx_cntrl " "Info: Found entity 17: altpciexpav_rx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 7033 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 altpciexpav_tx_cntrl " "Info: Found entity 18: altpciexpav_tx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 7455 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 altpciexpav_txavl_cntrl " "Info: Found entity 19: altpciexpav_txavl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 8171 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 altpciexpav_txresp_cntrl " "Info: Found entity 20: altpciexpav_txresp_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 8876 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 altpciexpav_rxcpl_cntrl " "Info: Found entity 21: altpciexpav_rxcpl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 9300 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 altpciexpav_control_register " "Info: Found entity 22: altpciexpav_control_register" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 9683 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 altpciexpav_rx " "Info: Found entity 23: altpciexpav_rx" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 9897 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 altpciexpav_tx " "Info: Found entity 24: altpciexpav_tx" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 10149 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 altpciexpav_stif_app " "Info: Found entity 25: altpciexpav_stif_app" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 10616 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 altpciexpav_stif_a2p_addrtrans " "Info: Found entity 26: altpciexpav_stif_a2p_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 11192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 altpciexpav_stif_a2p_fixtrans " "Info: Found entity 27: altpciexpav_stif_a2p_fixtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 11592 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 altpciexpav_stif_a2p_vartrans " "Info: Found entity 28: altpciexpav_stif_a2p_vartrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 11762 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 altpciexpav_stif_control_register " "Info: Found entity 29: altpciexpav_stif_control_register" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 12045 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 altpciexpav_stif_cr_avalon " "Info: Found entity 30: altpciexpav_stif_cr_avalon" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 12340 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 altpciexpav_stif_cr_interrupt " "Info: Found entity 31: altpciexpav_stif_cr_interrupt" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 12642 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 altpciexpav_stif_cr_mailbox " "Info: Found entity 32: altpciexpav_stif_cr_mailbox" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13427 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 altpciexpav_stif_p2a_addrtrans " "Info: Found entity 33: altpciexpav_stif_p2a_addrtrans" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13646 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 altpciexpav_stif_reg_fifo " "Info: Found entity 34: altpciexpav_stif_reg_fifo" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13740 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 altpciexpav_stif_rx " "Info: Found entity 35: altpciexpav_stif_rx" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 13839 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 altpciexpav_stif_rx_cntrl " "Info: Found entity 36: altpciexpav_stif_rx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 14207 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 altpciexpav_stif_rx_resp " "Info: Found entity 37: altpciexpav_stif_rx_resp" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 15071 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 altpciexpav_stif_tx " "Info: Found entity 38: altpciexpav_stif_tx" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 15258 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 altpciexpav_stif_tx_cntrl " "Info: Found entity 39: altpciexpav_stif_tx_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 15924 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 altpciexpav_stif_txavl_cntrl " "Info: Found entity 40: altpciexpav_stif_txavl_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 16896 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 altpciexpav_stif_txresp_cntrl " "Info: Found entity 41: altpciexpav_stif_txresp_cntrl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 17610 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 alt2gxb_reset_controller " "Info: Found entity 42: alt2gxb_reset_controller" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18220 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 pciexp125_rxfilter " "Info: Found entity 43: pciexp125_rxfilter" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18495 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 altpcierd_hcab_fifo_lkahd " "Info: Found entity 44: altpcierd_hcab_fifo_lkahd" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18792 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 altpcierd_hcab_fifo " "Info: Found entity 45: altpcierd_hcab_fifo" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 18932 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 altpcierd_hcab_msibridge " "Info: Found entity 46: altpcierd_hcab_msibridge" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19080 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 altpcierd_hcab_npbypassctl " "Info: Found entity 47: altpcierd_hcab_npbypassctl" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19204 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 altpcierd_hcab_rxbridge " "Info: Found entity 48: altpcierd_hcab_rxbridge" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19385 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 altpcierd_hcab_rx " "Info: Found entity 49: altpcierd_hcab_rx" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19657 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 altpcierd_hcab_sideband " "Info: Found entity 50: altpcierd_hcab_sideband" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 19842 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 altpcierd_hcab_txbridge " "Info: Found entity 51: altpcierd_hcab_txbridge" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20013 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 altpcierd_hcab_txbridge_withbypass " "Info: Found entity 52: altpcierd_hcab_txbridge_withbypass" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20321 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 altpcierd_hcab_txcred " "Info: Found entity 53: altpcierd_hcab_txcred" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20448 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 altpcierd_hcab_tx_pktordering " "Info: Found entity 54: altpcierd_hcab_tx_pktordering" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20592 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 altpcierd_hcab_tx " "Info: Found entity 55: altpcierd_hcab_tx" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 20858 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 altpcierd_hcab_top " "Info: Found entity 56: altpcierd_hcab_top" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 21187 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pciexp_dcram pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram " "Info: Elaborating entity \"pciexp_dcram\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\"" {  } { { "altpcie_hip_pipen1b.v" "quartus_compile_ram" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 2505 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\"" {  } { { "pciexp_dcram.v" "altsyncram_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\"" {  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 122 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix GX " "Info: Parameter \"intended_device_family\" = \"Stratix GX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 255 " "Info: Parameter \"width_a\" = \"255\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info: Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 255 " "Info: Parameter \"width_b\" = \"255\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Info: Parameter \"widthad_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Info: Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pciexp_dcram.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/pciexp_dcram.v" 122 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jlh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jlh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jlh1 " "Info: Found entity 1: altsyncram_jlh1" {  } { { "db/altsyncram_jlh1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_jlh1.tdf" 33 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jlh1 pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated " "Info: Elaborating entity \"altsyncram_jlh1\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g0b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g0b " "Info: Found entity 1: decode_g0b" {  } { { "db/decode_g0b.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/decode_g0b.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g0b pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_g0b:decode2 " "Info: Elaborating entity \"decode_g0b\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_g0b:decode2\"" {  } { { "db/altsyncram_jlh1.tdf" "decode2" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_jlh1.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ca.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ca " "Info: Found entity 1: decode_9ca" {  } { { "db/decode_9ca.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/decode_9ca.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9ca pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_9ca:rden_decode_b " "Info: Elaborating entity \"decode_9ca\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|decode_9ca:rden_decode_b\"" {  } { { "db/altsyncram_jlh1.tdf" "rden_decode_b" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_jlh1.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4ub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4ub " "Info: Found entity 1: mux_4ub" {  } { { "db/mux_4ub.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/mux_4ub.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4ub pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|mux_4ub:mux3 " "Info: Elaborating entity \"mux_4ub\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|pciexp_dcram:quartus_compile_ram\|altsyncram:altsyncram_component\|altsyncram_jlh1:auto_generated\|mux_4ub:mux3\"" {  } { { "db/altsyncram_jlh1.tdf" "mux3" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_jlh1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Info: Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "altpcie_hip_pipen1b.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 2525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0 " "Info: Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "altpcie_hip_pipen1b.v" "txcred_patch0" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 3019 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component " "Info: Elaborating entity \"reconfig\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\"" {  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "reconfig_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1704 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_alt_c3gxb_reconfig_1801 pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component " "Info: Elaborating entity \"reconfig_alt_c3gxb_reconfig_1801\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\"" {  } { { "PCIE_CORE/reconfig.vhd" "reconfig_alt_c3gxb_reconfig_1801_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1459 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_c3gxb pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Info: Elaborating entity \"alt_cal_c3gxb\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "PCIE_CORE/reconfig.vhd" "calibration_c3gxb" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1359 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CHANNEL_ADDRESS_WIDTH 0 " "Info: Parameter \"CHANNEL_ADDRESS_WIDTH\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_CHANNELS 1 " "Info: Parameter \"NUMBER_OF_CHANNELS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIM_MODEL_MODE FALSE " "Info: Parameter \"SIM_MODEL_MODE\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal_c3gxb " "Info: Parameter \"lpm_type\" = \"alt_cal_c3gxb\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1359 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_alt_dprio_v5k pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio " "Info: Elaborating entity \"reconfig_alt_dprio_v5k\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\"" {  } { { "PCIE_CORE/reconfig.vhd" "dprio" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1386 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "pre_amble_cmpr" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1174 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info: Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1174 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cgi " "Info: Found entity 1: cmpr_cgi" {  } { { "db/cmpr_cgi.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_cgi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cgi pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_cgi:auto_generated " "Info: Elaborating entity \"cmpr_cgi\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_cgi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "rd_data_output_cmpr" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1185 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info: Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1185 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oji.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_oji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oji " "Info: Found entity 1: cmpr_oji" {  } { { "db/cmpr_oji.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_oji.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oji pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_oji:auto_generated " "Info: Elaborating entity \"cmpr_oji\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_oji:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "state_mc_cmpr" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1196 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info: Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1196 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_26i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_26i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_26i " "Info: Found entity 1: cmpr_26i" {  } { { "db/cmpr_26i.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_26i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_26i pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_26i:auto_generated " "Info: Elaborating entity \"cmpr_26i\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_compare:state_mc_cmpr\|cmpr_26i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "PCIE_CORE/reconfig.vhd" "state_mc_counter" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1207 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Info: Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DEFAULT " "Info: Parameter \"lpm_direction\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Info: Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Info: Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Info: Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1207 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9co.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9co.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9co " "Info: Found entity 1: cntr_9co" {  } { { "db/cntr_9co.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_9co.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9co pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_9co:auto_generated " "Info: Elaborating entity \"cntr_9co\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_counter:state_mc_counter\|cntr_9co:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "PCIE_CORE/reconfig.vhd" "state_mc_decode" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Info: Elaborated megafunction instantiation \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\"" {  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1218 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode " "Info: Instantiated megafunction \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Info: Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Info: Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PCIE_CORE/reconfig.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/reconfig.vhd" 1218 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jrg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_jrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jrg " "Info: Found entity 1: decode_jrg" {  } { { "db/decode_jrg.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/decode_jrg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jrg pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_jrg:auto_generated " "Info: Elaborating entity \"decode_jrg\" for hierarchy \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|reconfig_alt_dprio_v5k:dprio\|lpm_decode:state_mc_decode\|decode_jrg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:read_addr_ff " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:read_addr_ff\"" {  } { { "pcie_top.tdf" "read_addr_ff" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 187 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:read_addr_ff " "Info: Elaborated megafunction instantiation \"lpm_ff:read_addr_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 187 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:read_addr_ff " "Info: Instantiated megafunction \"lpm_ff:read_addr_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Info: Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 187 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:INT_CTRL " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:INT_CTRL\"" {  } { { "pcie_top.tdf" "INT_CTRL" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 197 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:INT_CTRL " "Info: Elaborated megafunction instantiation \"lpm_ff:INT_CTRL\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 197 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:INT_CTRL " "Info: Instantiated megafunction \"lpm_ff:INT_CTRL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 197 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:INT_CTRL_ff " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:INT_CTRL_ff\"" {  } { { "pcie_top.tdf" "INT_CTRL_ff" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 203 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:INT_CTRL_ff " "Info: Elaborated megafunction instantiation \"lpm_ff:INT_CTRL_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 203 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:INT_CTRL_ff " "Info: Instantiated megafunction \"lpm_ff:INT_CTRL_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 203 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:rd_int_event_l_ff " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:rd_int_event_l_ff\"" {  } { { "pcie_top.tdf" "rd_int_event_l_ff" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 211 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:rd_int_event_l_ff " "Info: Elaborated megafunction instantiation \"lpm_ff:rd_int_event_l_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 211 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:rd_int_event_l_ff " "Info: Instantiated megafunction \"lpm_ff:rd_int_event_l_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 211 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:rd_int_event_h_ff " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:rd_int_event_h_ff\"" {  } { { "pcie_top.tdf" "rd_int_event_h_ff" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 217 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:rd_int_event_h_ff " "Info: Elaborated megafunction instantiation \"lpm_ff:rd_int_event_h_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 217 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:rd_int_event_h_ff " "Info: Instantiated megafunction \"lpm_ff:rd_int_event_h_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Info: Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 217 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:version_ff " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:version_ff\"" {  } { { "pcie_top.tdf" "version_ff" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 227 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:version_ff " "Info: Elaborated megafunction instantiation \"lpm_ff:version_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 227 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:version_ff " "Info: Instantiated megafunction \"lpm_ff:version_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 227 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:wr_test_ff\[1\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:wr_test_ff\[1\]\"" {  } { { "pcie_top.tdf" "wr_test_ff\[1\]" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 230 12 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:wr_test_ff\[1\] " "Info: Elaborated megafunction instantiation \"lpm_ff:wr_test_ff\[1\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 230 12 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:wr_test_ff\[1\] " "Info: Instantiated megafunction \"lpm_ff:wr_test_ff\[1\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 230 12 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:rd_test_ff " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:rd_test_ff\"" {  } { { "pcie_top.tdf" "rd_test_ff" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 236 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:rd_test_ff " "Info: Elaborated megafunction instantiation \"lpm_ff:rd_test_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 236 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:rd_test_ff " "Info: Instantiated megafunction \"lpm_ff:rd_test_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 64 " "Info: Parameter \"LPM_WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 236 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_825 arinc_825:arinc_825_inst_a " "Info: Elaborating entity \"arinc_825\" for hierarchy \"arinc_825:arinc_825_inst_a\"" {  } { { "pcie_top.tdf" "arinc_825_inst_a" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 244 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(634) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(634): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(650) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(650): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(653) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(653): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(667) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(667): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indata_changer arinc_825:arinc_825_inst_a\|indata_changer:indata_changer_inst " "Info: Elaborating entity \"indata_changer\" for hierarchy \"arinc_825:arinc_825_inst_a\|indata_changer:indata_changer_inst\"" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "indata_changer_inst" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_fifo arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst " "Info: Elaborating entity \"wr_fifo\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\"" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "wr_fifo_inst" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 106 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Info: Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Info: Parameter \"lpm_width\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 12 " "Info: Parameter \"lpm_widthu_r\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Info: Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_825/wr_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/wr_fifo.vhd" 106 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0kn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0kn1 " "Info: Found entity 1: dcfifo_0kn1" {  } { { "db/dcfifo_0kn1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 50 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0kn1 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated " "Info: Elaborating entity \"dcfifo_0kn1\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_okb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_okb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_okb " "Info: Found entity 1: a_gray2bin_okb" {  } { { "db/a_gray2bin_okb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_gray2bin_okb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_okb arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_gray2bin_okb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_okb\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_gray2bin_okb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0kn1.tdf" "rdptr_g_gray2bin" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m97.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_m97.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m97 " "Info: Found entity 1: a_graycounter_m97" {  } { { "db/a_graycounter_m97.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_m97.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m97 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_m97:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_m97\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_m97:rdptr_g1p\"" {  } { { "db/dcfifo_0kn1.tdf" "rdptr_g1p" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_jnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jnc " "Info: Found entity 1: a_graycounter_jnc" {  } { { "db/a_graycounter_jnc.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_jnc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jnc arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_jnc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_jnc\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|a_graycounter_jnc:wrptr_g1p\"" {  } { { "db/dcfifo_0kn1.tdf" "wrptr_g1p" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8c31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8c31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8c31 " "Info: Found entity 1: altsyncram_8c31" {  } { { "db/altsyncram_8c31.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_8c31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8c31 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|altsyncram_8c31:fifo_ram " "Info: Elaborating entity \"altsyncram_8c31\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|altsyncram_8c31:fifo_ram\"" {  } { { "db/dcfifo_0kn1.tdf" "fifo_ram" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 69 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Info: Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_8d9:rdfull_reg " "Info: Elaborating entity \"dffpipe_8d9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_0kn1.tdf" "rdfull_reg" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_0kn1.tdf" "rs_brp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_0kn1.tdf" "rs_bwp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Info: Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_mc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_0kn1.tdf" "rs_dgwp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 87 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe13" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_mc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\"" {  } { { "db/dcfifo_0kn1.tdf" "ws_dgrp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5a6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5a6 " "Info: Found entity 1: cmpr_5a6" {  } { { "db/cmpr_5a6.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_5a6.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5a6 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_5a6:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_5a6\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_5a6:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0kn1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 92 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4a6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_4a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4a6 " "Info: Found entity 1: cmpr_4a6" {  } { { "db/cmpr_4a6.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_4a6.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4a6 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_4a6\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0kn1.tdf" "rdempty_eq_comp1_msb" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 93 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jb6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_jb6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jb6 " "Info: Found entity 1: cmpr_jb6" {  } { { "db/cmpr_jb6.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cmpr_jb6.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jb6 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_jb6:rdfull_eq_comp " "Info: Elaborating entity \"cmpr_jb6\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cmpr_jb6:rdfull_eq_comp\"" {  } { { "db/dcfifo_0kn1.tdf" "rdfull_eq_comp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_18e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_18e " "Info: Found entity 1: cntr_18e" {  } { { "db/cntr_18e.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_18e.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_18e arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cntr_18e:cntr_b " "Info: Elaborating entity \"cntr_18e\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|cntr_18e:cntr_b\"" {  } { { "db/dcfifo_0kn1.tdf" "cntr_b" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 101 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d68.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_d68.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d68 " "Info: Found entity 1: mux_d68" {  } { { "db/mux_d68.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/mux_d68.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d68 arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_d68\" for hierarchy \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0kn1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 102 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_fifo arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst " "Info: Elaborating entity \"rd_fifo\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\"" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "rd_fifo_inst" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 783 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Info: Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Info: Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Info: Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Info: Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_825/rd_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/rd_fifo.vhd" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jrp1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_jrp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jrp1 " "Info: Found entity 1: dcfifo_jrp1" {  } { { "db/dcfifo_jrp1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jrp1 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated " "Info: Elaborating entity \"dcfifo_jrp1\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_0mb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_0mb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_0mb " "Info: Found entity 1: a_gray2bin_0mb" {  } { { "db/a_gray2bin_0mb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_gray2bin_0mb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_0mb arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_gray2bin_0mb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_0mb\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_gray2bin_0mb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_jrp1.tdf" "wrptr_g_gray2bin" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_va7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_va7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_va7 " "Info: Found entity 1: a_graycounter_va7" {  } { { "db/a_graycounter_va7.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_va7.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_va7 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_va7:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_va7\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_va7:rdptr_g1p\"" {  } { { "db/dcfifo_jrp1.tdf" "rdptr_g1p" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qoc " "Info: Found entity 1: a_graycounter_qoc" {  } { { "db/a_graycounter_qoc.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_qoc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qoc arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_qoc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_qoc\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|a_graycounter_qoc:wrptr_g1p\"" {  } { { "db/dcfifo_jrp1.tdf" "wrptr_g1p" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4c31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4c31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4c31 " "Info: Found entity 1: altsyncram_4c31" {  } { { "db/altsyncram_4c31.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_4c31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4c31 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|altsyncram_4c31:fifo_ram " "Info: Elaborating entity \"altsyncram_4c31\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|altsyncram_4c31:fifo_ram\"" {  } { { "db/dcfifo_jrp1.tdf" "fifo_ram" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Info: Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_jrp1.tdf" "rs_dgwp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\|dffpipe_oe9:dffpipe10 " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\|dffpipe_oe9:dffpipe10\"" {  } { { "db/alt_synch_pipe_d98.tdf" "dffpipe10" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_d98.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Info: Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_jrp1.tdf" "ws_dgrp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\|dffpipe_pe9:dffpipe12 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe12" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_08e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_08e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_08e " "Info: Found entity 1: cntr_08e" {  } { { "db/cntr_08e.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/cntr_08e.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_08e arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|cntr_08e:cntr_b " "Info: Elaborating entity \"cntr_08e\" for hierarchy \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|cntr_08e:cntr_b\"" {  } { { "db/dcfifo_jrp1.tdf" "cntr_b" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_825 arinc_825:arinc_825_inst_b " "Info: Elaborating entity \"arinc_825\" for hierarchy \"arinc_825:arinc_825_inst_b\"" {  } { { "pcie_top.tdf" "arinc_825_inst_b" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 245 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(634) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(634): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(650) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(650): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(653) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(653): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq_div arinc_825.vhd(667) " "Warning (10492): VHDL Process Statement warning at arinc_825.vhd(667): signal \"freq_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_825/arinc_825.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_825/arinc_825.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_0 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_0" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 250 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor " "Info: Elaborating entity \"LPM_XOR\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "parity_xor" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor " "Info: Elaborated megafunction instantiation \"arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 437 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor " "Info: Instantiated megafunction \"arinc_429_tx:arinc_429_tx_inst_0\|LPM_XOR:parity_xor\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 31 " "Info: Parameter \"LPM_SIZE\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 437 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "ARINC_429_wr_fifo" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 458 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo " "Info: Elaborated megafunction instantiation \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\"" {  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 458 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo " "Info: Instantiated megafunction \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 458 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4n81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_4n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4n81 " "Info: Found entity 1: scfifo_4n81" {  } { { "db/scfifo_4n81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_4n81.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4n81 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated " "Info: Elaborating entity \"scfifo_4n81\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ne81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ne81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ne81 " "Info: Found entity 1: a_dpfifo_ne81" {  } { { "db/a_dpfifo_ne81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_ne81.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ne81 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo " "Info: Elaborating entity \"a_dpfifo_ne81\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\"" {  } { { "db/scfifo_4n81.tdf" "dpfifo" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_4n81.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1g1 " "Info: Found entity 1: altsyncram_u1g1" {  } { { "db/altsyncram_u1g1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_u1g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1g1 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|altsyncram_u1g1:FIFOram " "Info: Elaborating entity \"altsyncram_u1g1\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|altsyncram_u1g1:FIFOram\"" {  } { { "db/a_dpfifo_ne81.tdf" "FIFOram" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_ne81.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|cmpr_f09:three_comparison " "Info: Elaborating entity \"cmpr_f09\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_0\|scfifo:ARINC_429_wr_fifo\|scfifo_4n81:auto_generated\|a_dpfifo_ne81:dpfifo\|cmpr_f09:three_comparison\"" {  } { { "db/a_dpfifo_ne81.tdf" "three_comparison" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_ne81.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_1 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_1\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_1" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 251 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_2 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_2\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_2" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 252 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_3 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_3\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_3" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 253 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_4 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_4\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_4" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 254 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_5 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_5\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_5" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 255 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_6 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_6\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_6" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 256 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_7 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_7\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_7" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 257 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_8 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_8\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_8" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 258 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_tx arinc_429_tx:arinc_429_tx_inst_9 " "Info: Elaborating entity \"arinc_429_tx\" for hierarchy \"arinc_429_tx:arinc_429_tx_inst_9\"" {  } { { "pcie_top.tdf" "arinc_429_tx_inst_9" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 259 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_0 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_0" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 261 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\"" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "ARINC_429_rd_fifo" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 813 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo " "Info: Elaborated megafunction instantiation \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\"" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 813 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo " "Info: Instantiated megafunction \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 813 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l481.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_l481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l481 " "Info: Found entity 1: scfifo_l481" {  } { { "db/scfifo_l481.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_l481.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l481 arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated " "Info: Elaborating entity \"scfifo_l481\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8s71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8s71 " "Info: Found entity 1: a_dpfifo_8s71" {  } { { "db/a_dpfifo_8s71.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_8s71.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8s71 arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated\|a_dpfifo_8s71:dpfifo " "Info: Elaborating entity \"a_dpfifo_8s71\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_0\|scfifo:ARINC_429_rd_fifo\|scfifo_l481:auto_generated\|a_dpfifo_8s71:dpfifo\"" {  } { { "db/scfifo_l481.tdf" "dpfifo" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_l481.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_1 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_1\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_1" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 262 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_2 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_2\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_2" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 263 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_3 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_3\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_3" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 264 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_4 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_4\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_4" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 265 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_5 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_5\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_5" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 266 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_6 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_6\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_6" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 267 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_7 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_7\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_7" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 268 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_8 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_8\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_8" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 269 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_9 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_9\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_9" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 270 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_10 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_10\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_10" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 271 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_11 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_11\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_11" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 272 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_12 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_12\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_12" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 273 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_13 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_13\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_13" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 274 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_14 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_14\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_14" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 275 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_15 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_15\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_15" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 276 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_429_rx arinc_429_rx:arinc_429_rx_inst_16 " "Info: Elaborating entity \"arinc_429_rx\" for hierarchy \"arinc_429_rx:arinc_429_rx_inst_16\"" {  } { { "pcie_top.tdf" "arinc_429_rx_inst_16" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 278 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_fifo_full_trg arinc_429_rx.vhd(231) " "Warning (10036): Verilog HDL or VHDL warning at arinc_429_rx.vhd(231): object \"rd_fifo_full_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(843) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(843): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q arinc_429_rx.vhd(845) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(845): signal \"rd_fifo_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_fifo_q_node arinc_429_rx.vhd(847) " "Warning (10492): VHDL Process Statement warning at arinc_429_rx.vhd(847): signal \"rd_fifo_q_node\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:EXT_MUX_LB_CTRL " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:EXT_MUX_LB_CTRL\"" {  } { { "pcie_top.tdf" "EXT_MUX_LB_CTRL" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 281 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:EXT_MUX_LB_CTRL " "Info: Elaborated megafunction instantiation \"lpm_ff:EXT_MUX_LB_CTRL\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 281 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:EXT_MUX_LB_CTRL " "Info: Instantiated megafunction \"lpm_ff:EXT_MUX_LB_CTRL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 281 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:EXT_MUX_LB_CTRL_ff " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:EXT_MUX_LB_CTRL_ff\"" {  } { { "pcie_top.tdf" "EXT_MUX_LB_CTRL_ff" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 283 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:EXT_MUX_LB_CTRL_ff " "Info: Elaborated megafunction instantiation \"lpm_ff:EXT_MUX_LB_CTRL_ff\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 283 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:EXT_MUX_LB_CTRL_ff " "Info: Instantiated megafunction \"lpm_ff:EXT_MUX_LB_CTRL_ff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 283 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:A429_LOOP_SRC_ff\[15\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:A429_LOOP_SRC_ff\[15\]\"" {  } { { "pcie_top.tdf" "A429_LOOP_SRC_ff\[15\]" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 288 18 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:A429_LOOP_SRC_ff\[15\] " "Info: Elaborated megafunction instantiation \"lpm_ff:A429_LOOP_SRC_ff\[15\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 288 18 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:A429_LOOP_SRC_ff\[15\] " "Info: Instantiated megafunction \"lpm_ff:A429_LOOP_SRC_ff\[15\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 288 18 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:A429_LOOP_data_ff\[15\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:A429_LOOP_data_ff\[15\]\"" {  } { { "pcie_top.tdf" "A429_LOOP_data_ff\[15\]" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 295 19 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:A429_LOOP_data_ff\[15\] " "Info: Elaborated megafunction instantiation \"lpm_ff:A429_LOOP_data_ff\[15\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 295 19 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:A429_LOOP_data_ff\[15\] " "Info: Instantiated megafunction \"lpm_ff:A429_LOOP_data_ff\[15\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 295 19 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux:tx_to_rx_mux\[15\] " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux:tx_to_rx_mux\[15\]\"" {  } { { "pcie_top.tdf" "tx_to_rx_mux\[15\]" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 300 14 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:tx_to_rx_mux\[15\] " "Info: Elaborated megafunction instantiation \"lpm_mux:tx_to_rx_mux\[15\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 300 14 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:tx_to_rx_mux\[15\] " "Info: Instantiated megafunction \"lpm_mux:tx_to_rx_mux\[15\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 10 " "Info: Parameter \"LPM_SIZE\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 300 14 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ecf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ecf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ecf " "Info: Found entity 1: mux_ecf" {  } { { "db/mux_ecf.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/mux_ecf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ecf lpm_mux:tx_to_rx_mux\[15\]\|mux_ecf:auto_generated " "Info: Elaborating entity \"mux_ecf\" for hierarchy \"lpm_mux:tx_to_rx_mux\[15\]\|mux_ecf:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_708 arinc_708:arinc_708_inst_a " "Info: Elaborating entity \"arinc_708\" for hierarchy \"arinc_708:arinc_708_inst_a\"" {  } { { "pcie_top.tdf" "arinc_708_inst_a" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 312 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ena_node arinc_708.vhd(98) " "Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(98): object \"int_ena_node\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_fifo_empty_trg arinc_708.vhd(163) " "Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(163): object \"tx_data_fifo_empty_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_fifo_full arinc_708.vhd(166) " "Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(166): object \"rx_data_fifo_full\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wx_fifo arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component " "Info: Elaborating entity \"wx_fifo\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\"" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "write_fifo_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 544 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Info: Parameter \"lpm_width\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Info: Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Info: Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_708/wx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/wx_fifo.vhd" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lqk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_lqk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lqk1 " "Info: Found entity 1: dcfifo_lqk1" {  } { { "db/dcfifo_lqk1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_lqk1.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lqk1 arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated " "Info: Elaborating entity \"dcfifo_lqk1\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Info: Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_lqk1.tdf" "rs_dgwp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_lqk1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe3" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fifo arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component " "Info: Elaborating entity \"rx_fifo\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\"" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "read_fifo_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 1337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "dcfifo_mixed_widths_component" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Elaborated megafunction instantiation \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 106 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Info: Instantiated megafunction \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Info: Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Info: Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Info: Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_708/rx_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/rx_fifo.vhd" 106 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tmn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_tmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tmn1 " "Info: Found entity 1: dcfifo_tmn1" {  } { { "db/dcfifo_tmn1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_tmn1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tmn1 arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated " "Info: Elaborating entity \"dcfifo_tmn1\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_tmn1.tdf" "ws_dgrp" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_tmn1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_re9:dffpipe3 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_re9:dffpipe3\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe3" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arinc_708 arinc_708:arinc_708_inst_b " "Info: Elaborating entity \"arinc_708\" for hierarchy \"arinc_708:arinc_708_inst_b\"" {  } { { "pcie_top.tdf" "arinc_708_inst_b" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 313 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ena_node arinc_708.vhd(98) " "Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(98): object \"int_ena_node\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_fifo_empty_trg arinc_708.vhd(163) " "Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(163): object \"tx_data_fifo_empty_trg\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_fifo_full arinc_708.vhd(166) " "Warning (10036): Verilog HDL or VHDL warning at arinc_708.vhd(166): object \"rx_data_fifo_full\" assigned a value but never read" {  } { { "INCLUDE/ARINC_708/arinc_708.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_708/arinc_708.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff:A708_LOOP_data_ff\[1\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff:A708_LOOP_data_ff\[1\]\"" {  } { { "pcie_top.tdf" "A708_LOOP_data_ff\[1\]" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 323 19 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff:A708_LOOP_data_ff\[1\] " "Info: Elaborated megafunction instantiation \"lpm_ff:A708_LOOP_data_ff\[1\]\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 323 19 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff:A708_LOOP_data_ff\[1\] " "Info: Instantiated megafunction \"lpm_ff:A708_LOOP_data_ff\[1\]\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 323 19 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_SMP_FLIPPED_BIT" "1 \|pcie_top\|pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|serdes_rst_state " "Warning: Flipped 1 bits in user-encoded state machine \|pcie_top\|pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|serdes_rst_state" {  } {  } 0 0 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[102\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3303 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[101\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3271 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[100\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3239 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[99\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3207 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[98\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3175 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[97\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3143 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[96\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3111 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[95\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3079 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[94\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3047 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[93\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 3015 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[92\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2983 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[91\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2951 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[90\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2919 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[89\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2887 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[88\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2855 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[87\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2823 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[86\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2791 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[85\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2759 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[84\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2727 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[83\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2695 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[82\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2663 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[81\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2631 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[80\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2599 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[79\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2567 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[78\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2535 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[77\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2503 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[76\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2471 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[75\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2439 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[74\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2407 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[73\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2375 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[72\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2343 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[71\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2311 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[70\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2279 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[69\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2247 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[68\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2215 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[67\] " "Warning (14320): Synthesized away node \"pcie_wrapper:pcie_wrapper_inc\|req_fifo:req_fifo_component\|scfifo:scfifo_component\|scfifo_th41:auto_generated\|a_dpfifo_4o41:dpfifo\|altsyncram_v8e1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_v8e1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altsyncram_v8e1.tdf" 2183 2 0 } } { "db/a_dpfifo_4o41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_dpfifo_4o41.tdf" 46 2 0 } } { "db/scfifo_th41.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/scfifo_th41.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "PCIE_WRAPPER/req_fifo.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/req_fifo.vhd" 99 0 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 1034 0 0 } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 181 2 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/dcfifo_lqk1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_lqk1.tdf" 67 2 0 } } { "db/dcfifo_lqk1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_lqk1.tdf" 71 2 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 180 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v" 73 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v" 190 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v" 62 -1 0 } } { "db/dcfifo_0kn1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 71 2 0 } } { "db/dcfifo_0kn1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_0kn1.tdf" 75 2 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 174 -1 0 } } { "altpcie_rs_serdes.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v" 121 -1 0 } } { "db/a_graycounter_jnc.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_jnc.tdf" 32 2 0 } } { "altpcie_rs_serdes.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v" 75 -1 0 } } { "db/a_graycounter_jnc.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_jnc.tdf" 44 2 0 } } { "db/a_graycounter_m97.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_m97.tdf" 37 2 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 150 -1 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 151 -1 0 } } { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 152 -1 0 } } { "db/dcfifo_jrp1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 68 2 0 } } { "db/dcfifo_jrp1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_jrp1.tdf" 72 2 0 } } { "db/a_graycounter_va7.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_va7.tdf" 32 2 0 } } { "db/dcfifo_tmn1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_tmn1.tdf" 66 2 0 } } { "db/dcfifo_tmn1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/dcfifo_tmn1.tdf" 70 2 0 } } { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 697 -1 0 } } { "db/a_graycounter_va7.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_va7.tdf" 45 2 0 } } { "db/a_graycounter_qoc.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/a_graycounter_qoc.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "214 214 " "Info: 214 registers lost all their fanouts during netlist optimizations. The first 214 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|avs_pcie_reconfig_readdatavalid " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|avs_pcie_reconfig_readdatavalid\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[2\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[3\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[4\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[5\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[6\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[7\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_pll_locked_sync_r\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[0\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[0\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[0\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[2\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[2\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[2\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[3\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[3\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[3\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[4\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[4\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[4\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[5\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[5\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[5\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[6\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[6\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[6\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[7\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[7\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[7\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_rrr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|sd_state\[0\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|sd_state\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rxanalogreset_r " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rxanalogreset_r\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[7\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[6\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[5\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[4\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[3\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[2\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[0\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[7\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[6\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[5\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[4\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[3\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[2\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[0\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_strb1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[19\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[18\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[17\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[16\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[15\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[14\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[13\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[12\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[11\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[10\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[9\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[8\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[7\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[6\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[5\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[4\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[3\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[2\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[0\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|rx_sd_idl_cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|sd_state\[1\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|altpcie_rs_serdes:rs_serdes\|sd_state\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_b\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\] " "Info: Register \"arinc_708:arinc_708_inst_b\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_b\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\] " "Info: Register \"arinc_708:arinc_708_inst_b\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_b\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\] " "Info: Register \"arinc_708:arinc_708_inst_b\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_b\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\] " "Info: Register \"arinc_708:arinc_708_inst_b\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\] " "Info: Register \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\] " "Info: Register \"arinc_708:arinc_708_inst_a\|rx_fifo:read_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_tmn1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\] " "Info: Register \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\] " "Info: Register \"arinc_708:arinc_708_inst_a\|wx_fifo:write_fifo_component\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lqk1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_b\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\] " "Info: Register \"arinc_825:arinc_825_inst_b\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_b\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\] " "Info: Register \"arinc_825:arinc_825_inst_b\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_b\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\] " "Info: Register \"arinc_825:arinc_825_inst_b\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_b\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\] " "Info: Register \"arinc_825:arinc_825_inst_b\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\] " "Info: Register \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\] " "Info: Register \"arinc_825:arinc_825_inst_a\|rd_fifo:rd_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_jrp1:auto_generated\|dffpipe_oe9:ws_brp\|dffe11a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\] " "Info: Register \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\] " "Info: Register \"arinc_825:arinc_825_inst_a\|wr_fifo:wr_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0kn1:auto_generated\|dffpipe_qe9:rs_brp\|dffe11a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|ret_state~3 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|ret_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|ret_state~4 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|ret_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|ret_state~5 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|ret_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~8 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~9 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~10 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~11 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|reconfig:reconfig_component\|reconfig_alt_c3gxb_reconfig_1801:reconfig_alt_c3gxb_reconfig_1801_component\|alt_cal_c3gxb:calibration_c3gxb\|state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|mdio_cycle~5 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|mdio_cycle~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|mdio_cycle~6 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|mdio_cycle~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~4 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~5 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~6 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~7 " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CHECK_ADDR_ST " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CHECK_ADDR_ST\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CLEAR_WAITREQ_ST " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CLEAR_WAITREQ_ST\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CTRL_WR_ST " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CTRL_WR_ST\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CTRL_RD_ST " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.CTRL_RD_ST\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.ERR_ST " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.ERR_ST\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.MDIO_FRAME_ST " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\|cstate.MDIO_FRAME_ST\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[63\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[62\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[61\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[60\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[59\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[58\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[57\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[56\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[55\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[54\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[53\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[52\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[51\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[50\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[49\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[48\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[47\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[46\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[45\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[44\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[43\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[42\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[41\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[40\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[39\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[38\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[37\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[36\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[35\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[34\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[33\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[32\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[31\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[30\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[29\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[28\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|req_addr_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[28\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[29\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[30\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[31\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[32\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[33\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[34\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[35\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[36\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[37\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[38\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[39\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[40\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[41\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[42\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[43\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[44\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[45\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[46\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[47\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[48\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[49\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[50\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[51\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[52\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[53\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[54\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[55\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[56\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[57\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[58\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[59\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[60\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[61\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[62\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[63\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|write_addr_reg\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[28\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[29\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[30\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[31\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[32\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[33\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[34\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[35\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[36\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[37\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[38\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[39\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[40\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[41\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[42\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[43\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[44\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[45\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[46\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[47\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[48\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[49\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[50\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[51\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[52\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[53\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[54\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[55\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[56\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[57\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[58\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[59\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[60\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[61\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[62\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[63\] " "Info: Register \"pcie_wrapper:pcie_wrapper_inc\|read_addr_count\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0 " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0 " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0 " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0 " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 " "Info: Adding node \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "11 " "Info: Design contains 11 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[0\] " "Info: Pin \"lane_active_led\[0\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[1\] " "Info: Pin \"lane_active_led\[1\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[2\] " "Info: Pin \"lane_active_led\[2\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[3\] " "Info: Pin \"lane_active_led\[3\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[4\] " "Info: Pin \"lane_active_led\[4\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[5\] " "Info: Pin \"lane_active_led\[5\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[6\] " "Info: Pin \"lane_active_led\[6\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "lane_active_led\[7\] " "Info: Pin \"lane_active_led\[7\]\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 54 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "reconfig_alive_led " "Info: Pin \"reconfig_alive_led\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 369 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pll_lock " "Info: Pin \"pll_lock\" is virtual output pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 417 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pclk_in " "Info: Pin \"pclk_in\" is virtual input pin" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 61 0 0 } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "96 " "Warning: Ignored 96 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[5\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[7\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[21\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[1\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[21\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[23\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[0\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[2\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[16\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[16\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[18\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "valid_indata_out " "Warning: Ignored Virtual Pin assignment to \"valid_indata_out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[11\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[11\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[13\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_sclr_out " "Warning: Ignored Virtual Pin assignment to \"tx_sclr_out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[27\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[29\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wren_0_out " "Warning: Ignored Virtual Pin assignment to \"wren_0_out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[6\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "lane_active_led " "Warning: Ignored Virtual Pin assignment to \"lane_active_led\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[8\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[22\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[2\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[22\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[24\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[1\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[3\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[17\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[17\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[19\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wren_1_out " "Warning: Ignored Virtual Pin assignment to \"wren_1_out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[12\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[12\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[14\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[28\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[30\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[7\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[7\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[7\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[9\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[23\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[3\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[23\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[23\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[25\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[2\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[2\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[4\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[18\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[18\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[18\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[20\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[13\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[13\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[13\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[15\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[29\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[29\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[31\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[8\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[8\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[8\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[10\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[24\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[24\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[4\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[26\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[3\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[3\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[5\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[19\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[19\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[19\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[21\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[21\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[0\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[14\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[14\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[14\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[16\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[16\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[30\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[30\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[9\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[9\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[9\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[11\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[11\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[25\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[25\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[5\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[5\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[27\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[27\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[4\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[4\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[6\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[20\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[0\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[0\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[20\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[20\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[22\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[22\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[1\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[1\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[15\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[15\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[15\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[17\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[17\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[31\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[31\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[10\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out\[10\] " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\[10\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[12\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[12\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[26\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[26\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_1_out\[6\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_1_out\[6\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_adr_out " "Warning: Ignored Virtual Pin assignment to \"rd_adr_out\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "tx_dt_ram_0_out\[28\] " "Warning: Ignored Virtual Pin assignment to \"tx_dt_ram_0_out\[28\]\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "local_rstn_ext " "Warning (15610): No output dependent on input pin \"local_rstn_ext\"" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28366 " "Info: Implemented 28366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Info: Implemented 53 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "27194 " "Info: Implemented 27194 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "1059 " "Info: Implemented 1059 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 243 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 243 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Info: Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 14 11:09:43 2014 " "Info: Processing ended: Thu Aug 14 11:09:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Info: Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Info: Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 11:09:45 2014 " "Info: Processing started: Thu Aug 14 11:09:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pcie_top -c pcie_top_v2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pcie_top -c pcie_top_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pcie_top_v2 EP4CGX110CF23I7 " "Info: Selected device EP4CGX110CF23I7 for design \"pcie_top_v2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Info: Device EP4CGX75CF23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Info: Device EP4CGX75CF23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Info: Device EP4CGX50CF23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23I7 " "Info: Device EP4CGX50CF23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23C7 " "Info: Device EP4CGX30CF23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Info: Device EP4CGX30CF23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Info: Device EP4CGX150CF23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Info: Device EP4CGX150CF23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Info: Device EP4CGX110CF23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 78862 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 78864 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Info: Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 78866 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 78868 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Warning: Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out0 tx_out0(n) " "Warning: Pin \"tx_out0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out0(n)\"" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { tx_out0 } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_out0" } { 0 "tx_out0(n)" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 409 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_out0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 768 5147 6155 0} { 0 { 0 ""} 0 814 5147 6155 0}  }  } } { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { tx_out0(n) } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_out0(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "refclk refclk(n) " "Warning: Pin \"refclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"refclk(n)\"" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { refclk } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "refclk" } { 0 "refclk(n)" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 45 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { refclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 760 5147 6155 0} { 0 { 0 ""} 0 812 5147 6155 0}  }  } } { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { refclk(n) } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { refclk(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in0 rx_in0(n) " "Warning: Pin \"rx_in0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in0(n)\"" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { rx_in0 } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx_in0" } { 0 "rx_in0(n)" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 46 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 761 5147 6155 0} { 0 { 0 ""} 0 813 5147 6155 0}  }  } } { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { rx_in0(n) } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_in0(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 105 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 105 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "local_rstn_ext " "Info: Pin local_rstn_ext not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { local_rstn_ext } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "local_rstn_ext" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 43 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { local_rstn_ext } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 758 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alive_led " "Info: Pin alive_led not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { alive_led } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "alive_led" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 360 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alive_led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 764 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_led " "Info: Pin comp_led not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { comp_led } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "comp_led" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 375 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 765 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 125.0 MHz " "Info: Input frequency of fixedclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 0 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Info: Clock input frequency of GXB Calibration block atom \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 19754 5147 6155 0}  }  } }  } 0 0 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Info: Input frequency of dpclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17373 5147 6155 0}  }  } }  } 0 0 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "Info: GXB Quad Optimizer operation is complete" {  } {  } 0 0 "GXB Quad Optimizer operation is complete" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Info: Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "Info: QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip " "Info: PCIEHIP_X0_Y16_N5            pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 1935 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17175 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 " "Info: CALIBRATIONBLOCK_X0_Y1_N5    pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 19754 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "Info: PLL_1                        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "Info: PLL_5                        pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altpll_nn81.tdf" 35 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17300 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "Info: PLL_6                        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Info: Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 " "Info: CMU_X0_Y28_N6                pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17373 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Info: Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                       rx_in0 " "Info: PIN_Y2                       rx_in0" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { rx_in0 } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx_in0" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 46 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 761 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                       rx_in0~input " "Info: PIN_Y2                       rx_in0~input" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 46 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_in0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 78519 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0 " "Info: RXPMA_X0_Y16_N6              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1302 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|rx_pma_clockout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 18968 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0 " "Info: RXPCS_X0_Y16_N8              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1171 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 25744 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0 " "Info: TXPCS_X0_Y16_N9              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1360 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|tx_clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17371 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0 " "Info: TXPMA_X0_Y16_N7              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1424 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 25950 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                       tx_out0 " "Info: PIN_V2                       tx_out0" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { tx_out0 } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_out0" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 409 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_out0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 768 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                       tx_out0~output " "Info: PIN_V2                       tx_out0~output" {  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 409 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_out0~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 78464 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Info: Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "Info: PIN_T2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "Info: PIN_T2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "Info: RXPMA_X0_Y22_N6              " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "Info: RXPCS_X0_Y22_N8              " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "Info: TXPCS_X0_Y22_N9              " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "Info: TXPMA_X0_Y22_N7              " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "Info: PIN_P2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "Info: PIN_P2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 125.0 MHz " "Info: Input frequency of fixedclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 0 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Info: Clock input frequency of GXB Calibration block atom \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 19754 5147 6155 0}  }  } }  } 0 0 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Info: Input frequency of dpclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17373 5147 6155 0}  }  } }  } 0 0 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Info: Implemented PLL \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Info: Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altpll_nn81.tdf" 28 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altpll_nn81.tdf" 28 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altpll_nn81.tdf" 28 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_nn81.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/db/altpll_nn81.tdf" 35 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0kn1 " "Info: Entity dcfifo_0kn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jrp1 " "Info: Entity dcfifo_jrp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lqk1 " "Info: Entity dcfifo_lqk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tmn1 " "Info: Entity dcfifo_tmn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "PCIE_CORE/pcie_core.sdc " "Info: Reading SDC File: 'PCIE_CORE/pcie_core.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 5 *hssi_pcie_hip\|testin\[*\] pin " "Warning: Ignored filter at pcie_core.sdc(5): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 5 Argument <to> is an empty collection " "Warning: Ignored set_false_path at pcie_core.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "Info: set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 7 *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at pcie_core.sdc(7): *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 7 Argument <to> is not an object ID " "Warning: Ignored set_false_path at pcie_core.sdc(7): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "Info: set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 27 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Warning: Ignored filter at pcie_core.sdc(27): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 27 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup " "Info: set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 31 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Warning: Ignored filter at pcie_core.sdc(31): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 31 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup " "Info: set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 32 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Warning: Ignored filter at pcie_core.sdc(32): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 32 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\] " "Info: set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\]" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 33 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "Info: set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "pcie_top.sdc " "Info: Reading SDC File: 'pcie_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_16\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_16\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_0\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_0\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_1\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_1\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_2\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_2\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_3\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_3\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_4\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_4\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_5\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_5\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_6\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_6\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_7\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_7\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_12\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_12\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_13\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_13\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_15\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_15\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_14\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_14\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_8\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_8\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_9\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_9\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_10\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_10\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_11\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_11\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLE_DPRIO_IN " "Info: From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLE_DPRIO_IN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Info: Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[12\] " "Info: From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[12\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK " "Info: From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Info: Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "Info:    0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Info:    4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "Info:    4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Info:    0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout " "Info:    4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout " "Info:    4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout " "Info:    4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "Info:    8.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 reconfig_clk " "Info:   20.000 reconfig_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "Info:   10.000       refclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Info: Automatically promoted node pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 1935 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17175 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reconfig_clk~input (placed in PIN A9 (CLKIO8, DIFFCLK_5n)) " "Info: Automatically promoted node reconfig_clk~input (placed in PIN A9 (CLKIO8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G22 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G22" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_fixedclk\[0\] " "Info: Destination node pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_fixedclk\[0\]" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 110 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|wire_cent_unit0_fixedclk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17367 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 48 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reconfig_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 78518 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_0\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_0\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~51 " "Info: Destination node _~51" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39626 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~94 " "Info: Destination node _~94" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~94 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39683 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~137 " "Info: Destination node _~137" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~137 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39726 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~179 " "Info: Destination node _~179" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~179 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39768 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~222 " "Info: Destination node _~222" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~222 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39811 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~264 " "Info: Destination node _~264" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~264 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39853 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~306 " "Info: Destination node _~306" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~306 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39895 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~348 " "Info: Destination node _~348" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~348 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39937 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~628 " "Info: Destination node _~628" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~628 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40217 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~659 " "Info: Destination node _~659" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~659 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40248 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_0|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 12667 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_10\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_10\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~63 " "Info: Destination node _~63" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39638 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~106 " "Info: Destination node _~106" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~106 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39695 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~149 " "Info: Destination node _~149" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~149 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39738 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~191 " "Info: Destination node _~191" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~191 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39780 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~234 " "Info: Destination node _~234" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~234 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39823 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~276 " "Info: Destination node _~276" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~276 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39865 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~318 " "Info: Destination node _~318" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~318 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39907 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~360 " "Info: Destination node _~360" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~360 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39949 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~640 " "Info: Destination node _~640" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~640 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40229 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~671 " "Info: Destination node _~671" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~671 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40260 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_10|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 10461 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_11\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_11\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~64 " "Info: Destination node _~64" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39639 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~107 " "Info: Destination node _~107" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~107 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39696 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~150 " "Info: Destination node _~150" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~150 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39739 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~192 " "Info: Destination node _~192" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~192 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39781 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~235 " "Info: Destination node _~235" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~235 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39824 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~277 " "Info: Destination node _~277" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~277 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39866 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~319 " "Info: Destination node _~319" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~319 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39908 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~361 " "Info: Destination node _~361" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~361 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39950 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~641 " "Info: Destination node _~641" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~641 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40230 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~672 " "Info: Destination node _~672" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~672 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40261 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_11|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 10244 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_12\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_12\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~66 " "Info: Destination node _~66" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~66 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39641 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~109 " "Info: Destination node _~109" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~109 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39698 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~152 " "Info: Destination node _~152" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~152 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39741 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~194 " "Info: Destination node _~194" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~194 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39783 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~237 " "Info: Destination node _~237" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~237 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39826 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~279 " "Info: Destination node _~279" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~279 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39868 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~321 " "Info: Destination node _~321" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~321 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39910 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~363 " "Info: Destination node _~363" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~363 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39952 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~643 " "Info: Destination node _~643" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~643 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40232 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~674 " "Info: Destination node _~674" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~674 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40263 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_12|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 10027 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_13\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_13\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~67 " "Info: Destination node _~67" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~67 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39642 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~110 " "Info: Destination node _~110" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39699 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~153 " "Info: Destination node _~153" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~153 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39742 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~195 " "Info: Destination node _~195" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~195 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39784 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~238 " "Info: Destination node _~238" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~238 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39827 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~280 " "Info: Destination node _~280" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~280 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39869 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~322 " "Info: Destination node _~322" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~322 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39911 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~364 " "Info: Destination node _~364" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~364 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39953 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~644 " "Info: Destination node _~644" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~644 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40233 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~675 " "Info: Destination node _~675" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~675 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40264 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_13|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 9810 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_14\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_14\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~68 " "Info: Destination node _~68" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~68 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39643 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~111 " "Info: Destination node _~111" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~111 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39700 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~154 " "Info: Destination node _~154" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~154 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39743 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~196 " "Info: Destination node _~196" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~196 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39785 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~239 " "Info: Destination node _~239" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~239 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39828 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~281 " "Info: Destination node _~281" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~281 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39870 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~323 " "Info: Destination node _~323" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~323 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39912 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~365 " "Info: Destination node _~365" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~365 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39954 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~645 " "Info: Destination node _~645" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~645 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40234 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~676 " "Info: Destination node _~676" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~676 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40265 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_14|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 9593 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_15\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_15\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~69 " "Info: Destination node _~69" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39644 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~112 " "Info: Destination node _~112" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~112 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39701 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~155 " "Info: Destination node _~155" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~155 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39744 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~197 " "Info: Destination node _~197" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~197 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39786 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~240 " "Info: Destination node _~240" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~240 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39829 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~282 " "Info: Destination node _~282" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~282 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39871 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~324 " "Info: Destination node _~324" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~324 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39913 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~366 " "Info: Destination node _~366" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~366 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39955 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~646 " "Info: Destination node _~646" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~646 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40235 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~677 " "Info: Destination node _~677" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~677 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40266 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_15|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 9376 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_16\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_16\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~72 " "Info: Destination node _~72" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39647 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~115 " "Info: Destination node _~115" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~115 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39704 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~158 " "Info: Destination node _~158" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~158 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39747 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~200 " "Info: Destination node _~200" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~200 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39789 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~243 " "Info: Destination node _~243" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~243 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39832 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~285 " "Info: Destination node _~285" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~285 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39874 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~327 " "Info: Destination node _~327" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~327 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39916 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~369 " "Info: Destination node _~369" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~369 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39958 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~649 " "Info: Destination node _~649" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~649 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40238 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~680 " "Info: Destination node _~680" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~680 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40269 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_16|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 9159 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_1\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_1\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~52 " "Info: Destination node _~52" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39627 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~95 " "Info: Destination node _~95" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~95 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39684 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~138 " "Info: Destination node _~138" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~138 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39727 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~180 " "Info: Destination node _~180" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~180 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39769 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~223 " "Info: Destination node _~223" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~223 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39812 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~265 " "Info: Destination node _~265" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~265 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39854 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~307 " "Info: Destination node _~307" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~307 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39896 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~349 " "Info: Destination node _~349" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~349 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39938 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~629 " "Info: Destination node _~629" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~629 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40218 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~660 " "Info: Destination node _~660" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~660 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40249 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_1|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 12416 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_2\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_2\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~53 " "Info: Destination node _~53" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39628 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~96 " "Info: Destination node _~96" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~96 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39685 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~139 " "Info: Destination node _~139" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~139 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39728 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~181 " "Info: Destination node _~181" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~181 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39770 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~224 " "Info: Destination node _~224" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~224 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39813 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~266 " "Info: Destination node _~266" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~266 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39855 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~308 " "Info: Destination node _~308" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~308 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39897 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~350 " "Info: Destination node _~350" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~350 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39939 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~630 " "Info: Destination node _~630" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~630 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40219 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~661 " "Info: Destination node _~661" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~661 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40250 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_2|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 12199 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_3\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_3\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~54 " "Info: Destination node _~54" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39629 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~97 " "Info: Destination node _~97" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~97 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39686 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~140 " "Info: Destination node _~140" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~140 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39729 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~182 " "Info: Destination node _~182" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~182 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39771 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~225 " "Info: Destination node _~225" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~225 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39814 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~267 " "Info: Destination node _~267" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~267 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39856 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~309 " "Info: Destination node _~309" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~309 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39898 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~351 " "Info: Destination node _~351" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~351 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39940 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~631 " "Info: Destination node _~631" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~631 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40220 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~662 " "Info: Destination node _~662" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~662 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40251 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_3|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 11982 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_4\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_4\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~56 " "Info: Destination node _~56" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39631 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~99 " "Info: Destination node _~99" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~99 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39688 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~142 " "Info: Destination node _~142" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~142 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39731 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~184 " "Info: Destination node _~184" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~184 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39773 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~227 " "Info: Destination node _~227" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~227 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39816 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~269 " "Info: Destination node _~269" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~269 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39858 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~311 " "Info: Destination node _~311" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~311 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39900 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~353 " "Info: Destination node _~353" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~353 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39942 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~633 " "Info: Destination node _~633" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~633 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40222 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~664 " "Info: Destination node _~664" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~664 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40253 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_4|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 11765 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_5\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_5\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~57 " "Info: Destination node _~57" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39632 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~100 " "Info: Destination node _~100" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39689 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~143 " "Info: Destination node _~143" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~143 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39732 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~185 " "Info: Destination node _~185" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~185 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39774 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~228 " "Info: Destination node _~228" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~228 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39817 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~270 " "Info: Destination node _~270" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~270 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39859 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~312 " "Info: Destination node _~312" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~312 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39901 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~354 " "Info: Destination node _~354" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~354 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39943 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~634 " "Info: Destination node _~634" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~634 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40223 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~665 " "Info: Destination node _~665" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~665 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40254 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_5|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 11548 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_6\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_6\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~58 " "Info: Destination node _~58" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~58 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39633 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~101 " "Info: Destination node _~101" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39690 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~144 " "Info: Destination node _~144" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~144 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39733 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~186 " "Info: Destination node _~186" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~186 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39775 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~229 " "Info: Destination node _~229" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~229 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39818 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~271 " "Info: Destination node _~271" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~271 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39860 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~313 " "Info: Destination node _~313" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~313 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39902 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~355 " "Info: Destination node _~355" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~355 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39944 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~635 " "Info: Destination node _~635" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~635 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40224 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~666 " "Info: Destination node _~666" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~666 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40255 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_6|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 11331 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_7\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_7\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~59 " "Info: Destination node _~59" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~59 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39634 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~102 " "Info: Destination node _~102" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~102 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39691 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~145 " "Info: Destination node _~145" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~145 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39734 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~187 " "Info: Destination node _~187" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~187 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39776 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~230 " "Info: Destination node _~230" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~230 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39819 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~272 " "Info: Destination node _~272" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~272 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39861 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~314 " "Info: Destination node _~314" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~314 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39903 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~356 " "Info: Destination node _~356" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~356 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39945 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~636 " "Info: Destination node _~636" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~636 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40225 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~667 " "Info: Destination node _~667" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~667 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40256 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_7|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 11114 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_8\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_8\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~61 " "Info: Destination node _~61" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~61 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39636 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~104 " "Info: Destination node _~104" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39693 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~147 " "Info: Destination node _~147" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~147 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39736 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~189 " "Info: Destination node _~189" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~189 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39778 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~232 " "Info: Destination node _~232" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~232 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39821 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~274 " "Info: Destination node _~274" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~274 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39863 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~316 " "Info: Destination node _~316" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~316 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39905 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~358 " "Info: Destination node _~358" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~358 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39947 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~638 " "Info: Destination node _~638" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~638 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40227 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~669 " "Info: Destination node _~669" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~669 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40258 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_8|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 10896 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arinc_429_rx:arinc_429_rx_inst_9\|A429_ctrl_ff\[5\]  " "Info: Automatically promoted node arinc_429_rx:arinc_429_rx_inst_9\|A429_ctrl_ff\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~62 " "Info: Destination node _~62" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39637 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~105 " "Info: Destination node _~105" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~105 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39694 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~148 " "Info: Destination node _~148" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~148 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39737 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~190 " "Info: Destination node _~190" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~190 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39779 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~233 " "Info: Destination node _~233" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~233 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39822 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~275 " "Info: Destination node _~275" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~275 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39864 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~317 " "Info: Destination node _~317" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~317 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39906 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~359 " "Info: Destination node _~359" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~359 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 39948 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~639 " "Info: Destination node _~639" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~639 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40228 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_~670 " "Info: Destination node _~670" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { _~670 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 40259 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 363 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_429_rx:arinc_429_rx_inst_9|A429_ctrl_ff[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 10679 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset  " "Info: Automatically promoted node nReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_a\|comb~2 " "Info: Destination node arinc_825:arinc_825_inst_a\|comb~2" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_a|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 36499 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_b\|comb~0 " "Info: Destination node arinc_825:arinc_825_inst_b\|comb~0" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_b|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 36638 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_a\|comb~0 " "Info: Destination node arinc_708:arinc_708_inst_a\|comb~0" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_a|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 36813 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_b\|comb~0 " "Info: Destination node arinc_708:arinc_708_inst_b\|comb~0" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_b|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 38346 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_a\|comb~1 " "Info: Destination node arinc_708:arinc_708_inst_a\|comb~1" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_a|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 38783 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_b\|comb~1 " "Info: Destination node arinc_708:arinc_708_inst_b\|comb~1" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_b|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 38785 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_a\|comb~4 " "Info: Destination node arinc_825:arinc_825_inst_a\|comb~4" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_a|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 38894 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_b\|comb~2 " "Info: Destination node arinc_825:arinc_825_inst_b\|comb~2" {  } { { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_b|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 38899 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 344 2 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 27333 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_wrapper:pcie_wrapper_inc\|app_rstn  " "Info: Automatically promoted node pcie_wrapper:pcie_wrapper_inc\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 178 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|app_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 27139 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_wrapper:pcie_wrapper_inc\|npor_pll  " "Info: Automatically promoted node pcie_wrapper:pcie_wrapper_inc\|npor_pll " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 146 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|npor_pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 27125 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 1 2 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "Info: I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 4 0 " "Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 42 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "Info: I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 41 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 20 21 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 26 17 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 23 21 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 26 18 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "Info: I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 125.0 MHz " "Info: Input frequency of fixedclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 0 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Info: Clock input frequency of GXB Calibration block atom \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 19754 5147 6155 0}  }  } }  } 0 0 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Info: Input frequency of dpclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 17373 5147 6155 0}  }  } }  } 0 0 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:32 " "Info: Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:04 " "Info: Fitter placement operations ending: elapsed time is 00:02:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X47_Y46 X58_Y56 " "Info: Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:54 " "Info: Fitter routing operations ending: elapsed time is 00:02:54" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "51 Cyclone IV GX " "Warning: 51 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "local_rstn_ext 3.3-V LVTTL L22 " "Info: Pin local_rstn_ext uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { local_rstn_ext } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "local_rstn_ext" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 43 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { local_rstn_ext } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 758 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXB 3.3-V LVTTL C2 " "Info: Pin a708_RXB uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a708_RXB } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a708_RXB" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 114 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a708_RXB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 798 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXBn 3.3-V LVTTL C1 " "Info: Pin a708_RXBn uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a708_RXBn } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a708_RXBn" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 115 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a708_RXBn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 799 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pcie_rstn 3.3-V LVTTL AA16 " "Info: Pin pcie_rstn uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { pcie_rstn } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pcie_rstn" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 44 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcie_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 759 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reconfig_clk 3.3-V LVTTL A9 " "Info: Pin reconfig_clk uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { reconfig_clk } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reconfig_clk" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 48 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reconfig_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 762 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_INT_A 3.3-V LVTTL F6 " "Info: Pin a825_INT_A uses I/O standard 3.3-V LVTTL at F6" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_INT_A } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_INT_A" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 80 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_INT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 776 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_INT_B 3.3-V LVTTL C10 " "Info: Pin a825_INT_B uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_INT_B } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_INT_B" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 94 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_INT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 786 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[13\] 3.3-V LVTTL F22 " "Info: Pin a429_rx_b\[13\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[13] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[13\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 734 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[13\] 3.3-V LVTTL G22 " "Info: Pin a429_rx_a\[13\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[13] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[13\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 717 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[14\] 3.3-V LVTTL W21 " "Info: Pin a429_rx_b\[14\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[14] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[14\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 735 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[14\] 3.3-V LVTTL W20 " "Info: Pin a429_rx_a\[14\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[14] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[14\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 718 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[15\] 3.3-V LVTTL G21 " "Info: Pin a429_rx_b\[15\] uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[15] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[15\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 736 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[15\] 3.3-V LVTTL G20 " "Info: Pin a429_rx_a\[15\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[15] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[15\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 719 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[16\] 3.3-V LVTTL A22 " "Info: Pin a429_rx_b\[16\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[16] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[16\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 737 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[16\] 3.3-V LVTTL A21 " "Info: Pin a429_rx_a\[16\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[16] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[16\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 720 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[0\] 3.3-V LVTTL T20 " "Info: Pin a429_rx_b\[0\] uses I/O standard 3.3-V LVTTL at T20" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[0\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 721 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[0\] 3.3-V LVTTL R19 " "Info: Pin a429_rx_a\[0\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[0] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[0\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 704 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[1\] 3.3-V LVTTL M19 " "Info: Pin a429_rx_b\[1\] uses I/O standard 3.3-V LVTTL at M19" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[1\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 722 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[1\] 3.3-V LVTTL M18 " "Info: Pin a429_rx_a\[1\] uses I/O standard 3.3-V LVTTL at M18" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[1] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[1\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 705 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[2\] 3.3-V LVTTL H22 " "Info: Pin a429_rx_b\[2\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[2\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 723 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[2\] 3.3-V LVTTL J21 " "Info: Pin a429_rx_a\[2\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[2] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[2\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 706 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[3\] 3.3-V LVTTL P22 " "Info: Pin a429_rx_b\[3\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[3\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 724 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[3\] 3.3-V LVTTL R22 " "Info: Pin a429_rx_a\[3\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[3] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[3\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 707 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[4\] 3.3-V LVTTL L20 " "Info: Pin a429_rx_b\[4\] uses I/O standard 3.3-V LVTTL at L20" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[4\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 725 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[4\] 3.3-V LVTTL L19 " "Info: Pin a429_rx_a\[4\] uses I/O standard 3.3-V LVTTL at L19" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[4] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[4\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 708 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[5\] 3.3-V LVTTL V21 " "Info: Pin a429_rx_b\[5\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[5\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 726 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[5\] 3.3-V LVTTL V20 " "Info: Pin a429_rx_a\[5\] uses I/O standard 3.3-V LVTTL at V20" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[5] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[5\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 709 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[6\] 3.3-V LVTTL W22 " "Info: Pin a429_rx_b\[6\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[6\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 727 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[6\] 3.3-V LVTTL Y22 " "Info: Pin a429_rx_a\[6\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[6] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[6\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 710 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[7\] 3.3-V LVTTL U22 " "Info: Pin a429_rx_b\[7\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[7\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 728 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[7\] 3.3-V LVTTL V22 " "Info: Pin a429_rx_a\[7\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[7] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[7\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 711 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[8\] 3.3-V LVTTL U20 " "Info: Pin a429_rx_b\[8\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[8\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 729 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[8\] 3.3-V LVTTL T19 " "Info: Pin a429_rx_a\[8\] uses I/O standard 3.3-V LVTTL at T19" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[8] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[8\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 712 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[10\] 3.3-V LVTTL J22 " "Info: Pin a429_rx_b\[10\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[10\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 731 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[10\] 3.3-V LVTTL K22 " "Info: Pin a429_rx_a\[10\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[10] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[10\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 714 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[9\] 3.3-V LVTTL T22 " "Info: Pin a429_rx_b\[9\] uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[9\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 730 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[9\] 3.3-V LVTTL T21 " "Info: Pin a429_rx_a\[9\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[9] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[9\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 713 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[11\] 3.3-V LVTTL N22 " "Info: Pin a429_rx_b\[11\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[11\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 732 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[11\] 3.3-V LVTTL N21 " "Info: Pin a429_rx_a\[11\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[11] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[11\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 715 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[12\] 3.3-V LVTTL J20 " "Info: Pin a429_rx_b\[12\] uses I/O standard 3.3-V LVTTL at J20" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_b[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[12\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 733 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[12\] 3.3-V LVTTL J19 " "Info: Pin a429_rx_a\[12\] uses I/O standard 3.3-V LVTTL at J19" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a429_rx_a[12] } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[12\]" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a429_rx_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 716 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_SO_A 3.3-V LVTTL E8 " "Info: Pin a825_SO_A uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_SO_A } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_SO_A" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 75 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_SO_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 773 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_SO_B 3.3-V LVTTL A11 " "Info: Pin a825_SO_B uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_SO_B } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_SO_B" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 89 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_SO_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 783 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_STAT_A 3.3-V LVTTL D9 " "Info: Pin a825_STAT_A uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_STAT_A } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_STAT_A" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 81 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_STAT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 777 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_STAT_B 3.3-V LVTTL B12 " "Info: Pin a825_STAT_B uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_STAT_B } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_STAT_B" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 95 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_STAT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 787 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP1_A 3.3-V LVTTL G8 " "Info: Pin a825_GP1_A uses I/O standard 3.3-V LVTTL at G8" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_GP1_A } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_GP1_A" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 82 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_GP1_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 778 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP1_B 3.3-V LVTTL C13 " "Info: Pin a825_GP1_B uses I/O standard 3.3-V LVTTL at C13" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_GP1_B } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_GP1_B" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 96 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_GP1_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 788 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP2_A 3.3-V LVTTL G6 " "Info: Pin a825_GP2_A uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_GP2_A } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_GP2_A" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 83 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_GP2_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 779 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP2_B 3.3-V LVTTL B13 " "Info: Pin a825_GP2_B uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a825_GP2_B } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a825_GP2_B" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 97 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a825_GP2_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 789 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXAn 3.3-V LVTTL A4 " "Info: Pin a708_RXAn uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a708_RXAn } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a708_RXAn" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 105 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a708_RXAn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 793 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXA 3.3-V LVTTL A5 " "Info: Pin a708_RXA uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { a708_RXA } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a708_RXA" } } } } { "pcie_top.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/pcie_top.tdf" 104 0 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a708_RXA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_WORK_/SKIT/REPOS/mavim3_fpga/" { { 0 { 0 ""} 0 792 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_WORK_/SKIT/REPOS/mavim3_fpga/OUTPUT/pcie_top_v2.fit.smsg " "Info: Generated suppressed messages file D:/_WORK_/SKIT/REPOS/mavim3_fpga/OUTPUT/pcie_top_v2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 173 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Info: Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 14 11:16:01 2014 " "Info: Processing ended: Thu Aug 14 11:16:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:06:16 " "Info: Elapsed time: 00:06:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:47 " "Info: Total CPU time (on all processors): 00:07:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 11:16:02 2014 " "Info: Processing started: Thu Aug 14 11:16:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pcie_top -c pcie_top_v2 " "Info: Command: quartus_sta pcie_top -c pcie_top_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 11:16:03 2014 " "Info: Processing started: Thu Aug 14 11:16:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pcie_top -c pcie_top_v2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pcie_top -c pcie_top_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[13\]~13\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[13\]~13\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_16\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_16\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[8\]~8\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[8\]~8\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[9\]~9\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[9\]~9\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[10\]~10\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[10\]~10\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[11\]~11\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[11\]~11\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_13\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_13\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_15\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_15\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_1\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_1\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_2\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_2\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_3\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_3\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_0\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_0\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_7\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_7\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_4\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_4\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_5\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_5\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_6\|rd_fifo_q_node\[12\]~12\|combout " "Warning: Node \"arinc_429_rx_inst_6\|rd_fifo_q_node\[12\]~12\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_14\|rd_fifo_q_node\[14\]~14\|combout " "Warning: Node \"arinc_429_rx_inst_14\|rd_fifo_q_node\[14\]~14\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_10\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_10\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_9\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_9\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_11\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_11\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_8\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_8\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "arinc_429_rx_inst_12\|rd_fifo_q_node\[15\]~15\|combout " "Warning: Node \"arinc_429_rx_inst_12\|rd_fifo_q_node\[15\]~15\|combout\" is a latch" {  } { { "INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/INCLUDE/ARINC_429_RX/arinc_429_rx.vhd" 264 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0kn1 " "Info: Entity dcfifo_0kn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jrp1 " "Info: Entity dcfifo_jrp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lqk1 " "Info: Entity dcfifo_lqk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tmn1 " "Info: Entity dcfifo_tmn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "PCIE_CORE/pcie_core.sdc " "Info: Reading SDC File: 'PCIE_CORE/pcie_core.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 5 *hssi_pcie_hip\|testin\[*\] pin " "Warning: Ignored filter at pcie_core.sdc(5): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 5 Argument <to> is an empty collection " "Warning: Ignored set_false_path at pcie_core.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "Info: set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 7 *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at pcie_core.sdc(7): *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 7 Argument <to> is not an object ID " "Warning: Ignored set_false_path at pcie_core.sdc(7): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "Info: set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 27 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Warning: Ignored filter at pcie_core.sdc(27): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 27 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup " "Info: set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 31 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Warning: Ignored filter at pcie_core.sdc(31): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 31 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup " "Info: set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 32 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Warning: Ignored filter at pcie_core.sdc(32): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 32 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\] " "Info: set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\]" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 33 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at pcie_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "Info: set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_WORK_/SKIT/REPOS/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "pcie_top.sdc " "Info: Reading SDC File: 'pcie_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} " "Info: create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_13\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_13\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_12\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_12\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_14\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_14\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_15\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_15\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_1\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_1\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_0\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_0\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_2\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_2\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_10\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_10\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_11\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_11\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_9\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_9\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_8\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_8\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_6\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_6\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_7\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_7\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_16\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_16\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_5\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_5\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_4\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_4\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arinc_429_rx:arinc_429_rx_inst_3\|A429_ctrl_ff\[5\] " "Warning: Node: arinc_429_rx:arinc_429_rx_inst_3\|A429_ctrl_ff\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLE_DPRIO_IN " "Info: From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLE_DPRIO_IN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Info: Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[12\] " "Info: From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[12\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK " "Info: From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{reconfig_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{reconfig_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reconfig_clk\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.110" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -rise_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}\] -fall_to \[get_clocks \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT = PCIE_CORE/pcie_core.tcl" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT = PCIE_CORE/pcie_core.tcl" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Using custom script: PCIE_CORE/pcie_core.tcl" {  } {  } 0 0 "Using custom script: PCIE_CORE/pcie_core.tcl" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 165 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Info: Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 14 11:16:13 2014 " "Info: Processing ended: Thu Aug 14 11:16:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Info: Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 14 11:16:23 2014 " "Info: Processing ended: Thu Aug 14 11:16:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 581 s " "Info: Quartus II Full Compilation was successful. 0 errors, 581 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
