

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_3'
================================================================
* Date:           Mon Oct 28 11:12:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808                     |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1                     |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816                    |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825    |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834  |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851                    |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10                    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_4_VITIS_LOOP_156_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_157_6_VITIS_LOOP_158_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    823|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     937|   4460|    -|
|Memory           |        -|    -|     320|    160|    -|
|Multiplexer      |        -|    -|       -|   1374|    -|
|Register         |        -|    -|    1171|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2428|   6817|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808                     |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1                     |        0|   0|    9|    56|    0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825    |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9    |        0|   0|  211|   360|    0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851                    |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10                    |        0|   0|   92|   126|    0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834  |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        0|   0|  196|   552|    0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816                    |maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13                    |        0|   0|   99|   140|    0|
    |mul_31ns_32ns_63_2_1_U33                                                 |mul_31ns_32ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32ns_31ns_63_2_1_U34                                                 |mul_32ns_31ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U35                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U36                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U37                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                    |                                                              |        0|   8|  937|  4460|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U    |acc_RAM_2P_LUTRAM_1R1W  |        0|  64|  32|    0|    64|   32|     1|         2048|
    |buf_U    |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  32|    0|    64|   32|     1|         2048|
    |buf_1_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  32|    0|    64|   32|     1|         2048|
    |buf_2_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  32|    0|    64|   32|     1|         2048|
    |buf_3_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  32|    0|    64|   32|     1|         2048|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                        |        0| 320| 160|    0|   320|  160|     5|        10240|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                     Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_1_fu_1044_p2                                                                |         +|   0|  0|  39|          32|           1|
    |add_ln155_fu_1019_p2                                                                  |         +|   0|  0|  70|          63|           1|
    |add_ln157_fu_1085_p2                                                                  |         +|   0|  0|  39|          32|           1|
    |add_ln158_fu_1108_p2                                                                  |         +|   0|  0|  38|          31|           1|
    |sub131_fu_986_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub137_fu_992_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub_fu_981_p2                                                                         |         +|   0|  0|  39|          32|           2|
    |yp_1_fu_1119_p2                                                                       |         +|   0|  0|  38|          31|           1|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TREADY                    |       and|   0|  0|   2|           1|           1|
    |cmp130_not29_fu_1055_p2                                                               |      icmp|   0|  0|  39|          32|          32|
    |cmp130_not_mid1_fu_1050_p2                                                            |      icmp|   0|  0|  39|          32|          32|
    |cmp132_not_fu_1114_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln125_fu_898_p2                                                                  |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln153_fu_913_p2                                                                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln155_fu_1014_p2                                                                 |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln156_fu_1031_p2                                                                 |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln157_fu_1080_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln158_fu_1091_p2                                                                 |      icmp|   0|  0|  38|          31|          31|
    |ap_block_state1                                                                       |        or|   0|  0|   2|           1|           1|
    |select_ln155_1_fu_1060_p3                                                             |    select|   0|  0|   2|           1|           1|
    |select_ln155_2_fu_1068_p3                                                             |    select|   0|  0|  32|           1|          32|
    |select_ln155_fu_1036_p3                                                               |    select|   0|  0|  31|           1|           1|
    |select_ln157_fu_1096_p3                                                               |    select|   0|  0|  31|           1|           1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                 |          |   0|  0| 823|         609|         305|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |acc_address1               |  305|         68|    6|        408|
    |acc_ce0                    |    9|          2|    1|          2|
    |acc_ce1                    |   25|          5|    1|          5|
    |acc_d1                     |   25|          5|   32|        160|
    |acc_we1                    |   25|          5|    1|          5|
    |ap_NS_fsm                  |  430|         85|    1|         85|
    |buf_1_address0             |   14|          3|    6|         18|
    |buf_1_address1             |   20|          4|    6|         24|
    |buf_1_ce0                  |   14|          3|    1|          3|
    |buf_1_ce1                  |   20|          4|    1|          4|
    |buf_1_d1                   |   20|          4|   32|        128|
    |buf_1_we1                  |   20|          4|    1|          4|
    |buf_2_address0             |   14|          3|    6|         18|
    |buf_2_address1             |   20|          4|    6|         24|
    |buf_2_ce0                  |   14|          3|    1|          3|
    |buf_2_ce1                  |   20|          4|    1|          4|
    |buf_2_d1                   |   20|          4|   32|        128|
    |buf_2_we1                  |   20|          4|    1|          4|
    |buf_3_address0             |   14|          3|    6|         18|
    |buf_3_address1             |   20|          4|    6|         24|
    |buf_3_ce0                  |   14|          3|    1|          3|
    |buf_3_ce1                  |   20|          4|    1|          4|
    |buf_3_d1                   |   20|          4|   32|        128|
    |buf_3_we1                  |   20|          4|    1|          4|
    |buf_address0               |   14|          3|    6|         18|
    |buf_address1               |   20|          4|    6|         24|
    |buf_ce0                    |   14|          3|    1|          3|
    |buf_ce1                    |   20|          4|    1|          4|
    |buf_d1                     |   20|          4|   32|        128|
    |buf_we1                    |   20|          4|    1|          4|
    |in_r_TDATA_blk_n           |    9|          2|    1|          2|
    |in_r_TREADY_int_regslice   |   20|          4|    1|          4|
    |indvar_flatten20_fu_246    |    9|          2|   63|        126|
    |indvar_flatten6_reg_786    |    9|          2|   32|         64|
    |num_img_fu_242             |    9|          2|   32|         64|
    |out_r_TDATA_blk_n          |    9|          2|    1|          2|
    |out_r_TDATA_int_regslice   |   20|          4|   64|        256|
    |out_r_TVALID_int_regslice  |   20|          4|    1|          4|
    |xp_reg_797                 |    9|          2|   31|         62|
    |yp_fu_238                  |    9|          2|   31|         62|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 1374|        284|  487|       2035|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr                                                                            |  32|   0|   32|          0|
    |IFMDim_curr                                                                           |  32|   0|   32|          0|
    |KER_bound_reg_1236                                                                    |  32|   0|   32|          0|
    |KER_size_0_reg_1178                                                                   |  32|   0|   32|          0|
    |KER_size_1_reg_1231                                                                   |  32|   0|   32|          0|
    |add_ln155_reg_1281                                                                    |  63|   0|   63|          0|
    |add_ln157_reg_1309                                                                    |  32|   0|   32|          0|
    |add_ln158_reg_1319                                                                    |  31|   0|   31|          0|
    |ap_CS_fsm                                                                             |  84|   0|   84|          0|
    |cmp132_not_reg_1324                                                                   |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg                     |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg    |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg                    |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg  |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg                    |   1|   0|    1|          0|
    |icmp_ln153_reg_1174                                                                   |   1|   0|    1|          0|
    |indvar_flatten20_fu_246                                                               |  63|   0|   63|          0|
    |indvar_flatten6_reg_786                                                               |  32|   0|   32|          0|
    |mul_ln154_1_reg_1273                                                                  |  63|   0|   63|          0|
    |mul_ln154_reg_1268                                                                    |  63|   0|   63|          0|
    |num_img_fu_242                                                                        |  32|   0|   32|          0|
    |pool_out_bound_reg_1204                                                               |  31|   0|   31|          0|
    |select_ln155_1_reg_1291                                                               |   1|   0|    1|          0|
    |select_ln155_2_reg_1296                                                               |  32|   0|   32|          0|
    |select_ln155_reg_1286                                                                 |  31|   0|   31|          0|
    |sub131_reg_1247                                                                       |  32|   0|   32|          0|
    |sub137_reg_1253                                                                       |  32|   0|   32|          0|
    |sub_reg_1241                                                                          |  32|   0|   32|          0|
    |tmp_3_reg_1258                                                                        |  32|   0|   33|          1|
    |tmp_5_reg_1263                                                                        |  31|   0|   32|          1|
    |trunc_ln158_reg_1314                                                                  |   2|   0|    2|          0|
    |valIn_data_1_reg_1143                                                                 |  32|   0|   32|          0|
    |valIn_data_2_reg_1149                                                                 |  32|   0|   32|          0|
    |valIn_data_3_reg_1155                                                                 |  32|   0|   32|          0|
    |valIn_data_4_reg_1160                                                                 |  32|   0|   32|          0|
    |valIn_data_5_reg_1166                                                                 |  32|   0|   32|          0|
    |valIn_data_reg_1137                                                                   |  32|   0|   32|          0|
    |xp_reg_797                                                                            |  31|   0|   31|          0|
    |yp_fu_238                                                                             |  31|   0|   31|          0|
    |zext_ln156_reg_1301                                                                   |  31|   0|   32|          1|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |1171|   0| 1174|          3|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+--------------+-----+-----+--------------+-----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  maxpool_CIF_0_3|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  maxpool_CIF_0_3|  return value|
|in_r_TDATA    |   in|   64|          axis|             in_r|       pointer|
|in_r_TVALID   |   in|    1|          axis|             in_r|       pointer|
|in_r_TREADY   |  out|    1|          axis|             in_r|       pointer|
|out_r_TDATA   |  out|   64|          axis|            out_r|       pointer|
|out_r_TVALID  |  out|    1|          axis|            out_r|       pointer|
|out_r_TREADY  |   in|    1|          axis|            out_r|       pointer|
+--------------+-----+-----+--------------+-----------------+--------------+

