library ieee;
use ieee.std_logic_1164.all;

entity seg7 is 
port(bcd : In std_logic_vector(3 downto 0) ;
		leds : Out std_logic_vector(1 to 7) ) ; 
end seg7 ; 


architecture behaviour of seg7 is 
begin 
	process (bcd) 
	begin 
		case bcd is 
			when "0000" => leds <= "1111110" ; 
			when "0001" => leds <= "0110000" ;
			when "0010" => leds <= "1101101" ;
			when "0011" => leds <= "0110011" ;
			when "0100" => leds <= "1111110" ;
			when "0101" => leds <= "1011011" ;
			when "0110" => leds <= "1011111" ;
			when "0111" => leds <= "1110000" ;
			when "1000" => leds <= "1111111" ;
			when "1001" => leds <= "1110011" ;
			when others => leds <= "-------" ;
		end case ; 
	end process ;
end behaviour ;

library ieee;
use ieee.std_logic_1164.all;

package seg7_package is 
	component seg7 
	 port(bcd : In std_logic_vector(3 downto 0) ;
		leds : Out std_logic_vector(0 to 6) ) ; 
	 end component ; 
end seg7_package ; 