{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607207610287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607207610287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 17:33:30 2020 " "Processing started: Sat Dec 05 17:33:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607207610287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607207610287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607207610296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607207610776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/latch1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611477 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/latch1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607207611477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavior " "Found design unit 1: FSM-Behavior" {  } { { "FSM.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611487 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607207611487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified_dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modified_dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modified_dec3to8-behavior " "Found design unit 1: modified_dec3to8-behavior" {  } { { "modified_dec3to8.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/modified_dec3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611487 ""} { "Info" "ISGN_ENTITY_NAME" "1 modified_dec3to8 " "Found entity 1: modified_dec3to8" {  } { { "modified_dec3to8.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/modified_dec3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607207611487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem_set2_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem_set2_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem_set2_schematic " "Found entity 1: problem_set2_schematic" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607207611497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem_set2_schematic " "Elaborating entity \"problem_set2_schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607207611547 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 400 1224 1256 432 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1607207611547 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst11 " "Primitive \"GND\" of instance \"inst11\" not used" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 688 560 592 720 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1607207611547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst7 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst7\"" {  } { { "problem_set2_schematic.bdf" "inst7" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 368 1032 1200 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607207611577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "problem_set2_schematic.bdf" "inst3" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 328 808 976 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607207611607 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Neg ALU.vhd(9) " "VHDL Signal Declaration warning at ALU.vhd(9): used implicit default value for signal \"Neg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/ALU.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1607207611617 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst1 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst1\"" {  } { { "problem_set2_schematic.bdf" "inst1" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 184 672 832 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607207611627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modified_dec3to8 modified_dec3to8:inst2 " "Elaborating entity \"modified_dec3to8\" for hierarchy \"modified_dec3to8:inst2\"" {  } { { "problem_set2_schematic.bdf" "inst2" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 360 600 760 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607207611637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst\"" {  } { { "problem_set2_schematic.bdf" "inst" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 360 344 544 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607207611647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] GND " "Pin \"Sign\[0\]\" is stuck at GND" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 504 1224 1400 520 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] GND " "Pin \"Sign\[1\]\" is stuck at GND" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 504 1224 1400 520 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] GND " "Pin \"Sign\[2\]\" is stuck at GND" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 504 1224 1400 520 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] GND " "Pin \"Sign\[3\]\" is stuck at GND" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 504 1224 1400 520 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] GND " "Pin \"Sign\[4\]\" is stuck at GND" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 504 1224 1400 520 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] GND " "Pin \"Sign\[5\]\" is stuck at GND" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 504 1224 1400 520 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|Sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[6\] GND " "Pin \"Sign\[6\]\" is stuck at GND" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 504 1224 1400 520 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|Sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[2\] VCC " "Pin \"student_id\[2\]\" is stuck at VCC" {  } { { "problem_set2_schematic.bdf" "" { Schematic "C:/Users/maish/Documents/1. 2ND YEAR/COE 328 (Digital Systems)/Labs/Lab 6/Lab 6 - Problem Set 2/problem_set2_schematic.bdf" { { 688 600 776 704 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607207612487 "|problem_set2_schematic|student_id[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607207612487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607207613447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607207613447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607207613637 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607207613637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607207613637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607207613637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607207613699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 17:33:33 2020 " "Processing ended: Sat Dec 05 17:33:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607207613699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607207613699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607207613699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607207613699 ""}
