// Seed: 1144449265
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = 1'b0;
  wire id_9;
  assign id_5 = id_2 && 1;
  wire id_10;
endmodule
module module_1;
  id_1(
      .id_0(1), .id_1(1)
  );
  wire id_2, id_3;
  wire id_4;
  supply0 id_5 = 1;
  wor id_7 = 1;
  module_0(
      id_3, id_7, id_3, id_2, id_3, id_4, id_5, id_5
  );
endmodule
