0.7
2020.2
Jun 10 2021
20:04:57
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i0/sim/bram_stn_64bit_c_addsub_v12_0_i0.vhd,1671168005,vhdl,,,,bram_stn_64bit_c_addsub_v12_0_i0,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i1/sim/bram_stn_64bit_c_addsub_v12_0_i1.vhd,1671168005,vhdl,,,,bram_stn_64bit_c_addsub_v12_0_i1,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_div_gen_v5_1_i0/sim/bram_stn_64bit_div_gen_v5_1_i0.vhd,1671168005,vhdl,,,,bram_stn_64bit_div_gen_v5_1_i0,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/sim/bram_stn_64bit_mult_gen_v12_0_i0.vhd,1671168005,vhdl,,,,bram_stn_64bit_mult_gen_v12_0_i0,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/sim/bram_stn_64bit_0.vhd,1671168005,vhdl,,,,bram_stn_64bit_0,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/bram_stn_64bit.vhd,1671168007,vhdl,,,,bram_stn_64bit;bram_stn_64bit_bram_cordic;bram_stn_64bit_bram_cordic_x0;bram_stn_64bit_bram_sumoftwoneurons_64bit;bram_stn_64bit_default_clock_driver;bram_stn_64bit_struct;bram_stn_64bit_subsystem;bram_stn_64bit_subsystem1,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd,1671168007,vhdl,E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/bram_stn_64bit.vhd,,,bram_stn_64bit_xladdsub;bram_stn_64bit_xlmult;bram_stn_64bit_xlregister;bram_stn_64bit_xlslice;bram_stn_64bit_xlsprom;sysgen_constant_18a67479bb;sysgen_constant_37797ed9f2;sysgen_constant_3c06a5e127;sysgen_constant_49e8ebca86;sysgen_constant_57f5449656;sysgen_constant_77b0d315c9;sysgen_constant_94780511fa;sysgen_constant_d3daf5279f;sysgen_constant_e652a24335;sysgen_constant_e86bcf4630;sysgen_inverter_996b725f98;sysgen_logical_440ac81634;sysgen_mux_0964b0300d;sysgen_relational_4cea71015c;sysgen_relational_62bd1e4e88;sysgen_shift_95fe856f3d;sysgen_shift_dce27c0784;xldivider_generator_79a03b0c16875112cbcd92a4dcfc2dae,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/conv_pkg.vhd,1671168007,vhdl,E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/bram_stn_64bit.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl17e.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl33e.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd,,,conv_pkg,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd,1671168007,vhdl,,,,single_reg_w_init,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl17e.vhd,1671168007,vhdl,,,,srl17e,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl33e.vhd,1671168007,vhdl,,,,srlc33e,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg.vhd,1671168007,vhdl,,,,synth_reg,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd,1671168007,vhdl,,,,synth_reg_reg,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd,1671168007,vhdl,,,,synth_reg_w_init,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd,1671168007,vhdl,E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/bram_stn_64bit.vhd,,,xlclockdriver,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/input_package.vhd,1671179861,vhdl,E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN.vhd;E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN_tb.vhd,,,nn_package,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN.vhd,1671040396,vhdl,E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN_tb.vhd,,,sysgen_stn,,,,,,,,
E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN_tb.vhd,1671171704,vhdl,,,,sysgen_stn_tb,,,,,,,,
