/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_36z;
  wire [17:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  reg [16:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [12:0] celloutsig_0_52z;
  wire [14:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_66z;
  wire [11:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [26:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_11z[2] ? celloutsig_1_14z[1] : celloutsig_1_3z[2];
  assign celloutsig_0_12z = celloutsig_0_9z ? celloutsig_0_6z[7] : celloutsig_0_8z[19];
  assign celloutsig_0_9z = celloutsig_0_5z[4] ^ celloutsig_0_13z;
  assign celloutsig_0_14z = in_data[26] ^ celloutsig_0_1z[16];
  assign celloutsig_0_17z = celloutsig_0_14z ^ celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_9z ^ celloutsig_0_11z;
  assign celloutsig_0_36z = celloutsig_0_34z[7:1] & { celloutsig_0_24z[3:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[119:113] & in_data[170:164];
  assign celloutsig_1_2z = { in_data[151], celloutsig_1_1z, celloutsig_1_1z } & in_data[135:133];
  assign celloutsig_1_7z = { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } & celloutsig_1_6z[7:1];
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_8z } & in_data[191:186];
  assign celloutsig_0_21z = celloutsig_0_18z[11:7] & celloutsig_0_15z[5:1];
  assign celloutsig_0_27z = celloutsig_0_1z[17:5] & celloutsig_0_0z[14:2];
  assign celloutsig_1_1z = { in_data[127:123], celloutsig_1_0z } >= in_data[172:161];
  assign celloutsig_1_18z = { celloutsig_1_7z[6:1], celloutsig_1_11z } >= { celloutsig_1_3z[2:0], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_1z[7:3] >= celloutsig_0_5z[14:10];
  assign celloutsig_0_23z = celloutsig_0_5z[8:4] >= celloutsig_0_6z[6:2];
  assign celloutsig_0_0z = in_data[55:41] % { 1'h1, in_data[49:36] };
  assign celloutsig_0_5z = in_data[22:8] % { 1'h1, in_data[56:43] };
  assign celloutsig_0_2z = in_data[30:19] % { 1'h1, celloutsig_0_1z[15:5] };
  assign celloutsig_0_34z = { celloutsig_0_27z[2:0], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_9z } % { 1'h1, celloutsig_0_8z[13:3] };
  assign celloutsig_0_7z = celloutsig_0_3z[2:0] % { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_1_11z = celloutsig_1_3z % { 1'h1, celloutsig_1_6z[6:3] };
  assign celloutsig_0_10z = celloutsig_0_1z[17:10] % { 1'h1, in_data[83:81], celloutsig_0_3z };
  assign celloutsig_0_1z = { celloutsig_0_0z[11:9], celloutsig_0_0z } % { 1'h1, in_data[69:53] };
  assign celloutsig_1_4z = ~^ { in_data[122:103], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = ~^ { in_data[160:154], celloutsig_1_2z };
  assign celloutsig_1_8z = ~^ { in_data[137:134], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_10z = ~^ { in_data[187:181], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_25z = ~^ celloutsig_0_3z[2:0];
  assign celloutsig_0_52z = celloutsig_0_27z >> celloutsig_0_42z[15:3];
  assign celloutsig_0_6z = { celloutsig_0_0z[14:4], celloutsig_0_13z } >> celloutsig_0_5z[12:1];
  assign celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_2z } >> { in_data[189], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[128:121] >> in_data[154:147];
  assign celloutsig_0_18z = { celloutsig_0_2z[10:7], celloutsig_0_2z } >> { celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_22z = celloutsig_0_18z[6:2] >> celloutsig_0_21z;
  assign celloutsig_0_24z = { celloutsig_0_18z[2:1], celloutsig_0_21z } >> { celloutsig_0_8z[8:4], celloutsig_0_23z, celloutsig_0_14z };
  assign celloutsig_0_3z = celloutsig_0_2z[8:5] ^ celloutsig_0_2z[10:7];
  assign celloutsig_0_31z = { celloutsig_0_1z[14:11], celloutsig_0_25z, celloutsig_0_14z } ^ { celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_37z = { celloutsig_0_5z[11:10], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_36z, celloutsig_0_24z } ^ { celloutsig_0_0z[9:4], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_31z };
  assign celloutsig_0_66z = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_33z, celloutsig_0_13z } ^ { celloutsig_0_52z[12:8], celloutsig_0_32z };
  assign celloutsig_0_8z = { celloutsig_0_2z[10:0], celloutsig_0_3z, celloutsig_0_2z } ^ { celloutsig_0_2z[11:1], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_8z[22:16] ^ celloutsig_0_10z[6:0];
  assign celloutsig_0_30z = { celloutsig_0_2z[5:0], celloutsig_0_16z, celloutsig_0_13z } ^ { celloutsig_0_27z[12:3], celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_32z = ~((celloutsig_0_3z[1] & celloutsig_0_23z) | celloutsig_0_30z[12]);
  assign celloutsig_0_33z = ~((celloutsig_0_27z[3] & celloutsig_0_30z[8]) | celloutsig_0_3z[0]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z[0] & celloutsig_0_2z[3]) | celloutsig_0_1z[17]);
  assign celloutsig_0_46z = ~((celloutsig_0_37z[3] & celloutsig_0_15z[5]) | celloutsig_0_22z[2]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_42z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_0_42z = { celloutsig_0_31z[5:2], celloutsig_0_23z, celloutsig_0_34z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_65z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_65z = celloutsig_0_0z[14:10];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_15z = celloutsig_0_1z[16:10];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
