///////////////////////////////////////////////////////////////////////////////
//
// IAR ANSI C/C++ Compiler V7.50.2.10312/W32 for ARM      27/Feb/2016  21:24:21
// Copyright 1999-2015 IAR Systems AB.
//
//    Cpu mode     =  thumb
//    Endian       =  little
//    Source file  =  
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\audio_codec.c
//    Command line =  
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\audio_codec.c
//        -D USE_HAL_DRIVER -D STM32F746xx -D USE_STM32746G_DISCO -D
//        USE_IOEXPANDER -D USE_USB_FS -lC
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
//        -lA
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
//        -o
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\Obj
//        --no_cse --no_unroll --no_inline --no_code_motion --no_tbaa
//        --no_clustering --no_scheduling --debug --endian=little
//        --cpu=Cortex-M7 -e --fpu=VFPv5_sp --dlib_config "D:\Program Files
//        (x86)\IAR Systems\Embedded Workbench
//        7.3\arm\INC\c\DLib_Config_Full.h" -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\CMSIS\Device\ST\STM32F7xx\Include\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\STM32F7xx_HAL_Driver\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\STM32746G-Discovery\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\Components\Common\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Log\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Fonts\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\CPU\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Core\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Class\MSC\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\drivers\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_Audio\Addons\PDM\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Class\AUDIO\Inc\
//        -On --use_c++_inline --require_prototypes -I "D:\Program Files
//        (x86)\IAR Systems\Embedded Workbench 7.3\arm\CMSIS\Include\" -D
//        ARM_MATH_CM7
//    List file    =  
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List\audio_codec.s
//
///////////////////////////////////////////////////////////////////////////////

        RTMODEL "__SystemLibrary", "DLib"
        RTMODEL "__dlib_file_descriptor", "1"
        RTMODEL "__dlib_full_locale_support", "1"
        AAPCS BASE,INTERWORK,VFP
        PRESERVE8
        REQUIRE8

        #define SHT_PROGBITS 0x1

        EXTERN Codec_TIMEOUT_UserCallback
        EXTERN HAL_DMA_DeInit
        EXTERN HAL_DMA_Init
        EXTERN HAL_GPIO_DeInit
        EXTERN HAL_GPIO_Init
        EXTERN HAL_GPIO_WritePin
        EXTERN HAL_I2CEx_ConfigAnalogFilter
        EXTERN HAL_I2C_GetError
        EXTERN HAL_I2C_Init
        EXTERN HAL_I2C_Master_Receive
        EXTERN HAL_I2C_Master_Transmit
        EXTERN HAL_I2S_DMAStop
        EXTERN HAL_I2S_TxCpltCallback
        EXTERN HAL_NVIC_DisableIRQ
        EXTERN HAL_NVIC_EnableIRQ
        EXTERN HAL_NVIC_SetPriority
        EXTERN I2S3_Init
        EXTERN hi2s3

        PUBLIC AUDIO_DeInit
        PUBLIC AUDIO_Init
        PUBLIC AUDIO_MAL_DMA_InitStructure
        PUBLIC AUDIO_Mute
        PUBLIC AUDIO_PauseResume
        PUBLIC AUDIO_Play
        PUBLIC AUDIO_Stop
        PUBLIC AUDIO_VolumeCtl
        PUBLIC AudioRemSize
        PUBLIC AudioTotalSize
        PUBLIC Audio_MAL_Play
        PUBLIC CODECTimeout
        PUBLIC CurrAudioInterface
        PUBLIC CurrentPos
        PUBLIC DAC_Config
        PUBLIC DMA1_Stream0_IRQHandler
        PUBLIC DMA1_Stream7_IRQHandler
        PUBLIC DMA_InitStructure
        PUBLIC DmaHandle
        PUBLIC HAL_I2C_MspDeInit
        PUBLIC HAL_I2S_MspInit
        PUBLIC HAL_SPI_MspDeInit
        PUBLIC MX_I2C1_Init
        PUBLIC OutputDev
        PUBLIC SPI3_IRQHandler
        PUBLIC Volume
        PUBLIC codec_sendBeep
        PUBLIC hi2c1
        PUBLIC hi2c2
        
          CFI Names cfiNames0
          CFI StackFrame CFA R13 DATA
          CFI Resource R0:32, R1:32, R2:32, R3:32, R4:32, R5:32, R6:32, R7:32
          CFI Resource R8:32, R9:32, R10:32, R11:32, R12:32, R13:32, R14:32
          CFI Resource D0:64, D1:64, D2:64, D3:64, D4:64, D5:64, D6:64, D7:64
          CFI Resource D8:64, D9:64, D10:64, D11:64, D12:64, D13:64, D14:64
          CFI Resource D15:64
          CFI EndNames cfiNames0
        
          CFI Common cfiCommon0 Using cfiNames0
          CFI CodeAlign 2
          CFI DataAlign 4
          CFI ReturnAddress R14 CODE
          CFI CFA R13+0
          CFI R0 Undefined
          CFI R1 Undefined
          CFI R2 Undefined
          CFI R3 Undefined
          CFI R4 SameValue
          CFI R5 SameValue
          CFI R6 SameValue
          CFI R7 SameValue
          CFI R8 SameValue
          CFI R9 SameValue
          CFI R10 SameValue
          CFI R11 SameValue
          CFI R12 Undefined
          CFI R14 SameValue
          CFI D0 Undefined
          CFI D1 Undefined
          CFI D2 Undefined
          CFI D3 Undefined
          CFI D4 Undefined
          CFI D5 Undefined
          CFI D6 Undefined
          CFI D7 Undefined
          CFI D8 SameValue
          CFI D9 SameValue
          CFI D10 SameValue
          CFI D11 SameValue
          CFI D12 SameValue
          CFI D13 SameValue
          CFI D14 SameValue
          CFI D15 SameValue
          CFI EndCommon cfiCommon0
        
// H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\audio_codec.c
//    1 /**
//    2   ******************************************************************************
//    3   * @file    audio_codec.c
//    4   * @author  Phan Le Son ( porting from "MCD Application Team")
//    5   * @version V1.0.0
//    6   * @date    12-December-2015
//    7   * @brief   This file includes the low layer driver for CS43L22 Audio Codec 
//    8   ******************************************************************************
//    9                                              User NOTES
//   10 1. How To use this driver:
//   11 --------------------------
//   12    - Call the function AUDIO_Init(
//   13                                     OutputDevice: physical output mode (OUTPUT_DEVICE_SPEAKER, 
//   14                                                  OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_AUTO or 
//   15                                                  OUTPUT_DEVICE_BOTH)
//   16                                     Volume: initial volume to be set (0 is min (mute), 100 is max (100%)
//   17                                     AudioFreq: Audio frequency in Hz (8000, 16000, 22500, 32000 ...)
//   18                                     this parameter is relative to the audio file/stream type.
//   19                                    )
//   20       This function configures all the hardware required for the audio application (codec, I2C, I2S, 
//   21       GPIOs, DMA and interrupt if needed). This function returns 0 if configuration is OK.
//   22       if the returned value is different from 0 or the function is stuck then the communication with
//   23       the codec (try to un-plug the power or reset device in this case).
//   24       + OUTPUT_DEVICE_SPEAKER: only speaker will be set as output for the audio stream.
//   25       + OUTPUT_DEVICE_HEADPHONE: only headphones will be set as output for the audio stream.
//   26       + OUTPUT_DEVICE_AUTO: Selection of output device is made through external switch (implemented 
//   27          into the audio jack on the board). When the Headphone is connected it is used
//   28          as output. When the headphone is disconnected from the audio jack, the output is
//   29          automatically switched to Speaker.
//   30       + OUTPUT_DEVICE_BOTH: both Speaker and Headphone are used as outputs for the audio stream
//   31          at the same time.
//   32    - Call the function AUDIO_Play(
//   33                                   pBuffer: pointer to the audio data file address
//   34                                   Size: size of the buffer to be sent in Bytes
//   35                                  )
//   36       to start playing (for the first time) from the audio file/stream.
//   37    - Call the function AUDIO_PauseResume(
//   38                                          Cmd: AUDIO_PAUSE (or 0) to pause playing or AUDIO_RESUME (or 
//   39                                                any value different from 0) to resume playing.
//   40                                          )
//   41        Note. After calling AUDIO_PauseResume() function for pause, only AUDIO_PauseResume() should be called
//   42           for resume (it is not allowed to call AUDIO_Play() in this case).
//   43        Note. This function should be called only when the audio file is played or paused (not stopped).
//   44    - For each mode, you may need to implement the relative callback functions into your code.
//   45       The Callback functions are named AUDIO_XXX_CallBack() and only their prototypes are declared in 
//   46       the stm32f4_discovery_audio_codec.h file. (refer to the example for more details on the callbacks implementations)
//   47    - To Stop playing, to modify the volume level or to mute, use the functions
//   48        AUDIO_Stop(), AUDIO_VolumeCtl() and AUDIO_Mute().
//   49  
//   50  Driver architecture:
//   51  --------------------
//   52  This driver is composed of three main layers:
//   53    o High Audio Layer: consists of the function API exported in the audio_codec.h file
//   54      (AUDIO_Init(), AUDIO_Play() ...)
//   55    o Codec Control layer: consists of the functions API controlling the audio codec (CS43L22) and 
//   56      included as local functions in file stm32f4_discovery_audio_codec.c (Codec_Init(), Codec_Play() ...)
//   57    o Media Access Layer (MAL): which consists of functions allowing to access the media containing/
//   58      providing the audio file/stream. These functions are also included as local functions into
//   59      the stm32f4_discovery_audio_codec.c file (Audio_MAL_Init(), Audio_MAL_Play() ...)
//   60   Each set of functions (layer) may be implemented independently of the others and customized when 
//   61   needed.    
//   62 2. Modes description:
//   63 ---------------------
//   64      + AUDIO_MAL_MODE_NORMAL : is suitable when the audio file is in a memory location.
//   65      + AUDIO_MAL_MODE_CIRCULAR: is suitable when the audio data are read either from a 
//   66         memory location or from a device at real time (double buffer could be used).
//   67 3. DMA interrupts description:
//   68 ------------------------------
//   69      + AUDIO_IT_TC_ENABLE: Enable this define to use the DMA end of transfer interrupt.
//   70         then, a callback should be implemented by user to perform specific actions
//   71         when the DMA has finished the transfer.
//   72      + AUDIO_IT_HT_ENABLE: Enable this define to use the DMA end of half transfer interrupt.
//   73         then, a callback should be implemented by user to perform specific actions
//   74         when the DMA has reached the half of the buffer transfer (generally, it is useful 
//   75         to load the first half of buffer while DMA is loading from the second half).
//   76      + AUDIO_IT_ER_ENABLE: Enable this define to manage the cases of error on DMA transfer.
//   77 4. Known Limitations:
//   78 ---------------------
//   79    1- When using the Speaker, if the audio file quality is not high enough, the speaker output
//   80       may produce high and uncomfortable noise level. To avoid this issue, to use speaker
//   81       output properly, try to increase audio file sampling rate (typically higher than 48KHz).
//   82       This operation will lead to larger file size.
//   83    2- Communication with the audio codec (through I2C) may be corrupted if it is interrupted by some
//   84       user interrupt routines (in this case, interrupts could be disabled just before the start of 
//   85       communication then re-enabled when it is over). Note that this communication is only done at
//   86       the configuration phase (AUDIO_Init() or AUDIO_Stop()) and when Volume control modification is 
//   87       performed (AUDIO_VolumeCtl() or AUDIO_Mute()). When the audio data is played, no communication is 
//   88       required with the audio codec.
//   89   3- Parsing of audio file is not implemented (in order to determine audio file properties: Mono/Stereo, Data size, 
//   90      File size, Audio Frequency, Audio Data header size ...). The configuration is fixed for the given audio file.
//   91   4- Mono audio streaming is not supported (in order to play mono audio streams, each data should be sent twice 
//   92      on the I2S or should be duplicated on the source buffer. Or convert the stream in stereo before playing).
//   93   5- Supports only 16-bit audio data size.
//   94 */
//   95 
//   96 
//   97 /* Includes ------------------------------------------------------------------*/
//   98 #include "audio_codec.h"
//   99 #include "stm32746g_discovery.h"
//  100 #include "stm32f7xx_hal_i2s.h"
//  101 #include "audio.h"
//  102 #include "main.h"
//  103 
//  104 
//  105 /** 
//  106   *      This file includes the low layer driver for CS43L22 Audio Codec
//  107   */ 
//  108 
//  109 #define SPI_I2S_DMAReq_Tx               ((uint16_t)0x0002)
//  110 #define SPI_I2S_DMAReq_Rx               ((uint16_t)0x0001)
//  111 /* Mask for the bit EN of the I2S CFGR register */
//  112 #define I2S_ENABLE_MASK                 0x0400
//  113 /* Delay for the Codec to be correctly reset */
//  114 #define CODEC_RESET_DELAY               0x4FFF
//  115 /* The 7 bits Codec address (sent through I2C interface) */
//  116 #define CODEC_ADDRESS                   0x94  
//  117 #define CODEC_ADDRESS_R                   0x95
//  118 
//  119 
//  120 
//  121 /* This is an audio file stored in the Flash memory as a constant table of 16-bit data.
//  122     The audio format should be WAV (raw / PCM) 16-bits, Stereo (sampling rate may be modified) */
//  123 extern const uint16_t AUDIO_SAMPLE[];
//  124 extern __IO uint8_t XferCplt;
//  125 extern I2S_HandleTypeDef     hi2s3;
//  126 
//  127 #if DEBUG
//  128     extern uint8_t pUARTBuf[128];
//  129     extern UART_HandleTypeDef huart3;
//  130 #endif 
//  131 
//  132 /* This structure is declared global because it is handled by two different functions */

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//  133 DMA_InitTypeDef DMA_InitStructure; 
DMA_InitStructure:
        DS8 48

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//  134 DMA_InitTypeDef AUDIO_MAL_DMA_InitStructure;
AUDIO_MAL_DMA_InitStructure:
        DS8 48

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//  135 DMA_HandleTypeDef     DmaHandle;
DmaHandle:
        DS8 80

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//  136 I2C_HandleTypeDef     hi2c1,hi2c2;
hi2c1:
        DS8 60

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
hi2c2:
        DS8 60
//  137 

        SECTION `.data`:DATA:REORDER:NOROOT(2)
        DATA
//  138 uint32_t AudioTotalSize = 0xFFFF; /* This variable holds the total size of the audio file */
AudioTotalSize:
        DC32 65535

        SECTION `.data`:DATA:REORDER:NOROOT(2)
        DATA
//  139 uint32_t AudioRemSize   = 0xFFFF; /* This variable holds the remaining data in audio file */
AudioRemSize:
        DC32 65535

        SECTION `.data`:DATA:REORDER:NOROOT(2)
        DATA
//  140 __IO uint32_t  CODECTimeout = CODEC_LONG_TIMEOUT;   
CODECTimeout:
        DC32 1228800

        SECTION `.data`:DATA:REORDER:NOROOT(2)
        DATA
//  141 __IO uint32_t CurrAudioInterface = AUDIO_INTERFACE_I2S; //AUDIO_INTERFACE_DAC
CurrAudioInterface:
        DC32 1

        SECTION `.bss`:DATA:REORDER:NOROOT(0)
        DATA
//  142 __IO uint8_t OutputDev = 0;
OutputDev:
        DS8 1

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//  143 uint16_t *CurrentPos ;             /* This variable holds the current position of audio pointer */
CurrentPos:
        DS8 4

        SECTION `.data`:DATA:REORDER:NOROOT(0)
        DATA
//  144 uint8_t Volume=80;
Volume:
        DC8 80
//  145 
//  146 
//  147 /*-----------------------------------
//  148                            Audio Codec functions 
//  149                                     ------------------------------------------*/
//  150 static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq);
//  151 static uint32_t Codec_DeInit(void);
//  152 static uint32_t Codec_Play(void);
//  153 static uint32_t Codec_PauseResume(uint32_t Cmd);
//  154 static uint32_t Codec_Stop(uint32_t Cmd);
//  155 static uint32_t Codec_VolumeCtrl(uint8_t Volume);
//  156 static uint32_t Codec_Mute(uint32_t Cmd);
//  157 static void     Codec_CtrlInterface_Init(void);
//  158 static void     Codec_CtrlInterface_DeInit(void);
//  159 static void     Codec_AudioInterface_Init(uint32_t AudioFreq);
//  160 static void     Codec_AudioInterface_DeInit(void);
//  161 static void     Codec_Reset(void);
//  162 static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue);
//  163 static uint32_t Codec_ReadRegister(uint8_t RegisterAddr);
//  164 static void     Codec_GPIO_Init(void);
//  165 static void     Codec_GPIO_DeInit(void);
//  166 static void     Delay(__IO uint32_t nCount);
//  167 static void     I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
//  168 static void     SPI_I2S_DeInit(SPI_TypeDef* SPIx);
//  169 static void     DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
//  170 static void     SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);
//  171 static void     Audio_MAL_DeInit(void);
//  172 static void     Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr);
//  173 static void     Audio_MAL_Stop(void);
//  174 /*----------------------------------------------------------------------------*/
//  175 
//  176 /**
//  177   * @brief  Configure the audio peripherals.
//  178   * @param  OutputDevice: OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
//  179   *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
//  180   * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
//  181   * @param  AudioFreq: Audio frequency used to play the audio stream.
//  182   * @retval 0 if correct communication, else wrong communication
//  183   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock0 Using cfiCommon0
          CFI Function AUDIO_Init
        THUMB
//  184 uint32_t AUDIO_Init(uint16_t OutputDevice, uint8_t Vol, uint32_t AudioFreq)
//  185 {    
AUDIO_Init:
        PUSH     {R4-R6,LR}
          CFI R14 Frame(CFA, -4)
          CFI R6 Frame(CFA, -8)
          CFI R5 Frame(CFA, -12)
          CFI R4 Frame(CFA, -16)
          CFI CFA R13+16
        MOVS     R4,R0
        MOVS     R5,R1
        MOVS     R6,R2
//  186 	/* Perform low layer Codec initialization */
//  187 	if (Codec_Init(OutputDevice, VOLUME_CONVERT(Vol), AudioFreq)!=HAL_OK)
        LDR.W    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        CMP      R0,#+101
        BLT.N    ??AUDIO_Init_0
        MOVS     R1,#+100
        B.N      ??AUDIO_Init_1
??AUDIO_Init_0:
        LDR.W    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        MOVS     R1,#+255
        MULS     R0,R1,R0
        UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
        MOVS     R1,#+100
        SDIV     R1,R0,R1
??AUDIO_Init_1:
        MOVS     R2,R6
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        MOVS     R0,R4
        UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
          CFI FunCall Codec_Init
        BL       Codec_Init
//  188 	{
//  189             //BSP_LED_Toggle(LED2);
//  190 	}
//  191 	
//  192 	return 0;
        MOVS     R0,#+0
        POP      {R4-R6,PC}       ;; return
//  193 }
          CFI EndBlock cfiBlock0
//  194 
//  195 /**
//  196   * @brief  Deinitializes all the resources used by the codec (those initialized
//  197   *         by AUDIO_Init() function). 
//  198   * @param  None
//  199   * @retval 0 if correct communication, else wrong communication
//  200   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock1 Using cfiCommon0
          CFI Function AUDIO_DeInit
        THUMB
//  201 uint32_t AUDIO_DeInit(void)
//  202 { 
AUDIO_DeInit:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  203   /* DeInitialize the Media layer */
//  204   Audio_MAL_DeInit();
          CFI FunCall Audio_MAL_DeInit
        BL       Audio_MAL_DeInit
//  205   
//  206   /* DeInitialize Codec */  
//  207   Codec_DeInit();  
          CFI FunCall Codec_DeInit
        BL       Codec_DeInit
//  208   
//  209   return 0;
        MOVS     R0,#+0
        POP      {R1,PC}          ;; return
//  210 }
          CFI EndBlock cfiBlock1
//  211 
//  212 /**
//  213   * @brief  Starts playing audio stream from a data buffer for a determined size. 
//  214   * @param  pBuffer: Pointer to the buffer 
//  215   * @param  Size: Number of audio data BYTES.
//  216   * @retval 0 if correct communication, else wrong communication
//  217   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock2 Using cfiCommon0
          CFI Function AUDIO_Play
        THUMB
//  218 uint32_t AUDIO_Play(uint16_t* pBuffer, uint32_t Size)
//  219 {
AUDIO_Play:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
        MOVS     R4,R0
        MOVS     R5,R1
//  220   /* Set the total number of data to be played (count in half-word) */
//  221   AudioTotalSize = Size;
        LDR.W    R0,??DataTable11
        STR      R5,[R0, #+0]
//  222 
//  223   /* Call the audio Codec Play function */
//  224   Codec_Play();
          CFI FunCall Codec_Play
        BL       Codec_Play
//  225   
//  226   /* Update the Media layer and enable it for play */  
//  227   Audio_MAL_Play((uint32_t)pBuffer, (uint16_t)(DMA_MAX(Size/4)));
        LSRS     R0,R5,#+2
        CMP      R0,#+65536
        BCS.N    ??AUDIO_Play_0
        LSRS     R1,R5,#+2
        B.N      ??AUDIO_Play_1
??AUDIO_Play_0:
        MOVW     R1,#+65535
??AUDIO_Play_1:
        UXTH     R1,R1            ;; ZeroExt  R1,R1,#+16,#+16
        MOVS     R0,R4
          CFI FunCall Audio_MAL_Play
        BL       Audio_MAL_Play
//  228   
//  229   /* Update the remaining number of data to be played */
//  230   AudioRemSize = (Size/2) - DMA_MAX(AudioTotalSize)/2;//1 sop1hc: change "DMA_MAX(AudioTotalSize)" to "DMA_MAX(AudioTotalSize)/2"
        LDR.W    R0,??DataTable11
        LDR      R0,[R0, #+0]
        CMP      R0,#+65536
        BCS.N    ??AUDIO_Play_2
        LDR.W    R0,??DataTable11
        LDR      R0,[R0, #+0]
        B.N      ??AUDIO_Play_3
??AUDIO_Play_2:
        MOVW     R0,#+65535
??AUDIO_Play_3:
        LSRS     R1,R5,#+1
        SUBS     R0,R1,R0, LSR #+1
        LDR.W    R1,??DataTable12_1
        STR      R0,[R1, #+0]
//  231   
//  232   /* Update the current audio pointer position */
//  233   CurrentPos = pBuffer + DMA_MAX(AudioTotalSize);
        LDR.W    R0,??DataTable11
        LDR      R0,[R0, #+0]
        CMP      R0,#+65536
        BCS.N    ??AUDIO_Play_4
        LDR.W    R0,??DataTable11
        LDR      R0,[R0, #+0]
        B.N      ??AUDIO_Play_5
??AUDIO_Play_4:
        MOVW     R0,#+65535
??AUDIO_Play_5:
        ADDS     R0,R4,R0, LSL #+1
        LDR.W    R1,??DataTable15
        STR      R0,[R1, #+0]
//  234   
//  235   return 0;
        MOVS     R0,#+0
        POP      {R1,R4,R5,PC}    ;; return
//  236 }
          CFI EndBlock cfiBlock2
//  237 
//  238 /**
//  239   * @brief  This function Pauses or Resumes the audio file stream. In case
//  240   *         of using DMA, the DMA Pause feature is used. In all cases the I2S 
//  241   *         peripheral is disabled. 
//  242   * 
//  243   * @WARNING When calling AUDIO_PauseResume() function for pause, only
//  244   *          this function should be called for resume (use of AUDIO_Play() 
//  245   *          function for resume could lead to unexpected behavior).
//  246   * 
//  247   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
//  248   *         from 0) to resume. 
//  249   * @retval 0 if correct communication, else wrong communication
//  250   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock3 Using cfiCommon0
          CFI Function AUDIO_PauseResume
        THUMB
//  251 uint32_t AUDIO_PauseResume(uint32_t Cmd)
//  252 {    
AUDIO_PauseResume:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVS     R4,R0
//  253   /* Call the Audio Codec Pause/Resume function */
//  254   if (Codec_PauseResume(Cmd) != 0)
        MOVS     R0,R4
          CFI FunCall Codec_PauseResume
        BL       Codec_PauseResume
        CMP      R0,#+0
        BEQ.N    ??AUDIO_PauseResume_0
//  255   {
//  256     return 1;
        MOVS     R0,#+1
        B.N      ??AUDIO_PauseResume_1
//  257   }
//  258   else
//  259   {
//  260     /* Call the Media layer pause/resume function */
//  261     Audio_MAL_PauseResume(Cmd, 0);
??AUDIO_PauseResume_0:
        MOVS     R1,#+0
        MOVS     R0,R4
          CFI FunCall Audio_MAL_PauseResume
        BL       Audio_MAL_PauseResume
//  262     
//  263     /* Return 0 if all operations are OK */
//  264     return 0;
        MOVS     R0,#+0
??AUDIO_PauseResume_1:
        POP      {R4,PC}          ;; return
//  265   }
//  266 }
          CFI EndBlock cfiBlock3
//  267 
//  268 /**
//  269   * @brief  Stops audio playing and Power down the Audio Codec. 
//  270   * @param  Option: could be one of the following parameters 
//  271   *           - CODEC_PDWN_SW: for software power off (by writing registers). 
//  272   *                            Then no need to reconfigure the Codec after power on.
//  273   *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
//  274   *                            Then need to reconfigure the Codec after power on.  
//  275   * @retval 0 if correct communication, else wrong communication
//  276   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock4 Using cfiCommon0
          CFI Function AUDIO_Stop
        THUMB
//  277 uint32_t AUDIO_Stop(uint32_t Option)
//  278 {
AUDIO_Stop:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVS     R4,R0
//  279   /* Call Audio Codec Stop function */
//  280   if (Codec_Stop(Option) != 0)
        MOVS     R0,R4
          CFI FunCall Codec_Stop
        BL       Codec_Stop
        CMP      R0,#+0
        BEQ.N    ??AUDIO_Stop_0
//  281   {
//  282     return 1;
        MOVS     R0,#+1
        B.N      ??AUDIO_Stop_1
//  283   }
//  284   else
//  285   {
//  286     /* Call Media layer Stop function */
//  287     Audio_MAL_Stop();
??AUDIO_Stop_0:
          CFI FunCall Audio_MAL_Stop
        BL       Audio_MAL_Stop
//  288     
//  289     /* Update the remaining data number */
//  290     AudioRemSize = AudioTotalSize;    
        LDR.W    R0,??DataTable11
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable12_1
        STR      R0,[R1, #+0]
//  291     
//  292     /* Return 0 when all operations are correctly done */
//  293     return 0;
        MOVS     R0,#+0
??AUDIO_Stop_1:
        POP      {R4,PC}          ;; return
//  294   }
//  295 }
          CFI EndBlock cfiBlock4
//  296 
//  297 /**
//  298   * @brief  Controls the current audio volume level. 
//  299   * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
//  300   *         Mute and 100 for Max volume level).
//  301   * @retval 0 if correct communication, else wrong communication
//  302   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock5 Using cfiCommon0
          CFI Function AUDIO_VolumeCtl
        THUMB
//  303 uint32_t AUDIO_VolumeCtl(uint8_t Vol)
//  304 {
AUDIO_VolumeCtl:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVS     R4,R0
//  305   /* Call the codec volume control function with converted volume value */
//  306   return (Codec_VolumeCtrl(VOLUME_CONVERT(Vol)));
        LDR.W    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        CMP      R0,#+101
        BLT.N    ??AUDIO_VolumeCtl_0
        MOVS     R0,#+100
        B.N      ??AUDIO_VolumeCtl_1
??AUDIO_VolumeCtl_0:
        LDR.W    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        MOVS     R1,#+255
        MULS     R0,R1,R0
        UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
        MOVS     R1,#+100
        SDIV     R0,R0,R1
??AUDIO_VolumeCtl_1:
        UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
          CFI FunCall Codec_VolumeCtrl
        BL       Codec_VolumeCtrl
        POP      {R4,PC}          ;; return
//  307 }
          CFI EndBlock cfiBlock5
//  308 
//  309 /**
//  310   * @brief  Enables or disables the MUTE mode by software 
//  311   * @param  Command: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to 
//  312   *         unmute the codec and restore previous volume level.
//  313   * @retval 0 if correct communication, else wrong communication
//  314   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock6 Using cfiCommon0
          CFI Function AUDIO_Mute
        THUMB
//  315 uint32_t AUDIO_Mute(uint32_t Cmd)
//  316 { 
AUDIO_Mute:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVS     R4,R0
//  317   /* Call the Codec Mute function */
//  318   return (Codec_Mute(Cmd));
        MOVS     R0,R4
          CFI FunCall Codec_Mute
        BL       Codec_Mute
        POP      {R4,PC}          ;; return
//  319 }
          CFI EndBlock cfiBlock6
//  320 
//  321 
//  322 /**
//  323   * @brief  This function handles main I2S interrupt. 
//  324   * @param  None
//  325   * @retval 0 if correct communication, else wrong communication
//  326   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock7 Using cfiCommon0
          CFI Function DMA1_Stream7_IRQHandler
        THUMB
//  327 void DMA1_Stream7_IRQHandler(void)
//  328 { 
DMA1_Stream7_IRQHandler:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  329 	/* Transfer Complete Interrupt management ***********************************/
//  330 	  if(__HAL_DMA_GET_FLAG(hi2s3.hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(hi2s3.hdmatx)) != RESET)
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable16  ;; 0x40026459
        CMP      R0,R1
        BCC.W    ??DMA1_Stream7_IRQHandler_0
        LDR.W    R0,??DataTable16_1  ;; 0x40026404
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_1  ;; 0x40026010
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_1
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_1:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_2  ;; 0x40026410
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_3
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_3:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_3  ;; 0x40026070
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_4
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_4:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_4  ;; 0x40026470
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_5
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_5:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_5  ;; 0x40026028
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_6
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_6:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_6  ;; 0x40026428
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_7
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_7:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_7  ;; 0x40026088
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_8
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_8:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_8  ;; 0x40026488
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_9
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_9:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_9  ;; 0x40026040
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_10
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_10:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_10  ;; 0x40026440
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_11
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_11:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18  ;; 0x400260a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_12
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_12:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18_1  ;; 0x400264a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_13
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_2
??DMA1_Stream7_IRQHandler_13:
        MOVS     R1,#+134217728
??DMA1_Stream7_IRQHandler_2:
        ANDS     R0,R1,R0
        B.N      ??DMA1_Stream7_IRQHandler_14
??DMA1_Stream7_IRQHandler_0:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18_2  ;; 0x400260b9
        CMP      R0,R1
        BCC.W    ??DMA1_Stream7_IRQHandler_15
        LDR.W    R0,??DataTable18_3  ;; 0x40026400
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_1  ;; 0x40026010
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_16
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_16:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_2  ;; 0x40026410
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_18
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_18:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_3  ;; 0x40026070
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_19
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_19:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_4  ;; 0x40026470
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_20
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_20:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_5  ;; 0x40026028
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_21
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_21:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_6  ;; 0x40026428
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_22
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_22:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_7  ;; 0x40026088
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_23
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_23:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_8  ;; 0x40026488
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_24
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_24:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_9  ;; 0x40026040
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_25
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_25:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_10  ;; 0x40026440
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_26
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_26:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18  ;; 0x400260a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_27
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_27:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18_1  ;; 0x400264a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_28
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_17
??DMA1_Stream7_IRQHandler_28:
        MOVS     R1,#+134217728
??DMA1_Stream7_IRQHandler_17:
        ANDS     R0,R1,R0
        B.N      ??DMA1_Stream7_IRQHandler_14
??DMA1_Stream7_IRQHandler_15:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable20  ;; 0x40026059
        CMP      R0,R1
        BCC.W    ??DMA1_Stream7_IRQHandler_29
        LDR.W    R0,??DataTable20_1  ;; 0x40026004
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_1  ;; 0x40026010
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_30
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_30:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_2  ;; 0x40026410
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_32
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_32:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_3  ;; 0x40026070
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_33
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_33:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_4  ;; 0x40026470
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_34
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_34:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_5  ;; 0x40026028
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_35
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_35:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_6  ;; 0x40026428
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_36
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_36:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_7  ;; 0x40026088
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_37
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_37:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_8  ;; 0x40026488
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_38
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_38:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_9  ;; 0x40026040
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_39
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_39:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_10  ;; 0x40026440
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_40
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_40:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18  ;; 0x400260a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_41
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_41:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18_1  ;; 0x400264a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_42
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_31
??DMA1_Stream7_IRQHandler_42:
        MOVS     R1,#+134217728
??DMA1_Stream7_IRQHandler_31:
        ANDS     R0,R1,R0
        B.N      ??DMA1_Stream7_IRQHandler_14
??DMA1_Stream7_IRQHandler_29:
        LDR.W    R0,??DataTable21  ;; 0x40026000
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_1  ;; 0x40026010
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_43
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_43:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_2  ;; 0x40026410
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_45
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_45:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_3  ;; 0x40026070
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_46
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_46:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_4  ;; 0x40026470
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_47
        MOVS     R1,#+32
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_47:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_5  ;; 0x40026028
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_48
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_48:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_6  ;; 0x40026428
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_49
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_49:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_7  ;; 0x40026088
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_50
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_50:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_8  ;; 0x40026488
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_51
        MOV      R1,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_51:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_9  ;; 0x40026040
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_52
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_52:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable17_10  ;; 0x40026440
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_53
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_53:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18  ;; 0x400260a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_54
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_54:
        LDR.W    R1,??DataTable17
        LDR      R1,[R1, #+48]
        LDR      R1,[R1, #+0]
        LDR.W    R2,??DataTable18_1  ;; 0x400264a0
        CMP      R1,R2
        BNE.N    ??DMA1_Stream7_IRQHandler_55
        MOVS     R1,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_44
??DMA1_Stream7_IRQHandler_55:
        MOVS     R1,#+134217728
??DMA1_Stream7_IRQHandler_44:
        ANDS     R0,R1,R0
??DMA1_Stream7_IRQHandler_14:
        CMP      R0,#+0
        BEQ.W    ??DMA1_Stream7_IRQHandler_56
//  331 	  {
//  332             if(__HAL_DMA_GET_IT_SOURCE(hi2s3.hdmatx, DMA_IT_TC) != RESET)
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR      R0,[R0, #+0]
        LSLS     R0,R0,#+27
        BPL.W    ??DMA1_Stream7_IRQHandler_56
//  333             {
//  334 
//  335 			    //if((DmaHandle.Instance->CR & DMA_SxCR_CIRC) == 0)
//  336 		        //{
//  337 		        //  /* Disable the transfer complete interrupt */
//  338 		        //  __HAL_DMA_DISABLE_IT(&DmaHandle, DMA_IT_TC);
//  339 		        //}
//  340                 //if(((hi2s3.hdmatx->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0)
//  341                 {
//  342                 
//  343                     /* Clear the transfer complete flag */
//  344                     __HAL_DMA_CLEAR_FLAG(hi2s3.hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(hi2s3.hdmatx));
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable16  ;; 0x40026459
        CMP      R0,R1
        BCC.W    ??DMA1_Stream7_IRQHandler_57
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_1  ;; 0x40026010
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_58
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_58:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_2  ;; 0x40026410
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_60
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_60:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_3  ;; 0x40026070
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_61
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_61:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_4  ;; 0x40026470
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_62
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_62:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_5  ;; 0x40026028
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_63
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_63:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_6  ;; 0x40026428
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_64
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_64:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_7  ;; 0x40026088
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_65
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_65:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_8  ;; 0x40026488
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_66
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_66:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_9  ;; 0x40026040
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_67
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_67:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_10  ;; 0x40026440
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_68
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_68:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18  ;; 0x400260a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_69
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_69:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18_1  ;; 0x400264a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_70
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_59
??DMA1_Stream7_IRQHandler_70:
        MOVS     R0,#+134217728
??DMA1_Stream7_IRQHandler_59:
        LDR.W    R1,??DataTable21_1  ;; 0x4002640c
        STR      R0,[R1, #+0]
        B.N      ??DMA1_Stream7_IRQHandler_71
??DMA1_Stream7_IRQHandler_57:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18_2  ;; 0x400260b9
        CMP      R0,R1
        BCC.W    ??DMA1_Stream7_IRQHandler_72
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_1  ;; 0x40026010
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_73
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_73:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_2  ;; 0x40026410
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_75
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_75:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_3  ;; 0x40026070
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_76
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_76:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_4  ;; 0x40026470
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_77
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_77:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_5  ;; 0x40026028
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_78
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_78:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_6  ;; 0x40026428
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_79
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_79:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_7  ;; 0x40026088
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_80
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_80:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_8  ;; 0x40026488
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_81
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_81:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_9  ;; 0x40026040
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_82
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_82:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_10  ;; 0x40026440
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_83
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_83:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18  ;; 0x400260a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_84
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_84:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18_1  ;; 0x400264a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_85
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_74
??DMA1_Stream7_IRQHandler_85:
        MOVS     R0,#+134217728
??DMA1_Stream7_IRQHandler_74:
        LDR.W    R1,??DataTable23  ;; 0x40026408
        STR      R0,[R1, #+0]
        B.N      ??DMA1_Stream7_IRQHandler_71
??DMA1_Stream7_IRQHandler_72:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable20  ;; 0x40026059
        CMP      R0,R1
        BCC.W    ??DMA1_Stream7_IRQHandler_86
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_1  ;; 0x40026010
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_87
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_87:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_2  ;; 0x40026410
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_89
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_89:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_3  ;; 0x40026070
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_90
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_90:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_4  ;; 0x40026470
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_91
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_91:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_5  ;; 0x40026028
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_92
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_92:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_6  ;; 0x40026428
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_93
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_93:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_7  ;; 0x40026088
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_94
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_94:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_8  ;; 0x40026488
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_95
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_95:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_9  ;; 0x40026040
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_96
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_96:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_10  ;; 0x40026440
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_97
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_97:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18  ;; 0x400260a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_98
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_98:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18_1  ;; 0x400264a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_99
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_88
??DMA1_Stream7_IRQHandler_99:
        MOVS     R0,#+134217728
??DMA1_Stream7_IRQHandler_88:
        LDR.W    R1,??DataTable25  ;; 0x4002600c
        STR      R0,[R1, #+0]
        B.N      ??DMA1_Stream7_IRQHandler_71
??DMA1_Stream7_IRQHandler_86:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_1  ;; 0x40026010
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_100
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_100:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_2  ;; 0x40026410
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_102
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_102:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_3  ;; 0x40026070
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_103
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_103:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_4  ;; 0x40026470
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_104
        MOVS     R0,#+32
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_104:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_5  ;; 0x40026028
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_105
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_105:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_6  ;; 0x40026428
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_106
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_106:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_7  ;; 0x40026088
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_107
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_107:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_8  ;; 0x40026488
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_108
        MOV      R0,#+2048
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_108:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_9  ;; 0x40026040
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_109
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_109:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable17_10  ;; 0x40026440
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_110
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_110:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18  ;; 0x400260a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_111
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_111:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+48]
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable18_1  ;; 0x400264a0
        CMP      R0,R1
        BNE.N    ??DMA1_Stream7_IRQHandler_112
        MOVS     R0,#+2097152
        B.N      ??DMA1_Stream7_IRQHandler_101
??DMA1_Stream7_IRQHandler_112:
        MOVS     R0,#+134217728
??DMA1_Stream7_IRQHandler_101:
        LDR.W    R1,??DataTable25_1  ;; 0x40026008
        STR      R0,[R1, #+0]
//  345 
//  346 					 /* Update error code */
//  347 					 DmaHandle.ErrorCode |= HAL_DMA_ERROR_NONE;
??DMA1_Stream7_IRQHandler_71:
        LDR.W    R0,??DataTable25_2
        LDR      R0,[R0, #+76]
        LDR.W    R1,??DataTable25_2
        STR      R0,[R1, #+76]
//  348 					 
//  349 					 /* Change the DMA state */
//  350 					 DmaHandle.State = HAL_DMA_STATE_READY_MEM0;
        MOVS     R0,#+17
        LDR.W    R1,??DataTable25_2
        STRB     R0,[R1, #+53]
//  351 
//  352 					 HAL_I2S_TxCpltCallback(&hi2s3);
        LDR.W    R0,??DataTable17
          CFI FunCall HAL_I2S_TxCpltCallback
        BL       HAL_I2S_TxCpltCallback
//  353 					 
//  354                          /* Process Unlocked */
//  355                      __HAL_UNLOCK(&DmaHandle);  
        MOVS     R0,#+0
        LDR.W    R1,??DataTable25_2
        STRB     R0,[R1, #+52]
//  356                       
//  357                 }
//  358 
//  359 
//  360             }
//  361           }
//  362 		
//  363        //HAL_DMA_IRQHandler(hi2s3.hdmatx);
//  364 }
??DMA1_Stream7_IRQHandler_56:
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock7
//  365 
//  366 /**
//  367   * @brief  This function handles main DAC interrupt. 
//  368   * @param  None
//  369   * @retval None
//  370   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock8 Using cfiCommon0
          CFI Function DMA1_Stream0_IRQHandler
          CFI NoCalls
        THUMB
//  371 void DMA1_Stream0_IRQHandler(void)
//  372 {
//  373   //DAC is not used any more
//  374   //Audio_MAL_IRQHandler();
//  375 }
DMA1_Stream0_IRQHandler:
        BX       LR               ;; return
          CFI EndBlock cfiBlock8
//  376 
//  377 /**
//  378   * @brief  I2S interrupt management
//  379   * @param  None
//  380   * @retval None
//  381   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock9 Using cfiCommon0
          CFI Function SPI3_IRQHandler
          CFI NoCalls
        THUMB
//  382 void SPI3_IRQHandler(void)
//  383 {
//  384   /* Check on the I2S TXE flag */  
//  385   if (__HAL_SPI_GET_FLAG(&hi2s3, SPI_IT_TXE) != RESET)
SPI3_IRQHandler:
        LDR.W    R0,??DataTable17
        LDR      R0,[R0, #+0]
        LDR      R0,[R0, #+8]
//  386   { 
//  387    
//  388     /* Send dummy data on I2S to avoid the underrun condition */
//  389      //SPI_I2S_SendData(CODEC_I2S, AUDIO_GetSampleCallBack()); 
//  390   }
//  391 }
        BX       LR               ;; return
          CFI EndBlock cfiBlock9
//  392 /*========================
//  393                 CS43L22 Audio Codec Control Functions
//  394                                                 ==============================*/
//  395 /**
//  396   * @brief  Initializes the audio codec and all related interfaces (control 
//  397   *         interface: I2C and audio interface: I2S)
//  398   * @param  OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
//  399   *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
//  400   * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
//  401   * @param  AudioFreq: Audio frequency used to play the audio stream.
//  402   * @retval 0 if correct communication, else wrong communication
//  403   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock10 Using cfiCommon0
          CFI Function Codec_Init
        THUMB
//  404 static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Vol, uint32_t AudioFreq)
//  405 {
Codec_Init:
        PUSH     {R4-R8,LR}
          CFI R14 Frame(CFA, -4)
          CFI R8 Frame(CFA, -8)
          CFI R7 Frame(CFA, -12)
          CFI R6 Frame(CFA, -16)
          CFI R5 Frame(CFA, -20)
          CFI R4 Frame(CFA, -24)
          CFI CFA R13+24
        MOVS     R4,R0
        MOVS     R5,R1
        MOVS     R6,R2
//  406   uint32_t counter = 0; 
        MOVS     R7,#+0
//  407   uint32_t stReadReg;
//  408 
//  409   /* Configure the Codec related IOs */
//  410   Codec_GPIO_Init();   //only reset Pin configuration
          CFI FunCall Codec_GPIO_Init
        BL       Codec_GPIO_Init
//  411   
//  412   /* Reset the Codec Registers */
//  413   Codec_Reset(); //  OFF ON the oin reset
          CFI FunCall Codec_Reset
        BL       Codec_Reset
//  414 
//  415   /* Initialize the Control interface of the Audio Codec */
//  416   Codec_CtrlInterface_Init();     // I2C1 pin configuration
          CFI FunCall Codec_CtrlInterface_Init
        BL       Codec_CtrlInterface_Init
//  417 
//  418   //HAL_I2C_IsDeviceReady(&hi2c1, CODEC_ADDRESS, 20, 1000);
//  419   
//  420   /* Keep Codec powered OFF */
//  421   counter += Codec_WriteRegister(0x02, 0x01);  
        MOVS     R1,#+1
        MOVS     R0,#+2
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  422 
//  423   //1. Write 0x99 to register 0x00.
//  424   counter += Codec_WriteRegister(0x00, 0x99); 
        MOVS     R1,#+153
        MOVS     R0,#+0
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  425   //2. Write 0x80 to register 0x47.
//  426   counter += Codec_WriteRegister(0x47, 0x08); 
        MOVS     R1,#+8
        MOVS     R0,#+71
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  427 
//  428   //3. Write 1b to bit 7 in register 0x32. 
//  429   stReadReg = Codec_ReadRegister(0x32);
        MOVS     R0,#+50
          CFI FunCall Codec_ReadRegister
        BL       Codec_ReadRegister
        MOV      R8,R0
//  430   counter += Codec_WriteRegister(0x32, (uint8_t)(0x40|stReadReg)); 
        ORRS     R1,R8,#0x40
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        MOVS     R0,#+50
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  431   //4. Write 0b to bit 7 in register 0x32. 
//  432     counter += Codec_WriteRegister(0x32, (uint8_t)(0xBF&stReadReg)); 
        ANDS     R1,R8,#0xBF
        MOVS     R0,#+50
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  433   //5. Write 0x00 to register 0x00.
//  434     counter += Codec_WriteRegister(0x00, 0x00); 
        MOVS     R1,#+0
        MOVS     R0,#+0
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  435   
//  436   counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
        MOVS     R1,#+175
        MOVS     R0,#+4
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  437   OutputDev = 0xAF;
        MOVS     R0,#+175
        LDR.W    R1,??DataTable25_3
        STRB     R0,[R1, #+0]
//  438   
//  439 
//  440   
//  441   /* Clock configuration: Auto detection */  
//  442   counter += Codec_WriteRegister(0x05, 0x81);//0x81
        MOVS     R1,#+129
        MOVS     R0,#+5
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  443   //AUTO SPEED1 SPEED0 32k_GROUP VIDEOCLK RATIO1 RATIO0 MCLKDIV2
//  444   //
//  445   /* Set the Slave Mode and the audio Standard */  
//  446   counter += Codec_WriteRegister(0x06, 0x0B);//CODEC_STANDARD 0x0B
        MOVS     R1,#+11
        MOVS     R0,#+6
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  447   //M/S INV_SCLK Reserved DSP DACDIF1 DACDIF0 AWL1 AWL0  
//  448   //DACDIF[1:0]: 10 -> Right Justified
//  449   //AWL[1:0]: 11      -> 16-bit data
//  450       
//  451   /* Set the Master volume */
//  452   Codec_VolumeCtrl(Vol);
        MOVS     R0,R5
        UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
          CFI FunCall Codec_VolumeCtrl
        BL       Codec_VolumeCtrl
//  453   
//  454   /* Power on the Codec */
//  455   counter += Codec_WriteRegister(0x02, 0x9E);  
        MOVS     R1,#+158
        MOVS     R0,#+2
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  456   
//  457   /* Additional configuration for the CODEC. These configurations are done to reduce
//  458       the time needed for the Codec to power off. If these configurations are removed, 
//  459       then a long delay should be added between powering off the Codec and switching 
//  460       off the I2S peripheral MCLK clock (which is the operating clock for Codec).
//  461       If this delay is not inserted, then the codec will not shut down properly and
//  462       it results in high noise after shut down. */
//  463   
//  464   /* Disable the analog soft ramp */
//  465   counter += Codec_WriteRegister(0x0A, 0x00);
        MOVS     R1,#+0
        MOVS     R0,#+10
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  466 
//  467 	/* Disable the digital soft ramp */
//  468 	//counter += Codec_WriteRegister(0x0E, 0x04);
//  469 
//  470   /* Disable the limiter attack level */
//  471   counter += Codec_WriteRegister(0x27, 0x00);
        MOVS     R1,#+0
        MOVS     R0,#+39
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  472   /* Adjust Bass and Treble levels */
//  473   counter += Codec_WriteRegister(0x1F, 0x0F);
        MOVS     R1,#+15
        MOVS     R0,#+31
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  474   /* Adjust PCM volume level */
//  475   counter += Codec_WriteRegister(0x1A, 0x0A);
        MOVS     R1,#+10
        MOVS     R0,#+26
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  476   counter += Codec_WriteRegister(0x1B, 0x0A);
        MOVS     R1,#+10
        MOVS     R0,#+27
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R7
        MOVS     R7,R0
//  477 
//  478 #if 0
//  479 	  for (uint8_t i=0x00;i<=0x34;i++)
//  480 	  {
//  481 		   uint8_t test;
//  482 			test = Codec_ReadRegister(i);
//  483 			sprintf((char *)pUARTBuf,"REG[%x]:VAL[%x]\r\n",i,test);
//  484 			while(HAL_UART_Transmit(&huart3,pUARTBuf,30,1000));
//  485 	  }
//  486 #endif
//  487 
//  488   //codec_sendBeep();
//  489   /* Configure the I2S peripheral */
//  490   Codec_AudioInterface_Init(AudioFreq);  //I2S3 is using
        MOVS     R0,R6
          CFI FunCall Codec_AudioInterface_Init
        BL       Codec_AudioInterface_Init
//  491 
//  492   /* Return communication control value */
//  493   return counter;  
        MOVS     R0,R7
        POP      {R4-R8,PC}       ;; return
//  494 }
          CFI EndBlock cfiBlock10
//  495 
//  496 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock11 Using cfiCommon0
          CFI Function codec_sendBeep
        THUMB
//  497 void codec_sendBeep(void)
//  498 {
codec_sendBeep:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  499 	Codec_WriteRegister(0x1E, 0x00);
        MOVS     R1,#+0
        MOVS     R0,#+30
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
//  500 	Codec_WriteRegister(0x1E, 0x40);
        MOVS     R1,#+64
        MOVS     R0,#+30
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
//  501 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock11
//  502 
//  503 /**
//  504   * @brief  Restore the audio codec state to default state and free all used 
//  505   *         resources.
//  506   * @param  None
//  507   * @retval 0 if correct communication, else wrong communication
//  508   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock12 Using cfiCommon0
          CFI Function Codec_DeInit
        THUMB
//  509 static uint32_t Codec_DeInit(void)
//  510 {
Codec_DeInit:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
//  511   uint32_t counter = 0; 
        MOVS     R4,#+0
//  512 
//  513   /* Reset the Codec Registers */
//  514   Codec_Reset();  
          CFI FunCall Codec_Reset
        BL       Codec_Reset
//  515   
//  516   /* Keep Codec powered OFF */
//  517   counter += Codec_WriteRegister(0x02, 0x01);    
        MOVS     R1,#+1
        MOVS     R0,#+2
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R4
        MOVS     R4,R0
//  518   
//  519   /* Deinitialize all use GPIOs */
//  520   Codec_GPIO_DeInit();
          CFI FunCall Codec_GPIO_DeInit
        BL       Codec_GPIO_DeInit
//  521 
//  522   /* Disable the Codec control interface */
//  523   Codec_CtrlInterface_DeInit();
          CFI FunCall Codec_CtrlInterface_DeInit
        BL       Codec_CtrlInterface_DeInit
//  524   
//  525   /* Deinitialize the Codec audio interface (I2S) */
//  526   Codec_AudioInterface_DeInit(); 
          CFI FunCall Codec_AudioInterface_DeInit
        BL       Codec_AudioInterface_DeInit
//  527   
//  528   /* Return communication control value */
//  529   return counter;  
        MOVS     R0,R4
        POP      {R4,PC}          ;; return
//  530 }
          CFI EndBlock cfiBlock12
//  531 
//  532 /**
//  533   * @brief  Start the audio Codec play feature.
//  534   * @note   For this codec no Play options are required.
//  535   * @param  None
//  536   * @retval 0 if correct communication, else wrong communication
//  537   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock13 Using cfiCommon0
          CFI Function Codec_Play
          CFI NoCalls
        THUMB
//  538 static uint32_t Codec_Play(void)
//  539 {
//  540   /* 
//  541      No actions required on Codec level for play command
//  542      */  
//  543 
//  544   /* Return communication control value */
//  545   return 0;  
Codec_Play:
        MOVS     R0,#+0
        BX       LR               ;; return
//  546 }
          CFI EndBlock cfiBlock13
//  547 
//  548 /**
//  549   * @brief  Pauses and resumes playing on the audio codec.
//  550   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
//  551   *         from 0) to resume. 
//  552   * @retval 0 if correct communication, else wrong communication
//  553   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock14 Using cfiCommon0
          CFI Function Codec_PauseResume
        THUMB
//  554 static uint32_t Codec_PauseResume(uint32_t Cmd)
//  555 {
Codec_PauseResume:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
        MOVS     R4,R0
//  556   uint32_t counter = 0;   
        MOVS     R5,#+0
//  557   
//  558   /* Pause the audio file playing */
//  559   if (Cmd == AUDIO_PAUSE)
        CMP      R4,#+0
        BNE.N    ??Codec_PauseResume_0
//  560   { 
//  561     /* Mute the output first */
//  562     counter += Codec_Mute(AUDIO_MUTE_ON);
        MOVS     R0,#+1
          CFI FunCall Codec_Mute
        BL       Codec_Mute
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  563 
//  564     /* Put the Codec in Power save mode */    
//  565     counter += Codec_WriteRegister(0x02, 0x01);    
        MOVS     R1,#+1
        MOVS     R0,#+2
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
        B.N      ??Codec_PauseResume_1
//  566   }
//  567   else /* AUDIO_RESUME */
//  568   {
//  569     /* Unmute the output first */
//  570     counter += Codec_Mute(AUDIO_MUTE_OFF);
??Codec_PauseResume_0:
        MOVS     R0,#+0
          CFI FunCall Codec_Mute
        BL       Codec_Mute
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  571     
//  572     counter += Codec_WriteRegister(0x04, OutputDev);
        LDR.W    R0,??DataTable25_3
        LDRB     R1,[R0, #+0]
        MOVS     R0,#+4
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  573     
//  574     /* Exit the Power save mode */
//  575     counter += Codec_WriteRegister(0x02, 0x9E); 
        MOVS     R1,#+158
        MOVS     R0,#+2
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  576   }
//  577 
//  578   return counter;
??Codec_PauseResume_1:
        MOVS     R0,R5
        POP      {R1,R4,R5,PC}    ;; return
//  579 }
          CFI EndBlock cfiBlock14
//  580 
//  581 /**
//  582   * @brief  Stops audio Codec playing. It powers down the codec.
//  583   * @param  CodecPdwnMode: selects the  power down mode.
//  584   *          - CODEC_PDWN_SW: only mutes the audio codec. When resuming from this 
//  585   *                           mode the codec keeps the previous initialization
//  586   *                           (no need to re-Initialize the codec registers).
//  587   *          - CODEC_PDWN_HW: Physically power down the codec. When resuming from this
//  588   *                           mode, the codec is set to default configuration 
//  589   *                           (user should re-Initialize the codec in order to 
//  590   *                            play again the audio stream).
//  591   * @retval 0 if correct communication, else wrong communication
//  592   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock15 Using cfiCommon0
          CFI Function Codec_Stop
        THUMB
//  593 static uint32_t Codec_Stop(uint32_t CodecPdwnMode)
//  594 {
Codec_Stop:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
        MOVS     R4,R0
//  595   uint32_t counter = 0;   
        MOVS     R5,#+0
//  596 
//  597   /* Mute the output first */
//  598   Codec_Mute(AUDIO_MUTE_ON);
        MOVS     R0,#+1
          CFI FunCall Codec_Mute
        BL       Codec_Mute
//  599   
//  600   if (CodecPdwnMode == CODEC_PDWN_SW)
        CMP      R4,#+2
        BNE.N    ??Codec_Stop_0
//  601   {    
//  602     /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
//  603     counter += Codec_WriteRegister(0x02, 0x9F);
        MOVS     R1,#+159
        MOVS     R0,#+2
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
        B.N      ??Codec_Stop_1
//  604   }
//  605   else /* CODEC_PDWN_HW */
//  606   { 
//  607     /* Power down the DAC components */
//  608     counter += Codec_WriteRegister(0x02, 0x9F);
??Codec_Stop_0:
        MOVS     R1,#+159
        MOVS     R0,#+2
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  609     
//  610     /* Wait at least 100us */
//  611     Delay(0xFFF);
        MOVW     R0,#+4095
          CFI FunCall Delay
        BL       Delay
//  612     
//  613     /* Reset The pin */
//  614     HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
        MOVS     R2,#+0
        MOVS     R1,#+16
        LDR.W    R0,??DataTable25_4  ;; 0x40020c00
          CFI FunCall HAL_GPIO_WritePin
        BL       HAL_GPIO_WritePin
//  615   }
//  616   
//  617   return counter;    
??Codec_Stop_1:
        MOVS     R0,R5
        POP      {R1,R4,R5,PC}    ;; return
//  618 }
          CFI EndBlock cfiBlock15
//  619 
//  620 /**
//  621   * @brief  Sets higher or lower the codec volume level.
//  622   * @param  Volume: a byte value from 0 to 255 (refer to codec registers 
//  623   *         description for more details).
//  624   * @retval 0 if correct communication, else wrong communication
//  625   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock16 Using cfiCommon0
          CFI Function Codec_VolumeCtrl
        THUMB
//  626 static uint32_t Codec_VolumeCtrl(uint8_t Vol)
//  627 {
Codec_VolumeCtrl:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
        MOVS     R4,R0
//  628   uint32_t counter = 0;
        MOVS     R5,#+0
//  629   
//  630   if (Volume > 0xE6)
        LDR.N    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        CMP      R0,#+231
        BLT.N    ??Codec_VolumeCtrl_0
//  631   {
//  632     /* Set the Master volume */
//  633     counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
        LDR.N    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        ADDS     R1,R0,#+25
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        MOVS     R0,#+32
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  634     counter += Codec_WriteRegister(0x21, Volume - 0xE7);     
        LDR.N    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        ADDS     R1,R0,#+25
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        MOVS     R0,#+33
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
        B.N      ??Codec_VolumeCtrl_1
//  635   }
//  636   else
//  637   {
//  638     /* Set the Master volume */
//  639     counter += Codec_WriteRegister(0x20, Volume + 0x19); 
??Codec_VolumeCtrl_0:
        LDR.N    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        ADDS     R1,R0,#+25
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        MOVS     R0,#+32
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  640     counter += Codec_WriteRegister(0x21, Volume + 0x19); 
        LDR.N    R0,??DataTable12
        LDRB     R0,[R0, #+0]
        ADDS     R1,R0,#+25
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        MOVS     R0,#+33
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  641   }
//  642 
//  643   return counter;  
??Codec_VolumeCtrl_1:
        MOVS     R0,R5
        POP      {R1,R4,R5,PC}    ;; return
//  644 }
          CFI EndBlock cfiBlock16
//  645 
//  646 /**
//  647   * @brief  Enables or disables the mute feature on the audio codec.
//  648   * @param  Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
//  649   *             mute mode.
//  650   * @retval 0 if correct communication, else wrong communication
//  651   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock17 Using cfiCommon0
          CFI Function Codec_Mute
        THUMB
//  652 static uint32_t Codec_Mute(uint32_t Cmd)
//  653 {
Codec_Mute:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
        MOVS     R4,R0
//  654   uint32_t counter = 0;  
        MOVS     R5,#+0
//  655   
//  656   /* Set the Mute mode */
//  657   if (Cmd == AUDIO_MUTE_ON)
        CMP      R4,#+1
        BNE.N    ??Codec_Mute_0
//  658   {
//  659     counter += Codec_WriteRegister(0x04, 0xFF);
        MOVS     R1,#+255
        MOVS     R0,#+4
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
        B.N      ??Codec_Mute_1
//  660   }
//  661   else /* AUDIO_MUTE_OFF Disable the Mute */
//  662   {
//  663     counter += Codec_WriteRegister(0x04, OutputDev);
??Codec_Mute_0:
        LDR.W    R0,??DataTable25_3
        LDRB     R1,[R0, #+0]
        MOVS     R0,#+4
          CFI FunCall Codec_WriteRegister
        BL       Codec_WriteRegister
        ADDS     R0,R0,R5
        MOVS     R5,R0
//  664   }
//  665   
//  666   return counter; 
??Codec_Mute_1:
        MOVS     R0,R5
        POP      {R1,R4,R5,PC}    ;; return
//  667 }
          CFI EndBlock cfiBlock17
//  668 
//  669 /**
//  670   * @brief  Resets the audio codec. It restores the default configuration of the 
//  671   *         codec (this function shall be called before initializing the codec).
//  672   * @note   This function calls an external driver function: The IO Expander driver.
//  673   * @param  None
//  674   * @retval None
//  675   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock18 Using cfiCommon0
          CFI Function Codec_Reset
        THUMB
//  676 static void Codec_Reset(void)
//  677 {
Codec_Reset:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  678   /* Power Down the codec */
//  679   HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
        MOVS     R2,#+0
        MOVS     R1,#+16
        LDR.W    R0,??DataTable25_4  ;; 0x40020c00
          CFI FunCall HAL_GPIO_WritePin
        BL       HAL_GPIO_WritePin
//  680 
//  681   /* wait for a delay to insure registers erasing */
//  682   Delay(CODEC_RESET_DELAY);  //904ms CODEC_RESET_DELAY
        MOVW     R0,#+20479
          CFI FunCall Delay
        BL       Delay
//  683   
//  684   /* Power on the codec */
//  685   HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN,GPIO_PIN_SET);
        MOVS     R2,#+1
        MOVS     R1,#+16
        LDR.W    R0,??DataTable25_4  ;; 0x40020c00
          CFI FunCall HAL_GPIO_WritePin
        BL       HAL_GPIO_WritePin
//  686 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock18

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable11:
        DC32     AudioTotalSize
//  687 
//  688 /**
//  689   * @brief  Writes a Byte to a given register into the audio codec through the 
//  690             control interface (I2C)
//  691   * @param  RegisterAddr: The address (location) of the register to be written.
//  692   * @param  RegisterValue: the Byte value to be written into destination register.
//  693   * @retval 0 if correct communication, else wrong communication
//  694   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock19 Using cfiCommon0
          CFI Function Codec_WriteRegister
        THUMB
//  695 static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)
//  696 {
Codec_WriteRegister:
        PUSH     {R2-R6,LR}
          CFI R14 Frame(CFA, -4)
          CFI R6 Frame(CFA, -8)
          CFI R5 Frame(CFA, -12)
          CFI R4 Frame(CFA, -16)
          CFI CFA R13+24
        MOVS     R4,R0
        MOVS     R5,R1
//  697   uint32_t result = 0;
        MOVS     R6,#+0
//  698   uint8_t bufI2C[2];
//  699   bufI2C[0] = RegisterAddr;
        STRB     R4,[SP, #+4]
//  700   bufI2C[1] = RegisterValue;
        STRB     R5,[SP, #+5]
//  701   /* Transmit the first address for write operation */
//  702   while(HAL_I2C_Master_Transmit(&hi2c1, CODEC_ADDRESS, &bufI2C[0],2,CODEC_LONG_TIMEOUT)!= HAL_OK)//CODEC_LONG_TIMEOUT
??Codec_WriteRegister_0:
        MOVS     R0,#+1228800
        STR      R0,[SP, #+0]
        MOVS     R3,#+2
        ADD      R2,SP,#+4
        MOVS     R1,#+148
        LDR.W    R0,??DataTable25_5
          CFI FunCall HAL_I2C_Master_Transmit
        BL       HAL_I2C_Master_Transmit
        CMP      R0,#+0
        BEQ.N    ??Codec_WriteRegister_1
//  703   //while(HAL_I2C_Mem_Write(&hi2c1,CODEC_ADDRESS,RegisterAddr,1,&RegisterValue,1,10000)!= HAL_OK)
//  704   {
//  705 	/* Error_Handler() function is called when Timeout error occurs.
//  706 	When Acknowledge failure occurs (Slave don't acknowledge its address)
//  707 	Master restarts communication */
//  708     if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
        LDR.W    R0,??DataTable25_5
          CFI FunCall HAL_I2C_GetError
        BL       HAL_I2C_GetError
        CMP      R0,#+4
        BEQ.N    ??Codec_WriteRegister_0
//  709     {
//  710         return Codec_TIMEOUT_UserCallback();;
          CFI FunCall Codec_TIMEOUT_UserCallback
        BL       Codec_TIMEOUT_UserCallback
        B.N      ??Codec_WriteRegister_2
//  711     }
//  712 
//  713   }
//  714   
//  715    
//  716 #ifdef VERIFY_WRITTENDATA
//  717   /* Verify that the data has been correctly written */ 
//  718   uint8_t test;
//  719   test = Codec_ReadRegister(RegisterAddr);
//  720   result = (test == RegisterValue)? 0:1;
//  721   #if DEBUG
//  722         sprintf((char *)pUARTBuf,"REG[%x]:VAL[%x]  \r\n",RegisterAddr,test);
//  723         while(HAL_UART_Transmit(&huart3,pUARTBuf,30,1000));
//  724   #endif
//  725 #endif /* VERIFY_WRITTENDATA */
//  726 
//  727   /* Return the verifying value: 0 (Passed) or 1 (Failed) */
//  728 #if 0
//  729   if(__HAL_I2C_GET_FLAG(&hi2c1, I2C_FLAG_BUSY) == SET)
//  730   {
//  731       return HAL_BUSY;
//  732   }
//  733   /* Start the config sequence */
//  734   I2C_GENERATE_START(I2C_ADDRESSINGMODE_7BIT,CODEC_I2C);
//  735   hi2c1.Instance->CR2 = I2C_GENERATE_START(hi2c1.Init.AddressingMode,DevAddress);
//  736 
//  737     /* Test on EV5 and clear it */
//  738   CODECTimeout = CODEC_FLAG_TIMEOUT;
//  739   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
//  740   {
//  741     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
//  742   }
//  743   
//  744   
//  745 #endif
//  746   return result;  
??Codec_WriteRegister_1:
        MOVS     R0,R6
??Codec_WriteRegister_2:
        POP      {R1,R2,R4-R6,PC}  ;; return
//  747 }
          CFI EndBlock cfiBlock19

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable12:
        DC32     Volume

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable12_1:
        DC32     AudioRemSize
//  748 
//  749 /**
//  750   * @brief  Reads and returns the value of an audio codec register through the
//  751   *         control interface (I2C).
//  752   * @param  RegisterAddr: Address of the register to be read.
//  753   * @retval Value of the register to be read or dummy value if the communication
//  754   *         fails.
//  755   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock20 Using cfiCommon0
          CFI Function Codec_ReadRegister
        THUMB
//  756 static uint32_t Codec_ReadRegister(uint8_t RegisterAddr)
//  757 {
Codec_ReadRegister:
        PUSH     {R0,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
        SUB      SP,SP,#+8
          CFI CFA R13+16
//  758   uint8_t result = 0;
        MOVS     R0,#+0
        STRB     R0,[SP, #+4]
//  759 
//  760   /* Transmit the register address to be read */
//  761   /* Transmit the first address for write operation */
//  762   while(HAL_I2C_Master_Transmit(&hi2c1, CODEC_ADDRESS, &RegisterAddr,1,CODEC_LONG_TIMEOUT)!= HAL_OK)
??Codec_ReadRegister_0:
        MOVS     R0,#+1228800
        STR      R0,[SP, #+0]
        MOVS     R3,#+1
        ADD      R2,SP,#+8
        MOVS     R1,#+148
        LDR.W    R0,??DataTable25_5
          CFI FunCall HAL_I2C_Master_Transmit
        BL       HAL_I2C_Master_Transmit
        CMP      R0,#+0
        BEQ.N    ??Codec_ReadRegister_1
//  763   {
//  764 	/* Error_Handler() function is called when Timeout error occurs.
//  765 	When Acknowledge failure occurs (Slave don't acknowledge its address)
//  766 	Master restarts communication */
//  767     if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
        LDR.W    R0,??DataTable25_5
          CFI FunCall HAL_I2C_GetError
        BL       HAL_I2C_GetError
        CMP      R0,#+4
        BEQ.N    ??Codec_ReadRegister_0
//  768     {
//  769       return Codec_TIMEOUT_UserCallback();
          CFI FunCall Codec_TIMEOUT_UserCallback
        BL       Codec_TIMEOUT_UserCallback
        B.N      ??Codec_ReadRegister_2
//  770     }  
//  771   }
//  772   
//  773   /*!< Read the byte received from the Codec */
//  774   //result = I2C_ReceiveData(CODEC_I2C);
//  775   while(HAL_I2C_Master_Receive(&hi2c1, (uint16_t)CODEC_ADDRESS, &result, 1, CODEC_LONG_TIMEOUT) != HAL_OK)
??Codec_ReadRegister_1:
        MOVS     R0,#+1228800
        STR      R0,[SP, #+0]
        MOVS     R3,#+1
        ADD      R2,SP,#+4
        MOVS     R1,#+148
        LDR.W    R0,??DataTable25_5
          CFI FunCall HAL_I2C_Master_Receive
        BL       HAL_I2C_Master_Receive
        CMP      R0,#+0
        BEQ.N    ??Codec_ReadRegister_3
//  776   {
//  777     /* Error_Handler() function is called when Timeout error occurs.
//  778        When Acknowledge failure occurs (Slave don't acknowledge it's address)
//  779        Master restarts communication */
//  780     if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
        LDR.W    R0,??DataTable25_5
          CFI FunCall HAL_I2C_GetError
        BL       HAL_I2C_GetError
        CMP      R0,#+4
        BEQ.N    ??Codec_ReadRegister_1
//  781     {
//  782       return Codec_TIMEOUT_UserCallback();
          CFI FunCall Codec_TIMEOUT_UserCallback
        BL       Codec_TIMEOUT_UserCallback
        B.N      ??Codec_ReadRegister_2
//  783     }
//  784   }
//  785   
//  786   /* Return the byte read from Codec */
//  787   return (uint32_t)result;
??Codec_ReadRegister_3:
        LDRB     R0,[SP, #+4]
??Codec_ReadRegister_2:
        POP      {R1-R3,PC}       ;; return
//  788 }
          CFI EndBlock cfiBlock20
//  789 
//  790 /**
//  791   * @brief  Initializes the Audio Codec control interface (I2C).
//  792   * @param  None
//  793   * @retval None
//  794   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock21 Using cfiCommon0
          CFI Function Codec_CtrlInterface_Init
        THUMB
//  795 static void Codec_CtrlInterface_Init(void)
//  796 {
Codec_CtrlInterface_Init:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  797     MX_I2C1_Init();   
          CFI FunCall MX_I2C1_Init
        BL       MX_I2C1_Init
//  798 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock21
//  799 
//  800 /**
//  801   * @brief  Restore the Audio Codec control interface to its default state.
//  802   *         This function doesn't de-initialize the I2C because the I2C peripheral
//  803   *         may be used by other modules.
//  804   * @param  None
//  805   * @retval None
//  806   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock22 Using cfiCommon0
          CFI Function Codec_CtrlInterface_DeInit
        THUMB
//  807 static void Codec_CtrlInterface_DeInit(void)
//  808 {
Codec_CtrlInterface_DeInit:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  809   /* Disable the I2C peripheral */ /* This step is not done here because 
//  810      the I2C interface can be used by other modules */
//  811   /* I2C_DeInit(CODEC_I2C); */
//  812   HAL_I2C_MspDeInit(&hi2c1);
        LDR.W    R0,??DataTable25_5
          CFI FunCall HAL_I2C_MspDeInit
        BL       HAL_I2C_MspDeInit
//  813 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock22
//  814 
//  815 /**
//  816   * @brief  Initializes the Audio Codec audio interface (I2S)
//  817   * @note   This function assumes that the I2S input clock (through PLL_R in 
//  818   *         Devices RevA/Z and through dedicated PLLI2S_R in Devices RevB/Y)
//  819   *         is already configured and ready to be used.    
//  820   * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
//  821   * @retval None
//  822   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock23 Using cfiCommon0
          CFI Function Codec_AudioInterface_Init
        THUMB
//  823 static void Codec_AudioInterface_Init(uint32_t AudioFreq)
//  824 {
Codec_AudioInterface_Init:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVS     R4,R0
//  825   I2S3_Init(AudioFreq); 
        MOVS     R0,R4
          CFI FunCall I2S3_Init
        BL       I2S3_Init
//  826   //SPI3_Init(AudioFreq); 
//  827 }
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock23
//  828 
//  829 /**
//  830   * @brief  Restores the Audio Codec audio interface to its default state.
//  831   * @param  None
//  832   * @retval None
//  833   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock24 Using cfiCommon0
          CFI Function Codec_AudioInterface_DeInit
        THUMB
//  834 static void Codec_AudioInterface_DeInit(void)
//  835 {
Codec_AudioInterface_DeInit:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  836   /* Disable the CODEC_I2S peripheral (in case it hasn't already been disabled) */
//  837   //I2S_Cmd(CODEC_I2S, DISABLE);
//  838   __HAL_I2S_DISABLE(&hi2s3);
        LDR.N    R0,??DataTable17
        LDR      R0,[R0, #+0]
        LDR      R0,[R0, #+28]
        BICS     R0,R0,#0x400
        LDR.N    R1,??DataTable17
        LDR      R1,[R1, #+0]
        STR      R0,[R1, #+28]
//  839   /* Deinitialize the CODEC_I2S peripheral */
//  840   SPI_I2S_DeInit(CODEC_I2S);
        LDR.W    R0,??DataTable25_6  ;; 0x40003c00
          CFI FunCall SPI_I2S_DeInit
        BL       SPI_I2S_DeInit
//  841   
//  842   /* Disable the CODEC_I2S peripheral clock */
//  843   //RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, DISABLE); 
//  844   __HAL_RCC_SPI3_CLK_DISABLE();
        LDR.W    R0,??DataTable25_7  ;; 0x40023840
        LDR      R0,[R0, #+0]
        BICS     R0,R0,#0x8000
        LDR.W    R1,??DataTable25_7  ;; 0x40023840
        STR      R0,[R1, #+0]
//  845 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock24

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable15:
        DC32     CurrentPos
//  846 
//  847 /**
//  848   * @brief Initializes IOs used by the Audio Codec (on the control and audio 
//  849   *        interfaces).
//  850   * @param  None
//  851   * @retval None
//  852   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock25 Using cfiCommon0
          CFI Function Codec_GPIO_Init
        THUMB
//  853 static void Codec_GPIO_Init(void)
//  854 {
Codec_GPIO_Init:
        PUSH     {LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+4
        SUB      SP,SP,#+28
          CFI CFA R13+32
//  855   GPIO_InitTypeDef GPIO_InitStructure;
//  856   
//  857   __GPIOD_CLK_ENABLE();
        LDR.W    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x8
        LDR.W    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.W    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x8
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
//  858   
//  859   /* Audio reset pin configuration -------------------------------------------------*/
//  860   GPIO_InitStructure.Pin = AUDIO_RESET_PIN; 
        MOVS     R0,#+16
        STR      R0,[SP, #+4]
//  861   GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;//GPIO_Mode_OUT;
        MOVS     R0,#+1
        STR      R0,[SP, #+8]
//  862   GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;//GPIO_Speed_50MHz;
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
//  863   GPIO_InitStructure.Pull  = GPIO_NOPULL ;//GPIO_PuPd_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+12]
//  864    
//  865   HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
        ADD      R1,SP,#+4
        LDR.W    R0,??DataTable25_4  ;; 0x40020c00
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  866   
//  867 }
        ADD      SP,SP,#+28
          CFI CFA R13+4
        POP      {PC}             ;; return
          CFI EndBlock cfiBlock25

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable16:
        DC32     0x40026459

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable16_1:
        DC32     0x40026404
//  868 
//  869 /**
//  870   * @brief  Restores the IOs used by the Audio Codec interface to their default state.
//  871   * @param  None
//  872   * @retval None
//  873   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock26 Using cfiCommon0
          CFI Function Codec_GPIO_DeInit
        THUMB
//  874 static void Codec_GPIO_DeInit(void)
//  875 {
Codec_GPIO_DeInit:
        PUSH     {LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+4
        SUB      SP,SP,#+20
          CFI CFA R13+24
//  876   GPIO_InitTypeDef GPIO_InitStructure;
//  877   
//  878   GPIO_InitStructure.Pin = CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN; 
        MOVS     R0,#+12
        STR      R0,[SP, #+0]
//  879   GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
        MOVS     R0,#+0
        STR      R0,[SP, #+4]
//  880   GPIO_InitStructure.Speed = GPIO_SPEED_LOW;
        MOVS     R0,#+0
        STR      R0,[SP, #+12]
//  881   GPIO_InitStructure.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+8]
//  882   HAL_GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
        MOV      R1,SP
        LDR.W    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  883       
//  884   GPIO_InitStructure.Pin = CODEC_I2S_WS_PIN ;
        MOV      R0,#+32768
        STR      R0,[SP, #+0]
//  885   HAL_GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
        MOV      R1,SP
        LDR.W    R0,??DataTable25_10  ;; 0x40020000
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  886   
//  887 #ifdef CODEC_MCLK_ENABLED
//  888   GPIO_InitStructure.Pin = CODEC_I2S_MCK_PIN; 
        MOVS     R0,#+128
        STR      R0,[SP, #+0]
//  889   HAL_GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure); 
        MOV      R1,SP
        LDR.W    R0,??DataTable25_11  ;; 0x40020800
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  890 #endif /* CODEC_MCLK_ENABLED */    
//  891 }
        ADD      SP,SP,#+20
          CFI CFA R13+4
        POP      {PC}             ;; return
          CFI EndBlock cfiBlock26

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17:
        DC32     hi2s3

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_1:
        DC32     0x40026010

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_2:
        DC32     0x40026410

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_3:
        DC32     0x40026070

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_4:
        DC32     0x40026470

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_5:
        DC32     0x40026028

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_6:
        DC32     0x40026428

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_7:
        DC32     0x40026088

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_8:
        DC32     0x40026488

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_9:
        DC32     0x40026040

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable17_10:
        DC32     0x40026440
//  892 
//  893 /**
//  894   * @brief  Inserts a delay time (not accurate timing).
//  895   * @param  nCount: specifies the delay time length.
//  896   * @retval None
//  897   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock27 Using cfiCommon0
          CFI Function Delay
          CFI NoCalls
        THUMB
//  898 static void Delay( __IO uint32_t nCount)
//  899 {
Delay:
        PUSH     {R0}
          CFI CFA R13+4
//  900   for (; nCount != 0; nCount--);
??Delay_0:
        LDR      R0,[SP, #+0]
        CMP      R0,#+0
        BEQ.N    ??Delay_1
        LDR      R0,[SP, #+0]
        SUBS     R0,R0,#+1
        STR      R0,[SP, #+0]
        B.N      ??Delay_0
//  901 }
??Delay_1:
        ADD      SP,SP,#+4
          CFI CFA R13+0
        BX       LR               ;; return
          CFI EndBlock cfiBlock27
//  902 
//  903 #ifdef USE_DEFAULT_TIMEOUT_CALLBACK
//  904 /**
//  905   * @brief  Basic management of the timeout situation.
//  906   * @param  None
//  907   * @retval None
//  908   */
//  909 uint32_t Codec_TIMEOUT_UserCallback(void)
//  910 {
//  911   /* Block communication and all processes */
//  912   
//  913 }
//  914 #endif /* USE_DEFAULT_TIMEOUT_CALLBACK */
//  915 /*========================
//  916                 Audio MAL Interface Control Functions
//  917                                                 ==============================*/
//  918 
//  919 
//  920 /**
//  921   * @brief  Restore default state of the used Media.
//  922   * @param  None
//  923   * @retval None
//  924   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock28 Using cfiCommon0
          CFI Function Audio_MAL_DeInit
        THUMB
//  925 static void Audio_MAL_DeInit(void)  
//  926 {   
Audio_MAL_DeInit:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
//  927 #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_TE_EN)
//  928   //NVIC_InitTypeDef NVIC_InitStructure;  
//  929   
//  930   /* Deinitialize the NVIC interrupt for the I2S DMA Stream */
//  931   //NVIC_InitStructure.NVIC_IRQChannel = AUDIO_I2S_DMA_IRQ;
//  932   //NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = AUDIO_IRQ_PREPRIO;
//  933   //NVIC_InitStructure.NVIC_IRQChannelSubPriority = AUDIO_IRQ_SUBRIO;
//  934   //NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
//  935   //NVIC_Init(&NVIC_InitStructure);  
//  936    HAL_NVIC_DisableIRQ(SPI3_IRQn); 
        MOVS     R0,#+51
          CFI FunCall HAL_NVIC_DisableIRQ
        BL       HAL_NVIC_DisableIRQ
//  937 #endif 
//  938   
//  939   /* Disable the DMA stream before the deinit */
//  940   HAL_NVIC_DisableIRQ(DMA1_Stream7_IRQn); 
        MOVS     R0,#+47
          CFI FunCall HAL_NVIC_DisableIRQ
        BL       HAL_NVIC_DisableIRQ
//  941   HAL_NVIC_DisableIRQ(SPI3_IRQn); 
        MOVS     R0,#+51
          CFI FunCall HAL_NVIC_DisableIRQ
        BL       HAL_NVIC_DisableIRQ
//  942   
//  943 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock28
//  944 
//  945 /**
//  946   * @brief  Starts playing audio stream from the audio Media.
//  947   * @param  None
//  948   * @retval None
//  949   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock29 Using cfiCommon0
          CFI Function Audio_MAL_Play
          CFI NoCalls
        THUMB
//  950 void Audio_MAL_Play(uint32_t Addr, uint16_t Size)
//  951 {
//  952    //HAL_I2S_Transmit_DMA(&hi2s3,Addr,(uint16_t)Size/2);  
//  953    /* Configure the source, destination address and the data length */
//  954     //DMA_SetConfig(&DmaHandle,(uint32_t)&SPI3->DR , (uint32_t)Addr, Size/2);
//  955       /* Configure DMA Stream destination address */
//  956    /* Clear DBM bit */
//  957 
//  958       /* Enable the Peripheral */
//  959   __HAL_DMA_DISABLE(&DmaHandle);
Audio_MAL_Play:
        LDR.W    R2,??DataTable25_2
        LDR      R2,[R2, #+0]
        LDR      R2,[R2, #+0]
        LSRS     R2,R2,#+1
        LSLS     R2,R2,#+1
        LDR.W    R3,??DataTable25_2
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+0]
//  960    DmaHandle.Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
        LDR.W    R2,??DataTable25_2
        LDR      R2,[R2, #+0]
        LDR      R2,[R2, #+0]
        BICS     R2,R2,#0x40000
        LDR.W    R3,??DataTable25_2
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+0]
//  961 	 
//  962    /* Configure DMA Stream data length */
//  963    DmaHandle.Instance->NDTR = Size/2;
        UXTH     R1,R1            ;; ZeroExt  R1,R1,#+16,#+16
        MOVS     R2,#+2
        SDIV     R2,R1,R2
        LDR.W    R3,??DataTable25_2
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+4]
//  964 
//  965 
//  966    DmaHandle.Instance->PAR = (uint32_t)&SPI3->DR;
        LDR.W    R2,??DataTable25_12  ;; 0x40003c0c
        LDR.W    R3,??DataTable25_2
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+8]
//  967     /* Configure DMA Stream source address */
//  968     DmaHandle.Instance->M0AR = (uint32_t)Addr;
        LDR.W    R2,??DataTable25_2
        LDR      R2,[R2, #+0]
        STR      R0,[R2, #+12]
//  969     DmaHandle.Instance->M1AR = (uint32_t)Addr;
        LDR.W    R2,??DataTable25_2
        LDR      R2,[R2, #+0]
        STR      R0,[R2, #+16]
//  970     /* Enable Tx DMA Request */  
//  971     hi2s3.Instance->CR2 |= SPI_CR2_TXDMAEN;
        LDR.W    R2,??DataTable25_13
        LDR      R2,[R2, #+0]
        LDR      R2,[R2, #+4]
        ORRS     R2,R2,#0x2
        LDR.W    R3,??DataTable25_13
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+4]
//  972   /* Enable the transfer complete interrupt */
//  973    __HAL_DMA_ENABLE_IT(&DmaHandle, DMA_IT_TC);
        LDR.W    R2,??DataTable25_2
        LDR      R2,[R2, #+0]
        LDR      R2,[R2, #+0]
        ORRS     R2,R2,#0x10
        LDR.W    R3,??DataTable25_2
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+0]
//  974  
//  975  /* Enable the Peripheral */
//  976   __HAL_DMA_ENABLE(&DmaHandle);
        LDR.W    R2,??DataTable25_2
        LDR      R2,[R2, #+0]
        LDR      R2,[R2, #+0]
        ORRS     R2,R2,#0x1
        LDR.W    R3,??DataTable25_2
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+0]
//  977 
//  978    
//  979    /* Check if the I2S is already enabled */ 
//  980    if((hi2s3.Instance->I2SCFGR &SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
        LDR.W    R2,??DataTable25_13
        LDR      R2,[R2, #+0]
        LDR      R2,[R2, #+28]
        LSLS     R2,R2,#+21
        BMI.N    ??Audio_MAL_Play_0
//  981    {
//  982    	 /* Enable I2S peripheral */	
//  983    	 __HAL_I2S_ENABLE(&hi2s3);
        LDR.W    R2,??DataTable25_13
        LDR      R2,[R2, #+0]
        LDR      R2,[R2, #+28]
        ORRS     R2,R2,#0x400
        LDR.W    R3,??DataTable25_13
        LDR      R3,[R3, #+0]
        STR      R2,[R3, #+28]
//  984    }
//  985 	   
//  986 
//  987      /* Process Unlocked */
//  988     __HAL_UNLOCK(&hi2s3);
??Audio_MAL_Play_0:
        MOVS     R2,#+0
        LDR.W    R3,??DataTable25_13
        STRB     R2,[R3, #+56]
//  989 
//  990 
//  991 }
        BX       LR               ;; return
          CFI EndBlock cfiBlock29

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable18:
        DC32     0x400260a0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable18_1:
        DC32     0x400264a0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable18_2:
        DC32     0x400260b9

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable18_3:
        DC32     0x40026400
//  992 
//  993 /**
//  994   * @brief  Pauses or Resumes the audio stream playing from the Media.
//  995   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
//  996   *              from 0) to resume. 
//  997   * @param  Addr: Address from/at which the audio stream should resume/pause.
//  998   * @retval None
//  999   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock30 Using cfiCommon0
          CFI Function Audio_MAL_PauseResume
        THUMB
// 1000 static void Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr)
// 1001 {
Audio_MAL_PauseResume:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
        MOVS     R4,R0
        MOVS     R5,R1
// 1002   /* Pause the audio file playing */
// 1003   if (Cmd == AUDIO_PAUSE)
        CMP      R4,#+0
        BNE.N    ??Audio_MAL_PauseResume_0
// 1004   {   
// 1005     /* Disable the I2S DMA request */
// 1006     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, DISABLE);
        MOVS     R2,#+0
        MOVS     R1,#+2
        LDR.W    R0,??DataTable25_6  ;; 0x40003c00
          CFI FunCall SPI_I2S_DMACmd
        BL       SPI_I2S_DMACmd
// 1007 
// 1008     /* Pause the I2S DMA Stream 
// 1009         Note. For the STM32F40x devices, the DMA implements a pause feature, 
// 1010               by disabling the stream, all configuration is preserved and data 
// 1011               transfer is paused till the next enable of the stream.
// 1012               This feature is not available on STM32F40x devices. */
// 1013     DMA_Cmd(AUDIO_I2S_DMA_STREAM, DISABLE);
        MOVS     R1,#+0
        LDR.W    R0,??DataTable25_14  ;; 0x400260b8
          CFI FunCall DMA_Cmd
        BL       DMA_Cmd
        B.N      ??Audio_MAL_PauseResume_1
// 1014   }
// 1015   else /* AUDIO_RESUME */
// 1016   {
// 1017     /* Enable the I2S DMA request */
// 1018     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);
??Audio_MAL_PauseResume_0:
        MOVS     R2,#+1
        MOVS     R1,#+2
        LDR.W    R0,??DataTable25_6  ;; 0x40003c00
          CFI FunCall SPI_I2S_DMACmd
        BL       SPI_I2S_DMACmd
// 1019   
// 1020     /* Resume the I2S DMA Stream 
// 1021         Note. For the STM32F40x devices, the DMA implements a pause feature, 
// 1022               by disabling the stream, all configuration is preserved and data 
// 1023               transfer is paused till the next enable of the stream.
// 1024               This feature is not available on STM32F40x devices. */
// 1025     DMA_Cmd(AUDIO_I2S_DMA_STREAM, ENABLE);
        MOVS     R1,#+1
        LDR.W    R0,??DataTable25_14  ;; 0x400260b8
          CFI FunCall DMA_Cmd
        BL       DMA_Cmd
// 1026     
// 1027     /* If the I2S peripheral is still not enabled, enable it */
// 1028     if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
        LDR.W    R0,??DataTable25_15  ;; 0x40003c1c
        LDR      R0,[R0, #+0]
        LSLS     R0,R0,#+21
        BMI.N    ??Audio_MAL_PauseResume_1
// 1029     {
// 1030       I2S_Cmd(CODEC_I2S, ENABLE);
        MOVS     R1,#+1
        LDR.W    R0,??DataTable25_6  ;; 0x40003c00
          CFI FunCall I2S_Cmd
        BL       I2S_Cmd
// 1031     }    
// 1032   } 
// 1033 }
??Audio_MAL_PauseResume_1:
        POP      {R0,R4,R5,PC}    ;; return
          CFI EndBlock cfiBlock30
// 1034 
// 1035 /**
// 1036   * @brief  Stops audio stream playing on the used Media.
// 1037   * @param  None
// 1038   * @retval None
// 1039   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock31 Using cfiCommon0
          CFI Function Audio_MAL_Stop
        THUMB
// 1040 static void Audio_MAL_Stop(void)
// 1041 {   
Audio_MAL_Stop:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
// 1042   /* Stop the Transfer on the I2S side: Stop and disable the DMA stream */
// 1043   //DMA_Cmd(AUDIO_I2S_DMA_STREAM, DISABLE);
// 1044 
// 1045   /* Clear all the DMA flags for the next transfer */
// 1046   //DMA_ClearFlag(AUDIO_I2S_DMA_STREAM, AUDIO_I2S_DMA_FLAG_TC |AUDIO_I2S_DMA_FLAG_HT | \ 
// 1047    //                               AUDIO_I2S_DMA_FLAG_FE | AUDIO_I2S_DMA_FLAG_TE);
// 1048   
// 1049   /*  
// 1050            The I2S DMA requests are not disabled here.
// 1051                                                             */
// 1052   
// 1053   /* In all modes, disable the I2S peripheral */
// 1054   //I2S_Cmd(CODEC_I2S, DISABLE);
// 1055 
// 1056   //HAL_SPI_MspDeInit(&hi2s3);
// 1057   HAL_I2S_DMAStop(&hi2s3);
        LDR.W    R0,??DataTable25_13
          CFI FunCall HAL_I2S_DMAStop
        BL       HAL_I2S_DMAStop
// 1058 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock31

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable20:
        DC32     0x40026059

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable20_1:
        DC32     0x40026004
// 1059 
// 1060 /**
// 1061   * @brief  DAC  Channel1 Configuration
// 1062   * @param  None
// 1063   * @retval None
// 1064   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock32 Using cfiCommon0
          CFI Function DAC_Config
          CFI NoCalls
        THUMB
// 1065 void DAC_Config(void)
// 1066 {
// 1067 
// 1068 }
DAC_Config:
        BX       LR               ;; return
          CFI EndBlock cfiBlock32
// 1069 
// 1070 
// 1071 
// 1072 
// 1073 
// 1074 
// 1075 
// 1076 /**
// 1077   * @brief  Enables or disables the specified SPI peripheral (in I2S mode).
// 1078   * @param  SPIx: where x can be 2 or 3 to select the SPI peripheral (or I2Sxext 
// 1079   *         for full duplex mode).
// 1080   * @param  NewState: new state of the SPIx peripheral. 
// 1081   *         This parameter can be: ENABLE or DISABLE.
// 1082   * @retval None
// 1083   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock33 Using cfiCommon0
          CFI Function I2S_Cmd
          CFI NoCalls
        THUMB
// 1084 static void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
// 1085 {  
// 1086   if (NewState != DISABLE)
I2S_Cmd:
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        CMP      R1,#+0
        BEQ.N    ??I2S_Cmd_0
// 1087   {
// 1088     /* Enable the selected SPI peripheral (in I2S mode) */
// 1089     SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
        LDR      R2,[R0, #+28]
        ORRS     R2,R2,#0x400
        STR      R2,[R0, #+28]
        B.N      ??I2S_Cmd_1
// 1090   }
// 1091   else
// 1092   {
// 1093     /* Disable the selected SPI peripheral in I2S mode */
// 1094     SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
??I2S_Cmd_0:
        LDR      R2,[R0, #+28]
        MOVW     R3,#+64511
        ANDS     R2,R3,R2
        STR      R2,[R0, #+28]
// 1095   }
// 1096 }
??I2S_Cmd_1:
        BX       LR               ;; return
          CFI EndBlock cfiBlock33
// 1097 
// 1098 /**
// 1099   * @brief  Deinitialize the SPIx peripheral registers to their default reset values.
// 1100   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
// 1101   *         in SPI mode or 2 or 3 in I2S mode.   
// 1102   *         
// 1103   * @note   The extended I2S blocks (ie. I2S2ext and I2S3ext blocks) are deinitialized
// 1104   *         when the relative I2S peripheral is deinitialized (the extended block's clock
// 1105   *         is managed by the I2S peripheral clock).
// 1106   *             
// 1107   * @retval None
// 1108   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock34 Using cfiCommon0
          CFI Function SPI_I2S_DeInit
          CFI NoCalls
        THUMB
// 1109 static void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
// 1110 {
SPI_I2S_DeInit:
        SUB      SP,SP,#+4
          CFI CFA R13+4
// 1111 
// 1112   if (SPIx == SPI1)
        LDR.W    R1,??DataTable25_16  ;; 0x40013000
        CMP      R0,R1
        BNE.N    ??SPI_I2S_DeInit_0
// 1113   {
// 1114     /* Enable SPI1 reset state */
// 1115     //RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
// 1116     __HAL_RCC_SPI1_CLK_ENABLE();
        LDR.W    R1,??DataTable25_17  ;; 0x40023844
        LDR      R1,[R1, #+0]
        ORRS     R1,R1,#0x1000
        LDR.W    R2,??DataTable25_17  ;; 0x40023844
        STR      R1,[R2, #+0]
        LDR.W    R1,??DataTable25_17  ;; 0x40023844
        LDR      R1,[R1, #+0]
        ANDS     R1,R1,#0x1000
        STR      R1,[SP, #+0]
        LDR      R1,[SP, #+0]
// 1117     /* Release SPI1 from reset state */
// 1118     //RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
// 1119     __HAL_RCC_SPI1_CLK_DISABLE();
        LDR.W    R1,??DataTable25_17  ;; 0x40023844
        LDR      R1,[R1, #+0]
        BICS     R1,R1,#0x1000
        LDR.W    R2,??DataTable25_17  ;; 0x40023844
        STR      R1,[R2, #+0]
        B.N      ??SPI_I2S_DeInit_1
// 1120   }
// 1121   else if (SPIx == SPI2)
??SPI_I2S_DeInit_0:
        LDR.W    R1,??DataTable25_18  ;; 0x40003800
        CMP      R0,R1
        BNE.N    ??SPI_I2S_DeInit_2
// 1122   {
// 1123     /* Enable SPI2 reset state */
// 1124     //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
// 1125     __HAL_RCC_SPI2_CLK_ENABLE();
        LDR.W    R1,??DataTable25_7  ;; 0x40023840
        LDR      R1,[R1, #+0]
        ORRS     R1,R1,#0x4000
        LDR.W    R2,??DataTable25_7  ;; 0x40023840
        STR      R1,[R2, #+0]
        LDR.W    R1,??DataTable25_7  ;; 0x40023840
        LDR      R1,[R1, #+0]
        ANDS     R1,R1,#0x4000
        STR      R1,[SP, #+0]
        LDR      R1,[SP, #+0]
// 1126     /* Release SPI2 from reset state */
// 1127     //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
// 1128     __HAL_RCC_SPI2_CLK_DISABLE();
        LDR.W    R1,??DataTable25_7  ;; 0x40023840
        LDR      R1,[R1, #+0]
        BICS     R1,R1,#0x4000
        LDR.W    R2,??DataTable25_7  ;; 0x40023840
        STR      R1,[R2, #+0]
        B.N      ??SPI_I2S_DeInit_1
// 1129   }
// 1130   else
// 1131   {
// 1132     if (SPIx == SPI3)
??SPI_I2S_DeInit_2:
        LDR.W    R1,??DataTable25_6  ;; 0x40003c00
        CMP      R0,R1
        BNE.N    ??SPI_I2S_DeInit_1
// 1133     {
// 1134       /* Enable SPI3 reset state */
// 1135       //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
// 1136       __HAL_RCC_SPI3_CLK_ENABLE();
        LDR.W    R1,??DataTable25_7  ;; 0x40023840
        LDR      R1,[R1, #+0]
        ORRS     R1,R1,#0x8000
        LDR.W    R2,??DataTable25_7  ;; 0x40023840
        STR      R1,[R2, #+0]
        LDR.W    R1,??DataTable25_7  ;; 0x40023840
        LDR      R1,[R1, #+0]
        ANDS     R1,R1,#0x8000
        STR      R1,[SP, #+0]
        LDR      R1,[SP, #+0]
// 1137       /* Release SPI3 from reset state */
// 1138       //RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
// 1139       __HAL_RCC_SPI3_CLK_DISABLE();
        LDR.W    R1,??DataTable25_7  ;; 0x40023840
        LDR      R1,[R1, #+0]
        BICS     R1,R1,#0x8000
        LDR.W    R2,??DataTable25_7  ;; 0x40023840
        STR      R1,[R2, #+0]
// 1140     }
// 1141   }
// 1142 }
??SPI_I2S_DeInit_1:
        ADD      SP,SP,#+4
          CFI CFA R13+0
        BX       LR               ;; return
          CFI EndBlock cfiBlock34

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable21:
        DC32     0x40026000

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable21_1:
        DC32     0x4002640c
// 1143 
// 1144 /**
// 1145   * @brief  Enables or disables the specified DMAy Streamx.
// 1146   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
// 1147   *         to 7 to select the DMA Stream.
// 1148   * @param  NewState: new state of the DMAy Streamx. 
// 1149   *          This parameter can be: ENABLE or DISABLE.
// 1150   *
// 1151   * @note  This function may be used to perform Pause-Resume operation. When a
// 1152   *        transfer is ongoing, calling this function to disable the Stream will
// 1153   *        cause the transfer to be paused. All configuration registers and the
// 1154   *        number of remaining data will be preserved. When calling again this
// 1155   *        function to re-enable the Stream, the transfer will be resumed from
// 1156   *        the point where it was paused.          
// 1157   *    
// 1158   * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the
// 1159   *        stream, it is recommended to check (or wait until) the DMA Stream is
// 1160   *        effectively enabled. A Stream may remain disabled if a configuration 
// 1161   *        parameter is wrong.
// 1162   *        After disabling a DMA Stream, it is also recommended to check (or wait
// 1163   *        until) the DMA Stream is effectively disabled. If a Stream is disabled 
// 1164   *        while a data transfer is ongoing, the current data will be transferred
// 1165   *        and the Stream will be effectively disabled only after the transfer of
// 1166   *        this single data is finished.            
// 1167   *    
// 1168   * @retval None
// 1169   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock35 Using cfiCommon0
          CFI Function DMA_Cmd
          CFI NoCalls
        THUMB
// 1170 static void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
// 1171 {
// 1172 
// 1173 
// 1174   if (NewState != DISABLE)
DMA_Cmd:
        UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
        CMP      R1,#+0
        BEQ.N    ??DMA_Cmd_0
// 1175   {
// 1176     /* Enable the selected DMAy Streamx by setting EN bit */
// 1177     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
        LDR      R2,[R0, #+0]
        ORRS     R2,R2,#0x1
        STR      R2,[R0, #+0]
        B.N      ??DMA_Cmd_1
// 1178   }
// 1179   else
// 1180   {
// 1181     /* Disable the selected DMAy Streamx by clearing EN bit */
// 1182     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
??DMA_Cmd_0:
        LDR      R2,[R0, #+0]
        LSRS     R2,R2,#+1
        LSLS     R2,R2,#+1
        STR      R2,[R0, #+0]
// 1183   }
// 1184 }
??DMA_Cmd_1:
        BX       LR               ;; return
          CFI EndBlock cfiBlock35
// 1185 
// 1186 
// 1187 /**
// 1188   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
// 1189   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
// 1190   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
// 1191   * @param  SPI_I2S_DMAReq: specifies the SPI DMA transfer request to be enabled or disabled. 
// 1192   *          This parameter can be any combination of the following values:
// 1193   *            @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request
// 1194   *            @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request
// 1195   * @param  NewState: new state of the selected SPI DMA transfer request.
// 1196   *          This parameter can be: ENABLE or DISABLE.
// 1197   * @retval None
// 1198   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock36 Using cfiCommon0
          CFI Function SPI_I2S_DMACmd
          CFI NoCalls
        THUMB
// 1199 static void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
// 1200 {
SPI_I2S_DMACmd:
        PUSH     {R4}
          CFI R4 Frame(CFA, -4)
          CFI CFA R13+4
// 1201   /* Check the parameters */
// 1202   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
// 1203   assert_param(IS_FUNCTIONAL_STATE(NewState));
// 1204   assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
// 1205 
// 1206   if (NewState != DISABLE)
        UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
        CMP      R2,#+0
        BEQ.N    ??SPI_I2S_DMACmd_0
// 1207   {
// 1208     /* Enable the selected SPI DMA requests */
// 1209     SPIx->CR2 |= SPI_I2S_DMAReq;
        LDR      R3,[R0, #+4]
        UXTH     R1,R1            ;; ZeroExt  R1,R1,#+16,#+16
        ORRS     R3,R1,R3
        STR      R3,[R0, #+4]
        B.N      ??SPI_I2S_DMACmd_1
// 1210   }
// 1211   else
// 1212   {
// 1213     /* Disable the selected SPI DMA requests */
// 1214     SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
??SPI_I2S_DMACmd_0:
        LDR      R3,[R0, #+4]
        MVNS     R4,R1
        UXTH     R4,R4            ;; ZeroExt  R4,R4,#+16,#+16
        ANDS     R3,R4,R3
        STR      R3,[R0, #+4]
// 1215   }
// 1216 }
??SPI_I2S_DMACmd_1:
        POP      {R4}
          CFI R4 SameValue
          CFI CFA R13+0
        BX       LR               ;; return
          CFI EndBlock cfiBlock36
// 1217 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock37 Using cfiCommon0
          CFI Function HAL_I2S_MspInit
        THUMB
// 1218 void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s)
// 1219 {
HAL_I2S_MspInit:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        SUB      SP,SP,#+48
          CFI CFA R13+56
        MOVS     R4,R0
// 1220    GPIO_InitTypeDef GPIO_InitStructure;
// 1221 	
// 1222    
// 1223    GPIO_InitTypeDef GPIO_InitStruct;
// 1224   if(hi2s->Instance==SPI1)
        LDR      R0,[R4, #+0]
        LDR.W    R1,??DataTable25_16  ;; 0x40013000
        CMP      R0,R1
        BNE.N    ??HAL_I2S_MspInit_0
// 1225   {
// 1226   /* USER CODE BEGIN SPI1_MspInit 0 */
// 1227 
// 1228   /* USER CODE END SPI1_MspInit 0 */
// 1229   /* Peripheral clock enable */
// 1230   __SPI1_CLK_ENABLE();
        LDR.W    R0,??DataTable25_17  ;; 0x40023844
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x1000
        LDR.W    R1,??DataTable25_17  ;; 0x40023844
        STR      R0,[R1, #+0]
        LDR.W    R0,??DataTable25_17  ;; 0x40023844
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x1000
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1231   __GPIOA_CLK_ENABLE();
        LDR.W    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x1
        LDR.W    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.W    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x1
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1232   __GPIOC_CLK_ENABLE();
        LDR.W    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x4
        LDR.W    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.W    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x4
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1233 
// 1234   /**I2S1 GPIO Configuration    
// 1235     PA4     ------> I2S1_WS --> LRCKO
// 1236     PA5     ------> I2S1_CK --> BICKO
// 1237     PA7     ------> I2S1_SD --> SDO12
// 1238     PC4     ------> I2S1_MCK
// 1239     */
// 1240 	GPIO_InitStruct.Pin =  GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
        MOVS     R0,#+176
        STR      R0,[SP, #+4]
// 1241 	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+8]
// 1242 	GPIO_InitStruct.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+12]
// 1243 	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
// 1244 	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
        MOVS     R0,#+5
        STR      R0,[SP, #+20]
// 1245 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
        ADD      R1,SP,#+4
        LDR.W    R0,??DataTable25_10  ;; 0x40020000
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1246 
// 1247     GPIO_InitStruct.Pin = GPIO_PIN_4;
        MOVS     R0,#+16
        STR      R0,[SP, #+4]
// 1248     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+8]
// 1249     GPIO_InitStruct.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+12]
// 1250     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
// 1251     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
        MOVS     R0,#+5
        STR      R0,[SP, #+20]
// 1252     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
        ADD      R1,SP,#+4
        LDR.W    R0,??DataTable25_11  ;; 0x40020800
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1253 	
// 1254   /* Peripheral interrupt init*/
// 1255     HAL_NVIC_SetPriority(SPI1_IRQn, INTERRUPT_PRI_SDO12, 0);
        MOVS     R2,#+0
        MOVS     R1,#+1
        MOVS     R0,#+35
          CFI FunCall HAL_NVIC_SetPriority
        BL       HAL_NVIC_SetPriority
// 1256     HAL_NVIC_EnableIRQ(SPI1_IRQn);
        MOVS     R0,#+35
          CFI FunCall HAL_NVIC_EnableIRQ
        BL       HAL_NVIC_EnableIRQ
        B.N      ??HAL_I2S_MspInit_1
// 1257   /* USER CODE BEGIN SPI1_MspInit 1 */
// 1258 
// 1259   /* USER CODE END SPI1_MspInit 1 */
// 1260   }
// 1261   else if(hi2s->Instance==SPI2)
??HAL_I2S_MspInit_0:
        LDR      R0,[R4, #+0]
        LDR.W    R1,??DataTable25_18  ;; 0x40003800
        CMP      R0,R1
        BNE.N    ??HAL_I2S_MspInit_2
// 1262   {
// 1263 	  /* USER CODE BEGIN SPI2_MspInit 0 */
// 1264 	  
// 1265 	  /* USER CODE END SPI2_MspInit 0 */
// 1266 		/* Peripheral clock enable */
// 1267 		__SPI2_CLK_ENABLE();
        LDR.N    R0,??DataTable25_7  ;; 0x40023840
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x4000
        LDR.N    R1,??DataTable25_7  ;; 0x40023840
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_7  ;; 0x40023840
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x4000
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1268 		__GPIOI_CLK_ENABLE();
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x100
        LDR.N    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x100
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1269 		__GPIOB_CLK_ENABLE();
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x2
        LDR.N    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x2
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1270 		__GPIOC_CLK_ENABLE();
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x4
        LDR.N    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x4
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1271 	  
// 1272 		/**I2S2 GPIO Configuration	   
// 1273 		PC1 	------> I2S2_SD  : PI3 PC1 PC3 PB15 	
// 1274 		PB13	 ------> I2S2_CK :PD3 PB10 PB13 PA9 PI1 
// 1275 		PB12	 ------> I2S2_WS : PB12 PI0 PB4 PB9  
// 1276 	  
// 1277 	  
// 1278 		*/
// 1279 		GPIO_InitStruct.Pin = GPIO_PIN_1; //SD
        MOVS     R0,#+2
        STR      R0,[SP, #+4]
// 1280 		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+8]
// 1281 		GPIO_InitStruct.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+12]
// 1282 		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
// 1283 		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
        MOVS     R0,#+5
        STR      R0,[SP, #+20]
// 1284 		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
        ADD      R1,SP,#+4
        LDR.N    R0,??DataTable25_11  ;; 0x40020800
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1285 	  
// 1286 		GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;//WS --> GPIO_PIN_12
        MOV      R0,#+12288
        STR      R0,[SP, #+4]
// 1287 		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+8]
// 1288 		GPIO_InitStruct.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+12]
// 1289 		GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
// 1290 		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
        MOVS     R0,#+5
        STR      R0,[SP, #+20]
// 1291 		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
        ADD      R1,SP,#+4
        LDR.N    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1292 	  
// 1293 	  
// 1294 		/* Peripheral interrupt init*/
// 1295 		HAL_NVIC_SetPriority(SPI2_IRQn, INTERRUPT_PRI_SDO34, 1);
        MOVS     R2,#+1
        MOVS     R1,#+1
        MOVS     R0,#+36
          CFI FunCall HAL_NVIC_SetPriority
        BL       HAL_NVIC_SetPriority
// 1296 		HAL_NVIC_EnableIRQ(SPI2_IRQn);
        MOVS     R0,#+36
          CFI FunCall HAL_NVIC_EnableIRQ
        BL       HAL_NVIC_EnableIRQ
        B.N      ??HAL_I2S_MspInit_1
// 1297 		/* USER CODE BEGIN SPI2_MspInit 1 */
// 1298 	  
// 1299 	  /* USER CODE END SPI2_MspInit 1 */
// 1300 
// 1301   }
// 1302   else if(hi2s->Instance==SPI3)
??HAL_I2S_MspInit_2:
        LDR      R0,[R4, #+0]
        LDR.N    R1,??DataTable25_6  ;; 0x40003c00
        CMP      R0,R1
        BNE.W    ??HAL_I2S_MspInit_1
// 1303   {
// 1304 
// 1305 
// 1306   
// 1307     /**I2S3 GPIO Configuration    
// 1308        PB2     ------> I2S3_SD
// 1309        PA15     ------> I2S3_WS (LRCK)
// 1310        PB3     ------> I2S3_CK 
// 1311 	 PC7    ------> MCLK
// 1312     */
// 1313  
// 1314   /* USER CODE BEGIN SPI3_MspInit 1 */
// 1315   __SPI3_CLK_ENABLE();
        LDR.N    R0,??DataTable25_7  ;; 0x40023840
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x8000
        LDR.N    R1,??DataTable25_7  ;; 0x40023840
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_7  ;; 0x40023840
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x8000
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1316   __GPIOA_CLK_ENABLE();
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x1
        LDR.N    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x1
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1317   __GPIOB_CLK_ENABLE();
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x2
        LDR.N    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x2
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1318   __GPIOC_CLK_ENABLE();
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x4
        LDR.N    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x4
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1319   GPIO_InitStructure.Pin = GPIO_PIN_3; 
        MOVS     R0,#+8
        STR      R0,[SP, #+24]
// 1320   GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+28]
// 1321   GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
        MOVS     R0,#+3
        STR      R0,[SP, #+36]
// 1322   GPIO_InitStructure.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+32]
// 1323   GPIO_InitStructure.Alternate = GPIO_AF6_SPI3;
        MOVS     R0,#+6
        STR      R0,[SP, #+40]
// 1324   HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
        ADD      R1,SP,#+24
        LDR.N    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1325 
// 1326     GPIO_InitStructure.Pin = GPIO_PIN_2; 
        MOVS     R0,#+4
        STR      R0,[SP, #+24]
// 1327   GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+28]
// 1328   GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
        MOVS     R0,#+3
        STR      R0,[SP, #+36]
// 1329   GPIO_InitStructure.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+32]
// 1330   GPIO_InitStructure.Alternate = GPIO_AF7_SPI3;
        MOVS     R0,#+7
        STR      R0,[SP, #+40]
// 1331   HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
        ADD      R1,SP,#+24
        LDR.N    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1332 
// 1333 
// 1334   GPIO_InitStructure.Pin = GPIO_PIN_15;
        MOV      R0,#+32768
        STR      R0,[SP, #+24]
// 1335   GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+28]
// 1336   GPIO_InitStructure.Alternate = GPIO_AF6_SPI3;
        MOVS     R0,#+6
        STR      R0,[SP, #+40]
// 1337   HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
        ADD      R1,SP,#+24
        LDR.N    R0,??DataTable25_10  ;; 0x40020000
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1338 
// 1339 
// 1340    
// 1341 #ifdef CODEC_MCLK_ENABLED
// 1342 
// 1343   GPIO_InitStructure.Pin = GPIO_PIN_7; 
        MOVS     R0,#+128
        STR      R0,[SP, #+24]
// 1344   GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
        MOVS     R0,#+2
        STR      R0,[SP, #+28]
// 1345   GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
        MOVS     R0,#+3
        STR      R0,[SP, #+36]
// 1346   GPIO_InitStructure.Pull = GPIO_NOPULL;
        MOVS     R0,#+0
        STR      R0,[SP, #+32]
// 1347   GPIO_InitStructure.Alternate = GPIO_AF6_SPI3;
        MOVS     R0,#+6
        STR      R0,[SP, #+40]
// 1348   HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
        ADD      R1,SP,#+24
        LDR.N    R0,??DataTable25_11  ;; 0x40020800
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1349 
// 1350 #endif /* CODEC_MCLK_ENABLED */ 
// 1351 
// 1352 #ifdef I2S_INTERRUPT   
// 1353      /* Enable and set Button EXTI Interrupt to the lowest priority */
// 1354      //HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 0x00, 0x01);
// 1355      //HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
// 1356 
// 1357      /* Enable the I2S DMA request */
// 1358      //__HAL_I2S_ENABLE_IT(&hi2s3, SPI_I2S_DMAReq_Tx);
// 1359      //__HAL_I2S_ENABLE(&hi2s3);
// 1360   	    /* Peripheral interrupt init*/
// 1361 		HAL_NVIC_SetPriority(SPI3_IRQn, INTERRUPT_PRI_AUDIOOUT, 0);
// 1362 		HAL_NVIC_EnableIRQ(SPI3_IRQn);
// 1363 #endif
// 1364 
// 1365       /* Enable the DMA clock */ 
// 1366 	  __HAL_RCC_DMA1_CLK_ENABLE();
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x200000
        LDR.N    R1,??DataTable25_8  ;; 0x40023830
        STR      R0,[R1, #+0]
        LDR.N    R0,??DataTable25_8  ;; 0x40023830
        LDR      R0,[R0, #+0]
        ANDS     R0,R0,#0x200000
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
// 1367 
// 1368       /* Configure the DMA Stream */
// 1369       //HAL_DMA_DeInit(&DmaHandle);
// 1370 
// 1371       /* Set the parameters to be configured */ 
// 1372 	  DmaHandle.Instance = DMA1_Stream7;
        LDR.N    R0,??DataTable25_14  ;; 0x400260b8
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+0]
// 1373       DmaHandle.Init.Channel = DMA_CHANNEL_0;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+4]
// 1374 	  DmaHandle.Init.Direction = DMA_MEMORY_TO_PERIPH;
        MOVS     R0,#+64
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+8]
// 1375 	  DmaHandle.Init.PeriphInc = DMA_PINC_DISABLE;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+12]
// 1376 	  DmaHandle.Init.MemInc = DMA_MINC_ENABLE;
        MOV      R0,#+1024
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+16]
// 1377 	  DmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
        MOV      R0,#+2048
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+20]
// 1378       DmaHandle.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD; 
        MOV      R0,#+8192
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+24]
// 1379 	  DmaHandle.Init.Mode = DMA_NORMAL;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+28]
// 1380       DmaHandle.Init.Priority = DMA_PRIORITY_HIGH; 
        MOVS     R0,#+131072
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+32]
// 1381 	  DmaHandle.Init.FIFOMode = DMA_FIFOMODE_ENABLE;//DMA_FIFOMODE_DISABLE
        MOVS     R0,#+4
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+36]
// 1382       DmaHandle.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
        MOVS     R0,#+3
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+40]
// 1383       DmaHandle.Init.MemBurst = DMA_MBURST_SINGLE;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+44]
// 1384       DmaHandle.Init.PeriphBurst = DMA_PBURST_SINGLE;	  
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_2
        STR      R0,[R1, #+48]
// 1385       DmaHandle.Instance->PAR =(uint32_t)&SPI3->DR;//CODEC_I2S_ADDRESS
        LDR.N    R0,??DataTable25_12  ;; 0x40003c0c
        LDR.N    R1,??DataTable25_2
        LDR      R1,[R1, #+0]
        STR      R0,[R1, #+8]
// 1386       //DmaHandle.Instance->M0AR = (uint32_t)0;
// 1387       //DmaHandle.Instance->NDTR = (uint32_t)0xFFFE;
// 1388       //DmaHandle.XferCpltCallback = &TC_Callback;
// 1389  
// 1390 
// 1391       /* Associate the initialized DMA handle to the the SPI handle */
// 1392       __HAL_LINKDMA(hi2s, hdmatx, DmaHandle);
        LDR.N    R0,??DataTable25_2
        STR      R0,[R4, #+48]
        LDR.N    R0,??DataTable25_2
        STR      R4,[R0, #+56]
// 1393       //__HAL_DMA_ENABLE_IT(&DmaHandle, DMA_IT_TC);
// 1394 
// 1395 	   /* Deinitialize the Stream for new transfer */
// 1396        HAL_DMA_DeInit(&DmaHandle);
        LDR.N    R0,??DataTable25_2
          CFI FunCall HAL_DMA_DeInit
        BL       HAL_DMA_DeInit
// 1397        /* Configure the DMA Stream */
// 1398 	   HAL_DMA_Init(&DmaHandle);
        LDR.N    R0,??DataTable25_2
          CFI FunCall HAL_DMA_Init
        BL       HAL_DMA_Init
// 1399 
// 1400       __HAL_I2S_ENABLE(&hi2s3);
        LDR.N    R0,??DataTable25_13
        LDR      R0,[R0, #+0]
        LDR      R0,[R0, #+28]
        ORRS     R0,R0,#0x400
        LDR.N    R1,??DataTable25_13
        LDR      R1,[R1, #+0]
        STR      R0,[R1, #+28]
// 1401 
// 1402       /* Set Interrupt Group Priority */
// 1403       HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 2, 1);
        MOVS     R2,#+1
        MOVS     R1,#+2
        MOVS     R0,#+47
          CFI FunCall HAL_NVIC_SetPriority
        BL       HAL_NVIC_SetPriority
// 1404       /* Enable the DMA STREAM global Interrupt */
// 1405       HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);    
        MOVS     R0,#+47
          CFI FunCall HAL_NVIC_EnableIRQ
        BL       HAL_NVIC_EnableIRQ
// 1406 
// 1407  }
// 1408 
// 1409 }
??HAL_I2S_MspInit_1:
        ADD      SP,SP,#+48
          CFI CFA R13+8
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock37
// 1410 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock38 Using cfiCommon0
          CFI Function HAL_SPI_MspDeInit
        THUMB
// 1411 void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
// 1412 {
HAL_SPI_MspDeInit:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVS     R4,R0
// 1413   if(hspi->Instance == SPI3)
        LDR      R0,[R4, #+0]
        LDR.N    R1,??DataTable25_6  ;; 0x40003c00
        CMP      R0,R1
        BNE.N    ??HAL_SPI_MspDeInit_0
// 1414   {   
// 1415     /*##-1- Reset peripherals ##################################################*/
// 1416     __HAL_RCC_SPI3_FORCE_RESET();
        LDR.N    R0,??DataTable25_19  ;; 0x40023820
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x8000
        LDR.N    R1,??DataTable25_19  ;; 0x40023820
        STR      R0,[R1, #+0]
// 1417     __HAL_RCC_SPI3_RELEASE_RESET();
        LDR.N    R0,??DataTable25_19  ;; 0x40023820
        LDR      R0,[R0, #+0]
        BICS     R0,R0,#0x8000
        LDR.N    R1,??DataTable25_19  ;; 0x40023820
        STR      R0,[R1, #+0]
// 1418 
// 1419     /*##-2- Disable peripherals and GPIO Clocks ################################*/
// 1420     HAL_GPIO_DeInit(CODEC_I2S_GPIO, CODEC_I2S_SCK_PIN);
        MOVS     R1,#+8
        LDR.N    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_DeInit
        BL       HAL_GPIO_DeInit
// 1421     HAL_GPIO_DeInit(CODEC_I2S_GPIO, CODEC_I2S_SD_PIN);
        MOVS     R1,#+4
        LDR.N    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_DeInit
        BL       HAL_GPIO_DeInit
// 1422     HAL_GPIO_DeInit(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PIN);
        MOV      R1,#+32768
        LDR.N    R0,??DataTable25_10  ;; 0x40020000
          CFI FunCall HAL_GPIO_DeInit
        BL       HAL_GPIO_DeInit
// 1423 	HAL_GPIO_DeInit(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PIN);
        MOVS     R1,#+128
        LDR.N    R0,??DataTable25_11  ;; 0x40020800
          CFI FunCall HAL_GPIO_DeInit
        BL       HAL_GPIO_DeInit
// 1424 
// 1425     /*##-3- Disable the DMA ####################################################*/
// 1426     /* De-Initialize the DMA associated to transmission process */
// 1427     HAL_DMA_DeInit(&DmaHandle);
        LDR.N    R0,??DataTable25_2
          CFI FunCall HAL_DMA_DeInit
        BL       HAL_DMA_DeInit
// 1428 
// 1429 
// 1430     /*##-4- Disable the NVIC for DMA ###########################################*/
// 1431     HAL_NVIC_DisableIRQ(DMA1_Stream7_IRQn);
        MOVS     R0,#+47
          CFI FunCall HAL_NVIC_DisableIRQ
        BL       HAL_NVIC_DisableIRQ
// 1432   }
// 1433 }
??HAL_SPI_MspDeInit_0:
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock38

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23:
        DC32     0x40026408
// 1434 
// 1435 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock39 Using cfiCommon0
          CFI Function HAL_I2C_MspDeInit
        THUMB
// 1436 void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
// 1437 {
HAL_I2C_MspDeInit:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVS     R4,R0
// 1438     /*##-1- Reset peripherals ##################################################*/
// 1439     __HAL_RCC_I2C1_FORCE_RESET();
        LDR.N    R0,??DataTable25_19  ;; 0x40023820
        LDR      R0,[R0, #+0]
        ORRS     R0,R0,#0x200000
        LDR.N    R1,??DataTable25_19  ;; 0x40023820
        STR      R0,[R1, #+0]
// 1440     __HAL_RCC_I2C1_RELEASE_RESET();
        LDR.N    R0,??DataTable25_19  ;; 0x40023820
        LDR      R0,[R0, #+0]
        BICS     R0,R0,#0x200000
        LDR.N    R1,??DataTable25_19  ;; 0x40023820
        STR      R0,[R1, #+0]
// 1441 
// 1442 
// 1443   /*##-2- Disable peripherals and GPIO Clocks #################################*/
// 1444   /* Configure I2C Tx as alternate function  */
// 1445   HAL_GPIO_DeInit(CODEC_I2C_GPIO, CODEC_I2C_SCL_PIN);
        MOVS     R1,#+64
        LDR.N    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_DeInit
        BL       HAL_GPIO_DeInit
// 1446   /* Configure I2C Rx as alternate function  */
// 1447   HAL_GPIO_DeInit(CODEC_I2C_GPIO, CODEC_I2C_SDA_PIN);
        MOVS     R1,#+128
        LDR.N    R0,??DataTable25_9  ;; 0x40020400
          CFI FunCall HAL_GPIO_DeInit
        BL       HAL_GPIO_DeInit
// 1448 }
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock39
// 1449 
// 1450 
// 1451 
// 1452  /* I2C1 init function */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock40 Using cfiCommon0
          CFI Function MX_I2C1_Init
        THUMB
// 1453 void MX_I2C1_Init(void)
// 1454 {
MX_I2C1_Init:
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
// 1455 
// 1456 
// 1457   hi2c1.Instance = I2C1;
        LDR.N    R0,??DataTable25_20  ;; 0x40005400
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+0]
// 1458   hi2c1.Init.Timing =0x00A0689A;           //I2C_SPEED DISCOVERY_I2Cx_TIMING; 0x00C0EFFF
        LDR.N    R0,??DataTable25_21  ;; 0xa0689a
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+4]
// 1459                                            //I2C_TIMING ;//I2C_TIMING  0x00303D5D
// 1460                                            //DISCOVERY_I2Cx_TIMING
// 1461   hi2c1.Init.OwnAddress1 = 0x33;
        MOVS     R0,#+51
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+8]
// 1462   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
        MOVS     R0,#+1
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+12]
// 1463   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+16]
// 1464   hi2c1.Init.OwnAddress2 = 0;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+20]
// 1465   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+24]
// 1466   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+28]
// 1467   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
        MOVS     R0,#+0
        LDR.N    R1,??DataTable25_5
        STR      R0,[R1, #+32]
// 1468   HAL_I2C_Init(&hi2c1);
        LDR.N    R0,??DataTable25_5
          CFI FunCall HAL_I2C_Init
        BL       HAL_I2C_Init
// 1469 
// 1470    /*Configure Analogue filter */
// 1471   HAL_I2CEx_AnalogFilter_Config(&hi2c1, I2C_ANALOGFILTER_ENABLE);
        MOVS     R1,#+0
        LDR.N    R0,??DataTable25_5
          CFI FunCall HAL_I2CEx_ConfigAnalogFilter
        BL       HAL_I2CEx_ConfigAnalogFilter
// 1472 
// 1473 }
        POP      {R0,PC}          ;; return
          CFI EndBlock cfiBlock40

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25:
        DC32     0x4002600c

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_1:
        DC32     0x40026008

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_2:
        DC32     DmaHandle

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_3:
        DC32     OutputDev

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_4:
        DC32     0x40020c00

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_5:
        DC32     hi2c1

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_6:
        DC32     0x40003c00

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_7:
        DC32     0x40023840

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_8:
        DC32     0x40023830

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_9:
        DC32     0x40020400

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_10:
        DC32     0x40020000

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_11:
        DC32     0x40020800

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_12:
        DC32     0x40003c0c

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_13:
        DC32     hi2s3

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_14:
        DC32     0x400260b8

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_15:
        DC32     0x40003c1c

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_16:
        DC32     0x40013000

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_17:
        DC32     0x40023844

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_18:
        DC32     0x40003800

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_19:
        DC32     0x40023820

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_20:
        DC32     0x40005400

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable25_21:
        DC32     0xa0689a

        SECTION `.iar_vfe_header`:DATA:NOALLOC:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
        DC32 0

        SECTION __DLIB_PERTHREAD:DATA:REORDER:NOROOT(0)
        SECTION_TYPE SHT_PROGBITS, 0

        SECTION __DLIB_PERTHREAD_init:DATA:REORDER:NOROOT(0)
        SECTION_TYPE SHT_PROGBITS, 0

        END
// 1474 
// 
//   301 bytes in section .bss
//    17 bytes in section .data
// 5 362 bytes in section .text
// 
// 5 362 bytes of CODE memory
//   318 bytes of DATA memory
//
//Errors: none
//Warnings: none
