

================================================================
== Vivado HLS Report for 'yolo_acc_top'
================================================================
* Date:           Sat Jul 20 20:16:45 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.632|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  692237|  692237|  692237|  692237|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_post_process_unit_fu_403  |post_process_unit  |    2|    2|    1|    1| function |
        |grp_post_process_unit_fu_412  |post_process_unit  |    2|    2|    1|    1| function |
        |grp_post_process_unit_fu_421  |post_process_unit  |    2|    2|    1|    1| function |
        |grp_post_process_unit_fu_430  |post_process_unit  |    2|    2|    1|    1| function |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       4|       4|         1|          1|          1|       4|    yes   |
        |- Loop 2  |  692228|  692228|         6|          1|          1|  692224|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    999|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      4|     690|    984|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    548|    -|
|Register         |        0|      -|    1257|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|    1947|   2755|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |grp_post_process_unit_fu_403   |post_process_unit            |        0|      1|  150|  224|    0|
    |grp_post_process_unit_fu_412   |post_process_unit            |        0|      1|  150|  224|    0|
    |grp_post_process_unit_fu_421   |post_process_unit            |        0|      1|  150|  224|    0|
    |grp_post_process_unit_fu_430   |post_process_unit            |        0|      1|  150|  224|    0|
    |yolo_acc_top_CTRL_BUS_s_axi_U  |yolo_acc_top_CTRL_BUS_s_axi  |        0|      0|   90|   88|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                          |                             |        0|      4|  690|  984|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-----------------------------------------+--------------------------------------+-----------+
    |                 Instance                |                Module                | Expression|
    +-----------------------------------------+--------------------------------------+-----------+
    |yolo_acc_top_mul_mul_13ns_9ns_22_1_1_U7  |yolo_acc_top_mul_mul_13ns_9ns_22_1_1  |  i0 * i1  |
    +-----------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |kernel_bias_fp_0_V_U  |yolo_acc_top_kernel_bias_fp_0_V  |        1|  0|   0|    0|    16|   16|     1|          256|
    |kernel_bias_fp_1_V_U  |yolo_acc_top_kernel_bias_fp_0_V  |        1|  0|   0|    0|    16|   16|     1|          256|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                 |        2|  0|   0|    0|    32|   32|     2|          512|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1354_fu_524_p2                  |     *    |      0|  0|  51|           4|           9|
    |add_ln1354_1_fu_542_p2                |     +    |      0|  0|  14|          10|           2|
    |add_ln1354_fu_533_p2                  |     +    |      0|  0|  14|          10|           2|
    |add_ln40_1_fu_613_p2                  |     +    |      0|  0|  15|           1|           9|
    |add_ln40_fu_594_p2                    |     +    |      0|  0|  29|          22|           1|
    |add_ln43_1_fu_1192_p2                 |     +    |      0|  0|  17|           1|          13|
    |col_idx_fu_669_p2                     |     +    |      0|  0|  15|           1|           9|
    |i_V_fu_481_p2                         |     +    |      0|  0|  13|           4|           1|
    |input_ch_idx_fu_1186_p2               |     +    |      0|  0|  13|           1|           4|
    |p_Val2_10_fu_894_p2                   |     +    |      0|  0|  23|          16|          16|
    |p_Val2_12_fu_984_p2                   |     +    |      0|  0|  23|          16|          16|
    |p_Val2_15_fu_1074_p2                  |     +    |      0|  0|  23|          16|          16|
    |p_Val2_6_fu_804_p2                    |     +    |      0|  0|  23|          16|          16|
    |ret_V_1_fu_880_p2                     |     +    |      0|  0|  24|          17|          17|
    |ret_V_2_fu_970_p2                     |     +    |      0|  0|  24|          17|          17|
    |ret_V_3_fu_1060_p2                    |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_790_p2                       |     +    |      0|  0|  24|          17|          17|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op64_read_state2         |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_data_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_data_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_dest_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_dest_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_id_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_id_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_keep_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_keep_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_strb_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_strb_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_b_V_data_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inStream_b_V_data_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_914_p2                 |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_1004_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_1094_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_824_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_476_p2                   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln40_fu_589_p2                   |   icmp   |      0|  0|  18|          22|          22|
    |icmp_ln43_fu_600_p2                   |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln46_1_fu_649_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln46_fu_560_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln73_1_fu_578_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_2_fu_569_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_3_fu_554_p2                 |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln73_4_fu_623_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_5_fu_693_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_fu_1168_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |inStream_a_V_data_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_id_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_b_V_data_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |or_ln1598_fu_675_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln203_fu_506_p2                    |    or    |      0|  0|   5|           5|           1|
    |or_ln340_1_fu_932_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1022_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1112_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_842_p2                    |    or    |      0|  0|   2|           1|           1|
    |or_ln65_fu_1156_p2                    |    or    |      0|  0|   5|           5|           1|
    |or_ln73_1_fu_1174_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln73_2_fu_636_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln73_3_fu_698_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln73_fu_583_p2                     |    or    |      0|  0|   2|           1|           1|
    |output_acc_0_V_fu_864_p3              |  select  |      0|  0|  16|           1|          16|
    |output_acc_1_V_fu_954_p3              |  select  |      0|  0|  16|           1|          16|
    |output_acc_2_V_fu_1044_p3             |  select  |      0|  0|  16|           1|          16|
    |output_acc_3_V_fu_1134_p3             |  select  |      0|  0|  16|           1|          16|
    |select_ln1598_1_fu_628_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_2_fu_641_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_3_fu_654_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_4_fu_681_p3             |  select  |      0|  0|   4|           1|           1|
    |select_ln1598_5_fu_704_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_fu_605_p3               |  select  |      0|  0|   9|           1|           1|
    |select_ln340_1_fu_938_p3              |  select  |      0|  0|  16|           1|          15|
    |select_ln340_2_fu_1028_p3             |  select  |      0|  0|  16|           1|          15|
    |select_ln340_3_fu_1118_p3             |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_848_p3                |  select  |      0|  0|  16|           1|          15|
    |select_ln388_1_fu_946_p3              |  select  |      0|  0|  17|           1|          17|
    |select_ln388_2_fu_1036_p3             |  select  |      0|  0|  17|           1|          17|
    |select_ln388_3_fu_1126_p3             |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_856_p3                |  select  |      0|  0|  17|           1|          17|
    |select_ln40_fu_661_p3                 |  select  |      0|  0|   9|           1|           9|
    |select_ln43_1_fu_1198_p3              |  select  |      0|  0|  13|           1|           1|
    |select_ln43_fu_712_p3                 |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    |tmp_last_V_fu_1180_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_926_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1016_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1106_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_830_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_5_fu_920_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_1010_p2                |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_1100_p2                |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_836_p2                   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_908_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_998_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1088_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_818_p2                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 999|         411|         577|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5         |   9|          2|    1|          2|
    |i_op_assign_1_reg_381           |   9|          2|    9|         18|
    |i_op_assign_2_reg_392           |   9|          2|    4|          8|
    |i_op_assign_reg_359             |   9|          2|    9|         18|
    |inStream_a_TDATA_blk_n          |   9|          2|    1|          2|
    |inStream_a_V_data_0_data_out    |   9|          2|   64|        128|
    |inStream_a_V_data_0_state       |  15|          3|    2|          6|
    |inStream_a_V_dest_V_0_data_out  |   9|          2|    6|         12|
    |inStream_a_V_dest_V_0_state     |  15|          3|    2|          6|
    |inStream_a_V_id_V_0_data_out    |   9|          2|    5|         10|
    |inStream_a_V_id_V_0_state       |  15|          3|    2|          6|
    |inStream_a_V_keep_V_0_data_out  |   9|          2|    8|         16|
    |inStream_a_V_keep_V_0_state     |  15|          3|    2|          6|
    |inStream_a_V_strb_V_0_data_out  |   9|          2|    8|         16|
    |inStream_a_V_strb_V_0_state     |  15|          3|    2|          6|
    |inStream_a_V_user_V_0_data_out  |   9|          2|    2|          4|
    |inStream_a_V_user_V_0_state     |  15|          3|    2|          6|
    |inStream_b_TDATA_blk_n          |   9|          2|    1|          2|
    |inStream_b_V_data_0_data_out    |   9|          2|   64|        128|
    |inStream_b_V_data_0_state       |  15|          3|    2|          6|
    |inStream_b_V_dest_V_0_state     |  15|          3|    2|          6|
    |indvar_flatten17_reg_348        |   9|          2|   22|         44|
    |indvar_flatten_reg_370          |   9|          2|   13|         26|
    |kernel_bias_fp_0_V_address0     |  15|          3|    4|         12|
    |kernel_bias_fp_0_V_address1     |  15|          3|    4|         12|
    |kernel_bias_fp_1_V_address0     |  15|          3|    4|         12|
    |kernel_bias_fp_1_V_address1     |  15|          3|    4|         12|
    |outStream_TDATA_blk_n           |   9|          2|    1|          2|
    |outStream_V_data_1_data_out     |   9|          2|   64|        128|
    |outStream_V_data_1_state        |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_out   |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state      |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_out     |   9|          2|    5|         10|
    |outStream_V_id_V_1_state        |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_out   |   9|          2|    8|         16|
    |outStream_V_keep_V_1_state      |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_out   |   9|          2|    1|          2|
    |outStream_V_last_V_1_state      |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_out   |   9|          2|    8|         16|
    |outStream_V_strb_V_1_state      |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out   |   9|          2|    2|          4|
    |outStream_V_user_V_1_state      |  15|          3|    2|          6|
    |t_V_reg_337                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 548|        114|  364|        779|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln1354_1_reg_1281            |  10|   0|   10|          0|
    |add_ln1354_reg_1275              |  10|   0|   10|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |bias_en_V_read_reg_1225          |   1|   0|    1|          0|
    |fold_input_ch_V_read_reg_1241    |   4|   0|    4|          0|
    |i_op_assign_1_reg_381            |   9|   0|    9|          0|
    |i_op_assign_2_reg_392            |   4|   0|    4|          0|
    |i_op_assign_reg_359              |   9|   0|    9|          0|
    |icmp_ln40_reg_1302               |   1|   0|    1|          0|
    |icmp_ln46_reg_1297               |   1|   0|    1|          0|
    |icmp_ln73_3_reg_1292             |   1|   0|    1|          0|
    |inStream_a_V_data_0_payload_A    |  64|   0|   64|          0|
    |inStream_a_V_data_0_payload_B    |  64|   0|   64|          0|
    |inStream_a_V_data_0_sel_rd       |   1|   0|    1|          0|
    |inStream_a_V_data_0_sel_wr       |   1|   0|    1|          0|
    |inStream_a_V_data_0_state        |   2|   0|    2|          0|
    |inStream_a_V_dest_V_0_payload_A  |   6|   0|    6|          0|
    |inStream_a_V_dest_V_0_payload_B  |   6|   0|    6|          0|
    |inStream_a_V_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_dest_V_0_state      |   2|   0|    2|          0|
    |inStream_a_V_id_V_0_payload_A    |   5|   0|    5|          0|
    |inStream_a_V_id_V_0_payload_B    |   5|   0|    5|          0|
    |inStream_a_V_id_V_0_sel_rd       |   1|   0|    1|          0|
    |inStream_a_V_id_V_0_sel_wr       |   1|   0|    1|          0|
    |inStream_a_V_id_V_0_state        |   2|   0|    2|          0|
    |inStream_a_V_keep_V_0_payload_A  |   8|   0|    8|          0|
    |inStream_a_V_keep_V_0_payload_B  |   8|   0|    8|          0|
    |inStream_a_V_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_keep_V_0_state      |   2|   0|    2|          0|
    |inStream_a_V_strb_V_0_payload_A  |   8|   0|    8|          0|
    |inStream_a_V_strb_V_0_payload_B  |   8|   0|    8|          0|
    |inStream_a_V_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_strb_V_0_state      |   2|   0|    2|          0|
    |inStream_a_V_user_V_0_payload_A  |   2|   0|    2|          0|
    |inStream_a_V_user_V_0_payload_B  |   2|   0|    2|          0|
    |inStream_a_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_user_V_0_state      |   2|   0|    2|          0|
    |inStream_b_V_data_0_payload_A    |  64|   0|   64|          0|
    |inStream_b_V_data_0_payload_B    |  64|   0|   64|          0|
    |inStream_b_V_data_0_sel_rd       |   1|   0|    1|          0|
    |inStream_b_V_data_0_sel_wr       |   1|   0|    1|          0|
    |inStream_b_V_data_0_state        |   2|   0|    2|          0|
    |inStream_b_V_dest_V_0_state      |   2|   0|    2|          0|
    |indvar_flatten17_reg_348         |  22|   0|   22|          0|
    |indvar_flatten_reg_370           |  13|   0|   13|          0|
    |input_h_V_read_reg_1255          |   9|   0|    9|          0|
    |input_w_V_read_reg_1249          |   9|   0|    9|          0|
    |leaky_V_read_reg_1233            |   1|   0|    1|          0|
    |mul_ln1354_1_reg_1287            |  22|   0|   22|          0|
    |mul_ln1354_reg_1269              |  13|   0|   13|          0|
    |outStream_V_data_1_payload_A     |  64|   0|   64|          0|
    |outStream_V_data_1_payload_B     |  64|   0|   64|          0|
    |outStream_V_data_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_data_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_data_1_state         |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A   |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B   |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state       |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A     |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B     |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_id_V_1_state         |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A   |   8|   0|    8|          0|
    |outStream_V_keep_V_1_payload_B   |   8|   0|    8|          0|
    |outStream_V_keep_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state       |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A   |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B   |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_last_V_1_state       |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A   |   8|   0|    8|          0|
    |outStream_V_strb_V_1_payload_B   |   8|   0|    8|          0|
    |outStream_V_strb_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state       |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A   |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B   |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_user_V_1_state       |   2|   0|    2|          0|
    |output_acc_0_V_reg_1346          |  16|   0|   16|          0|
    |output_acc_1_V_reg_1351          |  16|   0|   16|          0|
    |output_acc_2_V_reg_1356          |  16|   0|   16|          0|
    |output_acc_3_V_reg_1361          |  16|   0|   16|          0|
    |t_V_reg_337                      |   4|   0|    4|          0|
    |tmp_dest_V_reg_1341              |   6|   0|    6|          0|
    |tmp_id_V_reg_1336                |   5|   0|    5|          0|
    |tmp_keep_V_reg_1321              |   8|   0|    8|          0|
    |tmp_last_V_reg_1386              |   1|   0|    1|          0|
    |tmp_strb_V_reg_1326              |   8|   0|    8|          0|
    |tmp_user_V_reg_1331              |   2|   0|    2|          0|
    |icmp_ln40_reg_1302               |  64|  32|    1|          0|
    |tmp_dest_V_reg_1341              |  64|  32|    6|          0|
    |tmp_id_V_reg_1336                |  64|  32|    5|          0|
    |tmp_keep_V_reg_1321              |  64|  32|    8|          0|
    |tmp_last_V_reg_1386              |  64|  32|    1|          0|
    |tmp_strb_V_reg_1326              |  64|  32|    8|          0|
    |tmp_user_V_reg_1331              |  64|  32|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1257| 224|  840|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     yolo_acc_top    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     yolo_acc_top    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     yolo_acc_top    | return value |
|inStream_a_TDATA        |  in |   64|    axis    |  inStream_a_V_data  |    pointer   |
|inStream_a_TVALID       |  in |    1|    axis    | inStream_a_V_dest_V |    pointer   |
|inStream_a_TREADY       | out |    1|    axis    | inStream_a_V_dest_V |    pointer   |
|inStream_a_TDEST        |  in |    6|    axis    | inStream_a_V_dest_V |    pointer   |
|inStream_a_TKEEP        |  in |    8|    axis    | inStream_a_V_keep_V |    pointer   |
|inStream_a_TSTRB        |  in |    8|    axis    | inStream_a_V_strb_V |    pointer   |
|inStream_a_TUSER        |  in |    2|    axis    | inStream_a_V_user_V |    pointer   |
|inStream_a_TLAST        |  in |    1|    axis    | inStream_a_V_last_V |    pointer   |
|inStream_a_TID          |  in |    5|    axis    |  inStream_a_V_id_V  |    pointer   |
|inStream_b_TDATA        |  in |   64|    axis    |  inStream_b_V_data  |    pointer   |
|inStream_b_TVALID       |  in |    1|    axis    | inStream_b_V_dest_V |    pointer   |
|inStream_b_TREADY       | out |    1|    axis    | inStream_b_V_dest_V |    pointer   |
|inStream_b_TDEST        |  in |    6|    axis    | inStream_b_V_dest_V |    pointer   |
|inStream_b_TKEEP        |  in |    8|    axis    | inStream_b_V_keep_V |    pointer   |
|inStream_b_TSTRB        |  in |    8|    axis    | inStream_b_V_strb_V |    pointer   |
|inStream_b_TUSER        |  in |    2|    axis    | inStream_b_V_user_V |    pointer   |
|inStream_b_TLAST        |  in |    1|    axis    | inStream_b_V_last_V |    pointer   |
|inStream_b_TID          |  in |    5|    axis    |  inStream_b_V_id_V  |    pointer   |
|outStream_TDATA         | out |   64|    axis    |   outStream_V_data  |    pointer   |
|outStream_TREADY        |  in |    1|    axis    |   outStream_V_data  |    pointer   |
|outStream_TVALID        | out |    1|    axis    |  outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    |  outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    8|    axis    |  outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    8|    axis    |  outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    |  outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    |  outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |   outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

