[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS74501PDRVR production of TEXAS INSTRUMENTS from the text:IN OUT\nGND\nEN PGTPS745VOUT VIN\nFBCIN COUT\nRPG\nVEN VPGR2R1\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nTPS745 500-mA, HighAccuracy, Adjustable LDOWithPower-Good inaSmallSize\nPackage\n11Features\n1•Input Voltage Range: 1.5Vto6.0V\n•Adjustable Output Voltage:\n–0.55 Vto5.5V\n•Very Low Dropout:\n–130mV(max) at500mA(3.3 VOUT)\n•High Output Accuracy: 0.7% (Typical) and1%\n(Maximum Over Temperature)\n•Open-Drain Power-Good Output\n•IQ:25µA(Typical)\n•Built-In Soft-Start With Monotonic VOUTRise\n•Package:\n–2-mm ×2-mm WSON-6 (DRV)\n•Active Output Discharge\n2Applications\n•Set-Top Boxes, Gaming Consoles\n•Home Theater andEntertainment\n•Desktops, Notebooks, Ultrabooks\n•Printers\n•Servers\n•Thermostat andLighting Control\n•Electronic Point ofSale (EPOS)3Description\nThe TPS745 isanadjustable 500-mA low-dropout\n(LDO) regulator with power-good functionality. This\ndevice isavailable inasmall, 6-pin, 2-mm ×2-mm\nWSON package and consumes very low quiescent\ncurrent and provides fast line and load transient\nperformance. The TPS745 features anultra-low\ndropout of130 mVat500 mAthat canhelp improve\nthepower efficiency ofthesystem.\nThe TPS745 isoptimized forawide variety of\napplications bysupporting aninput voltage range\nfrom 1.5Vto6.0Vand anexternally adjustable\noutput range of0.55 Vto5.5V.The low output\nvoltage enables this LDO topower the modern\nmicrocontrollers with lower core voltages.\nThe TPS745 has apower-good (PG) output that\nmonitors thevoltage atthefeedback pintoindicate\nthestatus oftheoutput voltage. The ENinput andPG\noutput canbeused forthesequencing multiple power\nsources inthesystem.\nThe TPS745 isstable with small ceramic output\ncapacitors, allowing forasmall overall solution size.\nAprecision band-gap and error amplifier provides\nhigh accuracy of0.7% (max) at25°Cand 1%(max)\nover temperature (85ºC). This device includes\nintegrated thermal shutdown, current limit, and\nundervoltage lockout (UVLO) features. The TPS745\nhas aninternal foldback current limit that helps\nreduce the thermal dissipation during short-circuit\nevents.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS745 WSON (6) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application\n2TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Timing Requirements ................................................ 6\n6.7 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 14\n7.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 147.4 Device Functional Modes ........................................ 16\n8Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Application .................................................. 22\n9Power Supply Recommendations ...................... 24\n10Layout ................................................................... 24\n10.1 Layout Guidelines ................................................. 24\n10.2 Layout Example .................................................... 24\n11Device andDocumentation Support ................. 25\n11.1 Documentation Support ........................................ 25\n11.2 Receiving Notification ofDocumentation Updates 25\n11.3 Community Resources .......................................... 25\n11.4 Trademarks ........................................................... 25\n11.5 Electrostatic Discharge Caution ............................ 25\n11.6 Glossary ................................................................ 25\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 25\n4Revision History\nChanges from Original (April 2018) toRevision A Page\n•Changed document status from Advance Information toProduction Data ........................................................................... 1\n1OUT\n2FB\n3GND 4 EN5 PG6 IN\nNot to scaleThermal\nPad\n3TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nDRV Package\n6-Pin Adjustable WSON\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nEN 4 InputEnable pin.Drive ENgreater than VEN(HI) toturn ontheregulator.\nDrive ENless than VEN(LO) toputtheLDO intoshutdown mode.\nFB 2 —This pinisused asaninput tothecontrol loop error amplifier andisused tosetthe\noutput voltage oftheLDO.\nGND 3 — Ground pin\nIN 6 InputInput pin.Forbest transient response andtominimize input impedance, usethe\nrecommended value orlarger ceramic capacitor from INtoground aslisted inthe\nRecommended Operating Conditions table andtheInput andOutput Capacitor Selection\nsection. Place theinput capacitor asclose totheoutput ofthedevice aspossible.\nOUT 1 OutputRegulated output voltage pin.Acapacitor isrequired from OUT toground forstability.\nForbest transient response, usethenominal recommended value orlarger ceramic\ncapacitor from OUT toground; seetheRecommended Operating Conditions table and\ntheInput andOutput Capacitor Selection section. Place theoutput capacitor asclose to\noutput ofthedevice aspossible.\nPG 5 Output Power-good output\nThermal pad Pad — Connect thethermal padtoalarge area GND plane forimproved thermal performance.\n4TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. Theseare stress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperatingConditions .Exposure toabsolute-maximum-rated conditions forextended periods mayaffect device reliability.\n(2) The absolute maximum rating isVIN+0.3V or6.5V,whichever issmaller.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageSupply, VIN –0.3 6.5\nVEnable, VEN –0.3 6.5\nFeedback, VFB –0.3 2\nPower-good, VPG –0.3 6.5\nOutput, VOUT –0.3 VIN+0.3(2)\nCurrent Power-good current ±10 mA\nTemperatureOperating junction, TJ –40 150\n°C\nStorage, Tstg –65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safemanufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions.\n(2) JEDEC document JEP157 states that250-V CDM allows safemanufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) Minimum derated capacitance of0.47 µFisrequired forstability6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 1.5 6.0 V\nVOUT Output voltage 0.55 5.5 V\nIOUT Output current 0 500 mA\nCIN Input capacitor 1 µF\nCOUT Output capacitor(1)1 220 µF\nVEN Enable voltage 0 6.0 V\nfEN Enable toggle frequency 10 kHz\nVPG PGvoltage 0 6.0 V\nTJ Junction temperature –40 125 °C\n5TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermalmetrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TPS745\nUNIT DRV (WSON)\n6PINS\nRθJA Junction-to-ambient thermal resistance 80.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 98.7 °C/W\nRθJB Junction-to-board thermal resistance 44.8 °C/W\nψJT Junction-to-top characterization parameter 6.1 °C/W\nψJB Junction-to-board characterization parameter 45.0 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 20.8 °C/W\n(1) When thedevice isconnected toexternal feedback resistors attheFBpin,external resistor tolerances arenotincluded\n(2) VIN=1.5V forVOUT<1.0V6.5 Electrical Characteristics\natoperating temperature range (TJ=–40°Cto+125 °C),V IN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA,\nVEN=VIN,andCIN=COUT=1uF(unless otherwise noted); alltypical values areatTJ=25°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVFB Feedback voltage TJ=25°C 0.55 V\nOutput accuracy(1)TJ=25°C –0.7% 0.7%\n–40°C≤TJ≤+85°C –1% 1%\n–40°C≤TJ≤+125 °C –1.5% 1.5%\nLine regulation VOUT(NOM) +0.5V(2)≤VIN≤6.0V 2 7.5 mV\nLoad regulation 0.1mA≤IOUT≤500mA, VIN≥2.0V 0.030 V/A\nIGND Ground current\nIOUT=0mATJ=25°C 10 25 31 µA\nIGND Ground current –40°C≤TJ≤+125 °C 35 µA\nISHDN Shutdown current VEN≤0.3V,1.5V≤VIN≤6.0V 0.1 1 µA\nIFB Feedback pincurrent 0.01 0.1 µA\nICL Output current limit VIN=VOUT(NOM) +1.0VVOUT=VOUT(NOM) –0.2V,\nVOUT<1.5V530 720 865\nmA\nVOUT=0.9V×VOUT(NOM) ,\nVOUT≥1.5V530 720 865\nISC Short-circuit current limit VIN=VOUT(NOM) +1.0V VOUT=0V 350 mA\nVDO Dropout voltageIOUT=500mA,\n–40°C≤TJ≤+125 °C,\nVOUT=0.95 ×VOUT(NOM)0.65 V≤VOUT<0.8V 720 880\nmV0.8V≤VOUT<1.0V 585 750\n1.0V≤VOUT<1.2V 420 570\n1.2V≤VOUT<1.5V 285 400\n1.5V≤VOUT<1.8V 180 235\n1.8V≤VOUT<2.5V 140 185\n2.5V≤VOUT<3.3V 102 140\n3.3V≤VOUT≤5.5V 95 130\nPSRR Power-supply rejection ratioVIN=VOUT(NOM) +1.0V,\nIOUT=50mAf=1kHz 50\ndB f=100kHz 45\nf=1MHz 30\nVn Output noise voltage BW=10Hzto100kHz, VOUT=0.9V 53 µVRMS\nVUVLO Undervoltage lockoutVINrising 1.21 1.33 1.47 V\nVINfalling 1.17 1.29 1.42 V\nVUVLO,\nHYSTUndervoltage lockout\nhysteresisVINHysteresis 40 mV\ntSTR Startup time From ENlow-to-high transition toVOUT=VOUT(NOM) ×95% 500 µs\n6TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\natoperating temperature range (TJ=–40°Cto+125 °C),V IN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA,\nVEN=VIN,andCIN=COUT=1uF(unless otherwise noted); alltypical values areatTJ=25°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVEN(HI) ENpinhigh voltage 1.0 V\nVEN(LO) ENpinlowvoltage 0.3 V\nIEN Enable pincurrent VIN=EN=6.0V 10 nA\nRPULL\nDOWNPulldown resistance VIN=6.0V 95 Ω\nPGHTH PGhigh threshold VOUTincreasing 89 94 95 %V OUT\nPGLTH PGlowthreshold VOUTdecreasing 87 92 93 %V OUT\nVOL(PG)PGpinlow-level output\nvoltageVIN≥1.5V,ISINK =1mA 300\nmV\nVOL(PG)PGpinlow-level output\nvoltageVIN≥2.75 V,ISINK =2mA 300\nIlkg(PG) PGpinleakage current VOUT>PGHTH,VPG=6.0V 300 nA\nTSD Thermal shutdownShutdown, temperature increasing 170\n°C\nReset, temperature decreasing 155\n(1) Output overdrive =10%6.6 Timing Requirements\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\ntPGDH PGdelay time rising(1)Time from 92% VOUT to20% ofPG 135 165 178 µs\ntPGDL PGdelay time falling(1)Time from 90% VOUTto80% ofPG 1.5 7 10 µs\nOutput Current (A)Dropout Voltage (mV)\n00.050.10.150.20.250.30.350.40.45 0.5660690720750780810840870900\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Dropout Voltage (mV)\n00.050.10.150.20.250.30.350.40.45 0.5020406080100120140160\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Output Voltage Accuracy (%)\n5.5 5.6 5.7 5.8 5.9 6-0.3-0.2-0.100.10.20.3\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Dropout Voltage (mV)\n00.050.10.150.20.250.30.350.40.45 0.5020406080100120140160\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Output Voltage Accuracy (%)\n3.844.24.44.64.855.25.45.65.8 6-0.6-0.45-0.3-0.1500.150.30.450.6\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Output Voltage Accuracy (%)\n1.522.533.544.555.5 6-0.6-0.45-0.3-0.1500.150.30.450.6\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\n7TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated6.7 Typical Characteristics\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1µF(unless otherwise noted)\nVOUT=3.3V,IOUT=1mA\nFigure 1.3.3-V Line Regulation vsVINVOUT=0.55 V,IOUT=1mA\nFigure 2.0.55-V Line Regulation vsVIN\nVOUT=5.5V,IOUT=1mA\nFigure 3.5.5-V Line Regulation vsVIN Figure 4.3.3-V Dropout Voltage vsIOUT\nFigure 5.0.55-V Dropout Voltage vsIOUT Figure 6.5.5-V Dropout Voltage vsIOUT\nOutput Current (A)Change in V OUT (%)\n00.050.10.150.20.250.30.350.40.45 0.5-1-0.75-0.5-0.2500.250.50.751\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Change in V OUT (%)\n00.050.10.150.20.250.30.350.40.45 0.5-0.6-0.45-0.3-0.1500.150.30.450.6\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Shutdown Current (nA)\n00.61.21.82.433.64.24.85.4 6-30003006009001,2001,5001,8002,100\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Ground Pin Current ( PA)\n00.61.21.82.433.64.24.85.4 6-80080160240320400480560\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Voltage (V)Dropout Voltage (mV)\n0.511.522.533.544.5 501002003004005006007008009001,000\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Ground Pin Current ( PA)\n00.050.10.150.20.250.30.350.40.45 0.50100200300400500600700800\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\n8TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1µF(unless otherwise noted)\nIOUT=500mA\nFigure 7.VDOvsVOUT Figure 8.IGNDvsIOUT\nVEN=0V\nFigure 9.ISHDN vsVINVOUT=3.3V,IOUT=0mA\nFigure 10.IQvsVIN\nVIN=3.8V,VOUT=3.3V\nFigure 11.3.3-V Load Regulation vsIOUTVIN=2V,VOUT=0.55 V\nFigure 12.0.55-V Load Regulation vsIOUT\nPG Pin Sink Current (mA)PG Pin Voltage Low (mV)\n0.20.40.60.811.21.41.61.8 20306090120150180210240270300\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nPG Pin Sink Current (mA)PG Pin Voltage Low (mV)\n0.20.30.40.50.60.70.80.9 10306090120150180210\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nTemperature ( qC)PG Pin Thresholds (%)\n-50-30-101030507090110130 1508989.2589.589.759090.2590.590.759191.2591.591.759292.2592.5\nPGLTH PGHTH\nTemperature ( qC)PG Leakage Current (nA)\n-50-250255075100125 150-10-50510152025303540\nPG = 3.3 V PG = 5.5 V\nOutput Current (A)Change in V OUT (%)\n00.050.10.150.20.250.30.350.40.45 0.5-1-0.75-0.5-0.2500.250.50.751\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nPulldown Current (mA)Output Voltage (mV)\n00.511.522.533.544.5 5080160240320400480560640\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\n9TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1µF(unless otherwise noted)\nVIN=6V,VOUT=5.5V\nFigure 13.5-VLoad Regulation vsIOUT Figure 14.VOUTvsIOUTPulldown Resistor\nFigure 15.PGLTHandPGHTHvsTemperature Figure 16.IIkg(PG) vsTemperature andPGPinVoltage\nVIN=3.8V,VOUT=3.3V\nFigure 17.VOL(PG) vsPGPinSink CurrentVIN=1.5V,VOUT=0.55 V\nFigure 18.VOL(PG) vsPGPinSink Current\nOutput Current (mA)Output Voltage (V)\n0100200300400500600 70000.511.522.533.544.55\nTJ\n-50qC\n-40qC-20qC\n0qC25qC\n85qC125qC\nTime (ms)Input Voltage (V)\nAC-coupled Output Voltage (mV)\n0 0.5 1 1.5 20 -451 -402 -353 -304 -255 -206 -157 -108 -59 010 511 1012 1513 2014 25\nVin\nVout\nTemperature ( qC)Enable Threshold (mV)\n-50-250255075100125 150440480520560600640680720760800840\nVEN(LO) VEN(HI)\nInput Voltage (V)Enable Pin Current ( PA)\n00.511.522.533.544.55 5.5-50050100150200250300\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC125qC\n85qC125qC\n150qC\nTemperature ( qC)PG Delay Time Rising ( Ps)\n-50-250255075100125 150150152154156158160162164166\ntPGDH\nTemperature ( qC)PG Delay Time Falling ( Ps)\n-50-250255075100125 1502.52.93.33.74.14.54.95.35.76.16.5\ntPGDL\n10TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1µF(unless otherwise noted)\nFigure 19.tPGDH vsTemperature Figure 20.tPGDL vsTemperature\nFigure 21.VEN(HI) andVEN(LO) vsTemperatureVEN=5.5V\nFigure 22.IENvsVIN\nFigure 23.3.3-V Foldback Current Limit vsIOUTVOUT=0.55 V,IOUT=1mA, VINslew rate =1V/µs\nFigure 24.0.55-V Line Transient\nTime (us)Voltage (V)\n0 200 400 600 800 1,000-1-0.500.511.522.533.544.55\nVout\nVin\nTime (us)Voltage (V)\n0 200 400 600 800 1,000-1012345\nVout\nVenable\nVin\nTime (us)Output Current (A)\nAC-coupled Output Voltage (mV)\n050100150200250300350400450 500-1 -300-0.5 -2500 -2000.5 -1501 -1001.5 -502 02.5 503 1003.5 1504 200\nIout\nVout\nTime (us)Output Current (A)\nAC-coupled Output Voltage (mV)\n050100150200250300350400450 500-1 -300-0.5 -2500 -2000.5 -1501 -1001.5 -502 02.5 503 1003.5 1504 200\nIout\nVout\nTime (ms)Input Voltage (V)\nAC-coupled Output Voltage (mV)\n00.20.40.60.811.21.41.61.8 23 -1603.5 -1404 -1204.5 -1005 -805.5 -606 -406.5 -207 07.5 208 408.5 609 809.5 10010 120\nVin\nVout\nTime (us)Output Current (A)\nAC-coupled Output Voltage (mV)\n050100150200250300350400450 500-1 -300-0.5 -2500 -2000.5 -1501 -1001.5 -502 02.5 503 1003.5 1504 200\nIout\nVout\n11TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1µF(unless otherwise noted)\nVOUT=3.3V,IOUT=1mA, VINslew rate =1V/µs\nFigure 25.3.3-V Line TransientVIN=3.8V,VOUT=3.3V,IOUTslew rate =1A/µs\nFigure 26.3.3-V, 1-mA to500-mA Load Transient\nVIN=2V,VOUT=0.55 V,IOUTslew rate =1A/µs\nFigure 27.0.55-V, 1-mA to500-mA Load TransientVIN=5.5V,VOUT=5V,IOUTslew rate =1A/µs\nFigure 28.5-V,1-mA to500-mA Load Transient\nVIN=3.8V,VOUT=3.3V,IOUT=1mA\nFigure 29.VINPower-UpVIN=3.8V,VOUT=3.3V,IOUT=1mA\nFigure 30.Startup With EN\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 1.9 V, V OUT = 0.9 V\nVIN = 2.8 V, V OUT = 1.8 V\nVIN = 4.3 V, V OUT = 3.3 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MCOUT = 1 PF\nCOUT = 2.2 PF\nCOUT = 4.7 PF\nCOUT = 47 PF\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.5 V\nVIN = 3.6 V\nVIN = 3.7 V\nVIN = 3.8 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.9 V\nVIN = 4.0 V\nVIN = 4.1 V\nVIN = 4.2 V\nVIN = 4.3 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.5 V\nVIN = 3.6 V\nVIN = 3.7 V\nVIN = 3.8 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.9 V\nVIN = 4.0 V\nVIN = 4.1 V\nVIN = 4.2 V\nVIN = 4.3 V\n12TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1µF(unless otherwise noted)\nVOUT=3.3V,IOUT=500mA, COUT=2.2µF\nFigure 31.PSRR vsFrequency andVINVOUT=3.3V,IOUT=500mA, COUT=2.2µF\nFigure 32.PSRR vsFrequency andVIN\nVOUT=3.3V,IOUT=250mA, COUT=2.2µF\nFigure 33.PSRR vsFrequency andVINVOUT=3.3V,IOUT=250mA, COUT=2.2µF\nFigure 34.PSRR vsFrequency andVIN\nIOUT=500mA, COUT=2.2µF\nFigure 35.PSRR vsFrequencyVIN=3.8V,VOUT=3.3V,IOUT=500mA\nFigure 36.PSRR vsFrequency andCOUT\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MCOUT = 2.2PF, 160 PVRMS\nCOUT = 4.7PF, 170 PVRMS\nCOUT = 47PF, 138 PVRMS\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MVIN=1.9V, V OUT=0.9V, 53PVRMS\nVIN=2.8V, V OUT=1.8V, 96PVRMS\nVIN=3.8V, V OUT=3.3V, 160 PVRMS\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MIOUT= 10mA, 159 PVRMS\nIOUT= 100mA, 160 PVRMS\nIOUT= 500mA, 160 PVRMS\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MCFF = 0 nF, 160 PVRMS\nCFF = 1 nF, 108 PVRMS\nCFF = 10 nF, 74 PVRMS\nCFF = 100 nF, 44 PVRMS\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MCFF = 0 nF\nCFF = 1 nF\nCFF = 10 nF\nCFF = 100 nF\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MILOAD = 10 mA\nILOAD = 100 mA\nILOAD = 250 mA\nILOAD = 500 mA\n13TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1µF(unless otherwise noted)\nVIN=3.8V,VOUT=3.3V,IOUT=500mA\nFigure 37.PSRR vsFrequency andCFFVIN=3.8V,VOUT=3.3V,COUT=2.2µF\nFigure 38.PSRR vsFrequency andILOAD\nVIN=3.8V,VOUT=3.3V,COUT=2.2µF,\nVRMSBW=10Hzto100kHz\nFigure 39.Output Spectral Noise DensityVIN=3.8V,VOUT=3.3V,IOUT=500mA, COUT=2.2µF,\nVRMSBW=10Hzto100kHz\nFigure 40.Output Spectral Noise Density vs\nFrequency andCFF\nVIN=3.8V,VOUT=3.3V,IOUT=100mA, CFF=0µF,\nVRMSBW=10Hzto100kHz\nFigure 41.Output Spectral Noise Density vs\nFrequency andCOUTIOUT=500mA, COUT=2.2µF,VRMSBW=10Hzto100kHz\nFigure 42.Output Spectral Noise Density vsFrequency\n+ –\nBand GapThermal\nShutdown\nUVLO\nLogicCurrent\nLimit\n95 \x01 IN\nEN GNDOUT\nFB\n+\n–PG\n0.90 x V REF\n14TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS745 low-dropout regulators (LDO) consumes lowquiescent current and delivers excellent lineand load\ntransient performance. These characteristics, combined with lownoise andgood PSRR with lowdropout voltage,\nmake thisdevice ideal forportable consumer applications. The internal power-good detection circuit allows the\ndown-stream supplies tobesequenced andalerts iftheoutput voltage isbelow aregulation threshold.\nThis regulator offers foldback current limit, shutdown, andthermal protection. The operating junction temperature\nforthisdevice is–40°Cto+125 °C.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Undervoltage Lockout (UVLO)\nThe TPS745 uses anundervoltage lockout (UVLO) circuit that disables theoutput until theinput voltage is\ngreater than the rising UVLO voltage (VUVLO).This circuit ensures that the device does not exhibit any\nunpredictable behavior when thesupply voltage islower than theoperational range oftheinternal circuitry. When\nVINisless than VUVLO,theoutput isconnected toground with apulldown resistor (RPULLDOWN ).When thedevice\nenters UVLO, thePGoutput ispulled low.\n7.3.2 Shutdown\nThe enable pin(EN) isactive high. Enable thedevice byforcing theENpintoexceed VEN(HI) .Turn offthedevice\nbyforcing theENpintodrop below VEN(LO) .Ifshutdown capability isnotrequired, connect ENtoIN.When the\ndevice isdisabled, thePGoutput pinispulled low.\nThe TPS745 hasaninternal pulldown MOSFET that connects anRPULLDOWN resistor toground when thedevice\nisdisabled. The discharge time after disabling depends ontheoutput capacitance (COUT)andtheload resistance\n(RL)inparallel with thepulldown resistor (RPULLDOWN ).Equation 1calculates thetime constant:\nτ=(RPULLDOWN ×RL)/(RPULLDOWN +RL) (1)\nVOUT(NOM)\n0 V\n0 mAVOUT\nVFOLDBACK\nICL ISC IRATEDIOUTBrickwall\nFoldback\n15TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.3 Foldback Current Limit\nThe device hasaninternal current limit circuit that protects theregulator during transient high-load current faults\norshorting events. The current limit isahybrid brickwall-foldback scheme. The current limit transitions from a\nbrickwall scheme toafoldback scheme atthefoldback voltage (VFOLDBACK ).Inahigh-load current fault with the\noutput voltage above VFOLDBACK ,thebrickwall scheme limits theoutput current tothecurrent limit (ICL).When the\nvoltage drops below VFOLDBACK ,afoldback current limit activates that scales back thecurrent astheoutput\nvoltage approaches GND. When theoutput isshorted, thedevice supplies atypical current called theshort-\ncircuit current limit (ISC).ICLandISCarelisted intheElectrical Characteristics table.\nForthisdevice, VFOLDBACK =0.4V×VOUT(NOM) .\nThe output voltage isnotregulated when thedevice isincurrent limit. When acurrent limit event occurs, the\ndevice begins toheat upbecause oftheincrease inpower dissipation. When thedevice isinbrickwall current\nlimit, thepass transistor dissipates power [(VIN–VOUT)×ICL].When thedevice output isshorted and theoutput\nisbelow VFOLDBACK ,thepass transistor dissipates power [(VIN–VOUT)×ISC].Ifthermal shutdown istriggered, the\ndevice turns off.After thedevice cools down, theinternal thermal shutdown circuit turns thedevice back on.If\ntheoutput current fault condition continues, thedevice cycles between current limit and thermal shutdown. For\nmore information oncurrent limits, seetheKnow Your Limits application report .\nFigure 43shows adiagram ofthefoldback current limit.\nFigure 43.Foldback Current Limit\n7.3.4 Thermal Shutdown\nThermal shutdown protection disables theoutput when thejunction temperature rises toapproximately 170°C.\nDisabling thedevice eliminates thepower dissipated bythedevice, allowing thedevice tocool. When the\njunction temperature cools toapproximately 155°C,theoutput circuitry isagain enabled. Depending onpower\ndissipation, thermal resistance, and ambient temperature, thethermal protection circuit may cycle onand off.\nThis cycling limits regulator dissipation, protecting theLDO from damage asaresult ofoverheating.\nActivating thethermal shutdown feature usually indicates excessive power dissipation asaresult oftheproduct\nofthe(VIN–VOUT)voltage and theload current. Forreliable operation, limit junction temperature to125°C\nmaximum. Toestimate themargin ofsafety inacomplete design, increase theambient temperature until the\nthermal protection istriggered; useworst-case loads andsignal conditions.\n16TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFeature Description (continued)\nThe TPS745 internal protection circuitry protects against overload conditions butisnotintended tobeactivated\ninnormal operation. Continuously running theTPS745 intothermal shutdown degrades device reliability.\n7.4 Device Functional Modes\n7.4.1 Device Functional Mode Comparison\nThe Device Functional Mode Comparison table shows theconditions that lead tothedifferent modes of\noperation. See theElectrical Characteristics table forparameter values.\nTable 1.Device Functional Mode Comparison\nOPERATING MODEPARAMETER\nVIN VEN IOUT TJ\nNormal operation VIN>VOUT(nom) +VDOandVIN>VIN(min) VEN>VEN(HI) IOUT<IOUT(max) TJ<TSD(shutdown)\nDropout operation VIN(min) <VIN<VOUT(nom) +VDO VEN>VEN(HI) IOUT<IOUT(max) TJ<TSD(shutdown)\nDisabled\n(any true condition\ndisables thedevice)VIN<VUVLO VEN<VEN(LOW) Notapplicable TJ>TSD(shutdown)\n7.4.2 Normal Operation\nThe device regulates tothenominal output voltage when thefollowing conditions aremet:\n•The input voltage isgreater than thenominal output voltage plus thedropout voltage (VOUT(nom) +VDO)\n•The output current isless than thecurrent limit (IOUT<ICL)\n•The device junction temperature isless than thethermal shutdown temperature (TJ<TSD)\n•The enable voltage haspreviously exceeded theenable rising threshold voltage andhasnotyetdecreased to\nless than theenable falling threshold\n7.4.3 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremet fornormal operation, thedevice operates indropout mode. Inthismode, theoutput voltage\ntracks theinput voltage. During this mode, thetransient performance ofthedevice becomes significantly\ndegraded because thepass transistor isintheohmic ortriode region, and acts asaswitch. Line orload\ntransients indropout canresult inlarge output-voltage deviations.\nWhen thedevice isinasteady dropout state (defined aswhen thedevice isindropout, VIN<VOUT(NOM) +VDO,\ndirectly after being inanormal regulation state, butnotduring startup), thepass transistor isdriven into the\nohmic ortriode region. When theinput voltage returns toavalue greater than orequal tothenominal output\nvoltage plus thedropout voltage (VOUT(NOM) +VDO),theoutput voltage canovershoot forashort period oftime\nwhile thedevice pulls thepass transistor back intothelinear region.\n7.4.4 Disabled\nThe output ofthedevice canbeshutdown byforcing thevoltage oftheenable pintoless than themaximum EN\npinlow-level input voltage (see theElectrical Characteristics table). When disabled, thepass transistor isturned\noff,internal circuits are shutdown, and theoutput voltage isactively discharged toground byaninternal\ndischarge circuit from theoutput toground.\nIN OUT\nGND\nEN PGTPS745VOUT VIN\nFBCIN COUT\nRPG\nVEN VPGR2R1\n17TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Adjustable Device Feedback Resistors\nFigure 44shows thattheoutput voltage oftheTPS745 canbeadjusted from 0.55 Vto5.5Vbyusing aresistor\ndivider network.\nFigure 44.Adjustable Operation\nThe adjustable-version device requires external feedback divider resistors tosettheoutput voltage. VOUTisset\nusing thefeedback divider resistors, R1andR2,according tothefollowing equation:\nVOUT=VFB×(1+R1/R2) (2)\nForthisdevice, VFB=0.55 V.\nToignore theFBpincurrent error term intheVOUTequation, setthefeedback divider current to100x theFBpin\ncurrent listed intheElectrical Characteristics table. This setting provides themaximum feedback divider series\nresistance, asshown inthefollowing equation:\nR1+R2≤VOUT/(IFB×100) (3)\nForthisdevice, IFB=10nA.\n8.1.2 Input andOutput Capacitor Selection\nThe TPS745 requires anoutput capacitance of0.47 µForlarger forstability. Use X5R- and X7R-type ceramic\ncapacitors because these capacitors have minimal variation invalue andequivalent series resistance (ESR) over\ntemperature. When choosing acapacitor foraspecific application, payattention tothedcbias characteristics for\nthecapacitor. Higher output voltages cause asignificant derating ofthecapacitor. Forbest performance, the\nmaximum recommended output capacitance is220µF.\nAlthough aninput capacitor isnotrequired forstability, good analog design practice istoconnect acapacitor\nfrom INtoGND. Some input supplies have ahigh impedance, thus placing theinput capacitor ontheinput\nsupply helps reduce theinput impedance. This capacitor counteracts reactive input sources and improves\ntransient response, input ripple, and PSRR. Iftheinput supply has ahigh impedance over alarge range of\nfrequencies, several input capacitors can beused inparallel tolower theimpedance over frequency. Use a\nhigher-value capacitor iflarge, fast, rise-time load transients areanticipated, orifthedevice islocated several\ninches from theinput power source.\nInput Voltage\nOutput Voltage\nOutput Voltage in \nnormal regulation.Dropout \nVOUT = VIN - VDOVIN = VOUT(nom) + VDOResponse time for \nLDO to get back into \nregulation.Load current discharges \noutput voltage.Voltage\nTime\n18TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\n8.1.3 Dropout Voltage\nThe TPS745 uses aPMOS pass transistor toachieve lowdropout. When (VIN–VOUT)isless than thedropout\nvoltage (VDO),thePMOS pass device isinthelinear region ofoperation andtheinput-to-output resistance isthe\nRDS(ON) ofthePMOS pass element. VDOscales approximately with output current because thePMOS device\nbehaves likearesistor indropout mode. Aswith anylinear regulator, PSRR and transient response degrade as\n(VIN–VOUT)approaches dropout operation.\n8.1.4 Exiting Dropout\nSome applications have transients thatplace theLDO intodropout, such asslower ramps onVINduring start-up.\nAswith other LDOs, theoutput may overshoot onrecovery from these conditions. Aramping input supply causes\nanLDO toovershoot onstart-up, asshown inFigure 45,when theslew rate andvoltage levels areinthecorrect\nrange. Use anenable signal toavoid thiscondition.\nFigure 45.Startup IntoDropout\nLine transients outofdropout can also cause overshoot ontheoutput oftheregulator. These overshoots are\ncaused bytheerror amplifier having todrive thegate capacitance ofthepass element andbring thegate back to\nthecorrect voltage forproper regulation. Figure 46illustrates what ishappening internally with thegate voltage\nandhow overshoot canbecaused during operation. When theLDO isplaced indropout, thegate voltage (VGS)\nispulled alltheway down toground togive thepass device thelowest on-resistance aspossible. However, ifa\nlinetransient occurs when thedevice isindropout, theloop isnotinregulation and can cause theoutput to\novershoot until theloop responds and theoutput current pulls theoutput voltage back down into regulation. If\nthese transients arenotacceptable, then continue toadd input capacitance inthesystem until thetransient is\nslow enough toreduce theovershoot.\nOutput Voltage in \nnormal regulation\nDropout \nVOUT = VIN - VDOTransient response \ntime of the LDO\nLoad current \ndischarges \noutput \nvoltageVoltage\nTimeVGS voltage for \nnormal operation\nVGS voltage in \ndropout (pass device \nfully on)VDO\nGate VoltageInput Voltage\nVGS voltage for \nnormal operationInput Voltage\nOutput Voltage\nVGS voltage \n(pass device \nfully off)\n19TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\nFigure 46.Line Transients From Dropout\n8.1.5 Reverse Current\nAswith most LDOs, excessive reverse current candamage thisdevice.\nReverse current flows through thebody diode onthepass element instead ofthenormal conducting channel. At\nhigh magnitudes, this current flow degrades thelong-term reliability ofthedevice, asaresult ofone ofthe\nfollowing conditions:\n•Degradation caused byelectromigration\n•Excessive heat dissipation\n•Potential foralatch-up condition\nConditions where reverse current can occur areoutlined inthissection, allofwhich can exceed theabsolute\nmaximum rating ofVOUT>VIN+0.3V:\n•Ifthedevice hasalarge COUTandtheinput supply collapses with little ornoload current\n•The output isbiased when theinput supply isnotestablished\n•The output isbiased above theinput supply\nDeviceIN OUT\nGND\n \nCOUT \nCINSchottky Diode\nInternal Body Diode\n20TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\nIfreverse current flow isexpected intheapplication, external protection must beused toprotect thedevice.\nFigure 47shows oneapproach ofprotecting thedevice.\nFigure 47.Example Circuit forReverse Current Protection Using aSchottky Diode\n8.1.6 Power Dissipation (PD)\nCircuit reliability requires consideration ofthedevice power dissipation, location ofthecircuit ontheprinted circuit\nboard (PCB), and correct sizing ofthethermal plane. The PCB area around theregulator must have feworno\nother heat-generating devices thatcause added thermal stress.\nTofirst-order approximation, power dissipation intheregulator depends ontheinput-to-output voltage difference\nandload conditions. Equation 4calculates power dissipation (PD).\nPD=(VIN–VOUT)×IOUT (4)\nNOTE\nPower dissipation canbeminimized, and therefore greater efficiency canbeachieved, by\ncorrect selection ofthesystem voltage rails. Forthelowest power dissipation use the\nminimum input voltage required forcorrect output regulation.\nFordevices with athermal pad, theprimary heat conduction path forthedevice package isthrough thethermal\npad tothePCB. Solder thethermal pad toacopper pad area under thedevice. This pad area must contain an\narray ofplated vias thatconduct heat toadditional copper planes forincreased heat dissipation.\nThe maximum power dissipation determines themaximum allowable ambient temperature (TA)forthedevice.\nAccording toEquation 5,power dissipation and junction temperature aremost often related bythejunction-to-\nambient thermal resistance (RθJA)ofthecombined PCB anddevice package andthetemperature oftheambient\nair(TA).\nTJ=TA+(RθJA×PD) (5)\nThermal resistance (RθJA)ishighly dependent ontheheat-spreading capability built into theparticular PCB\ndesign, and therefore varies according tothetotal copper area, copper weight, and location oftheplanes. The\njunction-to-ambient thermal resistance listed intheThermal Information table isdetermined bytheJEDEC\nstandard PCB andcopper-spreading area, andisused asarelative measure ofpackage thermal performance.\n8.1.7 Power-Good Function\nThe power-good circuit monitors thevoltage atthefeedback pintoindicate thestatus oftheoutput voltage.\nWhen theoutput voltage falls below thePGthreshold voltage (PG LTH),thePGpinopen-drain output engages\nand pulls thePGpinclose toGND. When theoutput voltage exceeds PG HTH,thePGpinbecomes high\nimpedance. Byconnecting apullup resistor toanexternal supply, any downstream device can receive power-\ngood asalogic signal thatcanbeused forsequencing. Make sure thattheexternal pullup supply voltage results\ninavalid logic signal forthereceiving device. Using apullup resistor from 10kΩto100kΩisrecommended.\n21TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\nWhen using afeed-forward capacitor (CFF),thetime constant fortheLDO startup isincreased whereas the\npower-good output time constant stays thesame, possibly resulting inaninvalid status ofthepower-good output.\nToavoid thisissue, and toreceive avalid PGoutput, make sure that thetime constant ofboth theLDO startup\nand thepower-good output match, which can bedone byadding acapacitor inparallel with thepower-good\npullup resistor. Formore information, see thePros and Cons ofUsing aFeedforward Capacitor with aLow-\nDropout Regulator application report .\nThe state ofPGisonly valid when thedevice operates above theminimum input voltage ofthedevice and\npower-good isasserted, regardless oftheoutput voltage state when theinput voltage falls below theUVLO\nthreshold minus theUVLO hysteresis. When theinput voltage falls below approximately 0.8V,there isnot\nenough gate drive voltage tokeep theopen-drain, power-good device turned onand thepower-good output\npulled high. Connecting thepower-good pullup resistor totheoutput voltage canhelp minimize thiseffect.\n8.1.8 Feed-Forward Capacitor (CFF)\nFortheadjustable-voltage version device, afeed-forward capacitor (CFF)canbeconnected from theOUT pinto\ntheFBpin. CFFimproves transient, noise, and PSRR performance, butisnotrequired forregulator stability.\nRecommended CFFvalues arelisted intheRecommended Operating Conditions table. Ahigher capacitance CFF\ncanbeused; however, thestartup time increases. Foradetailed description ofCFFtradeoffs, seethePros and\nCons ofUsing aFeedforward Capacitor withaLow-Dropout Regulator application report.\nI =OUT(t)COUT OUT/c180dV (t)\ndtVOUT(t)\nRLOAD+\nIN OUT\nGND\nEN PGTPS745VOUT VIN\nFBCIN COUT\nRPG\nVEN VPGR2R1\n22TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated8.2 Typical Application\nFigure 48shows thetypical application circuit fortheTPS745. Input and output capacitances must beatleast\n1µF.\nFigure 48.TPS745 Typical Application\n8.2.1 Design Requirements\nUse theparameters listed inTable 2fortypical linear regulator applications.\nTable 2.Design Parameters\nPARAMETER DESIGN REQUIREMENT\nInput voltage 3.8V\nOutput voltage 3.3V,±1%\nInput current 500mA(maximum)\nOutput load 500-mA DC\nMaximum ambient temperature 70°C\n8.2.2 Detailed Design Procedure\nInput and output capacitors arerequired toachieve theoutput voltage transient requirements. Capacitance\nvalues of2.2µFareselected togive themaximum output capacitance inasmall, low-cost package; see the\nInput andOutput Capacitor Selection section fordetails.\nFigure 44illustrates theoutput voltage oftheTPS745. Settheoutput voltage using theresistor divider; seethe\nsection fordetails.\n8.2.2.1 Input Current\nDuring normal operation, theinput current totheLDO isapproximately equal totheoutput current oftheLDO.\nDuring startup, theinput current ishigher asaresult oftheinrush current charging theoutput capacitor. Use\nEquation 6tocalculate thecurrent through theinput.\nwhere:\n•VOUT(t)istheinstantaneous output voltage oftheturn-on ramp\n•dVOUT(t)/dtistheslope oftheVOUTramp\n•RLOAD istheresistive load impedance (6)\n8.2.2.2 Thermal Dissipation\nThe junction temperature canbedetermined using thejunction-to-ambient thermal resistance (RθJA)andthetotal\npower dissipation (PD).Use Equation 7tocalculate thepower dissipation. Multiply PDbyRθJAasEquation 8\nshows andaddtheambient temperature (TA)tocalculate thejunction temperature (TJ).\nPD=(IGND+IOUT)×(VIN–VOUT) (7)\nTJ=RθJA×PD+TA (8)\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MILOAD = 10 mA\nILOAD = 100 mA\nILOAD = 250 mA\nILOAD = 500 mA\n23TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedCalculate themaximum ambient temperature asEquation 9shows ifthe(TJ(MAX) )value does notexceed 125°C.\nEquation 10calculates themaximum ambient temperature with avalue of104.93 °C.\nTA(MAX) =TJ(MAX) –RθJA×PD (9)\nTA(MAX) =125°C–80.3°C/W ×(3.8 V–3.3V)×(0.5 A)=104.93 °C (10)\n8.2.3 Application Curve\nVIN=3.8V,VOUT=3.3V,COUT=2.2µF\nFigure 49.PSRR vsFrequency andILOAD\n1\n2\n36\n5\n4\nGND PLANER1 CffCOUT CIN\nR2RPG\nSignal to Pin1\n24TPS745\nSBVS326A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9Power Supply Recommendations\nConnect alowoutput impedance power supply directly totheINpinoftheTPS745.\n10Layout\n10.1 Layout Guidelines\n•Place input andoutput capacitors asclose tothedevice aspossible.\n•Use copper planes fordevice connections, inorder tooptimize thermal performance.\n•Place thermal vias around thedevice todistribute theheat.\n•Donotplace athermal viadirectly beneath thethermal pad oftheDRV package. Aviacanwick solder or\nsolder paste away from thethermal pad joint during thesoldering process, leading toacompromised solder\njoint onthethermal pad.\n10.2 Layout Example\nFigure 50.DRV Package Layout Example\n25TPS745\nwww.ti.com SBVS326A –APRIL 2018 –REVISED DECEMBER 2018\nProduct Folder Links: TPS745Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\nTexas Instruments, Pros and Cons ofUsing aFeedforward Capacitor with aLow-Dropout Regulator\napplication report\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS74501PDRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1MEH\nTPS74501PDRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1MEH\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF TPS745 :\n•Automotive: TPS745-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS74501PDRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTPS74501PDRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS74501PDRVR WSON DRV 63000 210.0 185.0 35.0\nTPS74501PDRVT WSON DRV 6250 210.0 185.0 35.0\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS74501PDRVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.5V to 6.0V
  - Adjustable Output Voltage: 0.55V to 5.5V
- **Current Ratings:**
  - Maximum Output Current: 500 mA
- **Power Consumption:**
  - Quiescent Current (IQ): 25 µA (typical)
  - Shutdown Current: 1 µA (max)
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to +125°C
- **Package Type:**
  - 6-Pin WSON (DRV) Package, dimensions: 2 mm x 2 mm
- **Special Features:**
  - Very Low Dropout Voltage: 130 mV (max) at 500 mA (for 3.3V output)
  - High Output Accuracy: 0.7% (typical) and 1% (maximum over temperature)
  - Open-Drain Power-Good Output
  - Built-In Soft-Start with Monotonic VOUT Rise
  - Active Output Discharge
  - Integrated thermal shutdown, current limit, and undervoltage lockout (UVLO)
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **TPS745** is a high-accuracy, adjustable low-dropout (LDO) voltage regulator designed to provide a stable output voltage with low power consumption. It is capable of delivering up to 500 mA of output current while maintaining a very low dropout voltage, making it suitable for applications requiring efficient power management. The device features a power-good output that indicates the status of the output voltage, allowing for sequencing in multi-power supply systems.

#### Typical Applications:
The TPS745 is ideal for a variety of applications, including:
- **Consumer Electronics:** Set-top boxes, gaming consoles, and home theater systems.
- **Computing Devices:** Desktops, notebooks, and ultrabooks.
- **Office Equipment:** Printers and servers.
- **Control Systems:** Thermostats and lighting control systems.
- **Point of Sale Systems:** Electronic point of sale (EPOS) devices.

This LDO is particularly useful in applications where space is limited, as its small package size and low quiescent current help to optimize board space and power efficiency. The adjustable output voltage capability allows it to power modern microcontrollers and other devices that operate at lower core voltages.