// Seed: 1198370707
module module_0 (
    output uwire   id_0,
    output supply0 id_1
);
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd17,
    parameter id_6 = 32'd97,
    parameter id_9 = 32'd71
) (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand _id_4,
    input wor id_5,
    input supply1 _id_6,
    output supply0 id_7,
    input tri0 id_8
    , id_19,
    input supply1 _id_9,
    output tri0 id_10,
    output tri id_11,
    output tri1 id_12,
    input tri0 id_13,
    input uwire id_14,
    input wire id_15,
    output tri0 id_16,
    output tri1 id_17
    , id_20
);
  logic [1  ==  -1 : id_6] id_21[-1 : -1];
  ;
  logic [id_9 : 1] id_22;
  ;
  assign id_22[id_4] = id_15;
  module_0 modCall_1 (
      id_17,
      id_10
  );
endmodule
