

================================================================
== Vivado HLS Report for 'Thresholding_Batch'
================================================================
* Date:           Sat Jan 30 15:28:26 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_Thresholding_Batch_1
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.079 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12803|    12803| 0.128 ms | 0.128 ms |  12803|  12803|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    12801|    12801|         3|          1|          1|  12800|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    534|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|     532|    532|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      92|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     624|   1141|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |threshs_m_thresholds_13_U  |Thresholding_Batcbkb  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_12_U  |Thresholding_Batccud  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_7_U   |Thresholding_BatcdEe  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_6_U   |Thresholding_BatceOg  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_5_U   |Thresholding_BatcfYi  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_4_U   |Thresholding_Batcg8j  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_3_U   |Thresholding_Batchbi  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_2_U   |Thresholding_Batcibs  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_1_U   |Thresholding_BatcjbC  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_U     |Thresholding_BatckbM  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_11_U  |Thresholding_BatclbW  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_10_U  |Thresholding_Batcmb6  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_9_U   |Thresholding_Batcncg  |        0|  38|  38|    0|   128|   19|     1|         2432|
    |threshs_m_thresholds_8_U   |Thresholding_Batcocq  |        0|  38|  38|    0|   128|   19|     1|         2432|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                      |        0| 532| 532|    0|  1792|  266|    14|        34048|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_10_fu_693_p2            |     +    |      0|  0|   7|           3|           3|
    |add_ln700_11_fu_699_p2            |     +    |      0|  0|   7|           3|           3|
    |add_ln700_1_fu_615_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln700_2_fu_621_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_3_fu_631_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_4_fu_641_p2             |     +    |      0|  0|  12|           3|           3|
    |add_ln700_5_fu_651_p2             |     +    |      0|  0|   7|           4|           4|
    |add_ln700_6_fu_657_p2             |     +    |      0|  0|   7|           2|           2|
    |add_ln700_7_fu_663_p2             |     +    |      0|  0|   7|           2|           2|
    |add_ln700_8_fu_673_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_9_fu_683_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_fu_605_p2               |     +    |      0|  0|  10|           2|           2|
    |i_fu_305_p2                       |     +    |      0|  0|  19|          14|           1|
    |nf_fu_329_p2                      |     +    |      0|  0|  39|          32|           1|
    |tmp_V_fu_709_p2                   |     +    |      0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln221_fu_299_p2              |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln235_fu_335_p2              |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln899_10_fu_461_p2           |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_11_fu_470_p2           |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_12_fu_479_p2           |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_13_fu_488_p2           |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_1_fu_362_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_2_fu_371_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_3_fu_380_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_4_fu_389_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_5_fu_398_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_6_fu_407_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_7_fu_416_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_8_fu_431_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_9_fu_446_p2            |   icmp   |      0|  0|  18|          24|          24|
    |icmp_ln899_fu_353_p2              |   icmp   |      0|  0|  18|          24|          24|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |nf_1_fu_341_p3                    |  select  |      0|  0|  32|           1|           1|
    |select_ln700_fu_498_p3            |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln899_10_fu_569_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_11_fu_578_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_12_fu_587_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_13_fu_596_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_1_fu_506_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_2_fu_515_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_3_fu_524_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_4_fu_533_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_5_fu_542_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_6_fu_551_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_7_fu_421_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_8_fu_436_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_9_fu_451_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_fu_493_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 534|         486|         434|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_288              |   9|          2|   14|         28|
    |in_V_V_TDATA_blk_n       |   9|          2|    1|          2|
    |nf_assign_reg_277        |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   51|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_0_reg_288                       |  14|   0|   14|          0|
    |icmp_ln221_reg_720                |   1|   0|    1|          0|
    |icmp_ln221_reg_720_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln899_10_reg_872             |   1|   0|    1|          0|
    |icmp_ln899_11_reg_877             |   1|   0|    1|          0|
    |icmp_ln899_12_reg_882             |   1|   0|    1|          0|
    |icmp_ln899_13_reg_887             |   1|   0|    1|          0|
    |icmp_ln899_1_reg_827              |   1|   0|    1|          0|
    |icmp_ln899_2_reg_832              |   1|   0|    1|          0|
    |icmp_ln899_3_reg_837              |   1|   0|    1|          0|
    |icmp_ln899_4_reg_842              |   1|   0|    1|          0|
    |icmp_ln899_5_reg_847              |   1|   0|    1|          0|
    |icmp_ln899_6_reg_852              |   1|   0|    1|          0|
    |icmp_ln899_reg_822                |   1|   0|    1|          0|
    |nf_assign_reg_277                 |  32|   0|   32|          0|
    |tmp_V_1_reg_729                   |  24|   0|   24|          0|
    |xor_ln899_7_reg_857               |   1|   0|    1|          0|
    |xor_ln899_8_reg_862               |   1|   0|    1|          0|
    |xor_ln899_9_reg_867               |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  92|   0|   92|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_done         | out |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|in_V_V_TDATA    |  in |   24|    axis    |       in_V_V       |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |       in_V_V       |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |       in_V_V       |    pointer   |
|out_V_V_TDATA   | out |    8|    axis    |       out_V_V      |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |       out_V_V      |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_8, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_9, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_10, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_11, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_1, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_2, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_3, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_4, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_5, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_6, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_7, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_12, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 18 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([128 x i19]* @threshs_m_thresholds_13, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%nf_assign = phi i32 [ 0, %0 ], [ %nf_1, %hls_label_0 ]"   --->   Operation 23 'phi' 'nf_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i14 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.20ns)   --->   "%icmp_ln221 = icmp eq i14 %i_0, -3584" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 25 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12800, i64 12800, i64 12800)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.81ns)   --->   "%i = add i14 %i_0, 1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %2, label %hls_label_0" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %in_V_V)" [/workspace/finn-hlslib/activations.hpp:226]   --->   Operation 29 'read' 'tmp_V_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i32 %nf_assign to i64" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 30 'zext' 'zext_ln142' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_14 = getelementptr [128 x i19]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 31 'getelementptr' 'threshs_m_thresholds_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_15 = load i19* %threshs_m_thresholds_14, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 32 'load' 'threshs_m_thresholds_15' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_16 = getelementptr [128 x i19]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 33 'getelementptr' 'threshs_m_thresholds_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_17 = load i19* %threshs_m_thresholds_16, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 34 'load' 'threshs_m_thresholds_17' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_18 = getelementptr [128 x i19]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 35 'getelementptr' 'threshs_m_thresholds_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_19 = load i19* %threshs_m_thresholds_18, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 36 'load' 'threshs_m_thresholds_19' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_20 = getelementptr [128 x i19]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 37 'getelementptr' 'threshs_m_thresholds_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_21 = load i19* %threshs_m_thresholds_20, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 38 'load' 'threshs_m_thresholds_21' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_22 = getelementptr [128 x i19]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 39 'getelementptr' 'threshs_m_thresholds_22' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_23 = load i19* %threshs_m_thresholds_22, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 40 'load' 'threshs_m_thresholds_23' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_24 = getelementptr [128 x i19]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 41 'getelementptr' 'threshs_m_thresholds_24' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_25 = load i19* %threshs_m_thresholds_24, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 42 'load' 'threshs_m_thresholds_25' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_26 = getelementptr [128 x i19]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 43 'getelementptr' 'threshs_m_thresholds_26' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_27 = load i19* %threshs_m_thresholds_26, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 44 'load' 'threshs_m_thresholds_27' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_28 = getelementptr [128 x i19]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 45 'getelementptr' 'threshs_m_thresholds_28' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_29 = load i19* %threshs_m_thresholds_28, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 46 'load' 'threshs_m_thresholds_29' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_30 = getelementptr [128 x i19]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 47 'getelementptr' 'threshs_m_thresholds_30' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_31 = load i19* %threshs_m_thresholds_30, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 48 'load' 'threshs_m_thresholds_31' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_32 = getelementptr [128 x i19]* @threshs_m_thresholds, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 49 'getelementptr' 'threshs_m_thresholds_32' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_33 = load i19* %threshs_m_thresholds_32, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 50 'load' 'threshs_m_thresholds_33' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_34 = getelementptr [128 x i19]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 51 'getelementptr' 'threshs_m_thresholds_34' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_35 = load i19* %threshs_m_thresholds_34, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 52 'load' 'threshs_m_thresholds_35' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_36 = getelementptr [128 x i19]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 53 'getelementptr' 'threshs_m_thresholds_36' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_37 = load i19* %threshs_m_thresholds_36, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 54 'load' 'threshs_m_thresholds_37' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_38 = getelementptr [128 x i19]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 55 'getelementptr' 'threshs_m_thresholds_38' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_39 = load i19* %threshs_m_thresholds_38, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 56 'load' 'threshs_m_thresholds_39' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%threshs_m_thresholds_40 = getelementptr [128 x i19]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln142" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 57 'getelementptr' 'threshs_m_thresholds_40' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%threshs_m_thresholds_41 = load i19* %threshs_m_thresholds_40, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 58 'load' 'threshs_m_thresholds_41' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 59 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_assign, 1" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 59 'add' 'nf' <Predicate = (!icmp_ln221)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln235 = icmp eq i32 %nf, 128" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 60 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln221)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%nf_1 = select i1 %icmp_ln235, i32 0, i32 %nf" [/workspace/finn-hlslib/activations.hpp:235]   --->   Operation 61 'select' 'nf_1' <Predicate = (!icmp_ln221)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_15 = load i19* %threshs_m_thresholds_14, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 62 'load' 'threshs_m_thresholds_15' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i19 %threshs_m_thresholds_15 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 63 'sext' 'sext_ln142' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.45ns)   --->   "%icmp_ln899 = icmp slt i24 %tmp_V_1, %sext_ln142" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 64 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_17 = load i19* %threshs_m_thresholds_16, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 65 'load' 'threshs_m_thresholds_17' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln142_1 = sext i19 %threshs_m_thresholds_17 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 66 'sext' 'sext_ln142_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.45ns)   --->   "%icmp_ln899_1 = icmp slt i24 %tmp_V_1, %sext_ln142_1" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 67 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_19 = load i19* %threshs_m_thresholds_18, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 68 'load' 'threshs_m_thresholds_19' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln142_2 = sext i19 %threshs_m_thresholds_19 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 69 'sext' 'sext_ln142_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.45ns)   --->   "%icmp_ln899_2 = icmp slt i24 %tmp_V_1, %sext_ln142_2" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 70 'icmp' 'icmp_ln899_2' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_21 = load i19* %threshs_m_thresholds_20, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 71 'load' 'threshs_m_thresholds_21' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln142_3 = sext i19 %threshs_m_thresholds_21 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 72 'sext' 'sext_ln142_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.45ns)   --->   "%icmp_ln899_3 = icmp slt i24 %tmp_V_1, %sext_ln142_3" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 73 'icmp' 'icmp_ln899_3' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_23 = load i19* %threshs_m_thresholds_22, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 74 'load' 'threshs_m_thresholds_23' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln142_4 = sext i19 %threshs_m_thresholds_23 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 75 'sext' 'sext_ln142_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.45ns)   --->   "%icmp_ln899_4 = icmp slt i24 %tmp_V_1, %sext_ln142_4" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 76 'icmp' 'icmp_ln899_4' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_25 = load i19* %threshs_m_thresholds_24, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 77 'load' 'threshs_m_thresholds_25' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln142_5 = sext i19 %threshs_m_thresholds_25 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 78 'sext' 'sext_ln142_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.45ns)   --->   "%icmp_ln899_5 = icmp slt i24 %tmp_V_1, %sext_ln142_5" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 79 'icmp' 'icmp_ln899_5' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_27 = load i19* %threshs_m_thresholds_26, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 80 'load' 'threshs_m_thresholds_27' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln142_6 = sext i19 %threshs_m_thresholds_27 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 81 'sext' 'sext_ln142_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.45ns)   --->   "%icmp_ln899_6 = icmp slt i24 %tmp_V_1, %sext_ln142_6" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 82 'icmp' 'icmp_ln899_6' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_29 = load i19* %threshs_m_thresholds_28, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 83 'load' 'threshs_m_thresholds_29' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln142_7 = sext i19 %threshs_m_thresholds_29 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 84 'sext' 'sext_ln142_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.45ns)   --->   "%icmp_ln899_7 = icmp slt i24 %tmp_V_1, %sext_ln142_7" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 85 'icmp' 'icmp_ln899_7' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%xor_ln899_7 = xor i1 %icmp_ln899_7, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 86 'xor' 'xor_ln899_7' <Predicate = (!icmp_ln221)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_31 = load i19* %threshs_m_thresholds_30, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 87 'load' 'threshs_m_thresholds_31' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln142_8 = sext i19 %threshs_m_thresholds_31 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 88 'sext' 'sext_ln142_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.45ns)   --->   "%icmp_ln899_8 = icmp slt i24 %tmp_V_1, %sext_ln142_8" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 89 'icmp' 'icmp_ln899_8' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%xor_ln899_8 = xor i1 %icmp_ln899_8, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 90 'xor' 'xor_ln899_8' <Predicate = (!icmp_ln221)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_33 = load i19* %threshs_m_thresholds_32, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 91 'load' 'threshs_m_thresholds_33' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln142_9 = sext i19 %threshs_m_thresholds_33 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 92 'sext' 'sext_ln142_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.45ns)   --->   "%icmp_ln899_9 = icmp slt i24 %tmp_V_1, %sext_ln142_9" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 93 'icmp' 'icmp_ln899_9' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns)   --->   "%xor_ln899_9 = xor i1 %icmp_ln899_9, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 94 'xor' 'xor_ln899_9' <Predicate = (!icmp_ln221)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_35 = load i19* %threshs_m_thresholds_34, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 95 'load' 'threshs_m_thresholds_35' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln142_10 = sext i19 %threshs_m_thresholds_35 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 96 'sext' 'sext_ln142_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.45ns)   --->   "%icmp_ln899_10 = icmp slt i24 %tmp_V_1, %sext_ln142_10" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 97 'icmp' 'icmp_ln899_10' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_37 = load i19* %threshs_m_thresholds_36, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 98 'load' 'threshs_m_thresholds_37' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln142_11 = sext i19 %threshs_m_thresholds_37 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 99 'sext' 'sext_ln142_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (2.45ns)   --->   "%icmp_ln899_11 = icmp slt i24 %tmp_V_1, %sext_ln142_11" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 100 'icmp' 'icmp_ln899_11' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_39 = load i19* %threshs_m_thresholds_38, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 101 'load' 'threshs_m_thresholds_39' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln142_12 = sext i19 %threshs_m_thresholds_39 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 102 'sext' 'sext_ln142_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.45ns)   --->   "%icmp_ln899_12 = icmp slt i24 %tmp_V_1, %sext_ln142_12" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 103 'icmp' 'icmp_ln899_12' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%threshs_m_thresholds_41 = load i19* %threshs_m_thresholds_40, align 4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 104 'load' 'threshs_m_thresholds_41' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "ROM_2P_LUTRAM">   --->   Core 57 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln142_13 = sext i19 %threshs_m_thresholds_41 to i24" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 105 'sext' 'sext_ln142_13' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.45ns)   --->   "%icmp_ln899_13 = icmp slt i24 %tmp_V_1, %sext_ln142_13" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 106 'icmp' 'icmp_ln899_13' <Predicate = (!icmp_ln221)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.07>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [/workspace/finn-hlslib/activations.hpp:222]   --->   Operation 107 'specregionbegin' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/workspace/finn-hlslib/activations.hpp:223]   --->   Operation 108 'specpipeline' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%xor_ln899 = xor i1 %icmp_ln899, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 109 'xor' 'xor_ln899' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%select_ln700 = select i1 %xor_ln899, i4 -6, i4 -7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 110 'select' 'select_ln700' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln899_1 = xor i1 %icmp_ln899_1, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 111 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln142_1 = zext i1 %xor_ln899_1 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 112 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln899_2 = xor i1 %icmp_ln899_2, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 113 'xor' 'xor_ln899_2' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln142_2 = zext i1 %xor_ln899_2 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 114 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%xor_ln899_3 = xor i1 %icmp_ln899_3, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 115 'xor' 'xor_ln899_3' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%zext_ln142_3 = zext i1 %xor_ln899_3 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 116 'zext' 'zext_ln142_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%xor_ln899_4 = xor i1 %icmp_ln899_4, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 117 'xor' 'xor_ln899_4' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_2)   --->   "%zext_ln142_4 = zext i1 %xor_ln899_4 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 118 'zext' 'zext_ln142_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%xor_ln899_5 = xor i1 %icmp_ln899_5, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 119 'xor' 'xor_ln899_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%zext_ln142_5 = zext i1 %xor_ln899_5 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 120 'zext' 'zext_ln142_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%xor_ln899_6 = xor i1 %icmp_ln899_6, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 121 'xor' 'xor_ln899_6' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_3)   --->   "%zext_ln142_6 = zext i1 %xor_ln899_6 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 122 'zext' 'zext_ln142_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln142_7 = zext i1 %xor_ln899_7 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 123 'zext' 'zext_ln142_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln142_8 = zext i1 %xor_ln899_8 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 124 'zext' 'zext_ln142_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln142_9 = zext i1 %xor_ln899_9 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 125 'zext' 'zext_ln142_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%xor_ln899_10 = xor i1 %icmp_ln899_10, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 126 'xor' 'xor_ln899_10' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%zext_ln142_10 = zext i1 %xor_ln899_10 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 127 'zext' 'zext_ln142_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%xor_ln899_11 = xor i1 %icmp_ln899_11, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 128 'xor' 'xor_ln899_11' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_8)   --->   "%zext_ln142_11 = zext i1 %xor_ln899_11 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 129 'zext' 'zext_ln142_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%xor_ln899_12 = xor i1 %icmp_ln899_12, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 130 'xor' 'xor_ln899_12' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%zext_ln142_12 = zext i1 %xor_ln899_12 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 131 'zext' 'zext_ln142_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%xor_ln899_13 = xor i1 %icmp_ln899_13, true" [/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_function.h:254->/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 132 'xor' 'xor_ln899_13' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_9)   --->   "%zext_ln700 = zext i1 %xor_ln899_13 to i2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 133 'zext' 'zext_ln700' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700 = add i2 %zext_ln142_1, %zext_ln142_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 134 'add' 'add_ln700' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_1)   --->   "%zext_ln700_1 = zext i2 %add_ln700 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 135 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln700_1 = add i4 %zext_ln700_1, %select_ln700" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 136 'add' 'add_ln700_1' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_2 = add i2 %zext_ln142_3, %zext_ln142_4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 137 'add' 'add_ln700_2' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i2 %add_ln700_2 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 138 'zext' 'zext_ln700_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_3 = add i2 %zext_ln142_5, %zext_ln142_6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 139 'add' 'add_ln700_3' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i2 %add_ln700_3 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 140 'zext' 'zext_ln700_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.56ns)   --->   "%add_ln700_4 = add i3 %zext_ln700_3, %zext_ln700_2" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 141 'add' 'add_ln700_4' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i3 %add_ln700_4 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 142 'zext' 'zext_ln700_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i4 %zext_ln700_4, %add_ln700_1" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 143 'add' 'add_ln700_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_6 = add i2 %zext_ln142_8, %zext_ln142_9" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 144 'add' 'add_ln700_6' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln700_7 = add i2 %add_ln700_6, %zext_ln142_7" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 145 'add' 'add_ln700_7' <Predicate = (!icmp_ln221)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i2 %add_ln700_7 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 146 'zext' 'zext_ln700_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_8 = add i2 %zext_ln142_10, %zext_ln142_11" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 147 'add' 'add_ln700_8' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i2 %add_ln700_8 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 148 'zext' 'zext_ln700_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln700_9 = add i2 %zext_ln142_12, %zext_ln700" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 149 'add' 'add_ln700_9' <Predicate = (!icmp_ln221)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i2 %add_ln700_9 to i3" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 150 'zext' 'zext_ln700_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_10 = add i3 %zext_ln700_7, %zext_ln700_6" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 151 'add' 'add_ln700_10' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln700_11 = add i3 %add_ln700_10, %zext_ln700_5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 152 'add' 'add_ln700_11' <Predicate = (!icmp_ln221)> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i3 %add_ln700_11 to i4" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 153 'zext' 'zext_ln700_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%tmp_V = add i4 %zext_ln700_8, %add_ln700_5" [/workspace/finn-hlslib/activations.hpp:142->/workspace/finn-hlslib/activations.hpp:232]   --->   Operation 154 'add' 'tmp_V' <Predicate = (!icmp_ln221)> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i4 %tmp_V to i8" [/workspace/finn-hlslib/activations.hpp:234]   --->   Operation 155 'zext' 'zext_ln182' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %zext_ln182)" [/workspace/finn-hlslib/activations.hpp:234]   --->   Operation 156 'write' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [/workspace/finn-hlslib/activations.hpp:239]   --->   Operation 157 'specregionend' 'empty_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/activations.hpp:221]   --->   Operation 158 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/activations.hpp:240]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ threshs_m_thresholds_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshs_m_thresholds_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
br_ln221                (br               ) [ 011110]
nf_assign               (phi              ) [ 001000]
i_0                     (phi              ) [ 001000]
icmp_ln221              (icmp             ) [ 001110]
empty                   (speclooptripcount) [ 000000]
i                       (add              ) [ 011110]
br_ln221                (br               ) [ 000000]
tmp_V_1                 (read             ) [ 001100]
zext_ln142              (zext             ) [ 000000]
threshs_m_thresholds_14 (getelementptr    ) [ 001100]
threshs_m_thresholds_16 (getelementptr    ) [ 001100]
threshs_m_thresholds_18 (getelementptr    ) [ 001100]
threshs_m_thresholds_20 (getelementptr    ) [ 001100]
threshs_m_thresholds_22 (getelementptr    ) [ 001100]
threshs_m_thresholds_24 (getelementptr    ) [ 001100]
threshs_m_thresholds_26 (getelementptr    ) [ 001100]
threshs_m_thresholds_28 (getelementptr    ) [ 001100]
threshs_m_thresholds_30 (getelementptr    ) [ 001100]
threshs_m_thresholds_32 (getelementptr    ) [ 001100]
threshs_m_thresholds_34 (getelementptr    ) [ 001100]
threshs_m_thresholds_36 (getelementptr    ) [ 001100]
threshs_m_thresholds_38 (getelementptr    ) [ 001100]
threshs_m_thresholds_40 (getelementptr    ) [ 001100]
nf                      (add              ) [ 000000]
icmp_ln235              (icmp             ) [ 000000]
nf_1                    (select           ) [ 011110]
threshs_m_thresholds_15 (load             ) [ 000000]
sext_ln142              (sext             ) [ 000000]
icmp_ln899              (icmp             ) [ 001010]
threshs_m_thresholds_17 (load             ) [ 000000]
sext_ln142_1            (sext             ) [ 000000]
icmp_ln899_1            (icmp             ) [ 001010]
threshs_m_thresholds_19 (load             ) [ 000000]
sext_ln142_2            (sext             ) [ 000000]
icmp_ln899_2            (icmp             ) [ 001010]
threshs_m_thresholds_21 (load             ) [ 000000]
sext_ln142_3            (sext             ) [ 000000]
icmp_ln899_3            (icmp             ) [ 001010]
threshs_m_thresholds_23 (load             ) [ 000000]
sext_ln142_4            (sext             ) [ 000000]
icmp_ln899_4            (icmp             ) [ 001010]
threshs_m_thresholds_25 (load             ) [ 000000]
sext_ln142_5            (sext             ) [ 000000]
icmp_ln899_5            (icmp             ) [ 001010]
threshs_m_thresholds_27 (load             ) [ 000000]
sext_ln142_6            (sext             ) [ 000000]
icmp_ln899_6            (icmp             ) [ 001010]
threshs_m_thresholds_29 (load             ) [ 000000]
sext_ln142_7            (sext             ) [ 000000]
icmp_ln899_7            (icmp             ) [ 000000]
xor_ln899_7             (xor              ) [ 001010]
threshs_m_thresholds_31 (load             ) [ 000000]
sext_ln142_8            (sext             ) [ 000000]
icmp_ln899_8            (icmp             ) [ 000000]
xor_ln899_8             (xor              ) [ 001010]
threshs_m_thresholds_33 (load             ) [ 000000]
sext_ln142_9            (sext             ) [ 000000]
icmp_ln899_9            (icmp             ) [ 000000]
xor_ln899_9             (xor              ) [ 001010]
threshs_m_thresholds_35 (load             ) [ 000000]
sext_ln142_10           (sext             ) [ 000000]
icmp_ln899_10           (icmp             ) [ 001010]
threshs_m_thresholds_37 (load             ) [ 000000]
sext_ln142_11           (sext             ) [ 000000]
icmp_ln899_11           (icmp             ) [ 001010]
threshs_m_thresholds_39 (load             ) [ 000000]
sext_ln142_12           (sext             ) [ 000000]
icmp_ln899_12           (icmp             ) [ 001010]
threshs_m_thresholds_41 (load             ) [ 000000]
sext_ln142_13           (sext             ) [ 000000]
icmp_ln899_13           (icmp             ) [ 001010]
tmp                     (specregionbegin  ) [ 000000]
specpipeline_ln223      (specpipeline     ) [ 000000]
xor_ln899               (xor              ) [ 000000]
select_ln700            (select           ) [ 000000]
xor_ln899_1             (xor              ) [ 000000]
zext_ln142_1            (zext             ) [ 000000]
xor_ln899_2             (xor              ) [ 000000]
zext_ln142_2            (zext             ) [ 000000]
xor_ln899_3             (xor              ) [ 000000]
zext_ln142_3            (zext             ) [ 000000]
xor_ln899_4             (xor              ) [ 000000]
zext_ln142_4            (zext             ) [ 000000]
xor_ln899_5             (xor              ) [ 000000]
zext_ln142_5            (zext             ) [ 000000]
xor_ln899_6             (xor              ) [ 000000]
zext_ln142_6            (zext             ) [ 000000]
zext_ln142_7            (zext             ) [ 000000]
zext_ln142_8            (zext             ) [ 000000]
zext_ln142_9            (zext             ) [ 000000]
xor_ln899_10            (xor              ) [ 000000]
zext_ln142_10           (zext             ) [ 000000]
xor_ln899_11            (xor              ) [ 000000]
zext_ln142_11           (zext             ) [ 000000]
xor_ln899_12            (xor              ) [ 000000]
zext_ln142_12           (zext             ) [ 000000]
xor_ln899_13            (xor              ) [ 000000]
zext_ln700              (zext             ) [ 000000]
add_ln700               (add              ) [ 000000]
zext_ln700_1            (zext             ) [ 000000]
add_ln700_1             (add              ) [ 000000]
add_ln700_2             (add              ) [ 000000]
zext_ln700_2            (zext             ) [ 000000]
add_ln700_3             (add              ) [ 000000]
zext_ln700_3            (zext             ) [ 000000]
add_ln700_4             (add              ) [ 000000]
zext_ln700_4            (zext             ) [ 000000]
add_ln700_5             (add              ) [ 000000]
add_ln700_6             (add              ) [ 000000]
add_ln700_7             (add              ) [ 000000]
zext_ln700_5            (zext             ) [ 000000]
add_ln700_8             (add              ) [ 000000]
zext_ln700_6            (zext             ) [ 000000]
add_ln700_9             (add              ) [ 000000]
zext_ln700_7            (zext             ) [ 000000]
add_ln700_10            (add              ) [ 000000]
add_ln700_11            (add              ) [ 000000]
zext_ln700_8            (zext             ) [ 000000]
tmp_V                   (add              ) [ 000000]
zext_ln182              (zext             ) [ 000000]
write_ln234             (write            ) [ 000000]
empty_2                 (specregionend    ) [ 000000]
br_ln221                (br               ) [ 011110]
ret_ln240               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshs_m_thresholds_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="threshs_m_thresholds_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshs_m_thresholds_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshs_m_thresholds_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshs_m_thresholds_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="threshs_m_thresholds_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="threshs_m_thresholds_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="threshs_m_thresholds_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="threshs_m_thresholds_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="threshs_m_thresholds">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="threshs_m_thresholds_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="threshs_m_thresholds_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="threshs_m_thresholds_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="threshs_m_thresholds_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshs_m_thresholds_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln234_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln234/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="threshs_m_thresholds_14_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="19" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_14/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_15/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="threshs_m_thresholds_16_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="19" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_16/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_17/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="threshs_m_thresholds_18_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="19" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_18/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_19/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="threshs_m_thresholds_20_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="19" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_20/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_21/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="threshs_m_thresholds_22_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="19" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_22/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_23/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="threshs_m_thresholds_24_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_24/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_25/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="threshs_m_thresholds_26_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="19" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_26/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_27/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="threshs_m_thresholds_28_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="19" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_28/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_29/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="threshs_m_thresholds_30_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="19" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_30/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_31/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="threshs_m_thresholds_32_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="19" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_32/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_33/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="threshs_m_thresholds_34_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="19" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_34/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_35/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="threshs_m_thresholds_36_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="19" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_36/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_37/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="threshs_m_thresholds_38_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="19" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_38/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_39/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="threshs_m_thresholds_40_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="19" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshs_m_thresholds_40/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshs_m_thresholds_41/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="nf_assign_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf_assign (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="nf_assign_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf_assign/2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="1"/>
<pin id="290" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_0_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="14" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln221_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="14" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="14" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln142_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="nf_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nf/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln235_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="nf_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nf_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln142_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="19" slack="0"/>
<pin id="351" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln899_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="1"/>
<pin id="355" dir="0" index="1" bw="24" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln142_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="19" slack="0"/>
<pin id="360" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_1/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln899_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="24" slack="1"/>
<pin id="364" dir="0" index="1" bw="24" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln142_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="19" slack="0"/>
<pin id="369" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln899_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="24" slack="1"/>
<pin id="373" dir="0" index="1" bw="24" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln142_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="19" slack="0"/>
<pin id="378" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_3/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln899_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="24" slack="1"/>
<pin id="382" dir="0" index="1" bw="24" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_3/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln142_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="19" slack="0"/>
<pin id="387" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_4/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln899_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="1"/>
<pin id="391" dir="0" index="1" bw="24" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_4/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln142_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="19" slack="0"/>
<pin id="396" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_5/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln899_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="24" slack="1"/>
<pin id="400" dir="0" index="1" bw="24" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_5/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln142_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="19" slack="0"/>
<pin id="405" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_6/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln899_6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="24" slack="1"/>
<pin id="409" dir="0" index="1" bw="24" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_6/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln142_7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="19" slack="0"/>
<pin id="414" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_7/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln899_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="24" slack="1"/>
<pin id="418" dir="0" index="1" bw="24" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_7/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="xor_ln899_7_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_7/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln142_8_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="19" slack="0"/>
<pin id="429" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_8/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln899_8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="1"/>
<pin id="433" dir="0" index="1" bw="24" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_8/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="xor_ln899_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_8/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln142_9_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="19" slack="0"/>
<pin id="444" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_9/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln899_9_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="24" slack="1"/>
<pin id="448" dir="0" index="1" bw="24" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_9/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln899_9_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_9/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln142_10_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="19" slack="0"/>
<pin id="459" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_10/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln899_10_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="24" slack="1"/>
<pin id="463" dir="0" index="1" bw="24" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_10/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln142_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="19" slack="0"/>
<pin id="468" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_11/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln899_11_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="24" slack="1"/>
<pin id="472" dir="0" index="1" bw="24" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_11/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln142_12_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="19" slack="0"/>
<pin id="477" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_12/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln899_12_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="24" slack="1"/>
<pin id="481" dir="0" index="1" bw="24" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_12/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln142_13_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="19" slack="0"/>
<pin id="486" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln142_13/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln899_13_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="24" slack="1"/>
<pin id="490" dir="0" index="1" bw="24" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_13/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln899_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln700_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln700/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln899_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_1/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln142_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln899_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_2/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln142_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_2/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln899_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_3/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln142_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_3/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln899_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_4/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln142_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_4/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln899_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_5/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln142_5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_5/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln899_6_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_6/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln142_6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_6/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln142_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_7/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln142_8_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_8/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln142_9_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_9/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="xor_ln899_10_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_10/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln142_10_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_10/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="xor_ln899_11_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_11/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln142_11_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_11/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln899_12_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_12/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln142_12_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_12/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xor_ln899_13_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_13/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln700_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln700_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln700_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln700_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln700_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln700_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_2/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln700_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln700_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_3/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln700_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln700_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="0"/>
<pin id="649" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_4/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln700_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln700_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln700_7_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln700_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_5/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln700_8_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln700_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_6/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln700_9_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln700_7_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_7/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln700_10_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="0" index="1" bw="2" slack="0"/>
<pin id="696" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_10/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln700_11_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="0" index="1" bw="2" slack="0"/>
<pin id="702" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_11/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln700_8_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_8/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_V_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln182_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/4 "/>
</bind>
</comp>

<comp id="720" class="1005" name="icmp_ln221_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln221 "/>
</bind>
</comp>

<comp id="724" class="1005" name="i_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="14" slack="0"/>
<pin id="726" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_V_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="24" slack="1"/>
<pin id="731" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="threshs_m_thresholds_14_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="1"/>
<pin id="749" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_14 "/>
</bind>
</comp>

<comp id="752" class="1005" name="threshs_m_thresholds_16_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_16 "/>
</bind>
</comp>

<comp id="757" class="1005" name="threshs_m_thresholds_18_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="1"/>
<pin id="759" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_18 "/>
</bind>
</comp>

<comp id="762" class="1005" name="threshs_m_thresholds_20_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="1"/>
<pin id="764" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_20 "/>
</bind>
</comp>

<comp id="767" class="1005" name="threshs_m_thresholds_22_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="1"/>
<pin id="769" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_22 "/>
</bind>
</comp>

<comp id="772" class="1005" name="threshs_m_thresholds_24_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="1"/>
<pin id="774" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_24 "/>
</bind>
</comp>

<comp id="777" class="1005" name="threshs_m_thresholds_26_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="1"/>
<pin id="779" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_26 "/>
</bind>
</comp>

<comp id="782" class="1005" name="threshs_m_thresholds_28_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="1"/>
<pin id="784" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_28 "/>
</bind>
</comp>

<comp id="787" class="1005" name="threshs_m_thresholds_30_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="1"/>
<pin id="789" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_30 "/>
</bind>
</comp>

<comp id="792" class="1005" name="threshs_m_thresholds_32_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="1"/>
<pin id="794" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_32 "/>
</bind>
</comp>

<comp id="797" class="1005" name="threshs_m_thresholds_34_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="7" slack="1"/>
<pin id="799" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_34 "/>
</bind>
</comp>

<comp id="802" class="1005" name="threshs_m_thresholds_36_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="1"/>
<pin id="804" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_36 "/>
</bind>
</comp>

<comp id="807" class="1005" name="threshs_m_thresholds_38_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="1"/>
<pin id="809" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_38 "/>
</bind>
</comp>

<comp id="812" class="1005" name="threshs_m_thresholds_40_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="1"/>
<pin id="814" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshs_m_thresholds_40 "/>
</bind>
</comp>

<comp id="817" class="1005" name="nf_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nf_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="icmp_ln899_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="827" class="1005" name="icmp_ln899_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="icmp_ln899_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="icmp_ln899_3_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_3 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln899_4_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_4 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln899_5_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_5 "/>
</bind>
</comp>

<comp id="852" class="1005" name="icmp_ln899_6_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_6 "/>
</bind>
</comp>

<comp id="857" class="1005" name="xor_ln899_7_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln899_7 "/>
</bind>
</comp>

<comp id="862" class="1005" name="xor_ln899_8_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln899_8 "/>
</bind>
</comp>

<comp id="867" class="1005" name="xor_ln899_9_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln899_9 "/>
</bind>
</comp>

<comp id="872" class="1005" name="icmp_ln899_10_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_10 "/>
</bind>
</comp>

<comp id="877" class="1005" name="icmp_ln899_11_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_11 "/>
</bind>
</comp>

<comp id="882" class="1005" name="icmp_ln899_12_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_12 "/>
</bind>
</comp>

<comp id="887" class="1005" name="icmp_ln899_13_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="58" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="78" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="292" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="292" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="281" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="323"><net_src comp="311" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="324"><net_src comp="311" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="325"><net_src comp="311" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="326"><net_src comp="311" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="327"><net_src comp="311" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="328"><net_src comp="311" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="333"><net_src comp="281" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="329" pin="2"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="102" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="115" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="128" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="141" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="154" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="167" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="180" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="193" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="206" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="66" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="219" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="66" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="232" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="245" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="258" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="271" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="74" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="76" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="66" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="66" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="66" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="573"><net_src comp="66" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="66" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="66" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="511" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="520" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="498" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="529" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="538" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="547" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="556" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="627" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="615" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="563" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="566" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="560" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="574" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="583" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="592" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="601" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="679" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="669" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="651" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="723"><net_src comp="299" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="305" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="732"><net_src comp="82" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="739"><net_src comp="729" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="740"><net_src comp="729" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="741"><net_src comp="729" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="742"><net_src comp="729" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="743"><net_src comp="729" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="744"><net_src comp="729" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="745"><net_src comp="729" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="746"><net_src comp="729" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="750"><net_src comp="95" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="755"><net_src comp="108" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="760"><net_src comp="121" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="765"><net_src comp="134" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="770"><net_src comp="147" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="775"><net_src comp="160" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="780"><net_src comp="173" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="785"><net_src comp="186" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="790"><net_src comp="199" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="795"><net_src comp="212" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="800"><net_src comp="225" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="805"><net_src comp="238" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="810"><net_src comp="251" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="815"><net_src comp="264" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="820"><net_src comp="341" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="825"><net_src comp="353" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="830"><net_src comp="362" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="835"><net_src comp="371" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="840"><net_src comp="380" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="845"><net_src comp="389" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="850"><net_src comp="398" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="855"><net_src comp="407" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="860"><net_src comp="421" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="865"><net_src comp="436" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="870"><net_src comp="451" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="875"><net_src comp="461" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="880"><net_src comp="470" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="885"><net_src comp="479" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="890"><net_src comp="488" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="596" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V_V | {4 }
	Port: threshs_m_thresholds_13 | {}
	Port: threshs_m_thresholds_12 | {}
	Port: threshs_m_thresholds_7 | {}
	Port: threshs_m_thresholds_6 | {}
	Port: threshs_m_thresholds_5 | {}
	Port: threshs_m_thresholds_4 | {}
	Port: threshs_m_thresholds_3 | {}
	Port: threshs_m_thresholds_2 | {}
	Port: threshs_m_thresholds_1 | {}
	Port: threshs_m_thresholds | {}
	Port: threshs_m_thresholds_11 | {}
	Port: threshs_m_thresholds_10 | {}
	Port: threshs_m_thresholds_9 | {}
	Port: threshs_m_thresholds_8 | {}
 - Input state : 
	Port: Thresholding_Batch : in_V_V | {2 }
	Port: Thresholding_Batch : out_V_V | {}
	Port: Thresholding_Batch : threshs_m_thresholds_13 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_12 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_7 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_6 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_5 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_4 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_3 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_2 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_1 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_11 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_10 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_9 | {2 3 }
	Port: Thresholding_Batch : threshs_m_thresholds_8 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln221 : 1
		i : 1
		br_ln221 : 2
		zext_ln142 : 1
		threshs_m_thresholds_14 : 2
		threshs_m_thresholds_15 : 3
		threshs_m_thresholds_16 : 2
		threshs_m_thresholds_17 : 3
		threshs_m_thresholds_18 : 2
		threshs_m_thresholds_19 : 3
		threshs_m_thresholds_20 : 2
		threshs_m_thresholds_21 : 3
		threshs_m_thresholds_22 : 2
		threshs_m_thresholds_23 : 3
		threshs_m_thresholds_24 : 2
		threshs_m_thresholds_25 : 3
		threshs_m_thresholds_26 : 2
		threshs_m_thresholds_27 : 3
		threshs_m_thresholds_28 : 2
		threshs_m_thresholds_29 : 3
		threshs_m_thresholds_30 : 2
		threshs_m_thresholds_31 : 3
		threshs_m_thresholds_32 : 2
		threshs_m_thresholds_33 : 3
		threshs_m_thresholds_34 : 2
		threshs_m_thresholds_35 : 3
		threshs_m_thresholds_36 : 2
		threshs_m_thresholds_37 : 3
		threshs_m_thresholds_38 : 2
		threshs_m_thresholds_39 : 3
		threshs_m_thresholds_40 : 2
		threshs_m_thresholds_41 : 3
		nf : 1
		icmp_ln235 : 2
		nf_1 : 3
	State 3
		sext_ln142 : 1
		icmp_ln899 : 2
		sext_ln142_1 : 1
		icmp_ln899_1 : 2
		sext_ln142_2 : 1
		icmp_ln899_2 : 2
		sext_ln142_3 : 1
		icmp_ln899_3 : 2
		sext_ln142_4 : 1
		icmp_ln899_4 : 2
		sext_ln142_5 : 1
		icmp_ln899_5 : 2
		sext_ln142_6 : 1
		icmp_ln899_6 : 2
		sext_ln142_7 : 1
		icmp_ln899_7 : 2
		xor_ln899_7 : 3
		sext_ln142_8 : 1
		icmp_ln899_8 : 2
		xor_ln899_8 : 3
		sext_ln142_9 : 1
		icmp_ln899_9 : 2
		xor_ln899_9 : 3
		sext_ln142_10 : 1
		icmp_ln899_10 : 2
		sext_ln142_11 : 1
		icmp_ln899_11 : 2
		sext_ln142_12 : 1
		icmp_ln899_12 : 2
		sext_ln142_13 : 1
		icmp_ln899_13 : 2
	State 4
		add_ln700 : 1
		zext_ln700_1 : 2
		add_ln700_1 : 3
		add_ln700_2 : 1
		zext_ln700_2 : 2
		add_ln700_3 : 1
		zext_ln700_3 : 2
		add_ln700_4 : 3
		zext_ln700_4 : 4
		add_ln700_5 : 5
		add_ln700_6 : 1
		add_ln700_7 : 2
		zext_ln700_5 : 3
		add_ln700_8 : 1
		zext_ln700_6 : 2
		add_ln700_9 : 1
		zext_ln700_7 : 2
		add_ln700_10 : 3
		add_ln700_11 : 4
		zext_ln700_8 : 5
		tmp_V : 6
		zext_ln182 : 7
		write_ln234 : 8
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln221_fu_299    |    0    |    13   |
|          |    icmp_ln235_fu_335    |    0    |    18   |
|          |    icmp_ln899_fu_353    |    0    |    18   |
|          |   icmp_ln899_1_fu_362   |    0    |    18   |
|          |   icmp_ln899_2_fu_371   |    0    |    18   |
|          |   icmp_ln899_3_fu_380   |    0    |    18   |
|          |   icmp_ln899_4_fu_389   |    0    |    18   |
|   icmp   |   icmp_ln899_5_fu_398   |    0    |    18   |
|          |   icmp_ln899_6_fu_407   |    0    |    18   |
|          |   icmp_ln899_7_fu_416   |    0    |    18   |
|          |   icmp_ln899_8_fu_431   |    0    |    18   |
|          |   icmp_ln899_9_fu_446   |    0    |    18   |
|          |   icmp_ln899_10_fu_461  |    0    |    18   |
|          |   icmp_ln899_11_fu_470  |    0    |    18   |
|          |   icmp_ln899_12_fu_479  |    0    |    18   |
|          |   icmp_ln899_13_fu_488  |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |         i_fu_305        |    0    |    19   |
|          |        nf_fu_329        |    0    |    39   |
|          |     add_ln700_fu_605    |    0    |    10   |
|          |    add_ln700_1_fu_615   |    0    |    13   |
|          |    add_ln700_2_fu_621   |    0    |    10   |
|          |    add_ln700_3_fu_631   |    0    |    10   |
|          |    add_ln700_4_fu_641   |    0    |    10   |
|    add   |    add_ln700_5_fu_651   |    0    |    7    |
|          |    add_ln700_6_fu_657   |    0    |    7    |
|          |    add_ln700_7_fu_663   |    0    |    7    |
|          |    add_ln700_8_fu_673   |    0    |    10   |
|          |    add_ln700_9_fu_683   |    0    |    10   |
|          |   add_ln700_10_fu_693   |    0    |    7    |
|          |   add_ln700_11_fu_699   |    0    |    7    |
|          |       tmp_V_fu_709      |    0    |    7    |
|----------|-------------------------|---------|---------|
|  select  |       nf_1_fu_341       |    0    |    32   |
|          |   select_ln700_fu_498   |    0    |    4    |
|----------|-------------------------|---------|---------|
|          |    xor_ln899_7_fu_421   |    0    |    2    |
|          |    xor_ln899_8_fu_436   |    0    |    2    |
|          |    xor_ln899_9_fu_451   |    0    |    2    |
|          |     xor_ln899_fu_493    |    0    |    2    |
|          |    xor_ln899_1_fu_506   |    0    |    2    |
|          |    xor_ln899_2_fu_515   |    0    |    2    |
|    xor   |    xor_ln899_3_fu_524   |    0    |    2    |
|          |    xor_ln899_4_fu_533   |    0    |    2    |
|          |    xor_ln899_5_fu_542   |    0    |    2    |
|          |    xor_ln899_6_fu_551   |    0    |    2    |
|          |   xor_ln899_10_fu_569   |    0    |    2    |
|          |   xor_ln899_11_fu_578   |    0    |    2    |
|          |   xor_ln899_12_fu_587   |    0    |    2    |
|          |   xor_ln899_13_fu_596   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |    tmp_V_1_read_fu_82   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln234_write_fu_88 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln142_fu_311    |    0    |    0    |
|          |   zext_ln142_1_fu_511   |    0    |    0    |
|          |   zext_ln142_2_fu_520   |    0    |    0    |
|          |   zext_ln142_3_fu_529   |    0    |    0    |
|          |   zext_ln142_4_fu_538   |    0    |    0    |
|          |   zext_ln142_5_fu_547   |    0    |    0    |
|          |   zext_ln142_6_fu_556   |    0    |    0    |
|          |   zext_ln142_7_fu_560   |    0    |    0    |
|          |   zext_ln142_8_fu_563   |    0    |    0    |
|          |   zext_ln142_9_fu_566   |    0    |    0    |
|          |   zext_ln142_10_fu_574  |    0    |    0    |
|   zext   |   zext_ln142_11_fu_583  |    0    |    0    |
|          |   zext_ln142_12_fu_592  |    0    |    0    |
|          |    zext_ln700_fu_601    |    0    |    0    |
|          |   zext_ln700_1_fu_611   |    0    |    0    |
|          |   zext_ln700_2_fu_627   |    0    |    0    |
|          |   zext_ln700_3_fu_637   |    0    |    0    |
|          |   zext_ln700_4_fu_647   |    0    |    0    |
|          |   zext_ln700_5_fu_669   |    0    |    0    |
|          |   zext_ln700_6_fu_679   |    0    |    0    |
|          |   zext_ln700_7_fu_689   |    0    |    0    |
|          |   zext_ln700_8_fu_705   |    0    |    0    |
|          |    zext_ln182_fu_715    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln142_fu_349    |    0    |    0    |
|          |   sext_ln142_1_fu_358   |    0    |    0    |
|          |   sext_ln142_2_fu_367   |    0    |    0    |
|          |   sext_ln142_3_fu_376   |    0    |    0    |
|          |   sext_ln142_4_fu_385   |    0    |    0    |
|          |   sext_ln142_5_fu_394   |    0    |    0    |
|   sext   |   sext_ln142_6_fu_403   |    0    |    0    |
|          |   sext_ln142_7_fu_412   |    0    |    0    |
|          |   sext_ln142_8_fu_427   |    0    |    0    |
|          |   sext_ln142_9_fu_442   |    0    |    0    |
|          |   sext_ln142_10_fu_457  |    0    |    0    |
|          |   sext_ln142_11_fu_466  |    0    |    0    |
|          |   sext_ln142_12_fu_475  |    0    |    0    |
|          |   sext_ln142_13_fu_484  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   520   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i_0_reg_288          |   14   |
|           i_reg_724           |   14   |
|       icmp_ln221_reg_720      |    1   |
|     icmp_ln899_10_reg_872     |    1   |
|     icmp_ln899_11_reg_877     |    1   |
|     icmp_ln899_12_reg_882     |    1   |
|     icmp_ln899_13_reg_887     |    1   |
|      icmp_ln899_1_reg_827     |    1   |
|      icmp_ln899_2_reg_832     |    1   |
|      icmp_ln899_3_reg_837     |    1   |
|      icmp_ln899_4_reg_842     |    1   |
|      icmp_ln899_5_reg_847     |    1   |
|      icmp_ln899_6_reg_852     |    1   |
|       icmp_ln899_reg_822      |    1   |
|          nf_1_reg_817         |   32   |
|       nf_assign_reg_277       |   32   |
|threshs_m_thresholds_14_reg_747|    7   |
|threshs_m_thresholds_16_reg_752|    7   |
|threshs_m_thresholds_18_reg_757|    7   |
|threshs_m_thresholds_20_reg_762|    7   |
|threshs_m_thresholds_22_reg_767|    7   |
|threshs_m_thresholds_24_reg_772|    7   |
|threshs_m_thresholds_26_reg_777|    7   |
|threshs_m_thresholds_28_reg_782|    7   |
|threshs_m_thresholds_30_reg_787|    7   |
|threshs_m_thresholds_32_reg_792|    7   |
|threshs_m_thresholds_34_reg_797|    7   |
|threshs_m_thresholds_36_reg_802|    7   |
|threshs_m_thresholds_38_reg_807|    7   |
|threshs_m_thresholds_40_reg_812|    7   |
|        tmp_V_1_reg_729        |   24   |
|      xor_ln899_7_reg_857      |    1   |
|      xor_ln899_8_reg_862      |    1   |
|      xor_ln899_9_reg_867      |    1   |
+-------------------------------+--------+
|             Total             |   229  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_245 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   196  ||  24.766 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   520  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   24   |    -   |   126  |
|  Register |    -   |   229  |    -   |
+-----------+--------+--------+--------+
|   Total   |   24   |   229  |   646  |
+-----------+--------+--------+--------+
