// Seed: 1729779886
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input uwire id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    output supply1 id_7,
    output supply1 id_8,
    input uwire id_9,
    output tri id_10,
    output tri id_11,
    output tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri0 id_15
);
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2
);
  tri1 id_4 = 1'h0;
  module_0(
      id_2, id_2, id_0, id_1, id_1, id_1, id_2, id_1, id_1, id_0, id_1, id_1, id_1, id_2, id_0, id_0
  );
endmodule
