# Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os)
autoidx 505
attribute \top 1
attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:2"
module \count
  wire $abc$467$new_n54_
  wire $abc$467$new_n55_
  wire $abc$467$new_n56_
  wire $abc$467$new_n57_
  wire $abc$467$new_n59_
  wire $abc$467$new_n60_
  wire $abc$467$new_n62_
  wire $abc$467$new_n64_
  wire $abc$467$new_n66_
  wire $abc$467$new_n68_
  wire $abc$467$new_n70_
  wire $abc$467$new_n72_
  wire $abc$467$new_n73_
  wire $abc$467$new_n75_
  wire $abc$467$new_n77_
  wire $abc$467$new_n79_
  wire $abc$467$new_n81_
  wire $abc$467$new_n83_
  wire $abc$467$new_n85_
  wire $abc$467$new_n87_
  wire $abc$467$new_n89_
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[0]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[10]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[11]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[12]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[13]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[14]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[15]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[1]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[2]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[3]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[4]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[5]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[6]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[7]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[8]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:56"
  wire \[9]
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 1 \a
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 26 \a0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 2 \b
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 27 \b0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 3 \c
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 28 \c0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 4 \d
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 29 \d0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 5 \e
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 30 \e0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 6 \f
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 31 \f0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 7 \g
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 32 \g0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 8 \h
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 33 \h0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 9 \i
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 34 \i0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 10 \j
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 35 \j0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 11 \k
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 36 \k0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 12 \l
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 37 \l0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 13 \m
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 38 \m0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 14 \n
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 39 \n0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 15 \o
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 40 \o0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 16 \p
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 41 \p0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 17 \q
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 42 \q0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 18 \r
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 43 \r0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 19 \s
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 44 \s0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 45 \t0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 20 \u
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 46 \u0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 21 \v
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 47 \v0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 22 \w
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 48 \w0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 23 \x
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 49 \x0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 24 \y
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 50 \y0
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:3"
  wire input 25 \z
  attribute \src "/LGSynth91/Verilog/cmlexamples/count_orig.v:39"
  wire output 51 \z0
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$468
    parameter \LUT 16'1111111111111111
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n54_ \f }
    connect \Y \u0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$469
    parameter \LUT 8'11110000
    parameter \WIDTH 3
    connect \A { \e0 $abc$467$new_n55_ \d0 }
    connect \Y $abc$467$new_n54_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$470
    parameter \LUT 16'0000000000000000
    parameter \WIDTH 4
    connect \A { $abc$467$new_n56_ \b0 \a0 \c0 }
    connect \Y $abc$467$new_n55_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$471
    parameter \LUT 16'0000000000000000
    parameter \WIDTH 4
    connect \A { $abc$467$new_n57_ \z \y \x }
    connect \Y $abc$467$new_n56_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$472
    parameter \LUT 16'0000000000000000
    parameter \WIDTH 4
    connect \A { \v \w \r \u }
    connect \Y $abc$467$new_n57_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$473
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n59_ \d }
    connect \Y \w0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$474
    parameter \LUT 4'0000
    parameter \WIDTH 2
    connect \A { \g0 $abc$467$new_n60_ }
    connect \Y $abc$467$new_n59_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$475
    parameter \LUT 16'0000000000000000
    parameter \WIDTH 4
    connect \A { $abc$467$new_n55_ \f0 \e0 \d0 }
    connect \Y $abc$467$new_n60_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$476
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n62_ \e }
    connect \Y \v0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$477
    parameter \LUT 16'1111111100000000
    parameter \WIDTH 4
    connect \A { \f0 $abc$467$new_n55_ \e0 \d0 }
    connect \Y $abc$467$new_n62_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$478
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n64_ \c }
    connect \Y \x0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$479
    parameter \LUT 8'11110000
    parameter \WIDTH 3
    connect \A { \h0 $abc$467$new_n60_ \g0 }
    connect \Y $abc$467$new_n64_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$480
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n66_ \p }
    connect \Y \k0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$481
    parameter \LUT 4'0000
    parameter \WIDTH 2
    connect \A { \r \u }
    connect \Y $abc$467$new_n66_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$482
    parameter \LUT 16'1111111111111111
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n68_ \b }
    connect \Y \y0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$483
    parameter \LUT 16'1111111100000000
    parameter \WIDTH 4
    connect \A { \i0 $abc$467$new_n60_ \h0 \g0 }
    connect \Y $abc$467$new_n68_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$484
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n70_ \o }
    connect \Y \l0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$485
    parameter \LUT 8'11110000
    parameter \WIDTH 3
    connect \A { \v \r \u }
    connect \Y $abc$467$new_n70_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$486
    parameter \LUT 16'0101010101010101
    parameter \WIDTH 4
    connect \A { \q \j0 $abc$467$new_n72_ $abc$467$new_n73_ }
    connect \Y \z0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$487
    parameter \LUT 16'0000000000000000
    parameter \WIDTH 4
    connect \A { $abc$467$new_n60_ \h0 \i0 \g0 }
    connect \Y $abc$467$new_n72_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$488
    parameter \LUT 8'00001111
    parameter \WIDTH 3
    connect \A { \s \q \a }
    connect \Y $abc$467$new_n73_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$489
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n75_ \n }
    connect \Y \m0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$490
    parameter \LUT 16'1111111100000000
    parameter \WIDTH 4
    connect \A { \w \v \r \u }
    connect \Y $abc$467$new_n75_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$491
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n77_ \m }
    connect \Y \n0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$492
    parameter \LUT 4'0000
    parameter \WIDTH 2
    connect \A { \x $abc$467$new_n57_ }
    connect \Y $abc$467$new_n77_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$493
    parameter \LUT 16'1111111111111111
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n79_ \l }
    connect \Y \o0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$494
    parameter \LUT 8'11110000
    parameter \WIDTH 3
    connect \A { \y $abc$467$new_n57_ \x }
    connect \Y $abc$467$new_n79_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$495
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n81_ \k }
    connect \Y \p0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$496
    parameter \LUT 16'1111111100000000
    parameter \WIDTH 4
    connect \A { \z $abc$467$new_n57_ \y \x }
    connect \Y $abc$467$new_n81_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$497
    parameter \LUT 16'1111111111111111
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n83_ \j }
    connect \Y \q0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$498
    parameter \LUT 4'0000
    parameter \WIDTH 2
    connect \A { \a0 $abc$467$new_n56_ }
    connect \Y $abc$467$new_n83_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$499
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n85_ \i }
    connect \Y \r0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$500
    parameter \LUT 8'11110000
    parameter \WIDTH 3
    connect \A { \b0 $abc$467$new_n56_ \a0 }
    connect \Y $abc$467$new_n85_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$501
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n87_ \h }
    connect \Y \s0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$502
    parameter \LUT 16'1111111100000000
    parameter \WIDTH 4
    connect \A { \c0 $abc$467$new_n56_ \b0 \a0 }
    connect \Y $abc$467$new_n87_
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$503
    parameter \LUT 16'1111110011111100
    parameter \WIDTH 4
    connect \A { \q \s $abc$467$new_n89_ \g }
    connect \Y \t0
  end
  cell $lut $abc$467$auto$blifparse.cc:492:parse_blif$504
    parameter \LUT 4'0000
    parameter \WIDTH 2
    connect \A { \d0 $abc$467$new_n55_ }
    connect \Y $abc$467$new_n89_
  end
  connect \[4] \o0
  connect \[5] \p0
  connect \[6] \q0
  connect \[7] \r0
  connect \[8] \s0
  connect \[9] \t0
  connect \[0] \k0
  connect \[10] \u0
  connect \[11] \v0
  connect \[12] \w0
  connect \[13] \x0
  connect \[14] \y0
  connect \[15] \z0
  connect \[1] \l0
  connect \[2] \m0
  connect \[3] \n0
end
