Fitter report for DigitalLogic
Tue Jun 06 15:24:27 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. Output Pin Default Load For Reported TCO
 11. Fitter Resource Utilization by Entity
 12. Control Signals
 13. Non-Global High Fan-Out Signals
 14. Interconnect Usage Summary
 15. LAB External Interconnect
 16. LAB Macrocells
 17. Parallel Expander
 18. Shareable Expander
 19. Logic Cell Interconnection
 20. Fitter Device Options
 21. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Tue Jun 06 15:24:27 2023        ;
; Quartus II Version    ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name         ; DigitalLogic                                 ;
; Top-level Entity Name ; DigitalLogic                                 ;
; Family                ; MAX7000S                                     ;
; Device                ; EPM7128SLC84-15                              ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 110 / 128 ( 86 % )                           ;
; Total pins            ; 49 / 68 ( 72 % )                             ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Settings                                                                      ;
+----------------------------------------------------+-----------------+---------------+
; Option                                             ; Setting         ; Default Value ;
+----------------------------------------------------+-----------------+---------------+
; Device                                             ; EPM7128SLC84-15 ;               ;
; Use smart compilation                              ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off             ; Off           ;
; Optimize Timing for ECOs                           ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing         ; On              ; On            ;
; Limit to One Fitting Attempt                       ; Off             ; Off           ;
; Fitter Initial Placement Seed                      ; 1               ; 1             ;
; Slow Slew Rate                                     ; Off             ; Off           ;
; Fitter Effort                                      ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off             ; Off           ;
+----------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-12 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/10988/Desktop/shudian/验收/alarm持续可k15=1暂停1/DigitalLogic.pin.


+--------------------------------------------------------+
; Fitter Resource Usage Summary                          ;
+-----------------------------------+--------------------+
; Resource                          ; Usage              ;
+-----------------------------------+--------------------+
; Logic cells                       ; 110 / 128 ( 86 % ) ;
; Registers                         ; 58 / 128 ( 45 % )  ;
; Number of pterms used             ; 357                ;
; User inserted logic elements      ; 0                  ;
; I/O pins                          ; 49 / 68 ( 72 % )   ;
;     -- Clock pins                 ; 0 / 2 ( 0 % )      ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )      ;
; Global signals                    ; 0                  ;
; Shareable expanders               ; 29 / 128 ( 23 % )  ;
; Parallel expanders                ; 3 / 120 ( 3 % )    ;
; Cells using turbo bit             ; 110 / 128 ( 86 % ) ;
; Maximum fan-out node              ; SETTIME0           ;
; Maximum fan-out                   ; 46                 ;
; Highest non-global fan-out signal ; SETTIME0           ;
; Highest non-global fan-out        ; 46                 ;
; Total fan-out                     ; 942                ;
; Average fan-out                   ; 5.01               ;
+-----------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                          ;
+---------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name          ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+---------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; CLK           ; 58    ; --       ; 6   ; 29                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; CLK_1000      ; 56    ; --       ; 6   ; 13                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETALARM_EN   ; 54    ; --       ; 6   ; 40                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME0      ; 80    ; --       ; 8   ; 46                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME1      ; 79    ; --       ; 8   ; 46                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_EN    ; 81    ; --       ; 8   ; 46                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[0] ; 77    ; --       ; 8   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[1] ; 76    ; --       ; 8   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[2] ; 75    ; --       ; 8   ; 12                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[3] ; 74    ; --       ; 8   ; 12                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[4] ; 73    ; --       ; 8   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[5] ; 70    ; --       ; 7   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[6] ; 69    ; --       ; 7   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SETTIME_IN[7] ; 68    ; --       ; 7   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; stopalarm     ; 63    ; --       ; 7   ; 2                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
+---------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                           ;
+----------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name           ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+----------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; BELL_RING      ; 52    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; DISPLAY_OUT[0] ; 51    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; DISPLAY_OUT[1] ; 50    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; DISPLAY_OUT[2] ; 49    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; DISPLAY_OUT[3] ; 48    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; DISPLAY_OUT[4] ; 46    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; DISPLAY_OUT[5] ; 45    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; DISPLAY_OUT[6] ; 44    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[0]        ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[1]        ; 27    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[2]        ; 28    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[3]        ; 29    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[4]        ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[5]        ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[6]        ; 22    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; HOUR[7]        ; 24    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[0]      ; 35    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[1]      ; 36    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[2]      ; 17    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[3]      ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[4]      ; 30    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[5]      ; 31    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[6]      ; 33    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; MINUTE[7]      ; 34    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; SECOND[0]      ; 37    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; SECOND[1]      ; 39    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; SECOND[2]      ; 40    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; SECOND[3]      ; 41    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; judge          ; 12    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; pin_name       ; 64    ; --       ; 7   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
+----------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; judge          ; output ; TTL          ;         ; N               ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; MINUTE[2]      ; output ; TTL          ;         ; Y               ;
; 18       ; 17         ; --       ; MINUTE[3]      ; output ; TTL          ;         ; Y               ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; HOUR[4]        ; output ; TTL          ;         ; Y               ;
; 21       ; 20         ; --       ; HOUR[5]        ; output ; TTL          ;         ; Y               ;
; 22       ; 21         ; --       ; HOUR[6]        ; output ; TTL          ;         ; Y               ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; HOUR[7]        ; output ; TTL          ;         ; Y               ;
; 25       ; 24         ; --       ; HOUR[0]        ; output ; TTL          ;         ; Y               ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; HOUR[1]        ; output ; TTL          ;         ; Y               ;
; 28       ; 27         ; --       ; HOUR[2]        ; output ; TTL          ;         ; Y               ;
; 29       ; 28         ; --       ; HOUR[3]        ; output ; TTL          ;         ; Y               ;
; 30       ; 29         ; --       ; MINUTE[4]      ; output ; TTL          ;         ; Y               ;
; 31       ; 30         ; --       ; MINUTE[5]      ; output ; TTL          ;         ; Y               ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; MINUTE[6]      ; output ; TTL          ;         ; Y               ;
; 34       ; 33         ; --       ; MINUTE[7]      ; output ; TTL          ;         ; Y               ;
; 35       ; 34         ; --       ; MINUTE[0]      ; output ; TTL          ;         ; Y               ;
; 36       ; 35         ; --       ; MINUTE[1]      ; output ; TTL          ;         ; Y               ;
; 37       ; 36         ; --       ; SECOND[0]      ; output ; TTL          ;         ; Y               ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; SECOND[1]      ; output ; TTL          ;         ; Y               ;
; 40       ; 39         ; --       ; SECOND[2]      ; output ; TTL          ;         ; Y               ;
; 41       ; 40         ; --       ; SECOND[3]      ; output ; TTL          ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; DISPLAY_OUT[6] ; output ; TTL          ;         ; Y               ;
; 45       ; 44         ; --       ; DISPLAY_OUT[5] ; output ; TTL          ;         ; Y               ;
; 46       ; 45         ; --       ; DISPLAY_OUT[4] ; output ; TTL          ;         ; Y               ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; DISPLAY_OUT[3] ; output ; TTL          ;         ; Y               ;
; 49       ; 48         ; --       ; DISPLAY_OUT[2] ; output ; TTL          ;         ; Y               ;
; 50       ; 49         ; --       ; DISPLAY_OUT[1] ; output ; TTL          ;         ; Y               ;
; 51       ; 50         ; --       ; DISPLAY_OUT[0] ; output ; TTL          ;         ; Y               ;
; 52       ; 51         ; --       ; BELL_RING      ; output ; TTL          ;         ; Y               ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; SETALARM_EN    ; input  ; TTL          ;         ; Y               ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; CLK_1000       ; input  ; TTL          ;         ; Y               ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; CLK            ; input  ; TTL          ;         ; Y               ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 61       ; 60         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; stopalarm      ; input  ; TTL          ;         ; Y               ;
; 64       ; 63         ; --       ; pin_name       ; output ; TTL          ;         ; N               ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; SETTIME_IN[7]  ; input  ; TTL          ;         ; Y               ;
; 69       ; 68         ; --       ; SETTIME_IN[6]  ; input  ; TTL          ;         ; Y               ;
; 70       ; 69         ; --       ; SETTIME_IN[5]  ; input  ; TTL          ;         ; Y               ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; SETTIME_IN[4]  ; input  ; TTL          ;         ; Y               ;
; 74       ; 73         ; --       ; SETTIME_IN[3]  ; input  ; TTL          ;         ; Y               ;
; 75       ; 74         ; --       ; SETTIME_IN[2]  ; input  ; TTL          ;         ; Y               ;
; 76       ; 75         ; --       ; SETTIME_IN[1]  ; input  ; TTL          ;         ; Y               ;
; 77       ; 76         ; --       ; SETTIME_IN[0]  ; input  ; TTL          ;         ; Y               ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; SETTIME1       ; input  ; TTL          ;         ; Y               ;
; 80       ; 79         ; --       ; SETTIME0       ; input  ; TTL          ;         ; Y               ;
; 81       ; 80         ; --       ; SETTIME_EN     ; input  ; TTL          ;         ; Y               ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; GND+           ;        ;              ;         ;                 ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                 ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name                               ; Library Name ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+
; |DigitalLogic                  ; 110        ; 49   ; |DigitalLogic                                     ; work         ;
;    |CHIMEBELL:inst19|          ; 16         ; 0    ; |DigitalLogic|CHIMEBELL:inst19                    ; work         ;
;    |C_60:inst5|                ; 1          ; 0    ; |DigitalLogic|C_60:inst5                          ; work         ;
;    |C_60_H:inst|               ; 1          ; 0    ; |DigitalLogic|C_60_H:inst                         ; work         ;
;    |DISPLAY_7:inst10|          ; 7          ; 0    ; |DigitalLogic|DISPLAY_7:inst10                    ; work         ;
;    |JUDGE_ALARM:inst12|        ; 11         ; 0    ; |DigitalLogic|JUDGE_ALARM:inst12                  ; work         ;
;    |MOD_24:inst6|              ; 19         ; 0    ; |DigitalLogic|MOD_24:inst6                        ; work         ;
;       |lpm_counter:out0_rtl_0| ; 7          ; 0    ; |DigitalLogic|MOD_24:inst6|lpm_counter:out0_rtl_0 ; work         ;
;    |MOD_60:inst2|              ; 19         ; 0    ; |DigitalLogic|MOD_60:inst2                        ; work         ;
;    |MOD_60:inst3|              ; 20         ; 0    ; |DigitalLogic|MOD_60:inst3                        ; work         ;
;    |STORE_ALARM:inst1|         ; 8          ; 0    ; |DigitalLogic|STORE_ALARM:inst1                   ; work         ;
;    |STORE_ALARM:inst9|         ; 8          ; 0    ; |DigitalLogic|STORE_ALARM:inst9                   ; work         ;
+--------------------------------+------------+------+---------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                        ;
+---------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                            ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+---------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; CLK                             ; PIN_58   ; 29      ; Clock        ; no     ; --                   ; --               ;
; CLK_1000                        ; PIN_56   ; 13      ; Clock        ; no     ; --                   ; --               ;
; C_60:inst5|clk_out              ; LC62     ; 8       ; Clock        ; no     ; --                   ; --               ;
; C_60_H:inst|clk_out             ; LC99     ; 9       ; Clock        ; no     ; --                   ; --               ;
; JUDGE_ALARM:inst12|alarm_state  ; LC16     ; 4       ; Async. clear ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[0]~26sexp1bal ; LC104    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[1]~32sexp1bal ; LC66     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[2]~38sexp1    ; SEXP18   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[2]~38sexp2    ; SEXP20   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[2]~38sexp3    ; SEXP21   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[2]~38sexp4    ; SEXP22   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[2]~38sexp5    ; SEXP25   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[3]~44sexp1    ; SEXP26   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[3]~44sexp2    ; SEXP27   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[3]~44sexp3    ; SEXP30   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[3]~44sexp4    ; SEXP31   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out0[3]~44sexp5    ; SEXP32   ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out1[0]~45         ; LC26     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out1[1]~55         ; LC20     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out1[2]~58         ; LC122    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out1[3]~40         ; LC23     ; 8       ; Async. clear ; no     ; --                   ; --               ;
; MOD_24:inst6|out1[3]~43         ; LC9      ; 8       ; Preset       ; no     ; --                   ; --               ;
; MOD_24:inst6|out1[3]~61         ; LC112    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out0[0]~59         ; LC92     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out0[1]~39         ; LC74     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out0[2]~42         ; LC114    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out0[3]~52         ; LC115    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out1[0]~46         ; LC123    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out1[1]~56         ; LC93     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out1[2]~66         ; LC127    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out1[3]~38         ; LC78     ; 8       ; Async. clear ; no     ; --                   ; --               ;
; MOD_60:inst2|out1[3]~41         ; LC79     ; 8       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst2|out1[3]~43         ; LC88     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out0[0]~37         ; LC70     ; 8       ; Async. clear ; no     ; --                   ; --               ;
; MOD_60:inst3|out0[0]~56         ; LC101    ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out0[1]~46         ; LC76     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out0[2]~49         ; LC18     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out0[3]~66         ; LC31     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out1[0]~37         ; LC32     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out1[1]~47         ; LC30     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out1[2]~57         ; LC22     ; 1       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out1[3]~35         ; LC71     ; 8       ; Preset       ; no     ; --                   ; --               ;
; MOD_60:inst3|out1[3]~60         ; LC96     ; 1       ; Preset       ; no     ; --                   ; --               ;
; SETALARM_EN                     ; PIN_54   ; 40      ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[0]                   ; PIN_77   ; 8       ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[1]                   ; PIN_76   ; 8       ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[2]                   ; PIN_75   ; 12      ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[3]                   ; PIN_74   ; 12      ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[4]                   ; PIN_73   ; 8       ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[5]                   ; PIN_70   ; 8       ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[6]                   ; PIN_69   ; 8       ; Async. clear ; no     ; --                   ; --               ;
; SETTIME_IN[7]                   ; PIN_68   ; 8       ; Async. clear ; no     ; --                   ; --               ;
; stopalarm                       ; PIN_63   ; 2       ; Async. clear ; no     ; --                   ; --               ;
+---------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------+
; Non-Global High Fan-Out Signals                          ;
+------------------------------------------------+---------+
; Name                                           ; Fan-Out ;
+------------------------------------------------+---------+
; SETTIME_EN                                     ; 46      ;
; SETTIME1                                       ; 46      ;
; SETTIME0                                       ; 46      ;
; SETALARM_EN                                    ; 40      ;
; CLK                                            ; 29      ;
; MOD_60:inst3|blink_state                       ; 27      ;
; MOD_60:inst2|out0[0]                           ; 25      ;
; MOD_60:inst2|out0[1]                           ; 25      ;
; MOD_60:inst2|out0[3]                           ; 24      ;
; MOD_60:inst2|out0[2]                           ; 24      ;
; MOD_60:inst3|out0[0]                           ; 19      ;
; MOD_60:inst3|out0[1]                           ; 19      ;
; MOD_60:inst3|out0[3]                           ; 18      ;
; MOD_60:inst3|out0[2]                           ; 18      ;
; MOD_60:inst3|out1[0]                           ; 15      ;
; MOD_60:inst2|out1[0]                           ; 15      ;
; MOD_60:inst3|out1[3]                           ; 14      ;
; MOD_60:inst3|out1[2]                           ; 14      ;
; MOD_60:inst3|out1[1]                           ; 14      ;
; MOD_60:inst2|out1[2]                           ; 14      ;
; MOD_60:inst2|out1[1]                           ; 14      ;
; MOD_60:inst2|out1[3]                           ; 14      ;
; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45 ; 13      ;
; CLK_1000                                       ; 13      ;
; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1]    ; 13      ;
; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0]    ; 13      ;
; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46 ; 12      ;
; SETTIME_IN[2]                                  ; 12      ;
; SETTIME_IN[3]                                  ; 12      ;
; MOD_24:inst6|out1[2]                           ; 9       ;
; MOD_24:inst6|out1[1]                           ; 9       ;
; MOD_24:inst6|out1[0]                           ; 9       ;
; C_60_H:inst|clk_out                            ; 9       ;
; SETTIME_IN[0]                                  ; 8       ;
; SETTIME_IN[1]                                  ; 8       ;
; SETTIME_IN[4]                                  ; 8       ;
; SETTIME_IN[5]                                  ; 8       ;
; SETTIME_IN[6]                                  ; 8       ;
; SETTIME_IN[7]                                  ; 8       ;
; MOD_24:inst6|out1[3]                           ; 8       ;
; MOD_24:inst6|out1[3]~43                        ; 8       ;
; MOD_24:inst6|out1[3]~40                        ; 8       ;
; MOD_60:inst3|out1[3]~35                        ; 8       ;
; MOD_60:inst3|out0[0]~37                        ; 8       ;
; C_60:inst5|clk_out                             ; 8       ;
; MOD_60:inst2|out1[3]~41                        ; 8       ;
; MOD_60:inst2|out1[3]~38                        ; 8       ;
; CHIMEBELL:inst19|div3[0]                       ; 5       ;
; JUDGE_ALARM:inst12|alarm_state                 ; 4       ;
; CHIMEBELL:inst19|div2[2]                       ; 4       ;
+------------------------------------------------+---------+


+-------------------------------------------------+
; Interconnect Usage Summary                      ;
+----------------------------+--------------------+
; Interconnect Resource Type ; Usage              ;
+----------------------------+--------------------+
; Output enables             ; 0 / 6 ( 0 % )      ;
; PIA buffers                ; 226 / 288 ( 78 % ) ;
; PIAs                       ; 256 / 288 ( 89 % ) ;
+----------------------------+--------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 32.00) ; Number of LABs  (Total = 8) ;
+-----------------------------------------------+-----------------------------+
; 0 - 3                                         ; 0                           ;
; 4 - 7                                         ; 0                           ;
; 8 - 11                                        ; 0                           ;
; 12 - 15                                       ; 0                           ;
; 16 - 19                                       ; 0                           ;
; 20 - 23                                       ; 1                           ;
; 24 - 27                                       ; 0                           ;
; 28 - 31                                       ; 2                           ;
; 32 - 35                                       ; 2                           ;
; 36 - 39                                       ; 3                           ;
+-----------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 13.75) ; Number of LABs  (Total = 8) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 1                           ;
; 10                                      ; 1                           ;
; 11                                      ; 1                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 5                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 3                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 3.63) ; Number of LABs  (Total = 3) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 5                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 1                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 0                           ;
; 7                                               ; 0                           ;
; 8                                               ; 0                           ;
; 9                                               ; 0                           ;
; 10                                              ; 1                           ;
; 11                                              ; 0                           ;
; 12                                              ; 0                           ;
; 13                                              ; 0                           ;
; 14                                              ; 0                           ;
; 15                                              ; 0                           ;
; 16                                              ; 1                           ;
+-------------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC1        ; SETTIME_IN[6], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out1[2], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out1[2], JUDGE_ALARM:inst12|process_0~39sexp1, JUDGE_ALARM:inst12|process_0~39sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC16       ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|process_0~67, JUDGE_ALARM:inst12|process_0~71, JUDGE_ALARM:inst12|process_0~75, JUDGE_ALARM:inst12|process_0~79, JUDGE_ALARM:inst12|process_0~83, JUDGE_ALARM:inst12|process_0~87, JUDGE_ALARM:inst12|process_0~91, JUDGE_ALARM:inst12|process_0~95, SETALARM_EN, JUDGE_ALARM:inst12|alarm_state, CLK, stopalarm, JUDGE_ALARM:inst12|process_0~35sexp1, JUDGE_ALARM:inst12|process_0~35sexp2, JUDGE_ALARM:inst12|process_0~39sexp1, JUDGE_ALARM:inst12|process_0~39sexp2, JUDGE_ALARM:inst12|process_0~43sexp1, JUDGE_ALARM:inst12|process_0~43sexp2, JUDGE_ALARM:inst12|process_0~47sexp1, JUDGE_ALARM:inst12|process_0~47sexp2, JUDGE_ALARM:inst12|process_0~51sexp1, JUDGE_ALARM:inst12|process_0~51sexp2, JUDGE_ALARM:inst12|process_0~55sexp1, JUDGE_ALARM:inst12|process_0~55sexp2, JUDGE_ALARM:inst12|process_0~59sexp1, JUDGE_ALARM:inst12|process_0~59sexp2, JUDGE_ALARM:inst12|process_0~63sexp1, JUDGE_ALARM:inst12|process_0~63sexp2 ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state, JUDGE_ALARM:inst12|stopped[0]~111, CHIMEBELL:inst19|BELL_RING~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC3        ; JUDGE_ALARM:inst12|alarm_state, SETALARM_EN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; judge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC15       ; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MOD_60:inst2|out1[3]~38, MOD_60:inst2|out0[1]~39, MOD_60:inst2|out1[3]~43, MOD_60:inst2|out0[2]~42, MOD_60:inst2|out0[3]~52, MOD_60:inst2|out0[0]~59, MOD_60:inst2|out1[0]~46, MOD_60:inst2|out1[1]~56, MOD_60:inst2|out1[2]~66, MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[0]~37, MOD_60:inst3|out0[1]~46, MOD_60:inst3|out0[2]~49, MOD_60:inst3|out1[1]~47, MOD_60:inst3|out1[2]~57, MOD_60:inst3|out1[3]~60, MOD_60:inst3|out0[0]~56, MOD_60:inst3|out0[3]~66, MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[0]~45, MOD_24:inst6|out1[1]~55, MOD_24:inst6|out1[2]~58, MOD_24:inst6|out1[3]~61, MOD_24:inst6|out0[2]~38sexp1, MOD_24:inst6|out0[3]~44sexp1, MOD_24:inst6|out0[0]~26sexp1bal, MOD_24:inst6|out0[1]~32sexp1bal                   ;
;  A  ; LC10       ; SETTIME_IN[3], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out0[3], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out0[3], JUDGE_ALARM:inst12|process_0~51sexp1, JUDGE_ALARM:inst12|process_0~51sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC11       ; SETALARM_EN, JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|process_0~67, JUDGE_ALARM:inst12|process_0~71, JUDGE_ALARM:inst12|process_0~75, JUDGE_ALARM:inst12|process_0~79, JUDGE_ALARM:inst12|process_0~83, JUDGE_ALARM:inst12|process_0~87, JUDGE_ALARM:inst12|process_0~91, JUDGE_ALARM:inst12|process_0~95, CLK, JUDGE_ALARM:inst12|alarm_state, stopalarm, JUDGE_ALARM:inst12|process_0~35sexp1, JUDGE_ALARM:inst12|process_0~35sexp2, JUDGE_ALARM:inst12|process_0~39sexp1, JUDGE_ALARM:inst12|process_0~39sexp2, JUDGE_ALARM:inst12|process_0~43sexp1, JUDGE_ALARM:inst12|process_0~43sexp2, JUDGE_ALARM:inst12|process_0~47sexp1, JUDGE_ALARM:inst12|process_0~47sexp2, JUDGE_ALARM:inst12|process_0~51sexp1, JUDGE_ALARM:inst12|process_0~51sexp2, JUDGE_ALARM:inst12|process_0~55sexp1, JUDGE_ALARM:inst12|process_0~55sexp2, JUDGE_ALARM:inst12|process_0~59sexp1, JUDGE_ALARM:inst12|process_0~59sexp2, JUDGE_ALARM:inst12|process_0~63sexp1, JUDGE_ALARM:inst12|process_0~63sexp2 ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC9        ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_24:inst6|out1[3], MOD_24:inst6|out1[2], MOD_24:inst6|out1[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|out1[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3], MOD_24:inst6|out1[0], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC6        ; SETTIME_IN[6], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out1[2], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out1[2], JUDGE_ALARM:inst12|process_0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC7        ; MOD_60:inst3|out1[2], STORE_ALARM:inst1|out1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC29       ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, C_60_H:inst|clk_out, SETTIME_IN[3], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out0[3]~44sexp1, MOD_24:inst6|out0[3]~44sexp2, MOD_24:inst6|out0[3]~44sexp3, MOD_24:inst6|out0[3]~44sexp4, MOD_24:inst6|out0[3]~44sexp5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC28       ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], C_60_H:inst|clk_out, SETTIME_IN[2], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out0[2]~38sexp1, MOD_24:inst6|out0[2]~38sexp2, MOD_24:inst6|out0[2]~38sexp3, MOD_24:inst6|out0[2]~38sexp4, MOD_24:inst6|out0[2]~38sexp5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC23       ; MOD_60:inst3|blink_state, SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_24:inst6|out1[3], MOD_24:inst6|out1[2], MOD_24:inst6|out1[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|out1[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3], MOD_24:inst6|out1[0], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC31       ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC24       ; MOD_60:inst3|out0[1], MOD_60:inst3|out0[0], MOD_60:inst3|out0[2], MOD_60:inst3|out0[3], C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[3], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[3]~66                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out1[0], MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[1], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MOD_60:inst3|out0[3], MINUTE[3], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~83, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst3|out1~62, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                             ;
;  B  ; LC22       ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC30       ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC32       ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC26       ; MOD_60:inst3|blink_state, SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, SETTIME_IN[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|out1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC18       ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC27       ; MOD_24:inst6|out1[3], MOD_24:inst6|out1[2], MOD_24:inst6|out1[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|out1[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC25       ; MOD_60:inst3|out0[0], MOD_60:inst3|out0[1], C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[2], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[2]~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MOD_60:inst3|out1[0], MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[1], MINUTE[2], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MOD_60:inst3|out0[3], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~87, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst3|out1~62, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                             ;
;  B  ; LC21       ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], C_60_H:inst|clk_out, SETTIME_IN[4], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out1[0]~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, HOUR[4], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~47sexp1, JUDGE_ALARM:inst12|process_0~47sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  B  ; LC17       ; MOD_24:inst6|out1[1], MOD_24:inst6|out1[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|out1[2], C_60_H:inst|clk_out, SETTIME_IN[6], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out1[2]~58                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], HOUR[6], MOD_24:inst6|out1[3], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~39sexp1, JUDGE_ALARM:inst12|process_0~39sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  B  ; LC20       ; MOD_60:inst3|blink_state, SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, SETTIME_IN[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|out1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC19       ; MOD_24:inst6|out1[3], MOD_24:inst6|out1[2], MOD_24:inst6|out1[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|out1[1], C_60_H:inst|clk_out, SETTIME_IN[5], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out1[1]~55                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out1[1], HOUR[5], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~43sexp1, JUDGE_ALARM:inst12|process_0~43sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC45       ; C_60_H:inst|clk_out, SETTIME_IN[0], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out0[0]~26sexp1bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, HOUR[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3], MOD_24:inst6|out1[0], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~63sexp1, JUDGE_ALARM:inst12|process_0~63sexp2                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC43       ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], C_60_H:inst|clk_out, SETTIME_IN[1], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out0[1]~32sexp1bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], HOUR[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3], MOD_24:inst6|out1[0], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~59sexp1, JUDGE_ALARM:inst12|process_0~59sexp2                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC42       ; MOD_60:inst3|out0[0], STORE_ALARM:inst1|out0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC40       ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2], HOUR[2], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3], MOD_24:inst6|out1[0], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~55sexp1, JUDGE_ALARM:inst12|process_0~55sexp2                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC48       ; MOD_60:inst3|out0[1], STORE_ALARM:inst1|out0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC46       ; MOD_24:inst6|out1[2], MOD_24:inst6|out1[1], MOD_24:inst6|out1[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]~46, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~45, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|out1[3], C_60_H:inst|clk_out, SETTIME_IN[7], MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out1[3]~61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|out1[1], MOD_24:inst6|out1[3], HOUR[7], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~35sexp1, JUDGE_ALARM:inst12|process_0~35sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC38       ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MOD_24:inst6|out1[3]~40, MOD_24:inst6|out1[3]~43, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3], HOUR[3], MOD_24:inst6|out1[0], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]~42, JUDGE_ALARM:inst12|process_0~51sexp1, JUDGE_ALARM:inst12|process_0~51sexp2                                                                                                                                                                                                                                                                                                                                                                       ;
;  C  ; LC34       ; MOD_60:inst3|out1[3], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MOD_60:inst3|out1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC37       ; MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[4], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out1[0]~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MINUTE[4], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~79, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst3|out1~62, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC35       ; MOD_60:inst3|out1~62, MOD_60:inst3|out1[2], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[0], MOD_60:inst3|out1[1], C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[5], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out1[1]~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MOD_60:inst3|out1[1], MINUTE[5], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~75, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC64       ; MOD_60:inst3|out1[3], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[0], MOD_60:inst3|out1[2], MOD_60:inst3|out1[1], C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[6], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out1[2]~57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MINUTE[6], MOD_60:inst3|out1[3], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~71, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC59       ; C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[0], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[0]~56                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MOD_60:inst3|out1[0], MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[1], MOD_60:inst3|out0[2], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MOD_60:inst3|out0[3], MINUTE[0], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~91, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst3|out1~62, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                       ;
;  D  ; LC54       ; MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[3], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[0], MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; CHIMEBELL:inst19|BELL_RING~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  D  ; LC52       ; MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MOD_60:inst2|out1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  D  ; LC49       ; MOD_60:inst2|out1[2], MOD_60:inst2|out1[1], MOD_60:inst2|out1[0], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], MOD_60:inst2|out1[3], CLK, SETTIME_IN[7], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3]~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], SECOND[3], MOD_60:inst2|out1[1], MOD_60:inst2|out1[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC62       ; MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MOD_60:inst3|out1[0], MOD_60:inst3|out0[1], MOD_60:inst3|out0[2], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC56       ; MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], CLK, SETTIME_IN[4], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[0]~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], SECOND[0], MOD_60:inst2|out1[1], MOD_60:inst2|out1[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst2|out1~68, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC53       ; MOD_60:inst2|out1~68, MOD_60:inst2|out1[3], MOD_60:inst2|out1[0], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], MOD_60:inst2|out1[1], CLK, SETTIME_IN[5], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[1]~56                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], SECOND[1], MOD_60:inst2|out1[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC51       ; MOD_60:inst2|out1[3], MOD_60:inst2|out1[0], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], MOD_60:inst2|out1[2], MOD_60:inst2|out1[1], CLK, SETTIME_IN[6], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[2]~66                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], MOD_60:inst2|out1[2], SECOND[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst2|out1~68, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC61       ; MOD_60:inst3|out1[2], MOD_60:inst3|out1[1], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[0], MOD_60:inst3|out1[3], C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[7], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out1[3]~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MINUTE[7], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~67, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst3|out1~62, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC57       ; MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out0[0], C_60:inst5|clk_out, MOD_60:inst3|out0[0]~37, SETTIME_IN[1], MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[1]~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out1[0], MOD_60:inst3|out0[0]~37, MOD_60:inst3|out1[3]~35, MOD_60:inst3|out0[1], MINUTE[1], MOD_60:inst3|out0[2], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MOD_60:inst3|out0[3], C_60_H:inst|clk_out, JUDGE_ALARM:inst12|process_0~95, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst3|out1~62, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                       ;
;  E  ; LC74       ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  E  ; LC73       ; MOD_60:inst2|out0[0], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3], MOD_60:inst2|out0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DISPLAY_OUT[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC72       ; MOD_60:inst2|out0[2], MOD_60:inst2|out0[0], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DISPLAY_OUT[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC80       ; CHIMEBELL:inst19|clk_1, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|clk_2, CHIMEBELL:inst19|clk_3, CHIMEBELL:inst19|BELL_RING~25, CHIMEBELL:inst19|process_3~15sexp, MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[3], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[0], MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[0], CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                                                                                                                                                                                                                                                                                                                                                                                      ; BELL_RING                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  E  ; LC75       ; MOD_60:inst2|out0[0], MOD_60:inst2|out0[2], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DISPLAY_OUT[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC70       ; MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[3], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[0], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MOD_60:inst3|out1[0], MOD_60:inst3|out0[1], MOD_60:inst3|out0[2], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC78       ; MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[0], SETTIME0, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MOD_60:inst2|out0[1], MOD_60:inst2|out1[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[3], MOD_60:inst2|out0[0], MOD_60:inst2|out1[0], MOD_60:inst2|out1[1], MOD_60:inst2|out1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC79       ; MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[0], SETTIME0, SETTIME_EN, SETTIME1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MOD_60:inst2|out0[1], MOD_60:inst2|out1[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[3], MOD_60:inst2|out0[0], MOD_60:inst2|out1[0], MOD_60:inst2|out1[1], MOD_60:inst2|out1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC65       ; MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DISPLAY_OUT[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC67       ; MOD_60:inst2|out0[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[0], MOD_60:inst2|out0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DISPLAY_OUT[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC68       ; JUDGE_ALARM:inst12|alarm_state, SETALARM_EN, MOD_60:inst2|out0[0], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[3], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[0], MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3], MOD_60:inst2|out0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; CHIMEBELL:inst19|BELL_RING~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  E  ; LC77       ; MOD_60:inst2|out0[1], MOD_60:inst2|out0[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DISPLAY_OUT[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC71       ; MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[3], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[0], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MOD_60:inst3|out1[0], MOD_60:inst3|out0[1], MOD_60:inst3|out0[2], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[3], MOD_60:inst3|out0[0], MOD_60:inst3|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC66       ; MOD_60:inst3|blink_state, SETTIME_IN[1], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC69       ; MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], MOD_60:inst2|out0[3], MOD_60:inst2|out0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; DISPLAY_OUT[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC76       ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC81       ; CHIMEBELL:inst19|div3[3], CHIMEBELL:inst19|div3[2], CHIMEBELL:inst19|div3[1], CHIMEBELL:inst19|div3[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; CHIMEBELL:inst19|div3[0], CHIMEBELL:inst19|div3[1], CHIMEBELL:inst19|div3[2], CHIMEBELL:inst19|div3[3], CHIMEBELL:inst19|clk_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  F  ; LC86       ; CHIMEBELL:inst19|div3[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CHIMEBELL:inst19|div3[0], CHIMEBELL:inst19|div3[2], CHIMEBELL:inst19|div3[3], CHIMEBELL:inst19|clk_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC90       ; SETTIME_IN[0], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out0[0], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out0[0], JUDGE_ALARM:inst12|process_0~91                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC83       ; CHIMEBELL:inst19|div3[1], CHIMEBELL:inst19|div3[0], CHIMEBELL:inst19|div3[2], CHIMEBELL:inst19|div3[3], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; CHIMEBELL:inst19|div3[0], CHIMEBELL:inst19|div3[3], CHIMEBELL:inst19|clk_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC88       ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC82       ; CHIMEBELL:inst19|div3[1], CHIMEBELL:inst19|div3[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; CHIMEBELL:inst19|div3[0], CHIMEBELL:inst19|div3[3], CHIMEBELL:inst19|clk_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC91       ; SETTIME_IN[7], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out1[3], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out1[3], JUDGE_ALARM:inst12|process_0~35sexp1, JUDGE_ALARM:inst12|process_0~35sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  F  ; LC85       ; SETTIME_IN[5], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out1[1], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out1[1], JUDGE_ALARM:inst12|process_0~43sexp1, JUDGE_ALARM:inst12|process_0~43sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  F  ; LC95       ; SETTIME_IN[4], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out1[0], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out1[0], JUDGE_ALARM:inst12|process_0~47sexp1, JUDGE_ALARM:inst12|process_0~47sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  F  ; LC94       ; CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; CHIMEBELL:inst19|div1[1], CHIMEBELL:inst19|div1[2], CHIMEBELL:inst19|clk_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC84       ; SETTIME_IN[1], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out0[1], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out0[1], JUDGE_ALARM:inst12|process_0~95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC93       ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC89       ; SETTIME_IN[5], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out1[1], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out1[1], JUDGE_ALARM:inst12|process_0~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  F  ; LC92       ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC96       ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  F  ; LC87       ; CHIMEBELL:inst19|div3[3], CHIMEBELL:inst19|div3[2], CHIMEBELL:inst19|div3[1], CHIMEBELL:inst19|div3[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; CHIMEBELL:inst19|BELL_RING~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC108      ; CHIMEBELL:inst19|div1[2], CHIMEBELL:inst19|div1[0], CHIMEBELL:inst19|div1[1], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CHIMEBELL:inst19|div1[1], CHIMEBELL:inst19|div1[2], CHIMEBELL:inst19|clk_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC102      ; CHIMEBELL:inst19|div2[2], CHIMEBELL:inst19|div2[0], CHIMEBELL:inst19|div2[1], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CHIMEBELL:inst19|div2[0], CHIMEBELL:inst19|div2[1], CHIMEBELL:inst19|div2[2], CHIMEBELL:inst19|clk_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC111      ; SETTIME_IN[0], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out0[0], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out0[0], JUDGE_ALARM:inst12|process_0~63sexp1, JUDGE_ALARM:inst12|process_0~63sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  G  ; LC110      ; CHIMEBELL:inst19|div2[2], CHIMEBELL:inst19|div2[1], CHIMEBELL:inst19|div2[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CHIMEBELL:inst19|div2[0], CHIMEBELL:inst19|div2[1], CHIMEBELL:inst19|div2[2], CHIMEBELL:inst19|clk_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC103      ; CHIMEBELL:inst19|div1[1], CHIMEBELL:inst19|div1[0], CHIMEBELL:inst19|div1[2], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CHIMEBELL:inst19|div1[1], CHIMEBELL:inst19|div1[2], CHIMEBELL:inst19|clk_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC112      ; MOD_60:inst3|blink_state, SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, SETTIME_IN[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|out1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC100      ; MOD_60:inst3|out1[3], STORE_ALARM:inst1|out1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC97       ; CHIMEBELL:inst19|div2[2], CHIMEBELL:inst19|div2[1], CHIMEBELL:inst19|div2[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CHIMEBELL:inst19|BELL_RING~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC105      ; MOD_60:inst3|out0[2], STORE_ALARM:inst1|out0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC109      ; CHIMEBELL:inst19|div1[2], CHIMEBELL:inst19|div1[1], CHIMEBELL:inst19|div1[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CHIMEBELL:inst19|BELL_RING~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  G  ; LC99       ; MOD_60:inst3|out0[0], MOD_60:inst3|out0[3], MOD_60:inst3|out0[2], MOD_60:inst3|out0[1], MOD_60:inst3|out1[3], MOD_60:inst3|out1[1], MOD_60:inst3|out1[2], MOD_60:inst3|out1[0], MOD_60:inst2|out1[2], MOD_60:inst2|out1[0], MOD_60:inst2|out1[3], MOD_60:inst2|out1[1], MOD_60:inst2|out0[0], MOD_60:inst2|out0[3], MOD_60:inst2|out0[1], MOD_60:inst2|out0[2], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pin_name, MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[1], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2], MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3], MOD_24:inst6|out1[0], MOD_24:inst6|out1[1], MOD_24:inst6|out1[2], MOD_24:inst6|out1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC107      ; CHIMEBELL:inst19|div2[2], CHIMEBELL:inst19|div2[1], CHIMEBELL:inst19|div2[0], CLK_1000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; CHIMEBELL:inst19|div2[0], CHIMEBELL:inst19|div2[1], CHIMEBELL:inst19|div2[2], CHIMEBELL:inst19|clk_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC104      ; MOD_60:inst3|blink_state, SETTIME_IN[0], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  G  ; LC101      ; SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, MOD_60:inst3|blink_state, SETTIME_IN[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_60:inst3|out0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC98       ; SETTIME_IN[7], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out1[3], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out1[3], JUDGE_ALARM:inst12|process_0~67                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC106      ; MOD_60:inst3|out0[3], STORE_ALARM:inst1|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  H  ; LC117      ; MOD_60:inst2|out0[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[1], MOD_60:inst2|out0[0], CLK, SETTIME_IN[1], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out0[1]~39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MOD_60:inst2|out0[1], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[3], DISPLAY_7:inst10|DISPLAY_OUT[0]~81, DISPLAY_7:inst10|DISPLAY_OUT[2]~84, DISPLAY_7:inst10|DISPLAY_OUT[4]~88, DISPLAY_7:inst10|DISPLAY_OUT[5]~93, DISPLAY_7:inst10|DISPLAY_OUT[1]~98, MOD_60:inst2|out1[0], DISPLAY_7:inst10|DISPLAY_OUT[3]~104, DISPLAY_7:inst10|DISPLAY_OUT[6]~109, MOD_60:inst2|out1[1], MOD_60:inst2|out1[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst2|out1~68, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp ;
;  H  ; LC121      ; SETTIME_IN[2], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out0[2], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out0[2], JUDGE_ALARM:inst12|process_0~55sexp1, JUDGE_ALARM:inst12|process_0~55sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  H  ; LC118      ; SETTIME_IN[1], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst9|out0[1], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst9|out0[1], JUDGE_ALARM:inst12|process_0~59sexp1, JUDGE_ALARM:inst12|process_0~59sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  H  ; LC123      ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  H  ; LC122      ; MOD_60:inst3|blink_state, SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, SETTIME_IN[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MOD_24:inst6|out1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  H  ; LC120      ; MOD_60:inst3|out1[1], STORE_ALARM:inst1|out1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  H  ; LC119      ; MOD_60:inst3|out1[0], STORE_ALARM:inst1|out1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JUDGE_ALARM:inst12|stopped[0], JUDGE_ALARM:inst12|alarm_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  H  ; LC128      ; CLK, SETTIME_IN[0], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out0[0]~59                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MOD_60:inst2|out0[1], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], MOD_60:inst2|out0[2], MOD_60:inst2|out0[3], DISPLAY_7:inst10|DISPLAY_OUT[0]~81, DISPLAY_7:inst10|DISPLAY_OUT[2]~84, DISPLAY_7:inst10|DISPLAY_OUT[4]~88, DISPLAY_7:inst10|DISPLAY_OUT[5]~93, DISPLAY_7:inst10|DISPLAY_OUT[1]~98, MOD_60:inst2|out1[0], DISPLAY_7:inst10|DISPLAY_OUT[3]~104, DISPLAY_7:inst10|DISPLAY_OUT[6]~109, MOD_60:inst2|out1[1], MOD_60:inst2|out1[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst2|out1~68, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp ;
;  H  ; LC125      ; MOD_60:inst2|out0[2], MOD_60:inst2|out0[0], MOD_60:inst2|out0[1], MOD_60:inst2|out0[3], CLK, SETTIME_IN[3], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out0[3]~52                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MOD_60:inst2|out0[1], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], MOD_60:inst2|out0[3], DISPLAY_7:inst10|DISPLAY_OUT[0]~81, DISPLAY_7:inst10|DISPLAY_OUT[2]~84, DISPLAY_7:inst10|DISPLAY_OUT[4]~88, DISPLAY_7:inst10|DISPLAY_OUT[5]~93, DISPLAY_7:inst10|DISPLAY_OUT[1]~98, MOD_60:inst2|out1[0], DISPLAY_7:inst10|DISPLAY_OUT[3]~104, DISPLAY_7:inst10|DISPLAY_OUT[6]~109, MOD_60:inst2|out1[1], MOD_60:inst2|out1[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst2|out1~68, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                       ;
;  H  ; LC114      ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out0[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  H  ; LC124      ; SETTIME_IN[2], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out0[2], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out0[2], JUDGE_ALARM:inst12|process_0~87                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  H  ; LC113      ; SETTIME_IN[3], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out0[3], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out0[3], JUDGE_ALARM:inst12|process_0~83                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  H  ; LC126      ; MOD_60:inst2|out0[1], MOD_60:inst2|out0[0], CLK, SETTIME_IN[2], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out0[2]~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MOD_60:inst2|out0[1], MOD_60:inst2|out1[3]~38, MOD_60:inst2|out1[3]~41, MOD_60:inst2|out1[3], MOD_60:inst2|out0[3], DISPLAY_7:inst10|DISPLAY_OUT[0]~81, DISPLAY_7:inst10|DISPLAY_OUT[2]~84, DISPLAY_7:inst10|DISPLAY_OUT[4]~88, DISPLAY_7:inst10|DISPLAY_OUT[5]~93, DISPLAY_7:inst10|DISPLAY_OUT[1]~98, MOD_60:inst2|out1[0], DISPLAY_7:inst10|DISPLAY_OUT[3]~104, DISPLAY_7:inst10|DISPLAY_OUT[6]~109, MOD_60:inst2|out1[1], MOD_60:inst2|out1[2], C_60:inst5|clk_out, C_60_H:inst|clk_out, CHIMEBELL:inst19|BELL_RING~22, CHIMEBELL:inst19|BELL_RING~25, MOD_60:inst2|out1~68, CHIMEBELL:inst19|process_3~15sexp, CHIMEBELL:inst19|BELL_RING~31, CHIMEBELL:inst19|process_3~17sexp, CHIMEBELL:inst19|process_3~19sexp                       ;
;  H  ; LC115      ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out0[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  H  ; LC127      ; MOD_60:inst3|blink_state, SETTIME0, SETTIME_EN, SETTIME1, SETTIME_IN[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MOD_60:inst2|out1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  H  ; LC116      ; SETTIME_IN[4], SETTIME0, SETALARM_EN, SETTIME_EN, SETTIME1, STORE_ALARM:inst1|out1[0], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; STORE_ALARM:inst1|out1[0], JUDGE_ALARM:inst12|process_0~79                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 06 15:24:27 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalLogic -c DigitalLogic
Info: Parallel compilation is enabled and will use 4 of the 12 processors detected
Info: Selected device EPM7128SLC84-15 for design "DigitalLogic"
Warning: Macrocell buffer inserted after node "MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[2]"
Warning: Macrocell buffer inserted after node "MOD_24:inst6|lpm_counter:out0_rtl_0|dffs[3]"
Info: Quartus II Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Tue Jun 06 15:24:27 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


