// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module processor_do_process (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        instr_memory_address0,
        instr_memory_ce0,
        instr_memory_q0,
        data_memory_address0,
        data_memory_ce0,
        data_memory_we0,
        data_memory_d0,
        data_memory_q0,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] instr_memory_address0;
output   instr_memory_ce0;
input  [31:0] instr_memory_q0;
output  [15:0] data_memory_address0;
output   data_memory_ce0;
output   data_memory_we0;
output  [31:0] data_memory_d0;
input  [31:0] data_memory_q0;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg instr_memory_ce0;
reg[15:0] data_memory_address0;
reg data_memory_ce0;
reg data_memory_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [31:0] g_pc;
reg   [0:0] g_error;
reg   [31:0] g_xreg_1;
reg   [31:0] g_xreg_2;
reg   [31:0] g_xreg_3;
reg   [31:0] g_xreg_4;
reg   [31:0] g_xreg_5;
reg   [31:0] g_xreg_6;
reg   [31:0] g_xreg_7;
reg   [31:0] g_xreg_8;
reg   [31:0] g_xreg_9;
reg   [31:0] g_xreg_10;
reg   [31:0] g_xreg_11;
reg   [31:0] g_xreg_12;
reg   [31:0] g_xreg_13;
reg   [31:0] g_xreg_14;
reg   [31:0] g_xreg_15;
reg   [31:0] g_xreg_16;
reg   [31:0] g_xreg_17;
reg   [31:0] g_xreg_18;
reg   [31:0] g_xreg_19;
reg   [31:0] g_xreg_20;
reg   [31:0] g_xreg_21;
reg   [31:0] g_xreg_22;
reg   [31:0] g_xreg_23;
reg   [31:0] g_xreg_24;
reg   [31:0] g_xreg_25;
reg   [31:0] g_xreg_26;
reg   [31:0] g_xreg_27;
reg   [31:0] g_xreg_28;
reg   [31:0] g_xreg_29;
reg   [31:0] g_xreg_30;
reg   [31:0] g_xreg_31;
reg   [31:0] pc_reg_1859;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln26_fu_469_p2;
reg   [0:0] icmp_ln26_reg_1872;
wire   [6:0] op_code_fu_496_p1;
reg   [6:0] op_code_reg_1881;
wire    ap_block_pp0_stage1_11001;
wire   [2:0] funct3_fu_500_p4;
reg   [2:0] funct3_reg_1886;
reg   [6:0] funct7_reg_1891;
wire   [4:0] rd_fu_520_p4;
reg   [4:0] rd_reg_1896;
wire   [31:0] source1_fu_674_p34;
reg   [31:0] source1_reg_1900;
wire   [31:0] result_19_fu_747_p34;
reg   [31:0] result_19_reg_1907;
wire   [31:0] imm_8_fu_1080_p3;
reg   [31:0] imm_8_reg_1916;
wire   [0:0] grp_fu_418_p2;
reg   [0:0] branch_5_reg_1923;
reg   [0:0] branch_4_reg_1927;
wire   [0:0] grp_fu_422_p2;
reg   [0:0] branch_3_reg_1931;
reg   [0:0] branch_2_reg_1935;
wire   [0:0] grp_fu_426_p2;
reg   [0:0] branch_1_reg_1939;
reg   [0:0] branch_reg_1943;
wire   [1:0] offset_1_fu_1326_p2;
reg   [1:0] offset_1_reg_1950;
reg   [15:0] data_memory_addr_reg_1965;
reg    ap_enable_reg_pp0_iter0_reg;
wire    result_execute_arithm_fu_404_ap_ready;
wire   [0:0] result_execute_arithm_fu_404_g_error;
wire    result_execute_arithm_fu_404_g_error_ap_vld;
wire   [31:0] result_execute_arithm_fu_404_ap_return;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_reg_308;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_reg_308;
reg   [31:0] ap_phi_mux_empty_17_phi_fu_320_p14;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_17_reg_317;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_17_reg_317;
reg   [31:0] ap_phi_mux_p_0_0_03061_phi_fu_340_p18;
reg   [31:0] ap_phi_reg_pp0_iter1_p_0_0_03061_reg_337;
wire   [31:0] result_9_fu_1650_p5;
wire   [1:0] offset_fu_1570_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_p_0_0_03061_reg_337;
wire   [31:0] result_13_fu_1595_p5;
wire   [31:0] result_14_fu_1579_p5;
wire   [31:0] result_10_fu_1637_p5;
wire   [31:0] result_11_fu_1624_p5;
wire   [31:0] result_12_fu_1611_p5;
reg   [31:0] ap_phi_mux_result_2_phi_fu_367_p22;
wire   [31:0] ap_phi_reg_pp0_iter1_result_2_reg_363;
wire   [31:0] zext_ln156_fu_1476_p1;
wire  signed [31:0] sext_ln135_fu_1559_p1;
wire  signed [31:0] sext_ln142_fu_1490_p1;
wire  signed [31:0] sext_ln144_fu_1481_p1;
wire   [31:0] zext_ln163_fu_1407_p1;
wire   [31:0] zext_ln165_fu_1398_p1;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_398_p4;
wire   [31:0] grp_fu_430_p2;
wire   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_395;
wire   [31:0] add_ln388_fu_1392_p2;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln29_fu_485_p1;
wire   [63:0] zext_ln127_fu_1332_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln183_fu_1381_p1;
reg   [31:0] ap_sig_allocacmp_pc;
wire   [0:0] tmp_10_fu_1312_p3;
wire   [0:0] tmp_9_fu_1367_p3;
wire   [1:0] trunc_ln25_fu_465_p1;
wire   [15:0] lshr_ln_fu_475_p4;
wire   [4:0] source1_fu_674_p33;
wire   [4:0] result_19_fu_747_p33;
wire   [11:0] imm_fu_820_p4;
wire   [6:0] tmp_1_fu_844_p4;
wire   [4:0] tmp_s_fu_834_p4;
wire   [11:0] imm_1_fu_854_p3;
wire   [0:0] tmp_5_fu_894_p3;
wire   [0:0] tmp_4_fu_886_p3;
wire   [5:0] tmp_3_fu_876_p4;
wire   [3:0] tmp_2_fu_866_p4;
wire   [12:0] imm_2_fu_902_p6;
wire   [19:0] tmp_fu_920_p4;
wire   [7:0] tmp_8_fu_956_p4;
wire   [0:0] tmp_7_fu_948_p3;
wire   [9:0] tmp_6_fu_938_p4;
wire   [0:0] icmp_ln46_fu_980_p2;
wire  signed [20:0] sext_ln402_1_fu_916_p1;
wire   [20:0] imm_4_fu_966_p6;
wire   [0:0] icmp_ln46_1_fu_994_p2;
wire  signed [20:0] sext_ln402_fu_862_p1;
wire   [20:0] imm_5_fu_986_p3;
wire   [20:0] imm_6_fu_1000_p3;
wire   [0:0] icmp_ln46_2_fu_1012_p2;
wire   [0:0] icmp_ln46_3_fu_1018_p2;
wire   [0:0] or_ln46_fu_1024_p2;
wire   [31:0] imm_3_fu_930_p3;
wire  signed [31:0] sext_ln402_2_fu_1008_p1;
wire   [0:0] icmp_ln46_4_fu_1038_p2;
wire   [0:0] icmp_ln46_5_fu_1044_p2;
wire   [0:0] icmp_ln46_6_fu_1050_p2;
wire   [0:0] icmp_ln46_7_fu_1056_p2;
wire   [0:0] or_ln46_2_fu_1068_p2;
wire   [0:0] or_ln46_1_fu_1062_p2;
wire   [0:0] or_ln46_3_fu_1074_p2;
wire  signed [31:0] sext_ln52_fu_830_p1;
wire   [31:0] imm_7_fu_1030_p3;
wire   [28:0] trunc_ln120_1_fu_1284_p1;
wire   [28:0] trunc_ln120_fu_1280_p1;
wire   [28:0] add_ln120_fu_1296_p2;
wire   [1:0] trunc_ln120_3_fu_1292_p1;
wire   [1:0] trunc_ln120_2_fu_1288_p1;
wire   [15:0] mem_pos_fu_1302_p4;
wire   [28:0] trunc_ln176_1_fu_1347_p1;
wire   [28:0] trunc_ln176_fu_1343_p1;
wire   [28:0] add_ln176_fu_1351_p2;
wire   [15:0] write_addr_fu_1357_p4;
wire   [15:0] grp_fu_436_p4;
wire   [15:0] result_17_fu_1403_p1;
wire   [0:0] grp_fu_456_p2;
wire   [7:0] tmp_16_fu_1436_p4;
wire   [7:0] tmp_15_fu_1426_p4;
wire   [0:0] grp_fu_451_p2;
wire   [0:0] grp_fu_446_p2;
wire   [7:0] trunc_ln152_fu_1422_p1;
wire   [7:0] tmp_14_fu_1412_p4;
wire   [0:0] or_ln151_fu_1454_p2;
wire   [7:0] select_ln151_fu_1446_p3;
wire   [7:0] select_ln151_1_fu_1460_p3;
wire   [7:0] result_8_fu_1468_p3;
wire   [15:0] result_15_fu_1486_p1;
wire   [7:0] tmp_13_fu_1519_p4;
wire   [7:0] tmp_12_fu_1509_p4;
wire   [7:0] trunc_ln131_fu_1505_p1;
wire   [7:0] tmp_11_fu_1495_p4;
wire   [0:0] or_ln130_fu_1537_p2;
wire   [7:0] select_ln130_fu_1529_p3;
wire   [7:0] select_ln130_1_fu_1543_p3;
wire   [7:0] result_7_fu_1551_p3;
wire   [1:0] trunc_ln176_3_fu_1567_p1;
wire   [1:0] trunc_ln176_2_fu_1564_p1;
wire   [15:0] trunc_ln200_fu_1576_p1;
wire   [15:0] trunc_ln198_fu_1592_p1;
wire   [7:0] trunc_ln187_fu_1608_p1;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_136;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 g_pc = 32'd0;
#0 g_error = 1'd0;
#0 g_xreg_1 = 32'd0;
#0 g_xreg_2 = 32'd0;
#0 g_xreg_3 = 32'd0;
#0 g_xreg_4 = 32'd0;
#0 g_xreg_5 = 32'd0;
#0 g_xreg_6 = 32'd0;
#0 g_xreg_7 = 32'd0;
#0 g_xreg_8 = 32'd0;
#0 g_xreg_9 = 32'd0;
#0 g_xreg_10 = 32'd0;
#0 g_xreg_11 = 32'd0;
#0 g_xreg_12 = 32'd0;
#0 g_xreg_13 = 32'd0;
#0 g_xreg_14 = 32'd0;
#0 g_xreg_15 = 32'd0;
#0 g_xreg_16 = 32'd0;
#0 g_xreg_17 = 32'd0;
#0 g_xreg_18 = 32'd0;
#0 g_xreg_19 = 32'd0;
#0 g_xreg_20 = 32'd0;
#0 g_xreg_21 = 32'd0;
#0 g_xreg_22 = 32'd0;
#0 g_xreg_23 = 32'd0;
#0 g_xreg_24 = 32'd0;
#0 g_xreg_25 = 32'd0;
#0 g_xreg_26 = 32'd0;
#0 g_xreg_27 = 32'd0;
#0 g_xreg_28 = 32'd0;
#0 g_xreg_29 = 32'd0;
#0 g_xreg_30 = 32'd0;
#0 g_xreg_31 = 32'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

processor_execute_arithm result_execute_arithm_fu_404(
    .ap_ready(result_execute_arithm_fu_404_ap_ready),
    .op_code_val(op_code_reg_1881),
    .funct3_val(funct3_reg_1886),
    .funct7_val(funct7_reg_1891),
    .source1_val(source1_reg_1900),
    .source2_val(result_19_reg_1907),
    .imm_val(imm_8_reg_1916),
    .pc_val(pc_reg_1859),
    .g_error(result_execute_arithm_fu_404_g_error),
    .g_error_ap_vld(result_execute_arithm_fu_404_g_error_ap_vld),
    .ap_return(result_execute_arithm_fu_404_ap_return)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U9(
    .din0(32'd0),
    .din1(g_xreg_1),
    .din2(g_xreg_2),
    .din3(g_xreg_3),
    .din4(g_xreg_4),
    .din5(g_xreg_5),
    .din6(g_xreg_6),
    .din7(g_xreg_7),
    .din8(g_xreg_8),
    .din9(g_xreg_9),
    .din10(g_xreg_10),
    .din11(g_xreg_11),
    .din12(g_xreg_12),
    .din13(g_xreg_13),
    .din14(g_xreg_14),
    .din15(g_xreg_15),
    .din16(g_xreg_16),
    .din17(g_xreg_17),
    .din18(g_xreg_18),
    .din19(g_xreg_19),
    .din20(g_xreg_20),
    .din21(g_xreg_21),
    .din22(g_xreg_22),
    .din23(g_xreg_23),
    .din24(g_xreg_24),
    .din25(g_xreg_25),
    .din26(g_xreg_26),
    .din27(g_xreg_27),
    .din28(g_xreg_28),
    .din29(g_xreg_29),
    .din30(g_xreg_30),
    .din31(g_xreg_31),
    .din32(source1_fu_674_p33),
    .dout(source1_fu_674_p34)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U10(
    .din0(32'd0),
    .din1(g_xreg_1),
    .din2(g_xreg_2),
    .din3(g_xreg_3),
    .din4(g_xreg_4),
    .din5(g_xreg_5),
    .din6(g_xreg_6),
    .din7(g_xreg_7),
    .din8(g_xreg_8),
    .din9(g_xreg_9),
    .din10(g_xreg_10),
    .din11(g_xreg_11),
    .din12(g_xreg_12),
    .din13(g_xreg_13),
    .din14(g_xreg_14),
    .din15(g_xreg_15),
    .din16(g_xreg_16),
    .din17(g_xreg_17),
    .din18(g_xreg_18),
    .din19(g_xreg_19),
    .din20(g_xreg_20),
    .din21(g_xreg_21),
    .din22(g_xreg_22),
    .din23(g_xreg_23),
    .din24(g_xreg_24),
    .din25(g_xreg_25),
    .din26(g_xreg_26),
    .din27(g_xreg_27),
    .din28(g_xreg_28),
    .din29(g_xreg_29),
    .din30(g_xreg_30),
    .din31(g_xreg_31),
    .din32(result_19_fu_747_p33),
    .dout(result_19_fu_747_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        g_pc <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            g_pc <= ap_phi_mux_storemerge_phi_fu_398_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_426_p2 == 1'd1) & (funct3_fu_500_p4 == 3'd0) & (op_code_fu_496_p1 == 7'd99)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_418_p2 == 1'd0) & (funct3_fu_500_p4 == 3'd7) & (op_code_fu_496_p1 == 7'd99)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_418_p2 == 1'd1) & (funct3_fu_500_p4 == 3'd6) & (op_code_fu_496_p1 == 7'd99)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_422_p2 == 1'd0) & (funct3_fu_500_p4 == 3'd5) & (op_code_fu_496_p1 == 7'd99)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_422_p2 == 1'd1) & (funct3_fu_500_p4 == 3'd4) & (op_code_fu_496_p1 == 7'd99)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_426_p2 == 1'd0) & (funct3_fu_500_p4 == 3'd1) & (op_code_fu_496_p1 == 7'd99)))) begin
        ap_phi_reg_pp0_iter1_empty_17_reg_317 <= pc_reg_1859;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_empty_17_reg_317 <= ap_phi_reg_pp0_iter0_empty_17_reg_317;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_136)) begin
        if ((op_code_fu_496_p1 == 7'd111)) begin
            ap_phi_reg_pp0_iter1_empty_reg_308 <= pc_reg_1859;
        end else if ((op_code_fu_496_p1 == 7'd103)) begin
            ap_phi_reg_pp0_iter1_empty_reg_308 <= source1_fu_674_p34;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_reg_308 <= ap_phi_reg_pp0_iter0_empty_reg_308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_136)) begin
        if (((funct3_fu_500_p4 == 3'd2) & (op_code_fu_496_p1 == 7'd35))) begin
            ap_phi_reg_pp0_iter1_p_0_0_03061_reg_337 <= result_19_fu_747_p34;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_0_03061_reg_337 <= ap_phi_reg_pp0_iter0_p_0_0_03061_reg_337;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_9_fu_1367_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd35)) | (~(funct3_fu_500_p4 == 3'd2) & ~(funct3_fu_500_p4 == 3'd0) & ~(funct3_fu_500_p4 == 3'd1) & ~(funct3_fu_500_p4 == 3'd4) & ~(funct3_fu_500_p4 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd3)) | (~(funct3_fu_500_p4 == 3'd2) & ~(funct3_fu_500_p4 == 3'd0) & ~(funct3_fu_500_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd35)) | ((tmp_10_fu_1312_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((funct3_fu_500_p4 == 3'd3) & (op_code_fu_496_p1 == 7'd99)) 
    | ((funct3_fu_500_p4 == 3'd2) & (op_code_fu_496_p1 == 7'd99)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln26_reg_1872 == 1'd0)))) begin
        g_error <= 1'd1;
    end else if ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd3) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (result_execute_arithm_fu_404_g_error_ap_vld == 1'b1))) begin
        g_error <= result_execute_arithm_fu_404_g_error;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd1) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd1) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_1 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd1)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd1) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_1 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd10) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd10) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_10 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd10)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd10) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_10 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd11) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd11) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_11 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd11)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd11) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_11 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd12) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd12) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_12 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd12)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd12) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_12 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd13) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd13) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_13 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd13)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd13) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_13 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd14) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd14) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_14 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd14)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd14) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_14 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd15) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd15) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_15 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd15)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd15) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_15 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd16) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd16) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_16 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd16)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd16) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_16 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd17) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd17) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_17 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd17)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd17) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_17 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd18) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd18) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_18 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd18)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd18) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_18 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd19) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd19) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_19 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd19)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd19) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_19 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd2) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd2) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_2 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd2)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd2) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_2 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd20) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd20) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_20 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd20)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd20) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_20 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd21) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd21) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_21 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd21)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd21) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_21 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd22) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd22) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_22 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd22)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd22) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_22 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd23) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd23) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_23 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd23)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd23) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_23 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd24) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd24) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_24 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd24)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd24) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_24 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd25) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd25) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_25 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd25)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd25) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_25 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd26) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd26) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_26 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd26)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd26) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_26 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd27) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd27) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_27 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd27)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd27) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_27 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd28) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd28) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_28 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd28)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd28) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_28 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd29) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd29) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_29 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd29)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd29) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_29 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd3) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd3) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_3 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd3)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd3) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_3 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd30) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd30) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_30 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd30)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd30) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_30 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd31) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd31) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_31 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd31)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd31) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_31 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd4) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd4) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_4 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd4)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd4) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_4 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd5) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd5) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_5 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd5)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd5) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_5 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd6) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd6) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_6 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd6)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd6) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_6 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd7) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd7) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_7 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd7)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd7) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_7 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd8) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd8) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_8 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd8)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd8) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_8 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((rd_fu_520_p4 == 5'd9) & (op_code_fu_496_p1 == 7'd111)) | ((rd_fu_520_p4 == 5'd9) & (op_code_fu_496_p1 == 7'd103))))) begin
        g_xreg_9 <= grp_fu_430_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103) & (rd_reg_1896 == 5'd9)) | (~(op_code_reg_1881 == 7'd35) & (rd_reg_1896 == 5'd9) & (op_code_reg_1881 == 7'd3))))) begin
        g_xreg_9 <= ap_phi_mux_result_2_phi_fu_367_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (funct3_fu_500_p4 == 3'd1) & (op_code_fu_496_p1 == 7'd99))) begin
        branch_1_reg_1939 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (funct3_fu_500_p4 == 3'd4) & (op_code_fu_496_p1 == 7'd99))) begin
        branch_2_reg_1935 <= grp_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (funct3_fu_500_p4 == 3'd5) & (op_code_fu_496_p1 == 7'd99))) begin
        branch_3_reg_1931 <= grp_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (funct3_fu_500_p4 == 3'd6) & (op_code_fu_496_p1 == 7'd99))) begin
        branch_4_reg_1927 <= grp_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (funct3_fu_500_p4 == 3'd7) & (op_code_fu_496_p1 == 7'd99))) begin
        branch_5_reg_1923 <= grp_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (funct3_fu_500_p4 == 3'd0) & (op_code_fu_496_p1 == 7'd99))) begin
        branch_reg_1943 <= grp_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd35))) begin
        data_memory_addr_reg_1965 <= zext_ln183_fu_1381_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        funct3_reg_1886 <= {{instr_memory_q0[14:12]}};
        funct7_reg_1891 <= {{instr_memory_q0[31:25]}};
        imm_8_reg_1916 <= imm_8_fu_1080_p3;
        op_code_reg_1881 <= op_code_fu_496_p1;
        rd_reg_1896 <= {{instr_memory_q0[11:7]}};
        result_19_reg_1907 <= result_19_fu_747_p34;
        source1_reg_1900 <= source1_fu_674_p34;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln26_reg_1872 <= icmp_ln26_fu_469_p2;
        pc_reg_1859 <= ap_sig_allocacmp_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd3))) begin
        offset_1_reg_1950 <= offset_1_fu_1326_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_1881 == 7'd111) | (op_code_reg_1881 == 7'd103))) begin
        ap_phi_mux_empty_17_phi_fu_320_p14 = ap_phi_reg_pp0_iter1_empty_reg_308;
    end else begin
        ap_phi_mux_empty_17_phi_fu_320_p14 = ap_phi_reg_pp0_iter1_empty_17_reg_317;
    end
end

always @ (*) begin
    if (((offset_fu_1570_p2 == 2'd2) & (funct3_reg_1886 == 3'd0) & (op_code_reg_1881 == 7'd35))) begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = result_12_fu_1611_p5;
    end else if (((offset_fu_1570_p2 == 2'd1) & (funct3_reg_1886 == 3'd0) & (op_code_reg_1881 == 7'd35))) begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = result_11_fu_1624_p5;
    end else if (((offset_fu_1570_p2 == 2'd0) & (funct3_reg_1886 == 3'd0) & (op_code_reg_1881 == 7'd35))) begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = result_10_fu_1637_p5;
    end else if (((offset_fu_1570_p2 == 2'd2) & (funct3_reg_1886 == 3'd1) & (op_code_reg_1881 == 7'd35))) begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = result_14_fu_1579_p5;
    end else if (((offset_fu_1570_p2 == 2'd0) & (funct3_reg_1886 == 3'd1) & (op_code_reg_1881 == 7'd35))) begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = result_13_fu_1595_p5;
    end else if (((offset_fu_1570_p2 == 2'd3) & (funct3_reg_1886 == 3'd0) & (op_code_reg_1881 == 7'd35))) begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = result_9_fu_1650_p5;
    end else if (((~(offset_fu_1570_p2 == 2'd2) & ~(offset_fu_1570_p2 == 2'd0) & (funct3_reg_1886 == 3'd1) & (op_code_reg_1881 == 7'd35)) | (~(funct3_reg_1886 == 3'd2) & ~(funct3_reg_1886 == 3'd1) & ~(funct3_reg_1886 == 3'd0) & (op_code_reg_1881 == 7'd35)))) begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = data_memory_q0;
    end else begin
        ap_phi_mux_p_0_0_03061_phi_fu_340_p18 = ap_phi_reg_pp0_iter1_p_0_0_03061_reg_337;
    end
end

always @ (*) begin
    if (((offset_1_reg_1950 == 2'd2) & (funct3_reg_1886 == 3'd5) & (op_code_reg_1881 == 7'd3))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = zext_ln165_fu_1398_p1;
    end else if (((offset_1_reg_1950 == 2'd0) & (funct3_reg_1886 == 3'd5) & (op_code_reg_1881 == 7'd3))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = zext_ln163_fu_1407_p1;
    end else if (((offset_1_reg_1950 == 2'd2) & (funct3_reg_1886 == 3'd1) & (op_code_reg_1881 == 7'd3))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = sext_ln144_fu_1481_p1;
    end else if (((offset_1_reg_1950 == 2'd0) & (funct3_reg_1886 == 3'd1) & (op_code_reg_1881 == 7'd3))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = sext_ln142_fu_1490_p1;
    end else if (((funct3_reg_1886 == 3'd2) & (op_code_reg_1881 == 7'd3))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = data_memory_q0;
    end else if (((funct3_reg_1886 == 3'd0) & (op_code_reg_1881 == 7'd3))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = sext_ln135_fu_1559_p1;
    end else if (((funct3_reg_1886 == 3'd4) & (op_code_reg_1881 == 7'd3))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = zext_ln156_fu_1476_p1;
    end else if ((~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd3) & ~(op_code_reg_1881 == 7'd35) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103))) begin
        ap_phi_mux_result_2_phi_fu_367_p22 = result_execute_arithm_fu_404_ap_return;
    end else begin
        ap_phi_mux_result_2_phi_fu_367_p22 = ap_phi_reg_pp0_iter1_result_2_reg_363;
    end
end

always @ (*) begin
    if (((op_code_reg_1881 == 7'd111) | ((op_code_reg_1881 == 7'd103) | (((((((branch_4_reg_1927 == 1'd1) & (funct3_reg_1886 == 3'd6) & (op_code_reg_1881 == 7'd99)) | ((branch_5_reg_1923 == 1'd0) & (funct3_reg_1886 == 3'd7) & (op_code_reg_1881 == 7'd99))) | ((branch_3_reg_1931 == 1'd0) & (funct3_reg_1886 == 3'd5) & (op_code_reg_1881 == 7'd99))) | ((branch_2_reg_1935 == 1'd1) & (funct3_reg_1886 == 3'd4) & (op_code_reg_1881 == 7'd99))) | (~(funct3_reg_1886 == 3'd6) & ~(funct3_reg_1886 == 3'd7) & ~(funct3_reg_1886 == 3'd3) & ~(funct3_reg_1886 == 3'd5) & ~(funct3_reg_1886 == 3'd4) & ~(funct3_reg_1886 == 3'd2) & ~(funct3_reg_1886 == 3'd1) & (branch_reg_1943 == 1'd1) & (op_code_reg_1881 == 7'd99))) | ((branch_1_reg_1939 == 1'd0) & (funct3_reg_1886 == 3'd1) & (op_code_reg_1881 == 7'd99)))))) begin
        ap_phi_mux_storemerge_phi_fu_398_p4 = add_ln388_fu_1392_p2;
    end else if (((((((((((funct3_reg_1886 == 3'd3) & (op_code_reg_1881 == 7'd99)) | ((funct3_reg_1886 == 3'd2) & (op_code_reg_1881 == 7'd99))) | ((branch_5_reg_1923 == 1'd1) & (funct3_reg_1886 == 3'd7) & (op_code_reg_1881 == 7'd99))) | ((branch_4_reg_1927 == 1'd0) & (funct3_reg_1886 == 3'd6) & (op_code_reg_1881 == 7'd99))) | ((branch_3_reg_1931 == 1'd1) & (funct3_reg_1886 == 3'd5) & (op_code_reg_1881 == 7'd99))) | ((branch_2_reg_1935 == 1'd0) & (funct3_reg_1886 == 3'd4) & (op_code_reg_1881 == 7'd99))) | (~(funct3_reg_1886 == 3'd6) & ~(funct3_reg_1886 == 3'd7) & ~(funct3_reg_1886 == 3'd5) & ~(funct3_reg_1886 == 3'd4) & ~(funct3_reg_1886 == 3'd1) & (branch_reg_1943 == 1'd0) & (op_code_reg_1881 == 7'd99))) | ((branch_1_reg_1939 == 1'd1) & (funct3_reg_1886 == 3'd1) & (op_code_reg_1881 == 7'd99))) | (~(op_code_reg_1881 == 7'd99) & ~(op_code_reg_1881 == 7'd111) & ~(op_code_reg_1881 == 7'd103)))) begin
        ap_phi_mux_storemerge_phi_fu_398_p4 = grp_fu_430_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_398_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_395;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_pc = ap_phi_mux_storemerge_phi_fu_398_p4;
    end else begin
        ap_sig_allocacmp_pc = g_pc;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_memory_address0 = data_memory_addr_reg_1965;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd35))) begin
        data_memory_address0 = zext_ln183_fu_1381_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd3))) begin
        data_memory_address0 = zext_ln127_fu_1332_p1;
    end else begin
        data_memory_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd35)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (op_code_fu_496_p1 == 7'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_memory_ce0 = 1'b1;
    end else begin
        data_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (op_code_reg_1881 == 7'd35))) begin
        data_memory_we0 = 1'b1;
    end else begin
        data_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        instr_memory_ce0 = 1'b1;
    end else begin
        instr_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln120_fu_1296_p2 = (trunc_ln120_1_fu_1284_p1 + trunc_ln120_fu_1280_p1);

assign add_ln176_fu_1351_p2 = (trunc_ln176_1_fu_1347_p1 + trunc_ln176_fu_1343_p1);

assign add_ln388_fu_1392_p2 = (ap_phi_mux_empty_17_phi_fu_320_p14 + imm_8_reg_1916);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_136 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_empty_17_reg_317 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_reg_308 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_03061_reg_337 = 'bx;

assign ap_phi_reg_pp0_iter1_result_2_reg_363 = 'bx;

assign ap_phi_reg_pp0_iter1_storemerge_reg_395 = 'bx;

assign ap_return = g_error;

assign data_memory_d0 = ap_phi_mux_p_0_0_03061_phi_fu_340_p18;

assign funct3_fu_500_p4 = {{instr_memory_q0[14:12]}};

assign grp_fu_418_p2 = ((source1_fu_674_p34 < result_19_fu_747_p34) ? 1'b1 : 1'b0);

assign grp_fu_422_p2 = (($signed(source1_fu_674_p34) < $signed(result_19_fu_747_p34)) ? 1'b1 : 1'b0);

assign grp_fu_426_p2 = ((source1_fu_674_p34 == result_19_fu_747_p34) ? 1'b1 : 1'b0);

assign grp_fu_430_p2 = (pc_reg_1859 + 32'd4);

assign grp_fu_436_p4 = {{data_memory_q0[31:16]}};

assign grp_fu_446_p2 = ((offset_1_reg_1950 == 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_451_p2 = ((offset_1_reg_1950 == 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_456_p2 = ((offset_1_reg_1950 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_469_p2 = ((trunc_ln25_fu_465_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_994_p2 = ((op_code_fu_496_p1 == 7'd35) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_1012_p2 = ((op_code_fu_496_p1 == 7'd55) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_1018_p2 = ((op_code_fu_496_p1 == 7'd23) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_1038_p2 = ((op_code_fu_496_p1 == 7'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_1044_p2 = ((op_code_fu_496_p1 == 7'd19) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_1050_p2 = ((op_code_fu_496_p1 == 7'd103) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_1056_p2 = ((op_code_fu_496_p1 == 7'd115) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_980_p2 = ((op_code_fu_496_p1 == 7'd99) ? 1'b1 : 1'b0);

assign imm_1_fu_854_p3 = {{tmp_1_fu_844_p4}, {tmp_s_fu_834_p4}};

assign imm_2_fu_902_p6 = {{{{{tmp_5_fu_894_p3}, {tmp_4_fu_886_p3}}, {tmp_3_fu_876_p4}}, {tmp_2_fu_866_p4}}, {1'd0}};

assign imm_3_fu_930_p3 = {{tmp_fu_920_p4}, {12'd0}};

assign imm_4_fu_966_p6 = {{{{{tmp_5_fu_894_p3}, {tmp_8_fu_956_p4}}, {tmp_7_fu_948_p3}}, {tmp_6_fu_938_p4}}, {1'd0}};

assign imm_5_fu_986_p3 = ((icmp_ln46_fu_980_p2[0:0] == 1'b1) ? sext_ln402_1_fu_916_p1 : imm_4_fu_966_p6);

assign imm_6_fu_1000_p3 = ((icmp_ln46_1_fu_994_p2[0:0] == 1'b1) ? sext_ln402_fu_862_p1 : imm_5_fu_986_p3);

assign imm_7_fu_1030_p3 = ((or_ln46_fu_1024_p2[0:0] == 1'b1) ? imm_3_fu_930_p3 : sext_ln402_2_fu_1008_p1);

assign imm_8_fu_1080_p3 = ((or_ln46_3_fu_1074_p2[0:0] == 1'b1) ? sext_ln52_fu_830_p1 : imm_7_fu_1030_p3);

assign imm_fu_820_p4 = {{instr_memory_q0[31:20]}};

assign instr_memory_address0 = zext_ln29_fu_485_p1;

assign lshr_ln_fu_475_p4 = {{ap_sig_allocacmp_pc[17:2]}};

assign mem_pos_fu_1302_p4 = {{add_ln120_fu_1296_p2[17:2]}};

assign offset_1_fu_1326_p2 = (trunc_ln120_3_fu_1292_p1 + trunc_ln120_2_fu_1288_p1);

assign offset_fu_1570_p2 = (trunc_ln176_3_fu_1567_p1 + trunc_ln176_2_fu_1564_p1);

assign op_code_fu_496_p1 = instr_memory_q0[6:0];

assign or_ln130_fu_1537_p2 = (grp_fu_456_p2 | grp_fu_451_p2);

assign or_ln151_fu_1454_p2 = (grp_fu_456_p2 | grp_fu_451_p2);

assign or_ln46_1_fu_1062_p2 = (icmp_ln46_5_fu_1044_p2 | icmp_ln46_4_fu_1038_p2);

assign or_ln46_2_fu_1068_p2 = (icmp_ln46_7_fu_1056_p2 | icmp_ln46_6_fu_1050_p2);

assign or_ln46_3_fu_1074_p2 = (or_ln46_2_fu_1068_p2 | or_ln46_1_fu_1062_p2);

assign or_ln46_fu_1024_p2 = (icmp_ln46_3_fu_1018_p2 | icmp_ln46_2_fu_1012_p2);

assign rd_fu_520_p4 = {{instr_memory_q0[11:7]}};

assign result_10_fu_1637_p5 = {{data_memory_q0[31:8]}, {trunc_ln187_fu_1608_p1}};

assign result_11_fu_1624_p5 = {{data_memory_q0[31:16]}, {trunc_ln187_fu_1608_p1}, {data_memory_q0[7:0]}};

assign result_12_fu_1611_p5 = {{data_memory_q0[31:24]}, {trunc_ln187_fu_1608_p1}, {data_memory_q0[15:0]}};

assign result_13_fu_1595_p5 = {{data_memory_q0[31:16]}, {trunc_ln198_fu_1592_p1}};

assign result_14_fu_1579_p5 = {{trunc_ln200_fu_1576_p1}, {data_memory_q0[15:0]}};

assign result_15_fu_1486_p1 = data_memory_q0[15:0];

assign result_17_fu_1403_p1 = data_memory_q0[15:0];

assign result_19_fu_747_p33 = {{instr_memory_q0[24:20]}};

assign result_7_fu_1551_p3 = ((or_ln130_fu_1537_p2[0:0] == 1'b1) ? select_ln130_fu_1529_p3 : select_ln130_1_fu_1543_p3);

assign result_8_fu_1468_p3 = ((or_ln151_fu_1454_p2[0:0] == 1'b1) ? select_ln151_fu_1446_p3 : select_ln151_1_fu_1460_p3);

assign result_9_fu_1650_p5 = {{trunc_ln187_fu_1608_p1}, {data_memory_q0[23:0]}};

assign select_ln130_1_fu_1543_p3 = ((grp_fu_446_p2[0:0] == 1'b1) ? trunc_ln131_fu_1505_p1 : tmp_11_fu_1495_p4);

assign select_ln130_fu_1529_p3 = ((grp_fu_456_p2[0:0] == 1'b1) ? tmp_13_fu_1519_p4 : tmp_12_fu_1509_p4);

assign select_ln151_1_fu_1460_p3 = ((grp_fu_446_p2[0:0] == 1'b1) ? trunc_ln152_fu_1422_p1 : tmp_14_fu_1412_p4);

assign select_ln151_fu_1446_p3 = ((grp_fu_456_p2[0:0] == 1'b1) ? tmp_16_fu_1436_p4 : tmp_15_fu_1426_p4);

assign sext_ln135_fu_1559_p1 = $signed(result_7_fu_1551_p3);

assign sext_ln142_fu_1490_p1 = $signed(result_15_fu_1486_p1);

assign sext_ln144_fu_1481_p1 = $signed(grp_fu_436_p4);

assign sext_ln402_1_fu_916_p1 = $signed(imm_2_fu_902_p6);

assign sext_ln402_2_fu_1008_p1 = $signed(imm_6_fu_1000_p3);

assign sext_ln402_fu_862_p1 = $signed(imm_1_fu_854_p3);

assign sext_ln52_fu_830_p1 = $signed(imm_fu_820_p4);

assign source1_fu_674_p33 = {{instr_memory_q0[19:15]}};

assign tmp_10_fu_1312_p3 = add_ln120_fu_1296_p2[32'd28];

assign tmp_11_fu_1495_p4 = {{data_memory_q0[31:24]}};

assign tmp_12_fu_1509_p4 = {{data_memory_q0[15:8]}};

assign tmp_13_fu_1519_p4 = {{data_memory_q0[23:16]}};

assign tmp_14_fu_1412_p4 = {{data_memory_q0[31:24]}};

assign tmp_15_fu_1426_p4 = {{data_memory_q0[15:8]}};

assign tmp_16_fu_1436_p4 = {{data_memory_q0[23:16]}};

assign tmp_1_fu_844_p4 = {{instr_memory_q0[31:25]}};

assign tmp_2_fu_866_p4 = {{instr_memory_q0[11:8]}};

assign tmp_3_fu_876_p4 = {{instr_memory_q0[30:25]}};

assign tmp_4_fu_886_p3 = instr_memory_q0[32'd7];

assign tmp_5_fu_894_p3 = instr_memory_q0[32'd31];

assign tmp_6_fu_938_p4 = {{instr_memory_q0[30:21]}};

assign tmp_7_fu_948_p3 = instr_memory_q0[32'd20];

assign tmp_8_fu_956_p4 = {{instr_memory_q0[19:12]}};

assign tmp_9_fu_1367_p3 = add_ln176_fu_1351_p2[32'd28];

assign tmp_fu_920_p4 = {{instr_memory_q0[31:12]}};

assign tmp_s_fu_834_p4 = {{instr_memory_q0[11:7]}};

assign trunc_ln120_1_fu_1284_p1 = imm_8_fu_1080_p3[28:0];

assign trunc_ln120_2_fu_1288_p1 = source1_fu_674_p34[1:0];

assign trunc_ln120_3_fu_1292_p1 = imm_8_fu_1080_p3[1:0];

assign trunc_ln120_fu_1280_p1 = source1_fu_674_p34[28:0];

assign trunc_ln131_fu_1505_p1 = data_memory_q0[7:0];

assign trunc_ln152_fu_1422_p1 = data_memory_q0[7:0];

assign trunc_ln176_1_fu_1347_p1 = imm_8_fu_1080_p3[28:0];

assign trunc_ln176_2_fu_1564_p1 = source1_reg_1900[1:0];

assign trunc_ln176_3_fu_1567_p1 = imm_8_reg_1916[1:0];

assign trunc_ln176_fu_1343_p1 = source1_fu_674_p34[28:0];

assign trunc_ln187_fu_1608_p1 = result_19_reg_1907[7:0];

assign trunc_ln198_fu_1592_p1 = result_19_reg_1907[15:0];

assign trunc_ln200_fu_1576_p1 = result_19_reg_1907[15:0];

assign trunc_ln25_fu_465_p1 = ap_sig_allocacmp_pc[1:0];

assign write_addr_fu_1357_p4 = {{add_ln176_fu_1351_p2[17:2]}};

assign zext_ln127_fu_1332_p1 = mem_pos_fu_1302_p4;

assign zext_ln156_fu_1476_p1 = result_8_fu_1468_p3;

assign zext_ln163_fu_1407_p1 = result_17_fu_1403_p1;

assign zext_ln165_fu_1398_p1 = grp_fu_436_p4;

assign zext_ln183_fu_1381_p1 = write_addr_fu_1357_p4;

assign zext_ln29_fu_485_p1 = lshr_ln_fu_475_p4;

endmodule //processor_do_process
