Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 88e814922d99427aba8b182526c89bee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 1. Module Debounce_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 7. Module Filter(wd=16,n=65535,bound=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 41. Module Edge_Detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 50. Module dff_resetless doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 1. Module Debounce_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 7. Module Filter(wd=16,n=65535,bound=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 41. Module Edge_Detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nehmy/Downloads/16bit files/Button_Debounce.v" Line 50. Module dff_resetless doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Filter(wd=16,n=65535,bound=64000...
Compiling module xil_defaultlib.dff_resetless
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.Debounce_Top
Compiling module xil_defaultlib.pulser
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
