v 20040111 1
L 300 900 600 700 3 0 0 0 -1 -1
L 300 100 600 300 3 0 0 0 -1 -1
L 300 100 300 900 3 0 0 0 -1 -1
P 600 500 900 500 1 0 1
{
T 600 500 5 8 0 0 0 0 1
pinnumber=Z
T 600 500 5 8 0 0 0 0 1
pinseq=1
T 600 500 5 8 0 0 0 0 1
pintype=OUT
}
P 300 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=A
T 300 300 5 8 0 0 0 0 1
pinseq=2
T 300 300 5 8 0 0 0 0 1
pintype=IN
}
P 300 700 0 700 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=B
T 300 500 5 8 0 0 0 0 1
pinseq=3
T 300 500 5 8 0 0 0 0 1
pintype=IN
}
T 400 -100 5 10 1 1 0 2 1
refdes=U?
T 400 100 5 8 0 0 0 0 1
device=and2
T 400 200 5 8 0 0 0 0 1
VERILOG_PORTS=POSITIONAL
L 600 700 600 300 3 0 0 0 -1 -1
P 0 0 300 0 1 0 0
{
T 0 0 5 10 0 1 0 0 1
pinnumber=S
T 0 0 5 10 0 1 0 0 1
pintype=IN
T 0 0 5 10 0 1 0 0 1
pinseq=3
}
L 300 0 500 0 3 0 0 0 -1 -1
L 500 0 500 200 3 0 0 0 -1 -1
