// Seed: 1145236070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1;
  wire id_6;
  ;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output supply1 id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4,
      id_6
  );
  output wire id_2;
  output wire id_1;
  wire id_10;
  wor  id_11;
  assign id_11 = 1;
  final begin : LABEL_0
    @(negedge id_5++);
  end
endmodule
