```
 ______           __ _______               __   __
|   __ \.-----.--|  |     __|.--.--.-----.|  |_|  |--.
|      <|  -__|  _  |__     ||  |  |     ||   _|     |
|___|__||_____|_____|_______||___  |__|__||____|__|__|
                             |_____|
```
![license](https://img.shields.io/badge/License-Apache_2.0-blue.svg)
![version](https://img.shields.io/badge/Version-0.0.1-darkred.svg)

Generate redstone circuits from Verilog.

## References
* http://www.csit-sun.pub.ro/~cpop/VerilogHDL_Tools/synver.pdf
