<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<rzone xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="0.2.0" xs:noNamespaceSchemaLocation="AMC_rzone.xsd">

  <device Dname="STM32H7-1M" Dvendor="STMicroelectronics:13" info="ARM Cortex-M7, 1 MB RAM, 1 MB FLASH">
    <package info="STMicroelectronics STM32H7 Series Device Support" name="STM32H7xx_DFP" url="http://www.st.com/" vendor="STMicroelectronics" version="0.0.1-dev1"/>
    <processor Dclock="480000000" Dcore="ARM Cortex-M7" DcoreVersion="r1p1" Ddsp="DSP" Dendian="Little-endian" Dfpu="DP_FPU" Dmpu="MPU" DnumInterrupts="149"  DnumMpuRegions="16" SubRegions="8" Pname="CM7"/>
    <processor Dclock="240000000" Dcore="ARM Cortex-M4" DcoreVersion="r0p1" Ddsp="DSP" Dendian="Little-endian" Dfpu="SP_FPU" Dmpu="MPU" DnumInterrupts="149"  DnumMpuRegions="8" SubRegions="8" Pname="CM4"/>
  </device>

  <resources>

    <memories>
      <memory access="rwx" info="ITCM memory" name="RAM_ITCM" size="0x00010000" start="0x00000000" type="RAM" Pname="CM7"/>
      <memory access="rx" info="Flash memory Bank1" name="Flash Bank1" size="0x00080000" start="0x08000000" type="ROM"/>
      <memory access="rx" info="Flash memory Bank2" name="Flash Bank2" size="0x00080000" start="0x08100000" type="ROM"/>
      <memory access="rwx" info="AHB SRAM1 Code" name="RAM1_AHB_C" size="0x00020000" start="0x10000000" type="RAM"/>
      <memory access="rwx" info="AHB SRAM2 Code" name="RAM2_AHB_C" size="0x00020000" start="0x10020000" type="RAM"/>
      <memory access="rwx" info="AHB SRAM3 Code" name="RAM3_AHB_C" size="0x00008000" start="0x10040000" type="RAM"/>

      <memory access="rwx" info="DTCM memory" name="RAM_DTCM" size="0x00020000" start="0x20000000" type="RAM" Pname="CM7" notification= "Not accessible by DMA"/>
      <memory access="rwx" info="AXI SRAM" name="RAM_AXI" size="0x00080000" start="0x24000000" type="RAM"/>
      <memory access="rwx" info="AHB SRAM1" name="RAM1_AHB" size="0x00020000" start="0x30000000" type="RAM"/>
      <memory access="rwx" info="AHB SRAM2" name="RAM2_AHB" size="0x00020000" start="0x30020000" type="RAM"/>
      <memory access="rwx" info="AHB SRAM3" name="RAM3_AHB" size="0x00008000" start="0x30040000" type="RAM"/>  
      <memory access="rwx" info="AHB SRAM Domain 4" name="RAM_AHB_D4" size="0x00010000" start="0x38000000" type="RAM"/>       
      <memory access="rwx" info="Backup SRAM" name="BKPSRAM" size="0x00001000" start="0x38800000" type="RAM"/>

      <provisioning info="FMC Bank1" name="FMC NOR Bank1" size="0x10000000" start="0x60000000"/>
      <provisioning info="FMC Bank3" name="FMC NAND Bank3" size="0x10000000" start="0x80000000"/>
      <provisioning info="QuadSPI" name="QuadSPI" size="0x10000000" start="0x90000000"/>

      <provisioning info="FMC SDRAM Bank1" name="FMC SDRAM Bank1" size="0x10000000" start="0xC0000000"/>
      <provisioning info="FMC SDRAM Bank2" name="FMC SDRAM Bank2" size="0x04000000" start="0xD0000000"/>
    </memories>

   </resources>

</rzone>
