// Seed: 1926523983
module module_0 (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    input wor id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6,
    input wor id_7,
    input uwire id_8,
    output wor id_9,
    output tri id_10,
    output wire id_11,
    output wire id_12,
    output supply0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    output wor id_16,
    input wand id_17,
    input supply1 id_18,
    input tri id_19,
    input supply1 id_20,
    output tri id_21,
    input tri1 id_22,
    output tri0 id_23
);
endmodule
module module_1 #(
    parameter id_10 = 32'd65,
    parameter id_16 = 32'd86
) (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri1 _id_10,
    input tri1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output wand id_14,
    output tri0 id_15,
    output uwire _id_16
);
  module_0 modCall_1 (
      id_8,
      id_15,
      id_15,
      id_4,
      id_9,
      id_4,
      id_15,
      id_4,
      id_1,
      id_15,
      id_14,
      id_3,
      id_3,
      id_15,
      id_15,
      id_1,
      id_14,
      id_13,
      id_4,
      id_7,
      id_11,
      id_15,
      id_11,
      id_3
  );
  assign modCall_1.id_15 = 0;
  logic [1 : (  -1  )  &  id_10  &  id_16] id_18;
  ;
  wire id_19;
endmodule
