# Morphle Logic Project

This is a combination of the Morphle Logic asynchronous runtime reconfigurable array with the Caravel project to design a chip for the Skywater 130 nm technology.

Details of each project are in their respective README files:

- [README for Morphle Logic](README_MORPHLE_LOGIC.md)
- [README for Caravel](README_CARAVEL.md)
