#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5fa6a0bc6810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x5fa6a0c07bd0 .param/l "ALU_ADD" 1 3 15, C4<0000>;
P_0x5fa6a0c07c10 .param/l "ALU_AND" 1 3 17, C4<0010>;
P_0x5fa6a0c07c50 .param/l "ALU_OR" 1 3 18, C4<0011>;
P_0x5fa6a0c07c90 .param/l "ALU_SLL" 1 3 20, C4<0101>;
P_0x5fa6a0c07cd0 .param/l "ALU_SLT" 1 3 23, C4<1000>;
P_0x5fa6a0c07d10 .param/l "ALU_SLTU" 1 3 24, C4<1001>;
P_0x5fa6a0c07d50 .param/l "ALU_SRA" 1 3 22, C4<0111>;
P_0x5fa6a0c07d90 .param/l "ALU_SRL" 1 3 21, C4<0110>;
P_0x5fa6a0c07dd0 .param/l "ALU_SUB" 1 3 16, C4<0001>;
P_0x5fa6a0c07e10 .param/l "ALU_XOR" 1 3 19, C4<0100>;
P_0x5fa6a0c07e50 .param/l "BR_BEQ" 1 3 31, C4<001>;
P_0x5fa6a0c07e90 .param/l "BR_BGE" 1 3 34, C4<100>;
P_0x5fa6a0c07ed0 .param/l "BR_BGEU" 1 3 36, C4<110>;
P_0x5fa6a0c07f10 .param/l "BR_BLT" 1 3 33, C4<011>;
P_0x5fa6a0c07f50 .param/l "BR_BLTU" 1 3 35, C4<101>;
P_0x5fa6a0c07f90 .param/l "BR_BNE" 1 3 32, C4<010>;
P_0x5fa6a0c07fd0 .param/l "BR_NONE" 1 3 30, C4<000>;
P_0x5fa6a0c08010 .param/l "F3_ADD_SUB" 1 3 67, C4<000>;
P_0x5fa6a0c08050 .param/l "F3_AND" 1 3 74, C4<111>;
P_0x5fa6a0c08090 .param/l "F3_OR" 1 3 73, C4<110>;
P_0x5fa6a0c080d0 .param/l "F3_SLL" 1 3 68, C4<001>;
P_0x5fa6a0c08110 .param/l "F3_SLT" 1 3 69, C4<010>;
P_0x5fa6a0c08150 .param/l "F3_SLTU" 1 3 70, C4<011>;
P_0x5fa6a0c08190 .param/l "F3_SRL_SRA" 1 3 72, C4<101>;
P_0x5fa6a0c081d0 .param/l "F3_XOR" 1 3 71, C4<100>;
P_0x5fa6a0c08210 .param/l "MULDIV_DIV" 1 3 43, C4<001>;
P_0x5fa6a0c08250 .param/l "MULDIV_DIVU" 1 3 44, C4<010>;
P_0x5fa6a0c08290 .param/l "MULDIV_MUL" 1 3 42, C4<000>;
P_0x5fa6a0c082d0 .param/l "MULDIV_REM" 1 3 45, C4<011>;
P_0x5fa6a0c08310 .param/l "MULDIV_REMU" 1 3 46, C4<100>;
P_0x5fa6a0c08350 .param/l "OPCODE_AUIPC" 1 3 60, C4<0010111>;
P_0x5fa6a0c08390 .param/l "OPCODE_BRANCH" 1 3 56, C4<1100011>;
P_0x5fa6a0c083d0 .param/l "OPCODE_JAL" 1 3 58, C4<1101111>;
P_0x5fa6a0c08410 .param/l "OPCODE_JALR" 1 3 57, C4<1100111>;
P_0x5fa6a0c08450 .param/l "OPCODE_LOAD" 1 3 54, C4<0000011>;
P_0x5fa6a0c08490 .param/l "OPCODE_LUI" 1 3 59, C4<0110111>;
P_0x5fa6a0c084d0 .param/l "OPCODE_OP" 1 3 52, C4<0110011>;
P_0x5fa6a0c08510 .param/l "OPCODE_OP_IMM" 1 3 53, C4<0010011>;
P_0x5fa6a0c08550 .param/l "OPCODE_STORE" 1 3 55, C4<0100011>;
P_0x5fa6a0c08590 .param/l "OPCODE_SYSTEM" 1 3 61, C4<1110011>;
S_0x5fa6a0bc60f0 .scope module, "butterfly_core" "butterfly_core" 4 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n_i";
    .port_info 2 /OUTPUT 32 "imem_addr_o";
    .port_info 3 /INPUT 32 "imem_rdata_i";
    .port_info 4 /OUTPUT 1 "dmem_valid_o";
    .port_info 5 /OUTPUT 1 "dmem_we_o";
    .port_info 6 /OUTPUT 32 "dmem_addr_o";
    .port_info 7 /OUTPUT 32 "dmem_wdata_o";
    .port_info 8 /OUTPUT 4 "dmem_wstrb_o";
    .port_info 9 /INPUT 32 "dmem_rdata_i";
    .port_info 10 /INPUT 1 "dmem_ready_i";
L_0x5fa6a0c05ee0 .functor BUFZ 32, v0x5fa6a0c29560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa6a0c07150 .functor BUFZ 1, v0x5fa6a0c28e30_0, C4<0>, C4<0>, C4<0>;
L_0x5fa6a0bd20f0 .functor BUFZ 1, v0x5fa6a0c28e30_0, C4<0>, C4<0>, C4<0>;
L_0x5fa6a0c3a700 .functor BUFZ 32, v0x5fa6a0c28d50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa6a0c3a7d0 .functor BUFZ 32, v0x5fa6a0c28ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7569f9756018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5fa6a0c283c0_0 .net/2u *"_ivl_0", 31 0, L_0x7569f9756018;  1 drivers
v0x5fa6a0c284c0_0 .net "alu_op", 3 0, v0x5fa6a0c26280_0;  1 drivers
v0x5fa6a0c28580_0 .net "alu_result", 31 0, v0x5fa6a0c06660_0;  1 drivers
o0x7569f979f6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa6a0c28620_0 .net "clk_i", 0 0, o0x7569f979f6d8;  0 drivers
v0x5fa6a0c286f0_0 .net "dmem_addr_o", 31 0, L_0x5fa6a0c3a700;  1 drivers
o0x7569f97a0038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa6a0c287e0_0 .net "dmem_rdata_i", 31 0, o0x7569f97a0038;  0 drivers
o0x7569f97a0068 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa6a0c288c0_0 .net "dmem_ready_i", 0 0, o0x7569f97a0068;  0 drivers
v0x5fa6a0c28980_0 .net "dmem_valid_o", 0 0, L_0x5fa6a0c07150;  1 drivers
v0x5fa6a0c28a40_0 .net "dmem_wdata_o", 31 0, L_0x5fa6a0c3a7d0;  1 drivers
v0x5fa6a0c28bb0_0 .net "dmem_we_o", 0 0, L_0x5fa6a0bd20f0;  1 drivers
L_0x7569f9756180 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5fa6a0c28c70_0 .net "dmem_wstrb_o", 3 0, L_0x7569f9756180;  1 drivers
v0x5fa6a0c28d50_0 .var "ex_mem_addr", 31 0;
v0x5fa6a0c28e30_0 .var "ex_mem_mem_we", 0 0;
v0x5fa6a0c28ef0_0 .var "ex_mem_wdata", 31 0;
v0x5fa6a0c28fd0_0 .var "if_id_instr", 31 0;
v0x5fa6a0c29090_0 .net "imem_addr_o", 31 0, L_0x5fa6a0c05ee0;  1 drivers
o0x7569f97a0218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa6a0c29150_0 .net "imem_rdata_i", 31 0, o0x7569f97a0218;  0 drivers
v0x5fa6a0c29340_0 .net "imm", 31 0, v0x5fa6a0c266d0_0;  1 drivers
v0x5fa6a0c29400_0 .net "mem_we", 0 0, v0x5fa6a0c269d0_0;  1 drivers
v0x5fa6a0c294a0_0 .net "pc_d", 31 0, L_0x5fa6a0c39e10;  1 drivers
v0x5fa6a0c29560_0 .var "pc_q", 31 0;
v0x5fa6a0c29640_0 .net "rd", 4 0, L_0x5fa6a0c3a380;  1 drivers
v0x5fa6a0c29730_0 .net "reg_we", 0 0, v0x5fa6a0c26c50_0;  1 drivers
v0x5fa6a0c29800_0 .net "rs1", 4 0, L_0x5fa6a0c3a210;  1 drivers
v0x5fa6a0c298f0_0 .net "rs1_data", 31 0, v0x5fa6a0c27f50_0;  1 drivers
v0x5fa6a0c299e0_0 .net "rs2", 4 0, L_0x5fa6a0c3a2e0;  1 drivers
v0x5fa6a0c29af0_0 .net "rs2_data", 31 0, v0x5fa6a0c28120_0;  1 drivers
o0x7569f979fdf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa6a0c29bb0_0 .net "rst_n_i", 0 0, o0x7569f979fdf8;  0 drivers
L_0x5fa6a0c39e10 .arith/sum 32, v0x5fa6a0c29560_0, L_0x7569f9756018;
S_0x5fa6a0c01fe0 .scope module, "u_alu" "alu" 4 103, 5 12 0, S_0x5fa6a0bc60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_a_i";
    .port_info 1 /INPUT 32 "operand_b_i";
    .port_info 2 /INPUT 4 "alu_op_i";
    .port_info 3 /OUTPUT 32 "alu_result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0x7569f9756138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa6a0c06000_0 .net/2u *"_ivl_0", 31 0, L_0x7569f9756138;  1 drivers
v0x5fa6a0c060a0_0 .net "alu_op_i", 3 0, v0x5fa6a0c26280_0;  alias, 1 drivers
v0x5fa6a0c06660_0 .var "alu_result_o", 31 0;
v0x5fa6a0c06730_0 .net "operand_a_i", 31 0, v0x5fa6a0c27f50_0;  alias, 1 drivers
v0x5fa6a0c07270_0 .net "operand_b_i", 31 0, v0x5fa6a0c266d0_0;  alias, 1 drivers
v0x5fa6a0c07340_0 .net "zero_o", 0 0, L_0x5fa6a0c3a540;  1 drivers
E_0x5fa6a0be78a0 .event edge, v0x5fa6a0c060a0_0, v0x5fa6a0c06730_0, v0x5fa6a0c07270_0, v0x5fa6a0c07270_0;
L_0x5fa6a0c3a540 .cmp/eq 32, v0x5fa6a0c06660_0, L_0x7569f9756138;
S_0x5fa6a0c25eb0 .scope module, "u_decoder" "decoder" 4 66, 6 14 0, S_0x5fa6a0bc60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 5 "rs1_addr_o";
    .port_info 2 /OUTPUT 5 "rs2_addr_o";
    .port_info 3 /OUTPUT 5 "rd_addr_o";
    .port_info 4 /OUTPUT 32 "imm_o";
    .port_info 5 /OUTPUT 1 "reg_write_o";
    .port_info 6 /OUTPUT 1 "mem_read_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /OUTPUT 1 "branch_o";
    .port_info 9 /OUTPUT 1 "jump_o";
    .port_info 10 /OUTPUT 4 "alu_op_o";
    .port_info 11 /OUTPUT 3 "branch_type_o";
v0x5fa6a0c26280_0 .var "alu_op_o", 3 0;
v0x5fa6a0c26360_0 .var "branch_o", 0 0;
v0x5fa6a0c26400_0 .var "branch_type_o", 2 0;
v0x5fa6a0c264c0_0 .net "funct3", 2 0, L_0x5fa6a0c3a0a0;  1 drivers
v0x5fa6a0c265a0_0 .net "funct7", 6 0, L_0x5fa6a0c3a140;  1 drivers
v0x5fa6a0c266d0_0 .var "imm_o", 31 0;
v0x5fa6a0c26790_0 .net "instr_i", 31 0, v0x5fa6a0c28fd0_0;  1 drivers
v0x5fa6a0c26850_0 .var "jump_o", 0 0;
v0x5fa6a0c26910_0 .var "mem_read_o", 0 0;
v0x5fa6a0c269d0_0 .var "mem_write_o", 0 0;
v0x5fa6a0c26a90_0 .net "opcode", 6 0, L_0x5fa6a0c39fb0;  1 drivers
v0x5fa6a0c26b70_0 .net "rd_addr_o", 4 0, L_0x5fa6a0c3a380;  alias, 1 drivers
v0x5fa6a0c26c50_0 .var "reg_write_o", 0 0;
v0x5fa6a0c26d10_0 .net "rs1_addr_o", 4 0, L_0x5fa6a0c3a210;  alias, 1 drivers
v0x5fa6a0c26df0_0 .net "rs2_addr_o", 4 0, L_0x5fa6a0c3a2e0;  alias, 1 drivers
E_0x5fa6a0be8420 .event edge, v0x5fa6a0c26a90_0, v0x5fa6a0c264c0_0, v0x5fa6a0c265a0_0, v0x5fa6a0c26790_0;
E_0x5fa6a0bb7050/0 .event edge, v0x5fa6a0c26a90_0, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0;
E_0x5fa6a0bb7050/1 .event edge, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0;
E_0x5fa6a0bb7050/2 .event edge, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0, v0x5fa6a0c26790_0;
E_0x5fa6a0bb7050 .event/or E_0x5fa6a0bb7050/0, E_0x5fa6a0bb7050/1, E_0x5fa6a0bb7050/2;
L_0x5fa6a0c39fb0 .part v0x5fa6a0c28fd0_0, 0, 7;
L_0x5fa6a0c3a0a0 .part v0x5fa6a0c28fd0_0, 12, 3;
L_0x5fa6a0c3a140 .part v0x5fa6a0c28fd0_0, 25, 7;
L_0x5fa6a0c3a210 .part v0x5fa6a0c28fd0_0, 15, 5;
L_0x5fa6a0c3a2e0 .part v0x5fa6a0c28fd0_0, 20, 5;
L_0x5fa6a0c3a380 .part v0x5fa6a0c28fd0_0, 7, 5;
S_0x5fa6a0c27050 .scope module, "u_regfile" "regfile" 4 86, 7 14 0, S_0x5fa6a0bc60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n_i";
    .port_info 2 /INPUT 5 "rs1_addr_i";
    .port_info 3 /OUTPUT 32 "rs1_data_o";
    .port_info 4 /INPUT 5 "rs2_addr_i";
    .port_info 5 /OUTPUT 32 "rs2_data_o";
    .port_info 6 /INPUT 1 "rd_we_i";
    .port_info 7 /INPUT 5 "rd_addr_i";
    .port_info 8 /INPUT 32 "rd_data_i";
v0x5fa6a0c27450_0 .net "clk_i", 0 0, o0x7569f979f6d8;  alias, 0 drivers
v0x5fa6a0c27530_0 .var/i "i", 31 0;
L_0x7569f97560a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5fa6a0c27610_0 .net "rd_addr_i", 4 0, L_0x7569f97560a8;  1 drivers
L_0x7569f97560f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa6a0c276d0_0 .net "rd_data_i", 31 0, L_0x7569f97560f0;  1 drivers
L_0x7569f9756060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fa6a0c277b0_0 .net "rd_we_i", 0 0, L_0x7569f9756060;  1 drivers
v0x5fa6a0c278c0 .array "reg_array", 0 31, 31 0;
v0x5fa6a0c27e90_0 .net "rs1_addr_i", 4 0, L_0x5fa6a0c3a210;  alias, 1 drivers
v0x5fa6a0c27f50_0 .var "rs1_data_o", 31 0;
v0x5fa6a0c27ff0_0 .net "rs2_addr_i", 4 0, L_0x5fa6a0c3a2e0;  alias, 1 drivers
v0x5fa6a0c28120_0 .var "rs2_data_o", 31 0;
v0x5fa6a0c281e0_0 .net "rst_n_i", 0 0, o0x7569f979fdf8;  alias, 0 drivers
v0x5fa6a0c278c0_0 .array/port v0x5fa6a0c278c0, 0;
v0x5fa6a0c278c0_1 .array/port v0x5fa6a0c278c0, 1;
v0x5fa6a0c278c0_2 .array/port v0x5fa6a0c278c0, 2;
E_0x5fa6a0c06ac0/0 .event edge, v0x5fa6a0c26d10_0, v0x5fa6a0c278c0_0, v0x5fa6a0c278c0_1, v0x5fa6a0c278c0_2;
v0x5fa6a0c278c0_3 .array/port v0x5fa6a0c278c0, 3;
v0x5fa6a0c278c0_4 .array/port v0x5fa6a0c278c0, 4;
v0x5fa6a0c278c0_5 .array/port v0x5fa6a0c278c0, 5;
v0x5fa6a0c278c0_6 .array/port v0x5fa6a0c278c0, 6;
E_0x5fa6a0c06ac0/1 .event edge, v0x5fa6a0c278c0_3, v0x5fa6a0c278c0_4, v0x5fa6a0c278c0_5, v0x5fa6a0c278c0_6;
v0x5fa6a0c278c0_7 .array/port v0x5fa6a0c278c0, 7;
v0x5fa6a0c278c0_8 .array/port v0x5fa6a0c278c0, 8;
v0x5fa6a0c278c0_9 .array/port v0x5fa6a0c278c0, 9;
v0x5fa6a0c278c0_10 .array/port v0x5fa6a0c278c0, 10;
E_0x5fa6a0c06ac0/2 .event edge, v0x5fa6a0c278c0_7, v0x5fa6a0c278c0_8, v0x5fa6a0c278c0_9, v0x5fa6a0c278c0_10;
v0x5fa6a0c278c0_11 .array/port v0x5fa6a0c278c0, 11;
v0x5fa6a0c278c0_12 .array/port v0x5fa6a0c278c0, 12;
v0x5fa6a0c278c0_13 .array/port v0x5fa6a0c278c0, 13;
v0x5fa6a0c278c0_14 .array/port v0x5fa6a0c278c0, 14;
E_0x5fa6a0c06ac0/3 .event edge, v0x5fa6a0c278c0_11, v0x5fa6a0c278c0_12, v0x5fa6a0c278c0_13, v0x5fa6a0c278c0_14;
v0x5fa6a0c278c0_15 .array/port v0x5fa6a0c278c0, 15;
v0x5fa6a0c278c0_16 .array/port v0x5fa6a0c278c0, 16;
v0x5fa6a0c278c0_17 .array/port v0x5fa6a0c278c0, 17;
v0x5fa6a0c278c0_18 .array/port v0x5fa6a0c278c0, 18;
E_0x5fa6a0c06ac0/4 .event edge, v0x5fa6a0c278c0_15, v0x5fa6a0c278c0_16, v0x5fa6a0c278c0_17, v0x5fa6a0c278c0_18;
v0x5fa6a0c278c0_19 .array/port v0x5fa6a0c278c0, 19;
v0x5fa6a0c278c0_20 .array/port v0x5fa6a0c278c0, 20;
v0x5fa6a0c278c0_21 .array/port v0x5fa6a0c278c0, 21;
v0x5fa6a0c278c0_22 .array/port v0x5fa6a0c278c0, 22;
E_0x5fa6a0c06ac0/5 .event edge, v0x5fa6a0c278c0_19, v0x5fa6a0c278c0_20, v0x5fa6a0c278c0_21, v0x5fa6a0c278c0_22;
v0x5fa6a0c278c0_23 .array/port v0x5fa6a0c278c0, 23;
v0x5fa6a0c278c0_24 .array/port v0x5fa6a0c278c0, 24;
v0x5fa6a0c278c0_25 .array/port v0x5fa6a0c278c0, 25;
v0x5fa6a0c278c0_26 .array/port v0x5fa6a0c278c0, 26;
E_0x5fa6a0c06ac0/6 .event edge, v0x5fa6a0c278c0_23, v0x5fa6a0c278c0_24, v0x5fa6a0c278c0_25, v0x5fa6a0c278c0_26;
v0x5fa6a0c278c0_27 .array/port v0x5fa6a0c278c0, 27;
v0x5fa6a0c278c0_28 .array/port v0x5fa6a0c278c0, 28;
v0x5fa6a0c278c0_29 .array/port v0x5fa6a0c278c0, 29;
v0x5fa6a0c278c0_30 .array/port v0x5fa6a0c278c0, 30;
E_0x5fa6a0c06ac0/7 .event edge, v0x5fa6a0c278c0_27, v0x5fa6a0c278c0_28, v0x5fa6a0c278c0_29, v0x5fa6a0c278c0_30;
v0x5fa6a0c278c0_31 .array/port v0x5fa6a0c278c0, 31;
E_0x5fa6a0c06ac0/8 .event edge, v0x5fa6a0c278c0_31, v0x5fa6a0c26df0_0;
E_0x5fa6a0c06ac0 .event/or E_0x5fa6a0c06ac0/0, E_0x5fa6a0c06ac0/1, E_0x5fa6a0c06ac0/2, E_0x5fa6a0c06ac0/3, E_0x5fa6a0c06ac0/4, E_0x5fa6a0c06ac0/5, E_0x5fa6a0c06ac0/6, E_0x5fa6a0c06ac0/7, E_0x5fa6a0c06ac0/8;
E_0x5fa6a0c06c40/0 .event negedge, v0x5fa6a0c281e0_0;
E_0x5fa6a0c06c40/1 .event posedge, v0x5fa6a0c27450_0;
E_0x5fa6a0c06c40 .event/or E_0x5fa6a0c06c40/0, E_0x5fa6a0c06c40/1;
    .scope S_0x5fa6a0c25eb0;
T_0 ;
Ewait_0 .event/or E_0x5fa6a0bb7050, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %load/vec4 v0x5fa6a0c26a90_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5fa6a0c266d0_0, 0, 32;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5fa6a0c25eb0;
T_1 ;
Ewait_1 .event/or E_0x5fa6a0be8420, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa6a0c26c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa6a0c26910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa6a0c269d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa6a0c26360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa6a0c26850_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %load/vec4 v0x5fa6a0c26a90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26c50_0, 0, 1;
    %load/vec4 v0x5fa6a0c264c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.9 ;
    %load/vec4 v0x5fa6a0c265a0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v0x5fa6a0c265a0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26c50_0, 0, 1;
    %load/vec4 v0x5fa6a0c264c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.28 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.29 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.30 ;
    %load/vec4 v0x5fa6a0c26790_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_1.33, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_1.34, 8;
T_1.33 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_1.34, 8;
 ; End of false expr.
    %blend;
T_1.34;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.32;
T_1.32 ;
    %pop/vec4 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26910_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c269d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26360_0, 0, 1;
    %load/vec4 v0x5fa6a0c264c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %jmp T_1.42;
T_1.35 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %jmp T_1.42;
T_1.36 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %jmp T_1.42;
T_1.37 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %jmp T_1.42;
T_1.38 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %jmp T_1.42;
T_1.39 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %jmp T_1.42;
T_1.40 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5fa6a0c26400_0, 0, 3;
    %jmp T_1.42;
T_1.42 ;
    %pop/vec4 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26c50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa6a0c26c50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fa6a0c26280_0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5fa6a0c27050;
T_2 ;
    %wait E_0x5fa6a0c06c40;
    %load/vec4 v0x5fa6a0c281e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa6a0c27530_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5fa6a0c27530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5fa6a0c27530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa6a0c278c0, 0, 4;
    %load/vec4 v0x5fa6a0c27530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa6a0c27530_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5fa6a0c277b0_0;
    %load/vec4 v0x5fa6a0c27610_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5fa6a0c276d0_0;
    %load/vec4 v0x5fa6a0c27610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa6a0c278c0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5fa6a0c27050;
T_3 ;
Ewait_2 .event/or E_0x5fa6a0c06ac0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5fa6a0c27e90_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa6a0c27f50_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5fa6a0c27e90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa6a0c278c0, 4;
    %store/vec4 v0x5fa6a0c27f50_0, 0, 32;
T_3.1 ;
    %load/vec4 v0x5fa6a0c27ff0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa6a0c28120_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5fa6a0c27ff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa6a0c278c0, 4;
    %store/vec4 v0x5fa6a0c28120_0, 0, 32;
T_3.3 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5fa6a0c01fe0;
T_4 ;
Ewait_3 .event/or E_0x5fa6a0be78a0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %load/vec4 v0x5fa6a0c060a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %add;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %sub;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.2 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %and;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %or;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.4 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %xor;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.5 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x5fa6a0c06730_0;
    %load/vec4 v0x5fa6a0c07270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5fa6a0c06660_0, 0, 32;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5fa6a0bc60f0;
T_5 ;
    %wait E_0x5fa6a0c06c40;
    %load/vec4 v0x5fa6a0c29bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa6a0c29560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5fa6a0c294a0_0;
    %assign/vec4 v0x5fa6a0c29560_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5fa6a0bc60f0;
T_6 ;
    %wait E_0x5fa6a0c06c40;
    %load/vec4 v0x5fa6a0c29bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa6a0c28fd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5fa6a0c29150_0;
    %assign/vec4 v0x5fa6a0c28fd0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5fa6a0bc60f0;
T_7 ;
    %wait E_0x5fa6a0c06c40;
    %load/vec4 v0x5fa6a0c29bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa6a0c28d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa6a0c28ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa6a0c28e30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5fa6a0c28580_0;
    %assign/vec4 v0x5fa6a0c28d50_0, 0;
    %load/vec4 v0x5fa6a0c29af0_0;
    %assign/vec4 v0x5fa6a0c28ef0_0, 0;
    %load/vec4 v0x5fa6a0c29400_0;
    %assign/vec4 v0x5fa6a0c28e30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "rtl/butterfly_pkg.sv";
    "rtl/butterfly_core.sv";
    "rtl/alu.sv";
    "rtl/decoder.sv";
    "rtl/regfile.sv";
