{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 14,
    "design__inferred_latch__count": 0,
    "design__instance__count": 963,
    "design__instance__area": 125835,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 20936376,
    "power__switching__total": 0.0001738838036544621,
    "power__leakage__total": 1.0672761163732503e-05,
    "power__total": 20936376,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.352995,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.254309,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2342,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.34026,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.2342,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.94363,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.44809709988643526,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25446520610902457,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6779567099605549,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 0.14717605328804215,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.677957,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.607795,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2518036683768173,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2545834448644912,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.14296897403954326,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.465666962615126,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.142969,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 3.81564,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 5,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.4337324788760635,
    "clock__skew__worst_setup": 0.253302802569367,
    "timing__hold__ws": 0.6705034495185462,
    "timing__setup__ws": 0.10260703688238708,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.670503,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 1.58117,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 560.0 370.0",
    "design__core__bbox": "5.52 10.88 554.3 359.04",
    "design__io": 45,
    "design__die__area": 207200,
    "design__core__area": 191063,
    "design__instance__count__stdcell": 962,
    "design__instance__area__stdcell": 2319.72,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 123515,
    "design__instance__utilization": 0.658604,
    "design__instance__utilization__stdcell": 0.0343419,
    "design__instance__count__class:macro": 1,
    "design__instance__count__class:inverter": 25,
    "design__instance__count__class:sequential_cell": 24,
    "design__instance__count__class:multi_input_combinational_cell": 15,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 4708,
    "design__instance__count__class:tap_cell": 739,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 43,
    "design__io__hpwl": 3175223,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 6904.15,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 45,
    "design__instance__count__class:clock_buffer": 3,
    "design__instance__count__class:clock_inverter": 1,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "design__instance__count__class:antenna_cell": 110,
    "antenna_diodes_count": 4,
    "route__net": 155,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 43,
    "route__wirelength__iter:1": 6974,
    "route__drc_errors__iter:2": 8,
    "route__wirelength__iter:2": 6964,
    "route__drc_errors__iter:3": 9,
    "route__wirelength__iter:3": 6971,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 6973,
    "route__drc_errors": 0,
    "route__wirelength": 6973,
    "route__vias": 844,
    "route__vias__singlecut": 844,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 694.65,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 34,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 24,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 34,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 24,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2513319346003125,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25329503100797485,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.36412046630700623,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.1136302195610421,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.36412,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 3.293946,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 34,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 24,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.4337324788760635,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.253302802569367,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.6705034495185462,
    "timing__setup__ws__corner:min_ss_100C_1v60": 0.21017210788836796,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.670503,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.633855,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25132549530658754,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25327959890749613,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13534462822460122,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 1.4951181826892024,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.135345,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 3.828114,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 34,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 24,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2529644620930436,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.257350953387396,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3826327141212268,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.0468998186894727,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.382633,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 3.260518,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 34,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 24,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.45557833794945574,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25669286867093755,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.6850817884672027,
    "timing__setup__ws__corner:max_ss_100C_1v60": 0.10260703688238708,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.685082,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.58117,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25293587384935096,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2572690189258614,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14842039128923432,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 1.4401202860067819,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.14842,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 3.802423,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 34,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 24,
    "timing__unannotated_net__count": 2,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79914,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.79999,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000856387,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000954258,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.63624e-05,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000954258,
    "design_powergrid__voltage__worst": 0.000954258,
    "design_powergrid__voltage__worst__net:vccd1": 1.79914,
    "design_powergrid__drop__worst": 0.000954258,
    "design_powergrid__drop__worst__net:vccd1": 0.000856387,
    "design_powergrid__voltage__worst__net:vssd1": 0.000954258,
    "design_powergrid__drop__worst__net:vssd1": 0.000954258,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 1.44e-05,
    "ir__drop__worst": 0.000856,
    "design__xor_difference__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}