C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Release\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe 
                    -.\Generated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP INCDIR(.,.\Generated_Source\PSoC3) FF(3) DB WL
                    -(2) PR(.\DP8051\DP8051_Keil_951\Release/cyfitter_cfg.lst) CD OT(8,SIZE) OJ(.\DP8051\DP8051_Keil_951\Release\cyfitter_cfg
                    -.obj)

line level    source

*** MESSAGE C286 IN LINE 0 OF (null): license limits optimization to level 5
   1          /*******************************************************************************
   2          * FILENAME: cyfitter_cfg.c
   3          * PSoC Creator  3.1
   4          *
   5          * Description:
   6          * This file is automatically generated by PSoC Creator with device 
   7          * initialization code.  Except for the user defined sections in
   8          * CyClockStartupError(), this file should not be modified.
   9          *
  10          ********************************************************************************
  11          * Copyright 2013, Cypress Semiconductor Corporation.  All rights reserved.
  12          * You may use this file only in accordance with the license, terms, conditions, 
  13          * disclaimers, and limitations in the end user license agreement accompanying 
  14          * the software package with which this file was provided.
  15          ********************************************************************************/
  16          
  17          #include <string.h>
  18          #include <cytypes.h>
  19          #include <cydevice_trm.h>
  20          #include <cyfitter.h>
  21          #include <CyLib.h>
  22          #include <cyfitter_cfg.h>
  23          
  24          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  25          
  26          
  27          #if defined(__C51__) || defined(__CX51__)
  28                  #define CYPACKED
  29                  #define CYPACKED_ATTR
  30                  #define CYALIGNED
  31                  
  32              #define CY_CFG_UNUSED
  33                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  34          
  35          
  36          
  37                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  38                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  39                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  40          #else
                      #error Unsupported toolchain
              #endif
  43          
  44          
  45          
  46          /* Clock startup error codes                                                   */
  47          #define CYCLOCKSTART_NO_ERROR    0u
  48          #define CYCLOCKSTART_XTAL_ERROR  1u
  49          #define CYCLOCKSTART_32KHZ_ERROR 2u
  50          #define CYCLOCKSTART_PLL_ERROR   3u
  51          
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 2   

  52          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
  53          /*******************************************************************************
  54          * Function Name: CyClockStartupError
  55          ********************************************************************************
  56          * Summary:
  57          *  If an error is encountered during clock configuration (crystal startup error,
  58          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  59          *  the customer, this function will stop in an infinite loop.
  60          *
  61          * Parameters:
  62          *   void
  63          *
  64          * Return:
  65          *   void
  66          *
  67          *******************************************************************************/
  68          CY_CFG_UNUSED
  69          static void CyClockStartupError(uint8 errorCode);
  70          CY_CFG_UNUSED
  71          static void CyClockStartupError(uint8 errorCode)
  72          {
  73   1          /* To remove the compiler warning if errorCode not used.                */
  74   1          errorCode = errorCode;
  75   1      
  76   1          /* `#START CyClockStartupError` */
  77   1      
  78   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  79   1          /* we will end up here to allow the customer to implement something to  */
  80   1          /* deal with the clock condition.                                       */
  81   1      
  82   1          /* `#END` */
  83   1      
  84   1          /* If nothing else, stop here since the clocks have not started         */
  85   1          /* correctly.                                                           */
  86   1          while(1) {}
  87   1      }
  88          #endif
  89          
  90          #define cfg_byte_table ((const void CYFAR *)0x080000u)
  91          /* IOPINS0_2 Address: CYREG_PRT2_DM0 Size (bytes): 8 */
  92          #define BS_IOPINS0_2_VAL ((const uint8 CYFAR *)0x000803E8u)
  93          
  94          /* IOPINS0_4 Address: CYREG_PRT4_DM0 Size (bytes): 8 */
  95          #define BS_IOPINS0_4_VAL ((const uint8 CYFAR *)0x000803F0u)
  96          
  97          
  98          /*******************************************************************************
  99          * Function Name: ClockSetup
 100          ********************************************************************************
 101          *
 102          * Summary:
 103          *  Performs the initialization of all of the clocks in the device based on the
 104          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 105          *  clocks and setting the necessary dividers to produce the desired frequency. 
 106          *
 107          * Parameters:
 108          *  void
 109          *
 110          * Return:
 111          *  void
 112          *
 113          *******************************************************************************/
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 3   

 114          static void ClockSetup(void);
 115          static void ClockSetup(void)
 116          {
 117   1              uint32 timeout;
 118   1              uint8 pllLock;
 119   1      
 120   1      
 121   1              /* Configure Digital Clocks based on settings from Clock DWR */
 122   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x0001u);
 123   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x18u);
 124   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0x0007u);
 125   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG1_CFG0 + 0x2u), 0x18u);
 126   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0), 0x0017u);
 127   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG2_CFG0 + 0x2u), 0x18u);
 128   1      
 129   1              /* Configure ILO based on settings from Clock DWR */
 130   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x02u);
 131   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_CR), 0x08u);
 132   1      
 133   1              /* Configure IMO based on settings from Clock DWR */
 134   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x03u);
 135   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_3MHZ)));
 136   1      
 137   1              /* Configure PLL based on settings from Clock DWR */
 138   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0008u);
 139   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 140   1              /* Wait up to 250us for the PLL to lock */
 141   1              pllLock = 0u;
 142   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 143   1              { 
 144   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 145   2                      CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
 146   2              }
 147   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 148   1              if (timeout == 0u)
 149   1              {
 150   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 151   2              }
 152   1      
 153   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 154   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 155   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 156   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
 157   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 158   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 159   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 160   1      
 161   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0x07u
             -)));
 162   1      }
 163          
 164          
 165          /* Analog API Functions */
 166          
 167          
 168          /*******************************************************************************
 169          * Function Name: AnalogSetDefault
 170          ********************************************************************************
 171          *
 172          * Summary:
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 4   

 173          *  Sets up the analog portions of the chip to default values based on chip
 174          *  configuration options from the project.
 175          *
 176          * Parameters:
 177          *  void
 178          *
 179          * Return:
 180          *  void
 181          *
 182          *******************************************************************************/
 183          static void AnalogSetDefault(void);
 184          static void AnalogSetDefault(void)
 185          {
 186   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 187   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 188   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 189   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 190   1      }
 191          
 192          
 193          /*******************************************************************************
 194          * Function Name: SetAnalogRoutingPumps
 195          ********************************************************************************
 196          *
 197          * Summary:
 198          * Enables or disables the analog pumps feeding analog routing switches.
 199          * Intended to be called at startup, based on the Vdda system configuration;
 200          * may be called during operation when the user informs us that the Vdda voltage
 201          * crossed the pump threshold.
 202          *
 203          * Parameters:
 204          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 205          *
 206          * Return:
 207          *  void
 208          *
 209          *******************************************************************************/
 210          void SetAnalogRoutingPumps(uint8 enabled)
 211          {
 212   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 213   1              if (enabled != 0u)
 214   1              {
 215   2                      regValue |= 0x00u;
 216   2              }
 217   1              else
 218   1              {
 219   2                      regValue &= (uint8)~0x00u;
 220   2              }
 221   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 222   1      }
 223          
 224          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 225          
 226          
 227          /*******************************************************************************
 228          * Function Name: cyfitter_cfg
 229          ********************************************************************************
 230          * Summary:
 231          *  This function is called by the start-up code for the selected device. It
 232          *  performs all of the necessary device configuration based on the design
 233          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 234          *  as Clocks and Pins as well as any component configuration that is necessary.
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 5   

 235          *
 236          * Parameters:  
 237          *   void
 238          *
 239          * Return:
 240          *   void
 241          *
 242          *******************************************************************************/
 243          
 244          void cyfitter_cfg(void)
 245          {
 246   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 247   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x05u));
 248   1      
 249   1              {
 250   2      
 251   2                      CYPACKED typedef struct {
 252   2                              void CYFAR *address;
 253   2                              uint16 size;
 254   2                      } CYPACKED_ATTR cfg_memset_t;
 255   2      
 256   2                      static const cfg_memset_t CYCODE cfg_memset_list [] = {
 257   2                              /* address, size */
 258   2                              {(void CYFAR *)(CYREG_TMR0_CFG0), 12u},
 259   2                              {(void CYFAR *)(CYREG_PRT0_DR), 32u},
 260   2                              {(void CYFAR *)(CYREG_PRT3_DR), 16u},
 261   2                              {(void CYFAR *)(CYREG_PRT5_DR), 32u},
 262   2                              {(void CYFAR *)(CYREG_PRT12_DR), 16u},
 263   2                              {(void CYFAR *)(CYREG_PRT15_DR), 16u},
 264   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 4096u},
 265   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048u},
 266   2                              {(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
 267   2                              {(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
 268   2                              {(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
 269   2                      };
 270   2      
 271   2                      uint8 CYDATA i;
 272   2      
 273   2                      /* Zero out critical memory blocks before beginning configuration */
 274   2                      for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
 275   2                      {
 276   3                              const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
 277   3                              CYMEMZERO(ms->address, ms->size);
 278   3                      }
 279   2      
 280   2                      cfg_write_bytes(cfg_byte_table);
 281   2      
 282   2                      /* Enable digital routing */
 283   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 284   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
             -) | 0x02u);
 285   2      
 286   2                      /* Enable UDB array */
 287   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 288   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
             -;
 289   2              }
 290   1      
 291   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 6   

 292   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT2_DM0), (const void CYFAR *)(BS_IOPINS0_2_VAL), 8u);
 293   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT4_DM0), (const void CYFAR *)(BS_IOPINS0_4_VAL), 8u);
 294   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CSR_EN), 0x01u);
 295   1      
 296   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 297   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 298   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 299   1              {
 300   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 301   2              }
 302   1      
 303   1      
 304   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 305   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xF1u : 0xC0u));
 306   1              /* Setup clocks based on selections from Clock DWR */
 307   1              ClockSetup();
 308   1              /* Set Flash Cycles based on newly configured 24.00MHz Bus Clock. */
 309   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xB1u : 0x80u));
 310   1      
 311   1              /* Perform basic analog initialization to defaults */
 312   1              AnalogSetDefault();
 313   1      
 314   1              /* Configure alternate active mode */
 315   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
 316   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
             -~0x02u);        /* Disable CPU */
 317   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 7   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 71
                                           ; SOURCE LINE # 72
                                           ; SOURCE LINE # 74
0000         ?C0001:
                                           ; SOURCE LINE # 86
0000 80FE              SJMP    ?C0001
0002 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 115
                                           ; SOURCE LINE # 116
                                           ; SOURCE LINE # 122
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7D01              MOV     R5,#01H
0008 7C00              MOV     R4,#00H
000A 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 123
000D 904082            MOV     DPTR,#04082H
0010 7418              MOV     A,#018H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 124
0013 7B00              MOV     R3,#00H
0015 7A40              MOV     R2,#040H
0017 7984              MOV     R1,#084H
0019 7D07              MOV     R5,#07H
001B 7C00              MOV     R4,#00H
001D 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 125
0020 904086            MOV     DPTR,#04086H
0023 7418              MOV     A,#018H
0025 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 126
0026 7B00              MOV     R3,#00H
0028 7A40              MOV     R2,#040H
002A 7988              MOV     R1,#088H
002C 7D17              MOV     R5,#017H
002E 7C00              MOV     R4,#00H
0030 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 127
0033 90408A            MOV     DPTR,#0408AH
0036 7418              MOV     A,#018H
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 130
0039 904300            MOV     DPTR,#04300H
003C 7402              MOV     A,#02H
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 131
003F 904000            MOV     DPTR,#04000H
0042 7408              MOV     A,#08H
0044 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 134
0045 904200            MOV     DPTR,#04200H
0048 7403              MOV     A,#03H
004A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 135
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 8   

004B 7B0C              MOV     R3,#0CH
004D 7A01              MOV     R2,#01H
004F 7908              MOV     R1,#08H
0051 120000      E     LCALL   _cyread8
0054 9046A1            MOV     DPTR,#046A1H
0057 EF                MOV     A,R7
0058 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 138
0059 7B00              MOV     R3,#00H
005B 7A42              MOV     R2,#042H
005D 7922              MOV     R1,#022H
005F 7D08              MOV     R5,#08H
0061 7C00              MOV     R4,#00H
0063 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 139
0066 7B00              MOV     R3,#00H
0068 7A42              MOV     R2,#042H
006A 7920              MOV     R1,#020H
006C 7D51              MOV     R5,#051H
006E 7C12              MOV     R4,#012H
0070 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 141
0073 E4                CLR     A
0074 900000      R     MOV     DPTR,#pllLock
0077 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 142
0078 7F19              MOV     R7,#019H
007A FE                MOV     R6,A
007B FD                MOV     R5,A
007C FC                MOV     R4,A
007D 900000      R     MOV     DPTR,#timeout
0080 120000      E     LCALL   ?C?LSTXDATA
0083         ?C0004:
0083 900000      R     MOV     DPTR,#timeout
0086 120000      E     LCALL   ?C?LLDXDATA
0089 D3                SETB    C
008A EF                MOV     A,R7
008B 9400              SUBB    A,#00H
008D EE                MOV     A,R6
008E 9400              SUBB    A,#00H
0090 403B              JC      ?C0005
0092 900000      R     MOV     DPTR,#pllLock
0095 E0                MOVX    A,@DPTR
0096 FF                MOV     R7,A
0097 6403              XRL     A,#03H
0099 6032              JZ      ?C0005
                                           ; SOURCE LINE # 143
                                           ; SOURCE LINE # 144
009B 904225            MOV     DPTR,#04225H
009E E0                MOVX    A,@DPTR
009F 5401              ANL     A,#01H
00A1 FE                MOV     R6,A
00A2 EF                MOV     A,R7
00A3 25E0              ADD     A,ACC
00A5 4E                ORL     A,R6
00A6 5403              ANL     A,#03H
00A8 900000      R     MOV     DPTR,#pllLock
00AB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 145
00AC E4                CLR     A
00AD 7FE0              MOV     R7,#0E0H
00AF 7E01              MOV     R6,#01H
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 9   

00B1 FD                MOV     R5,A
00B2 FC                MOV     R4,A
00B3 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 146
00B6 900000      R     MOV     DPTR,#timeout
00B9 120000      E     LCALL   ?C?LLDXDATA
00BC 74FF              MOV     A,#0FFH
00BE FB                MOV     R3,A
00BF FA                MOV     R2,A
00C0 F9                MOV     R1,A
00C1 F8                MOV     R0,A
00C2 120000      E     LCALL   ?C?LADD
00C5 900000      R     MOV     DPTR,#timeout
00C8 120000      E     LCALL   ?C?LSTXDATA
00CB 80B6              SJMP    ?C0004
00CD         ?C0005:
                                           ; SOURCE LINE # 148
00CD 900000      R     MOV     DPTR,#timeout
00D0 120000      E     LCALL   ?C?LLDXDATA
00D3 EF                MOV     A,R7
00D4 4E                ORL     A,R6
00D5 7005              JNZ     ?C0007
                                           ; SOURCE LINE # 149
                                           ; SOURCE LINE # 150
00D7 7F03              MOV     R7,#03H
00D9 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 151
00DC         ?C0007:
                                           ; SOURCE LINE # 154
00DC 7B00              MOV     R3,#00H
00DE 7A40              MOV     R2,#040H
00E0 7904              MOV     R1,#04H
00E2 7D00              MOV     R5,#00H
00E4 7C01              MOV     R4,#01H
00E6 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 155
00E9 904004            MOV     DPTR,#04004H
00EC 7407              MOV     A,#07H
00EE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 156
00EF 904006            MOV     DPTR,#04006H
00F2 E4                CLR     A
00F3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 157
00F4 904008            MOV     DPTR,#04008H
00F7 7448              MOV     A,#048H
00F9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 158
00FA 904004            MOV     DPTR,#04004H
00FD E4                CLR     A
00FE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 159
00FF 904001            MOV     DPTR,#04001H
0102 7402              MOV     A,#02H
0104 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 161
0105 9043A2            MOV     DPTR,#043A2H
0108 E0                MOVX    A,@DPTR
0109 4407              ORL     A,#07H
010B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 162
010C 22                RET     
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 10  

             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 184
                                           ; SOURCE LINE # 185
                                           ; SOURCE LINE # 186
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
;---- Variable 'bg_xover_inl_trim' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 187
0009 EF                MOV     A,R7
000A 5407              ANL     A,#07H
000C 90586E            MOV     DPTR,#0586EH
000F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 188
0010 EF                MOV     A,R7
0011 C4                SWAP    A
0012 540F              ANL     A,#0FH
0014 A3                INC     DPTR
0015 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 189
0016 905876            MOV     DPTR,#05876H
0019 7444              MOV     A,#044H
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 190
001C 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 210
;---- Variable 'enabled' assigned to Register 'R7' ----
                                           ; SOURCE LINE # 211
                                           ; SOURCE LINE # 212
0000 905876            MOV     DPTR,#05876H
0003 E0                MOVX    A,@DPTR
0004 FE                MOV     R6,A
;---- Variable 'regValue' assigned to Register 'R6' ----
                                           ; SOURCE LINE # 213
0005 EF                MOV     A,R7
0006 6003              JZ      ?C0010
                                           ; SOURCE LINE # 214
                                           ; SOURCE LINE # 215
0008 EE                MOV     A,R6
                                           ; SOURCE LINE # 216
0009 8001              SJMP    ?C0011
000B         ?C0010:
                                           ; SOURCE LINE # 218
                                           ; SOURCE LINE # 219
000B EE                MOV     A,R6
                                           ; SOURCE LINE # 220
000C         ?C0011:
                                           ; SOURCE LINE # 221
000C AF06              MOV     R7,AR6
000E 905876            MOV     DPTR,#05876H
0011 EE                MOV     A,R6
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 222
0013 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 11  

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 244
                                           ; SOURCE LINE # 245
                                           ; SOURCE LINE # 247
0000 7B00              MOV     R3,#00H
0002 7A46              MOV     R2,#046H
0004 79E8              MOV     R1,#0E8H
0006 120000      E     LCALL   _cyread8
0009 EF                MOV     A,R7
000A 4405              ORL     A,#05H
000C FD                MOV     R5,A
000D 7B00              MOV     R3,#00H
000F 7A46              MOV     R2,#046H
0011 79E8              MOV     R1,#0E8H
0013 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 249
                                           ; SOURCE LINE # 274
0016 E4                CLR     A
0017 F500        R     MOV     i,A
0019         ?C0013:
0019 E500        R     MOV     A,i
001B C3                CLR     C
001C 940B              SUBB    A,#0BH
001E 502C              JNC     ?C0014
                                           ; SOURCE LINE # 275
                                           ; SOURCE LINE # 276
0020 E500        R     MOV     A,i
0022 75F005            MOV     B,#05H
0025 A4                MUL     AB
0026 2400        R     ADD     A,#LOW cfg_memset_list
0028 F582              MOV     DPL,A
002A E4                CLR     A
002B 3400        R     ADDC    A,#HIGH cfg_memset_list
002D AF82              MOV     R7,DPL
002F F500        R     MOV     ms,A
0031 8F00        R     MOV     ms+01H,R7
                                           ; SOURCE LINE # 277
0033 F583              MOV     DPH,A
0035 120000      E     LCALL   ?C?PLDCODE
0038 8F82              MOV     DPL,R7
003A 850083      R     MOV     DPH,ms
003D 7403              MOV     A,#03H
003F 93                MOVC    A,@A+DPTR
0040 FC                MOV     R4,A
0041 7404              MOV     A,#04H
0043 93                MOVC    A,@A+DPTR
0044 FD                MOV     R5,A
0045 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 278
0048 0500        R     INC     i
004A 80CD              SJMP    ?C0013
004C         ?C0014:
                                           ; SOURCE LINE # 280
004C 7B08              MOV     R3,#08H
004E 7A00              MOV     R2,#00H
0050 7900              MOV     R1,#00H
0052 120000      E     LCALL   _cfg_write_bytes
                                           ; SOURCE LINE # 283
0055 7B01              MOV     R3,#01H
0057 7A50              MOV     R2,#050H
0059 7903              MOV     R1,#03H
005B 120000      E     LCALL   _cyread8
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 12  

005E EF                MOV     A,R7
005F 4402              ORL     A,#02H
0061 FD                MOV     R5,A
0062 7B01              MOV     R3,#01H
0064 7A50              MOV     R2,#050H
0066 7903              MOV     R1,#03H
0068 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 284
006B 7B01              MOV     R3,#01H
006D 7A50              MOV     R2,#050H
006F 7913              MOV     R1,#013H
0071 120000      E     LCALL   _cyread8
0074 EF                MOV     A,R7
0075 4402              ORL     A,#02H
0077 FD                MOV     R5,A
0078 7B01              MOV     R3,#01H
007A 7A50              MOV     R2,#050H
007C 7913              MOV     R1,#013H
007E 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 287
0081 9043A0            MOV     DPTR,#043A0H
0084 E0                MOVX    A,@DPTR
0085 4440              ORL     A,#040H
0087 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 288
0088 9043C2            MOV     DPTR,#043C2H
008B E0                MOVX    A,@DPTR
008C 4410              ORL     A,#010H
008E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 289
                                           ; SOURCE LINE # 292
008F 7B08              MOV     R3,#08H
0091 7A03              MOV     R2,#03H
0093 79E8              MOV     R1,#0E8H
0095 C003              PUSH    AR3
0097 C002              PUSH    AR2
0099 C001              PUSH    AR1
009B 7B00              MOV     R3,#00H
009D 7A51              MOV     R2,#051H
009F 7922              MOV     R1,#022H
00A1 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00A4 120000      E     LCALL   ?C?PSTXDATA
00A7 D001              POP     AR1
00A9 D002              POP     AR2
00AB D003              POP     AR3
00AD 7F08              MOV     R7,#08H
00AF 7E00              MOV     R6,#00H
00B1 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 293
00B4 7B08              MOV     R3,#08H
00B6 7A03              MOV     R2,#03H
00B8 79F0              MOV     R1,#0F0H
00BA C003              PUSH    AR3
00BC C002              PUSH    AR2
00BE C001              PUSH    AR1
00C0 7B00              MOV     R3,#00H
00C2 7A51              MOV     R2,#051H
00C4 7942              MOV     R1,#042H
00C6 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00C9 120000      E     LCALL   ?C?PSTXDATA
00CC D001              POP     AR1
00CE D002              POP     AR2
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 13  

00D0 D003              POP     AR3
00D2 7F08              MOV     R7,#08H
00D4 7E00              MOV     R6,#00H
00D6 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 294
00D9 9044F4            MOV     DPTR,#044F4H
00DC 7401              MOV     A,#01H
00DE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 297
00DF 904322            MOV     DPTR,#04322H
00E2 E0                MOVX    A,@DPTR
00E3 4408              ORL     A,#08H
00E5 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 298
00E6 9046EC            MOV     DPTR,#046ECH
00E9 E0                MOVX    A,@DPTR
00EA C3                CLR     C
00EB 9405              SUBB    A,#05H
00ED 5006              JNC     ?C0016
                                           ; SOURCE LINE # 299
                                           ; SOURCE LINE # 300
00EF 904689            MOV     DPTR,#04689H
00F2 743A              MOV     A,#03AH
00F4 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 301
00F5         ?C0016:
                                           ; SOURCE LINE # 305
00F5 904800            MOV     DPTR,#04800H
00F8 74F1              MOV     A,#0F1H
00FA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 307
00FB 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 309
00FE 904800            MOV     DPTR,#04800H
0101 74B1              MOV     A,#0B1H
0103 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 312
0104 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 315
0107 7B00              MOV     R3,#00H
0109 7A43              MOV     R2,#043H
010B 79A0              MOV     R1,#0A0H
010D C001              PUSH    AR1
010F 79B0              MOV     R1,#0B0H
0111 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0114 120000      E     LCALL   ?C?PSTXDATA
0117 D001              POP     AR1
0119 7F0E              MOV     R7,#0EH
011B 7E00              MOV     R6,#00H
011D 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 316
0120 9043B0            MOV     DPTR,#043B0H
0123 E0                MOVX    A,@DPTR
0124 54FD              ANL     A,#0FDH
0126 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 317
0127 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
C51 COMPILER V9.51   CYFITTER_CFG                                                          03/26/2015 19:53:22 PAGE 14  

   CODE SIZE        =    617    ----
   CONSTANT SIZE    =     55    ----
   XDATA SIZE       =   ----       5
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       3
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
