
*** Running vivado
    with args -log system_User_DMA_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_User_DMA_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_User_DMA_0_0.tcl -notrace
Command: synth_design -top system_User_DMA_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 452.918 ; gain = 94.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_User_DMA_0_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_User_DMA_0_0/synth/system_User_DMA_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'User_DMA_v1_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:4]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_FULL_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_FULL_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_FULL_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_FULL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_FULL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_FULL_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_FULL_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_FULL_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_FULL_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_FULL_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'User_DMA_v1_0_S_AXI_LITE' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_S_AXI_LITE.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_S_AXI_LITE.v:229]
INFO: [Synth 8-226] default block is never used [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_S_AXI_LITE.v:370]
INFO: [Synth 8-6155] done synthesizing module 'User_DMA_v1_0_S_AXI_LITE' (1#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_S_AXI_LITE.v:4]
INFO: [Synth 8-6157] synthesizing module 'User_DMA_v1_0_M_AXI_FULL_s2mm' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v:119]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v:119]
INFO: [Synth 8-226] default block is never used [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v:384]
INFO: [Synth 8-226] default block is never used [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v:625]
INFO: [Synth 8-6155] done synthesizing module 'User_DMA_v1_0_M_AXI_FULL_s2mm' (2#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_s2mm.v:4]
INFO: [Synth 8-6157] synthesizing module 'User_DMA_v1_0_M_AXI_FULL_mm2s' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v:109]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v:109]
INFO: [Synth 8-226] default block is never used [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v:324]
INFO: [Synth 8-226] default block is never used [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v:566]
INFO: [Synth 8-6155] done synthesizing module 'User_DMA_v1_0_M_AXI_FULL_mm2s' (3#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/User_DMA_v1_0_M_AXI_FULL_mm2s.v:4]
INFO: [Synth 8-6157] synthesizing module 'User_DMA_v1_0_M_AXIS_MM2S' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_M_AXIS_MM2S.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/fifo.v:3]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (4#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/fifo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'User_DMA_v1_0_M_AXIS_MM2S' (5#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_M_AXIS_MM2S.v:4]
INFO: [Synth 8-6157] synthesizing module 'User_DMA_v1_0_S_AXIS_S2MM' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_S_AXIS_S2MM.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'User_DMA_v1_0_S_AXIS_S2MM' (6#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0_S_AXIS_S2MM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'User_DMA_v1_0' (7#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_User_DMA_0_0' (8#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_User_DMA_0_0/synth/system_User_DMA_0_0.v:56]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXIS_S2MM has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXIS_S2MM has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXIS_S2MM has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXIS_S2MM has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXIS_S2MM has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_mm2s has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_mm2s has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_mm2s has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_mm2s has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_s2mm has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_s2mm has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_s2mm has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_M_AXI_FULL_s2mm has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXI_LITE has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXI_LITE has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXI_LITE has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXI_LITE has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXI_LITE has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design User_DMA_v1_0_S_AXI_LITE has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 508.262 ; gain = 149.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[23] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[22] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[21] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[20] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[19] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[18] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[17] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[16] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[15] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[14] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[13] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[12] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[11] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[10] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[9] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[8] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[7] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[6] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[5] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[4] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[3] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[2] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[1] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
WARNING: [Synth 8-3295] tying undriven pin User_DMA_v1_0_M_AXIS_MM2S_inst:MM_count[0] to constant 0 [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/hdl/User_DMA_v1_0.v:298]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 508.262 ; gain = 149.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 508.262 ; gain = 149.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.824 . Memory (MB): peak = 838.695 ; gain = 3.422
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 838.695 ; gain = 479.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 838.695 ; gain = 479.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 838.695 ; gain = 479.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_ctrl_reg' in module 'User_DMA_v1_0_M_AXI_FULL_s2mm'
INFO: [Synth 8-5546] ROM "burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "work_signal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_txn_pulse" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_ctrl_reg' in module 'User_DMA_v1_0_M_AXI_FULL_mm2s'
INFO: [Synth 8-5546] ROM "burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_txn_pulse" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/90ae/src/fifo.v:37]
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "almost_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "almost_empty" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0000000000000001 |                             0000
                 iSTATE6 |                 0000000000000010 |                             0001
                 iSTATE2 |                 0000000000000100 |                             0010
                 iSTATE0 |                 0000000000001000 |                             0011
                  iSTATE |                 0000000000010000 |                             0100
                iSTATE14 |                 0000000000100000 |                             0101
                iSTATE11 |                 0000000001000000 |                             0110
                 iSTATE9 |                 0000000010000000 |                             0111
                iSTATE10 |                 0000000100000000 |                             1000
                 iSTATE8 |                 0000001000000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE3 |                 0000100000000000 |                             1011
                 iSTATE4 |                 0001000000000000 |                             1100
                 iSTATE1 |                 0010000000000000 |                             1101
                iSTATE13 |                 0100000000000000 |                             1110
                iSTATE12 |                 1000000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ctrl_reg' using encoding 'one-hot' in module 'User_DMA_v1_0_M_AXI_FULL_s2mm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0000000000000001 |                             0000
                 iSTATE6 |                 0000000000000010 |                             0001
                 iSTATE2 |                 0000000000000100 |                             0010
                 iSTATE0 |                 0000000000001000 |                             0011
                  iSTATE |                 0000000000010000 |                             0100
                iSTATE14 |                 0000000000100000 |                             0101
                iSTATE11 |                 0000000001000000 |                             0110
                 iSTATE9 |                 0000000010000000 |                             0111
                iSTATE10 |                 0000000100000000 |                             1000
                 iSTATE8 |                 0000001000000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE3 |                 0000100000000000 |                             1011
                 iSTATE4 |                 0001000000000000 |                             1100
                 iSTATE1 |                 0010000000000000 |                             1101
                iSTATE13 |                 0100000000000000 |                             1110
                iSTATE12 |                 1000000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ctrl_reg' using encoding 'one-hot' in module 'User_DMA_v1_0_M_AXI_FULL_mm2s'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 838.695 ; gain = 479.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	  16 Input     24 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 40    
	  16 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module User_DMA_v1_0_S_AXI_LITE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module User_DMA_v1_0_M_AXI_FULL_s2mm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  16 Input     24 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  16 Input      1 Bit        Muxes := 6     
Module User_DMA_v1_0_M_AXI_FULL_mm2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  16 Input     24 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 6     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module User_DMA_v1_0_M_AXIS_MM2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module User_DMA_v1_0_S_AXIS_S2MM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/state_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/state_ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awid[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awlock driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arid[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arlock driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axi_full_aruser[0] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axis_mm2s_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axis_mm2s_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axis_mm2s_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design system_User_DMA_0_0 has port m_axis_mm2s_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axi_lite_awprot[2]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axi_lite_awprot[1]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axi_lite_awprot[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axi_lite_arprot[2]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axi_lite_arprot[1]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axi_lite_arprot[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axis_s2mm_tstrb[3]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axis_s2mm_tstrb[2]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axis_s2mm_tstrb[1]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axis_s2mm_tstrb[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port s_axis_s2mm_tlast
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_bid[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_bresp[1]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_bresp[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_buser[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_rid[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_rresp[1]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_rresp[0]
WARNING: [Synth 8-3331] design system_User_DMA_0_0 has unconnected port m_axi_full_ruser[0]
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[20]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[21]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[22]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[20]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[21]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[22]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len_reg[5]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len_reg[6]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_50/\inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len_reg[5]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len_reg[6]' (FDRE) to 'inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_30/\inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_rresp_reg[0]' (FDRE) to 'inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_bresp_reg[0]' (FDRE) to 'inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_bresp_reg[1]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_araddr_reg[1]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_araddr_reg[0]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_S_AXI_LITE_inst/axi_rresp_reg[1]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_count_reg[23]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/burst_len_reg[7]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_len_reg[7]) is unused and will be removed from module system_User_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count_reg[23]) is unused and will be removed from module system_User_DMA_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 838.695 ; gain = 479.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------+---------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object                                                    | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+---------------------------------------------------------------+-----------+----------------------+--------------+
|system_User_DMA_0_0 | inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/memory_reg | Implied   | 32 x 32              | RAM32M x 6   | 
|system_User_DMA_0_0 | inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/memory_reg | Implied   | 32 x 32              | RAM32M x 6   | 
+--------------------+---------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:29 . Memory (MB): peak = 840.254 ; gain = 481.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:29 . Memory (MB): peak = 841.074 ; gain = 482.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------+---------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object                                                    | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+---------------------------------------------------------------+-----------+----------------------+--------------+
|system_User_DMA_0_0 | inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/memory_reg | Implied   | 32 x 32              | RAM32M x 6   | 
|system_User_DMA_0_0 | inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/memory_reg | Implied   | 32 x 32              | RAM32M x 6   | 
+--------------------+---------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg_rep[0]' (FDRE) to 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg_rep[1]' (FDRE) to 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg_rep[2]' (FDRE) to 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg_rep[3]' (FDRE) to 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg_rep[4]' (FDRE) to 'inst/User_DMA_v1_0_M_AXIS_MM2S_inst/fifo_mm2s_inst/rd_p_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg_rep[0]' (FDRE) to 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg_rep[1]' (FDRE) to 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg_rep[2]' (FDRE) to 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg_rep[3]' (FDRE) to 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg_rep[4]' (FDRE) to 'inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/rd_p_reg[4]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:33 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    61|
|2     |LUT1   |    16|
|3     |LUT2   |   133|
|4     |LUT3   |    35|
|5     |LUT4   |    84|
|6     |LUT5   |    48|
|7     |LUT6   |   100|
|8     |RAM32M |    12|
|9     |FDRE   |   649|
|10    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |  1141|
|2     |  inst                                 |User_DMA_v1_0                 |  1141|
|3     |    User_DMA_v1_0_M_AXIS_MM2S_inst     |User_DMA_v1_0_M_AXIS_MM2S     |    52|
|4     |      fifo_mm2s_inst                   |fifo_0                        |    50|
|5     |    User_DMA_v1_0_M_AXI_FULL_mm2s_inst |User_DMA_v1_0_M_AXI_FULL_mm2s |   406|
|6     |    User_DMA_v1_0_M_AXI_FULL_s2mm_inst |User_DMA_v1_0_M_AXI_FULL_s2mm |   399|
|7     |    User_DMA_v1_0_S_AXIS_S2MM_inst     |User_DMA_v1_0_S_AXIS_S2MM     |    53|
|8     |      fifo_s2mm_inst                   |fifo                          |    52|
|9     |    User_DMA_v1_0_S_AXI_LITE_inst      |User_DMA_v1_0_S_AXI_LITE      |   231|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:33 . Memory (MB): peak = 863.828 ; gain = 505.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 863.828 ; gain = 174.629
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:34 . Memory (MB): peak = 863.828 ; gain = 505.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
168 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:40 . Memory (MB): peak = 863.828 ; gain = 516.531
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_User_DMA_0_0_synth_1/system_User_DMA_0_0.dcp' has been generated.
