
                  

 


module bw_r_dcd ( 
      so, dcache_rdata_wb, dcache_rparity_wb, dcache_rparity_err_wb, 
   dcache_rdata_msb_w0_m, dcache_rdata_msb_w1_m, 
   dcache_rdata_msb_w2_m, dcache_rdata_msb_w3_m, 
   dcd_fuse_repair_value, dcd_fuse_repair_en, 
      dcache_rd_addr_e, dcache_alt_addr_e, dcache_rvld_e, dcache_wvld_e, 
   dcache_wdata_e, dcache_wr_rway_e, dcache_byte_wr_en_e, 
   dcache_alt_rsel_way_e, dcache_rsel_way_wb, dcache_alt_mx_sel_e, 
   si, se, sehold, rst_tri_en, arst_l, rclk, dcache_alt_data_w0_m, 
   dcache_arry_data_sel_m, efc_spc_fuse_clk1, fuse_dcd_wren, 
   fuse_dcd_rid, fuse_dcd_repair_value, fuse_dcd_repair_en
   ) ;  

input [10:3]    dcache_rd_addr_e;     input [10:3]    dcache_alt_addr_e;    
input           dcache_rvld_e;        input           dcache_wvld_e;           
input [143:0]   dcache_wdata_e;       input [3:0]     dcache_wr_rway_e;     input [15:0]    dcache_byte_wr_en_e;  
input [3:0]     dcache_alt_rsel_way_e ; input [3:0]     dcache_rsel_way_wb;     input           dcache_alt_mx_sel_e;
       
input           si;
input           se;
input           sehold;
   
output          so;

input		rst_tri_en ;		

input           arst_l;	
input           rclk;

output  [63:0]  dcache_rdata_wb;
output  [7:0]   dcache_rparity_wb;
output          dcache_rparity_err_wb; 

   input [63:0] dcache_alt_data_w0_m;    input        dcache_arry_data_sel_m;               
   output [7:0] dcache_rdata_msb_w0_m;       output [7:0] dcache_rdata_msb_w1_m;       output [7:0] dcache_rdata_msb_w2_m;       output [7:0] dcache_rdata_msb_w3_m;    
input           efc_spc_fuse_clk1;
   
input           fuse_dcd_wren;          input [2:0]     fuse_dcd_rid;           input [7:0]     fuse_dcd_repair_value;  input [1:0]	    fuse_dcd_repair_en;     output [7:0]    dcd_fuse_repair_value;  output [1:0]	  dcd_fuse_repair_en;        

 
reg