
*** Running vivado
    with args -log Tic_Tac_Toe_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tic_Tac_Toe_game.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Tic_Tac_Toe_game.tcl -notrace
Command: synth_design -top Tic_Tac_Toe_game -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13532 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 410.602 ; gain = 98.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Tic_Tac_Toe_game' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:1]
INFO: [Synth 8-6157] synthesizing module 'position_registers' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:66]
INFO: [Synth 8-6155] done synthesizing module 'position_registers' (1#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:66]
INFO: [Synth 8-6157] synthesizing module 'winner_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:390]
INFO: [Synth 8-6157] synthesizing module 'winner_detect_3' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:408]
INFO: [Synth 8-6155] done synthesizing module 'winner_detect_3' (2#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:408]
INFO: [Synth 8-6155] done synthesizing module 'winner_detector' (3#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:390]
INFO: [Synth 8-6157] synthesizing module 'position_decoder' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:359]
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:364]
INFO: [Synth 8-6155] done synthesizing module 'position_decoder' (4#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:359]
INFO: [Synth 8-6157] synthesizing module 'illegal_move_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:321]
INFO: [Synth 8-6155] done synthesizing module 'illegal_move_detector' (5#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:321]
INFO: [Synth 8-6157] synthesizing module 'nospace_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:299]
INFO: [Synth 8-6155] done synthesizing module 'nospace_detector' (6#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:299]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:222]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAYER bound to: 2'b01 
	Parameter COMPUTER bound to: 2'b10 
	Parameter GAME_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:250]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (7#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:222]
INFO: [Synth 8-6155] done synthesizing module 'Tic_Tac_Toe_game' (8#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 464.871 ; gain = 152.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 464.871 ; gain = 152.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 464.871 ; gain = 152.449
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_controller'
INFO: [Synth 8-5544] ROM "player_play" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:253]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:253]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  PLAYER |                               01 |                               01
                COMPUTER |                               10 |                               10
               GAME_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:253]
WARNING: [Synth 8-327] inferring latch for variable 'computer_play_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:257]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 464.871 ; gain = 152.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module position_registers 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
Module winner_detect_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module position_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
Module fsm_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[1]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[0]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/computer_play_reg) is unused and will be removed from module Tic_Tac_Toe_game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    10|
|3     |LUT3 |     3|
|4     |LUT4 |    11|
|5     |LUT5 |     5|
|6     |LUT6 |    59|
|7     |FDCE |    20|
|8     |IBUF |    12|
|9     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   141|
|2     |  position_reg_unit      |position_registers |    72|
|3     |  tic_tac_toe_controller |fsm_controller     |    36|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 773.918 ; gain = 461.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 884.297 ; gain = 584.883
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taha/tic_tac_toe/tic_tac_toe.runs/synth_1/Tic_Tac_Toe_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Tic_Tac_Toe_game_utilization_synth.rpt -pb Tic_Tac_Toe_game_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.603 . Memory (MB): peak = 884.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 02:02:57 2020...

*** Running vivado
    with args -log Tic_Tac_Toe_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tic_Tac_Toe_game.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Tic_Tac_Toe_game.tcl -notrace
Command: synth_design -top Tic_Tac_Toe_game -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7616 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.332 ; gain = 97.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Tic_Tac_Toe_game' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:1]
INFO: [Synth 8-6157] synthesizing module 'position_registers' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:68]
INFO: [Synth 8-6155] done synthesizing module 'position_registers' (1#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:68]
INFO: [Synth 8-6157] synthesizing module 'winner_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:392]
INFO: [Synth 8-6157] synthesizing module 'winner_detect_3' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:410]
INFO: [Synth 8-6155] done synthesizing module 'winner_detect_3' (2#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:410]
INFO: [Synth 8-6155] done synthesizing module 'winner_detector' (3#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:392]
INFO: [Synth 8-6157] synthesizing module 'position_decoder' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:361]
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:366]
INFO: [Synth 8-6155] done synthesizing module 'position_decoder' (4#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:361]
INFO: [Synth 8-6157] synthesizing module 'illegal_move_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:323]
INFO: [Synth 8-6155] done synthesizing module 'illegal_move_detector' (5#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:323]
INFO: [Synth 8-6157] synthesizing module 'nospace_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:301]
INFO: [Synth 8-6155] done synthesizing module 'nospace_detector' (6#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:301]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:224]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAYER bound to: 2'b01 
	Parameter COMPUTER bound to: 2'b10 
	Parameter GAME_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:252]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (7#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:224]
INFO: [Synth 8-6155] done synthesizing module 'Tic_Tac_Toe_game' (8#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.777 ; gain = 152.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.777 ; gain = 152.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.777 ; gain = 152.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_controller'
INFO: [Synth 8-5544] ROM "player_play" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  PLAYER |                               01 |                               01
                COMPUTER |                               10 |                               10
               GAME_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'computer_play_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:259]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 464.777 ; gain = 152.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module position_registers 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
Module winner_detect_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module position_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
Module fsm_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[1]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[0]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/computer_play_reg) is unused and will be removed from module Tic_Tac_Toe_game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    12|
|3     |LUT3 |     6|
|4     |LUT4 |    12|
|5     |LUT5 |     4|
|6     |LUT6 |    55|
|7     |FDCE |    20|
|8     |IBUF |    12|
|9     |OBUF |    22|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   144|
|2     |  position_reg_unit      |position_registers |    78|
|3     |  tic_tac_toe_controller |fsm_controller     |    31|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 773.863 ; gain = 461.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 884.781 ; gain = 585.152
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taha/tic_tac_toe/tic_tac_toe.runs/synth_1/Tic_Tac_Toe_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Tic_Tac_Toe_game_utilization_synth.rpt -pb Tic_Tac_Toe_game_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.495 . Memory (MB): peak = 884.781 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 03:23:06 2020...

*** Running vivado
    with args -log Tic_Tac_Toe_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tic_Tac_Toe_game.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Tic_Tac_Toe_game.tcl -notrace
Command: synth_design -top Tic_Tac_Toe_game -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12120 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 410.012 ; gain = 97.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Tic_Tac_Toe_game' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:3]
INFO: [Synth 8-6157] synthesizing module 'position_registers' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:68]
INFO: [Synth 8-6155] done synthesizing module 'position_registers' (1#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:68]
INFO: [Synth 8-6157] synthesizing module 'winner_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:392]
INFO: [Synth 8-6157] synthesizing module 'winner_detect_3' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:410]
INFO: [Synth 8-6155] done synthesizing module 'winner_detect_3' (2#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:410]
INFO: [Synth 8-6155] done synthesizing module 'winner_detector' (3#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:392]
INFO: [Synth 8-6157] synthesizing module 'position_decoder' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:361]
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:366]
INFO: [Synth 8-6155] done synthesizing module 'position_decoder' (4#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:361]
INFO: [Synth 8-6157] synthesizing module 'illegal_move_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:323]
INFO: [Synth 8-6155] done synthesizing module 'illegal_move_detector' (5#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:323]
INFO: [Synth 8-6157] synthesizing module 'nospace_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:301]
INFO: [Synth 8-6155] done synthesizing module 'nospace_detector' (6#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:301]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:224]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAYER bound to: 2'b01 
	Parameter COMPUTER bound to: 2'b10 
	Parameter GAME_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:252]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (7#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:224]
INFO: [Synth 8-6155] done synthesizing module 'Tic_Tac_Toe_game' (8#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 464.965 ; gain = 152.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 464.965 ; gain = 152.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 464.965 ; gain = 152.324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_controller'
INFO: [Synth 8-5544] ROM "player_play" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  PLAYER |                               01 |                               01
                COMPUTER |                               10 |                               10
               GAME_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'computer_play_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:259]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 464.965 ; gain = 152.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module position_registers 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
Module winner_detect_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module position_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
Module fsm_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[1]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[0]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/computer_play_reg) is unused and will be removed from module Tic_Tac_Toe_game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    10|
|3     |LUT3 |     3|
|4     |LUT4 |    11|
|5     |LUT5 |     5|
|6     |LUT6 |    59|
|7     |FDCE |    20|
|8     |IBUF |    12|
|9     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   141|
|2     |  position_reg_unit      |position_registers |    72|
|3     |  tic_tac_toe_controller |fsm_controller     |    36|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 772.855 ; gain = 460.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 772.855 ; gain = 460.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 772.855 ; gain = 460.215
INFO: [Project 1-571] Translating synthesized netlist

*** Running vivado
    with args -log Tic_Tac_Toe_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tic_Tac_Toe_game.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Tic_Tac_Toe_game.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 299.625 ; gain = 69.773
Command: synth_design -top Tic_Tac_Toe_game -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10028 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 410.211 ; gain = 97.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Tic_Tac_Toe_game' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:3]
INFO: [Synth 8-6157] synthesizing module 'position_registers' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:68]
INFO: [Synth 8-6155] done synthesizing module 'position_registers' (1#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:68]
INFO: [Synth 8-6157] synthesizing module 'winner_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:392]
INFO: [Synth 8-6157] synthesizing module 'winner_detect_3' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:410]
INFO: [Synth 8-6155] done synthesizing module 'winner_detect_3' (2#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:410]
INFO: [Synth 8-6155] done synthesizing module 'winner_detector' (3#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:392]
INFO: [Synth 8-6157] synthesizing module 'position_decoder' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:361]
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:366]
INFO: [Synth 8-6155] done synthesizing module 'position_decoder' (4#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:361]
INFO: [Synth 8-6157] synthesizing module 'illegal_move_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:323]
INFO: [Synth 8-6155] done synthesizing module 'illegal_move_detector' (5#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:323]
INFO: [Synth 8-6157] synthesizing module 'nospace_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:301]
INFO: [Synth 8-6155] done synthesizing module 'nospace_detector' (6#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:301]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:224]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAYER bound to: 2'b01 
	Parameter COMPUTER bound to: 2'b10 
	Parameter GAME_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:252]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (7#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:224]
INFO: [Synth 8-6155] done synthesizing module 'Tic_Tac_Toe_game' (8#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.727 ; gain = 152.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.727 ; gain = 152.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.727 ; gain = 152.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_controller'
INFO: [Synth 8-5544] ROM "player_play" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  PLAYER |                               01 |                               01
                COMPUTER |                               10 |                               10
               GAME_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:255]
WARNING: [Synth 8-327] inferring latch for variable 'computer_play_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:259]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.727 ; gain = 152.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module position_registers 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
Module winner_detect_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module position_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
Module fsm_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[1]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[0]) is unused and will be removed from module Tic_Tac_Toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/computer_play_reg) is unused and will be removed from module Tic_Tac_Toe_game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    10|
|3     |LUT3 |     3|
|4     |LUT4 |    11|
|5     |LUT5 |     5|
|6     |LUT6 |    59|
|7     |FDCE |    20|
|8     |IBUF |    12|
|9     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   141|
|2     |  position_reg_unit      |position_registers |    72|
|3     |  tic_tac_toe_controller |fsm_controller     |    36|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 773.645 ; gain = 461.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 886.051 ; gain = 586.426
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taha/tic_tac_toe/tic_tac_toe.runs/synth_1/Tic_Tac_Toe_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Tic_Tac_Toe_game_utilization_synth.rpt -pb Tic_Tac_Toe_game_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 886.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 04:01:53 2020...

*** Running vivado
    with args -log tic_tac_toe_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tic_tac_toe_game.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tic_tac_toe_game.tcl -notrace
Command: synth_design -top tic_tac_toe_game -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12568 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.281 ; gain = 97.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tic_tac_toe_game' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:4]
INFO: [Synth 8-6157] synthesizing module 'position_registers' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:69]
INFO: [Synth 8-6155] done synthesizing module 'position_registers' (1#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:69]
INFO: [Synth 8-6157] synthesizing module 'winner_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:393]
INFO: [Synth 8-6157] synthesizing module 'winner_detect_3' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:411]
INFO: [Synth 8-6155] done synthesizing module 'winner_detect_3' (2#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:411]
INFO: [Synth 8-6155] done synthesizing module 'winner_detector' (3#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:393]
INFO: [Synth 8-6157] synthesizing module 'position_decoder' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:362]
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:367]
INFO: [Synth 8-6155] done synthesizing module 'position_decoder' (4#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:362]
INFO: [Synth 8-6157] synthesizing module 'illegal_move_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:324]
INFO: [Synth 8-6155] done synthesizing module 'illegal_move_detector' (5#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:324]
INFO: [Synth 8-6157] synthesizing module 'nospace_detector' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:302]
INFO: [Synth 8-6155] done synthesizing module 'nospace_detector' (6#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:302]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:225]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAYER bound to: 2'b01 
	Parameter COMPUTER bound to: 2'b10 
	Parameter GAME_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:253]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (7#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:225]
INFO: [Synth 8-6155] done synthesizing module 'tic_tac_toe_game' (8#1) [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.051 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.051 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 465.051 ; gain = 152.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_controller'
INFO: [Synth 8-5544] ROM "player_play" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:256]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:256]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  PLAYER |                               01 |                               01
                COMPUTER |                               10 |                               10
               GAME_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:256]
WARNING: [Synth 8-327] inferring latch for variable 'computer_play_reg' [C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sources_1/new/Tic_Tac_Toe_game.v:260]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 465.051 ; gain = 152.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module position_registers 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
Module winner_detect_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module position_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
Module fsm_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[1]) is unused and will be removed from module tic_tac_toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/FSM_sequential_next_state_reg[0]) is unused and will be removed from module tic_tac_toe_game.
WARNING: [Synth 8-3332] Sequential element (tic_tac_toe_controller/computer_play_reg) is unused and will be removed from module tic_tac_toe_game.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    10|
|3     |LUT3 |     3|
|4     |LUT4 |    11|
|5     |LUT5 |     5|
|6     |LUT6 |    59|
|7     |FDCE |    20|
|8     |IBUF |    12|
|9     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   141|
|2     |  position_reg_unit      |position_registers |    72|
|3     |  tic_tac_toe_controller |fsm_controller     |    36|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 774.270 ; gain = 461.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 885.680 ; gain = 586.043
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taha/tic_tac_toe/tic_tac_toe.runs/synth_1/tic_tac_toe_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tic_tac_toe_game_utilization_synth.rpt -pb tic_tac_toe_game_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 885.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 04:32:00 2020...
