// Seed: 1373873067
module module_0 (
    output supply1 id_0
);
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output logic id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    input wand id_8,
    output supply0 id_9,
    output wand id_10,
    input wor id_11,
    input wire id_12,
    input wire id_13,
    input tri0 id_14,
    output supply1 id_15,
    input supply0 id_16
);
  assign id_9 = id_13;
  id_18(
      1
  ); module_0(
      id_4
  );
  always_ff id_2 <= 1;
endmodule
