verilog xil_defaultlib  \
"../../../bd/adder_2bit/ip/adder_2bit_FA_0_0/sim/adder_2bit_FA_0_0.v" \
"../../../bd/adder_2bit/ip/adder_2bit_FA_1_0/sim/adder_2bit_FA_1_0.v" \

verilog xlslice_v1_0_2  \
"../../../../lab1.gen/sources_1/bd/adder_2bit/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../bd/adder_2bit/ip/adder_2bit_xlslice_0_0/sim/adder_2bit_xlslice_0_0.v" \
"../../../bd/adder_2bit/ip/adder_2bit_xlslice_1_0/sim/adder_2bit_xlslice_1_0.v" \
"../../../bd/adder_2bit/ip/adder_2bit_xlslice_2_0/sim/adder_2bit_xlslice_2_0.v" \
"../../../bd/adder_2bit/ip/adder_2bit_xlslice_3_0/sim/adder_2bit_xlslice_3_0.v" \

verilog xlconstant_v1_1_7  \
"../../../../lab1.gen/sources_1/bd/adder_2bit/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../bd/adder_2bit/ip/adder_2bit_xlconstant_0_0/sim/adder_2bit_xlconstant_0_0.v" \

verilog xlconcat_v2_1_4  \
"../../../../lab1.gen/sources_1/bd/adder_2bit/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../bd/adder_2bit/ip/adder_2bit_xlconcat_0_0/sim/adder_2bit_xlconcat_0_0.v" \
"../../../bd/adder_2bit/sim/adder_2bit.v" \

verilog xil_defaultlib "glbl.v"

nosort
