lw t6_0, a3_0(0)
add a6_0, a7_0, s1_0
beq t6_0, t5_0, .L26
