// Processor
N = 4
sim_type = INST
//sim_inst_max = 100000000 // 100M
sim_inst_max = 1000000 // 1M

// Memory
mem.bank_max = 8
mem.chan_max = 2
mem.rank_max = 1
mem.subarray_max = 8
mem.map_type = ROW_RANK_BANK_CHAN_COL

mctrl.xbar_latency = 10
proc.mshr_max = 8

//Memory Scheduler
sched.sched_algo = FRFCFS
mem.ddr3_type = DDR3_8Gb_x8_1600_11_11_11
mctrl.open_row_policy = false
mem.clock_factor = 5

// LLC cache
proc.cache_enabled = true
proc.llc_shared_cache_only = true
warmup_cycle_max = 0

// Clone
proc.b_read_rc_traces = true
mem.lisa_inter_sa_hop_count = 1
mctrl.copy_method = LISA_CLONE

// VILLA
mctrl.villa_cache = true
mctrl.villa_fast_sa_num_rows = 32
mctrl.villa_cache_method =  EPOCH
mctrl.num_villa_sa = 4
mctrl.keep_hist_counters_per_sa = 1
mctrl.cache_mon_epoch = 10000

// Dual Pre
mem.tRP = 4
