# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../UART.srcs/sources_1/new" \
"top_level_tb_func_impl.v" \
"../../../../../UART.srcs/sim_1/new/top_level_tb.v" \

# Do not sort compile order
nosort
