ARM GAS  /tmp/cc0Ev5BU.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"MPU6050.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.syntax unified
  17              		.thumb
  18              		.thumb_func
  19              		.fpu softvfp
  20              		.type	inv_row_2_scale, %function
  21              	inv_row_2_scale:
  22              	.LFB64:
  23              		.file 1 "drivers/MPU6050.c"
   1:drivers/MPU6050.c **** #include "MPU6050.h"
   2:drivers/MPU6050.c **** #include "IOI2C.h"
   3:drivers/MPU6050.c **** #include "conf.h"
   4:drivers/MPU6050.c **** #define PRINT_ACCEL     (0x01)
   5:drivers/MPU6050.c **** #define PRINT_GYRO      (0x02)
   6:drivers/MPU6050.c **** #define PRINT_QUAT      (0x04)
   7:drivers/MPU6050.c **** #define ACCEL_ON        (0x01)
   8:drivers/MPU6050.c **** #define GYRO_ON         (0x02)
   9:drivers/MPU6050.c **** #define MOTION          (0)
  10:drivers/MPU6050.c **** #define NO_MOTION       (1)
  11:drivers/MPU6050.c **** #define DEFAULT_MPU_HZ  (200)
  12:drivers/MPU6050.c **** #define FLASH_SIZE      (512)
  13:drivers/MPU6050.c **** #define FLASH_MEM_START ((void*)0x1800)
  14:drivers/MPU6050.c **** #define q30  1073741824.0f
  15:drivers/MPU6050.c **** short gyro[3], accel[3], sensors;
  16:drivers/MPU6050.c **** float Pitch; 
  17:drivers/MPU6050.c **** uint16_t iPitch;
  18:drivers/MPU6050.c **** float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
  19:drivers/MPU6050.c **** static signed char gyro_orientation[9] = {-1, 0, 0,
  20:drivers/MPU6050.c ****                                            0,-1, 0,
  21:drivers/MPU6050.c ****                                            0, 0, 1};
  22:drivers/MPU6050.c **** 
  23:drivers/MPU6050.c **** static  unsigned short inv_row_2_scale(const signed char *row)
  24:drivers/MPU6050.c **** {
  24              		.loc 1 24 0
  25              		.cfi_startproc
  26              		@ args = 0, pretend = 0, frame = 0
  27              		@ frame_needed = 0, uses_anonymous_args = 0
  28              		@ link register save eliminated.
  29              	.LVL0:
  25:drivers/MPU6050.c ****     unsigned short b;
  26:drivers/MPU6050.c **** 
  27:drivers/MPU6050.c ****     if (row[0] > 0)
  30              		.loc 1 27 0
ARM GAS  /tmp/cc0Ev5BU.s 			page 2


  31 0000 90F90030 		ldrsb	r3, [r0]
  32 0004 002B     		cmp	r3, #0
  33 0006 01DD     		ble	.L9
  28:drivers/MPU6050.c ****         b = 0;
  34              		.loc 1 28 0
  35 0008 0020     		movs	r0, #0
  36              	.LVL1:
  37 000a 7047     		bx	lr
  38              	.LVL2:
  39              	.L9:
  29:drivers/MPU6050.c ****     else if (row[0] < 0)
  40              		.loc 1 29 0
  41 000c 10DB     		blt	.L4
  30:drivers/MPU6050.c ****         b = 4;
  31:drivers/MPU6050.c ****     else if (row[1] > 0)
  42              		.loc 1 31 0
  43 000e 90F90130 		ldrsb	r3, [r0, #1]
  44 0012 002B     		cmp	r3, #0
  45 0014 01DD     		ble	.L10
  32:drivers/MPU6050.c ****         b = 1;
  46              		.loc 1 32 0
  47 0016 0120     		movs	r0, #1
  48              	.LVL3:
  49 0018 7047     		bx	lr
  50              	.LVL4:
  51              	.L10:
  33:drivers/MPU6050.c ****     else if (row[1] < 0)
  52              		.loc 1 33 0
  53 001a 0BDB     		blt	.L6
  34:drivers/MPU6050.c ****         b = 5;
  35:drivers/MPU6050.c ****     else if (row[2] > 0)
  54              		.loc 1 35 0
  55 001c 90F90230 		ldrsb	r3, [r0, #2]
  56 0020 002B     		cmp	r3, #0
  57 0022 01DD     		ble	.L11
  36:drivers/MPU6050.c ****         b = 2;
  58              		.loc 1 36 0
  59 0024 0220     		movs	r0, #2
  60              	.LVL5:
  37:drivers/MPU6050.c ****     else if (row[2] < 0)
  38:drivers/MPU6050.c ****         b = 6;
  39:drivers/MPU6050.c ****     else
  40:drivers/MPU6050.c ****         b = 7;      // error
  41:drivers/MPU6050.c ****     return b;
  42:drivers/MPU6050.c **** }
  61              		.loc 1 42 0
  62 0026 7047     		bx	lr
  63              	.LVL6:
  64              	.L11:
  40:drivers/MPU6050.c ****     return b;
  65              		.loc 1 40 0
  66 0028 B4BF     		ite	lt
  67 002a 0620     		movlt	r0, #6
  68              	.LVL7:
  69 002c 0720     		movge	r0, #7
  70 002e 7047     		bx	lr
  71              	.LVL8:
ARM GAS  /tmp/cc0Ev5BU.s 			page 3


  72              	.L4:
  30:drivers/MPU6050.c ****     else if (row[1] > 0)
  73              		.loc 1 30 0
  74 0030 0420     		movs	r0, #4
  75              	.LVL9:
  76 0032 7047     		bx	lr
  77              	.LVL10:
  78              	.L6:
  34:drivers/MPU6050.c ****     else if (row[2] > 0)
  79              		.loc 1 34 0
  80 0034 0520     		movs	r0, #5
  81              	.LVL11:
  82 0036 7047     		bx	lr
  83              		.cfi_endproc
  84              	.LFE64:
  85              		.size	inv_row_2_scale, .-inv_row_2_scale
  86              		.align	1
  87              		.global	MPU6050_newValues
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu softvfp
  92              		.type	MPU6050_newValues, %function
  93              	MPU6050_newValues:
  94              	.LFB67:
  43:drivers/MPU6050.c **** 
  44:drivers/MPU6050.c **** 
  45:drivers/MPU6050.c **** static  unsigned short inv_orientation_matrix_to_scalar(
  46:drivers/MPU6050.c ****     const signed char *mtx)
  47:drivers/MPU6050.c **** {
  48:drivers/MPU6050.c ****     unsigned short scalar;
  49:drivers/MPU6050.c ****     scalar = inv_row_2_scale(mtx);
  50:drivers/MPU6050.c ****     scalar |= inv_row_2_scale(mtx + 3) << 3;
  51:drivers/MPU6050.c ****     scalar |= inv_row_2_scale(mtx + 6) << 6;
  52:drivers/MPU6050.c **** 
  53:drivers/MPU6050.c **** 
  54:drivers/MPU6050.c ****     return scalar;
  55:drivers/MPU6050.c **** }
  56:drivers/MPU6050.c **** 
  57:drivers/MPU6050.c **** static void run_self_test(void)
  58:drivers/MPU6050.c **** {
  59:drivers/MPU6050.c ****     int result;
  60:drivers/MPU6050.c ****     long gyro[3], accel[3];
  61:drivers/MPU6050.c **** 
  62:drivers/MPU6050.c ****     result = mpu_run_self_test(gyro, accel);
  63:drivers/MPU6050.c ****     if (result == 0x7) {
  64:drivers/MPU6050.c ****         /* Test passed. We can trust the gyro data here, so let's push it down
  65:drivers/MPU6050.c ****          * to the DMP.
  66:drivers/MPU6050.c ****          */
  67:drivers/MPU6050.c ****         float sens;
  68:drivers/MPU6050.c ****         unsigned short accel_sens;
  69:drivers/MPU6050.c ****         mpu_get_gyro_sens(&sens);
  70:drivers/MPU6050.c ****         gyro[0] = (long)(gyro[0] * sens);
  71:drivers/MPU6050.c ****         gyro[1] = (long)(gyro[1] * sens);
  72:drivers/MPU6050.c ****         gyro[2] = (long)(gyro[2] * sens);
  73:drivers/MPU6050.c ****         dmp_set_gyro_bias(gyro);
  74:drivers/MPU6050.c ****         mpu_get_accel_sens(&accel_sens);
ARM GAS  /tmp/cc0Ev5BU.s 			page 4


  75:drivers/MPU6050.c ****         accel[0] *= accel_sens;
  76:drivers/MPU6050.c ****         accel[1] *= accel_sens;
  77:drivers/MPU6050.c ****         accel[2] *= accel_sens;
  78:drivers/MPU6050.c ****         dmp_set_accel_bias(accel);
  79:drivers/MPU6050.c **** 		printf("setting bias succesfully ......\r\n");
  80:drivers/MPU6050.c ****     }
  81:drivers/MPU6050.c **** }
  82:drivers/MPU6050.c **** 
  83:drivers/MPU6050.c **** 
  84:drivers/MPU6050.c **** 
  85:drivers/MPU6050.c **** uint8_t buffer[14];
  86:drivers/MPU6050.c **** 
  87:drivers/MPU6050.c **** int16_t  MPU6050_FIFO[6][11];
  88:drivers/MPU6050.c **** int16_t Gx_offset=0,Gy_offset=0,Gz_offset=0;
  89:drivers/MPU6050.c **** 
  90:drivers/MPU6050.c **** 
  91:drivers/MPU6050.c **** /**************************实现函数********************************************
  92:drivers/MPU6050.c **** *函数原型:		void  MPU6050_newValues(int16_t ax,int16_t ay,int16_t az,int16_t gx,int16_t gy,int16_t 
  93:drivers/MPU6050.c **** *功　　能:	    将新的ADC数据更新到 FIFO数组，进行滤波处理
  94:drivers/MPU6050.c **** *******************************************************************************/
  95:drivers/MPU6050.c **** 
  96:drivers/MPU6050.c **** void  MPU6050_newValues(int16_t ax,int16_t ay,int16_t az,int16_t gx,int16_t gy,int16_t gz)
  97:drivers/MPU6050.c **** {
  95              		.loc 1 97 0
  96              		.cfi_startproc
  97              		@ args = 8, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 100              	.LVL12:
 101 0038 F0B4     		push	{r4, r5, r6, r7}
 102              		.cfi_def_cfa_offset 16
 103              		.cfi_offset 4, -16
 104              		.cfi_offset 5, -12
 105              		.cfi_offset 6, -8
 106              		.cfi_offset 7, -4
 107              	.LVL13:
 108 003a 464D     		ldr	r5, .L28
 109 003c 05F11207 		add	r7, r5, #18
 110              		.loc 1 97 0
 111 0040 2C46     		mov	r4, r5
 112              	.LVL14:
 113              	.L13:
  98:drivers/MPU6050.c **** unsigned char i ;
  99:drivers/MPU6050.c **** int32_t sum=0;
 100:drivers/MPU6050.c **** for(i=1;i<10;i++){	//FIFO 操作
 101:drivers/MPU6050.c **** MPU6050_FIFO[0][i-1]=MPU6050_FIFO[0][i];
 114              		.loc 1 101 0 discriminator 3
 115 0042 6688     		ldrh	r6, [r4, #2]
 116 0044 24F8026B 		strh	r6, [r4], #2	@ movhi
 102:drivers/MPU6050.c **** MPU6050_FIFO[1][i-1]=MPU6050_FIFO[1][i];
 117              		.loc 1 102 0 discriminator 3
 118 0048 E68A     		ldrh	r6, [r4, #22]
 119 004a A682     		strh	r6, [r4, #20]	@ movhi
 103:drivers/MPU6050.c **** MPU6050_FIFO[2][i-1]=MPU6050_FIFO[2][i];
 120              		.loc 1 103 0 discriminator 3
 121 004c A68D     		ldrh	r6, [r4, #44]
 122 004e 6685     		strh	r6, [r4, #42]	@ movhi
ARM GAS  /tmp/cc0Ev5BU.s 			page 5


 104:drivers/MPU6050.c **** MPU6050_FIFO[3][i-1]=MPU6050_FIFO[3][i];
 123              		.loc 1 104 0 discriminator 3
 124 0050 B4F84260 		ldrh	r6, [r4, #66]
 125 0054 A4F84060 		strh	r6, [r4, #64]	@ movhi
 105:drivers/MPU6050.c **** MPU6050_FIFO[4][i-1]=MPU6050_FIFO[4][i];
 126              		.loc 1 105 0 discriminator 3
 127 0058 B4F85860 		ldrh	r6, [r4, #88]
 128 005c A4F85660 		strh	r6, [r4, #86]	@ movhi
 106:drivers/MPU6050.c **** MPU6050_FIFO[5][i-1]=MPU6050_FIFO[5][i];
 129              		.loc 1 106 0 discriminator 3
 130 0060 B4F86E60 		ldrh	r6, [r4, #110]
 131 0064 A4F86C60 		strh	r6, [r4, #108]	@ movhi
 100:drivers/MPU6050.c **** MPU6050_FIFO[0][i-1]=MPU6050_FIFO[0][i];
 132              		.loc 1 100 0 discriminator 3
 133 0068 BC42     		cmp	r4, r7
 134 006a EAD1     		bne	.L13
 107:drivers/MPU6050.c **** }
 108:drivers/MPU6050.c **** MPU6050_FIFO[0][9]=ax;//将新的数据放置到 数据的最后面
 135              		.loc 1 108 0
 136 006c 394C     		ldr	r4, .L28
 137 006e 6082     		strh	r0, [r4, #18]	@ movhi
 109:drivers/MPU6050.c **** MPU6050_FIFO[1][9]=ay;
 138              		.loc 1 109 0
 139 0070 2185     		strh	r1, [r4, #40]	@ movhi
 110:drivers/MPU6050.c **** MPU6050_FIFO[2][9]=az;
 140              		.loc 1 110 0
 141 0072 E287     		strh	r2, [r4, #62]	@ movhi
 111:drivers/MPU6050.c **** MPU6050_FIFO[3][9]=gx;
 142              		.loc 1 111 0
 143 0074 A4F85430 		strh	r3, [r4, #84]	@ movhi
 112:drivers/MPU6050.c **** MPU6050_FIFO[4][9]=gy;
 144              		.loc 1 112 0
 145 0078 BDF91030 		ldrsh	r3, [sp, #16]
 146              	.LVL15:
 147 007c A4F86A30 		strh	r3, [r4, #106]	@ movhi
 113:drivers/MPU6050.c **** MPU6050_FIFO[5][9]=gz;
 148              		.loc 1 113 0
 149 0080 BDF91430 		ldrsh	r3, [sp, #20]
 150 0084 A4F88030 		strh	r3, [r4, #128]	@ movhi
 151              	.LVL16:
 152 0088 04F11401 		add	r1, r4, #20
 153              	.LVL17:
 114:drivers/MPU6050.c **** 
 115:drivers/MPU6050.c **** sum=0;
 154              		.loc 1 115 0
 155 008c 0023     		movs	r3, #0
 156              	.LVL18:
 157              	.L14:
 116:drivers/MPU6050.c **** for(i=0;i<10;i++){	//求当前数组的合，再取平均值
 117:drivers/MPU6050.c ****    sum+=MPU6050_FIFO[0][i];
 158              		.loc 1 117 0 discriminator 3
 159 008e 35F9022B 		ldrsh	r2, [r5], #2
 160 0092 1344     		add	r3, r3, r2
 161              	.LVL19:
 116:drivers/MPU6050.c **** for(i=0;i<10;i++){	//求当前数组的合，再取平均值
 162              		.loc 1 116 0 discriminator 3
 163 0094 8D42     		cmp	r5, r1
ARM GAS  /tmp/cc0Ev5BU.s 			page 6


 164 0096 FAD1     		bne	.L14
 118:drivers/MPU6050.c **** }
 119:drivers/MPU6050.c **** MPU6050_FIFO[0][10]=sum/10;
 165              		.loc 1 119 0
 166 0098 2E49     		ldr	r1, .L28
 167 009a 2F4A     		ldr	r2, .L28+4
 168 009c 82FB0302 		smull	r0, r2, r2, r3
 169              	.LVL20:
 170 00a0 DB17     		asrs	r3, r3, #31
 171              	.LVL21:
 172 00a2 C3EBA203 		rsb	r3, r3, r2, asr #2
 173 00a6 8B82     		strh	r3, [r1, #20]	@ movhi
 174              	.LVL22:
 175 00a8 2831     		adds	r1, r1, #40
 120:drivers/MPU6050.c **** 
 121:drivers/MPU6050.c **** sum=0;
 176              		.loc 1 121 0
 177 00aa 0023     		movs	r3, #0
 178              	.LVL23:
 179              	.L15:
 122:drivers/MPU6050.c **** for(i=0;i<10;i++){
 123:drivers/MPU6050.c ****    sum+=MPU6050_FIFO[1][i];
 180              		.loc 1 123 0 discriminator 3
 181 00ac 35F9022F 		ldrsh	r2, [r5, #2]!
 182 00b0 1344     		add	r3, r3, r2
 183              	.LVL24:
 122:drivers/MPU6050.c **** for(i=0;i<10;i++){
 184              		.loc 1 122 0 discriminator 3
 185 00b2 8D42     		cmp	r5, r1
 186 00b4 FAD1     		bne	.L15
 124:drivers/MPU6050.c **** }
 125:drivers/MPU6050.c **** MPU6050_FIFO[1][10]=sum/10;
 187              		.loc 1 125 0
 188 00b6 2748     		ldr	r0, .L28
 189 00b8 274A     		ldr	r2, .L28+4
 190 00ba 82FB0312 		smull	r1, r2, r2, r3
 191 00be DB17     		asrs	r3, r3, #31
 192              	.LVL25:
 193 00c0 C3EBA202 		rsb	r2, r3, r2, asr #2
 194 00c4 0346     		mov	r3, r0
 195 00c6 23F82A2F 		strh	r2, [r3, #42]!	@ movhi
 196              	.LVL26:
 197 00ca 3E30     		adds	r0, r0, #62
 126:drivers/MPU6050.c **** 
 127:drivers/MPU6050.c **** sum=0;
 198              		.loc 1 127 0
 199 00cc 0022     		movs	r2, #0
 200              	.LVL27:
 201              	.L16:
 128:drivers/MPU6050.c **** for(i=0;i<10;i++){
 129:drivers/MPU6050.c ****    sum+=MPU6050_FIFO[2][i];
 202              		.loc 1 129 0 discriminator 3
 203 00ce 33F9021F 		ldrsh	r1, [r3, #2]!
 204 00d2 0A44     		add	r2, r2, r1
 205              	.LVL28:
 128:drivers/MPU6050.c **** for(i=0;i<10;i++){
 206              		.loc 1 128 0 discriminator 3
ARM GAS  /tmp/cc0Ev5BU.s 			page 7


 207 00d4 8342     		cmp	r3, r0
 208 00d6 FAD1     		bne	.L16
 130:drivers/MPU6050.c **** }
 131:drivers/MPU6050.c **** MPU6050_FIFO[2][10]=sum/10;
 209              		.loc 1 131 0
 210 00d8 1E48     		ldr	r0, .L28
 211 00da 1F4B     		ldr	r3, .L28+4
 212 00dc 83FB0213 		smull	r1, r3, r3, r2
 213 00e0 D217     		asrs	r2, r2, #31
 214              	.LVL29:
 215 00e2 C2EBA302 		rsb	r2, r2, r3, asr #2
 216 00e6 0346     		mov	r3, r0
 217 00e8 23F8402F 		strh	r2, [r3, #64]!	@ movhi
 218              	.LVL30:
 219 00ec 5430     		adds	r0, r0, #84
 132:drivers/MPU6050.c **** 
 133:drivers/MPU6050.c **** sum=0;
 220              		.loc 1 133 0
 221 00ee 0022     		movs	r2, #0
 222              	.LVL31:
 223              	.L17:
 134:drivers/MPU6050.c **** for(i=0;i<10;i++){
 135:drivers/MPU6050.c ****    sum+=MPU6050_FIFO[3][i];
 224              		.loc 1 135 0 discriminator 3
 225 00f0 33F9021F 		ldrsh	r1, [r3, #2]!
 226 00f4 0A44     		add	r2, r2, r1
 227              	.LVL32:
 134:drivers/MPU6050.c **** for(i=0;i<10;i++){
 228              		.loc 1 134 0 discriminator 3
 229 00f6 8342     		cmp	r3, r0
 230 00f8 FAD1     		bne	.L17
 136:drivers/MPU6050.c **** }
 137:drivers/MPU6050.c **** MPU6050_FIFO[3][10]=sum/10;
 231              		.loc 1 137 0
 232 00fa 1648     		ldr	r0, .L28
 233 00fc 164B     		ldr	r3, .L28+4
 234 00fe 83FB0213 		smull	r1, r3, r3, r2
 235 0102 D217     		asrs	r2, r2, #31
 236              	.LVL33:
 237 0104 C2EBA302 		rsb	r2, r2, r3, asr #2
 238 0108 0346     		mov	r3, r0
 239 010a 23F8562F 		strh	r2, [r3, #86]!	@ movhi
 240              	.LVL34:
 241 010e 6A30     		adds	r0, r0, #106
 138:drivers/MPU6050.c **** 
 139:drivers/MPU6050.c **** sum=0;
 242              		.loc 1 139 0
 243 0110 0022     		movs	r2, #0
 244              	.LVL35:
 245              	.L18:
 140:drivers/MPU6050.c **** for(i=0;i<10;i++){
 141:drivers/MPU6050.c ****    sum+=MPU6050_FIFO[4][i];
 246              		.loc 1 141 0 discriminator 3
 247 0112 33F9021F 		ldrsh	r1, [r3, #2]!
 248 0116 0A44     		add	r2, r2, r1
 249              	.LVL36:
 140:drivers/MPU6050.c **** for(i=0;i<10;i++){
ARM GAS  /tmp/cc0Ev5BU.s 			page 8


 250              		.loc 1 140 0 discriminator 3
 251 0118 8342     		cmp	r3, r0
 252 011a FAD1     		bne	.L18
 142:drivers/MPU6050.c **** }
 143:drivers/MPU6050.c **** MPU6050_FIFO[4][10]=sum/10;
 253              		.loc 1 143 0
 254 011c 0D48     		ldr	r0, .L28
 255 011e 0E4B     		ldr	r3, .L28+4
 256 0120 83FB0213 		smull	r1, r3, r3, r2
 257 0124 D217     		asrs	r2, r2, #31
 258              	.LVL37:
 259 0126 C2EBA302 		rsb	r2, r2, r3, asr #2
 260 012a 0346     		mov	r3, r0
 261 012c 23F86C2F 		strh	r2, [r3, #108]!	@ movhi
 262              	.LVL38:
 263 0130 8030     		adds	r0, r0, #128
 144:drivers/MPU6050.c **** 
 145:drivers/MPU6050.c **** sum=0;
 264              		.loc 1 145 0
 265 0132 0022     		movs	r2, #0
 266              	.LVL39:
 267              	.L19:
 146:drivers/MPU6050.c **** for(i=0;i<10;i++){
 147:drivers/MPU6050.c ****    sum+=MPU6050_FIFO[5][i];
 268              		.loc 1 147 0 discriminator 3
 269 0134 33F9021F 		ldrsh	r1, [r3, #2]!
 270 0138 0A44     		add	r2, r2, r1
 271              	.LVL40:
 146:drivers/MPU6050.c **** for(i=0;i<10;i++){
 272              		.loc 1 146 0 discriminator 3
 273 013a 9842     		cmp	r0, r3
 274 013c FAD1     		bne	.L19
 148:drivers/MPU6050.c **** }
 149:drivers/MPU6050.c **** MPU6050_FIFO[5][10]=sum/10;
 275              		.loc 1 149 0
 276 013e 064B     		ldr	r3, .L28+4
 277 0140 83FB0213 		smull	r1, r3, r3, r2
 278 0144 D217     		asrs	r2, r2, #31
 279              	.LVL41:
 280 0146 C2EBA302 		rsb	r2, r2, r3, asr #2
 281 014a 024B     		ldr	r3, .L28
 282 014c A3F88220 		strh	r2, [r3, #130]	@ movhi
 150:drivers/MPU6050.c **** }
 283              		.loc 1 150 0
 284 0150 F0BC     		pop	{r4, r5, r6, r7}
 285              		.cfi_restore 7
 286              		.cfi_restore 6
 287              		.cfi_restore 5
 288              		.cfi_restore 4
 289              		.cfi_def_cfa_offset 0
 290              	.LVL42:
 291 0152 7047     		bx	lr
 292              	.L29:
 293              		.align	2
 294              	.L28:
 295 0154 00000000 		.word	.LANCHOR0
 296 0158 67666666 		.word	1717986919
ARM GAS  /tmp/cc0Ev5BU.s 			page 9


 297              		.cfi_endproc
 298              	.LFE67:
 299              		.size	MPU6050_newValues, .-MPU6050_newValues
 300              		.align	1
 301              		.global	MPU6050_setClockSource
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu softvfp
 306              		.type	MPU6050_setClockSource, %function
 307              	MPU6050_setClockSource:
 308              	.LFB68:
 151:drivers/MPU6050.c **** 
 152:drivers/MPU6050.c **** /**************************实现函数********************************************
 153:drivers/MPU6050.c **** *函数原型:		void MPU6050_setClockSource(uint8_t source)
 154:drivers/MPU6050.c **** *功　　能:	    设置  MPU6050 的时钟源
 155:drivers/MPU6050.c ****  * CLK_SEL | Clock Source
 156:drivers/MPU6050.c ****  * --------+--------------------------------------
 157:drivers/MPU6050.c ****  * 0       | Internal oscillator
 158:drivers/MPU6050.c ****  * 1       | PLL with X Gyro reference
 159:drivers/MPU6050.c ****  * 2       | PLL with Y Gyro reference
 160:drivers/MPU6050.c ****  * 3       | PLL with Z Gyro reference
 161:drivers/MPU6050.c ****  * 4       | PLL with external 32.768kHz reference
 162:drivers/MPU6050.c ****  * 5       | PLL with external 19.2MHz reference
 163:drivers/MPU6050.c ****  * 6       | Reserved
 164:drivers/MPU6050.c ****  * 7       | Stops the clock and keeps the timing generator in reset
 165:drivers/MPU6050.c **** *******************************************************************************/
 166:drivers/MPU6050.c **** void MPU6050_setClockSource(uint8_t source){
 309              		.loc 1 166 0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313              	.LVL43:
 314 015c 00B5     		push	{lr}
 315              		.cfi_def_cfa_offset 4
 316              		.cfi_offset 14, -4
 317 015e 83B0     		sub	sp, sp, #12
 318              		.cfi_def_cfa_offset 16
 167:drivers/MPU6050.c ****     IICwriteBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGT
 319              		.loc 1 167 0
 320 0160 0090     		str	r0, [sp]
 321 0162 0323     		movs	r3, #3
 322 0164 0222     		movs	r2, #2
 323 0166 6B21     		movs	r1, #107
 324 0168 D020     		movs	r0, #208
 325              	.LVL44:
 326 016a FFF7FEFF 		bl	IICwriteBits
 327              	.LVL45:
 168:drivers/MPU6050.c **** 
 169:drivers/MPU6050.c **** }
 328              		.loc 1 169 0
 329 016e 03B0     		add	sp, sp, #12
 330              		.cfi_def_cfa_offset 4
 331              		@ sp needed
 332 0170 5DF804FB 		ldr	pc, [sp], #4
 333              		.cfi_endproc
 334              	.LFE68:
ARM GAS  /tmp/cc0Ev5BU.s 			page 10


 335              		.size	MPU6050_setClockSource, .-MPU6050_setClockSource
 336              		.align	1
 337              		.global	MPU6050_setFullScaleGyroRange
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 341              		.fpu softvfp
 342              		.type	MPU6050_setFullScaleGyroRange, %function
 343              	MPU6050_setFullScaleGyroRange:
 344              	.LFB69:
 170:drivers/MPU6050.c **** 
 171:drivers/MPU6050.c **** /** Set full-scale gyroscope range.
 172:drivers/MPU6050.c ****  * @param range New full-scale gyroscope range value
 173:drivers/MPU6050.c ****  * @see getFullScaleRange()
 174:drivers/MPU6050.c ****  * @see MPU6050_GYRO_FS_250
 175:drivers/MPU6050.c ****  * @see MPU6050_RA_GYRO_CONFIG
 176:drivers/MPU6050.c ****  * @see MPU6050_GCONFIG_FS_SEL_BIT
 177:drivers/MPU6050.c ****  * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 178:drivers/MPU6050.c ****  */
 179:drivers/MPU6050.c **** void MPU6050_setFullScaleGyroRange(uint8_t range) {
 345              		.loc 1 179 0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              	.LVL46:
 350 0174 00B5     		push	{lr}
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0176 83B0     		sub	sp, sp, #12
 354              		.cfi_def_cfa_offset 16
 180:drivers/MPU6050.c ****     IICwriteBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SE
 355              		.loc 1 180 0
 356 0178 0090     		str	r0, [sp]
 357 017a 0223     		movs	r3, #2
 358 017c 0422     		movs	r2, #4
 359 017e 1B21     		movs	r1, #27
 360 0180 D020     		movs	r0, #208
 361              	.LVL47:
 362 0182 FFF7FEFF 		bl	IICwriteBits
 363              	.LVL48:
 181:drivers/MPU6050.c **** }
 364              		.loc 1 181 0
 365 0186 03B0     		add	sp, sp, #12
 366              		.cfi_def_cfa_offset 4
 367              		@ sp needed
 368 0188 5DF804FB 		ldr	pc, [sp], #4
 369              		.cfi_endproc
 370              	.LFE69:
 371              		.size	MPU6050_setFullScaleGyroRange, .-MPU6050_setFullScaleGyroRange
 372              		.align	1
 373              		.global	MPU6050_setFullScaleAccelRange
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 377              		.fpu softvfp
 378              		.type	MPU6050_setFullScaleAccelRange, %function
 379              	MPU6050_setFullScaleAccelRange:
ARM GAS  /tmp/cc0Ev5BU.s 			page 11


 380              	.LFB70:
 182:drivers/MPU6050.c **** 
 183:drivers/MPU6050.c **** /**************************实现函数********************************************
 184:drivers/MPU6050.c **** *函数原型:		void MPU6050_setFullScaleAccelRange(uint8_t range)
 185:drivers/MPU6050.c **** *功　　能:	    设置  MPU6050 加速度计的最大量程
 186:drivers/MPU6050.c **** *******************************************************************************/
 187:drivers/MPU6050.c **** void MPU6050_setFullScaleAccelRange(uint8_t range) {
 381              		.loc 1 187 0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              	.LVL49:
 386 018c 00B5     		push	{lr}
 387              		.cfi_def_cfa_offset 4
 388              		.cfi_offset 14, -4
 389 018e 83B0     		sub	sp, sp, #12
 390              		.cfi_def_cfa_offset 16
 188:drivers/MPU6050.c ****     IICwriteBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS
 391              		.loc 1 188 0
 392 0190 0090     		str	r0, [sp]
 393 0192 0223     		movs	r3, #2
 394 0194 0422     		movs	r2, #4
 395 0196 1C21     		movs	r1, #28
 396 0198 D020     		movs	r0, #208
 397              	.LVL50:
 398 019a FFF7FEFF 		bl	IICwriteBits
 399              	.LVL51:
 189:drivers/MPU6050.c **** }
 400              		.loc 1 189 0
 401 019e 03B0     		add	sp, sp, #12
 402              		.cfi_def_cfa_offset 4
 403              		@ sp needed
 404 01a0 5DF804FB 		ldr	pc, [sp], #4
 405              		.cfi_endproc
 406              	.LFE70:
 407              		.size	MPU6050_setFullScaleAccelRange, .-MPU6050_setFullScaleAccelRange
 408              		.align	1
 409              		.global	MPU6050_setSleepEnabled
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu softvfp
 414              		.type	MPU6050_setSleepEnabled, %function
 415              	MPU6050_setSleepEnabled:
 416              	.LFB71:
 190:drivers/MPU6050.c **** 
 191:drivers/MPU6050.c **** /**************************实现函数********************************************
 192:drivers/MPU6050.c **** *函数原型:		void MPU6050_setSleepEnabled(uint8_t enabled)
 193:drivers/MPU6050.c **** *功　　能:	    设置  MPU6050 是否进入睡眠模式
 194:drivers/MPU6050.c **** 				enabled =1   睡觉
 195:drivers/MPU6050.c **** 			    enabled =0   工作
 196:drivers/MPU6050.c **** *******************************************************************************/
 197:drivers/MPU6050.c **** void MPU6050_setSleepEnabled(uint8_t enabled) {
 417              		.loc 1 197 0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc0Ev5BU.s 			page 12


 421              	.LVL52:
 422 01a4 08B5     		push	{r3, lr}
 423              		.cfi_def_cfa_offset 8
 424              		.cfi_offset 3, -8
 425              		.cfi_offset 14, -4
 198:drivers/MPU6050.c ****     IICwriteBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 426              		.loc 1 198 0
 427 01a6 0346     		mov	r3, r0
 428 01a8 0622     		movs	r2, #6
 429 01aa 6B21     		movs	r1, #107
 430 01ac D020     		movs	r0, #208
 431              	.LVL53:
 432 01ae FFF7FEFF 		bl	IICwriteBit
 433              	.LVL54:
 434 01b2 08BD     		pop	{r3, pc}
 435              		.cfi_endproc
 436              	.LFE71:
 437              		.size	MPU6050_setSleepEnabled, .-MPU6050_setSleepEnabled
 438              		.align	1
 439              		.global	MPU6050_getDeviceID
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 443              		.fpu softvfp
 444              		.type	MPU6050_getDeviceID, %function
 445              	MPU6050_getDeviceID:
 446              	.LFB72:
 199:drivers/MPU6050.c **** }
 200:drivers/MPU6050.c **** 
 201:drivers/MPU6050.c **** /**************************实现函数********************************************
 202:drivers/MPU6050.c **** *函数原型:		uint8_t MPU6050_getDeviceID(void)
 203:drivers/MPU6050.c **** *功　　能:	    读取  MPU6050 WHO_AM_I 标识	 将返回 0x68
 204:drivers/MPU6050.c **** *******************************************************************************/
 205:drivers/MPU6050.c **** uint8_t MPU6050_getDeviceID(void) {
 447              		.loc 1 205 0
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 0, uses_anonymous_args = 0
 451 01b4 10B5     		push	{r4, lr}
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 4, -8
 454              		.cfi_offset 14, -4
 206:drivers/MPU6050.c **** 
 207:drivers/MPU6050.c ****     IICreadBytes(devAddr, MPU6050_RA_WHO_AM_I, 1, buffer);
 455              		.loc 1 207 0
 456 01b6 054C     		ldr	r4, .L40
 457 01b8 04F18403 		add	r3, r4, #132
 458 01bc 0122     		movs	r2, #1
 459 01be 7521     		movs	r1, #117
 460 01c0 D020     		movs	r0, #208
 461 01c2 FFF7FEFF 		bl	IICreadBytes
 462              	.LVL55:
 208:drivers/MPU6050.c ****     return buffer[0];
 209:drivers/MPU6050.c **** }
 463              		.loc 1 209 0
 464 01c6 94F88400 		ldrb	r0, [r4, #132]	@ zero_extendqisi2
 465 01ca 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cc0Ev5BU.s 			page 13


 466              	.L41:
 467              		.align	2
 468              	.L40:
 469 01cc 00000000 		.word	.LANCHOR0
 470              		.cfi_endproc
 471              	.LFE72:
 472              		.size	MPU6050_getDeviceID, .-MPU6050_getDeviceID
 473              		.align	1
 474              		.global	MPU6050_testConnection
 475              		.syntax unified
 476              		.thumb
 477              		.thumb_func
 478              		.fpu softvfp
 479              		.type	MPU6050_testConnection, %function
 480              	MPU6050_testConnection:
 481              	.LFB73:
 210:drivers/MPU6050.c **** 
 211:drivers/MPU6050.c **** /**************************实现函数********************************************
 212:drivers/MPU6050.c **** *函数原型:		uint8_t MPU6050_testConnection(void)
 213:drivers/MPU6050.c **** *功　　能:	    检测MPU6050 是否已经连接
 214:drivers/MPU6050.c **** *******************************************************************************/
 215:drivers/MPU6050.c **** uint8_t MPU6050_testConnection(void) {
 482              		.loc 1 215 0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486 01d0 08B5     		push	{r3, lr}
 487              		.cfi_def_cfa_offset 8
 488              		.cfi_offset 3, -8
 489              		.cfi_offset 14, -4
 216:drivers/MPU6050.c ****    if(MPU6050_getDeviceID() == 0x68)  //0b01101000;
 490              		.loc 1 216 0
 491 01d2 FFF7FEFF 		bl	MPU6050_getDeviceID
 492              	.LVL56:
 217:drivers/MPU6050.c ****    return 1;
 218:drivers/MPU6050.c ****    	else return 0;
 219:drivers/MPU6050.c **** }
 493              		.loc 1 219 0
 494 01d6 6828     		cmp	r0, #104
 495 01d8 14BF     		ite	ne
 496 01da 0020     		movne	r0, #0
 497 01dc 0120     		moveq	r0, #1
 498 01de 08BD     		pop	{r3, pc}
 499              		.cfi_endproc
 500              	.LFE73:
 501              		.size	MPU6050_testConnection, .-MPU6050_testConnection
 502              		.align	1
 503              		.global	MPU6050_setI2CMasterModeEnabled
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 507              		.fpu softvfp
 508              		.type	MPU6050_setI2CMasterModeEnabled, %function
 509              	MPU6050_setI2CMasterModeEnabled:
 510              	.LFB74:
 220:drivers/MPU6050.c **** 
 221:drivers/MPU6050.c **** /**************************实现函数********************************************
ARM GAS  /tmp/cc0Ev5BU.s 			page 14


 222:drivers/MPU6050.c **** *函数原型:		void MPU6050_setI2CMasterModeEnabled(uint8_t enabled)
 223:drivers/MPU6050.c **** *功　　能:	    设置 MPU6050 是否为AUX I2C线的主机
 224:drivers/MPU6050.c **** *******************************************************************************/
 225:drivers/MPU6050.c **** void MPU6050_setI2CMasterModeEnabled(uint8_t enabled) {
 511              		.loc 1 225 0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 0
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515              	.LVL57:
 516 01e0 08B5     		push	{r3, lr}
 517              		.cfi_def_cfa_offset 8
 518              		.cfi_offset 3, -8
 519              		.cfi_offset 14, -4
 226:drivers/MPU6050.c ****   IICwriteBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
 520              		.loc 1 226 0
 521 01e2 0346     		mov	r3, r0
 522 01e4 0522     		movs	r2, #5
 523 01e6 6A21     		movs	r1, #106
 524 01e8 D020     		movs	r0, #208
 525              	.LVL58:
 526 01ea FFF7FEFF 		bl	IICwriteBit
 527              	.LVL59:
 528 01ee 08BD     		pop	{r3, pc}
 529              		.cfi_endproc
 530              	.LFE74:
 531              		.size	MPU6050_setI2CMasterModeEnabled, .-MPU6050_setI2CMasterModeEnabled
 532              		.align	1
 533              		.global	MPU6050_setI2CBypassEnabled
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 537              		.fpu softvfp
 538              		.type	MPU6050_setI2CBypassEnabled, %function
 539              	MPU6050_setI2CBypassEnabled:
 540              	.LFB75:
 227:drivers/MPU6050.c **** }
 228:drivers/MPU6050.c **** 
 229:drivers/MPU6050.c **** /**************************实现函数********************************************
 230:drivers/MPU6050.c **** *函数原型:		void MPU6050_setI2CBypassEnabled(uint8_t enabled)
 231:drivers/MPU6050.c **** *功　　能:	    设置 MPU6050 是否为AUX I2C线的主机
 232:drivers/MPU6050.c **** *******************************************************************************/
 233:drivers/MPU6050.c **** void MPU6050_setI2CBypassEnabled(uint8_t enabled) {
 541              		.loc 1 233 0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              	.LVL60:
 546 01f0 08B5     		push	{r3, lr}
 547              		.cfi_def_cfa_offset 8
 548              		.cfi_offset 3, -8
 549              		.cfi_offset 14, -4
 234:drivers/MPU6050.c ****   IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 550              		.loc 1 234 0
 551 01f2 0346     		mov	r3, r0
 552 01f4 0122     		movs	r2, #1
 553 01f6 3721     		movs	r1, #55
 554 01f8 D020     		movs	r0, #208
ARM GAS  /tmp/cc0Ev5BU.s 			page 15


 555              	.LVL61:
 556 01fa FFF7FEFF 		bl	IICwriteBit
 557              	.LVL62:
 558 01fe 08BD     		pop	{r3, pc}
 559              		.cfi_endproc
 560              	.LFE75:
 561              		.size	MPU6050_setI2CBypassEnabled, .-MPU6050_setI2CBypassEnabled
 562              		.align	1
 563              		.global	MPU6050_Init
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 567              		.fpu softvfp
 568              		.type	MPU6050_Init, %function
 569              	MPU6050_Init:
 570              	.LFB76:
 235:drivers/MPU6050.c **** }
 236:drivers/MPU6050.c **** 
 237:drivers/MPU6050.c **** /**************************实现函数********************************************
 238:drivers/MPU6050.c **** *函数原型:		void MPU6050_initialize(void)
 239:drivers/MPU6050.c **** *功　　能:	    初始化 	MPU6050 以进入可用状态。
 240:drivers/MPU6050.c **** *******************************************************************************/
 241:drivers/MPU6050.c **** void MPU6050_Init(void) {
 571              		.loc 1 241 0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575 0200 08B5     		push	{r3, lr}
 576              		.cfi_def_cfa_offset 8
 577              		.cfi_offset 3, -8
 578              		.cfi_offset 14, -4
 242:drivers/MPU6050.c ****   MPU6050_setClockSource(MPU6050_CLOCK_PLL_YGYRO); //设置时钟
 579              		.loc 1 242 0
 580 0202 0220     		movs	r0, #2
 581 0204 FFF7FEFF 		bl	MPU6050_setClockSource
 582              	.LVL63:
 243:drivers/MPU6050.c ****   MPU6050_setFullScaleGyroRange(MPU6050_GYRO_FS_2000);//陀螺仪最大量程 +-1000度每秒
 583              		.loc 1 243 0
 584 0208 0320     		movs	r0, #3
 585 020a FFF7FEFF 		bl	MPU6050_setFullScaleGyroRange
 586              	.LVL64:
 244:drivers/MPU6050.c ****   MPU6050_setFullScaleAccelRange(MPU6050_ACCEL_FS_2);	//加速度度最大量程 +-2G
 587              		.loc 1 244 0
 588 020e 0020     		movs	r0, #0
 589 0210 FFF7FEFF 		bl	MPU6050_setFullScaleAccelRange
 590              	.LVL65:
 245:drivers/MPU6050.c ****   MPU6050_setSleepEnabled(0); //进入工作状态
 591              		.loc 1 245 0
 592 0214 0020     		movs	r0, #0
 593 0216 FFF7FEFF 		bl	MPU6050_setSleepEnabled
 594              	.LVL66:
 246:drivers/MPU6050.c **** 	MPU6050_setI2CMasterModeEnabled(0);	 //不让MPU6050 控制AUXI2C
 595              		.loc 1 246 0
 596 021a 0020     		movs	r0, #0
 597 021c FFF7FEFF 		bl	MPU6050_setI2CMasterModeEnabled
 598              	.LVL67:
 247:drivers/MPU6050.c **** 	MPU6050_setI2CBypassEnabled(0);	 //主控制器的I2C与	MPU6050的AUXI2C	直通。控制器可以直接访问HMC5883
ARM GAS  /tmp/cc0Ev5BU.s 			page 16


 599              		.loc 1 247 0
 600 0220 0020     		movs	r0, #0
 601 0222 FFF7FEFF 		bl	MPU6050_setI2CBypassEnabled
 602              	.LVL68:
 603 0226 08BD     		pop	{r3, pc}
 604              		.cfi_endproc
 605              	.LFE76:
 606              		.size	MPU6050_Init, .-MPU6050_Init
 607              		.global	__aeabi_i2f
 608              		.global	__aeabi_fmul
 609              		.global	__aeabi_f2iz
 610              		.align	1
 611              		.global	DMP_Init
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 615              		.fpu softvfp
 616              		.type	DMP_Init, %function
 617              	DMP_Init:
 618              	.LFB77:
 248:drivers/MPU6050.c **** }
 249:drivers/MPU6050.c **** 
 250:drivers/MPU6050.c **** 
 251:drivers/MPU6050.c **** 
 252:drivers/MPU6050.c **** 
 253:drivers/MPU6050.c **** /**************************************************************************
 254:drivers/MPU6050.c **** 函数功能：MPU6050内置DMP的初始化
 255:drivers/MPU6050.c **** 入口参数：无
 256:drivers/MPU6050.c **** 返回  值：无
 257:drivers/MPU6050.c **** 作    者：平衡小车之家
 258:drivers/MPU6050.c **** **************************************************************************/
 259:drivers/MPU6050.c **** void DMP_Init(void)
 260:drivers/MPU6050.c **** { 
 619              		.loc 1 260 0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 40
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623 0228 70B5     		push	{r4, r5, r6, lr}
 624              		.cfi_def_cfa_offset 16
 625              		.cfi_offset 4, -16
 626              		.cfi_offset 5, -12
 627              		.cfi_offset 6, -8
 628              		.cfi_offset 14, -4
 629 022a 8AB0     		sub	sp, sp, #40
 630              		.cfi_def_cfa_offset 56
 261:drivers/MPU6050.c ****   u8 temp[1]={0};
 631              		.loc 1 261 0
 632 022c 0AAB     		add	r3, sp, #40
 633 022e 0022     		movs	r2, #0
 634 0230 03F8042D 		strb	r2, [r3, #-4]!
 262:drivers/MPU6050.c ****   i2cRead(0x68,0x75,1,temp);
 635              		.loc 1 262 0
 636 0234 0122     		movs	r2, #1
 637 0236 7521     		movs	r1, #117
 638 0238 6820     		movs	r0, #104
 639 023a FFF7FEFF 		bl	i2cRead
 640              	.LVL69:
ARM GAS  /tmp/cc0Ev5BU.s 			page 17


 263:drivers/MPU6050.c **** 	printf("mpu_set_sensor complete ......\r\n");
 641              		.loc 1 263 0
 642 023e 5748     		ldr	r0, .L73
 643 0240 FFF7FEFF 		bl	puts
 644              	.LVL70:
 264:drivers/MPU6050.c **** 	if(temp[0]!=0x68)NVIC_SystemReset();
 645              		.loc 1 264 0
 646 0244 9DF82430 		ldrb	r3, [sp, #36]	@ zero_extendqisi2
 647 0248 682B     		cmp	r3, #104
 648 024a 04D1     		bne	.L63
 265:drivers/MPU6050.c **** 	if(!mpu_init())
 649              		.loc 1 265 0
 650 024c FFF7FEFF 		bl	mpu_init
 651              	.LVL71:
 652 0250 70B1     		cbz	r0, .L64
 653              	.L50:
 266:drivers/MPU6050.c ****   {
 267:drivers/MPU6050.c **** 	  if(!mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 268:drivers/MPU6050.c **** 	  	 printf("mpu_set_sensor complete ......\r\n");
 269:drivers/MPU6050.c **** 	  if(!mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 270:drivers/MPU6050.c **** 	  	 printf("mpu_configure_fifo complete ......\r\n");
 271:drivers/MPU6050.c **** 	  if(!mpu_set_sample_rate(DEFAULT_MPU_HZ))
 272:drivers/MPU6050.c **** 	  	 printf("mpu_set_sample_rate complete ......\r\n");
 273:drivers/MPU6050.c **** 	  if(!dmp_load_motion_driver_firmware())
 274:drivers/MPU6050.c **** 	  	printf("dmp_load_motion_driver_firmware complete ......\r\n");
 275:drivers/MPU6050.c **** 	  if(!dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation)))
 276:drivers/MPU6050.c **** 	  	 printf("dmp_set_orientation complete ......\r\n");
 277:drivers/MPU6050.c **** 	  if(!dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 278:drivers/MPU6050.c **** 	        DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO |
 279:drivers/MPU6050.c **** 	        DMP_FEATURE_GYRO_CAL))
 280:drivers/MPU6050.c **** 	  	 printf("dmp_enable_feature complete ......\r\n");
 281:drivers/MPU6050.c **** 	  if(!dmp_set_fifo_rate(DEFAULT_MPU_HZ))
 282:drivers/MPU6050.c **** 	  	 printf("dmp_set_fifo_rate complete ......\r\n");
 283:drivers/MPU6050.c **** 	  run_self_test();
 284:drivers/MPU6050.c **** 	  if(!mpu_set_dmp_state(1))
 285:drivers/MPU6050.c **** 	  	 printf("mpu_set_dmp_state complete ......\r\n");
 286:drivers/MPU6050.c ****   }
 287:drivers/MPU6050.c **** }
 654              		.loc 1 287 0
 655 0252 0AB0     		add	sp, sp, #40
 656              		.cfi_remember_state
 657              		.cfi_def_cfa_offset 16
 658              		@ sp needed
 659 0254 70BD     		pop	{r4, r5, r6, pc}
 660              	.L63:
 661              		.cfi_restore_state
 662              	.LBB21:
 663              	.LBB22:
 664              	.LBB23:
 665              	.LBB24:
 666              		.file 2 "/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h"
   1:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  * @version  V4.30
   5:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  * @date     20. October 2015
   6:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  /tmp/cc0Ev5BU.s 			page 18


   7:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
   9:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    All rights reserved.
  10:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****      specific prior written permission.
  20:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    *
  21:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  34:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  35:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  38:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #endif
  45:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  46:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  47:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   @{
  51:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
  52:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  53:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
  54:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
  58:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
  60:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
  62:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  63:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 19


  64:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
  65:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
  69:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
  71:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
  73:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  74:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  75:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
  76:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get Control Register
  77:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               Control Register value
  79:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
  80:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
  82:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
  83:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  84:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
  86:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
  87:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  88:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  89:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
  90:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set Control Register
  91:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
  94:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
  96:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
  98:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
  99:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 100:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 101:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               IPSR Register value
 104:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 105:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 107:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
 108:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 109:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 111:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 112:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 113:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 114:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 115:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get APSR Register
 116:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               APSR Register value
 118:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 119:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
ARM GAS  /tmp/cc0Ev5BU.s 			page 20


 121:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
 122:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 123:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 125:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 126:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 127:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 128:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 129:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 132:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****     \return               xPSR Register value
 133:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 134:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 136:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
 137:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 138:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 140:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 141:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 142:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 143:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 144:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               PSP Register value
 147:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 148:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 150:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   register uint32_t result;
 151:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 152:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 154:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 155:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 156:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 157:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 158:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 162:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 164:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 166:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 167:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 168:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 169:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               MSP Register value
 172:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 173:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 175:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   register uint32_t result;
 176:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 177:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
ARM GAS  /tmp/cc0Ev5BU.s 			page 21


 178:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 179:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 180:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 181:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 182:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 183:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 186:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 188:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 190:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 192:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 193:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 194:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 195:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               Priority Mask value
 198:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 199:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 201:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
 202:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 203:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 205:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 206:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 207:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 208:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 209:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 213:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 215:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 217:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 218:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 219:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 221:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 222:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Enable FIQ
 223:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 226:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 228:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 230:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 231:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 232:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 233:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Disable FIQ
 234:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
ARM GAS  /tmp/cc0Ev5BU.s 			page 22


 235:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 237:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 239:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 241:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 242:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 243:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 244:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get Base Priority
 245:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               Base Priority register value
 247:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 248:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 250:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
 251:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 252:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 254:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 255:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 256:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 257:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 258:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority
 259:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 262:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 264:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 266:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 267:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 268:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 269:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 274:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 276:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 278:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 279:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 280:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 281:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               Fault Mask register value
 284:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 285:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 287:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
 288:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 289:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 291:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
ARM GAS  /tmp/cc0Ev5BU.s 			page 23


 292:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 293:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 294:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 295:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 299:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 301:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 303:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 304:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 306:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 307:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 309:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 310:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Get FPSCR
 311:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 314:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 316:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   uint32_t result;
 318:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 319:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 321:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 323:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   return(result);
 324:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #else
 325:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****    return(0);
 326:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #endif
 327:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 328:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 329:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 330:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 331:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Set FPSCR
 332:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 335:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 337:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 340:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("");
 342:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #endif
 343:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 344:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 345:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 347:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 348:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 24


 349:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 351:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 352:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   Access to dedicated instructions
 355:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   @{
 356:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** */
 357:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 358:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #else
 365:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** #endif
 368:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 369:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 370:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   No Operation
 371:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 373:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 375:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 377:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 378:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 379:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 380:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 383:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 385:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 387:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 388:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 389:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 390:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Wait For Event
 391:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 394:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 396:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 398:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 399:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 400:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 401:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Send Event
 402:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 404:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
ARM GAS  /tmp/cc0Ev5BU.s 			page 25


 406:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 408:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 409:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 410:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 411:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****            after the instruction has been completed.
 415:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 416:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 418:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 420:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 421:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** 
 422:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** /**
 423:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****  */
 427:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** {
 429:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 667              		.loc 2 429 0
 668              		.syntax unified
 669              	@ 429 "/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h" 1
 670 0256 BFF34F8F 		dsb 0xF
 671              	@ 0 "" 2
 672              		.thumb
 673              		.syntax unified
 674              	.LBE24:
 675              	.LBE23:
 676              		.file 3 "/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h"
   1:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**************************************************************************//**
   2:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  * @file     core_cm3.h
   3:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  * @version  V4.30
   5:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  * @date     20. October 2015
   6:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  ******************************************************************************/
   7:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
   9:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    All rights reserved.
  10:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      to endorse or promote products derived from this software without
  19:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      specific prior written permission.
  20:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    *
  21:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARM GAS  /tmp/cc0Ev5BU.s 			page 26


  24:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  34:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  35:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
  40:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  41:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  44:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #include <stdint.h>
  45:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  46:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #ifdef __cplusplus
  47:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  extern "C" {
  48:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
  49:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  50:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
  51:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  54:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  57:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  60:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
  63:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  64:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  65:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*******************************************************************************
  66:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  *                 CMSIS definitions
  67:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  ******************************************************************************/
  68:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
  69:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup Cortex_M3
  70:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
  71:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
  72:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  73:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*  CMSIS CM3 definitions */
  74:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  79:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 27


  81:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  82:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if   defined ( __CC_ARM )
  83:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  87:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  91:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  92:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
  93:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
  96:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
  97:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 102:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 103:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 106:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 107:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 111:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 112:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __packed
 113:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 117:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #else
 118:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #error Unknown compiler
 119:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 120:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 121:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     This core does not support an FPU at all
 123:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** */
 124:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define __FPU_USED       0U
 125:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 126:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if defined ( __CC_ARM )
 127:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 130:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 131:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 135:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 136:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
 137:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  /tmp/cc0Ev5BU.s 			page 28


 138:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 140:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 141:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #if defined __ARMVFP__
 143:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 145:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 146:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 147:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 148:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 150:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 151:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 152:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #if defined __FPU_VFP__
 153:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 155:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 156:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 157:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 160:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 161:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 162:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 163:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 166:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #ifdef __cplusplus
 167:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
 168:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 169:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 170:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 172:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 174:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 177:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #ifdef __cplusplus
 178:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  extern "C" {
 179:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 180:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 181:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* check device defines and use defaults */
 182:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #ifndef __CM3_REV
 184:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 187:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 188:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 192:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 193:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
ARM GAS  /tmp/cc0Ev5BU.s 			page 29


 195:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 197:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 198:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #endif
 202:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 203:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 204:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 205:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 206:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 208:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     \li to specify the access to peripheral variables.
 210:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** */
 212:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #ifdef __cplusplus
 213:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #else
 215:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 217:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 218:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 220:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* following defines should be used for structure members */
 221:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 225:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 227:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 228:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 229:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*******************************************************************************
 230:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  *                 Register Abstraction
 231:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   Core Register contain:
 232:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core Register
 233:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core NVIC Register
 234:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core SCB Register
 235:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core SysTick Register
 236:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core Debug Register
 237:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core MPU Register
 238:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  ******************************************************************************/
 239:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 240:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** */
 243:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 244:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 245:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief      Core Register type definitions.
 248:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 249:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 250:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 251:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
ARM GAS  /tmp/cc0Ev5BU.s 			page 30


 252:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 254:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef union
 255:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 256:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   struct
 257:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
 258:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 260:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 261:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 262:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } APSR_Type;
 267:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 268:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* APSR Register Definitions */
 269:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 272:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 275:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 278:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 281:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 284:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 285:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 286:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 288:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef union
 289:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 290:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   struct
 291:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
 292:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } IPSR_Type;
 297:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 298:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* IPSR Register Definitions */
 299:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 302:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 303:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 304:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 306:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef union
 307:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 308:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   struct
ARM GAS  /tmp/cc0Ev5BU.s 			page 31


 309:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
 310:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 317:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 318:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 319:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } xPSR_Type;
 322:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 323:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* xPSR Register Definitions */
 324:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 327:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 330:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 332:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 333:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 336:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 339:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 342:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 345:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 348:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 349:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 350:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 352:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef union
 353:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 354:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   struct
 355:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
 356:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 359:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } CONTROL_Type;
 362:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 363:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* CONTROL Register Definitions */
 364:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
ARM GAS  /tmp/cc0Ev5BU.s 			page 32


 366:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 367:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 370:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 372:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 373:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 374:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 375:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 376:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 378:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 379:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 380:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 381:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 383:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
 384:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 385:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RSERVED1[24U];
 389:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }  NVIC_Type;
 399:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 400:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 404:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 406:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 407:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 408:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 412:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 413:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 414:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 415:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 416:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 417:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
 418:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 419:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
ARM GAS  /tmp/cc0Ev5BU.s 			page 33


 423:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 431:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 432:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 433:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 438:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } SCB_Type;
 441:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 442:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 446:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 449:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 452:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 455:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 458:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 462:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 465:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 468:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 471:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 473:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 474:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 477:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 34


 480:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 483:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 486:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 488:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 489:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 490:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 494:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 495:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #else
 497:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 500:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 501:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 503:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 505:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 508:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 511:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 514:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 517:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 520:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 523:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB System Control Register Definitions */
 524:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 527:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 530:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 533:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 35


 537:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 540:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 543:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 545:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 546:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 547:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 549:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 552:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 556:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 559:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 560:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 562:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 565:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 568:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 571:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 574:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 577:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 580:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 583:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 586:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 587:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 589:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 592:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
ARM GAS  /tmp/cc0Ev5BU.s 			page 36


 594:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 595:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 599:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 602:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 603:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 604:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 605:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 609:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 612:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 615:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 617:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 619:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 622:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 625:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 628:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 631:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 633:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 634:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 635:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 639:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 640:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 641:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 642:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 644:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
 645:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 646:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #else
ARM GAS  /tmp/cc0Ev5BU.s 			page 37


 651:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
 653:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } SCnSCB_Type;
 654:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 655:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 659:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Auxiliary Control Register Definitions */
 660:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 661:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 664:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 666:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 667:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 670:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 672:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 673:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 674:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 678:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 679:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 680:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 681:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 683:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
 684:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 685:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } SysTick_Type;
 690:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 691:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 695:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 698:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 701:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 704:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 38


 708:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SysTick Current Register Definitions */
 709:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 712:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 716:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 717:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 718:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 719:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 722:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 723:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 724:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 725:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 726:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 730:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 731:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 732:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 733:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 735:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
 736:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 737:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __OM  union
 738:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
 739:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 758:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/cc0Ev5BU.s 			page 39


 765:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } ITM_Type;
 770:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 771:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 773:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 774:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 775:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 779:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 780:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 782:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 785:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 788:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 791:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 794:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 797:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 800:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 803:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 807:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 811:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 815:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 819:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 40


 822:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 825:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 827:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 828:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 829:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 830:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 831:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 832:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 833:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 834:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 835:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 836:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 837:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 838:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
 839:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 840:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 845:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } DWT_Type;
 864:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 865:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT Control Register Definitions */
 866:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 869:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 872:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 875:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 878:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
ARM GAS  /tmp/cc0Ev5BU.s 			page 41


 879:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 881:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 884:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 887:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 888:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 889:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 890:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 893:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 894:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 896:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 899:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 902:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 905:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 908:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 911:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 914:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 917:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 920:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 924:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 928:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 929:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 932:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 42


 936:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 940:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 944:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 945:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 946:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 948:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 951:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 954:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 957:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 959:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 960:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 963:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 966:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 969:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 972:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 974:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 975:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 976:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
 980:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 981:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
 982:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
 983:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
 985:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
 986:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
 987:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
ARM GAS  /tmp/cc0Ev5BU.s 			page 43


 993:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1001:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED4[1U];
1002:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1003:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1008:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } TPI_Type;
1012:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1013:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1016:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1017:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1021:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1025:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1028:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1031:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1034:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1038:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1041:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1043:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1045:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1049:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
ARM GAS  /tmp/cc0Ev5BU.s 			page 44


1050:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1052:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1055:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1058:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1059:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1060:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1061:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1064:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1065:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1067:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1071:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1073:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1075:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1078:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1081:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1084:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1087:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1090:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1093:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1097:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1100:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1101:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1105:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
ARM GAS  /tmp/cc0Ev5BU.s 			page 45


1107:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1108:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1111:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1114:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1115:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1116:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1117:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1120:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1122:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1124:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1127:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1129:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1130:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1132:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
1136:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1137:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1138:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1139:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1141:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
1142:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1143:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } MPU_Type;
1155:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1156:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* MPU Type Register Definitions */
1157:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1160:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1163:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
ARM GAS  /tmp/cc0Ev5BU.s 			page 46


1164:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1166:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* MPU Control Register Definitions */
1167:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1170:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1172:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1173:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1174:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1176:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1179:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1180:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1184:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1187:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1190:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1194:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1197:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1200:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1203:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1206:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1209:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1212:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1214:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1215:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1218:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
ARM GAS  /tmp/cc0Ev5BU.s 			page 47


1221:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
1223:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1224:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1225:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1226:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1229:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
1230:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1231:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1232:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1233:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1235:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** typedef struct
1236:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1237:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** } CoreDebug_Type;
1242:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1243:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1244:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1247:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1250:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1253:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1256:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1259:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1262:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1265:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1268:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1271:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1274:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1277:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
ARM GAS  /tmp/cc0Ev5BU.s 			page 48


1278:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1280:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1284:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1286:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1287:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1288:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1291:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1293:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1294:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1297:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1300:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1301:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1303:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1306:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1309:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1312:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1315:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1318:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1321:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1324:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1327:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1328:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1329:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1330:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1331:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
ARM GAS  /tmp/cc0Ev5BU.s 			page 49


1335:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1336:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1337:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1338:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return           Masked and shifted value.
1342:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** */
1343:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1344:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1345:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1346:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param[in] value  Value of register.
1349:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return           Masked and shifted bit field value.
1350:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** */
1351:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1353:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1355:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1356:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1357:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
1358:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
1361:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1362:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1363:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1373:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1382:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1385:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** #endif
1386:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1387:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*@} */
1388:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1389:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1390:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1391:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /*******************************************************************************
ARM GAS  /tmp/cc0Ev5BU.s 			page 50


1392:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  *                Hardware Abstraction Layer
1393:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   Core Function Interface contains:
1394:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core NVIC Functions
1395:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core SysTick Functions
1396:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core Debug Functions
1397:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   - Core Register Access Functions
1398:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  ******************************************************************************/
1399:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1400:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1401:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** */
1402:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1403:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1404:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1405:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1407:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   @{
1411:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1412:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1413:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1414:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Set Priority Grouping
1415:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            Only values from 0..7 are used.
1418:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1422:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1424:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t reg_value;
1425:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1426:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1427:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1428:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1429:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1431:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1432:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   SCB->AIRCR =  reg_value;
1433:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1434:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1435:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1436:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1437:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Get Priority Grouping
1438:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1440:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1441:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1442:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1443:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1444:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1445:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1446:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1447:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1448:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Enable External Interrupt
ARM GAS  /tmp/cc0Ev5BU.s 			page 51


1449:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1452:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1454:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1455:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1456:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1457:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1458:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1459:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Disable External Interrupt
1460:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1461:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1462:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1463:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1464:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1465:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1466:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1467:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1468:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1469:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1470:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Get Pending Interrupt
1471:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1472:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1473:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return             0  Interrupt status is not pending.
1474:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return             1  Interrupt status is pending.
1475:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1476:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1477:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1478:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1479:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1480:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1481:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1482:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1483:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Set Pending Interrupt
1484:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1485:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1486:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1487:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1488:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1489:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1490:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1491:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1492:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1493:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1494:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Clear Pending Interrupt
1495:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1496:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1498:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1499:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1500:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1501:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1502:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1503:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1504:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1505:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Get Active Interrupt
ARM GAS  /tmp/cc0Ev5BU.s 			page 52


1506:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1507:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1508:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return             0  Interrupt status is not active.
1509:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return             1  Interrupt status is active.
1510:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1511:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1512:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1513:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1514:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1515:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1516:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1517:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1518:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Set Interrupt Priority
1519:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Sets the priority of an interrupt.
1520:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1521:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1522:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]  priority  Priority to set.
1523:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1524:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1525:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1526:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1527:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
1528:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1529:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   }
1530:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   else
1531:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
1532:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1533:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   }
1534:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1535:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1536:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1537:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1538:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Get Interrupt Priority
1539:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Reads the priority of an interrupt.
1540:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1541:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            or negative to specify an internal (core) interrupt.
1542:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1543:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return             Interrupt Priority.
1544:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1545:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1546:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1547:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1548:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1549:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1550:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
1551:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1552:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   }
1553:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   else
1554:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   {
1555:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1556:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   }
1557:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1558:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1559:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1560:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1561:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Encode Priority
1562:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
ARM GAS  /tmp/cc0Ev5BU.s 			page 53


1563:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            preemptive priority value, and subpriority value.
1564:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            In case of a conflict between priority grouping and available
1565:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1566:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1567:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1568:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1569:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1570:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1571:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1572:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1573:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1574:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t PreemptPriorityBits;
1575:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t SubPriorityBits;
1576:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1577:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1578:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1579:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1580:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   return (
1581:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1582:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1583:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****          );
1584:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1585:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1586:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1587:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1588:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   Decode Priority
1589:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1590:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            preemptive priority value and subpriority value.
1591:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            In case of a conflict between priority grouping and available
1592:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1593:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1594:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1595:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1596:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1597:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1598:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1599:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1600:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1601:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t PreemptPriorityBits;
1602:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   uint32_t SubPriorityBits;
1603:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1604:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1605:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1606:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1607:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1608:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1609:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** }
1610:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1611:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** 
1612:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** /**
1613:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \brief   System Reset
1614:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1615:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****  */
1616:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1617:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h **** {
1618:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1619:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****                                                                        buffered write are completed
ARM GAS  /tmp/cc0Ev5BU.s 			page 54


1620:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1621:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 677              		.loc 3 1621 0
 678 025a 5149     		ldr	r1, .L73+4
 679 025c CA68     		ldr	r2, [r1, #12]
 680 025e 02F4E062 		and	r2, r2, #1792
1620:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 681              		.loc 3 1620 0
 682 0262 504B     		ldr	r3, .L73+8
 683 0264 1343     		orrs	r3, r3, r2
 684 0266 CB60     		str	r3, [r1, #12]
 685              	.LBB25:
 686              	.LBB26:
 687              		.loc 2 429 0
 688              		.syntax unified
 689              	@ 429 "/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h" 1
 690 0268 BFF34F8F 		dsb 0xF
 691              	@ 0 "" 2
 692              		.thumb
 693              		.syntax unified
 694              	.L52:
 695              	.LBE26:
 696              	.LBE25:
 697              	.LBB27:
 698              	.LBB28:
 375:/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h **** }
 699              		.loc 2 375 0
 700              		.syntax unified
 701              	@ 375 "/home/enbin/Documents/code/STM/stm32-quadrocopter/cmsis/cmsis_gcc.h" 1
 702 026c 00BF     		nop
 703              	@ 0 "" 2
 704              		.thumb
 705              		.syntax unified
 706 026e FDE7     		b	.L52
 707              	.L64:
 708              	.LBE28:
 709              	.LBE27:
 710              	.LBE22:
 711              	.LBE21:
 267:drivers/MPU6050.c **** 	  	 printf("mpu_set_sensor complete ......\r\n");
 712              		.loc 1 267 0
 713 0270 7820     		movs	r0, #120
 714 0272 FFF7FEFF 		bl	mpu_set_sensors
 715              	.LVL72:
 716 0276 0028     		cmp	r0, #0
 717 0278 39D0     		beq	.L65
 718              	.L54:
 269:drivers/MPU6050.c **** 	  	 printf("mpu_configure_fifo complete ......\r\n");
 719              		.loc 1 269 0
 720 027a 7820     		movs	r0, #120
 721 027c FFF7FEFF 		bl	mpu_configure_fifo
 722              	.LVL73:
 723 0280 0028     		cmp	r0, #0
 724 0282 38D0     		beq	.L66
 725              	.L55:
 271:drivers/MPU6050.c **** 	  	 printf("mpu_set_sample_rate complete ......\r\n");
 726              		.loc 1 271 0
ARM GAS  /tmp/cc0Ev5BU.s 			page 55


 727 0284 C820     		movs	r0, #200
 728 0286 FFF7FEFF 		bl	mpu_set_sample_rate
 729              	.LVL74:
 730 028a 0028     		cmp	r0, #0
 731 028c 37D0     		beq	.L67
 732              	.L56:
 273:drivers/MPU6050.c **** 	  	printf("dmp_load_motion_driver_firmware complete ......\r\n");
 733              		.loc 1 273 0
 734 028e FFF7FEFF 		bl	dmp_load_motion_driver_firmware
 735              	.LVL75:
 736 0292 0028     		cmp	r0, #0
 737 0294 37D0     		beq	.L68
 738              	.L57:
 739              	.LVL76:
 740              	.LBB29:
 741              	.LBB30:
  49:drivers/MPU6050.c ****     scalar |= inv_row_2_scale(mtx + 3) << 3;
 742              		.loc 1 49 0
 743 0296 444C     		ldr	r4, .L73+12
 744 0298 2046     		mov	r0, r4
 745 029a FFF7B1FE 		bl	inv_row_2_scale
 746              	.LVL77:
 747 029e 0546     		mov	r5, r0
 748              	.LVL78:
  50:drivers/MPU6050.c ****     scalar |= inv_row_2_scale(mtx + 6) << 6;
 749              		.loc 1 50 0
 750 02a0 E01C     		adds	r0, r4, #3
 751 02a2 FFF7ADFE 		bl	inv_row_2_scale
 752              	.LVL79:
 753 02a6 0646     		mov	r6, r0
 754              	.LVL80:
  51:drivers/MPU6050.c **** 
 755              		.loc 1 51 0
 756 02a8 A01D     		adds	r0, r4, #6
 757 02aa FFF7A9FE 		bl	inv_row_2_scale
 758              	.LVL81:
 759 02ae 8001     		lsls	r0, r0, #6
 760 02b0 40EAC600 		orr	r0, r0, r6, lsl #3
 761 02b4 2843     		orrs	r0, r0, r5
 762              	.LVL82:
 763              	.LBE30:
 764              	.LBE29:
 275:drivers/MPU6050.c **** 	  	 printf("dmp_set_orientation complete ......\r\n");
 765              		.loc 1 275 0
 766 02b6 80B2     		uxth	r0, r0
 767 02b8 FFF7FEFF 		bl	dmp_set_orientation
 768              	.LVL83:
 769 02bc 38B3     		cbz	r0, .L69
 770              	.L58:
 277:drivers/MPU6050.c **** 	        DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO |
 771              		.loc 1 277 0
 772 02be 40F27310 		movw	r0, #371
 773 02c2 FFF7FEFF 		bl	dmp_enable_feature
 774              	.LVL84:
 775 02c6 30B3     		cbz	r0, .L70
 776              	.L59:
 281:drivers/MPU6050.c **** 	  	 printf("dmp_set_fifo_rate complete ......\r\n");
ARM GAS  /tmp/cc0Ev5BU.s 			page 56


 777              		.loc 1 281 0
 778 02c8 C820     		movs	r0, #200
 779 02ca FFF7FEFF 		bl	dmp_set_fifo_rate
 780              	.LVL85:
 781 02ce 30B3     		cbz	r0, .L71
 782              	.L60:
 783              	.LBB31:
 784              	.LBB32:
  62:drivers/MPU6050.c ****     if (result == 0x7) {
 785              		.loc 1 62 0
 786 02d0 06A9     		add	r1, sp, #24
 787 02d2 03A8     		add	r0, sp, #12
 788 02d4 FFF7FEFF 		bl	mpu_run_self_test
 789              	.LVL86:
  63:drivers/MPU6050.c ****         /* Test passed. We can trust the gyro data here, so let's push it down
 790              		.loc 1 63 0
 791 02d8 0728     		cmp	r0, #7
 792 02da 24D0     		beq	.L72
 793              	.LVL87:
 794              	.L61:
 795              	.LBE32:
 796              	.LBE31:
 284:drivers/MPU6050.c **** 	  	 printf("mpu_set_dmp_state complete ......\r\n");
 797              		.loc 1 284 0
 798 02dc 0120     		movs	r0, #1
 799 02de FFF7FEFF 		bl	mpu_set_dmp_state
 800              	.LVL88:
 801 02e2 0028     		cmp	r0, #0
 802 02e4 B5D1     		bne	.L50
 285:drivers/MPU6050.c ****   }
 803              		.loc 1 285 0
 804 02e6 3148     		ldr	r0, .L73+16
 805 02e8 FFF7FEFF 		bl	puts
 806              	.LVL89:
 807              		.loc 1 287 0
 808 02ec B1E7     		b	.L50
 809              	.L65:
 268:drivers/MPU6050.c **** 	  if(!mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 810              		.loc 1 268 0
 811 02ee 2B48     		ldr	r0, .L73
 812 02f0 FFF7FEFF 		bl	puts
 813              	.LVL90:
 814 02f4 C1E7     		b	.L54
 815              	.L66:
 270:drivers/MPU6050.c **** 	  if(!mpu_set_sample_rate(DEFAULT_MPU_HZ))
 816              		.loc 1 270 0
 817 02f6 2E48     		ldr	r0, .L73+20
 818 02f8 FFF7FEFF 		bl	puts
 819              	.LVL91:
 820 02fc C2E7     		b	.L55
 821              	.L67:
 272:drivers/MPU6050.c **** 	  if(!dmp_load_motion_driver_firmware())
 822              		.loc 1 272 0
 823 02fe 2D48     		ldr	r0, .L73+24
 824 0300 FFF7FEFF 		bl	puts
 825              	.LVL92:
 826 0304 C3E7     		b	.L56
ARM GAS  /tmp/cc0Ev5BU.s 			page 57


 827              	.L68:
 274:drivers/MPU6050.c **** 	  if(!dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation)))
 828              		.loc 1 274 0
 829 0306 2C48     		ldr	r0, .L73+28
 830 0308 FFF7FEFF 		bl	puts
 831              	.LVL93:
 832 030c C3E7     		b	.L57
 833              	.L69:
 276:drivers/MPU6050.c **** 	  if(!dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 834              		.loc 1 276 0
 835 030e 2B48     		ldr	r0, .L73+32
 836 0310 FFF7FEFF 		bl	puts
 837              	.LVL94:
 838 0314 D3E7     		b	.L58
 839              	.L70:
 280:drivers/MPU6050.c **** 	  if(!dmp_set_fifo_rate(DEFAULT_MPU_HZ))
 840              		.loc 1 280 0
 841 0316 2A48     		ldr	r0, .L73+36
 842 0318 FFF7FEFF 		bl	puts
 843              	.LVL95:
 844 031c D4E7     		b	.L59
 845              	.L71:
 282:drivers/MPU6050.c **** 	  run_self_test();
 846              		.loc 1 282 0
 847 031e 2948     		ldr	r0, .L73+40
 848 0320 FFF7FEFF 		bl	puts
 849              	.LVL96:
 850 0324 D4E7     		b	.L60
 851              	.LVL97:
 852              	.L72:
 853              	.LBB35:
 854              	.LBB34:
 855              	.LBB33:
  69:drivers/MPU6050.c ****         gyro[0] = (long)(gyro[0] * sens);
 856              		.loc 1 69 0
 857 0326 02A8     		add	r0, sp, #8
 858              	.LVL98:
 859 0328 FFF7FEFF 		bl	mpu_get_gyro_sens
 860              	.LVL99:
  70:drivers/MPU6050.c ****         gyro[1] = (long)(gyro[1] * sens);
 861              		.loc 1 70 0
 862 032c 029C     		ldr	r4, [sp, #8]	@ float
 863 032e 0398     		ldr	r0, [sp, #12]
 864 0330 FFF7FEFF 		bl	__aeabi_i2f
 865              	.LVL100:
 866 0334 2146     		mov	r1, r4
 867 0336 FFF7FEFF 		bl	__aeabi_fmul
 868              	.LVL101:
 869 033a FFF7FEFF 		bl	__aeabi_f2iz
 870              	.LVL102:
 871 033e 0390     		str	r0, [sp, #12]
  71:drivers/MPU6050.c ****         gyro[2] = (long)(gyro[2] * sens);
 872              		.loc 1 71 0
 873 0340 0498     		ldr	r0, [sp, #16]
 874 0342 FFF7FEFF 		bl	__aeabi_i2f
 875              	.LVL103:
 876 0346 2146     		mov	r1, r4
ARM GAS  /tmp/cc0Ev5BU.s 			page 58


 877 0348 FFF7FEFF 		bl	__aeabi_fmul
 878              	.LVL104:
 879 034c FFF7FEFF 		bl	__aeabi_f2iz
 880              	.LVL105:
 881 0350 0490     		str	r0, [sp, #16]
  72:drivers/MPU6050.c ****         dmp_set_gyro_bias(gyro);
 882              		.loc 1 72 0
 883 0352 0598     		ldr	r0, [sp, #20]
 884 0354 FFF7FEFF 		bl	__aeabi_i2f
 885              	.LVL106:
 886 0358 2146     		mov	r1, r4
 887 035a FFF7FEFF 		bl	__aeabi_fmul
 888              	.LVL107:
 889 035e FFF7FEFF 		bl	__aeabi_f2iz
 890              	.LVL108:
 891 0362 0590     		str	r0, [sp, #20]
  73:drivers/MPU6050.c ****         mpu_get_accel_sens(&accel_sens);
 892              		.loc 1 73 0
 893 0364 03A8     		add	r0, sp, #12
 894 0366 FFF7FEFF 		bl	dmp_set_gyro_bias
 895              	.LVL109:
  74:drivers/MPU6050.c ****         accel[0] *= accel_sens;
 896              		.loc 1 74 0
 897 036a 0DF10600 		add	r0, sp, #6
 898 036e FFF7FEFF 		bl	mpu_get_accel_sens
 899              	.LVL110:
  75:drivers/MPU6050.c ****         accel[1] *= accel_sens;
 900              		.loc 1 75 0
 901 0372 BDF80630 		ldrh	r3, [sp, #6]
 902 0376 069A     		ldr	r2, [sp, #24]
 903 0378 03FB02F2 		mul	r2, r3, r2
 904 037c 0692     		str	r2, [sp, #24]
  76:drivers/MPU6050.c ****         accel[2] *= accel_sens;
 905              		.loc 1 76 0
 906 037e 079A     		ldr	r2, [sp, #28]
 907 0380 03FB02F2 		mul	r2, r3, r2
 908 0384 0792     		str	r2, [sp, #28]
  77:drivers/MPU6050.c ****         dmp_set_accel_bias(accel);
 909              		.loc 1 77 0
 910 0386 089A     		ldr	r2, [sp, #32]
 911 0388 03FB02F3 		mul	r3, r3, r2
 912 038c 0893     		str	r3, [sp, #32]
  78:drivers/MPU6050.c **** 		printf("setting bias succesfully ......\r\n");
 913              		.loc 1 78 0
 914 038e 06A8     		add	r0, sp, #24
 915 0390 FFF7FEFF 		bl	dmp_set_accel_bias
 916              	.LVL111:
  79:drivers/MPU6050.c ****     }
 917              		.loc 1 79 0
 918 0394 0C48     		ldr	r0, .L73+44
 919 0396 FFF7FEFF 		bl	puts
 920              	.LVL112:
 921 039a 9FE7     		b	.L61
 922              	.L74:
 923              		.align	2
 924              	.L73:
 925 039c 00000000 		.word	.LC0
ARM GAS  /tmp/cc0Ev5BU.s 			page 59


 926 03a0 00ED00E0 		.word	-536810240
 927 03a4 0400FA05 		.word	100270084
 928 03a8 00000000 		.word	.LANCHOR1
 929 03ac 34010000 		.word	.LC8
 930 03b0 20000000 		.word	.LC1
 931 03b4 44000000 		.word	.LC2
 932 03b8 6C000000 		.word	.LC3
 933 03bc A0000000 		.word	.LC4
 934 03c0 C8000000 		.word	.LC5
 935 03c4 EC000000 		.word	.LC6
 936 03c8 10010000 		.word	.LC7
 937              	.LBE33:
 938              	.LBE34:
 939              	.LBE35:
 940              		.cfi_endproc
 941              	.LFE77:
 942              		.size	DMP_Init, .-DMP_Init
 943              		.global	__aeabi_fadd
 944              		.global	__aeabi_f2d
 945              		.global	__aeabi_dmul
 946              		.global	__aeabi_d2f
 947              		.align	1
 948              		.global	Read_DMP
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 952              		.fpu softvfp
 953              		.type	Read_DMP, %function
 954              	Read_DMP:
 955              	.LFB78:
 288:drivers/MPU6050.c **** /**************************************************************************
 289:drivers/MPU6050.c **** 函数功能：读取MPU6050内置DMP的姿态信息
 290:drivers/MPU6050.c **** 入口参数：无
 291:drivers/MPU6050.c **** 返回  值：无
 292:drivers/MPU6050.c **** 作    者：平衡小车之家
 293:drivers/MPU6050.c **** **************************************************************************/
 294:drivers/MPU6050.c **** void Read_DMP(void)
 295:drivers/MPU6050.c **** {	
 956              		.loc 1 295 0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 24
 959              		@ frame_needed = 0, uses_anonymous_args = 0
 960 03cc 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 961              		.cfi_def_cfa_offset 28
 962              		.cfi_offset 4, -28
 963              		.cfi_offset 5, -24
 964              		.cfi_offset 6, -20
 965              		.cfi_offset 7, -16
 966              		.cfi_offset 8, -12
 967              		.cfi_offset 9, -8
 968              		.cfi_offset 14, -4
 969 03d0 89B0     		sub	sp, sp, #36
 970              		.cfi_def_cfa_offset 64
 296:drivers/MPU6050.c ****   unsigned long sensor_timestamp;
 297:drivers/MPU6050.c **** 	unsigned char more;
 298:drivers/MPU6050.c **** 	long quat[4];
 299:drivers/MPU6050.c **** 		dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors, &more);		
ARM GAS  /tmp/cc0Ev5BU.s 			page 60


 971              		.loc 1 299 0
 972 03d2 334C     		ldr	r4, .L78+8
 973 03d4 0DF11B03 		add	r3, sp, #27
 974 03d8 0193     		str	r3, [sp, #4]
 975 03da 04F1A203 		add	r3, r4, #162
 976 03de 0093     		str	r3, [sp]
 977 03e0 07AB     		add	r3, sp, #28
 978 03e2 02AA     		add	r2, sp, #8
 979 03e4 04F19401 		add	r1, r4, #148
 980 03e8 04F19C00 		add	r0, r4, #156
 981 03ec FFF7FEFF 		bl	dmp_read_fifo
 982              	.LVL113:
 300:drivers/MPU6050.c **** 		if (sensors & INV_WXYZ_QUAT )
 983              		.loc 1 300 0
 984 03f0 B4F8A230 		ldrh	r3, [r4, #162]
 985 03f4 13F4807F 		tst	r3, #256
 986 03f8 4BD0     		beq	.L75
 301:drivers/MPU6050.c **** 		{    
 302:drivers/MPU6050.c **** 			q0=quat[0] / q30;
 987              		.loc 1 302 0
 988 03fa 0298     		ldr	r0, [sp, #8]
 989 03fc FFF7FEFF 		bl	__aeabi_i2f
 990              	.LVL114:
 991 0400 4FF04251 		mov	r1, #813694976
 992 0404 FFF7FEFF 		bl	__aeabi_fmul
 993              	.LVL115:
 994 0408 0546     		mov	r5, r0
 995 040a 264B     		ldr	r3, .L78+12
 996 040c D860     		str	r0, [r3, #12]	@ float
 303:drivers/MPU6050.c **** 			q1=quat[1] / q30;
 997              		.loc 1 303 0
 998 040e 0398     		ldr	r0, [sp, #12]
 999 0410 FFF7FEFF 		bl	__aeabi_i2f
 1000              	.LVL116:
 1001 0414 4FF04251 		mov	r1, #813694976
 1002 0418 FFF7FEFF 		bl	__aeabi_fmul
 1003              	.LVL117:
 1004 041c 8146     		mov	r9, r0
 1005 041e C4F8A400 		str	r0, [r4, #164]	@ float
 304:drivers/MPU6050.c **** 			q2=quat[2] / q30;
 1006              		.loc 1 304 0
 1007 0422 049E     		ldr	r6, [sp, #16]
 1008 0424 3046     		mov	r0, r6
 1009 0426 FFF7FEFF 		bl	__aeabi_i2f
 1010              	.LVL118:
 1011 042a 4FF04251 		mov	r1, #813694976
 1012 042e FFF7FEFF 		bl	__aeabi_fmul
 1013              	.LVL119:
 1014 0432 0746     		mov	r7, r0
 1015 0434 C4F8A800 		str	r0, [r4, #168]	@ float
 305:drivers/MPU6050.c **** 			q3=quat[3] / q30;
 1016              		.loc 1 305 0
 1017 0438 0598     		ldr	r0, [sp, #20]
 1018 043a FFF7FEFF 		bl	__aeabi_i2f
 1019              	.LVL120:
 1020 043e 4FF04251 		mov	r1, #813694976
 1021 0442 FFF7FEFF 		bl	__aeabi_fmul
ARM GAS  /tmp/cc0Ev5BU.s 			page 61


 1022              	.LVL121:
 1023 0446 8046     		mov	r8, r0
 1024 0448 C4F8AC00 		str	r0, [r4, #172]	@ float
 306:drivers/MPU6050.c **** 			Pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3; 	
 1025              		.loc 1 306 0
 1026 044c 4FF04041 		mov	r1, #-1073741824
 1027 0450 4846     		mov	r0, r9
 1028 0452 FFF7FEFF 		bl	__aeabi_fmul
 1029              	.LVL122:
 1030 0456 4146     		mov	r1, r8
 1031 0458 FFF7FEFF 		bl	__aeabi_fmul
 1032              	.LVL123:
 1033 045c 8046     		mov	r8, r0
 1034 045e 2946     		mov	r1, r5
 1035 0460 2846     		mov	r0, r5
 1036 0462 FFF7FEFF 		bl	__aeabi_fadd
 1037              	.LVL124:
 1038 0466 3946     		mov	r1, r7
 1039 0468 FFF7FEFF 		bl	__aeabi_fmul
 1040              	.LVL125:
 1041 046c 0146     		mov	r1, r0
 1042 046e 4046     		mov	r0, r8
 1043 0470 FFF7FEFF 		bl	__aeabi_fadd
 1044              	.LVL126:
 1045 0474 FFF7FEFF 		bl	__aeabi_f2d
 1046              	.LVL127:
 1047 0478 FFF7FEFF 		bl	asin
 1048              	.LVL128:
 1049 047c 06A3     		adr	r3, .L78
 1050 047e D3E90023 		ldrd	r2, [r3]
 1051 0482 FFF7FEFF 		bl	__aeabi_dmul
 1052              	.LVL129:
 1053 0486 FFF7FEFF 		bl	__aeabi_d2f
 1054              	.LVL130:
 1055 048a C4F8B000 		str	r0, [r4, #176]	@ float
 307:drivers/MPU6050.c ****       iPitch = quat[2];
 1056              		.loc 1 307 0
 1057 048e A4F8B460 		strh	r6, [r4, #180]	@ movhi
 1058              	.L75:
 308:drivers/MPU6050.c **** 		}
 309:drivers/MPU6050.c **** 
 310:drivers/MPU6050.c **** }
 1059              		.loc 1 310 0
 1060 0492 09B0     		add	sp, sp, #36
 1061              		.cfi_def_cfa_offset 28
 1062              		@ sp needed
 1063 0494 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1064              	.L79:
 1065              		.align	3
 1066              	.L78:
 1067 0498 66666666 		.word	1717986918
 1068 049c 66A64C40 		.word	1078765158
 1069 04a0 00000000 		.word	.LANCHOR0
 1070 04a4 00000000 		.word	.LANCHOR1
 1071              		.cfi_endproc
 1072              	.LFE78:
 1073              		.size	Read_DMP, .-Read_DMP
ARM GAS  /tmp/cc0Ev5BU.s 			page 62


 1074              		.global	__aeabi_fcmpgt
 1075              		.global	__aeabi_fsub
 1076              		.global	__aeabi_fdiv
 1077              		.global	__aeabi_dadd
 1078              		.align	1
 1079              		.global	Read_Temperature
 1080              		.syntax unified
 1081              		.thumb
 1082              		.thumb_func
 1083              		.fpu softvfp
 1084              		.type	Read_Temperature, %function
 1085              	Read_Temperature:
 1086              	.LFB79:
 311:drivers/MPU6050.c **** /**************************************************************************
 312:drivers/MPU6050.c **** 函数功能：读取MPU6050内置温度传感器数据
 313:drivers/MPU6050.c **** 入口参数：无
 314:drivers/MPU6050.c **** 返回  值：摄氏温度
 315:drivers/MPU6050.c **** 作    者：平衡小车之家
 316:drivers/MPU6050.c **** **************************************************************************/
 317:drivers/MPU6050.c **** int Read_Temperature(void)
 318:drivers/MPU6050.c **** {	   
 1087              		.loc 1 318 0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091 04a8 10B5     		push	{r4, lr}
 1092              		.cfi_def_cfa_offset 8
 1093              		.cfi_offset 4, -8
 1094              		.cfi_offset 14, -4
 319:drivers/MPU6050.c **** 	  float Temp;
 320:drivers/MPU6050.c **** 	  Temp=(I2C_ReadOneByte(devAddr,MPU6050_RA_TEMP_OUT_H)<<8)+I2C_ReadOneByte(devAddr,MPU6050_RA_TEMP
 1095              		.loc 1 320 0
 1096 04aa 4121     		movs	r1, #65
 1097 04ac D020     		movs	r0, #208
 1098 04ae FFF7FEFF 		bl	I2C_ReadOneByte
 1099              	.LVL131:
 1100 04b2 0446     		mov	r4, r0
 1101 04b4 4221     		movs	r1, #66
 1102 04b6 D020     		movs	r0, #208
 1103 04b8 FFF7FEFF 		bl	I2C_ReadOneByte
 1104              	.LVL132:
 1105 04bc 00EB0420 		add	r0, r0, r4, lsl #8
 1106 04c0 FFF7FEFF 		bl	__aeabi_i2f
 1107              	.LVL133:
 1108 04c4 0446     		mov	r4, r0
 1109              	.LVL134:
 321:drivers/MPU6050.c **** 		if(Temp>32768) Temp-=65536;
 1110              		.loc 1 321 0
 1111 04c6 4FF08E41 		mov	r1, #1191182336
 1112 04ca FFF7FEFF 		bl	__aeabi_fcmpgt
 1113              	.LVL135:
 1114 04ce 28B1     		cbz	r0, .L81
 1115              		.loc 1 321 0 is_stmt 0 discriminator 1
 1116 04d0 4FF08F41 		mov	r1, #1199570944
 1117 04d4 2046     		mov	r0, r4
 1118 04d6 FFF7FEFF 		bl	__aeabi_fsub
 1119              	.LVL136:
ARM GAS  /tmp/cc0Ev5BU.s 			page 63


 1120 04da 0446     		mov	r4, r0
 1121              	.LVL137:
 1122              	.L81:
 322:drivers/MPU6050.c **** 		Temp=(36.53+Temp/340)*10;
 1123              		.loc 1 322 0 is_stmt 1
 1124 04dc 0C49     		ldr	r1, .L85+8
 1125 04de 2046     		mov	r0, r4
 1126 04e0 FFF7FEFF 		bl	__aeabi_fdiv
 1127              	.LVL138:
 1128 04e4 FFF7FEFF 		bl	__aeabi_f2d
 1129              	.LVL139:
 1130 04e8 07A3     		adr	r3, .L85
 1131 04ea D3E90023 		ldrd	r2, [r3]
 1132 04ee FFF7FEFF 		bl	__aeabi_dadd
 1133              	.LVL140:
 1134 04f2 0022     		movs	r2, #0
 1135 04f4 074B     		ldr	r3, .L85+12
 1136 04f6 FFF7FEFF 		bl	__aeabi_dmul
 1137              	.LVL141:
 1138 04fa FFF7FEFF 		bl	__aeabi_d2f
 1139              	.LVL142:
 323:drivers/MPU6050.c **** 	  return (int)Temp;
 1140              		.loc 1 323 0
 1141 04fe FFF7FEFF 		bl	__aeabi_f2iz
 1142              	.LVL143:
 324:drivers/MPU6050.c **** }
 1143              		.loc 1 324 0
 1144 0502 10BD     		pop	{r4, pc}
 1145              	.L86:
 1146 0504 AFF30080 		.align	3
 1147              	.L85:
 1148 0508 A4703D0A 		.word	171798692
 1149 050c D7434240 		.word	1078084567
 1150 0510 0000AA43 		.word	1135214592
 1151 0514 00002440 		.word	1076101120
 1152              		.cfi_endproc
 1153              	.LFE79:
 1154              		.size	Read_Temperature, .-Read_Temperature
 1155              		.global	Gz_offset
 1156              		.global	Gy_offset
 1157              		.global	Gx_offset
 1158              		.global	MPU6050_FIFO
 1159              		.global	buffer
 1160              		.global	q3
 1161              		.global	q2
 1162              		.global	q1
 1163              		.global	q0
 1164              		.global	iPitch
 1165              		.global	Pitch
 1166              		.global	sensors
 1167              		.global	accel
 1168              		.global	gyro
 1169              		.data
 1170              		.align	2
 1171              		.set	.LANCHOR1,. + 0
 1172              		.type	gyro_orientation, %object
 1173              		.size	gyro_orientation, 9
ARM GAS  /tmp/cc0Ev5BU.s 			page 64


 1174              	gyro_orientation:
 1175 0000 FF       		.byte	-1
 1176 0001 00       		.byte	0
 1177 0002 00       		.byte	0
 1178 0003 00       		.byte	0
 1179 0004 FF       		.byte	-1
 1180 0005 00       		.byte	0
 1181 0006 00       		.byte	0
 1182 0007 00       		.byte	0
 1183 0008 01       		.byte	1
 1184 0009 000000   		.space	3
 1185              		.type	q0, %object
 1186              		.size	q0, 4
 1187              	q0:
 1188 000c 0000803F 		.word	1065353216
 1189              		.bss
 1190              		.align	2
 1191              		.set	.LANCHOR0,. + 0
 1192              		.type	MPU6050_FIFO, %object
 1193              		.size	MPU6050_FIFO, 132
 1194              	MPU6050_FIFO:
 1195 0000 00000000 		.space	132
 1195      00000000 
 1195      00000000 
 1195      00000000 
 1195      00000000 
 1196              		.type	buffer, %object
 1197              		.size	buffer, 14
 1198              	buffer:
 1199 0084 00000000 		.space	14
 1199      00000000 
 1199      00000000 
 1199      0000
 1200 0092 0000     		.space	2
 1201              		.type	accel, %object
 1202              		.size	accel, 6
 1203              	accel:
 1204 0094 00000000 		.space	6
 1204      0000
 1205 009a 0000     		.space	2
 1206              		.type	gyro, %object
 1207              		.size	gyro, 6
 1208              	gyro:
 1209 009c 00000000 		.space	6
 1209      0000
 1210              		.type	sensors, %object
 1211              		.size	sensors, 2
 1212              	sensors:
 1213 00a2 0000     		.space	2
 1214              		.type	q1, %object
 1215              		.size	q1, 4
 1216              	q1:
 1217 00a4 00000000 		.space	4
 1218              		.type	q2, %object
 1219              		.size	q2, 4
 1220              	q2:
 1221 00a8 00000000 		.space	4
ARM GAS  /tmp/cc0Ev5BU.s 			page 65


 1222              		.type	q3, %object
 1223              		.size	q3, 4
 1224              	q3:
 1225 00ac 00000000 		.space	4
 1226              		.type	Pitch, %object
 1227              		.size	Pitch, 4
 1228              	Pitch:
 1229 00b0 00000000 		.space	4
 1230              		.type	iPitch, %object
 1231              		.size	iPitch, 2
 1232              	iPitch:
 1233 00b4 0000     		.space	2
 1234              		.type	Gz_offset, %object
 1235              		.size	Gz_offset, 2
 1236              	Gz_offset:
 1237 00b6 0000     		.space	2
 1238              		.type	Gy_offset, %object
 1239              		.size	Gy_offset, 2
 1240              	Gy_offset:
 1241 00b8 0000     		.space	2
 1242              		.type	Gx_offset, %object
 1243              		.size	Gx_offset, 2
 1244              	Gx_offset:
 1245 00ba 0000     		.space	2
 1246              		.section	.rodata.str1.4,"aMS",%progbits,1
 1247              		.align	2
 1248              	.LC0:
 1249 0000 6D70755F 		.ascii	"mpu_set_sensor complete ......\015\000"
 1249      7365745F 
 1249      73656E73 
 1249      6F722063 
 1249      6F6D706C 
 1250              	.LC1:
 1251 0020 6D70755F 		.ascii	"mpu_configure_fifo complete ......\015\000"
 1251      636F6E66 
 1251      69677572 
 1251      655F6669 
 1251      666F2063 
 1252              	.LC2:
 1253 0044 6D70755F 		.ascii	"mpu_set_sample_rate complete ......\015\000"
 1253      7365745F 
 1253      73616D70 
 1253      6C655F72 
 1253      61746520 
 1254 0069 000000   		.space	3
 1255              	.LC3:
 1256 006c 646D705F 		.ascii	"dmp_load_motion_driver_firmware complete ......\015"
 1256      6C6F6164 
 1256      5F6D6F74 
 1256      696F6E5F 
 1256      64726976 
 1257 009c 00       		.ascii	"\000"
 1258 009d 000000   		.space	3
 1259              	.LC4:
 1260 00a0 646D705F 		.ascii	"dmp_set_orientation complete ......\015\000"
 1260      7365745F 
 1260      6F726965 
ARM GAS  /tmp/cc0Ev5BU.s 			page 66


 1260      6E746174 
 1260      696F6E20 
 1261 00c5 000000   		.space	3
 1262              	.LC5:
 1263 00c8 646D705F 		.ascii	"dmp_enable_feature complete ......\015\000"
 1263      656E6162 
 1263      6C655F66 
 1263      65617475 
 1263      72652063 
 1264              	.LC6:
 1265 00ec 646D705F 		.ascii	"dmp_set_fifo_rate complete ......\015\000"
 1265      7365745F 
 1265      6669666F 
 1265      5F726174 
 1265      6520636F 
 1266 010f 00       		.space	1
 1267              	.LC7:
 1268 0110 73657474 		.ascii	"setting bias succesfully ......\015\000"
 1268      696E6720 
 1268      62696173 
 1268      20737563 
 1268      63657366 
 1269 0131 000000   		.space	3
 1270              	.LC8:
 1271 0134 6D70755F 		.ascii	"mpu_set_dmp_state complete ......\015\000"
 1271      7365745F 
 1271      646D705F 
 1271      73746174 
 1271      6520636F 
 1272              		.text
 1273              	.Letext0:
 1274              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1275              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1276              		.file 6 "/home/enbin/Documents/code/STM/stm32-quadrocopter/lib/inc/system_stm32f10x.h"
 1277              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 1278              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 1279              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.1.1/include/stddef.h"
 1280              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 1281              		.file 11 "/usr/arm-none-eabi/include/stdlib.h"
 1282              		.file 12 "/usr/arm-none-eabi/include/math.h"
 1283              		.file 13 "/usr/arm-none-eabi/include/sys/errno.h"
 1284              		.file 14 "drivers/MPU6050.h"
 1285              		.file 15 "drivers/IOI2C.h"
 1286              		.file 16 "/home/enbin/Documents/code/STM/stm32-quadrocopter/drivers/inv_mpu_dmp_motion_driver.h"
 1287              		.file 17 "/home/enbin/Documents/code/STM/stm32-quadrocopter/drivers/inv_mpu.h"
 1288              		.file 18 "/home/enbin/Documents/code/STM/stm32-quadrocopter/lib/inc/stm32f10x.h"
 1289              		.file 19 "<built-in>"
 1290              		.section	.debug_info,"",%progbits
 1291              	.Ldebug_info0:
 1292 0000 A5150000 		.4byte	0x15a5
 1293 0004 0400     		.2byte	0x4
 1294 0006 00000000 		.4byte	.Ldebug_abbrev0
 1295 000a 04       		.byte	0x4
 1296 000b 01       		.uleb128 0x1
 1297 000c 60030000 		.4byte	.LASF219
 1298 0010 01       		.byte	0x1
 1299 0011 00000000 		.4byte	.LASF220
ARM GAS  /tmp/cc0Ev5BU.s 			page 67


 1300 0015 E3000000 		.4byte	.LASF221
 1301 0019 00000000 		.4byte	.Ltext0
 1302 001d 18050000 		.4byte	.Letext0-.Ltext0
 1303 0021 00000000 		.4byte	.Ldebug_line0
 1304 0025 02       		.uleb128 0x2
 1305 0026 08       		.byte	0x8
 1306 0027 04       		.byte	0x4
 1307 0028 AF050000 		.4byte	.LASF0
 1308 002c 02       		.uleb128 0x2
 1309 002d 04       		.byte	0x4
 1310 002e 04       		.byte	0x4
 1311 002f 9A090000 		.4byte	.LASF1
 1312 0033 02       		.uleb128 0x2
 1313 0034 01       		.byte	0x1
 1314 0035 06       		.byte	0x6
 1315 0036 89020000 		.4byte	.LASF2
 1316 003a 03       		.uleb128 0x3
 1317 003b 33000000 		.4byte	0x33
 1318 003f 04       		.uleb128 0x4
 1319 0040 54010000 		.4byte	.LASF4
 1320 0044 04       		.byte	0x4
 1321 0045 1D       		.byte	0x1d
 1322 0046 4A000000 		.4byte	0x4a
 1323 004a 02       		.uleb128 0x2
 1324 004b 01       		.byte	0x1
 1325 004c 08       		.byte	0x8
 1326 004d D0020000 		.4byte	.LASF3
 1327 0051 04       		.uleb128 0x4
 1328 0052 A4070000 		.4byte	.LASF5
 1329 0056 04       		.byte	0x4
 1330 0057 29       		.byte	0x29
 1331 0058 5C000000 		.4byte	0x5c
 1332 005c 02       		.uleb128 0x2
 1333 005d 02       		.byte	0x2
 1334 005e 05       		.byte	0x5
 1335 005f 78080000 		.4byte	.LASF6
 1336 0063 04       		.uleb128 0x4
 1337 0064 EA030000 		.4byte	.LASF7
 1338 0068 04       		.byte	0x4
 1339 0069 2B       		.byte	0x2b
 1340 006a 6E000000 		.4byte	0x6e
 1341 006e 02       		.uleb128 0x2
 1342 006f 02       		.byte	0x2
 1343 0070 07       		.byte	0x7
 1344 0071 01020000 		.4byte	.LASF8
 1345 0075 04       		.uleb128 0x4
 1346 0076 D5090000 		.4byte	.LASF9
 1347 007a 04       		.byte	0x4
 1348 007b 3F       		.byte	0x3f
 1349 007c 80000000 		.4byte	0x80
 1350 0080 02       		.uleb128 0x2
 1351 0081 04       		.byte	0x4
 1352 0082 05       		.byte	0x5
 1353 0083 B3010000 		.4byte	.LASF10
 1354 0087 04       		.uleb128 0x4
 1355 0088 59050000 		.4byte	.LASF11
 1356 008c 04       		.byte	0x4
ARM GAS  /tmp/cc0Ev5BU.s 			page 68


 1357 008d 41       		.byte	0x41
 1358 008e 92000000 		.4byte	0x92
 1359 0092 02       		.uleb128 0x2
 1360 0093 04       		.byte	0x4
 1361 0094 07       		.byte	0x7
 1362 0095 B4040000 		.4byte	.LASF12
 1363 0099 02       		.uleb128 0x2
 1364 009a 08       		.byte	0x8
 1365 009b 05       		.byte	0x5
 1366 009c 74050000 		.4byte	.LASF13
 1367 00a0 02       		.uleb128 0x2
 1368 00a1 08       		.byte	0x8
 1369 00a2 07       		.byte	0x7
 1370 00a3 05070000 		.4byte	.LASF14
 1371 00a7 05       		.uleb128 0x5
 1372 00a8 04       		.byte	0x4
 1373 00a9 05       		.byte	0x5
 1374 00aa 696E7400 		.ascii	"int\000"
 1375 00ae 02       		.uleb128 0x2
 1376 00af 04       		.byte	0x4
 1377 00b0 07       		.byte	0x7
 1378 00b1 13060000 		.4byte	.LASF15
 1379 00b5 04       		.uleb128 0x4
 1380 00b6 95020000 		.4byte	.LASF16
 1381 00ba 05       		.byte	0x5
 1382 00bb 18       		.byte	0x18
 1383 00bc 3F000000 		.4byte	0x3f
 1384 00c0 06       		.uleb128 0x6
 1385 00c1 B5000000 		.4byte	0xb5
 1386 00c5 04       		.uleb128 0x4
 1387 00c6 B2080000 		.4byte	.LASF17
 1388 00ca 05       		.byte	0x5
 1389 00cb 20       		.byte	0x20
 1390 00cc 51000000 		.4byte	0x51
 1391 00d0 04       		.uleb128 0x4
 1392 00d1 2E070000 		.4byte	.LASF18
 1393 00d5 05       		.byte	0x5
 1394 00d6 24       		.byte	0x24
 1395 00d7 63000000 		.4byte	0x63
 1396 00db 04       		.uleb128 0x4
 1397 00dc 61000000 		.4byte	.LASF19
 1398 00e0 05       		.byte	0x5
 1399 00e1 2C       		.byte	0x2c
 1400 00e2 75000000 		.4byte	0x75
 1401 00e6 06       		.uleb128 0x6
 1402 00e7 DB000000 		.4byte	0xdb
 1403 00eb 04       		.uleb128 0x4
 1404 00ec 5E090000 		.4byte	.LASF20
 1405 00f0 05       		.byte	0x5
 1406 00f1 30       		.byte	0x30
 1407 00f2 87000000 		.4byte	0x87
 1408 00f6 06       		.uleb128 0x6
 1409 00f7 EB000000 		.4byte	0xeb
 1410 00fb 03       		.uleb128 0x3
 1411 00fc F6000000 		.4byte	0xf6
 1412 0100 02       		.uleb128 0x2
 1413 0101 04       		.byte	0x4
ARM GAS  /tmp/cc0Ev5BU.s 			page 69


 1414 0102 07       		.byte	0x7
 1415 0103 12000000 		.4byte	.LASF21
 1416 0107 07       		.uleb128 0x7
 1417 0108 8C       		.byte	0x8c
 1418 0109 03       		.byte	0x3
 1419 010a A101     		.2byte	0x1a1
 1420 010c 22020000 		.4byte	0x222
 1421 0110 08       		.uleb128 0x8
 1422 0111 D8010000 		.4byte	.LASF22
 1423 0115 03       		.byte	0x3
 1424 0116 A301     		.2byte	0x1a3
 1425 0118 FB000000 		.4byte	0xfb
 1426 011c 00       		.byte	0
 1427 011d 08       		.uleb128 0x8
 1428 011e 77020000 		.4byte	.LASF23
 1429 0122 03       		.byte	0x3
 1430 0123 A401     		.2byte	0x1a4
 1431 0125 F6000000 		.4byte	0xf6
 1432 0129 04       		.byte	0x4
 1433 012a 08       		.uleb128 0x8
 1434 012b B5000000 		.4byte	.LASF24
 1435 012f 03       		.byte	0x3
 1436 0130 A501     		.2byte	0x1a5
 1437 0132 F6000000 		.4byte	0xf6
 1438 0136 08       		.byte	0x8
 1439 0137 08       		.uleb128 0x8
 1440 0138 83010000 		.4byte	.LASF25
 1441 013c 03       		.byte	0x3
 1442 013d A601     		.2byte	0x1a6
 1443 013f F6000000 		.4byte	0xf6
 1444 0143 0C       		.byte	0xc
 1445 0144 09       		.uleb128 0x9
 1446 0145 53435200 		.ascii	"SCR\000"
 1447 0149 03       		.byte	0x3
 1448 014a A701     		.2byte	0x1a7
 1449 014c F6000000 		.4byte	0xf6
 1450 0150 10       		.byte	0x10
 1451 0151 09       		.uleb128 0x9
 1452 0152 43435200 		.ascii	"CCR\000"
 1453 0156 03       		.byte	0x3
 1454 0157 A801     		.2byte	0x1a8
 1455 0159 F6000000 		.4byte	0xf6
 1456 015d 14       		.byte	0x14
 1457 015e 09       		.uleb128 0x9
 1458 015f 53485000 		.ascii	"SHP\000"
 1459 0163 03       		.byte	0x3
 1460 0164 A901     		.2byte	0x1a9
 1461 0166 32020000 		.4byte	0x232
 1462 016a 18       		.byte	0x18
 1463 016b 08       		.uleb128 0x8
 1464 016c 2E040000 		.4byte	.LASF26
 1465 0170 03       		.byte	0x3
 1466 0171 AA01     		.2byte	0x1aa
 1467 0173 F6000000 		.4byte	0xf6
 1468 0177 24       		.byte	0x24
 1469 0178 08       		.uleb128 0x8
 1470 0179 F0070000 		.4byte	.LASF27
ARM GAS  /tmp/cc0Ev5BU.s 			page 70


 1471 017d 03       		.byte	0x3
 1472 017e AB01     		.2byte	0x1ab
 1473 0180 F6000000 		.4byte	0xf6
 1474 0184 28       		.byte	0x28
 1475 0185 08       		.uleb128 0x8
 1476 0186 02040000 		.4byte	.LASF28
 1477 018a 03       		.byte	0x3
 1478 018b AC01     		.2byte	0x1ac
 1479 018d F6000000 		.4byte	0xf6
 1480 0191 2C       		.byte	0x2c
 1481 0192 08       		.uleb128 0x8
 1482 0193 CE030000 		.4byte	.LASF29
 1483 0197 03       		.byte	0x3
 1484 0198 AD01     		.2byte	0x1ad
 1485 019a F6000000 		.4byte	0xf6
 1486 019e 30       		.byte	0x30
 1487 019f 08       		.uleb128 0x8
 1488 01a0 65080000 		.4byte	.LASF30
 1489 01a4 03       		.byte	0x3
 1490 01a5 AE01     		.2byte	0x1ae
 1491 01a7 F6000000 		.4byte	0xf6
 1492 01ab 34       		.byte	0x34
 1493 01ac 08       		.uleb128 0x8
 1494 01ad F2060000 		.4byte	.LASF31
 1495 01b1 03       		.byte	0x3
 1496 01b2 AF01     		.2byte	0x1af
 1497 01b4 F6000000 		.4byte	0xf6
 1498 01b8 38       		.byte	0x38
 1499 01b9 08       		.uleb128 0x8
 1500 01ba DF070000 		.4byte	.LASF32
 1501 01be 03       		.byte	0x3
 1502 01bf B001     		.2byte	0x1b0
 1503 01c1 F6000000 		.4byte	0xf6
 1504 01c5 3C       		.byte	0x3c
 1505 01c6 09       		.uleb128 0x9
 1506 01c7 50465200 		.ascii	"PFR\000"
 1507 01cb 03       		.byte	0x3
 1508 01cc B101     		.2byte	0x1b1
 1509 01ce 4C020000 		.4byte	0x24c
 1510 01d2 40       		.byte	0x40
 1511 01d3 09       		.uleb128 0x9
 1512 01d4 44465200 		.ascii	"DFR\000"
 1513 01d8 03       		.byte	0x3
 1514 01d9 B201     		.2byte	0x1b2
 1515 01db FB000000 		.4byte	0xfb
 1516 01df 48       		.byte	0x48
 1517 01e0 09       		.uleb128 0x9
 1518 01e1 41445200 		.ascii	"ADR\000"
 1519 01e5 03       		.byte	0x3
 1520 01e6 B301     		.2byte	0x1b3
 1521 01e8 FB000000 		.4byte	0xfb
 1522 01ec 4C       		.byte	0x4c
 1523 01ed 08       		.uleb128 0x8
 1524 01ee 60080000 		.4byte	.LASF33
 1525 01f2 03       		.byte	0x3
 1526 01f3 B401     		.2byte	0x1b4
 1527 01f5 66020000 		.4byte	0x266
ARM GAS  /tmp/cc0Ev5BU.s 			page 71


 1528 01f9 50       		.byte	0x50
 1529 01fa 08       		.uleb128 0x8
 1530 01fb BA080000 		.4byte	.LASF34
 1531 01ff 03       		.byte	0x3
 1532 0200 B501     		.2byte	0x1b5
 1533 0202 80020000 		.4byte	0x280
 1534 0206 60       		.byte	0x60
 1535 0207 08       		.uleb128 0x8
 1536 0208 C6020000 		.4byte	.LASF35
 1537 020c 03       		.byte	0x3
 1538 020d B601     		.2byte	0x1b6
 1539 020f 85020000 		.4byte	0x285
 1540 0213 74       		.byte	0x74
 1541 0214 08       		.uleb128 0x8
 1542 0215 AA090000 		.4byte	.LASF36
 1543 0219 03       		.byte	0x3
 1544 021a B701     		.2byte	0x1b7
 1545 021c F6000000 		.4byte	0xf6
 1546 0220 88       		.byte	0x88
 1547 0221 00       		.byte	0
 1548 0222 0A       		.uleb128 0xa
 1549 0223 C0000000 		.4byte	0xc0
 1550 0227 32020000 		.4byte	0x232
 1551 022b 0B       		.uleb128 0xb
 1552 022c 00010000 		.4byte	0x100
 1553 0230 0B       		.byte	0xb
 1554 0231 00       		.byte	0
 1555 0232 06       		.uleb128 0x6
 1556 0233 22020000 		.4byte	0x222
 1557 0237 0A       		.uleb128 0xa
 1558 0238 FB000000 		.4byte	0xfb
 1559 023c 47020000 		.4byte	0x247
 1560 0240 0B       		.uleb128 0xb
 1561 0241 00010000 		.4byte	0x100
 1562 0245 01       		.byte	0x1
 1563 0246 00       		.byte	0
 1564 0247 03       		.uleb128 0x3
 1565 0248 37020000 		.4byte	0x237
 1566 024c 06       		.uleb128 0x6
 1567 024d 47020000 		.4byte	0x247
 1568 0251 0A       		.uleb128 0xa
 1569 0252 FB000000 		.4byte	0xfb
 1570 0256 61020000 		.4byte	0x261
 1571 025a 0B       		.uleb128 0xb
 1572 025b 00010000 		.4byte	0x100
 1573 025f 03       		.byte	0x3
 1574 0260 00       		.byte	0
 1575 0261 03       		.uleb128 0x3
 1576 0262 51020000 		.4byte	0x251
 1577 0266 06       		.uleb128 0x6
 1578 0267 61020000 		.4byte	0x261
 1579 026b 0A       		.uleb128 0xa
 1580 026c FB000000 		.4byte	0xfb
 1581 0270 7B020000 		.4byte	0x27b
 1582 0274 0B       		.uleb128 0xb
 1583 0275 00010000 		.4byte	0x100
 1584 0279 04       		.byte	0x4
ARM GAS  /tmp/cc0Ev5BU.s 			page 72


 1585 027a 00       		.byte	0
 1586 027b 03       		.uleb128 0x3
 1587 027c 6B020000 		.4byte	0x26b
 1588 0280 06       		.uleb128 0x6
 1589 0281 7B020000 		.4byte	0x27b
 1590 0285 0A       		.uleb128 0xa
 1591 0286 EB000000 		.4byte	0xeb
 1592 028a 95020000 		.4byte	0x295
 1593 028e 0B       		.uleb128 0xb
 1594 028f 00010000 		.4byte	0x100
 1595 0293 04       		.byte	0x4
 1596 0294 00       		.byte	0
 1597 0295 0C       		.uleb128 0xc
 1598 0296 50030000 		.4byte	.LASF37
 1599 029a 03       		.byte	0x3
 1600 029b B801     		.2byte	0x1b8
 1601 029d 07010000 		.4byte	0x107
 1602 02a1 0D       		.uleb128 0xd
 1603 02a2 F3050000 		.4byte	.LASF38
 1604 02a6 03       		.byte	0x3
 1605 02a7 9606     		.2byte	0x696
 1606 02a9 E6000000 		.4byte	0xe6
 1607 02ad 0E       		.uleb128 0xe
 1608 02ae E1040000 		.4byte	.LASF39
 1609 02b2 06       		.byte	0x6
 1610 02b3 35       		.byte	0x35
 1611 02b4 EB000000 		.4byte	0xeb
 1612 02b8 0F       		.uleb128 0xf
 1613 02b9 753800   		.ascii	"u8\000"
 1614 02bc 12       		.byte	0x12
 1615 02bd F901     		.2byte	0x1f9
 1616 02bf B5000000 		.4byte	0xb5
 1617 02c3 10       		.uleb128 0x10
 1618 02c4 11       		.uleb128 0x11
 1619 02c5 04       		.byte	0x4
 1620 02c6 C3020000 		.4byte	0x2c3
 1621 02ca 12       		.uleb128 0x12
 1622 02cb 04       		.byte	0x4
 1623 02cc 04       		.uleb128 0x4
 1624 02cd F1040000 		.4byte	.LASF40
 1625 02d1 07       		.byte	0x7
 1626 02d2 07       		.byte	0x7
 1627 02d3 A7000000 		.4byte	0xa7
 1628 02d7 04       		.uleb128 0x4
 1629 02d8 7D090000 		.4byte	.LASF41
 1630 02dc 08       		.byte	0x8
 1631 02dd 2C       		.byte	0x2c
 1632 02de 80000000 		.4byte	0x80
 1633 02e2 04       		.uleb128 0x4
 1634 02e3 E3060000 		.4byte	.LASF42
 1635 02e7 08       		.byte	0x8
 1636 02e8 72       		.byte	0x72
 1637 02e9 80000000 		.4byte	0x80
 1638 02ed 0C       		.uleb128 0xc
 1639 02ee C7070000 		.4byte	.LASF43
 1640 02f2 09       		.byte	0x9
 1641 02f3 6501     		.2byte	0x165
ARM GAS  /tmp/cc0Ev5BU.s 			page 73


 1642 02f5 AE000000 		.4byte	0xae
 1643 02f9 13       		.uleb128 0x13
 1644 02fa 04       		.byte	0x4
 1645 02fb 08       		.byte	0x8
 1646 02fc A6       		.byte	0xa6
 1647 02fd 18030000 		.4byte	0x318
 1648 0301 14       		.uleb128 0x14
 1649 0302 4E010000 		.4byte	.LASF44
 1650 0306 08       		.byte	0x8
 1651 0307 A8       		.byte	0xa8
 1652 0308 ED020000 		.4byte	0x2ed
 1653 030c 14       		.uleb128 0x14
 1654 030d EB060000 		.4byte	.LASF45
 1655 0311 08       		.byte	0x8
 1656 0312 A9       		.byte	0xa9
 1657 0313 18030000 		.4byte	0x318
 1658 0317 00       		.byte	0
 1659 0318 0A       		.uleb128 0xa
 1660 0319 4A000000 		.4byte	0x4a
 1661 031d 28030000 		.4byte	0x328
 1662 0321 0B       		.uleb128 0xb
 1663 0322 00010000 		.4byte	0x100
 1664 0326 03       		.byte	0x3
 1665 0327 00       		.byte	0
 1666 0328 15       		.uleb128 0x15
 1667 0329 08       		.byte	0x8
 1668 032a 08       		.byte	0x8
 1669 032b A3       		.byte	0xa3
 1670 032c 49030000 		.4byte	0x349
 1671 0330 16       		.uleb128 0x16
 1672 0331 93060000 		.4byte	.LASF46
 1673 0335 08       		.byte	0x8
 1674 0336 A5       		.byte	0xa5
 1675 0337 A7000000 		.4byte	0xa7
 1676 033b 00       		.byte	0
 1677 033c 16       		.uleb128 0x16
 1678 033d 1B000000 		.4byte	.LASF47
 1679 0341 08       		.byte	0x8
 1680 0342 AA       		.byte	0xaa
 1681 0343 F9020000 		.4byte	0x2f9
 1682 0347 04       		.byte	0x4
 1683 0348 00       		.byte	0
 1684 0349 04       		.uleb128 0x4
 1685 034a AE070000 		.4byte	.LASF48
 1686 034e 08       		.byte	0x8
 1687 034f AB       		.byte	0xab
 1688 0350 28030000 		.4byte	0x328
 1689 0354 04       		.uleb128 0x4
 1690 0355 94070000 		.4byte	.LASF49
 1691 0359 08       		.byte	0x8
 1692 035a AF       		.byte	0xaf
 1693 035b CC020000 		.4byte	0x2cc
 1694 035f 04       		.uleb128 0x4
 1695 0360 56090000 		.4byte	.LASF50
 1696 0364 0A       		.byte	0xa
 1697 0365 16       		.byte	0x16
 1698 0366 92000000 		.4byte	0x92
ARM GAS  /tmp/cc0Ev5BU.s 			page 74


 1699 036a 17       		.uleb128 0x17
 1700 036b 23050000 		.4byte	.LASF55
 1701 036f 18       		.byte	0x18
 1702 0370 0A       		.byte	0xa
 1703 0371 2D       		.byte	0x2d
 1704 0372 BD030000 		.4byte	0x3bd
 1705 0376 16       		.uleb128 0x16
 1706 0377 E4070000 		.4byte	.LASF51
 1707 037b 0A       		.byte	0xa
 1708 037c 2F       		.byte	0x2f
 1709 037d BD030000 		.4byte	0x3bd
 1710 0381 00       		.byte	0
 1711 0382 18       		.uleb128 0x18
 1712 0383 5F6B00   		.ascii	"_k\000"
 1713 0386 0A       		.byte	0xa
 1714 0387 30       		.byte	0x30
 1715 0388 A7000000 		.4byte	0xa7
 1716 038c 04       		.byte	0x4
 1717 038d 16       		.uleb128 0x16
 1718 038e 2B050000 		.4byte	.LASF52
 1719 0392 0A       		.byte	0xa
 1720 0393 30       		.byte	0x30
 1721 0394 A7000000 		.4byte	0xa7
 1722 0398 08       		.byte	0x8
 1723 0399 16       		.uleb128 0x16
 1724 039a 00060000 		.4byte	.LASF53
 1725 039e 0A       		.byte	0xa
 1726 039f 30       		.byte	0x30
 1727 03a0 A7000000 		.4byte	0xa7
 1728 03a4 0C       		.byte	0xc
 1729 03a5 16       		.uleb128 0x16
 1730 03a6 64040000 		.4byte	.LASF54
 1731 03aa 0A       		.byte	0xa
 1732 03ab 30       		.byte	0x30
 1733 03ac A7000000 		.4byte	0xa7
 1734 03b0 10       		.byte	0x10
 1735 03b1 18       		.uleb128 0x18
 1736 03b2 5F7800   		.ascii	"_x\000"
 1737 03b5 0A       		.byte	0xa
 1738 03b6 31       		.byte	0x31
 1739 03b7 C3030000 		.4byte	0x3c3
 1740 03bb 14       		.byte	0x14
 1741 03bc 00       		.byte	0
 1742 03bd 11       		.uleb128 0x11
 1743 03be 04       		.byte	0x4
 1744 03bf 6A030000 		.4byte	0x36a
 1745 03c3 0A       		.uleb128 0xa
 1746 03c4 5F030000 		.4byte	0x35f
 1747 03c8 D3030000 		.4byte	0x3d3
 1748 03cc 0B       		.uleb128 0xb
 1749 03cd 00010000 		.4byte	0x100
 1750 03d1 00       		.byte	0
 1751 03d2 00       		.byte	0
 1752 03d3 17       		.uleb128 0x17
 1753 03d4 86000000 		.4byte	.LASF56
 1754 03d8 24       		.byte	0x24
 1755 03d9 0A       		.byte	0xa
ARM GAS  /tmp/cc0Ev5BU.s 			page 75


 1756 03da 35       		.byte	0x35
 1757 03db 4C040000 		.4byte	0x44c
 1758 03df 16       		.uleb128 0x16
 1759 03e0 A2000000 		.4byte	.LASF57
 1760 03e4 0A       		.byte	0xa
 1761 03e5 37       		.byte	0x37
 1762 03e6 A7000000 		.4byte	0xa7
 1763 03ea 00       		.byte	0
 1764 03eb 16       		.uleb128 0x16
 1765 03ec 030A0000 		.4byte	.LASF58
 1766 03f0 0A       		.byte	0xa
 1767 03f1 38       		.byte	0x38
 1768 03f2 A7000000 		.4byte	0xa7
 1769 03f6 04       		.byte	0x4
 1770 03f7 16       		.uleb128 0x16
 1771 03f8 A0090000 		.4byte	.LASF59
 1772 03fc 0A       		.byte	0xa
 1773 03fd 39       		.byte	0x39
 1774 03fe A7000000 		.4byte	0xa7
 1775 0402 08       		.byte	0x8
 1776 0403 16       		.uleb128 0x16
 1777 0404 45060000 		.4byte	.LASF60
 1778 0408 0A       		.byte	0xa
 1779 0409 3A       		.byte	0x3a
 1780 040a A7000000 		.4byte	0xa7
 1781 040e 0C       		.byte	0xc
 1782 040f 16       		.uleb128 0x16
 1783 0410 34020000 		.4byte	.LASF61
 1784 0414 0A       		.byte	0xa
 1785 0415 3B       		.byte	0x3b
 1786 0416 A7000000 		.4byte	0xa7
 1787 041a 10       		.byte	0x10
 1788 041b 16       		.uleb128 0x16
 1789 041c FF080000 		.4byte	.LASF62
 1790 0420 0A       		.byte	0xa
 1791 0421 3C       		.byte	0x3c
 1792 0422 A7000000 		.4byte	0xa7
 1793 0426 14       		.byte	0x14
 1794 0427 16       		.uleb128 0x16
 1795 0428 9B060000 		.4byte	.LASF63
 1796 042c 0A       		.byte	0xa
 1797 042d 3D       		.byte	0x3d
 1798 042e A7000000 		.4byte	0xa7
 1799 0432 18       		.byte	0x18
 1800 0433 16       		.uleb128 0x16
 1801 0434 BE060000 		.4byte	.LASF64
 1802 0438 0A       		.byte	0xa
 1803 0439 3E       		.byte	0x3e
 1804 043a A7000000 		.4byte	0xa7
 1805 043e 1C       		.byte	0x1c
 1806 043f 16       		.uleb128 0x16
 1807 0440 EC090000 		.4byte	.LASF65
 1808 0444 0A       		.byte	0xa
 1809 0445 3F       		.byte	0x3f
 1810 0446 A7000000 		.4byte	0xa7
 1811 044a 20       		.byte	0x20
 1812 044b 00       		.byte	0
ARM GAS  /tmp/cc0Ev5BU.s 			page 76


 1813 044c 19       		.uleb128 0x19
 1814 044d 6B010000 		.4byte	.LASF66
 1815 0451 0801     		.2byte	0x108
 1816 0453 0A       		.byte	0xa
 1817 0454 48       		.byte	0x48
 1818 0455 8C040000 		.4byte	0x48c
 1819 0459 16       		.uleb128 0x16
 1820 045a E4090000 		.4byte	.LASF67
 1821 045e 0A       		.byte	0xa
 1822 045f 49       		.byte	0x49
 1823 0460 8C040000 		.4byte	0x48c
 1824 0464 00       		.byte	0
 1825 0465 16       		.uleb128 0x16
 1826 0466 37070000 		.4byte	.LASF68
 1827 046a 0A       		.byte	0xa
 1828 046b 4A       		.byte	0x4a
 1829 046c 8C040000 		.4byte	0x48c
 1830 0470 80       		.byte	0x80
 1831 0471 1A       		.uleb128 0x1a
 1832 0472 DC080000 		.4byte	.LASF69
 1833 0476 0A       		.byte	0xa
 1834 0477 4C       		.byte	0x4c
 1835 0478 5F030000 		.4byte	0x35f
 1836 047c 0001     		.2byte	0x100
 1837 047e 1A       		.uleb128 0x1a
 1838 047f 41090000 		.4byte	.LASF70
 1839 0483 0A       		.byte	0xa
 1840 0484 4F       		.byte	0x4f
 1841 0485 5F030000 		.4byte	0x35f
 1842 0489 0401     		.2byte	0x104
 1843 048b 00       		.byte	0
 1844 048c 0A       		.uleb128 0xa
 1845 048d CA020000 		.4byte	0x2ca
 1846 0491 9C040000 		.4byte	0x49c
 1847 0495 0B       		.uleb128 0xb
 1848 0496 00010000 		.4byte	0x100
 1849 049a 1F       		.byte	0x1f
 1850 049b 00       		.byte	0
 1851 049c 19       		.uleb128 0x19
 1852 049d 8B060000 		.4byte	.LASF71
 1853 04a1 9001     		.2byte	0x190
 1854 04a3 0A       		.byte	0xa
 1855 04a4 5B       		.byte	0x5b
 1856 04a5 DA040000 		.4byte	0x4da
 1857 04a9 16       		.uleb128 0x16
 1858 04aa E4070000 		.4byte	.LASF51
 1859 04ae 0A       		.byte	0xa
 1860 04af 5C       		.byte	0x5c
 1861 04b0 DA040000 		.4byte	0x4da
 1862 04b4 00       		.byte	0
 1863 04b5 16       		.uleb128 0x16
 1864 04b6 1D090000 		.4byte	.LASF72
 1865 04ba 0A       		.byte	0xa
 1866 04bb 5D       		.byte	0x5d
 1867 04bc A7000000 		.4byte	0xa7
 1868 04c0 04       		.byte	0x4
 1869 04c1 16       		.uleb128 0x16
ARM GAS  /tmp/cc0Ev5BU.s 			page 77


 1870 04c2 46030000 		.4byte	.LASF73
 1871 04c6 0A       		.byte	0xa
 1872 04c7 5F       		.byte	0x5f
 1873 04c8 E0040000 		.4byte	0x4e0
 1874 04cc 08       		.byte	0x8
 1875 04cd 16       		.uleb128 0x16
 1876 04ce 6B010000 		.4byte	.LASF66
 1877 04d2 0A       		.byte	0xa
 1878 04d3 60       		.byte	0x60
 1879 04d4 4C040000 		.4byte	0x44c
 1880 04d8 88       		.byte	0x88
 1881 04d9 00       		.byte	0
 1882 04da 11       		.uleb128 0x11
 1883 04db 04       		.byte	0x4
 1884 04dc 9C040000 		.4byte	0x49c
 1885 04e0 0A       		.uleb128 0xa
 1886 04e1 C4020000 		.4byte	0x2c4
 1887 04e5 F0040000 		.4byte	0x4f0
 1888 04e9 0B       		.uleb128 0xb
 1889 04ea 00010000 		.4byte	0x100
 1890 04ee 1F       		.byte	0x1f
 1891 04ef 00       		.byte	0
 1892 04f0 17       		.uleb128 0x17
 1893 04f1 3A090000 		.4byte	.LASF74
 1894 04f5 08       		.byte	0x8
 1895 04f6 0A       		.byte	0xa
 1896 04f7 73       		.byte	0x73
 1897 04f8 15050000 		.4byte	0x515
 1898 04fc 16       		.uleb128 0x16
 1899 04fd 6D070000 		.4byte	.LASF75
 1900 0501 0A       		.byte	0xa
 1901 0502 74       		.byte	0x74
 1902 0503 15050000 		.4byte	0x515
 1903 0507 00       		.byte	0
 1904 0508 16       		.uleb128 0x16
 1905 0509 D2010000 		.4byte	.LASF76
 1906 050d 0A       		.byte	0xa
 1907 050e 75       		.byte	0x75
 1908 050f A7000000 		.4byte	0xa7
 1909 0513 04       		.byte	0x4
 1910 0514 00       		.byte	0
 1911 0515 11       		.uleb128 0x11
 1912 0516 04       		.byte	0x4
 1913 0517 4A000000 		.4byte	0x4a
 1914 051b 17       		.uleb128 0x17
 1915 051c C6040000 		.4byte	.LASF77
 1916 0520 68       		.byte	0x68
 1917 0521 0A       		.byte	0xa
 1918 0522 B3       		.byte	0xb3
 1919 0523 45060000 		.4byte	0x645
 1920 0527 18       		.uleb128 0x18
 1921 0528 5F7000   		.ascii	"_p\000"
 1922 052b 0A       		.byte	0xa
 1923 052c B4       		.byte	0xb4
 1924 052d 15050000 		.4byte	0x515
 1925 0531 00       		.byte	0
 1926 0532 18       		.uleb128 0x18
ARM GAS  /tmp/cc0Ev5BU.s 			page 78


 1927 0533 5F7200   		.ascii	"_r\000"
 1928 0536 0A       		.byte	0xa
 1929 0537 B5       		.byte	0xb5
 1930 0538 A7000000 		.4byte	0xa7
 1931 053c 04       		.byte	0x4
 1932 053d 18       		.uleb128 0x18
 1933 053e 5F7700   		.ascii	"_w\000"
 1934 0541 0A       		.byte	0xa
 1935 0542 B6       		.byte	0xb6
 1936 0543 A7000000 		.4byte	0xa7
 1937 0547 08       		.byte	0x8
 1938 0548 16       		.uleb128 0x16
 1939 0549 84060000 		.4byte	.LASF78
 1940 054d 0A       		.byte	0xa
 1941 054e B7       		.byte	0xb7
 1942 054f 5C000000 		.4byte	0x5c
 1943 0553 0C       		.byte	0xc
 1944 0554 16       		.uleb128 0x16
 1945 0555 5E010000 		.4byte	.LASF79
 1946 0559 0A       		.byte	0xa
 1947 055a B8       		.byte	0xb8
 1948 055b 5C000000 		.4byte	0x5c
 1949 055f 0E       		.byte	0xe
 1950 0560 18       		.uleb128 0x18
 1951 0561 5F626600 		.ascii	"_bf\000"
 1952 0565 0A       		.byte	0xa
 1953 0566 B9       		.byte	0xb9
 1954 0567 F0040000 		.4byte	0x4f0
 1955 056b 10       		.byte	0x10
 1956 056c 16       		.uleb128 0x16
 1957 056d 09090000 		.4byte	.LASF80
 1958 0571 0A       		.byte	0xa
 1959 0572 BA       		.byte	0xba
 1960 0573 A7000000 		.4byte	0xa7
 1961 0577 18       		.byte	0x18
 1962 0578 16       		.uleb128 0x16
 1963 0579 5C040000 		.4byte	.LASF81
 1964 057d 0A       		.byte	0xa
 1965 057e C1       		.byte	0xc1
 1966 057f CA020000 		.4byte	0x2ca
 1967 0583 1C       		.byte	0x1c
 1968 0584 16       		.uleb128 0x16
 1969 0585 42000000 		.4byte	.LASF82
 1970 0589 0A       		.byte	0xa
 1971 058a C3       		.byte	0xc3
 1972 058b B2070000 		.4byte	0x7b2
 1973 058f 20       		.byte	0x20
 1974 0590 16       		.uleb128 0x16
 1975 0591 5A000000 		.4byte	.LASF83
 1976 0595 0A       		.byte	0xa
 1977 0596 C5       		.byte	0xc5
 1978 0597 E1070000 		.4byte	0x7e1
 1979 059b 24       		.byte	0x24
 1980 059c 16       		.uleb128 0x16
 1981 059d CE060000 		.4byte	.LASF84
 1982 05a1 0A       		.byte	0xa
 1983 05a2 C8       		.byte	0xc8
ARM GAS  /tmp/cc0Ev5BU.s 			page 79


 1984 05a3 05080000 		.4byte	0x805
 1985 05a7 28       		.byte	0x28
 1986 05a8 16       		.uleb128 0x16
 1987 05a9 59030000 		.4byte	.LASF85
 1988 05ad 0A       		.byte	0xa
 1989 05ae C9       		.byte	0xc9
 1990 05af 1F080000 		.4byte	0x81f
 1991 05b3 2C       		.byte	0x2c
 1992 05b4 18       		.uleb128 0x18
 1993 05b5 5F756200 		.ascii	"_ub\000"
 1994 05b9 0A       		.byte	0xa
 1995 05ba CC       		.byte	0xcc
 1996 05bb F0040000 		.4byte	0x4f0
 1997 05bf 30       		.byte	0x30
 1998 05c0 18       		.uleb128 0x18
 1999 05c1 5F757000 		.ascii	"_up\000"
 2000 05c5 0A       		.byte	0xa
 2001 05c6 CD       		.byte	0xcd
 2002 05c7 15050000 		.4byte	0x515
 2003 05cb 38       		.byte	0x38
 2004 05cc 18       		.uleb128 0x18
 2005 05cd 5F757200 		.ascii	"_ur\000"
 2006 05d1 0A       		.byte	0xa
 2007 05d2 CE       		.byte	0xce
 2008 05d3 A7000000 		.4byte	0xa7
 2009 05d7 3C       		.byte	0x3c
 2010 05d8 16       		.uleb128 0x16
 2011 05d9 54060000 		.4byte	.LASF86
 2012 05dd 0A       		.byte	0xa
 2013 05de D1       		.byte	0xd1
 2014 05df 25080000 		.4byte	0x825
 2015 05e3 40       		.byte	0x40
 2016 05e4 16       		.uleb128 0x16
 2017 05e5 9C000000 		.4byte	.LASF87
 2018 05e9 0A       		.byte	0xa
 2019 05ea D2       		.byte	0xd2
 2020 05eb 35080000 		.4byte	0x835
 2021 05ef 43       		.byte	0x43
 2022 05f0 18       		.uleb128 0x18
 2023 05f1 5F6C6200 		.ascii	"_lb\000"
 2024 05f5 0A       		.byte	0xa
 2025 05f6 D5       		.byte	0xd5
 2026 05f7 F0040000 		.4byte	0x4f0
 2027 05fb 44       		.byte	0x44
 2028 05fc 16       		.uleb128 0x16
 2029 05fd 64070000 		.4byte	.LASF88
 2030 0601 0A       		.byte	0xa
 2031 0602 D8       		.byte	0xd8
 2032 0603 A7000000 		.4byte	0xa7
 2033 0607 4C       		.byte	0x4c
 2034 0608 16       		.uleb128 0x16
 2035 0609 73040000 		.4byte	.LASF89
 2036 060d 0A       		.byte	0xa
 2037 060e D9       		.byte	0xd9
 2038 060f D7020000 		.4byte	0x2d7
 2039 0613 50       		.byte	0x50
 2040 0614 16       		.uleb128 0x16
ARM GAS  /tmp/cc0Ev5BU.s 			page 80


 2041 0615 EA070000 		.4byte	.LASF90
 2042 0619 0A       		.byte	0xa
 2043 061a DC       		.byte	0xdc
 2044 061b 63060000 		.4byte	0x663
 2045 061f 54       		.byte	0x54
 2046 0620 16       		.uleb128 0x16
 2047 0621 D8000000 		.4byte	.LASF91
 2048 0625 0A       		.byte	0xa
 2049 0626 E0       		.byte	0xe0
 2050 0627 54030000 		.4byte	0x354
 2051 062b 58       		.byte	0x58
 2052 062c 16       		.uleb128 0x16
 2053 062d 70060000 		.4byte	.LASF92
 2054 0631 0A       		.byte	0xa
 2055 0632 E2       		.byte	0xe2
 2056 0633 49030000 		.4byte	0x349
 2057 0637 5C       		.byte	0x5c
 2058 0638 16       		.uleb128 0x16
 2059 0639 D9040000 		.4byte	.LASF93
 2060 063d 0A       		.byte	0xa
 2061 063e E3       		.byte	0xe3
 2062 063f A7000000 		.4byte	0xa7
 2063 0643 64       		.byte	0x64
 2064 0644 00       		.byte	0
 2065 0645 1B       		.uleb128 0x1b
 2066 0646 A7000000 		.4byte	0xa7
 2067 064a 63060000 		.4byte	0x663
 2068 064e 1C       		.uleb128 0x1c
 2069 064f 63060000 		.4byte	0x663
 2070 0653 1C       		.uleb128 0x1c
 2071 0654 CA020000 		.4byte	0x2ca
 2072 0658 1C       		.uleb128 0x1c
 2073 0659 A0070000 		.4byte	0x7a0
 2074 065d 1C       		.uleb128 0x1c
 2075 065e A7000000 		.4byte	0xa7
 2076 0662 00       		.byte	0
 2077 0663 11       		.uleb128 0x11
 2078 0664 04       		.byte	0x4
 2079 0665 6E060000 		.4byte	0x66e
 2080 0669 03       		.uleb128 0x3
 2081 066a 63060000 		.4byte	0x663
 2082 066e 1D       		.uleb128 0x1d
 2083 066f FA020000 		.4byte	.LASF94
 2084 0673 2804     		.2byte	0x428
 2085 0675 0A       		.byte	0xa
 2086 0676 3802     		.2byte	0x238
 2087 0678 A0070000 		.4byte	0x7a0
 2088 067c 08       		.uleb128 0x8
 2089 067d 03050000 		.4byte	.LASF95
 2090 0681 0A       		.byte	0xa
 2091 0682 3A02     		.2byte	0x23a
 2092 0684 A7000000 		.4byte	0xa7
 2093 0688 00       		.byte	0
 2094 0689 08       		.uleb128 0x8
 2095 068a FB030000 		.4byte	.LASF96
 2096 068e 0A       		.byte	0xa
 2097 068f 3F02     		.2byte	0x23f
ARM GAS  /tmp/cc0Ev5BU.s 			page 81


 2098 0691 8C080000 		.4byte	0x88c
 2099 0695 04       		.byte	0x4
 2100 0696 08       		.uleb128 0x8
 2101 0697 4B070000 		.4byte	.LASF97
 2102 069b 0A       		.byte	0xa
 2103 069c 3F02     		.2byte	0x23f
 2104 069e 8C080000 		.4byte	0x88c
 2105 06a2 08       		.byte	0x8
 2106 06a3 08       		.uleb128 0x8
 2107 06a4 5A060000 		.4byte	.LASF98
 2108 06a8 0A       		.byte	0xa
 2109 06a9 3F02     		.2byte	0x23f
 2110 06ab 8C080000 		.4byte	0x88c
 2111 06af 0C       		.byte	0xc
 2112 06b0 08       		.uleb128 0x8
 2113 06b1 18090000 		.4byte	.LASF99
 2114 06b5 0A       		.byte	0xa
 2115 06b6 4102     		.2byte	0x241
 2116 06b8 A7000000 		.4byte	0xa7
 2117 06bc 10       		.byte	0x10
 2118 06bd 08       		.uleb128 0x8
 2119 06be 64050000 		.4byte	.LASF100
 2120 06c2 0A       		.byte	0xa
 2121 06c3 4202     		.2byte	0x242
 2122 06c5 6E0A0000 		.4byte	0xa6e
 2123 06c9 14       		.byte	0x14
 2124 06ca 08       		.uleb128 0x8
 2125 06cb 65020000 		.4byte	.LASF101
 2126 06cf 0A       		.byte	0xa
 2127 06d0 4402     		.2byte	0x244
 2128 06d2 A7000000 		.4byte	0xa7
 2129 06d6 30       		.byte	0x30
 2130 06d7 08       		.uleb128 0x8
 2131 06d8 CD050000 		.4byte	.LASF102
 2132 06dc 0A       		.byte	0xa
 2133 06dd 4502     		.2byte	0x245
 2134 06df D6070000 		.4byte	0x7d6
 2135 06e3 34       		.byte	0x34
 2136 06e4 08       		.uleb128 0x8
 2137 06e5 CE040000 		.4byte	.LASF103
 2138 06e9 0A       		.byte	0xa
 2139 06ea 4702     		.2byte	0x247
 2140 06ec A7000000 		.4byte	0xa7
 2141 06f0 38       		.byte	0x38
 2142 06f1 08       		.uleb128 0x8
 2143 06f2 33050000 		.4byte	.LASF104
 2144 06f6 0A       		.byte	0xa
 2145 06f7 4902     		.2byte	0x249
 2146 06f9 890A0000 		.4byte	0xa89
 2147 06fd 3C       		.byte	0x3c
 2148 06fe 08       		.uleb128 0x8
 2149 06ff 67090000 		.4byte	.LASF105
 2150 0703 0A       		.byte	0xa
 2151 0704 4C02     		.2byte	0x24c
 2152 0706 BD030000 		.4byte	0x3bd
 2153 070a 40       		.byte	0x40
 2154 070b 08       		.uleb128 0x8
ARM GAS  /tmp/cc0Ev5BU.s 			page 82


 2155 070c C8010000 		.4byte	.LASF106
 2156 0710 0A       		.byte	0xa
 2157 0711 4D02     		.2byte	0x24d
 2158 0713 A7000000 		.4byte	0xa7
 2159 0717 44       		.byte	0x44
 2160 0718 08       		.uleb128 0x8
 2161 0719 AF040000 		.4byte	.LASF107
 2162 071d 0A       		.byte	0xa
 2163 071e 4E02     		.2byte	0x24e
 2164 0720 BD030000 		.4byte	0x3bd
 2165 0724 48       		.byte	0x48
 2166 0725 08       		.uleb128 0x8
 2167 0726 DD050000 		.4byte	.LASF108
 2168 072a 0A       		.byte	0xa
 2169 072b 4F02     		.2byte	0x24f
 2170 072d 8F0A0000 		.4byte	0xa8f
 2171 0731 4C       		.byte	0x4c
 2172 0732 08       		.uleb128 0x8
 2173 0733 76000000 		.4byte	.LASF109
 2174 0737 0A       		.byte	0xa
 2175 0738 5202     		.2byte	0x252
 2176 073a A7000000 		.4byte	0xa7
 2177 073e 50       		.byte	0x50
 2178 073f 08       		.uleb128 0x8
 2179 0740 8F040000 		.4byte	.LASF110
 2180 0744 0A       		.byte	0xa
 2181 0745 5302     		.2byte	0x253
 2182 0747 A0070000 		.4byte	0x7a0
 2183 074b 54       		.byte	0x54
 2184 074c 08       		.uleb128 0x8
 2185 074d 4F060000 		.4byte	.LASF111
 2186 0751 0A       		.byte	0xa
 2187 0752 7602     		.2byte	0x276
 2188 0754 4C0A0000 		.4byte	0xa4c
 2189 0758 58       		.byte	0x58
 2190 0759 1E       		.uleb128 0x1e
 2191 075a 8B060000 		.4byte	.LASF71
 2192 075e 0A       		.byte	0xa
 2193 075f 7A02     		.2byte	0x27a
 2194 0761 DA040000 		.4byte	0x4da
 2195 0765 4801     		.2byte	0x148
 2196 0767 1E       		.uleb128 0x1e
 2197 0768 3D050000 		.4byte	.LASF112
 2198 076c 0A       		.byte	0xa
 2199 076d 7B02     		.2byte	0x27b
 2200 076f 9C040000 		.4byte	0x49c
 2201 0773 4C01     		.2byte	0x14c
 2202 0775 1E       		.uleb128 0x1e
 2203 0776 69040000 		.4byte	.LASF113
 2204 077a 0A       		.byte	0xa
 2205 077b 7F02     		.2byte	0x27f
 2206 077d A00A0000 		.4byte	0xaa0
 2207 0781 DC02     		.2byte	0x2dc
 2208 0783 1E       		.uleb128 0x1e
 2209 0784 93050000 		.4byte	.LASF114
 2210 0788 0A       		.byte	0xa
 2211 0789 8402     		.2byte	0x284
ARM GAS  /tmp/cc0Ev5BU.s 			page 83


 2212 078b 51080000 		.4byte	0x851
 2213 078f E002     		.2byte	0x2e0
 2214 0791 1E       		.uleb128 0x1e
 2215 0792 36000000 		.4byte	.LASF115
 2216 0796 0A       		.byte	0xa
 2217 0797 8502     		.2byte	0x285
 2218 0799 AC0A0000 		.4byte	0xaac
 2219 079d EC02     		.2byte	0x2ec
 2220 079f 00       		.byte	0
 2221 07a0 11       		.uleb128 0x11
 2222 07a1 04       		.byte	0x4
 2223 07a2 A6070000 		.4byte	0x7a6
 2224 07a6 02       		.uleb128 0x2
 2225 07a7 01       		.byte	0x1
 2226 07a8 08       		.byte	0x8
 2227 07a9 41030000 		.4byte	.LASF116
 2228 07ad 03       		.uleb128 0x3
 2229 07ae A6070000 		.4byte	0x7a6
 2230 07b2 11       		.uleb128 0x11
 2231 07b3 04       		.byte	0x4
 2232 07b4 45060000 		.4byte	0x645
 2233 07b8 1B       		.uleb128 0x1b
 2234 07b9 A7000000 		.4byte	0xa7
 2235 07bd D6070000 		.4byte	0x7d6
 2236 07c1 1C       		.uleb128 0x1c
 2237 07c2 63060000 		.4byte	0x663
 2238 07c6 1C       		.uleb128 0x1c
 2239 07c7 CA020000 		.4byte	0x2ca
 2240 07cb 1C       		.uleb128 0x1c
 2241 07cc D6070000 		.4byte	0x7d6
 2242 07d0 1C       		.uleb128 0x1c
 2243 07d1 A7000000 		.4byte	0xa7
 2244 07d5 00       		.byte	0
 2245 07d6 11       		.uleb128 0x11
 2246 07d7 04       		.byte	0x4
 2247 07d8 AD070000 		.4byte	0x7ad
 2248 07dc 03       		.uleb128 0x3
 2249 07dd D6070000 		.4byte	0x7d6
 2250 07e1 11       		.uleb128 0x11
 2251 07e2 04       		.byte	0x4
 2252 07e3 B8070000 		.4byte	0x7b8
 2253 07e7 1B       		.uleb128 0x1b
 2254 07e8 E2020000 		.4byte	0x2e2
 2255 07ec 05080000 		.4byte	0x805
 2256 07f0 1C       		.uleb128 0x1c
 2257 07f1 63060000 		.4byte	0x663
 2258 07f5 1C       		.uleb128 0x1c
 2259 07f6 CA020000 		.4byte	0x2ca
 2260 07fa 1C       		.uleb128 0x1c
 2261 07fb E2020000 		.4byte	0x2e2
 2262 07ff 1C       		.uleb128 0x1c
 2263 0800 A7000000 		.4byte	0xa7
 2264 0804 00       		.byte	0
 2265 0805 11       		.uleb128 0x11
 2266 0806 04       		.byte	0x4
 2267 0807 E7070000 		.4byte	0x7e7
 2268 080b 1B       		.uleb128 0x1b
ARM GAS  /tmp/cc0Ev5BU.s 			page 84


 2269 080c A7000000 		.4byte	0xa7
 2270 0810 1F080000 		.4byte	0x81f
 2271 0814 1C       		.uleb128 0x1c
 2272 0815 63060000 		.4byte	0x663
 2273 0819 1C       		.uleb128 0x1c
 2274 081a CA020000 		.4byte	0x2ca
 2275 081e 00       		.byte	0
 2276 081f 11       		.uleb128 0x11
 2277 0820 04       		.byte	0x4
 2278 0821 0B080000 		.4byte	0x80b
 2279 0825 0A       		.uleb128 0xa
 2280 0826 4A000000 		.4byte	0x4a
 2281 082a 35080000 		.4byte	0x835
 2282 082e 0B       		.uleb128 0xb
 2283 082f 00010000 		.4byte	0x100
 2284 0833 02       		.byte	0x2
 2285 0834 00       		.byte	0
 2286 0835 0A       		.uleb128 0xa
 2287 0836 4A000000 		.4byte	0x4a
 2288 083a 45080000 		.4byte	0x845
 2289 083e 0B       		.uleb128 0xb
 2290 083f 00010000 		.4byte	0x100
 2291 0843 00       		.byte	0
 2292 0844 00       		.byte	0
 2293 0845 0C       		.uleb128 0xc
 2294 0846 9D070000 		.4byte	.LASF117
 2295 084a 0A       		.byte	0xa
 2296 084b 1D01     		.2byte	0x11d
 2297 084d 1B050000 		.4byte	0x51b
 2298 0851 1F       		.uleb128 0x1f
 2299 0852 ED050000 		.4byte	.LASF118
 2300 0856 0C       		.byte	0xc
 2301 0857 0A       		.byte	0xa
 2302 0858 2101     		.2byte	0x121
 2303 085a 86080000 		.4byte	0x886
 2304 085e 08       		.uleb128 0x8
 2305 085f E4070000 		.4byte	.LASF51
 2306 0863 0A       		.byte	0xa
 2307 0864 2301     		.2byte	0x123
 2308 0866 86080000 		.4byte	0x886
 2309 086a 00       		.byte	0
 2310 086b 08       		.uleb128 0x8
 2311 086c 82050000 		.4byte	.LASF119
 2312 0870 0A       		.byte	0xa
 2313 0871 2401     		.2byte	0x124
 2314 0873 A7000000 		.4byte	0xa7
 2315 0877 04       		.byte	0x4
 2316 0878 08       		.uleb128 0x8
 2317 0879 E7050000 		.4byte	.LASF120
 2318 087d 0A       		.byte	0xa
 2319 087e 2501     		.2byte	0x125
 2320 0880 8C080000 		.4byte	0x88c
 2321 0884 08       		.byte	0x8
 2322 0885 00       		.byte	0
 2323 0886 11       		.uleb128 0x11
 2324 0887 04       		.byte	0x4
 2325 0888 51080000 		.4byte	0x851
ARM GAS  /tmp/cc0Ev5BU.s 			page 85


 2326 088c 11       		.uleb128 0x11
 2327 088d 04       		.byte	0x4
 2328 088e 45080000 		.4byte	0x845
 2329 0892 1F       		.uleb128 0x1f
 2330 0893 43070000 		.4byte	.LASF121
 2331 0897 0E       		.byte	0xe
 2332 0898 0A       		.byte	0xa
 2333 0899 3D01     		.2byte	0x13d
 2334 089b C7080000 		.4byte	0x8c7
 2335 089f 08       		.uleb128 0x8
 2336 08a0 C8060000 		.4byte	.LASF122
 2337 08a4 0A       		.byte	0xa
 2338 08a5 3E01     		.2byte	0x13e
 2339 08a7 C7080000 		.4byte	0x8c7
 2340 08ab 00       		.byte	0
 2341 08ac 08       		.uleb128 0x8
 2342 08ad 15010000 		.4byte	.LASF123
 2343 08b1 0A       		.byte	0xa
 2344 08b2 3F01     		.2byte	0x13f
 2345 08b4 C7080000 		.4byte	0x8c7
 2346 08b8 06       		.byte	0x6
 2347 08b9 08       		.uleb128 0x8
 2348 08ba 95090000 		.4byte	.LASF124
 2349 08be 0A       		.byte	0xa
 2350 08bf 4001     		.2byte	0x140
 2351 08c1 6E000000 		.4byte	0x6e
 2352 08c5 0C       		.byte	0xc
 2353 08c6 00       		.byte	0
 2354 08c7 0A       		.uleb128 0xa
 2355 08c8 6E000000 		.4byte	0x6e
 2356 08cc D7080000 		.4byte	0x8d7
 2357 08d0 0B       		.uleb128 0xb
 2358 08d1 00010000 		.4byte	0x100
 2359 08d5 02       		.byte	0x2
 2360 08d6 00       		.byte	0
 2361 08d7 07       		.uleb128 0x7
 2362 08d8 D0       		.byte	0xd0
 2363 08d9 0A       		.byte	0xa
 2364 08da 5702     		.2byte	0x257
 2365 08dc D8090000 		.4byte	0x9d8
 2366 08e0 08       		.uleb128 0x8
 2367 08e1 7C020000 		.4byte	.LASF125
 2368 08e5 0A       		.byte	0xa
 2369 08e6 5902     		.2byte	0x259
 2370 08e8 AE000000 		.4byte	0xae
 2371 08ec 00       		.byte	0
 2372 08ed 08       		.uleb128 0x8
 2373 08ee 73070000 		.4byte	.LASF126
 2374 08f2 0A       		.byte	0xa
 2375 08f3 5A02     		.2byte	0x25a
 2376 08f5 A0070000 		.4byte	0x7a0
 2377 08f9 04       		.byte	0x4
 2378 08fa 08       		.uleb128 0x8
 2379 08fb 69000000 		.4byte	.LASF127
 2380 08ff 0A       		.byte	0xa
 2381 0900 5B02     		.2byte	0x25b
 2382 0902 D8090000 		.4byte	0x9d8
ARM GAS  /tmp/cc0Ev5BU.s 			page 86


 2383 0906 08       		.byte	0x8
 2384 0907 08       		.uleb128 0x8
 2385 0908 DE010000 		.4byte	.LASF128
 2386 090c 0A       		.byte	0xa
 2387 090d 5C02     		.2byte	0x25c
 2388 090f D3030000 		.4byte	0x3d3
 2389 0913 24       		.byte	0x24
 2390 0914 08       		.uleb128 0x8
 2391 0915 B6050000 		.4byte	.LASF129
 2392 0919 0A       		.byte	0xa
 2393 091a 5D02     		.2byte	0x25d
 2394 091c A7000000 		.4byte	0xa7
 2395 0920 48       		.byte	0x48
 2396 0921 08       		.uleb128 0x8
 2397 0922 79060000 		.4byte	.LASF130
 2398 0926 0A       		.byte	0xa
 2399 0927 5E02     		.2byte	0x25e
 2400 0929 A0000000 		.4byte	0xa0
 2401 092d 50       		.byte	0x50
 2402 092e 08       		.uleb128 0x8
 2403 092f C2070000 		.4byte	.LASF131
 2404 0933 0A       		.byte	0xa
 2405 0934 5F02     		.2byte	0x25f
 2406 0936 92080000 		.4byte	0x892
 2407 093a 58       		.byte	0x58
 2408 093b 08       		.uleb128 0x8
 2409 093c 6B080000 		.4byte	.LASF132
 2410 0940 0A       		.byte	0xa
 2411 0941 6002     		.2byte	0x260
 2412 0943 49030000 		.4byte	0x349
 2413 0947 68       		.byte	0x68
 2414 0948 08       		.uleb128 0x8
 2415 0949 F7060000 		.4byte	.LASF133
 2416 094d 0A       		.byte	0xa
 2417 094e 6102     		.2byte	0x261
 2418 0950 49030000 		.4byte	0x349
 2419 0954 70       		.byte	0x70
 2420 0955 08       		.uleb128 0x8
 2421 0956 62060000 		.4byte	.LASF134
 2422 095a 0A       		.byte	0xa
 2423 095b 6202     		.2byte	0x262
 2424 095d 49030000 		.4byte	0x349
 2425 0961 78       		.byte	0x78
 2426 0962 08       		.uleb128 0x8
 2427 0963 AB000000 		.4byte	.LASF135
 2428 0967 0A       		.byte	0xa
 2429 0968 6302     		.2byte	0x263
 2430 096a E8090000 		.4byte	0x9e8
 2431 096e 80       		.byte	0x80
 2432 096f 08       		.uleb128 0x8
 2433 0970 17050000 		.4byte	.LASF136
 2434 0974 0A       		.byte	0xa
 2435 0975 6402     		.2byte	0x264
 2436 0977 F8090000 		.4byte	0x9f8
 2437 097b 88       		.byte	0x88
 2438 097c 08       		.uleb128 0x8
 2439 097d 0C0A0000 		.4byte	.LASF137
ARM GAS  /tmp/cc0Ev5BU.s 			page 87


 2440 0981 0A       		.byte	0xa
 2441 0982 6502     		.2byte	0x265
 2442 0984 A7000000 		.4byte	0xa7
 2443 0988 A0       		.byte	0xa0
 2444 0989 08       		.uleb128 0x8
 2445 098a A5010000 		.4byte	.LASF138
 2446 098e 0A       		.byte	0xa
 2447 098f 6602     		.2byte	0x266
 2448 0991 49030000 		.4byte	0x349
 2449 0995 A4       		.byte	0xa4
 2450 0996 08       		.uleb128 0x8
 2451 0997 85070000 		.4byte	.LASF139
 2452 099b 0A       		.byte	0xa
 2453 099c 6702     		.2byte	0x267
 2454 099e 49030000 		.4byte	0x349
 2455 09a2 AC       		.byte	0xac
 2456 09a3 08       		.uleb128 0x8
 2457 09a4 C4090000 		.4byte	.LASF140
 2458 09a8 0A       		.byte	0xa
 2459 09a9 6802     		.2byte	0x268
 2460 09ab 49030000 		.4byte	0x349
 2461 09af B4       		.byte	0xb4
 2462 09b0 08       		.uleb128 0x8
 2463 09b1 36060000 		.4byte	.LASF141
 2464 09b5 0A       		.byte	0xa
 2465 09b6 6902     		.2byte	0x269
 2466 09b8 49030000 		.4byte	0x349
 2467 09bc BC       		.byte	0xbc
 2468 09bd 08       		.uleb128 0x8
 2469 09be 8B000000 		.4byte	.LASF142
 2470 09c2 0A       		.byte	0xa
 2471 09c3 6A02     		.2byte	0x26a
 2472 09c5 49030000 		.4byte	0x349
 2473 09c9 C4       		.byte	0xc4
 2474 09ca 08       		.uleb128 0x8
 2475 09cb 20060000 		.4byte	.LASF143
 2476 09cf 0A       		.byte	0xa
 2477 09d0 6B02     		.2byte	0x26b
 2478 09d2 A7000000 		.4byte	0xa7
 2479 09d6 CC       		.byte	0xcc
 2480 09d7 00       		.byte	0
 2481 09d8 0A       		.uleb128 0xa
 2482 09d9 A6070000 		.4byte	0x7a6
 2483 09dd E8090000 		.4byte	0x9e8
 2484 09e1 0B       		.uleb128 0xb
 2485 09e2 00010000 		.4byte	0x100
 2486 09e6 19       		.byte	0x19
 2487 09e7 00       		.byte	0
 2488 09e8 0A       		.uleb128 0xa
 2489 09e9 A6070000 		.4byte	0x7a6
 2490 09ed F8090000 		.4byte	0x9f8
 2491 09f1 0B       		.uleb128 0xb
 2492 09f2 00010000 		.4byte	0x100
 2493 09f6 07       		.byte	0x7
 2494 09f7 00       		.byte	0
 2495 09f8 0A       		.uleb128 0xa
 2496 09f9 A6070000 		.4byte	0x7a6
ARM GAS  /tmp/cc0Ev5BU.s 			page 88


 2497 09fd 080A0000 		.4byte	0xa08
 2498 0a01 0B       		.uleb128 0xb
 2499 0a02 00010000 		.4byte	0x100
 2500 0a06 17       		.byte	0x17
 2501 0a07 00       		.byte	0
 2502 0a08 07       		.uleb128 0x7
 2503 0a09 F0       		.byte	0xf0
 2504 0a0a 0A       		.byte	0xa
 2505 0a0b 7002     		.2byte	0x270
 2506 0a0d 2C0A0000 		.4byte	0xa2c
 2507 0a11 08       		.uleb128 0x8
 2508 0a12 49090000 		.4byte	.LASF144
 2509 0a16 0A       		.byte	0xa
 2510 0a17 7302     		.2byte	0x273
 2511 0a19 2C0A0000 		.4byte	0xa2c
 2512 0a1d 00       		.byte	0
 2513 0a1e 08       		.uleb128 0x8
 2514 0a1f 9B050000 		.4byte	.LASF145
 2515 0a23 0A       		.byte	0xa
 2516 0a24 7402     		.2byte	0x274
 2517 0a26 3C0A0000 		.4byte	0xa3c
 2518 0a2a 78       		.byte	0x78
 2519 0a2b 00       		.byte	0
 2520 0a2c 0A       		.uleb128 0xa
 2521 0a2d 15050000 		.4byte	0x515
 2522 0a31 3C0A0000 		.4byte	0xa3c
 2523 0a35 0B       		.uleb128 0xb
 2524 0a36 00010000 		.4byte	0x100
 2525 0a3a 1D       		.byte	0x1d
 2526 0a3b 00       		.byte	0
 2527 0a3c 0A       		.uleb128 0xa
 2528 0a3d AE000000 		.4byte	0xae
 2529 0a41 4C0A0000 		.4byte	0xa4c
 2530 0a45 0B       		.uleb128 0xb
 2531 0a46 00010000 		.4byte	0x100
 2532 0a4a 1D       		.byte	0x1d
 2533 0a4b 00       		.byte	0
 2534 0a4c 20       		.uleb128 0x20
 2535 0a4d F0       		.byte	0xf0
 2536 0a4e 0A       		.byte	0xa
 2537 0a4f 5502     		.2byte	0x255
 2538 0a51 6E0A0000 		.4byte	0xa6e
 2539 0a55 21       		.uleb128 0x21
 2540 0a56 FA020000 		.4byte	.LASF94
 2541 0a5a 0A       		.byte	0xa
 2542 0a5b 6C02     		.2byte	0x26c
 2543 0a5d D7080000 		.4byte	0x8d7
 2544 0a61 21       		.uleb128 0x21
 2545 0a62 7E000000 		.4byte	.LASF146
 2546 0a66 0A       		.byte	0xa
 2547 0a67 7502     		.2byte	0x275
 2548 0a69 080A0000 		.4byte	0xa08
 2549 0a6d 00       		.byte	0
 2550 0a6e 0A       		.uleb128 0xa
 2551 0a6f A6070000 		.4byte	0x7a6
 2552 0a73 7E0A0000 		.4byte	0xa7e
 2553 0a77 0B       		.uleb128 0xb
ARM GAS  /tmp/cc0Ev5BU.s 			page 89


 2554 0a78 00010000 		.4byte	0x100
 2555 0a7c 18       		.byte	0x18
 2556 0a7d 00       		.byte	0
 2557 0a7e 22       		.uleb128 0x22
 2558 0a7f 890A0000 		.4byte	0xa89
 2559 0a83 1C       		.uleb128 0x1c
 2560 0a84 63060000 		.4byte	0x663
 2561 0a88 00       		.byte	0
 2562 0a89 11       		.uleb128 0x11
 2563 0a8a 04       		.byte	0x4
 2564 0a8b 7E0A0000 		.4byte	0xa7e
 2565 0a8f 11       		.uleb128 0x11
 2566 0a90 04       		.byte	0x4
 2567 0a91 BD030000 		.4byte	0x3bd
 2568 0a95 22       		.uleb128 0x22
 2569 0a96 A00A0000 		.4byte	0xaa0
 2570 0a9a 1C       		.uleb128 0x1c
 2571 0a9b A7000000 		.4byte	0xa7
 2572 0a9f 00       		.byte	0
 2573 0aa0 11       		.uleb128 0x11
 2574 0aa1 04       		.byte	0x4
 2575 0aa2 A60A0000 		.4byte	0xaa6
 2576 0aa6 11       		.uleb128 0x11
 2577 0aa7 04       		.byte	0x4
 2578 0aa8 950A0000 		.4byte	0xa95
 2579 0aac 0A       		.uleb128 0xa
 2580 0aad 45080000 		.4byte	0x845
 2581 0ab1 BC0A0000 		.4byte	0xabc
 2582 0ab5 0B       		.uleb128 0xb
 2583 0ab6 00010000 		.4byte	0x100
 2584 0aba 02       		.byte	0x2
 2585 0abb 00       		.byte	0
 2586 0abc 0D       		.uleb128 0xd
 2587 0abd BC010000 		.4byte	.LASF147
 2588 0ac1 0A       		.byte	0xa
 2589 0ac2 FD02     		.2byte	0x2fd
 2590 0ac4 63060000 		.4byte	0x663
 2591 0ac8 0D       		.uleb128 0xd
 2592 0ac9 01030000 		.4byte	.LASF148
 2593 0acd 0A       		.byte	0xa
 2594 0ace FE02     		.2byte	0x2fe
 2595 0ad0 69060000 		.4byte	0x669
 2596 0ad4 0E       		.uleb128 0xe
 2597 0ad5 D2080000 		.4byte	.LASF149
 2598 0ad9 0B       		.byte	0xb
 2599 0ada 5F       		.byte	0x5f
 2600 0adb A0070000 		.4byte	0x7a0
 2601 0adf 02       		.uleb128 0x2
 2602 0ae0 08       		.byte	0x8
 2603 0ae1 04       		.byte	0x4
 2604 0ae2 B2060000 		.4byte	.LASF150
 2605 0ae6 23       		.uleb128 0x23
 2606 0ae7 53070000 		.4byte	.LASF222
 2607 0aeb 01       		.byte	0x1
 2608 0aec 33000000 		.4byte	0x33
 2609 0af0 0C       		.byte	0xc
 2610 0af1 9902     		.2byte	0x299
ARM GAS  /tmp/cc0Ev5BU.s 			page 90


 2611 0af3 100B0000 		.4byte	0xb10
 2612 0af7 24       		.uleb128 0x24
 2613 0af8 2C090000 		.4byte	.LASF151
 2614 0afc 7F       		.sleb128 -1
 2615 0afd 25       		.uleb128 0x25
 2616 0afe 4B050000 		.4byte	.LASF152
 2617 0b02 00       		.byte	0
 2618 0b03 25       		.uleb128 0x25
 2619 0b04 94080000 		.4byte	.LASF153
 2620 0b08 01       		.byte	0x1
 2621 0b09 25       		.uleb128 0x25
 2622 0b0a 51080000 		.4byte	.LASF154
 2623 0b0e 02       		.byte	0x2
 2624 0b0f 00       		.byte	0
 2625 0b10 0D       		.uleb128 0xd
 2626 0b11 9F040000 		.4byte	.LASF155
 2627 0b15 0C       		.byte	0xc
 2628 0b16 A402     		.2byte	0x2a4
 2629 0b18 E60A0000 		.4byte	0xae6
 2630 0b1c 0A       		.uleb128 0xa
 2631 0b1d DC070000 		.4byte	0x7dc
 2632 0b21 270B0000 		.4byte	0xb27
 2633 0b25 26       		.uleb128 0x26
 2634 0b26 00       		.byte	0
 2635 0b27 03       		.uleb128 0x3
 2636 0b28 1C0B0000 		.4byte	0xb1c
 2637 0b2c 0E       		.uleb128 0xe
 2638 0b2d F2080000 		.4byte	.LASF156
 2639 0b31 0D       		.byte	0xd
 2640 0b32 14       		.byte	0x14
 2641 0b33 270B0000 		.4byte	0xb27
 2642 0b37 0E       		.uleb128 0xe
 2643 0b38 79010000 		.4byte	.LASF157
 2644 0b3c 0D       		.byte	0xd
 2645 0b3d 15       		.byte	0x15
 2646 0b3e A7000000 		.4byte	0xa7
 2647 0b42 0A       		.uleb128 0xa
 2648 0b43 5C000000 		.4byte	0x5c
 2649 0b47 520B0000 		.4byte	0xb52
 2650 0b4b 0B       		.uleb128 0xb
 2651 0b4c 00010000 		.4byte	0x100
 2652 0b50 02       		.byte	0x2
 2653 0b51 00       		.byte	0
 2654 0b52 0D       		.uleb128 0xd
 2655 0b53 4B030000 		.4byte	.LASF158
 2656 0b57 0E       		.byte	0xe
 2657 0b58 6401     		.2byte	0x164
 2658 0b5a 420B0000 		.4byte	0xb42
 2659 0b5e 0D       		.uleb128 0xd
 2660 0b5f 12090000 		.4byte	.LASF159
 2661 0b63 0E       		.byte	0xe
 2662 0b64 6401     		.2byte	0x164
 2663 0b66 420B0000 		.4byte	0xb42
 2664 0b6a 0D       		.uleb128 0xd
 2665 0b6b 22090000 		.4byte	.LASF160
 2666 0b6f 0E       		.byte	0xe
 2667 0b70 6501     		.2byte	0x165
ARM GAS  /tmp/cc0Ev5BU.s 			page 91


 2668 0b72 C5000000 		.4byte	0xc5
 2669 0b76 0D       		.uleb128 0xd
 2670 0b77 89050000 		.4byte	.LASF161
 2671 0b7b 0E       		.byte	0xe
 2672 0b7c 6501     		.2byte	0x165
 2673 0b7e C5000000 		.4byte	0xc5
 2674 0b82 0D       		.uleb128 0xd
 2675 0b83 89010000 		.4byte	.LASF162
 2676 0b87 0E       		.byte	0xe
 2677 0b88 6501     		.2byte	0x165
 2678 0b8a C5000000 		.4byte	0xc5
 2679 0b8e 0D       		.uleb128 0xd
 2680 0b8f 0A050000 		.4byte	.LASF163
 2681 0b93 0E       		.byte	0xe
 2682 0b94 6601     		.2byte	0x166
 2683 0b96 2C000000 		.4byte	0x2c
 2684 0b9a 0D       		.uleb128 0xd
 2685 0b9b 50090000 		.4byte	.LASF164
 2686 0b9f 0E       		.byte	0xe
 2687 0ba0 6701     		.2byte	0x167
 2688 0ba2 2C000000 		.4byte	0x2c
 2689 0ba6 0D       		.uleb128 0xd
 2690 0ba7 27040000 		.4byte	.LASF165
 2691 0bab 0E       		.byte	0xe
 2692 0bac 6801     		.2byte	0x168
 2693 0bae D0000000 		.4byte	0xd0
 2694 0bb2 27       		.uleb128 0x27
 2695 0bb3 520B0000 		.4byte	0xb52
 2696 0bb7 01       		.byte	0x1
 2697 0bb8 0F       		.byte	0xf
 2698 0bb9 05       		.uleb128 0x5
 2699 0bba 03       		.byte	0x3
 2700 0bbb 00000000 		.4byte	gyro
 2701 0bbf 27       		.uleb128 0x27
 2702 0bc0 5E0B0000 		.4byte	0xb5e
 2703 0bc4 01       		.byte	0x1
 2704 0bc5 0F       		.byte	0xf
 2705 0bc6 05       		.uleb128 0x5
 2706 0bc7 03       		.byte	0x3
 2707 0bc8 00000000 		.4byte	accel
 2708 0bcc 28       		.uleb128 0x28
 2709 0bcd C5050000 		.4byte	.LASF166
 2710 0bd1 01       		.byte	0x1
 2711 0bd2 0F       		.byte	0xf
 2712 0bd3 5C000000 		.4byte	0x5c
 2713 0bd7 05       		.uleb128 0x5
 2714 0bd8 03       		.byte	0x3
 2715 0bd9 00000000 		.4byte	sensors
 2716 0bdd 27       		.uleb128 0x27
 2717 0bde 9A0B0000 		.4byte	0xb9a
 2718 0be2 01       		.byte	0x1
 2719 0be3 10       		.byte	0x10
 2720 0be4 05       		.uleb128 0x5
 2721 0be5 03       		.byte	0x3
 2722 0be6 00000000 		.4byte	Pitch
 2723 0bea 27       		.uleb128 0x27
 2724 0beb A60B0000 		.4byte	0xba6
ARM GAS  /tmp/cc0Ev5BU.s 			page 92


 2725 0bef 01       		.byte	0x1
 2726 0bf0 11       		.byte	0x11
 2727 0bf1 05       		.uleb128 0x5
 2728 0bf2 03       		.byte	0x3
 2729 0bf3 00000000 		.4byte	iPitch
 2730 0bf7 29       		.uleb128 0x29
 2731 0bf8 713000   		.ascii	"q0\000"
 2732 0bfb 01       		.byte	0x1
 2733 0bfc 12       		.byte	0x12
 2734 0bfd 2C000000 		.4byte	0x2c
 2735 0c01 05       		.uleb128 0x5
 2736 0c02 03       		.byte	0x3
 2737 0c03 00000000 		.4byte	q0
 2738 0c07 29       		.uleb128 0x29
 2739 0c08 713100   		.ascii	"q1\000"
 2740 0c0b 01       		.byte	0x1
 2741 0c0c 12       		.byte	0x12
 2742 0c0d 2C000000 		.4byte	0x2c
 2743 0c11 05       		.uleb128 0x5
 2744 0c12 03       		.byte	0x3
 2745 0c13 00000000 		.4byte	q1
 2746 0c17 29       		.uleb128 0x29
 2747 0c18 713200   		.ascii	"q2\000"
 2748 0c1b 01       		.byte	0x1
 2749 0c1c 12       		.byte	0x12
 2750 0c1d 2C000000 		.4byte	0x2c
 2751 0c21 05       		.uleb128 0x5
 2752 0c22 03       		.byte	0x3
 2753 0c23 00000000 		.4byte	q2
 2754 0c27 29       		.uleb128 0x29
 2755 0c28 713300   		.ascii	"q3\000"
 2756 0c2b 01       		.byte	0x1
 2757 0c2c 12       		.byte	0x12
 2758 0c2d 2C000000 		.4byte	0x2c
 2759 0c31 05       		.uleb128 0x5
 2760 0c32 03       		.byte	0x3
 2761 0c33 00000000 		.4byte	q3
 2762 0c37 0A       		.uleb128 0xa
 2763 0c38 33000000 		.4byte	0x33
 2764 0c3c 470C0000 		.4byte	0xc47
 2765 0c40 0B       		.uleb128 0xb
 2766 0c41 00010000 		.4byte	0x100
 2767 0c45 08       		.byte	0x8
 2768 0c46 00       		.byte	0
 2769 0c47 2A       		.uleb128 0x2a
 2770 0c48 84090000 		.4byte	.LASF169
 2771 0c4c 01       		.byte	0x1
 2772 0c4d 13       		.byte	0x13
 2773 0c4e 370C0000 		.4byte	0xc37
 2774 0c52 05       		.uleb128 0x5
 2775 0c53 03       		.byte	0x3
 2776 0c54 00000000 		.4byte	gyro_orientation
 2777 0c58 0A       		.uleb128 0xa
 2778 0c59 B5000000 		.4byte	0xb5
 2779 0c5d 680C0000 		.4byte	0xc68
 2780 0c61 0B       		.uleb128 0xb
 2781 0c62 00010000 		.4byte	0x100
ARM GAS  /tmp/cc0Ev5BU.s 			page 93


 2782 0c66 0D       		.byte	0xd
 2783 0c67 00       		.byte	0
 2784 0c68 28       		.uleb128 0x28
 2785 0c69 55040000 		.4byte	.LASF167
 2786 0c6d 01       		.byte	0x1
 2787 0c6e 55       		.byte	0x55
 2788 0c6f 580C0000 		.4byte	0xc58
 2789 0c73 05       		.uleb128 0x5
 2790 0c74 03       		.byte	0x3
 2791 0c75 00000000 		.4byte	buffer
 2792 0c79 0A       		.uleb128 0xa
 2793 0c7a C5000000 		.4byte	0xc5
 2794 0c7e 8F0C0000 		.4byte	0xc8f
 2795 0c82 0B       		.uleb128 0xb
 2796 0c83 00010000 		.4byte	0x100
 2797 0c87 05       		.byte	0x5
 2798 0c88 0B       		.uleb128 0xb
 2799 0c89 00010000 		.4byte	0x100
 2800 0c8d 0A       		.byte	0xa
 2801 0c8e 00       		.byte	0
 2802 0c8f 28       		.uleb128 0x28
 2803 0c90 A5060000 		.4byte	.LASF168
 2804 0c94 01       		.byte	0x1
 2805 0c95 57       		.byte	0x57
 2806 0c96 790C0000 		.4byte	0xc79
 2807 0c9a 05       		.uleb128 0x5
 2808 0c9b 03       		.byte	0x3
 2809 0c9c 00000000 		.4byte	MPU6050_FIFO
 2810 0ca0 27       		.uleb128 0x27
 2811 0ca1 6A0B0000 		.4byte	0xb6a
 2812 0ca5 01       		.byte	0x1
 2813 0ca6 58       		.byte	0x58
 2814 0ca7 05       		.uleb128 0x5
 2815 0ca8 03       		.byte	0x3
 2816 0ca9 00000000 		.4byte	Gx_offset
 2817 0cad 27       		.uleb128 0x27
 2818 0cae 760B0000 		.4byte	0xb76
 2819 0cb2 01       		.byte	0x1
 2820 0cb3 58       		.byte	0x58
 2821 0cb4 05       		.uleb128 0x5
 2822 0cb5 03       		.byte	0x3
 2823 0cb6 00000000 		.4byte	Gy_offset
 2824 0cba 27       		.uleb128 0x27
 2825 0cbb 820B0000 		.4byte	0xb82
 2826 0cbf 01       		.byte	0x1
 2827 0cc0 58       		.byte	0x58
 2828 0cc1 05       		.uleb128 0x5
 2829 0cc2 03       		.byte	0x3
 2830 0cc3 00000000 		.4byte	Gz_offset
 2831 0cc7 2B       		.uleb128 0x2b
 2832 0cc8 CE070000 		.4byte	.LASF181
 2833 0ccc 01       		.byte	0x1
 2834 0ccd 3D01     		.2byte	0x13d
 2835 0ccf A7000000 		.4byte	0xa7
 2836 0cd3 A8040000 		.4byte	.LFB79
 2837 0cd7 70000000 		.4byte	.LFE79-.LFB79
 2838 0cdb 01       		.uleb128 0x1
ARM GAS  /tmp/cc0Ev5BU.s 			page 94


 2839 0cdc 9C       		.byte	0x9c
 2840 0cdd 220D0000 		.4byte	0xd22
 2841 0ce1 2C       		.uleb128 0x2c
 2842 0ce2 46050000 		.4byte	.LASF170
 2843 0ce6 01       		.byte	0x1
 2844 0ce7 3F01     		.2byte	0x13f
 2845 0ce9 2C000000 		.4byte	0x2c
 2846 0ced 00000000 		.4byte	.LLST19
 2847 0cf1 2D       		.uleb128 0x2d
 2848 0cf2 B2040000 		.4byte	.LVL131
 2849 0cf6 B2140000 		.4byte	0x14b2
 2850 0cfa 0B0D0000 		.4byte	0xd0b
 2851 0cfe 2E       		.uleb128 0x2e
 2852 0cff 01       		.uleb128 0x1
 2853 0d00 50       		.byte	0x50
 2854 0d01 02       		.uleb128 0x2
 2855 0d02 09       		.byte	0x9
 2856 0d03 D0       		.byte	0xd0
 2857 0d04 2E       		.uleb128 0x2e
 2858 0d05 01       		.uleb128 0x1
 2859 0d06 51       		.byte	0x51
 2860 0d07 02       		.uleb128 0x2
 2861 0d08 08       		.byte	0x8
 2862 0d09 41       		.byte	0x41
 2863 0d0a 00       		.byte	0
 2864 0d0b 2F       		.uleb128 0x2f
 2865 0d0c BC040000 		.4byte	.LVL132
 2866 0d10 B2140000 		.4byte	0x14b2
 2867 0d14 2E       		.uleb128 0x2e
 2868 0d15 01       		.uleb128 0x1
 2869 0d16 50       		.byte	0x50
 2870 0d17 02       		.uleb128 0x2
 2871 0d18 09       		.byte	0x9
 2872 0d19 D0       		.byte	0xd0
 2873 0d1a 2E       		.uleb128 0x2e
 2874 0d1b 01       		.uleb128 0x1
 2875 0d1c 51       		.byte	0x51
 2876 0d1d 02       		.uleb128 0x2
 2877 0d1e 08       		.byte	0x8
 2878 0d1f 42       		.byte	0x42
 2879 0d20 00       		.byte	0
 2880 0d21 00       		.byte	0
 2881 0d22 30       		.uleb128 0x30
 2882 0d23 F1020000 		.4byte	.LASF174
 2883 0d27 01       		.byte	0x1
 2884 0d28 2601     		.2byte	0x126
 2885 0d2a CC030000 		.4byte	.LFB78
 2886 0d2e DC000000 		.4byte	.LFE78-.LFB78
 2887 0d32 01       		.uleb128 0x1
 2888 0d33 9C       		.byte	0x9c
 2889 0d34 A60D0000 		.4byte	0xda6
 2890 0d38 31       		.uleb128 0x31
 2891 0d39 34040000 		.4byte	.LASF171
 2892 0d3d 01       		.byte	0x1
 2893 0d3e 2801     		.2byte	0x128
 2894 0d40 92000000 		.4byte	0x92
 2895 0d44 02       		.uleb128 0x2
ARM GAS  /tmp/cc0Ev5BU.s 			page 95


 2896 0d45 91       		.byte	0x91
 2897 0d46 5C       		.sleb128 -36
 2898 0d47 31       		.uleb128 0x31
 2899 0d48 E5030000 		.4byte	.LASF172
 2900 0d4c 01       		.byte	0x1
 2901 0d4d 2901     		.2byte	0x129
 2902 0d4f 4A000000 		.4byte	0x4a
 2903 0d53 02       		.uleb128 0x2
 2904 0d54 91       		.byte	0x91
 2905 0d55 5B       		.sleb128 -37
 2906 0d56 31       		.uleb128 0x31
 2907 0d57 29060000 		.4byte	.LASF173
 2908 0d5b 01       		.byte	0x1
 2909 0d5c 2A01     		.2byte	0x12a
 2910 0d5e A60D0000 		.4byte	0xda6
 2911 0d62 02       		.uleb128 0x2
 2912 0d63 91       		.byte	0x91
 2913 0d64 48       		.sleb128 -56
 2914 0d65 2D       		.uleb128 0x2d
 2915 0d66 F0030000 		.4byte	.LVL113
 2916 0d6a BD140000 		.4byte	0x14bd
 2917 0d6e 9C0D0000 		.4byte	0xd9c
 2918 0d72 2E       		.uleb128 0x2e
 2919 0d73 01       		.uleb128 0x1
 2920 0d74 50       		.byte	0x50
 2921 0d75 03       		.uleb128 0x3
 2922 0d76 74       		.byte	0x74
 2923 0d77 9C01     		.sleb128 156
 2924 0d79 2E       		.uleb128 0x2e
 2925 0d7a 01       		.uleb128 0x1
 2926 0d7b 51       		.byte	0x51
 2927 0d7c 03       		.uleb128 0x3
 2928 0d7d 74       		.byte	0x74
 2929 0d7e 9401     		.sleb128 148
 2930 0d80 2E       		.uleb128 0x2e
 2931 0d81 01       		.uleb128 0x1
 2932 0d82 52       		.byte	0x52
 2933 0d83 02       		.uleb128 0x2
 2934 0d84 91       		.byte	0x91
 2935 0d85 48       		.sleb128 -56
 2936 0d86 2E       		.uleb128 0x2e
 2937 0d87 01       		.uleb128 0x1
 2938 0d88 53       		.byte	0x53
 2939 0d89 02       		.uleb128 0x2
 2940 0d8a 91       		.byte	0x91
 2941 0d8b 5C       		.sleb128 -36
 2942 0d8c 2E       		.uleb128 0x2e
 2943 0d8d 02       		.uleb128 0x2
 2944 0d8e 7D       		.byte	0x7d
 2945 0d8f 00       		.sleb128 0
 2946 0d90 03       		.uleb128 0x3
 2947 0d91 74       		.byte	0x74
 2948 0d92 A201     		.sleb128 162
 2949 0d94 2E       		.uleb128 0x2e
 2950 0d95 02       		.uleb128 0x2
 2951 0d96 7D       		.byte	0x7d
 2952 0d97 04       		.sleb128 4
ARM GAS  /tmp/cc0Ev5BU.s 			page 96


 2953 0d98 02       		.uleb128 0x2
 2954 0d99 91       		.byte	0x91
 2955 0d9a 5B       		.sleb128 -37
 2956 0d9b 00       		.byte	0
 2957 0d9c 32       		.uleb128 0x32
 2958 0d9d 7C040000 		.4byte	.LVL128
 2959 0da1 C8140000 		.4byte	0x14c8
 2960 0da5 00       		.byte	0
 2961 0da6 0A       		.uleb128 0xa
 2962 0da7 80000000 		.4byte	0x80
 2963 0dab B60D0000 		.4byte	0xdb6
 2964 0daf 0B       		.uleb128 0xb
 2965 0db0 00010000 		.4byte	0x100
 2966 0db4 03       		.byte	0x3
 2967 0db5 00       		.byte	0
 2968 0db6 30       		.uleb128 0x30
 2969 0db7 A3080000 		.4byte	.LASF175
 2970 0dbb 01       		.byte	0x1
 2971 0dbc 0301     		.2byte	0x103
 2972 0dbe 28020000 		.4byte	.LFB77
 2973 0dc2 A4010000 		.4byte	.LFE77-.LFB77
 2974 0dc6 01       		.uleb128 0x1
 2975 0dc7 9C       		.byte	0x9c
 2976 0dc8 D8100000 		.4byte	0x10d8
 2977 0dcc 31       		.uleb128 0x31
 2978 0dcd DF090000 		.4byte	.LASF176
 2979 0dd1 01       		.byte	0x1
 2980 0dd2 0501     		.2byte	0x105
 2981 0dd4 D8100000 		.4byte	0x10d8
 2982 0dd8 02       		.uleb128 0x2
 2983 0dd9 91       		.byte	0x91
 2984 0dda 6C       		.sleb128 -20
 2985 0ddb 33       		.uleb128 0x33
 2986 0ddc 97140000 		.4byte	0x1497
 2987 0de0 56020000 		.4byte	.LBB21
 2988 0de4 1A000000 		.4byte	.LBE21-.LBB21
 2989 0de8 01       		.byte	0x1
 2990 0de9 0801     		.2byte	0x108
 2991 0deb 200E0000 		.4byte	0xe20
 2992 0def 34       		.uleb128 0x34
 2993 0df0 A0140000 		.4byte	0x14a0
 2994 0df4 56020000 		.4byte	.LBB23
 2995 0df8 04000000 		.4byte	.LBE23-.LBB23
 2996 0dfc 03       		.byte	0x3
 2997 0dfd 5206     		.2byte	0x652
 2998 0dff 34       		.uleb128 0x34
 2999 0e00 A0140000 		.4byte	0x14a0
 3000 0e04 68020000 		.4byte	.LBB25
 3001 0e08 04000000 		.4byte	.LBE25-.LBB25
 3002 0e0c 03       		.byte	0x3
 3003 0e0d 5706     		.2byte	0x657
 3004 0e0f 34       		.uleb128 0x34
 3005 0e10 A9140000 		.4byte	0x14a9
 3006 0e14 6C020000 		.4byte	.LBB27
 3007 0e18 04000000 		.4byte	.LBE27-.LBB27
 3008 0e1c 03       		.byte	0x3
 3009 0e1d 5B06     		.2byte	0x65b
ARM GAS  /tmp/cc0Ev5BU.s 			page 97


 3010 0e1f 00       		.byte	0
 3011 0e20 33       		.uleb128 0x33
 3012 0e21 34140000 		.4byte	0x1434
 3013 0e25 96020000 		.4byte	.LBB29
 3014 0e29 20000000 		.4byte	.LBE29-.LBB29
 3015 0e2d 01       		.byte	0x1
 3016 0e2e 1301     		.2byte	0x113
 3017 0e30 890E0000 		.4byte	0xe89
 3018 0e34 35       		.uleb128 0x35
 3019 0e35 44140000 		.4byte	0x1444
 3020 0e39 2E000000 		.4byte	.LLST16
 3021 0e3d 36       		.uleb128 0x36
 3022 0e3e 96020000 		.4byte	.LBB30
 3023 0e42 20000000 		.4byte	.LBE30-.LBB30
 3024 0e46 37       		.uleb128 0x37
 3025 0e47 4F140000 		.4byte	0x144f
 3026 0e4b 46000000 		.4byte	.LLST17
 3027 0e4f 2D       		.uleb128 0x2d
 3028 0e50 9E020000 		.4byte	.LVL77
 3029 0e54 61140000 		.4byte	0x1461
 3030 0e58 630E0000 		.4byte	0xe63
 3031 0e5c 2E       		.uleb128 0x2e
 3032 0e5d 01       		.uleb128 0x1
 3033 0e5e 50       		.byte	0x50
 3034 0e5f 02       		.uleb128 0x2
 3035 0e60 74       		.byte	0x74
 3036 0e61 00       		.sleb128 0
 3037 0e62 00       		.byte	0
 3038 0e63 2D       		.uleb128 0x2d
 3039 0e64 A6020000 		.4byte	.LVL79
 3040 0e68 61140000 		.4byte	0x1461
 3041 0e6c 770E0000 		.4byte	0xe77
 3042 0e70 2E       		.uleb128 0x2e
 3043 0e71 01       		.uleb128 0x1
 3044 0e72 50       		.byte	0x50
 3045 0e73 02       		.uleb128 0x2
 3046 0e74 74       		.byte	0x74
 3047 0e75 03       		.sleb128 3
 3048 0e76 00       		.byte	0
 3049 0e77 2F       		.uleb128 0x2f
 3050 0e78 AE020000 		.4byte	.LVL81
 3051 0e7c 61140000 		.4byte	0x1461
 3052 0e80 2E       		.uleb128 0x2e
 3053 0e81 01       		.uleb128 0x1
 3054 0e82 50       		.byte	0x50
 3055 0e83 02       		.uleb128 0x2
 3056 0e84 74       		.byte	0x74
 3057 0e85 06       		.sleb128 6
 3058 0e86 00       		.byte	0
 3059 0e87 00       		.byte	0
 3060 0e88 00       		.byte	0
 3061 0e89 38       		.uleb128 0x38
 3062 0e8a DE130000 		.4byte	0x13de
 3063 0e8e D0020000 		.4byte	.LBB31
 3064 0e92 00000000 		.4byte	.Ldebug_ranges0+0
 3065 0e96 01       		.byte	0x1
 3066 0e97 1B01     		.2byte	0x11b
ARM GAS  /tmp/cc0Ev5BU.s 			page 98


 3067 0e99 540F0000 		.4byte	0xf54
 3068 0e9d 39       		.uleb128 0x39
 3069 0e9e 00000000 		.4byte	.Ldebug_ranges0+0
 3070 0ea2 37       		.uleb128 0x37
 3071 0ea3 EA130000 		.4byte	0x13ea
 3072 0ea7 6B000000 		.4byte	.LLST18
 3073 0eab 3A       		.uleb128 0x3a
 3074 0eac F5130000 		.4byte	0x13f5
 3075 0eb0 02       		.uleb128 0x2
 3076 0eb1 91       		.byte	0x91
 3077 0eb2 54       		.sleb128 -44
 3078 0eb3 3A       		.uleb128 0x3a
 3079 0eb4 00140000 		.4byte	0x1400
 3080 0eb8 02       		.uleb128 0x2
 3081 0eb9 91       		.byte	0x91
 3082 0eba 60       		.sleb128 -32
 3083 0ebb 3B       		.uleb128 0x3b
 3084 0ebc 26030000 		.4byte	.LBB33
 3085 0ec0 A6000000 		.4byte	.LBE33-.LBB33
 3086 0ec4 3C0F0000 		.4byte	0xf3c
 3087 0ec8 3A       		.uleb128 0x3a
 3088 0ec9 0C140000 		.4byte	0x140c
 3089 0ecd 02       		.uleb128 0x2
 3090 0ece 91       		.byte	0x91
 3091 0ecf 50       		.sleb128 -48
 3092 0ed0 3A       		.uleb128 0x3a
 3093 0ed1 17140000 		.4byte	0x1417
 3094 0ed5 02       		.uleb128 0x2
 3095 0ed6 91       		.byte	0x91
 3096 0ed7 4E       		.sleb128 -50
 3097 0ed8 2D       		.uleb128 0x2d
 3098 0ed9 2C030000 		.4byte	.LVL99
 3099 0edd D3140000 		.4byte	0x14d3
 3100 0ee1 EC0E0000 		.4byte	0xeec
 3101 0ee5 2E       		.uleb128 0x2e
 3102 0ee6 01       		.uleb128 0x1
 3103 0ee7 50       		.byte	0x50
 3104 0ee8 02       		.uleb128 0x2
 3105 0ee9 91       		.byte	0x91
 3106 0eea 50       		.sleb128 -48
 3107 0eeb 00       		.byte	0
 3108 0eec 2D       		.uleb128 0x2d
 3109 0eed 6A030000 		.4byte	.LVL109
 3110 0ef1 DE140000 		.4byte	0x14de
 3111 0ef5 000F0000 		.4byte	0xf00
 3112 0ef9 2E       		.uleb128 0x2e
 3113 0efa 01       		.uleb128 0x1
 3114 0efb 50       		.byte	0x50
 3115 0efc 02       		.uleb128 0x2
 3116 0efd 91       		.byte	0x91
 3117 0efe 54       		.sleb128 -44
 3118 0eff 00       		.byte	0
 3119 0f00 2D       		.uleb128 0x2d
 3120 0f01 72030000 		.4byte	.LVL110
 3121 0f05 E9140000 		.4byte	0x14e9
 3122 0f09 140F0000 		.4byte	0xf14
 3123 0f0d 2E       		.uleb128 0x2e
ARM GAS  /tmp/cc0Ev5BU.s 			page 99


 3124 0f0e 01       		.uleb128 0x1
 3125 0f0f 50       		.byte	0x50
 3126 0f10 02       		.uleb128 0x2
 3127 0f11 91       		.byte	0x91
 3128 0f12 4E       		.sleb128 -50
 3129 0f13 00       		.byte	0
 3130 0f14 2D       		.uleb128 0x2d
 3131 0f15 94030000 		.4byte	.LVL111
 3132 0f19 F4140000 		.4byte	0x14f4
 3133 0f1d 280F0000 		.4byte	0xf28
 3134 0f21 2E       		.uleb128 0x2e
 3135 0f22 01       		.uleb128 0x1
 3136 0f23 50       		.byte	0x50
 3137 0f24 02       		.uleb128 0x2
 3138 0f25 91       		.byte	0x91
 3139 0f26 60       		.sleb128 -32
 3140 0f27 00       		.byte	0
 3141 0f28 2F       		.uleb128 0x2f
 3142 0f29 9A030000 		.4byte	.LVL112
 3143 0f2d FF140000 		.4byte	0x14ff
 3144 0f31 2E       		.uleb128 0x2e
 3145 0f32 01       		.uleb128 0x1
 3146 0f33 50       		.byte	0x50
 3147 0f34 05       		.uleb128 0x5
 3148 0f35 03       		.byte	0x3
 3149 0f36 10010000 		.4byte	.LC7
 3150 0f3a 00       		.byte	0
 3151 0f3b 00       		.byte	0
 3152 0f3c 2F       		.uleb128 0x2f
 3153 0f3d D8020000 		.4byte	.LVL86
 3154 0f41 0E150000 		.4byte	0x150e
 3155 0f45 2E       		.uleb128 0x2e
 3156 0f46 01       		.uleb128 0x1
 3157 0f47 50       		.byte	0x50
 3158 0f48 02       		.uleb128 0x2
 3159 0f49 91       		.byte	0x91
 3160 0f4a 54       		.sleb128 -44
 3161 0f4b 2E       		.uleb128 0x2e
 3162 0f4c 01       		.uleb128 0x1
 3163 0f4d 51       		.byte	0x51
 3164 0f4e 02       		.uleb128 0x2
 3165 0f4f 91       		.byte	0x91
 3166 0f50 60       		.sleb128 -32
 3167 0f51 00       		.byte	0
 3168 0f52 00       		.byte	0
 3169 0f53 00       		.byte	0
 3170 0f54 2D       		.uleb128 0x2d
 3171 0f55 3E020000 		.4byte	.LVL69
 3172 0f59 19150000 		.4byte	0x1519
 3173 0f5d 790F0000 		.4byte	0xf79
 3174 0f61 2E       		.uleb128 0x2e
 3175 0f62 01       		.uleb128 0x1
 3176 0f63 50       		.byte	0x50
 3177 0f64 02       		.uleb128 0x2
 3178 0f65 08       		.byte	0x8
 3179 0f66 68       		.byte	0x68
 3180 0f67 2E       		.uleb128 0x2e
ARM GAS  /tmp/cc0Ev5BU.s 			page 100


 3181 0f68 01       		.uleb128 0x1
 3182 0f69 51       		.byte	0x51
 3183 0f6a 02       		.uleb128 0x2
 3184 0f6b 08       		.byte	0x8
 3185 0f6c 75       		.byte	0x75
 3186 0f6d 2E       		.uleb128 0x2e
 3187 0f6e 01       		.uleb128 0x1
 3188 0f6f 52       		.byte	0x52
 3189 0f70 01       		.uleb128 0x1
 3190 0f71 31       		.byte	0x31
 3191 0f72 2E       		.uleb128 0x2e
 3192 0f73 01       		.uleb128 0x1
 3193 0f74 53       		.byte	0x53
 3194 0f75 02       		.uleb128 0x2
 3195 0f76 91       		.byte	0x91
 3196 0f77 6C       		.sleb128 -20
 3197 0f78 00       		.byte	0
 3198 0f79 2D       		.uleb128 0x2d
 3199 0f7a 44020000 		.4byte	.LVL70
 3200 0f7e FF140000 		.4byte	0x14ff
 3201 0f82 900F0000 		.4byte	0xf90
 3202 0f86 2E       		.uleb128 0x2e
 3203 0f87 01       		.uleb128 0x1
 3204 0f88 50       		.byte	0x50
 3205 0f89 05       		.uleb128 0x5
 3206 0f8a 03       		.byte	0x3
 3207 0f8b 00000000 		.4byte	.LC0
 3208 0f8f 00       		.byte	0
 3209 0f90 32       		.uleb128 0x32
 3210 0f91 50020000 		.4byte	.LVL71
 3211 0f95 24150000 		.4byte	0x1524
 3212 0f99 2D       		.uleb128 0x2d
 3213 0f9a 76020000 		.4byte	.LVL72
 3214 0f9e 2F150000 		.4byte	0x152f
 3215 0fa2 AD0F0000 		.4byte	0xfad
 3216 0fa6 2E       		.uleb128 0x2e
 3217 0fa7 01       		.uleb128 0x1
 3218 0fa8 50       		.byte	0x50
 3219 0fa9 02       		.uleb128 0x2
 3220 0faa 08       		.byte	0x8
 3221 0fab 78       		.byte	0x78
 3222 0fac 00       		.byte	0
 3223 0fad 2D       		.uleb128 0x2d
 3224 0fae 80020000 		.4byte	.LVL73
 3225 0fb2 3A150000 		.4byte	0x153a
 3226 0fb6 C10F0000 		.4byte	0xfc1
 3227 0fba 2E       		.uleb128 0x2e
 3228 0fbb 01       		.uleb128 0x1
 3229 0fbc 50       		.byte	0x50
 3230 0fbd 02       		.uleb128 0x2
 3231 0fbe 08       		.byte	0x8
 3232 0fbf 78       		.byte	0x78
 3233 0fc0 00       		.byte	0
 3234 0fc1 2D       		.uleb128 0x2d
 3235 0fc2 8A020000 		.4byte	.LVL74
 3236 0fc6 45150000 		.4byte	0x1545
 3237 0fca D50F0000 		.4byte	0xfd5
ARM GAS  /tmp/cc0Ev5BU.s 			page 101


 3238 0fce 2E       		.uleb128 0x2e
 3239 0fcf 01       		.uleb128 0x1
 3240 0fd0 50       		.byte	0x50
 3241 0fd1 02       		.uleb128 0x2
 3242 0fd2 08       		.byte	0x8
 3243 0fd3 C8       		.byte	0xc8
 3244 0fd4 00       		.byte	0
 3245 0fd5 32       		.uleb128 0x32
 3246 0fd6 92020000 		.4byte	.LVL75
 3247 0fda 50150000 		.4byte	0x1550
 3248 0fde 32       		.uleb128 0x32
 3249 0fdf BC020000 		.4byte	.LVL83
 3250 0fe3 5B150000 		.4byte	0x155b
 3251 0fe7 2D       		.uleb128 0x2d
 3252 0fe8 C6020000 		.4byte	.LVL84
 3253 0fec 66150000 		.4byte	0x1566
 3254 0ff0 FC0F0000 		.4byte	0xffc
 3255 0ff4 2E       		.uleb128 0x2e
 3256 0ff5 01       		.uleb128 0x1
 3257 0ff6 50       		.byte	0x50
 3258 0ff7 03       		.uleb128 0x3
 3259 0ff8 0A       		.byte	0xa
 3260 0ff9 7301     		.2byte	0x173
 3261 0ffb 00       		.byte	0
 3262 0ffc 2D       		.uleb128 0x2d
 3263 0ffd CE020000 		.4byte	.LVL85
 3264 1001 71150000 		.4byte	0x1571
 3265 1005 10100000 		.4byte	0x1010
 3266 1009 2E       		.uleb128 0x2e
 3267 100a 01       		.uleb128 0x1
 3268 100b 50       		.byte	0x50
 3269 100c 02       		.uleb128 0x2
 3270 100d 08       		.byte	0x8
 3271 100e C8       		.byte	0xc8
 3272 100f 00       		.byte	0
 3273 1010 2D       		.uleb128 0x2d
 3274 1011 E2020000 		.4byte	.LVL88
 3275 1015 7C150000 		.4byte	0x157c
 3276 1019 23100000 		.4byte	0x1023
 3277 101d 2E       		.uleb128 0x2e
 3278 101e 01       		.uleb128 0x1
 3279 101f 50       		.byte	0x50
 3280 1020 01       		.uleb128 0x1
 3281 1021 31       		.byte	0x31
 3282 1022 00       		.byte	0
 3283 1023 2D       		.uleb128 0x2d
 3284 1024 EC020000 		.4byte	.LVL89
 3285 1028 FF140000 		.4byte	0x14ff
 3286 102c 3A100000 		.4byte	0x103a
 3287 1030 2E       		.uleb128 0x2e
 3288 1031 01       		.uleb128 0x1
 3289 1032 50       		.byte	0x50
 3290 1033 05       		.uleb128 0x5
 3291 1034 03       		.byte	0x3
 3292 1035 34010000 		.4byte	.LC8
 3293 1039 00       		.byte	0
 3294 103a 2D       		.uleb128 0x2d
ARM GAS  /tmp/cc0Ev5BU.s 			page 102


 3295 103b F4020000 		.4byte	.LVL90
 3296 103f FF140000 		.4byte	0x14ff
 3297 1043 51100000 		.4byte	0x1051
 3298 1047 2E       		.uleb128 0x2e
 3299 1048 01       		.uleb128 0x1
 3300 1049 50       		.byte	0x50
 3301 104a 05       		.uleb128 0x5
 3302 104b 03       		.byte	0x3
 3303 104c 00000000 		.4byte	.LC0
 3304 1050 00       		.byte	0
 3305 1051 2D       		.uleb128 0x2d
 3306 1052 FC020000 		.4byte	.LVL91
 3307 1056 FF140000 		.4byte	0x14ff
 3308 105a 68100000 		.4byte	0x1068
 3309 105e 2E       		.uleb128 0x2e
 3310 105f 01       		.uleb128 0x1
 3311 1060 50       		.byte	0x50
 3312 1061 05       		.uleb128 0x5
 3313 1062 03       		.byte	0x3
 3314 1063 20000000 		.4byte	.LC1
 3315 1067 00       		.byte	0
 3316 1068 2D       		.uleb128 0x2d
 3317 1069 04030000 		.4byte	.LVL92
 3318 106d FF140000 		.4byte	0x14ff
 3319 1071 7F100000 		.4byte	0x107f
 3320 1075 2E       		.uleb128 0x2e
 3321 1076 01       		.uleb128 0x1
 3322 1077 50       		.byte	0x50
 3323 1078 05       		.uleb128 0x5
 3324 1079 03       		.byte	0x3
 3325 107a 44000000 		.4byte	.LC2
 3326 107e 00       		.byte	0
 3327 107f 2D       		.uleb128 0x2d
 3328 1080 0C030000 		.4byte	.LVL93
 3329 1084 FF140000 		.4byte	0x14ff
 3330 1088 96100000 		.4byte	0x1096
 3331 108c 2E       		.uleb128 0x2e
 3332 108d 01       		.uleb128 0x1
 3333 108e 50       		.byte	0x50
 3334 108f 05       		.uleb128 0x5
 3335 1090 03       		.byte	0x3
 3336 1091 6C000000 		.4byte	.LC3
 3337 1095 00       		.byte	0
 3338 1096 2D       		.uleb128 0x2d
 3339 1097 14030000 		.4byte	.LVL94
 3340 109b FF140000 		.4byte	0x14ff
 3341 109f AD100000 		.4byte	0x10ad
 3342 10a3 2E       		.uleb128 0x2e
 3343 10a4 01       		.uleb128 0x1
 3344 10a5 50       		.byte	0x50
 3345 10a6 05       		.uleb128 0x5
 3346 10a7 03       		.byte	0x3
 3347 10a8 A0000000 		.4byte	.LC4
 3348 10ac 00       		.byte	0
 3349 10ad 2D       		.uleb128 0x2d
 3350 10ae 1C030000 		.4byte	.LVL95
 3351 10b2 FF140000 		.4byte	0x14ff
ARM GAS  /tmp/cc0Ev5BU.s 			page 103


 3352 10b6 C4100000 		.4byte	0x10c4
 3353 10ba 2E       		.uleb128 0x2e
 3354 10bb 01       		.uleb128 0x1
 3355 10bc 50       		.byte	0x50
 3356 10bd 05       		.uleb128 0x5
 3357 10be 03       		.byte	0x3
 3358 10bf C8000000 		.4byte	.LC5
 3359 10c3 00       		.byte	0
 3360 10c4 2F       		.uleb128 0x2f
 3361 10c5 24030000 		.4byte	.LVL96
 3362 10c9 FF140000 		.4byte	0x14ff
 3363 10cd 2E       		.uleb128 0x2e
 3364 10ce 01       		.uleb128 0x1
 3365 10cf 50       		.byte	0x50
 3366 10d0 05       		.uleb128 0x5
 3367 10d1 03       		.byte	0x3
 3368 10d2 EC000000 		.4byte	.LC6
 3369 10d6 00       		.byte	0
 3370 10d7 00       		.byte	0
 3371 10d8 0A       		.uleb128 0xa
 3372 10d9 B8020000 		.4byte	0x2b8
 3373 10dd E8100000 		.4byte	0x10e8
 3374 10e1 0B       		.uleb128 0xb
 3375 10e2 00010000 		.4byte	0x100
 3376 10e6 00       		.byte	0
 3377 10e7 00       		.byte	0
 3378 10e8 3C       		.uleb128 0x3c
 3379 10e9 F5070000 		.4byte	.LASF177
 3380 10ed 01       		.byte	0x1
 3381 10ee F1       		.byte	0xf1
 3382 10ef 00020000 		.4byte	.LFB76
 3383 10f3 28000000 		.4byte	.LFE76-.LFB76
 3384 10f7 01       		.uleb128 0x1
 3385 10f8 9C       		.byte	0x9c
 3386 10f9 6C110000 		.4byte	0x116c
 3387 10fd 2D       		.uleb128 0x2d
 3388 10fe 08020000 		.4byte	.LVL63
 3389 1102 13130000 		.4byte	0x1313
 3390 1106 10110000 		.4byte	0x1110
 3391 110a 2E       		.uleb128 0x2e
 3392 110b 01       		.uleb128 0x1
 3393 110c 50       		.byte	0x50
 3394 110d 01       		.uleb128 0x1
 3395 110e 32       		.byte	0x32
 3396 110f 00       		.byte	0
 3397 1110 2D       		.uleb128 0x2d
 3398 1111 0E020000 		.4byte	.LVL64
 3399 1115 CF120000 		.4byte	0x12cf
 3400 1119 23110000 		.4byte	0x1123
 3401 111d 2E       		.uleb128 0x2e
 3402 111e 01       		.uleb128 0x1
 3403 111f 50       		.byte	0x50
 3404 1120 01       		.uleb128 0x1
 3405 1121 33       		.byte	0x33
 3406 1122 00       		.byte	0
 3407 1123 2D       		.uleb128 0x2d
 3408 1124 14020000 		.4byte	.LVL65
ARM GAS  /tmp/cc0Ev5BU.s 			page 104


 3409 1128 8B120000 		.4byte	0x128b
 3410 112c 36110000 		.4byte	0x1136
 3411 1130 2E       		.uleb128 0x2e
 3412 1131 01       		.uleb128 0x1
 3413 1132 50       		.byte	0x50
 3414 1133 01       		.uleb128 0x1
 3415 1134 30       		.byte	0x30
 3416 1135 00       		.byte	0
 3417 1136 2D       		.uleb128 0x2d
 3418 1137 1A020000 		.4byte	.LVL66
 3419 113b 4B120000 		.4byte	0x124b
 3420 113f 49110000 		.4byte	0x1149
 3421 1143 2E       		.uleb128 0x2e
 3422 1144 01       		.uleb128 0x1
 3423 1145 50       		.byte	0x50
 3424 1146 01       		.uleb128 0x1
 3425 1147 30       		.byte	0x30
 3426 1148 00       		.byte	0
 3427 1149 2D       		.uleb128 0x2d
 3428 114a 20020000 		.4byte	.LVL67
 3429 114e AC110000 		.4byte	0x11ac
 3430 1152 5C110000 		.4byte	0x115c
 3431 1156 2E       		.uleb128 0x2e
 3432 1157 01       		.uleb128 0x1
 3433 1158 50       		.byte	0x50
 3434 1159 01       		.uleb128 0x1
 3435 115a 30       		.byte	0x30
 3436 115b 00       		.byte	0
 3437 115c 2F       		.uleb128 0x2f
 3438 115d 26020000 		.4byte	.LVL68
 3439 1161 6C110000 		.4byte	0x116c
 3440 1165 2E       		.uleb128 0x2e
 3441 1166 01       		.uleb128 0x1
 3442 1167 50       		.byte	0x50
 3443 1168 01       		.uleb128 0x1
 3444 1169 30       		.byte	0x30
 3445 116a 00       		.byte	0
 3446 116b 00       		.byte	0
 3447 116c 3C       		.uleb128 0x3c
 3448 116d 1B010000 		.4byte	.LASF178
 3449 1171 01       		.byte	0x1
 3450 1172 E9       		.byte	0xe9
 3451 1173 F0010000 		.4byte	.LFB75
 3452 1177 10000000 		.4byte	.LFE75-.LFB75
 3453 117b 01       		.uleb128 0x1
 3454 117c 9C       		.byte	0x9c
 3455 117d AC110000 		.4byte	0x11ac
 3456 1181 3D       		.uleb128 0x3d
 3457 1182 97040000 		.4byte	.LASF180
 3458 1186 01       		.byte	0x1
 3459 1187 E9       		.byte	0xe9
 3460 1188 B5000000 		.4byte	0xb5
 3461 118c 89000000 		.4byte	.LLST15
 3462 1190 2F       		.uleb128 0x2f
 3463 1191 FE010000 		.4byte	.LVL62
 3464 1195 87150000 		.4byte	0x1587
 3465 1199 2E       		.uleb128 0x2e
ARM GAS  /tmp/cc0Ev5BU.s 			page 105


 3466 119a 01       		.uleb128 0x1
 3467 119b 50       		.byte	0x50
 3468 119c 02       		.uleb128 0x2
 3469 119d 09       		.byte	0x9
 3470 119e D0       		.byte	0xd0
 3471 119f 2E       		.uleb128 0x2e
 3472 11a0 01       		.uleb128 0x1
 3473 11a1 51       		.byte	0x51
 3474 11a2 02       		.uleb128 0x2
 3475 11a3 08       		.byte	0x8
 3476 11a4 37       		.byte	0x37
 3477 11a5 2E       		.uleb128 0x2e
 3478 11a6 01       		.uleb128 0x1
 3479 11a7 52       		.byte	0x52
 3480 11a8 01       		.uleb128 0x1
 3481 11a9 31       		.byte	0x31
 3482 11aa 00       		.byte	0
 3483 11ab 00       		.byte	0
 3484 11ac 3C       		.uleb128 0x3c
 3485 11ad 14020000 		.4byte	.LASF179
 3486 11b1 01       		.byte	0x1
 3487 11b2 E1       		.byte	0xe1
 3488 11b3 E0010000 		.4byte	.LFB74
 3489 11b7 10000000 		.4byte	.LFE74-.LFB74
 3490 11bb 01       		.uleb128 0x1
 3491 11bc 9C       		.byte	0x9c
 3492 11bd EC110000 		.4byte	0x11ec
 3493 11c1 3D       		.uleb128 0x3d
 3494 11c2 97040000 		.4byte	.LASF180
 3495 11c6 01       		.byte	0x1
 3496 11c7 E1       		.byte	0xe1
 3497 11c8 B5000000 		.4byte	0xb5
 3498 11cc AA000000 		.4byte	.LLST14
 3499 11d0 2F       		.uleb128 0x2f
 3500 11d1 EE010000 		.4byte	.LVL59
 3501 11d5 87150000 		.4byte	0x1587
 3502 11d9 2E       		.uleb128 0x2e
 3503 11da 01       		.uleb128 0x1
 3504 11db 50       		.byte	0x50
 3505 11dc 02       		.uleb128 0x2
 3506 11dd 09       		.byte	0x9
 3507 11de D0       		.byte	0xd0
 3508 11df 2E       		.uleb128 0x2e
 3509 11e0 01       		.uleb128 0x1
 3510 11e1 51       		.byte	0x51
 3511 11e2 02       		.uleb128 0x2
 3512 11e3 08       		.byte	0x8
 3513 11e4 6A       		.byte	0x6a
 3514 11e5 2E       		.uleb128 0x2e
 3515 11e6 01       		.uleb128 0x1
 3516 11e7 52       		.byte	0x52
 3517 11e8 01       		.uleb128 0x1
 3518 11e9 35       		.byte	0x35
 3519 11ea 00       		.byte	0
 3520 11eb 00       		.byte	0
 3521 11ec 3E       		.uleb128 0x3e
 3522 11ed 37010000 		.4byte	.LASF182
ARM GAS  /tmp/cc0Ev5BU.s 			page 106


 3523 11f1 01       		.byte	0x1
 3524 11f2 D7       		.byte	0xd7
 3525 11f3 B5000000 		.4byte	0xb5
 3526 11f7 D0010000 		.4byte	.LFB73
 3527 11fb 10000000 		.4byte	.LFE73-.LFB73
 3528 11ff 01       		.uleb128 0x1
 3529 1200 9C       		.byte	0x9c
 3530 1201 0F120000 		.4byte	0x120f
 3531 1205 32       		.uleb128 0x32
 3532 1206 D6010000 		.4byte	.LVL56
 3533 120a 0F120000 		.4byte	0x120f
 3534 120e 00       		.byte	0
 3535 120f 3E       		.uleb128 0x3e
 3536 1210 ED010000 		.4byte	.LASF183
 3537 1214 01       		.byte	0x1
 3538 1215 CD       		.byte	0xcd
 3539 1216 B5000000 		.4byte	0xb5
 3540 121a B4010000 		.4byte	.LFB72
 3541 121e 1C000000 		.4byte	.LFE72-.LFB72
 3542 1222 01       		.uleb128 0x1
 3543 1223 9C       		.byte	0x9c
 3544 1224 4B120000 		.4byte	0x124b
 3545 1228 2F       		.uleb128 0x2f
 3546 1229 C6010000 		.4byte	.LVL55
 3547 122d 92150000 		.4byte	0x1592
 3548 1231 2E       		.uleb128 0x2e
 3549 1232 01       		.uleb128 0x1
 3550 1233 50       		.byte	0x50
 3551 1234 02       		.uleb128 0x2
 3552 1235 09       		.byte	0x9
 3553 1236 D0       		.byte	0xd0
 3554 1237 2E       		.uleb128 0x2e
 3555 1238 01       		.uleb128 0x1
 3556 1239 51       		.byte	0x51
 3557 123a 02       		.uleb128 0x2
 3558 123b 08       		.byte	0x8
 3559 123c 75       		.byte	0x75
 3560 123d 2E       		.uleb128 0x2e
 3561 123e 01       		.uleb128 0x1
 3562 123f 52       		.byte	0x52
 3563 1240 01       		.uleb128 0x1
 3564 1241 31       		.byte	0x31
 3565 1242 2E       		.uleb128 0x2e
 3566 1243 01       		.uleb128 0x1
 3567 1244 53       		.byte	0x53
 3568 1245 03       		.uleb128 0x3
 3569 1246 74       		.byte	0x74
 3570 1247 8401     		.sleb128 132
 3571 1249 00       		.byte	0
 3572 124a 00       		.byte	0
 3573 124b 3C       		.uleb128 0x3c
 3574 124c 9D020000 		.4byte	.LASF184
 3575 1250 01       		.byte	0x1
 3576 1251 C5       		.byte	0xc5
 3577 1252 A4010000 		.4byte	.LFB71
 3578 1256 10000000 		.4byte	.LFE71-.LFB71
 3579 125a 01       		.uleb128 0x1
ARM GAS  /tmp/cc0Ev5BU.s 			page 107


 3580 125b 9C       		.byte	0x9c
 3581 125c 8B120000 		.4byte	0x128b
 3582 1260 3D       		.uleb128 0x3d
 3583 1261 97040000 		.4byte	.LASF180
 3584 1265 01       		.byte	0x1
 3585 1266 C5       		.byte	0xc5
 3586 1267 B5000000 		.4byte	0xb5
 3587 126b CB000000 		.4byte	.LLST13
 3588 126f 2F       		.uleb128 0x2f
 3589 1270 B2010000 		.4byte	.LVL54
 3590 1274 87150000 		.4byte	0x1587
 3591 1278 2E       		.uleb128 0x2e
 3592 1279 01       		.uleb128 0x1
 3593 127a 50       		.byte	0x50
 3594 127b 02       		.uleb128 0x2
 3595 127c 09       		.byte	0x9
 3596 127d D0       		.byte	0xd0
 3597 127e 2E       		.uleb128 0x2e
 3598 127f 01       		.uleb128 0x1
 3599 1280 51       		.byte	0x51
 3600 1281 02       		.uleb128 0x2
 3601 1282 08       		.byte	0x8
 3602 1283 6B       		.byte	0x6b
 3603 1284 2E       		.uleb128 0x2e
 3604 1285 01       		.uleb128 0x1
 3605 1286 52       		.byte	0x52
 3606 1287 01       		.uleb128 0x1
 3607 1288 36       		.byte	0x36
 3608 1289 00       		.byte	0
 3609 128a 00       		.byte	0
 3610 128b 3C       		.uleb128 0x3c
 3611 128c 22030000 		.4byte	.LASF185
 3612 1290 01       		.byte	0x1
 3613 1291 BB       		.byte	0xbb
 3614 1292 8C010000 		.4byte	.LFB70
 3615 1296 18000000 		.4byte	.LFE70-.LFB70
 3616 129a 01       		.uleb128 0x1
 3617 129b 9C       		.byte	0x9c
 3618 129c CF120000 		.4byte	0x12cf
 3619 12a0 3D       		.uleb128 0x3d
 3620 12a1 AC080000 		.4byte	.LASF186
 3621 12a5 01       		.byte	0x1
 3622 12a6 BB       		.byte	0xbb
 3623 12a7 B5000000 		.4byte	0xb5
 3624 12ab EC000000 		.4byte	.LLST12
 3625 12af 2F       		.uleb128 0x2f
 3626 12b0 9E010000 		.4byte	.LVL51
 3627 12b4 9D150000 		.4byte	0x159d
 3628 12b8 2E       		.uleb128 0x2e
 3629 12b9 01       		.uleb128 0x1
 3630 12ba 50       		.byte	0x50
 3631 12bb 02       		.uleb128 0x2
 3632 12bc 09       		.byte	0x9
 3633 12bd D0       		.byte	0xd0
 3634 12be 2E       		.uleb128 0x2e
 3635 12bf 01       		.uleb128 0x1
 3636 12c0 51       		.byte	0x51
ARM GAS  /tmp/cc0Ev5BU.s 			page 108


 3637 12c1 01       		.uleb128 0x1
 3638 12c2 4C       		.byte	0x4c
 3639 12c3 2E       		.uleb128 0x2e
 3640 12c4 01       		.uleb128 0x1
 3641 12c5 52       		.byte	0x52
 3642 12c6 01       		.uleb128 0x1
 3643 12c7 34       		.byte	0x34
 3644 12c8 2E       		.uleb128 0x2e
 3645 12c9 01       		.uleb128 0x1
 3646 12ca 53       		.byte	0x53
 3647 12cb 01       		.uleb128 0x1
 3648 12cc 32       		.byte	0x32
 3649 12cd 00       		.byte	0
 3650 12ce 00       		.byte	0
 3651 12cf 3C       		.uleb128 0x3c
 3652 12d0 BA000000 		.4byte	.LASF187
 3653 12d4 01       		.byte	0x1
 3654 12d5 B3       		.byte	0xb3
 3655 12d6 74010000 		.4byte	.LFB69
 3656 12da 18000000 		.4byte	.LFE69-.LFB69
 3657 12de 01       		.uleb128 0x1
 3658 12df 9C       		.byte	0x9c
 3659 12e0 13130000 		.4byte	0x1313
 3660 12e4 3D       		.uleb128 0x3d
 3661 12e5 AC080000 		.4byte	.LASF186
 3662 12e9 01       		.byte	0x1
 3663 12ea B3       		.byte	0xb3
 3664 12eb B5000000 		.4byte	0xb5
 3665 12ef 0D010000 		.4byte	.LLST11
 3666 12f3 2F       		.uleb128 0x2f
 3667 12f4 86010000 		.4byte	.LVL48
 3668 12f8 9D150000 		.4byte	0x159d
 3669 12fc 2E       		.uleb128 0x2e
 3670 12fd 01       		.uleb128 0x1
 3671 12fe 50       		.byte	0x50
 3672 12ff 02       		.uleb128 0x2
 3673 1300 09       		.byte	0x9
 3674 1301 D0       		.byte	0xd0
 3675 1302 2E       		.uleb128 0x2e
 3676 1303 01       		.uleb128 0x1
 3677 1304 51       		.byte	0x51
 3678 1305 01       		.uleb128 0x1
 3679 1306 4B       		.byte	0x4b
 3680 1307 2E       		.uleb128 0x2e
 3681 1308 01       		.uleb128 0x1
 3682 1309 52       		.byte	0x52
 3683 130a 01       		.uleb128 0x1
 3684 130b 34       		.byte	0x34
 3685 130c 2E       		.uleb128 0x2e
 3686 130d 01       		.uleb128 0x1
 3687 130e 53       		.byte	0x53
 3688 130f 01       		.uleb128 0x1
 3689 1310 32       		.byte	0x32
 3690 1311 00       		.byte	0
 3691 1312 00       		.byte	0
 3692 1313 3C       		.uleb128 0x3c
 3693 1314 19080000 		.4byte	.LASF188
ARM GAS  /tmp/cc0Ev5BU.s 			page 109


 3694 1318 01       		.byte	0x1
 3695 1319 A6       		.byte	0xa6
 3696 131a 5C010000 		.4byte	.LFB68
 3697 131e 18000000 		.4byte	.LFE68-.LFB68
 3698 1322 01       		.uleb128 0x1
 3699 1323 9C       		.byte	0x9c
 3700 1324 58130000 		.4byte	0x1358
 3701 1328 3D       		.uleb128 0x3d
 3702 1329 3B000000 		.4byte	.LASF189
 3703 132d 01       		.byte	0x1
 3704 132e A6       		.byte	0xa6
 3705 132f B5000000 		.4byte	0xb5
 3706 1333 2E010000 		.4byte	.LLST10
 3707 1337 2F       		.uleb128 0x2f
 3708 1338 6E010000 		.4byte	.LVL45
 3709 133c 9D150000 		.4byte	0x159d
 3710 1340 2E       		.uleb128 0x2e
 3711 1341 01       		.uleb128 0x1
 3712 1342 50       		.byte	0x50
 3713 1343 02       		.uleb128 0x2
 3714 1344 09       		.byte	0x9
 3715 1345 D0       		.byte	0xd0
 3716 1346 2E       		.uleb128 0x2e
 3717 1347 01       		.uleb128 0x1
 3718 1348 51       		.byte	0x51
 3719 1349 02       		.uleb128 0x2
 3720 134a 08       		.byte	0x8
 3721 134b 6B       		.byte	0x6b
 3722 134c 2E       		.uleb128 0x2e
 3723 134d 01       		.uleb128 0x1
 3724 134e 52       		.byte	0x52
 3725 134f 01       		.uleb128 0x1
 3726 1350 32       		.byte	0x32
 3727 1351 2E       		.uleb128 0x2e
 3728 1352 01       		.uleb128 0x1
 3729 1353 53       		.byte	0x53
 3730 1354 01       		.uleb128 0x1
 3731 1355 33       		.byte	0x33
 3732 1356 00       		.byte	0
 3733 1357 00       		.byte	0
 3734 1358 3C       		.uleb128 0x3c
 3735 1359 3D020000 		.4byte	.LASF190
 3736 135d 01       		.byte	0x1
 3737 135e 60       		.byte	0x60
 3738 135f 38000000 		.4byte	.LFB67
 3739 1363 24010000 		.4byte	.LFE67-.LFB67
 3740 1367 01       		.uleb128 0x1
 3741 1368 9C       		.byte	0x9c
 3742 1369 DE130000 		.4byte	0x13de
 3743 136d 3F       		.uleb128 0x3f
 3744 136e 617800   		.ascii	"ax\000"
 3745 1371 01       		.byte	0x1
 3746 1372 60       		.byte	0x60
 3747 1373 C5000000 		.4byte	0xc5
 3748 1377 4F010000 		.4byte	.LLST2
 3749 137b 3F       		.uleb128 0x3f
 3750 137c 617900   		.ascii	"ay\000"
ARM GAS  /tmp/cc0Ev5BU.s 			page 110


 3751 137f 01       		.byte	0x1
 3752 1380 60       		.byte	0x60
 3753 1381 C5000000 		.4byte	0xc5
 3754 1385 71010000 		.4byte	.LLST3
 3755 1389 3F       		.uleb128 0x3f
 3756 138a 617A00   		.ascii	"az\000"
 3757 138d 01       		.byte	0x1
 3758 138e 60       		.byte	0x60
 3759 138f C5000000 		.4byte	0xc5
 3760 1393 93010000 		.4byte	.LLST4
 3761 1397 3F       		.uleb128 0x3f
 3762 1398 677800   		.ascii	"gx\000"
 3763 139b 01       		.byte	0x1
 3764 139c 60       		.byte	0x60
 3765 139d C5000000 		.4byte	0xc5
 3766 13a1 B5010000 		.4byte	.LLST5
 3767 13a5 3F       		.uleb128 0x3f
 3768 13a6 677900   		.ascii	"gy\000"
 3769 13a9 01       		.byte	0x1
 3770 13aa 60       		.byte	0x60
 3771 13ab C5000000 		.4byte	0xc5
 3772 13af D7010000 		.4byte	.LLST6
 3773 13b3 3F       		.uleb128 0x3f
 3774 13b4 677A00   		.ascii	"gz\000"
 3775 13b7 01       		.byte	0x1
 3776 13b8 60       		.byte	0x60
 3777 13b9 C5000000 		.4byte	0xc5
 3778 13bd F7010000 		.4byte	.LLST7
 3779 13c1 40       		.uleb128 0x40
 3780 13c2 6900     		.ascii	"i\000"
 3781 13c4 01       		.byte	0x1
 3782 13c5 62       		.byte	0x62
 3783 13c6 4A000000 		.4byte	0x4a
 3784 13ca 17020000 		.4byte	.LLST8
 3785 13ce 40       		.uleb128 0x40
 3786 13cf 73756D00 		.ascii	"sum\000"
 3787 13d3 01       		.byte	0x1
 3788 13d4 63       		.byte	0x63
 3789 13d5 DB000000 		.4byte	0xdb
 3790 13d9 73020000 		.4byte	.LLST9
 3791 13dd 00       		.byte	0
 3792 13de 41       		.uleb128 0x41
 3793 13df 14030000 		.4byte	.LASF223
 3794 13e3 01       		.byte	0x1
 3795 13e4 39       		.byte	0x39
 3796 13e5 01       		.byte	0x1
 3797 13e6 24140000 		.4byte	0x1424
 3798 13ea 42       		.uleb128 0x42
 3799 13eb 64010000 		.4byte	.LASF191
 3800 13ef 01       		.byte	0x1
 3801 13f0 3B       		.byte	0x3b
 3802 13f1 A7000000 		.4byte	0xa7
 3803 13f5 42       		.uleb128 0x42
 3804 13f6 4B030000 		.4byte	.LASF158
 3805 13fa 01       		.byte	0x1
 3806 13fb 3C       		.byte	0x3c
 3807 13fc 24140000 		.4byte	0x1424
ARM GAS  /tmp/cc0Ev5BU.s 			page 111


 3808 1400 42       		.uleb128 0x42
 3809 1401 12090000 		.4byte	.LASF159
 3810 1405 01       		.byte	0x1
 3811 1406 3C       		.byte	0x3c
 3812 1407 24140000 		.4byte	0x1424
 3813 140b 43       		.uleb128 0x43
 3814 140c 42       		.uleb128 0x42
 3815 140d 6F050000 		.4byte	.LASF192
 3816 1411 01       		.byte	0x1
 3817 1412 43       		.byte	0x43
 3818 1413 2C000000 		.4byte	0x2c
 3819 1417 42       		.uleb128 0x42
 3820 1418 A4050000 		.4byte	.LASF193
 3821 141c 01       		.byte	0x1
 3822 141d 44       		.byte	0x44
 3823 141e 6E000000 		.4byte	0x6e
 3824 1422 00       		.byte	0
 3825 1423 00       		.byte	0
 3826 1424 0A       		.uleb128 0xa
 3827 1425 80000000 		.4byte	0x80
 3828 1429 34140000 		.4byte	0x1434
 3829 142d 0B       		.uleb128 0xb
 3830 142e 00010000 		.4byte	0x100
 3831 1432 02       		.byte	0x2
 3832 1433 00       		.byte	0
 3833 1434 44       		.uleb128 0x44
 3834 1435 30080000 		.4byte	.LASF224
 3835 1439 01       		.byte	0x1
 3836 143a 2D       		.byte	0x2d
 3837 143b 6E000000 		.4byte	0x6e
 3838 143f 01       		.byte	0x1
 3839 1440 5B140000 		.4byte	0x145b
 3840 1444 45       		.uleb128 0x45
 3841 1445 6D747800 		.ascii	"mtx\000"
 3842 1449 01       		.byte	0x1
 3843 144a 2E       		.byte	0x2e
 3844 144b 5B140000 		.4byte	0x145b
 3845 144f 42       		.uleb128 0x42
 3846 1450 12080000 		.4byte	.LASF194
 3847 1454 01       		.byte	0x1
 3848 1455 30       		.byte	0x30
 3849 1456 6E000000 		.4byte	0x6e
 3850 145a 00       		.byte	0
 3851 145b 11       		.uleb128 0x11
 3852 145c 04       		.byte	0x4
 3853 145d 3A000000 		.4byte	0x3a
 3854 1461 46       		.uleb128 0x46
 3855 1462 02080000 		.4byte	.LASF225
 3856 1466 01       		.byte	0x1
 3857 1467 17       		.byte	0x17
 3858 1468 6E000000 		.4byte	0x6e
 3859 146c 00000000 		.4byte	.LFB64
 3860 1470 38000000 		.4byte	.LFE64-.LFB64
 3861 1474 01       		.uleb128 0x1
 3862 1475 9C       		.byte	0x9c
 3863 1476 97140000 		.4byte	0x1497
 3864 147a 3F       		.uleb128 0x3f
ARM GAS  /tmp/cc0Ev5BU.s 			page 112


 3865 147b 726F7700 		.ascii	"row\000"
 3866 147f 01       		.byte	0x1
 3867 1480 17       		.byte	0x17
 3868 1481 5B140000 		.4byte	0x145b
 3869 1485 05030000 		.4byte	.LLST0
 3870 1489 40       		.uleb128 0x40
 3871 148a 6200     		.ascii	"b\000"
 3872 148c 01       		.byte	0x1
 3873 148d 19       		.byte	0x19
 3874 148e 6E000000 		.4byte	0x6e
 3875 1492 A3030000 		.4byte	.LLST1
 3876 1496 00       		.byte	0
 3877 1497 47       		.uleb128 0x47
 3878 1498 B5020000 		.4byte	.LASF195
 3879 149c 03       		.byte	0x3
 3880 149d 5006     		.2byte	0x650
 3881 149f 03       		.byte	0x3
 3882 14a0 47       		.uleb128 0x47
 3883 14a1 F5030000 		.4byte	.LASF196
 3884 14a5 02       		.byte	0x2
 3885 14a6 AB01     		.2byte	0x1ab
 3886 14a8 03       		.byte	0x3
 3887 14a9 47       		.uleb128 0x47
 3888 14aa 4F020000 		.4byte	.LASF197
 3889 14ae 02       		.byte	0x2
 3890 14af 7501     		.2byte	0x175
 3891 14b1 03       		.byte	0x3
 3892 14b2 48       		.uleb128 0x48
 3893 14b3 45040000 		.4byte	.LASF198
 3894 14b7 45040000 		.4byte	.LASF198
 3895 14bb 0F       		.byte	0xf
 3896 14bc 3F       		.byte	0x3f
 3897 14bd 48       		.uleb128 0x48
 3898 14be 6F090000 		.4byte	.LASF199
 3899 14c2 6F090000 		.4byte	.LASF199
 3900 14c6 10       		.byte	0x10
 3901 14c7 58       		.byte	0x58
 3902 14c8 48       		.uleb128 0x48
 3903 14c9 80070000 		.4byte	.LASF200
 3904 14cd 80070000 		.4byte	.LASF200
 3905 14d1 0C       		.byte	0xc
 3906 14d2 7E       		.byte	0x7e
 3907 14d3 48       		.uleb128 0x48
 3908 14d4 1C070000 		.4byte	.LASF201
 3909 14d8 1C070000 		.4byte	.LASF201
 3910 14dc 11       		.byte	0x11
 3911 14dd 50       		.byte	0x50
 3912 14de 48       		.uleb128 0x48
 3913 14df 48000000 		.4byte	.LASF202
 3914 14e3 48000000 		.4byte	.LASF202
 3915 14e7 10       		.byte	0x10
 3916 14e8 37       		.byte	0x37
 3917 14e9 48       		.uleb128 0x48
 3918 14ea BF080000 		.4byte	.LASF203
 3919 14ee BF080000 		.4byte	.LASF203
 3920 14f2 11       		.byte	0x11
 3921 14f3 51       		.byte	0x51
ARM GAS  /tmp/cc0Ev5BU.s 			page 113


 3922 14f4 48       		.uleb128 0x48
 3923 14f5 23000000 		.4byte	.LASF204
 3924 14f9 23000000 		.4byte	.LASF204
 3925 14fd 10       		.byte	0x10
 3926 14fe 38       		.byte	0x38
 3927 14ff 49       		.uleb128 0x49
 3928 1500 DE000000 		.4byte	.LASF226
 3929 1504 D4060000 		.4byte	.LASF227
 3930 1508 13       		.byte	0x13
 3931 1509 00       		.byte	0
 3932 150a DE000000 		.4byte	.LASF226
 3933 150e 48       		.uleb128 0x48
 3934 150f 82080000 		.4byte	.LASF205
 3935 1513 82080000 		.4byte	.LASF205
 3936 1517 11       		.byte	0x11
 3937 1518 76       		.byte	0x76
 3938 1519 48       		.uleb128 0x48
 3939 151a 2E060000 		.4byte	.LASF206
 3940 151e 2E060000 		.4byte	.LASF206
 3941 1522 0F       		.byte	0xf
 3942 1523 47       		.byte	0x47
 3943 1524 48       		.uleb128 0x48
 3944 1525 B9070000 		.4byte	.LASF207
 3945 1529 B9070000 		.4byte	.LASF207
 3946 152d 11       		.byte	0x11
 3947 152e 37       		.byte	0x37
 3948 152f 48       		.uleb128 0x48
 3949 1530 55020000 		.4byte	.LASF208
 3950 1534 55020000 		.4byte	.LASF208
 3951 1538 11       		.byte	0x11
 3952 1539 5C       		.byte	0x5c
 3953 153a 48       		.uleb128 0x48
 3954 153b 190A0000 		.4byte	.LASF209
 3955 153f 190A0000 		.4byte	.LASF209
 3956 1543 11       		.byte	0x11
 3957 1544 59       		.byte	0x59
 3958 1545 48       		.uleb128 0x48
 3959 1546 B0090000 		.4byte	.LASF210
 3960 154a B0090000 		.4byte	.LASF210
 3961 154e 11       		.byte	0x11
 3962 154f 54       		.byte	0x54
 3963 1550 48       		.uleb128 0x48
 3964 1551 07040000 		.4byte	.LASF211
 3965 1555 07040000 		.4byte	.LASF211
 3966 1559 10       		.byte	0x10
 3967 155a 30       		.byte	0x30
 3968 155b 48       		.uleb128 0x48
 3969 155c 7B040000 		.4byte	.LASF212
 3970 1560 7B040000 		.4byte	.LASF212
 3971 1564 10       		.byte	0x10
 3972 1565 36       		.byte	0x36
 3973 1566 48       		.uleb128 0x48
 3974 1567 DE020000 		.4byte	.LASF213
 3975 156b DE020000 		.4byte	.LASF213
 3976 156f 10       		.byte	0x10
 3977 1570 33       		.byte	0x33
 3978 1571 48       		.uleb128 0x48
ARM GAS  /tmp/cc0Ev5BU.s 			page 114


 3979 1572 93010000 		.4byte	.LASF214
 3980 1576 93010000 		.4byte	.LASF214
 3981 157a 10       		.byte	0x10
 3982 157b 31       		.byte	0x31
 3983 157c 48       		.uleb128 0x48
 3984 157d D3030000 		.4byte	.LASF215
 3985 1581 D3030000 		.4byte	.LASF215
 3986 1585 11       		.byte	0x11
 3987 1586 42       		.byte	0x42
 3988 1587 48       		.uleb128 0x48
 3989 1588 F7090000 		.4byte	.LASF216
 3990 158c F7090000 		.4byte	.LASF216
 3991 1590 0F       		.byte	0xf
 3992 1591 43       		.byte	0x43
 3993 1592 48       		.uleb128 0x48
 3994 1593 06060000 		.4byte	.LASF217
 3995 1597 06060000 		.4byte	.LASF217
 3996 159b 0F       		.byte	0xf
 3997 159c 44       		.byte	0x44
 3998 159d 48       		.uleb128 0x48
 3999 159e E5080000 		.4byte	.LASF218
 4000 15a2 E5080000 		.4byte	.LASF218
 4001 15a6 0F       		.byte	0xf
 4002 15a7 42       		.byte	0x42
 4003 15a8 00       		.byte	0
 4004              		.section	.debug_abbrev,"",%progbits
 4005              	.Ldebug_abbrev0:
 4006 0000 01       		.uleb128 0x1
 4007 0001 11       		.uleb128 0x11
 4008 0002 01       		.byte	0x1
 4009 0003 25       		.uleb128 0x25
 4010 0004 0E       		.uleb128 0xe
 4011 0005 13       		.uleb128 0x13
 4012 0006 0B       		.uleb128 0xb
 4013 0007 03       		.uleb128 0x3
 4014 0008 0E       		.uleb128 0xe
 4015 0009 1B       		.uleb128 0x1b
 4016 000a 0E       		.uleb128 0xe
 4017 000b 11       		.uleb128 0x11
 4018 000c 01       		.uleb128 0x1
 4019 000d 12       		.uleb128 0x12
 4020 000e 06       		.uleb128 0x6
 4021 000f 10       		.uleb128 0x10
 4022 0010 17       		.uleb128 0x17
 4023 0011 00       		.byte	0
 4024 0012 00       		.byte	0
 4025 0013 02       		.uleb128 0x2
 4026 0014 24       		.uleb128 0x24
 4027 0015 00       		.byte	0
 4028 0016 0B       		.uleb128 0xb
 4029 0017 0B       		.uleb128 0xb
 4030 0018 3E       		.uleb128 0x3e
 4031 0019 0B       		.uleb128 0xb
 4032 001a 03       		.uleb128 0x3
 4033 001b 0E       		.uleb128 0xe
 4034 001c 00       		.byte	0
 4035 001d 00       		.byte	0
ARM GAS  /tmp/cc0Ev5BU.s 			page 115


 4036 001e 03       		.uleb128 0x3
 4037 001f 26       		.uleb128 0x26
 4038 0020 00       		.byte	0
 4039 0021 49       		.uleb128 0x49
 4040 0022 13       		.uleb128 0x13
 4041 0023 00       		.byte	0
 4042 0024 00       		.byte	0
 4043 0025 04       		.uleb128 0x4
 4044 0026 16       		.uleb128 0x16
 4045 0027 00       		.byte	0
 4046 0028 03       		.uleb128 0x3
 4047 0029 0E       		.uleb128 0xe
 4048 002a 3A       		.uleb128 0x3a
 4049 002b 0B       		.uleb128 0xb
 4050 002c 3B       		.uleb128 0x3b
 4051 002d 0B       		.uleb128 0xb
 4052 002e 49       		.uleb128 0x49
 4053 002f 13       		.uleb128 0x13
 4054 0030 00       		.byte	0
 4055 0031 00       		.byte	0
 4056 0032 05       		.uleb128 0x5
 4057 0033 24       		.uleb128 0x24
 4058 0034 00       		.byte	0
 4059 0035 0B       		.uleb128 0xb
 4060 0036 0B       		.uleb128 0xb
 4061 0037 3E       		.uleb128 0x3e
 4062 0038 0B       		.uleb128 0xb
 4063 0039 03       		.uleb128 0x3
 4064 003a 08       		.uleb128 0x8
 4065 003b 00       		.byte	0
 4066 003c 00       		.byte	0
 4067 003d 06       		.uleb128 0x6
 4068 003e 35       		.uleb128 0x35
 4069 003f 00       		.byte	0
 4070 0040 49       		.uleb128 0x49
 4071 0041 13       		.uleb128 0x13
 4072 0042 00       		.byte	0
 4073 0043 00       		.byte	0
 4074 0044 07       		.uleb128 0x7
 4075 0045 13       		.uleb128 0x13
 4076 0046 01       		.byte	0x1
 4077 0047 0B       		.uleb128 0xb
 4078 0048 0B       		.uleb128 0xb
 4079 0049 3A       		.uleb128 0x3a
 4080 004a 0B       		.uleb128 0xb
 4081 004b 3B       		.uleb128 0x3b
 4082 004c 05       		.uleb128 0x5
 4083 004d 01       		.uleb128 0x1
 4084 004e 13       		.uleb128 0x13
 4085 004f 00       		.byte	0
 4086 0050 00       		.byte	0
 4087 0051 08       		.uleb128 0x8
 4088 0052 0D       		.uleb128 0xd
 4089 0053 00       		.byte	0
 4090 0054 03       		.uleb128 0x3
 4091 0055 0E       		.uleb128 0xe
 4092 0056 3A       		.uleb128 0x3a
ARM GAS  /tmp/cc0Ev5BU.s 			page 116


 4093 0057 0B       		.uleb128 0xb
 4094 0058 3B       		.uleb128 0x3b
 4095 0059 05       		.uleb128 0x5
 4096 005a 49       		.uleb128 0x49
 4097 005b 13       		.uleb128 0x13
 4098 005c 38       		.uleb128 0x38
 4099 005d 0B       		.uleb128 0xb
 4100 005e 00       		.byte	0
 4101 005f 00       		.byte	0
 4102 0060 09       		.uleb128 0x9
 4103 0061 0D       		.uleb128 0xd
 4104 0062 00       		.byte	0
 4105 0063 03       		.uleb128 0x3
 4106 0064 08       		.uleb128 0x8
 4107 0065 3A       		.uleb128 0x3a
 4108 0066 0B       		.uleb128 0xb
 4109 0067 3B       		.uleb128 0x3b
 4110 0068 05       		.uleb128 0x5
 4111 0069 49       		.uleb128 0x49
 4112 006a 13       		.uleb128 0x13
 4113 006b 38       		.uleb128 0x38
 4114 006c 0B       		.uleb128 0xb
 4115 006d 00       		.byte	0
 4116 006e 00       		.byte	0
 4117 006f 0A       		.uleb128 0xa
 4118 0070 01       		.uleb128 0x1
 4119 0071 01       		.byte	0x1
 4120 0072 49       		.uleb128 0x49
 4121 0073 13       		.uleb128 0x13
 4122 0074 01       		.uleb128 0x1
 4123 0075 13       		.uleb128 0x13
 4124 0076 00       		.byte	0
 4125 0077 00       		.byte	0
 4126 0078 0B       		.uleb128 0xb
 4127 0079 21       		.uleb128 0x21
 4128 007a 00       		.byte	0
 4129 007b 49       		.uleb128 0x49
 4130 007c 13       		.uleb128 0x13
 4131 007d 2F       		.uleb128 0x2f
 4132 007e 0B       		.uleb128 0xb
 4133 007f 00       		.byte	0
 4134 0080 00       		.byte	0
 4135 0081 0C       		.uleb128 0xc
 4136 0082 16       		.uleb128 0x16
 4137 0083 00       		.byte	0
 4138 0084 03       		.uleb128 0x3
 4139 0085 0E       		.uleb128 0xe
 4140 0086 3A       		.uleb128 0x3a
 4141 0087 0B       		.uleb128 0xb
 4142 0088 3B       		.uleb128 0x3b
 4143 0089 05       		.uleb128 0x5
 4144 008a 49       		.uleb128 0x49
 4145 008b 13       		.uleb128 0x13
 4146 008c 00       		.byte	0
 4147 008d 00       		.byte	0
 4148 008e 0D       		.uleb128 0xd
 4149 008f 34       		.uleb128 0x34
ARM GAS  /tmp/cc0Ev5BU.s 			page 117


 4150 0090 00       		.byte	0
 4151 0091 03       		.uleb128 0x3
 4152 0092 0E       		.uleb128 0xe
 4153 0093 3A       		.uleb128 0x3a
 4154 0094 0B       		.uleb128 0xb
 4155 0095 3B       		.uleb128 0x3b
 4156 0096 05       		.uleb128 0x5
 4157 0097 49       		.uleb128 0x49
 4158 0098 13       		.uleb128 0x13
 4159 0099 3F       		.uleb128 0x3f
 4160 009a 19       		.uleb128 0x19
 4161 009b 3C       		.uleb128 0x3c
 4162 009c 19       		.uleb128 0x19
 4163 009d 00       		.byte	0
 4164 009e 00       		.byte	0
 4165 009f 0E       		.uleb128 0xe
 4166 00a0 34       		.uleb128 0x34
 4167 00a1 00       		.byte	0
 4168 00a2 03       		.uleb128 0x3
 4169 00a3 0E       		.uleb128 0xe
 4170 00a4 3A       		.uleb128 0x3a
 4171 00a5 0B       		.uleb128 0xb
 4172 00a6 3B       		.uleb128 0x3b
 4173 00a7 0B       		.uleb128 0xb
 4174 00a8 49       		.uleb128 0x49
 4175 00a9 13       		.uleb128 0x13
 4176 00aa 3F       		.uleb128 0x3f
 4177 00ab 19       		.uleb128 0x19
 4178 00ac 3C       		.uleb128 0x3c
 4179 00ad 19       		.uleb128 0x19
 4180 00ae 00       		.byte	0
 4181 00af 00       		.byte	0
 4182 00b0 0F       		.uleb128 0xf
 4183 00b1 16       		.uleb128 0x16
 4184 00b2 00       		.byte	0
 4185 00b3 03       		.uleb128 0x3
 4186 00b4 08       		.uleb128 0x8
 4187 00b5 3A       		.uleb128 0x3a
 4188 00b6 0B       		.uleb128 0xb
 4189 00b7 3B       		.uleb128 0x3b
 4190 00b8 05       		.uleb128 0x5
 4191 00b9 49       		.uleb128 0x49
 4192 00ba 13       		.uleb128 0x13
 4193 00bb 00       		.byte	0
 4194 00bc 00       		.byte	0
 4195 00bd 10       		.uleb128 0x10
 4196 00be 15       		.uleb128 0x15
 4197 00bf 00       		.byte	0
 4198 00c0 27       		.uleb128 0x27
 4199 00c1 19       		.uleb128 0x19
 4200 00c2 00       		.byte	0
 4201 00c3 00       		.byte	0
 4202 00c4 11       		.uleb128 0x11
 4203 00c5 0F       		.uleb128 0xf
 4204 00c6 00       		.byte	0
 4205 00c7 0B       		.uleb128 0xb
 4206 00c8 0B       		.uleb128 0xb
ARM GAS  /tmp/cc0Ev5BU.s 			page 118


 4207 00c9 49       		.uleb128 0x49
 4208 00ca 13       		.uleb128 0x13
 4209 00cb 00       		.byte	0
 4210 00cc 00       		.byte	0
 4211 00cd 12       		.uleb128 0x12
 4212 00ce 0F       		.uleb128 0xf
 4213 00cf 00       		.byte	0
 4214 00d0 0B       		.uleb128 0xb
 4215 00d1 0B       		.uleb128 0xb
 4216 00d2 00       		.byte	0
 4217 00d3 00       		.byte	0
 4218 00d4 13       		.uleb128 0x13
 4219 00d5 17       		.uleb128 0x17
 4220 00d6 01       		.byte	0x1
 4221 00d7 0B       		.uleb128 0xb
 4222 00d8 0B       		.uleb128 0xb
 4223 00d9 3A       		.uleb128 0x3a
 4224 00da 0B       		.uleb128 0xb
 4225 00db 3B       		.uleb128 0x3b
 4226 00dc 0B       		.uleb128 0xb
 4227 00dd 01       		.uleb128 0x1
 4228 00de 13       		.uleb128 0x13
 4229 00df 00       		.byte	0
 4230 00e0 00       		.byte	0
 4231 00e1 14       		.uleb128 0x14
 4232 00e2 0D       		.uleb128 0xd
 4233 00e3 00       		.byte	0
 4234 00e4 03       		.uleb128 0x3
 4235 00e5 0E       		.uleb128 0xe
 4236 00e6 3A       		.uleb128 0x3a
 4237 00e7 0B       		.uleb128 0xb
 4238 00e8 3B       		.uleb128 0x3b
 4239 00e9 0B       		.uleb128 0xb
 4240 00ea 49       		.uleb128 0x49
 4241 00eb 13       		.uleb128 0x13
 4242 00ec 00       		.byte	0
 4243 00ed 00       		.byte	0
 4244 00ee 15       		.uleb128 0x15
 4245 00ef 13       		.uleb128 0x13
 4246 00f0 01       		.byte	0x1
 4247 00f1 0B       		.uleb128 0xb
 4248 00f2 0B       		.uleb128 0xb
 4249 00f3 3A       		.uleb128 0x3a
 4250 00f4 0B       		.uleb128 0xb
 4251 00f5 3B       		.uleb128 0x3b
 4252 00f6 0B       		.uleb128 0xb
 4253 00f7 01       		.uleb128 0x1
 4254 00f8 13       		.uleb128 0x13
 4255 00f9 00       		.byte	0
 4256 00fa 00       		.byte	0
 4257 00fb 16       		.uleb128 0x16
 4258 00fc 0D       		.uleb128 0xd
 4259 00fd 00       		.byte	0
 4260 00fe 03       		.uleb128 0x3
 4261 00ff 0E       		.uleb128 0xe
 4262 0100 3A       		.uleb128 0x3a
 4263 0101 0B       		.uleb128 0xb
ARM GAS  /tmp/cc0Ev5BU.s 			page 119


 4264 0102 3B       		.uleb128 0x3b
 4265 0103 0B       		.uleb128 0xb
 4266 0104 49       		.uleb128 0x49
 4267 0105 13       		.uleb128 0x13
 4268 0106 38       		.uleb128 0x38
 4269 0107 0B       		.uleb128 0xb
 4270 0108 00       		.byte	0
 4271 0109 00       		.byte	0
 4272 010a 17       		.uleb128 0x17
 4273 010b 13       		.uleb128 0x13
 4274 010c 01       		.byte	0x1
 4275 010d 03       		.uleb128 0x3
 4276 010e 0E       		.uleb128 0xe
 4277 010f 0B       		.uleb128 0xb
 4278 0110 0B       		.uleb128 0xb
 4279 0111 3A       		.uleb128 0x3a
 4280 0112 0B       		.uleb128 0xb
 4281 0113 3B       		.uleb128 0x3b
 4282 0114 0B       		.uleb128 0xb
 4283 0115 01       		.uleb128 0x1
 4284 0116 13       		.uleb128 0x13
 4285 0117 00       		.byte	0
 4286 0118 00       		.byte	0
 4287 0119 18       		.uleb128 0x18
 4288 011a 0D       		.uleb128 0xd
 4289 011b 00       		.byte	0
 4290 011c 03       		.uleb128 0x3
 4291 011d 08       		.uleb128 0x8
 4292 011e 3A       		.uleb128 0x3a
 4293 011f 0B       		.uleb128 0xb
 4294 0120 3B       		.uleb128 0x3b
 4295 0121 0B       		.uleb128 0xb
 4296 0122 49       		.uleb128 0x49
 4297 0123 13       		.uleb128 0x13
 4298 0124 38       		.uleb128 0x38
 4299 0125 0B       		.uleb128 0xb
 4300 0126 00       		.byte	0
 4301 0127 00       		.byte	0
 4302 0128 19       		.uleb128 0x19
 4303 0129 13       		.uleb128 0x13
 4304 012a 01       		.byte	0x1
 4305 012b 03       		.uleb128 0x3
 4306 012c 0E       		.uleb128 0xe
 4307 012d 0B       		.uleb128 0xb
 4308 012e 05       		.uleb128 0x5
 4309 012f 3A       		.uleb128 0x3a
 4310 0130 0B       		.uleb128 0xb
 4311 0131 3B       		.uleb128 0x3b
 4312 0132 0B       		.uleb128 0xb
 4313 0133 01       		.uleb128 0x1
 4314 0134 13       		.uleb128 0x13
 4315 0135 00       		.byte	0
 4316 0136 00       		.byte	0
 4317 0137 1A       		.uleb128 0x1a
 4318 0138 0D       		.uleb128 0xd
 4319 0139 00       		.byte	0
 4320 013a 03       		.uleb128 0x3
ARM GAS  /tmp/cc0Ev5BU.s 			page 120


 4321 013b 0E       		.uleb128 0xe
 4322 013c 3A       		.uleb128 0x3a
 4323 013d 0B       		.uleb128 0xb
 4324 013e 3B       		.uleb128 0x3b
 4325 013f 0B       		.uleb128 0xb
 4326 0140 49       		.uleb128 0x49
 4327 0141 13       		.uleb128 0x13
 4328 0142 38       		.uleb128 0x38
 4329 0143 05       		.uleb128 0x5
 4330 0144 00       		.byte	0
 4331 0145 00       		.byte	0
 4332 0146 1B       		.uleb128 0x1b
 4333 0147 15       		.uleb128 0x15
 4334 0148 01       		.byte	0x1
 4335 0149 27       		.uleb128 0x27
 4336 014a 19       		.uleb128 0x19
 4337 014b 49       		.uleb128 0x49
 4338 014c 13       		.uleb128 0x13
 4339 014d 01       		.uleb128 0x1
 4340 014e 13       		.uleb128 0x13
 4341 014f 00       		.byte	0
 4342 0150 00       		.byte	0
 4343 0151 1C       		.uleb128 0x1c
 4344 0152 05       		.uleb128 0x5
 4345 0153 00       		.byte	0
 4346 0154 49       		.uleb128 0x49
 4347 0155 13       		.uleb128 0x13
 4348 0156 00       		.byte	0
 4349 0157 00       		.byte	0
 4350 0158 1D       		.uleb128 0x1d
 4351 0159 13       		.uleb128 0x13
 4352 015a 01       		.byte	0x1
 4353 015b 03       		.uleb128 0x3
 4354 015c 0E       		.uleb128 0xe
 4355 015d 0B       		.uleb128 0xb
 4356 015e 05       		.uleb128 0x5
 4357 015f 3A       		.uleb128 0x3a
 4358 0160 0B       		.uleb128 0xb
 4359 0161 3B       		.uleb128 0x3b
 4360 0162 05       		.uleb128 0x5
 4361 0163 01       		.uleb128 0x1
 4362 0164 13       		.uleb128 0x13
 4363 0165 00       		.byte	0
 4364 0166 00       		.byte	0
 4365 0167 1E       		.uleb128 0x1e
 4366 0168 0D       		.uleb128 0xd
 4367 0169 00       		.byte	0
 4368 016a 03       		.uleb128 0x3
 4369 016b 0E       		.uleb128 0xe
 4370 016c 3A       		.uleb128 0x3a
 4371 016d 0B       		.uleb128 0xb
 4372 016e 3B       		.uleb128 0x3b
 4373 016f 05       		.uleb128 0x5
 4374 0170 49       		.uleb128 0x49
 4375 0171 13       		.uleb128 0x13
 4376 0172 38       		.uleb128 0x38
 4377 0173 05       		.uleb128 0x5
ARM GAS  /tmp/cc0Ev5BU.s 			page 121


 4378 0174 00       		.byte	0
 4379 0175 00       		.byte	0
 4380 0176 1F       		.uleb128 0x1f
 4381 0177 13       		.uleb128 0x13
 4382 0178 01       		.byte	0x1
 4383 0179 03       		.uleb128 0x3
 4384 017a 0E       		.uleb128 0xe
 4385 017b 0B       		.uleb128 0xb
 4386 017c 0B       		.uleb128 0xb
 4387 017d 3A       		.uleb128 0x3a
 4388 017e 0B       		.uleb128 0xb
 4389 017f 3B       		.uleb128 0x3b
 4390 0180 05       		.uleb128 0x5
 4391 0181 01       		.uleb128 0x1
 4392 0182 13       		.uleb128 0x13
 4393 0183 00       		.byte	0
 4394 0184 00       		.byte	0
 4395 0185 20       		.uleb128 0x20
 4396 0186 17       		.uleb128 0x17
 4397 0187 01       		.byte	0x1
 4398 0188 0B       		.uleb128 0xb
 4399 0189 0B       		.uleb128 0xb
 4400 018a 3A       		.uleb128 0x3a
 4401 018b 0B       		.uleb128 0xb
 4402 018c 3B       		.uleb128 0x3b
 4403 018d 05       		.uleb128 0x5
 4404 018e 01       		.uleb128 0x1
 4405 018f 13       		.uleb128 0x13
 4406 0190 00       		.byte	0
 4407 0191 00       		.byte	0
 4408 0192 21       		.uleb128 0x21
 4409 0193 0D       		.uleb128 0xd
 4410 0194 00       		.byte	0
 4411 0195 03       		.uleb128 0x3
 4412 0196 0E       		.uleb128 0xe
 4413 0197 3A       		.uleb128 0x3a
 4414 0198 0B       		.uleb128 0xb
 4415 0199 3B       		.uleb128 0x3b
 4416 019a 05       		.uleb128 0x5
 4417 019b 49       		.uleb128 0x49
 4418 019c 13       		.uleb128 0x13
 4419 019d 00       		.byte	0
 4420 019e 00       		.byte	0
 4421 019f 22       		.uleb128 0x22
 4422 01a0 15       		.uleb128 0x15
 4423 01a1 01       		.byte	0x1
 4424 01a2 27       		.uleb128 0x27
 4425 01a3 19       		.uleb128 0x19
 4426 01a4 01       		.uleb128 0x1
 4427 01a5 13       		.uleb128 0x13
 4428 01a6 00       		.byte	0
 4429 01a7 00       		.byte	0
 4430 01a8 23       		.uleb128 0x23
 4431 01a9 04       		.uleb128 0x4
 4432 01aa 01       		.byte	0x1
 4433 01ab 03       		.uleb128 0x3
 4434 01ac 0E       		.uleb128 0xe
ARM GAS  /tmp/cc0Ev5BU.s 			page 122


 4435 01ad 0B       		.uleb128 0xb
 4436 01ae 0B       		.uleb128 0xb
 4437 01af 49       		.uleb128 0x49
 4438 01b0 13       		.uleb128 0x13
 4439 01b1 3A       		.uleb128 0x3a
 4440 01b2 0B       		.uleb128 0xb
 4441 01b3 3B       		.uleb128 0x3b
 4442 01b4 05       		.uleb128 0x5
 4443 01b5 01       		.uleb128 0x1
 4444 01b6 13       		.uleb128 0x13
 4445 01b7 00       		.byte	0
 4446 01b8 00       		.byte	0
 4447 01b9 24       		.uleb128 0x24
 4448 01ba 28       		.uleb128 0x28
 4449 01bb 00       		.byte	0
 4450 01bc 03       		.uleb128 0x3
 4451 01bd 0E       		.uleb128 0xe
 4452 01be 1C       		.uleb128 0x1c
 4453 01bf 0D       		.uleb128 0xd
 4454 01c0 00       		.byte	0
 4455 01c1 00       		.byte	0
 4456 01c2 25       		.uleb128 0x25
 4457 01c3 28       		.uleb128 0x28
 4458 01c4 00       		.byte	0
 4459 01c5 03       		.uleb128 0x3
 4460 01c6 0E       		.uleb128 0xe
 4461 01c7 1C       		.uleb128 0x1c
 4462 01c8 0B       		.uleb128 0xb
 4463 01c9 00       		.byte	0
 4464 01ca 00       		.byte	0
 4465 01cb 26       		.uleb128 0x26
 4466 01cc 21       		.uleb128 0x21
 4467 01cd 00       		.byte	0
 4468 01ce 00       		.byte	0
 4469 01cf 00       		.byte	0
 4470 01d0 27       		.uleb128 0x27
 4471 01d1 34       		.uleb128 0x34
 4472 01d2 00       		.byte	0
 4473 01d3 47       		.uleb128 0x47
 4474 01d4 13       		.uleb128 0x13
 4475 01d5 3A       		.uleb128 0x3a
 4476 01d6 0B       		.uleb128 0xb
 4477 01d7 3B       		.uleb128 0x3b
 4478 01d8 0B       		.uleb128 0xb
 4479 01d9 02       		.uleb128 0x2
 4480 01da 18       		.uleb128 0x18
 4481 01db 00       		.byte	0
 4482 01dc 00       		.byte	0
 4483 01dd 28       		.uleb128 0x28
 4484 01de 34       		.uleb128 0x34
 4485 01df 00       		.byte	0
 4486 01e0 03       		.uleb128 0x3
 4487 01e1 0E       		.uleb128 0xe
 4488 01e2 3A       		.uleb128 0x3a
 4489 01e3 0B       		.uleb128 0xb
 4490 01e4 3B       		.uleb128 0x3b
 4491 01e5 0B       		.uleb128 0xb
ARM GAS  /tmp/cc0Ev5BU.s 			page 123


 4492 01e6 49       		.uleb128 0x49
 4493 01e7 13       		.uleb128 0x13
 4494 01e8 3F       		.uleb128 0x3f
 4495 01e9 19       		.uleb128 0x19
 4496 01ea 02       		.uleb128 0x2
 4497 01eb 18       		.uleb128 0x18
 4498 01ec 00       		.byte	0
 4499 01ed 00       		.byte	0
 4500 01ee 29       		.uleb128 0x29
 4501 01ef 34       		.uleb128 0x34
 4502 01f0 00       		.byte	0
 4503 01f1 03       		.uleb128 0x3
 4504 01f2 08       		.uleb128 0x8
 4505 01f3 3A       		.uleb128 0x3a
 4506 01f4 0B       		.uleb128 0xb
 4507 01f5 3B       		.uleb128 0x3b
 4508 01f6 0B       		.uleb128 0xb
 4509 01f7 49       		.uleb128 0x49
 4510 01f8 13       		.uleb128 0x13
 4511 01f9 3F       		.uleb128 0x3f
 4512 01fa 19       		.uleb128 0x19
 4513 01fb 02       		.uleb128 0x2
 4514 01fc 18       		.uleb128 0x18
 4515 01fd 00       		.byte	0
 4516 01fe 00       		.byte	0
 4517 01ff 2A       		.uleb128 0x2a
 4518 0200 34       		.uleb128 0x34
 4519 0201 00       		.byte	0
 4520 0202 03       		.uleb128 0x3
 4521 0203 0E       		.uleb128 0xe
 4522 0204 3A       		.uleb128 0x3a
 4523 0205 0B       		.uleb128 0xb
 4524 0206 3B       		.uleb128 0x3b
 4525 0207 0B       		.uleb128 0xb
 4526 0208 49       		.uleb128 0x49
 4527 0209 13       		.uleb128 0x13
 4528 020a 02       		.uleb128 0x2
 4529 020b 18       		.uleb128 0x18
 4530 020c 00       		.byte	0
 4531 020d 00       		.byte	0
 4532 020e 2B       		.uleb128 0x2b
 4533 020f 2E       		.uleb128 0x2e
 4534 0210 01       		.byte	0x1
 4535 0211 3F       		.uleb128 0x3f
 4536 0212 19       		.uleb128 0x19
 4537 0213 03       		.uleb128 0x3
 4538 0214 0E       		.uleb128 0xe
 4539 0215 3A       		.uleb128 0x3a
 4540 0216 0B       		.uleb128 0xb
 4541 0217 3B       		.uleb128 0x3b
 4542 0218 05       		.uleb128 0x5
 4543 0219 27       		.uleb128 0x27
 4544 021a 19       		.uleb128 0x19
 4545 021b 49       		.uleb128 0x49
 4546 021c 13       		.uleb128 0x13
 4547 021d 11       		.uleb128 0x11
 4548 021e 01       		.uleb128 0x1
ARM GAS  /tmp/cc0Ev5BU.s 			page 124


 4549 021f 12       		.uleb128 0x12
 4550 0220 06       		.uleb128 0x6
 4551 0221 40       		.uleb128 0x40
 4552 0222 18       		.uleb128 0x18
 4553 0223 9642     		.uleb128 0x2116
 4554 0225 19       		.uleb128 0x19
 4555 0226 01       		.uleb128 0x1
 4556 0227 13       		.uleb128 0x13
 4557 0228 00       		.byte	0
 4558 0229 00       		.byte	0
 4559 022a 2C       		.uleb128 0x2c
 4560 022b 34       		.uleb128 0x34
 4561 022c 00       		.byte	0
 4562 022d 03       		.uleb128 0x3
 4563 022e 0E       		.uleb128 0xe
 4564 022f 3A       		.uleb128 0x3a
 4565 0230 0B       		.uleb128 0xb
 4566 0231 3B       		.uleb128 0x3b
 4567 0232 05       		.uleb128 0x5
 4568 0233 49       		.uleb128 0x49
 4569 0234 13       		.uleb128 0x13
 4570 0235 02       		.uleb128 0x2
 4571 0236 17       		.uleb128 0x17
 4572 0237 00       		.byte	0
 4573 0238 00       		.byte	0
 4574 0239 2D       		.uleb128 0x2d
 4575 023a 898201   		.uleb128 0x4109
 4576 023d 01       		.byte	0x1
 4577 023e 11       		.uleb128 0x11
 4578 023f 01       		.uleb128 0x1
 4579 0240 31       		.uleb128 0x31
 4580 0241 13       		.uleb128 0x13
 4581 0242 01       		.uleb128 0x1
 4582 0243 13       		.uleb128 0x13
 4583 0244 00       		.byte	0
 4584 0245 00       		.byte	0
 4585 0246 2E       		.uleb128 0x2e
 4586 0247 8A8201   		.uleb128 0x410a
 4587 024a 00       		.byte	0
 4588 024b 02       		.uleb128 0x2
 4589 024c 18       		.uleb128 0x18
 4590 024d 9142     		.uleb128 0x2111
 4591 024f 18       		.uleb128 0x18
 4592 0250 00       		.byte	0
 4593 0251 00       		.byte	0
 4594 0252 2F       		.uleb128 0x2f
 4595 0253 898201   		.uleb128 0x4109
 4596 0256 01       		.byte	0x1
 4597 0257 11       		.uleb128 0x11
 4598 0258 01       		.uleb128 0x1
 4599 0259 31       		.uleb128 0x31
 4600 025a 13       		.uleb128 0x13
 4601 025b 00       		.byte	0
 4602 025c 00       		.byte	0
 4603 025d 30       		.uleb128 0x30
 4604 025e 2E       		.uleb128 0x2e
 4605 025f 01       		.byte	0x1
ARM GAS  /tmp/cc0Ev5BU.s 			page 125


 4606 0260 3F       		.uleb128 0x3f
 4607 0261 19       		.uleb128 0x19
 4608 0262 03       		.uleb128 0x3
 4609 0263 0E       		.uleb128 0xe
 4610 0264 3A       		.uleb128 0x3a
 4611 0265 0B       		.uleb128 0xb
 4612 0266 3B       		.uleb128 0x3b
 4613 0267 05       		.uleb128 0x5
 4614 0268 27       		.uleb128 0x27
 4615 0269 19       		.uleb128 0x19
 4616 026a 11       		.uleb128 0x11
 4617 026b 01       		.uleb128 0x1
 4618 026c 12       		.uleb128 0x12
 4619 026d 06       		.uleb128 0x6
 4620 026e 40       		.uleb128 0x40
 4621 026f 18       		.uleb128 0x18
 4622 0270 9642     		.uleb128 0x2116
 4623 0272 19       		.uleb128 0x19
 4624 0273 01       		.uleb128 0x1
 4625 0274 13       		.uleb128 0x13
 4626 0275 00       		.byte	0
 4627 0276 00       		.byte	0
 4628 0277 31       		.uleb128 0x31
 4629 0278 34       		.uleb128 0x34
 4630 0279 00       		.byte	0
 4631 027a 03       		.uleb128 0x3
 4632 027b 0E       		.uleb128 0xe
 4633 027c 3A       		.uleb128 0x3a
 4634 027d 0B       		.uleb128 0xb
 4635 027e 3B       		.uleb128 0x3b
 4636 027f 05       		.uleb128 0x5
 4637 0280 49       		.uleb128 0x49
 4638 0281 13       		.uleb128 0x13
 4639 0282 02       		.uleb128 0x2
 4640 0283 18       		.uleb128 0x18
 4641 0284 00       		.byte	0
 4642 0285 00       		.byte	0
 4643 0286 32       		.uleb128 0x32
 4644 0287 898201   		.uleb128 0x4109
 4645 028a 00       		.byte	0
 4646 028b 11       		.uleb128 0x11
 4647 028c 01       		.uleb128 0x1
 4648 028d 31       		.uleb128 0x31
 4649 028e 13       		.uleb128 0x13
 4650 028f 00       		.byte	0
 4651 0290 00       		.byte	0
 4652 0291 33       		.uleb128 0x33
 4653 0292 1D       		.uleb128 0x1d
 4654 0293 01       		.byte	0x1
 4655 0294 31       		.uleb128 0x31
 4656 0295 13       		.uleb128 0x13
 4657 0296 11       		.uleb128 0x11
 4658 0297 01       		.uleb128 0x1
 4659 0298 12       		.uleb128 0x12
 4660 0299 06       		.uleb128 0x6
 4661 029a 58       		.uleb128 0x58
 4662 029b 0B       		.uleb128 0xb
ARM GAS  /tmp/cc0Ev5BU.s 			page 126


 4663 029c 59       		.uleb128 0x59
 4664 029d 05       		.uleb128 0x5
 4665 029e 01       		.uleb128 0x1
 4666 029f 13       		.uleb128 0x13
 4667 02a0 00       		.byte	0
 4668 02a1 00       		.byte	0
 4669 02a2 34       		.uleb128 0x34
 4670 02a3 1D       		.uleb128 0x1d
 4671 02a4 00       		.byte	0
 4672 02a5 31       		.uleb128 0x31
 4673 02a6 13       		.uleb128 0x13
 4674 02a7 11       		.uleb128 0x11
 4675 02a8 01       		.uleb128 0x1
 4676 02a9 12       		.uleb128 0x12
 4677 02aa 06       		.uleb128 0x6
 4678 02ab 58       		.uleb128 0x58
 4679 02ac 0B       		.uleb128 0xb
 4680 02ad 59       		.uleb128 0x59
 4681 02ae 05       		.uleb128 0x5
 4682 02af 00       		.byte	0
 4683 02b0 00       		.byte	0
 4684 02b1 35       		.uleb128 0x35
 4685 02b2 05       		.uleb128 0x5
 4686 02b3 00       		.byte	0
 4687 02b4 31       		.uleb128 0x31
 4688 02b5 13       		.uleb128 0x13
 4689 02b6 02       		.uleb128 0x2
 4690 02b7 17       		.uleb128 0x17
 4691 02b8 00       		.byte	0
 4692 02b9 00       		.byte	0
 4693 02ba 36       		.uleb128 0x36
 4694 02bb 0B       		.uleb128 0xb
 4695 02bc 01       		.byte	0x1
 4696 02bd 11       		.uleb128 0x11
 4697 02be 01       		.uleb128 0x1
 4698 02bf 12       		.uleb128 0x12
 4699 02c0 06       		.uleb128 0x6
 4700 02c1 00       		.byte	0
 4701 02c2 00       		.byte	0
 4702 02c3 37       		.uleb128 0x37
 4703 02c4 34       		.uleb128 0x34
 4704 02c5 00       		.byte	0
 4705 02c6 31       		.uleb128 0x31
 4706 02c7 13       		.uleb128 0x13
 4707 02c8 02       		.uleb128 0x2
 4708 02c9 17       		.uleb128 0x17
 4709 02ca 00       		.byte	0
 4710 02cb 00       		.byte	0
 4711 02cc 38       		.uleb128 0x38
 4712 02cd 1D       		.uleb128 0x1d
 4713 02ce 01       		.byte	0x1
 4714 02cf 31       		.uleb128 0x31
 4715 02d0 13       		.uleb128 0x13
 4716 02d1 52       		.uleb128 0x52
 4717 02d2 01       		.uleb128 0x1
 4718 02d3 55       		.uleb128 0x55
 4719 02d4 17       		.uleb128 0x17
ARM GAS  /tmp/cc0Ev5BU.s 			page 127


 4720 02d5 58       		.uleb128 0x58
 4721 02d6 0B       		.uleb128 0xb
 4722 02d7 59       		.uleb128 0x59
 4723 02d8 05       		.uleb128 0x5
 4724 02d9 01       		.uleb128 0x1
 4725 02da 13       		.uleb128 0x13
 4726 02db 00       		.byte	0
 4727 02dc 00       		.byte	0
 4728 02dd 39       		.uleb128 0x39
 4729 02de 0B       		.uleb128 0xb
 4730 02df 01       		.byte	0x1
 4731 02e0 55       		.uleb128 0x55
 4732 02e1 17       		.uleb128 0x17
 4733 02e2 00       		.byte	0
 4734 02e3 00       		.byte	0
 4735 02e4 3A       		.uleb128 0x3a
 4736 02e5 34       		.uleb128 0x34
 4737 02e6 00       		.byte	0
 4738 02e7 31       		.uleb128 0x31
 4739 02e8 13       		.uleb128 0x13
 4740 02e9 02       		.uleb128 0x2
 4741 02ea 18       		.uleb128 0x18
 4742 02eb 00       		.byte	0
 4743 02ec 00       		.byte	0
 4744 02ed 3B       		.uleb128 0x3b
 4745 02ee 0B       		.uleb128 0xb
 4746 02ef 01       		.byte	0x1
 4747 02f0 11       		.uleb128 0x11
 4748 02f1 01       		.uleb128 0x1
 4749 02f2 12       		.uleb128 0x12
 4750 02f3 06       		.uleb128 0x6
 4751 02f4 01       		.uleb128 0x1
 4752 02f5 13       		.uleb128 0x13
 4753 02f6 00       		.byte	0
 4754 02f7 00       		.byte	0
 4755 02f8 3C       		.uleb128 0x3c
 4756 02f9 2E       		.uleb128 0x2e
 4757 02fa 01       		.byte	0x1
 4758 02fb 3F       		.uleb128 0x3f
 4759 02fc 19       		.uleb128 0x19
 4760 02fd 03       		.uleb128 0x3
 4761 02fe 0E       		.uleb128 0xe
 4762 02ff 3A       		.uleb128 0x3a
 4763 0300 0B       		.uleb128 0xb
 4764 0301 3B       		.uleb128 0x3b
 4765 0302 0B       		.uleb128 0xb
 4766 0303 27       		.uleb128 0x27
 4767 0304 19       		.uleb128 0x19
 4768 0305 11       		.uleb128 0x11
 4769 0306 01       		.uleb128 0x1
 4770 0307 12       		.uleb128 0x12
 4771 0308 06       		.uleb128 0x6
 4772 0309 40       		.uleb128 0x40
 4773 030a 18       		.uleb128 0x18
 4774 030b 9742     		.uleb128 0x2117
 4775 030d 19       		.uleb128 0x19
 4776 030e 01       		.uleb128 0x1
ARM GAS  /tmp/cc0Ev5BU.s 			page 128


 4777 030f 13       		.uleb128 0x13
 4778 0310 00       		.byte	0
 4779 0311 00       		.byte	0
 4780 0312 3D       		.uleb128 0x3d
 4781 0313 05       		.uleb128 0x5
 4782 0314 00       		.byte	0
 4783 0315 03       		.uleb128 0x3
 4784 0316 0E       		.uleb128 0xe
 4785 0317 3A       		.uleb128 0x3a
 4786 0318 0B       		.uleb128 0xb
 4787 0319 3B       		.uleb128 0x3b
 4788 031a 0B       		.uleb128 0xb
 4789 031b 49       		.uleb128 0x49
 4790 031c 13       		.uleb128 0x13
 4791 031d 02       		.uleb128 0x2
 4792 031e 17       		.uleb128 0x17
 4793 031f 00       		.byte	0
 4794 0320 00       		.byte	0
 4795 0321 3E       		.uleb128 0x3e
 4796 0322 2E       		.uleb128 0x2e
 4797 0323 01       		.byte	0x1
 4798 0324 3F       		.uleb128 0x3f
 4799 0325 19       		.uleb128 0x19
 4800 0326 03       		.uleb128 0x3
 4801 0327 0E       		.uleb128 0xe
 4802 0328 3A       		.uleb128 0x3a
 4803 0329 0B       		.uleb128 0xb
 4804 032a 3B       		.uleb128 0x3b
 4805 032b 0B       		.uleb128 0xb
 4806 032c 27       		.uleb128 0x27
 4807 032d 19       		.uleb128 0x19
 4808 032e 49       		.uleb128 0x49
 4809 032f 13       		.uleb128 0x13
 4810 0330 11       		.uleb128 0x11
 4811 0331 01       		.uleb128 0x1
 4812 0332 12       		.uleb128 0x12
 4813 0333 06       		.uleb128 0x6
 4814 0334 40       		.uleb128 0x40
 4815 0335 18       		.uleb128 0x18
 4816 0336 9742     		.uleb128 0x2117
 4817 0338 19       		.uleb128 0x19
 4818 0339 01       		.uleb128 0x1
 4819 033a 13       		.uleb128 0x13
 4820 033b 00       		.byte	0
 4821 033c 00       		.byte	0
 4822 033d 3F       		.uleb128 0x3f
 4823 033e 05       		.uleb128 0x5
 4824 033f 00       		.byte	0
 4825 0340 03       		.uleb128 0x3
 4826 0341 08       		.uleb128 0x8
 4827 0342 3A       		.uleb128 0x3a
 4828 0343 0B       		.uleb128 0xb
 4829 0344 3B       		.uleb128 0x3b
 4830 0345 0B       		.uleb128 0xb
 4831 0346 49       		.uleb128 0x49
 4832 0347 13       		.uleb128 0x13
 4833 0348 02       		.uleb128 0x2
ARM GAS  /tmp/cc0Ev5BU.s 			page 129


 4834 0349 17       		.uleb128 0x17
 4835 034a 00       		.byte	0
 4836 034b 00       		.byte	0
 4837 034c 40       		.uleb128 0x40
 4838 034d 34       		.uleb128 0x34
 4839 034e 00       		.byte	0
 4840 034f 03       		.uleb128 0x3
 4841 0350 08       		.uleb128 0x8
 4842 0351 3A       		.uleb128 0x3a
 4843 0352 0B       		.uleb128 0xb
 4844 0353 3B       		.uleb128 0x3b
 4845 0354 0B       		.uleb128 0xb
 4846 0355 49       		.uleb128 0x49
 4847 0356 13       		.uleb128 0x13
 4848 0357 02       		.uleb128 0x2
 4849 0358 17       		.uleb128 0x17
 4850 0359 00       		.byte	0
 4851 035a 00       		.byte	0
 4852 035b 41       		.uleb128 0x41
 4853 035c 2E       		.uleb128 0x2e
 4854 035d 01       		.byte	0x1
 4855 035e 03       		.uleb128 0x3
 4856 035f 0E       		.uleb128 0xe
 4857 0360 3A       		.uleb128 0x3a
 4858 0361 0B       		.uleb128 0xb
 4859 0362 3B       		.uleb128 0x3b
 4860 0363 0B       		.uleb128 0xb
 4861 0364 27       		.uleb128 0x27
 4862 0365 19       		.uleb128 0x19
 4863 0366 20       		.uleb128 0x20
 4864 0367 0B       		.uleb128 0xb
 4865 0368 01       		.uleb128 0x1
 4866 0369 13       		.uleb128 0x13
 4867 036a 00       		.byte	0
 4868 036b 00       		.byte	0
 4869 036c 42       		.uleb128 0x42
 4870 036d 34       		.uleb128 0x34
 4871 036e 00       		.byte	0
 4872 036f 03       		.uleb128 0x3
 4873 0370 0E       		.uleb128 0xe
 4874 0371 3A       		.uleb128 0x3a
 4875 0372 0B       		.uleb128 0xb
 4876 0373 3B       		.uleb128 0x3b
 4877 0374 0B       		.uleb128 0xb
 4878 0375 49       		.uleb128 0x49
 4879 0376 13       		.uleb128 0x13
 4880 0377 00       		.byte	0
 4881 0378 00       		.byte	0
 4882 0379 43       		.uleb128 0x43
 4883 037a 0B       		.uleb128 0xb
 4884 037b 01       		.byte	0x1
 4885 037c 00       		.byte	0
 4886 037d 00       		.byte	0
 4887 037e 44       		.uleb128 0x44
 4888 037f 2E       		.uleb128 0x2e
 4889 0380 01       		.byte	0x1
 4890 0381 03       		.uleb128 0x3
ARM GAS  /tmp/cc0Ev5BU.s 			page 130


 4891 0382 0E       		.uleb128 0xe
 4892 0383 3A       		.uleb128 0x3a
 4893 0384 0B       		.uleb128 0xb
 4894 0385 3B       		.uleb128 0x3b
 4895 0386 0B       		.uleb128 0xb
 4896 0387 27       		.uleb128 0x27
 4897 0388 19       		.uleb128 0x19
 4898 0389 49       		.uleb128 0x49
 4899 038a 13       		.uleb128 0x13
 4900 038b 20       		.uleb128 0x20
 4901 038c 0B       		.uleb128 0xb
 4902 038d 01       		.uleb128 0x1
 4903 038e 13       		.uleb128 0x13
 4904 038f 00       		.byte	0
 4905 0390 00       		.byte	0
 4906 0391 45       		.uleb128 0x45
 4907 0392 05       		.uleb128 0x5
 4908 0393 00       		.byte	0
 4909 0394 03       		.uleb128 0x3
 4910 0395 08       		.uleb128 0x8
 4911 0396 3A       		.uleb128 0x3a
 4912 0397 0B       		.uleb128 0xb
 4913 0398 3B       		.uleb128 0x3b
 4914 0399 0B       		.uleb128 0xb
 4915 039a 49       		.uleb128 0x49
 4916 039b 13       		.uleb128 0x13
 4917 039c 00       		.byte	0
 4918 039d 00       		.byte	0
 4919 039e 46       		.uleb128 0x46
 4920 039f 2E       		.uleb128 0x2e
 4921 03a0 01       		.byte	0x1
 4922 03a1 03       		.uleb128 0x3
 4923 03a2 0E       		.uleb128 0xe
 4924 03a3 3A       		.uleb128 0x3a
 4925 03a4 0B       		.uleb128 0xb
 4926 03a5 3B       		.uleb128 0x3b
 4927 03a6 0B       		.uleb128 0xb
 4928 03a7 27       		.uleb128 0x27
 4929 03a8 19       		.uleb128 0x19
 4930 03a9 49       		.uleb128 0x49
 4931 03aa 13       		.uleb128 0x13
 4932 03ab 11       		.uleb128 0x11
 4933 03ac 01       		.uleb128 0x1
 4934 03ad 12       		.uleb128 0x12
 4935 03ae 06       		.uleb128 0x6
 4936 03af 40       		.uleb128 0x40
 4937 03b0 18       		.uleb128 0x18
 4938 03b1 9742     		.uleb128 0x2117
 4939 03b3 19       		.uleb128 0x19
 4940 03b4 01       		.uleb128 0x1
 4941 03b5 13       		.uleb128 0x13
 4942 03b6 00       		.byte	0
 4943 03b7 00       		.byte	0
 4944 03b8 47       		.uleb128 0x47
 4945 03b9 2E       		.uleb128 0x2e
 4946 03ba 00       		.byte	0
 4947 03bb 03       		.uleb128 0x3
ARM GAS  /tmp/cc0Ev5BU.s 			page 131


 4948 03bc 0E       		.uleb128 0xe
 4949 03bd 3A       		.uleb128 0x3a
 4950 03be 0B       		.uleb128 0xb
 4951 03bf 3B       		.uleb128 0x3b
 4952 03c0 05       		.uleb128 0x5
 4953 03c1 27       		.uleb128 0x27
 4954 03c2 19       		.uleb128 0x19
 4955 03c3 20       		.uleb128 0x20
 4956 03c4 0B       		.uleb128 0xb
 4957 03c5 00       		.byte	0
 4958 03c6 00       		.byte	0
 4959 03c7 48       		.uleb128 0x48
 4960 03c8 2E       		.uleb128 0x2e
 4961 03c9 00       		.byte	0
 4962 03ca 3F       		.uleb128 0x3f
 4963 03cb 19       		.uleb128 0x19
 4964 03cc 3C       		.uleb128 0x3c
 4965 03cd 19       		.uleb128 0x19
 4966 03ce 6E       		.uleb128 0x6e
 4967 03cf 0E       		.uleb128 0xe
 4968 03d0 03       		.uleb128 0x3
 4969 03d1 0E       		.uleb128 0xe
 4970 03d2 3A       		.uleb128 0x3a
 4971 03d3 0B       		.uleb128 0xb
 4972 03d4 3B       		.uleb128 0x3b
 4973 03d5 0B       		.uleb128 0xb
 4974 03d6 00       		.byte	0
 4975 03d7 00       		.byte	0
 4976 03d8 49       		.uleb128 0x49
 4977 03d9 2E       		.uleb128 0x2e
 4978 03da 00       		.byte	0
 4979 03db 3F       		.uleb128 0x3f
 4980 03dc 19       		.uleb128 0x19
 4981 03dd 3C       		.uleb128 0x3c
 4982 03de 19       		.uleb128 0x19
 4983 03df 6E       		.uleb128 0x6e
 4984 03e0 0E       		.uleb128 0xe
 4985 03e1 03       		.uleb128 0x3
 4986 03e2 0E       		.uleb128 0xe
 4987 03e3 3A       		.uleb128 0x3a
 4988 03e4 0B       		.uleb128 0xb
 4989 03e5 3B       		.uleb128 0x3b
 4990 03e6 0B       		.uleb128 0xb
 4991 03e7 6E       		.uleb128 0x6e
 4992 03e8 0E       		.uleb128 0xe
 4993 03e9 00       		.byte	0
 4994 03ea 00       		.byte	0
 4995 03eb 00       		.byte	0
 4996              		.section	.debug_loc,"",%progbits
 4997              	.Ldebug_loc0:
 4998              	.LLST19:
 4999 0000 C6040000 		.4byte	.LVL134-.Ltext0
 5000 0004 CD040000 		.4byte	.LVL135-1-.Ltext0
 5001 0008 0100     		.2byte	0x1
 5002 000a 50       		.byte	0x50
 5003 000b CD040000 		.4byte	.LVL135-1-.Ltext0
 5004 000f FA040000 		.4byte	.LVL141-.Ltext0
ARM GAS  /tmp/cc0Ev5BU.s 			page 132


 5005 0013 0100     		.2byte	0x1
 5006 0015 54       		.byte	0x54
 5007 0016 FA040000 		.4byte	.LVL141-.Ltext0
 5008 001a FD040000 		.4byte	.LVL142-1-.Ltext0
 5009 001e 0600     		.2byte	0x6
 5010 0020 F5       		.byte	0xf5
 5011 0021 00       		.uleb128 0
 5012 0022 25       		.uleb128 0x25
 5013 0023 F7       		.byte	0xf7
 5014 0024 2C       		.uleb128 0x2c
 5015 0025 9F       		.byte	0x9f
 5016 0026 00000000 		.4byte	0
 5017 002a 00000000 		.4byte	0
 5018              	.LLST16:
 5019 002e 96020000 		.4byte	.LVL76-.Ltext0
 5020 0032 B6020000 		.4byte	.LVL82-.Ltext0
 5021 0036 0600     		.2byte	0x6
 5022 0038 03       		.byte	0x3
 5023 0039 00000000 		.4byte	gyro_orientation
 5024 003d 9F       		.byte	0x9f
 5025 003e 00000000 		.4byte	0
 5026 0042 00000000 		.4byte	0
 5027              	.LLST17:
 5028 0046 A0020000 		.4byte	.LVL78-.Ltext0
 5029 004a A8020000 		.4byte	.LVL80-.Ltext0
 5030 004e 0100     		.2byte	0x1
 5031 0050 55       		.byte	0x55
 5032 0051 A8020000 		.4byte	.LVL80-.Ltext0
 5033 0055 B6020000 		.4byte	.LVL82-.Ltext0
 5034 0059 0800     		.2byte	0x8
 5035 005b 76       		.byte	0x76
 5036 005c 00       		.sleb128 0
 5037 005d 33       		.byte	0x33
 5038 005e 24       		.byte	0x24
 5039 005f 75       		.byte	0x75
 5040 0060 00       		.sleb128 0
 5041 0061 21       		.byte	0x21
 5042 0062 9F       		.byte	0x9f
 5043 0063 00000000 		.4byte	0
 5044 0067 00000000 		.4byte	0
 5045              	.LLST18:
 5046 006b D8020000 		.4byte	.LVL86-.Ltext0
 5047 006f DC020000 		.4byte	.LVL87-.Ltext0
 5048 0073 0100     		.2byte	0x1
 5049 0075 50       		.byte	0x50
 5050 0076 26030000 		.4byte	.LVL97-.Ltext0
 5051 007a 28030000 		.4byte	.LVL98-.Ltext0
 5052 007e 0100     		.2byte	0x1
 5053 0080 50       		.byte	0x50
 5054 0081 00000000 		.4byte	0
 5055 0085 00000000 		.4byte	0
 5056              	.LLST15:
 5057 0089 F0010000 		.4byte	.LVL60-.Ltext0
 5058 008d FA010000 		.4byte	.LVL61-.Ltext0
 5059 0091 0100     		.2byte	0x1
 5060 0093 50       		.byte	0x50
 5061 0094 FA010000 		.4byte	.LVL61-.Ltext0
ARM GAS  /tmp/cc0Ev5BU.s 			page 133


 5062 0098 00020000 		.4byte	.LFE75-.Ltext0
 5063 009c 0400     		.2byte	0x4
 5064 009e F3       		.byte	0xf3
 5065 009f 01       		.uleb128 0x1
 5066 00a0 50       		.byte	0x50
 5067 00a1 9F       		.byte	0x9f
 5068 00a2 00000000 		.4byte	0
 5069 00a6 00000000 		.4byte	0
 5070              	.LLST14:
 5071 00aa E0010000 		.4byte	.LVL57-.Ltext0
 5072 00ae EA010000 		.4byte	.LVL58-.Ltext0
 5073 00b2 0100     		.2byte	0x1
 5074 00b4 50       		.byte	0x50
 5075 00b5 EA010000 		.4byte	.LVL58-.Ltext0
 5076 00b9 F0010000 		.4byte	.LFE74-.Ltext0
 5077 00bd 0400     		.2byte	0x4
 5078 00bf F3       		.byte	0xf3
 5079 00c0 01       		.uleb128 0x1
 5080 00c1 50       		.byte	0x50
 5081 00c2 9F       		.byte	0x9f
 5082 00c3 00000000 		.4byte	0
 5083 00c7 00000000 		.4byte	0
 5084              	.LLST13:
 5085 00cb A4010000 		.4byte	.LVL52-.Ltext0
 5086 00cf AE010000 		.4byte	.LVL53-.Ltext0
 5087 00d3 0100     		.2byte	0x1
 5088 00d5 50       		.byte	0x50
 5089 00d6 AE010000 		.4byte	.LVL53-.Ltext0
 5090 00da B4010000 		.4byte	.LFE71-.Ltext0
 5091 00de 0400     		.2byte	0x4
 5092 00e0 F3       		.byte	0xf3
 5093 00e1 01       		.uleb128 0x1
 5094 00e2 50       		.byte	0x50
 5095 00e3 9F       		.byte	0x9f
 5096 00e4 00000000 		.4byte	0
 5097 00e8 00000000 		.4byte	0
 5098              	.LLST12:
 5099 00ec 8C010000 		.4byte	.LVL49-.Ltext0
 5100 00f0 9A010000 		.4byte	.LVL50-.Ltext0
 5101 00f4 0100     		.2byte	0x1
 5102 00f6 50       		.byte	0x50
 5103 00f7 9A010000 		.4byte	.LVL50-.Ltext0
 5104 00fb A4010000 		.4byte	.LFE70-.Ltext0
 5105 00ff 0400     		.2byte	0x4
 5106 0101 F3       		.byte	0xf3
 5107 0102 01       		.uleb128 0x1
 5108 0103 50       		.byte	0x50
 5109 0104 9F       		.byte	0x9f
 5110 0105 00000000 		.4byte	0
 5111 0109 00000000 		.4byte	0
 5112              	.LLST11:
 5113 010d 74010000 		.4byte	.LVL46-.Ltext0
 5114 0111 82010000 		.4byte	.LVL47-.Ltext0
 5115 0115 0100     		.2byte	0x1
 5116 0117 50       		.byte	0x50
 5117 0118 82010000 		.4byte	.LVL47-.Ltext0
 5118 011c 8C010000 		.4byte	.LFE69-.Ltext0
ARM GAS  /tmp/cc0Ev5BU.s 			page 134


 5119 0120 0400     		.2byte	0x4
 5120 0122 F3       		.byte	0xf3
 5121 0123 01       		.uleb128 0x1
 5122 0124 50       		.byte	0x50
 5123 0125 9F       		.byte	0x9f
 5124 0126 00000000 		.4byte	0
 5125 012a 00000000 		.4byte	0
 5126              	.LLST10:
 5127 012e 5C010000 		.4byte	.LVL43-.Ltext0
 5128 0132 6A010000 		.4byte	.LVL44-.Ltext0
 5129 0136 0100     		.2byte	0x1
 5130 0138 50       		.byte	0x50
 5131 0139 6A010000 		.4byte	.LVL44-.Ltext0
 5132 013d 74010000 		.4byte	.LFE68-.Ltext0
 5133 0141 0400     		.2byte	0x4
 5134 0143 F3       		.byte	0xf3
 5135 0144 01       		.uleb128 0x1
 5136 0145 50       		.byte	0x50
 5137 0146 9F       		.byte	0x9f
 5138 0147 00000000 		.4byte	0
 5139 014b 00000000 		.4byte	0
 5140              	.LLST2:
 5141 014f 38000000 		.4byte	.LVL12-.Ltext0
 5142 0153 A0000000 		.4byte	.LVL20-.Ltext0
 5143 0157 0100     		.2byte	0x1
 5144 0159 50       		.byte	0x50
 5145 015a A0000000 		.4byte	.LVL20-.Ltext0
 5146 015e 5C010000 		.4byte	.LFE67-.Ltext0
 5147 0162 0500     		.2byte	0x5
 5148 0164 03       		.byte	0x3
 5149 0165 12000000 		.4byte	MPU6050_FIFO+18
 5150 0169 00000000 		.4byte	0
 5151 016d 00000000 		.4byte	0
 5152              	.LLST3:
 5153 0171 38000000 		.4byte	.LVL12-.Ltext0
 5154 0175 8C000000 		.4byte	.LVL17-.Ltext0
 5155 0179 0100     		.2byte	0x1
 5156 017b 51       		.byte	0x51
 5157 017c 8C000000 		.4byte	.LVL17-.Ltext0
 5158 0180 5C010000 		.4byte	.LFE67-.Ltext0
 5159 0184 0500     		.2byte	0x5
 5160 0186 03       		.byte	0x3
 5161 0187 28000000 		.4byte	MPU6050_FIFO+40
 5162 018b 00000000 		.4byte	0
 5163 018f 00000000 		.4byte	0
 5164              	.LLST4:
 5165 0193 38000000 		.4byte	.LVL12-.Ltext0
 5166 0197 8E000000 		.4byte	.LVL18-.Ltext0
 5167 019b 0100     		.2byte	0x1
 5168 019d 52       		.byte	0x52
 5169 019e 8E000000 		.4byte	.LVL18-.Ltext0
 5170 01a2 5C010000 		.4byte	.LFE67-.Ltext0
 5171 01a6 0500     		.2byte	0x5
 5172 01a8 03       		.byte	0x3
 5173 01a9 3E000000 		.4byte	MPU6050_FIFO+62
 5174 01ad 00000000 		.4byte	0
 5175 01b1 00000000 		.4byte	0
ARM GAS  /tmp/cc0Ev5BU.s 			page 135


 5176              	.LLST5:
 5177 01b5 38000000 		.4byte	.LVL12-.Ltext0
 5178 01b9 7C000000 		.4byte	.LVL15-.Ltext0
 5179 01bd 0100     		.2byte	0x1
 5180 01bf 53       		.byte	0x53
 5181 01c0 7C000000 		.4byte	.LVL15-.Ltext0
 5182 01c4 5C010000 		.4byte	.LFE67-.Ltext0
 5183 01c8 0500     		.2byte	0x5
 5184 01ca 03       		.byte	0x3
 5185 01cb 54000000 		.4byte	MPU6050_FIFO+84
 5186 01cf 00000000 		.4byte	0
 5187 01d3 00000000 		.4byte	0
 5188              	.LLST6:
 5189 01d7 38000000 		.4byte	.LVL12-.Ltext0
 5190 01db 52010000 		.4byte	.LVL42-.Ltext0
 5191 01df 0200     		.2byte	0x2
 5192 01e1 91       		.byte	0x91
 5193 01e2 00       		.sleb128 0
 5194 01e3 52010000 		.4byte	.LVL42-.Ltext0
 5195 01e7 5C010000 		.4byte	.LFE67-.Ltext0
 5196 01eb 0200     		.2byte	0x2
 5197 01ed 7D       		.byte	0x7d
 5198 01ee 00       		.sleb128 0
 5199 01ef 00000000 		.4byte	0
 5200 01f3 00000000 		.4byte	0
 5201              	.LLST7:
 5202 01f7 38000000 		.4byte	.LVL12-.Ltext0
 5203 01fb 52010000 		.4byte	.LVL42-.Ltext0
 5204 01ff 0200     		.2byte	0x2
 5205 0201 91       		.byte	0x91
 5206 0202 04       		.sleb128 4
 5207 0203 52010000 		.4byte	.LVL42-.Ltext0
 5208 0207 5C010000 		.4byte	.LFE67-.Ltext0
 5209 020b 0200     		.2byte	0x2
 5210 020d 7D       		.byte	0x7d
 5211 020e 04       		.sleb128 4
 5212 020f 00000000 		.4byte	0
 5213 0213 00000000 		.4byte	0
 5214              	.LLST8:
 5215 0217 3A000000 		.4byte	.LVL13-.Ltext0
 5216 021b 42000000 		.4byte	.LVL14-.Ltext0
 5217 021f 0200     		.2byte	0x2
 5218 0221 31       		.byte	0x31
 5219 0222 9F       		.byte	0x9f
 5220 0223 88000000 		.4byte	.LVL16-.Ltext0
 5221 0227 8E000000 		.4byte	.LVL18-.Ltext0
 5222 022b 0200     		.2byte	0x2
 5223 022d 30       		.byte	0x30
 5224 022e 9F       		.byte	0x9f
 5225 022f A8000000 		.4byte	.LVL22-.Ltext0
 5226 0233 AC000000 		.4byte	.LVL23-.Ltext0
 5227 0237 0200     		.2byte	0x2
 5228 0239 30       		.byte	0x30
 5229 023a 9F       		.byte	0x9f
 5230 023b CA000000 		.4byte	.LVL26-.Ltext0
 5231 023f CE000000 		.4byte	.LVL27-.Ltext0
 5232 0243 0200     		.2byte	0x2
ARM GAS  /tmp/cc0Ev5BU.s 			page 136


 5233 0245 30       		.byte	0x30
 5234 0246 9F       		.byte	0x9f
 5235 0247 EC000000 		.4byte	.LVL30-.Ltext0
 5236 024b F0000000 		.4byte	.LVL31-.Ltext0
 5237 024f 0200     		.2byte	0x2
 5238 0251 30       		.byte	0x30
 5239 0252 9F       		.byte	0x9f
 5240 0253 0E010000 		.4byte	.LVL34-.Ltext0
 5241 0257 12010000 		.4byte	.LVL35-.Ltext0
 5242 025b 0200     		.2byte	0x2
 5243 025d 30       		.byte	0x30
 5244 025e 9F       		.byte	0x9f
 5245 025f 30010000 		.4byte	.LVL38-.Ltext0
 5246 0263 34010000 		.4byte	.LVL39-.Ltext0
 5247 0267 0200     		.2byte	0x2
 5248 0269 30       		.byte	0x30
 5249 026a 9F       		.byte	0x9f
 5250 026b 00000000 		.4byte	0
 5251 026f 00000000 		.4byte	0
 5252              	.LLST9:
 5253 0273 3A000000 		.4byte	.LVL13-.Ltext0
 5254 0277 8E000000 		.4byte	.LVL18-.Ltext0
 5255 027b 0200     		.2byte	0x2
 5256 027d 30       		.byte	0x30
 5257 027e 9F       		.byte	0x9f
 5258 027f 8E000000 		.4byte	.LVL18-.Ltext0
 5259 0283 A2000000 		.4byte	.LVL21-.Ltext0
 5260 0287 0100     		.2byte	0x1
 5261 0289 53       		.byte	0x53
 5262 028a A8000000 		.4byte	.LVL22-.Ltext0
 5263 028e AC000000 		.4byte	.LVL23-.Ltext0
 5264 0292 0200     		.2byte	0x2
 5265 0294 30       		.byte	0x30
 5266 0295 9F       		.byte	0x9f
 5267 0296 AC000000 		.4byte	.LVL23-.Ltext0
 5268 029a C0000000 		.4byte	.LVL25-.Ltext0
 5269 029e 0100     		.2byte	0x1
 5270 02a0 53       		.byte	0x53
 5271 02a1 CA000000 		.4byte	.LVL26-.Ltext0
 5272 02a5 CE000000 		.4byte	.LVL27-.Ltext0
 5273 02a9 0200     		.2byte	0x2
 5274 02ab 30       		.byte	0x30
 5275 02ac 9F       		.byte	0x9f
 5276 02ad CE000000 		.4byte	.LVL27-.Ltext0
 5277 02b1 E2000000 		.4byte	.LVL29-.Ltext0
 5278 02b5 0100     		.2byte	0x1
 5279 02b7 52       		.byte	0x52
 5280 02b8 EC000000 		.4byte	.LVL30-.Ltext0
 5281 02bc F0000000 		.4byte	.LVL31-.Ltext0
 5282 02c0 0200     		.2byte	0x2
 5283 02c2 30       		.byte	0x30
 5284 02c3 9F       		.byte	0x9f
 5285 02c4 F0000000 		.4byte	.LVL31-.Ltext0
 5286 02c8 04010000 		.4byte	.LVL33-.Ltext0
 5287 02cc 0100     		.2byte	0x1
 5288 02ce 52       		.byte	0x52
 5289 02cf 0E010000 		.4byte	.LVL34-.Ltext0
ARM GAS  /tmp/cc0Ev5BU.s 			page 137


 5290 02d3 12010000 		.4byte	.LVL35-.Ltext0
 5291 02d7 0200     		.2byte	0x2
 5292 02d9 30       		.byte	0x30
 5293 02da 9F       		.byte	0x9f
 5294 02db 12010000 		.4byte	.LVL35-.Ltext0
 5295 02df 26010000 		.4byte	.LVL37-.Ltext0
 5296 02e3 0100     		.2byte	0x1
 5297 02e5 52       		.byte	0x52
 5298 02e6 30010000 		.4byte	.LVL38-.Ltext0
 5299 02ea 34010000 		.4byte	.LVL39-.Ltext0
 5300 02ee 0200     		.2byte	0x2
 5301 02f0 30       		.byte	0x30
 5302 02f1 9F       		.byte	0x9f
 5303 02f2 34010000 		.4byte	.LVL39-.Ltext0
 5304 02f6 46010000 		.4byte	.LVL41-.Ltext0
 5305 02fa 0100     		.2byte	0x1
 5306 02fc 52       		.byte	0x52
 5307 02fd 00000000 		.4byte	0
 5308 0301 00000000 		.4byte	0
 5309              	.LLST0:
 5310 0305 00000000 		.4byte	.LVL0-.Ltext0
 5311 0309 0A000000 		.4byte	.LVL1-.Ltext0
 5312 030d 0100     		.2byte	0x1
 5313 030f 50       		.byte	0x50
 5314 0310 0A000000 		.4byte	.LVL1-.Ltext0
 5315 0314 0C000000 		.4byte	.LVL2-.Ltext0
 5316 0318 0400     		.2byte	0x4
 5317 031a F3       		.byte	0xf3
 5318 031b 01       		.uleb128 0x1
 5319 031c 50       		.byte	0x50
 5320 031d 9F       		.byte	0x9f
 5321 031e 0C000000 		.4byte	.LVL2-.Ltext0
 5322 0322 18000000 		.4byte	.LVL3-.Ltext0
 5323 0326 0100     		.2byte	0x1
 5324 0328 50       		.byte	0x50
 5325 0329 18000000 		.4byte	.LVL3-.Ltext0
 5326 032d 1A000000 		.4byte	.LVL4-.Ltext0
 5327 0331 0400     		.2byte	0x4
 5328 0333 F3       		.byte	0xf3
 5329 0334 01       		.uleb128 0x1
 5330 0335 50       		.byte	0x50
 5331 0336 9F       		.byte	0x9f
 5332 0337 1A000000 		.4byte	.LVL4-.Ltext0
 5333 033b 26000000 		.4byte	.LVL5-.Ltext0
 5334 033f 0100     		.2byte	0x1
 5335 0341 50       		.byte	0x50
 5336 0342 26000000 		.4byte	.LVL5-.Ltext0
 5337 0346 28000000 		.4byte	.LVL6-.Ltext0
 5338 034a 0400     		.2byte	0x4
 5339 034c F3       		.byte	0xf3
 5340 034d 01       		.uleb128 0x1
 5341 034e 50       		.byte	0x50
 5342 034f 9F       		.byte	0x9f
 5343 0350 28000000 		.4byte	.LVL6-.Ltext0
 5344 0354 2C000000 		.4byte	.LVL7-.Ltext0
 5345 0358 0100     		.2byte	0x1
 5346 035a 50       		.byte	0x50
ARM GAS  /tmp/cc0Ev5BU.s 			page 138


 5347 035b 2C000000 		.4byte	.LVL7-.Ltext0
 5348 035f 30000000 		.4byte	.LVL8-.Ltext0
 5349 0363 0400     		.2byte	0x4
 5350 0365 F3       		.byte	0xf3
 5351 0366 01       		.uleb128 0x1
 5352 0367 50       		.byte	0x50
 5353 0368 9F       		.byte	0x9f
 5354 0369 30000000 		.4byte	.LVL8-.Ltext0
 5355 036d 32000000 		.4byte	.LVL9-.Ltext0
 5356 0371 0100     		.2byte	0x1
 5357 0373 50       		.byte	0x50
 5358 0374 32000000 		.4byte	.LVL9-.Ltext0
 5359 0378 34000000 		.4byte	.LVL10-.Ltext0
 5360 037c 0400     		.2byte	0x4
 5361 037e F3       		.byte	0xf3
 5362 037f 01       		.uleb128 0x1
 5363 0380 50       		.byte	0x50
 5364 0381 9F       		.byte	0x9f
 5365 0382 34000000 		.4byte	.LVL10-.Ltext0
 5366 0386 36000000 		.4byte	.LVL11-.Ltext0
 5367 038a 0100     		.2byte	0x1
 5368 038c 50       		.byte	0x50
 5369 038d 36000000 		.4byte	.LVL11-.Ltext0
 5370 0391 38000000 		.4byte	.LFE64-.Ltext0
 5371 0395 0400     		.2byte	0x4
 5372 0397 F3       		.byte	0xf3
 5373 0398 01       		.uleb128 0x1
 5374 0399 50       		.byte	0x50
 5375 039a 9F       		.byte	0x9f
 5376 039b 00000000 		.4byte	0
 5377 039f 00000000 		.4byte	0
 5378              	.LLST1:
 5379 03a3 26000000 		.4byte	.LVL5-.Ltext0
 5380 03a7 28000000 		.4byte	.LVL6-.Ltext0
 5381 03ab 0100     		.2byte	0x1
 5382 03ad 50       		.byte	0x50
 5383 03ae 00000000 		.4byte	0
 5384 03b2 00000000 		.4byte	0
 5385              		.section	.debug_aranges,"",%progbits
 5386 0000 1C000000 		.4byte	0x1c
 5387 0004 0200     		.2byte	0x2
 5388 0006 00000000 		.4byte	.Ldebug_info0
 5389 000a 04       		.byte	0x4
 5390 000b 00       		.byte	0
 5391 000c 0000     		.2byte	0
 5392 000e 0000     		.2byte	0
 5393 0010 00000000 		.4byte	.Ltext0
 5394 0014 18050000 		.4byte	.Letext0-.Ltext0
 5395 0018 00000000 		.4byte	0
 5396 001c 00000000 		.4byte	0
 5397              		.section	.debug_ranges,"",%progbits
 5398              	.Ldebug_ranges0:
 5399 0000 D0020000 		.4byte	.LBB31-.Ltext0
 5400 0004 DC020000 		.4byte	.LBE31-.Ltext0
 5401 0008 26030000 		.4byte	.LBB35-.Ltext0
 5402 000c CC030000 		.4byte	.LBE35-.Ltext0
 5403 0010 00000000 		.4byte	0
ARM GAS  /tmp/cc0Ev5BU.s 			page 139


 5404 0014 00000000 		.4byte	0
 5405              		.section	.debug_line,"",%progbits
 5406              	.Ldebug_line0:
 5407 0000 8D030000 		.section	.debug_str,"MS",%progbits,1
 5407      02005D02 
 5407      00000201 
 5407      FB0E0D00 
 5407      01010101 
 5408              	.LASF220:
 5409 0000 64726976 		.ascii	"drivers/MPU6050.c\000"
 5409      6572732F 
 5409      4D505536 
 5409      3035302E 
 5409      6300
 5410              	.LASF21:
 5411 0012 73697A65 		.ascii	"sizetype\000"
 5411      74797065 
 5411      00
 5412              	.LASF47:
 5413 001b 5F5F7661 		.ascii	"__value\000"
 5413      6C756500 
 5414              	.LASF204:
 5415 0023 646D705F 		.ascii	"dmp_set_accel_bias\000"
 5415      7365745F 
 5415      61636365 
 5415      6C5F6269 
 5415      617300
 5416              	.LASF115:
 5417 0036 5F5F7366 		.ascii	"__sf\000"
 5417      00
 5418              	.LASF189:
 5419 003b 736F7572 		.ascii	"source\000"
 5419      636500
 5420              	.LASF82:
 5421 0042 5F726561 		.ascii	"_read\000"
 5421      6400
 5422              	.LASF202:
 5423 0048 646D705F 		.ascii	"dmp_set_gyro_bias\000"
 5423      7365745F 
 5423      6779726F 
 5423      5F626961 
 5423      7300
 5424              	.LASF83:
 5425 005a 5F777269 		.ascii	"_write\000"
 5425      746500
 5426              	.LASF19:
 5427 0061 696E7433 		.ascii	"int32_t\000"
 5427      325F7400 
 5428              	.LASF127:
 5429 0069 5F617363 		.ascii	"_asctime_buf\000"
 5429      74696D65 
 5429      5F627566 
 5429      00
 5430              	.LASF109:
 5431 0076 5F637674 		.ascii	"_cvtlen\000"
 5431      6C656E00 
 5432              	.LASF146:
ARM GAS  /tmp/cc0Ev5BU.s 			page 140


 5433 007e 5F756E75 		.ascii	"_unused\000"
 5433      73656400 
 5434              	.LASF56:
 5435 0086 5F5F746D 		.ascii	"__tm\000"
 5435      00
 5436              	.LASF142:
 5437 008b 5F776373 		.ascii	"_wcsrtombs_state\000"
 5437      72746F6D 
 5437      62735F73 
 5437      74617465 
 5437      00
 5438              	.LASF87:
 5439 009c 5F6E6275 		.ascii	"_nbuf\000"
 5439      6600
 5440              	.LASF57:
 5441 00a2 5F5F746D 		.ascii	"__tm_sec\000"
 5441      5F736563 
 5441      00
 5442              	.LASF135:
 5443 00ab 5F6C3634 		.ascii	"_l64a_buf\000"
 5443      615F6275 
 5443      6600
 5444              	.LASF24:
 5445 00b5 56544F52 		.ascii	"VTOR\000"
 5445      00
 5446              	.LASF187:
 5447 00ba 4D505536 		.ascii	"MPU6050_setFullScaleGyroRange\000"
 5447      3035305F 
 5447      73657446 
 5447      756C6C53 
 5447      63616C65 
 5448              	.LASF91:
 5449 00d8 5F6C6F63 		.ascii	"_lock\000"
 5449      6B00
 5450              	.LASF226:
 5451 00de 70757473 		.ascii	"puts\000"
 5451      00
 5452              	.LASF221:
 5453 00e3 2F686F6D 		.ascii	"/home/enbin/Documents/code/STM/stm32-quadrocopter\000"
 5453      652F656E 
 5453      62696E2F 
 5453      446F6375 
 5453      6D656E74 
 5454              	.LASF123:
 5455 0115 5F6D756C 		.ascii	"_mult\000"
 5455      7400
 5456              	.LASF178:
 5457 011b 4D505536 		.ascii	"MPU6050_setI2CBypassEnabled\000"
 5457      3035305F 
 5457      73657449 
 5457      32434279 
 5457      70617373 
 5458              	.LASF182:
 5459 0137 4D505536 		.ascii	"MPU6050_testConnection\000"
 5459      3035305F 
 5459      74657374 
 5459      436F6E6E 
ARM GAS  /tmp/cc0Ev5BU.s 			page 141


 5459      65637469 
 5460              	.LASF44:
 5461 014e 5F5F7763 		.ascii	"__wch\000"
 5461      6800
 5462              	.LASF4:
 5463 0154 5F5F7569 		.ascii	"__uint8_t\000"
 5463      6E74385F 
 5463      7400
 5464              	.LASF79:
 5465 015e 5F66696C 		.ascii	"_file\000"
 5465      6500
 5466              	.LASF191:
 5467 0164 72657375 		.ascii	"result\000"
 5467      6C7400
 5468              	.LASF66:
 5469 016b 5F6F6E5F 		.ascii	"_on_exit_args\000"
 5469      65786974 
 5469      5F617267 
 5469      7300
 5470              	.LASF157:
 5471 0179 5F737973 		.ascii	"_sys_nerr\000"
 5471      5F6E6572 
 5471      7200
 5472              	.LASF25:
 5473 0183 41495243 		.ascii	"AIRCR\000"
 5473      5200
 5474              	.LASF162:
 5475 0189 477A5F6F 		.ascii	"Gz_offset\000"
 5475      66667365 
 5475      7400
 5476              	.LASF214:
 5477 0193 646D705F 		.ascii	"dmp_set_fifo_rate\000"
 5477      7365745F 
 5477      6669666F 
 5477      5F726174 
 5477      6500
 5478              	.LASF138:
 5479 01a5 5F6D6272 		.ascii	"_mbrlen_state\000"
 5479      6C656E5F 
 5479      73746174 
 5479      6500
 5480              	.LASF10:
 5481 01b3 6C6F6E67 		.ascii	"long int\000"
 5481      20696E74 
 5481      00
 5482              	.LASF147:
 5483 01bc 5F696D70 		.ascii	"_impure_ptr\000"
 5483      7572655F 
 5483      70747200 
 5484              	.LASF106:
 5485 01c8 5F726573 		.ascii	"_result_k\000"
 5485      756C745F 
 5485      6B00
 5486              	.LASF76:
 5487 01d2 5F73697A 		.ascii	"_size\000"
 5487      6500
 5488              	.LASF22:
ARM GAS  /tmp/cc0Ev5BU.s 			page 142


 5489 01d8 43505549 		.ascii	"CPUID\000"
 5489      4400
 5490              	.LASF128:
 5491 01de 5F6C6F63 		.ascii	"_localtime_buf\000"
 5491      616C7469 
 5491      6D655F62 
 5491      756600
 5492              	.LASF183:
 5493 01ed 4D505536 		.ascii	"MPU6050_getDeviceID\000"
 5493      3035305F 
 5493      67657444 
 5493      65766963 
 5493      65494400 
 5494              	.LASF8:
 5495 0201 73686F72 		.ascii	"short unsigned int\000"
 5495      7420756E 
 5495      7369676E 
 5495      65642069 
 5495      6E7400
 5496              	.LASF179:
 5497 0214 4D505536 		.ascii	"MPU6050_setI2CMasterModeEnabled\000"
 5497      3035305F 
 5497      73657449 
 5497      32434D61 
 5497      73746572 
 5498              	.LASF61:
 5499 0234 5F5F746D 		.ascii	"__tm_mon\000"
 5499      5F6D6F6E 
 5499      00
 5500              	.LASF190:
 5501 023d 4D505536 		.ascii	"MPU6050_newValues\000"
 5501      3035305F 
 5501      6E657756 
 5501      616C7565 
 5501      7300
 5502              	.LASF197:
 5503 024f 5F5F4E4F 		.ascii	"__NOP\000"
 5503      5000
 5504              	.LASF208:
 5505 0255 6D70755F 		.ascii	"mpu_set_sensors\000"
 5505      7365745F 
 5505      73656E73 
 5505      6F727300 
 5506              	.LASF101:
 5507 0265 5F637572 		.ascii	"_current_category\000"
 5507      72656E74 
 5507      5F636174 
 5507      65676F72 
 5507      7900
 5508              	.LASF23:
 5509 0277 49435352 		.ascii	"ICSR\000"
 5509      00
 5510              	.LASF125:
 5511 027c 5F756E75 		.ascii	"_unused_rand\000"
 5511      7365645F 
 5511      72616E64 
 5511      00
ARM GAS  /tmp/cc0Ev5BU.s 			page 143


 5512              	.LASF2:
 5513 0289 7369676E 		.ascii	"signed char\000"
 5513      65642063 
 5513      68617200 
 5514              	.LASF16:
 5515 0295 75696E74 		.ascii	"uint8_t\000"
 5515      385F7400 
 5516              	.LASF184:
 5517 029d 4D505536 		.ascii	"MPU6050_setSleepEnabled\000"
 5517      3035305F 
 5517      73657453 
 5517      6C656570 
 5517      456E6162 
 5518              	.LASF195:
 5519 02b5 4E564943 		.ascii	"NVIC_SystemReset\000"
 5519      5F537973 
 5519      74656D52 
 5519      65736574 
 5519      00
 5520              	.LASF35:
 5521 02c6 52455345 		.ascii	"RESERVED0\000"
 5521      52564544 
 5521      3000
 5522              	.LASF3:
 5523 02d0 756E7369 		.ascii	"unsigned char\000"
 5523      676E6564 
 5523      20636861 
 5523      7200
 5524              	.LASF213:
 5525 02de 646D705F 		.ascii	"dmp_enable_feature\000"
 5525      656E6162 
 5525      6C655F66 
 5525      65617475 
 5525      726500
 5526              	.LASF174:
 5527 02f1 52656164 		.ascii	"Read_DMP\000"
 5527      5F444D50 
 5527      00
 5528              	.LASF94:
 5529 02fa 5F726565 		.ascii	"_reent\000"
 5529      6E7400
 5530              	.LASF148:
 5531 0301 5F676C6F 		.ascii	"_global_impure_ptr\000"
 5531      62616C5F 
 5531      696D7075 
 5531      72655F70 
 5531      747200
 5532              	.LASF223:
 5533 0314 72756E5F 		.ascii	"run_self_test\000"
 5533      73656C66 
 5533      5F746573 
 5533      7400
 5534              	.LASF185:
 5535 0322 4D505536 		.ascii	"MPU6050_setFullScaleAccelRange\000"
 5535      3035305F 
 5535      73657446 
 5535      756C6C53 
ARM GAS  /tmp/cc0Ev5BU.s 			page 144


 5535      63616C65 
 5536              	.LASF116:
 5537 0341 63686172 		.ascii	"char\000"
 5537      00
 5538              	.LASF73:
 5539 0346 5F666E73 		.ascii	"_fns\000"
 5539      00
 5540              	.LASF158:
 5541 034b 6779726F 		.ascii	"gyro\000"
 5541      00
 5542              	.LASF37:
 5543 0350 5343425F 		.ascii	"SCB_Type\000"
 5543      54797065 
 5543      00
 5544              	.LASF85:
 5545 0359 5F636C6F 		.ascii	"_close\000"
 5545      736500
 5546              	.LASF219:
 5547 0360 474E5520 		.ascii	"GNU C89 6.1.1 20160526 -mcpu=cortex-m3 -mthumb -mfl"
 5547      43383920 
 5547      362E312E 
 5547      31203230 
 5547      31363035 
 5548 0393 6F61742D 		.ascii	"oat-abi=soft -g -O1 -std=gnu90 -fno-common -fno-mat"
 5548      6162693D 
 5548      736F6674 
 5548      202D6720 
 5548      2D4F3120 
 5549 03c6 682D6572 		.ascii	"h-errno\000"
 5549      726E6F00 
 5550              	.LASF29:
 5551 03ce 44465352 		.ascii	"DFSR\000"
 5551      00
 5552              	.LASF215:
 5553 03d3 6D70755F 		.ascii	"mpu_set_dmp_state\000"
 5553      7365745F 
 5553      646D705F 
 5553      73746174 
 5553      6500
 5554              	.LASF172:
 5555 03e5 6D6F7265 		.ascii	"more\000"
 5555      00
 5556              	.LASF7:
 5557 03ea 5F5F7569 		.ascii	"__uint16_t\000"
 5557      6E743136 
 5557      5F7400
 5558              	.LASF196:
 5559 03f5 5F5F4453 		.ascii	"__DSB\000"
 5559      4200
 5560              	.LASF96:
 5561 03fb 5F737464 		.ascii	"_stdin\000"
 5561      696E00
 5562              	.LASF28:
 5563 0402 48465352 		.ascii	"HFSR\000"
 5563      00
 5564              	.LASF211:
 5565 0407 646D705F 		.ascii	"dmp_load_motion_driver_firmware\000"
ARM GAS  /tmp/cc0Ev5BU.s 			page 145


 5565      6C6F6164 
 5565      5F6D6F74 
 5565      696F6E5F 
 5565      64726976 
 5566              	.LASF165:
 5567 0427 69506974 		.ascii	"iPitch\000"
 5567      636800
 5568              	.LASF26:
 5569 042e 53484353 		.ascii	"SHCSR\000"
 5569      5200
 5570              	.LASF171:
 5571 0434 73656E73 		.ascii	"sensor_timestamp\000"
 5571      6F725F74 
 5571      696D6573 
 5571      74616D70 
 5571      00
 5572              	.LASF198:
 5573 0445 4932435F 		.ascii	"I2C_ReadOneByte\000"
 5573      52656164 
 5573      4F6E6542 
 5573      79746500 
 5574              	.LASF167:
 5575 0455 62756666 		.ascii	"buffer\000"
 5575      657200
 5576              	.LASF81:
 5577 045c 5F636F6F 		.ascii	"_cookie\000"
 5577      6B696500 
 5578              	.LASF54:
 5579 0464 5F776473 		.ascii	"_wds\000"
 5579      00
 5580              	.LASF113:
 5581 0469 5F736967 		.ascii	"_sig_func\000"
 5581      5F66756E 
 5581      6300
 5582              	.LASF89:
 5583 0473 5F6F6666 		.ascii	"_offset\000"
 5583      73657400 
 5584              	.LASF212:
 5585 047b 646D705F 		.ascii	"dmp_set_orientation\000"
 5585      7365745F 
 5585      6F726965 
 5585      6E746174 
 5585      696F6E00 
 5586              	.LASF110:
 5587 048f 5F637674 		.ascii	"_cvtbuf\000"
 5587      62756600 
 5588              	.LASF180:
 5589 0497 656E6162 		.ascii	"enabled\000"
 5589      6C656400 
 5590              	.LASF155:
 5591 049f 5F5F6664 		.ascii	"__fdlib_version\000"
 5591      6C69625F 
 5591      76657273 
 5591      696F6E00 
 5592              	.LASF107:
 5593 04af 5F703573 		.ascii	"_p5s\000"
 5593      00
ARM GAS  /tmp/cc0Ev5BU.s 			page 146


 5594              	.LASF12:
 5595 04b4 6C6F6E67 		.ascii	"long unsigned int\000"
 5595      20756E73 
 5595      69676E65 
 5595      6420696E 
 5595      7400
 5596              	.LASF77:
 5597 04c6 5F5F7346 		.ascii	"__sFILE\000"
 5597      494C4500 
 5598              	.LASF103:
 5599 04ce 5F5F7364 		.ascii	"__sdidinit\000"
 5599      6964696E 
 5599      697400
 5600              	.LASF93:
 5601 04d9 5F666C61 		.ascii	"_flags2\000"
 5601      67733200 
 5602              	.LASF39:
 5603 04e1 53797374 		.ascii	"SystemCoreClock\000"
 5603      656D436F 
 5603      7265436C 
 5603      6F636B00 
 5604              	.LASF40:
 5605 04f1 5F4C4F43 		.ascii	"_LOCK_RECURSIVE_T\000"
 5605      4B5F5245 
 5605      43555253 
 5605      4956455F 
 5605      5400
 5606              	.LASF95:
 5607 0503 5F657272 		.ascii	"_errno\000"
 5607      6E6F00
 5608              	.LASF163:
 5609 050a 41636331 		.ascii	"Acc1G_Values\000"
 5609      475F5661 
 5609      6C756573 
 5609      00
 5610              	.LASF136:
 5611 0517 5F736967 		.ascii	"_signal_buf\000"
 5611      6E616C5F 
 5611      62756600 
 5612              	.LASF55:
 5613 0523 5F426967 		.ascii	"_Bigint\000"
 5613      696E7400 
 5614              	.LASF52:
 5615 052b 5F6D6178 		.ascii	"_maxwds\000"
 5615      77647300 
 5616              	.LASF104:
 5617 0533 5F5F636C 		.ascii	"__cleanup\000"
 5617      65616E75 
 5617      7000
 5618              	.LASF112:
 5619 053d 5F617465 		.ascii	"_atexit0\000"
 5619      78697430 
 5619      00
 5620              	.LASF170:
 5621 0546 54656D70 		.ascii	"Temp\000"
 5621      00
 5622              	.LASF152:
ARM GAS  /tmp/cc0Ev5BU.s 			page 147


 5623 054b 5F5F6664 		.ascii	"__fdlibm_svid\000"
 5623      6C69626D 
 5623      5F737669 
 5623      6400
 5624              	.LASF11:
 5625 0559 5F5F7569 		.ascii	"__uint32_t\000"
 5625      6E743332 
 5625      5F7400
 5626              	.LASF100:
 5627 0564 5F656D65 		.ascii	"_emergency\000"
 5627      7267656E 
 5627      637900
 5628              	.LASF192:
 5629 056f 73656E73 		.ascii	"sens\000"
 5629      00
 5630              	.LASF13:
 5631 0574 6C6F6E67 		.ascii	"long long int\000"
 5631      206C6F6E 
 5631      6720696E 
 5631      7400
 5632              	.LASF119:
 5633 0582 5F6E696F 		.ascii	"_niobs\000"
 5633      627300
 5634              	.LASF161:
 5635 0589 47795F6F 		.ascii	"Gy_offset\000"
 5635      66667365 
 5635      7400
 5636              	.LASF114:
 5637 0593 5F5F7367 		.ascii	"__sglue\000"
 5637      6C756500 
 5638              	.LASF145:
 5639 059b 5F6E6D61 		.ascii	"_nmalloc\000"
 5639      6C6C6F63 
 5639      00
 5640              	.LASF193:
 5641 05a4 61636365 		.ascii	"accel_sens\000"
 5641      6C5F7365 
 5641      6E7300
 5642              	.LASF0:
 5643 05af 646F7562 		.ascii	"double\000"
 5643      6C6500
 5644              	.LASF129:
 5645 05b6 5F67616D 		.ascii	"_gamma_signgam\000"
 5645      6D615F73 
 5645      69676E67 
 5645      616D00
 5646              	.LASF166:
 5647 05c5 73656E73 		.ascii	"sensors\000"
 5647      6F727300 
 5648              	.LASF102:
 5649 05cd 5F637572 		.ascii	"_current_locale\000"
 5649      72656E74 
 5649      5F6C6F63 
 5649      616C6500 
 5650              	.LASF108:
 5651 05dd 5F667265 		.ascii	"_freelist\000"
 5651      656C6973 
ARM GAS  /tmp/cc0Ev5BU.s 			page 148


 5651      7400
 5652              	.LASF120:
 5653 05e7 5F696F62 		.ascii	"_iobs\000"
 5653      7300
 5654              	.LASF118:
 5655 05ed 5F676C75 		.ascii	"_glue\000"
 5655      6500
 5656              	.LASF38:
 5657 05f3 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5657      52784275 
 5657      66666572 
 5657      00
 5658              	.LASF53:
 5659 0600 5F736967 		.ascii	"_sign\000"
 5659      6E00
 5660              	.LASF217:
 5661 0606 49494372 		.ascii	"IICreadBytes\000"
 5661      65616442 
 5661      79746573 
 5661      00
 5662              	.LASF15:
 5663 0613 756E7369 		.ascii	"unsigned int\000"
 5663      676E6564 
 5663      20696E74 
 5663      00
 5664              	.LASF143:
 5665 0620 5F685F65 		.ascii	"_h_errno\000"
 5665      72726E6F 
 5665      00
 5666              	.LASF173:
 5667 0629 71756174 		.ascii	"quat\000"
 5667      00
 5668              	.LASF206:
 5669 062e 69326352 		.ascii	"i2cRead\000"
 5669      65616400 
 5670              	.LASF141:
 5671 0636 5F776372 		.ascii	"_wcrtomb_state\000"
 5671      746F6D62 
 5671      5F737461 
 5671      746500
 5672              	.LASF60:
 5673 0645 5F5F746D 		.ascii	"__tm_mday\000"
 5673      5F6D6461 
 5673      7900
 5674              	.LASF111:
 5675 064f 5F6E6577 		.ascii	"_new\000"
 5675      00
 5676              	.LASF86:
 5677 0654 5F756275 		.ascii	"_ubuf\000"
 5677      6600
 5678              	.LASF98:
 5679 065a 5F737464 		.ascii	"_stderr\000"
 5679      65727200 
 5680              	.LASF134:
 5681 0662 5F776374 		.ascii	"_wctomb_state\000"
 5681      6F6D625F 
 5681      73746174 
ARM GAS  /tmp/cc0Ev5BU.s 			page 149


 5681      6500
 5682              	.LASF92:
 5683 0670 5F6D6273 		.ascii	"_mbstate\000"
 5683      74617465 
 5683      00
 5684              	.LASF130:
 5685 0679 5F72616E 		.ascii	"_rand_next\000"
 5685      645F6E65 
 5685      787400
 5686              	.LASF78:
 5687 0684 5F666C61 		.ascii	"_flags\000"
 5687      677300
 5688              	.LASF71:
 5689 068b 5F617465 		.ascii	"_atexit\000"
 5689      78697400 
 5690              	.LASF46:
 5691 0693 5F5F636F 		.ascii	"__count\000"
 5691      756E7400 
 5692              	.LASF63:
 5693 069b 5F5F746D 		.ascii	"__tm_wday\000"
 5693      5F776461 
 5693      7900
 5694              	.LASF168:
 5695 06a5 4D505536 		.ascii	"MPU6050_FIFO\000"
 5695      3035305F 
 5695      4649464F 
 5695      00
 5696              	.LASF150:
 5697 06b2 6C6F6E67 		.ascii	"long double\000"
 5697      20646F75 
 5697      626C6500 
 5698              	.LASF64:
 5699 06be 5F5F746D 		.ascii	"__tm_yday\000"
 5699      5F796461 
 5699      7900
 5700              	.LASF122:
 5701 06c8 5F736565 		.ascii	"_seed\000"
 5701      6400
 5702              	.LASF84:
 5703 06ce 5F736565 		.ascii	"_seek\000"
 5703      6B00
 5704              	.LASF227:
 5705 06d4 5F5F6275 		.ascii	"__builtin_puts\000"
 5705      696C7469 
 5705      6E5F7075 
 5705      747300
 5706              	.LASF42:
 5707 06e3 5F66706F 		.ascii	"_fpos_t\000"
 5707      735F7400 
 5708              	.LASF45:
 5709 06eb 5F5F7763 		.ascii	"__wchb\000"
 5709      686200
 5710              	.LASF31:
 5711 06f2 42464152 		.ascii	"BFAR\000"
 5711      00
 5712              	.LASF133:
 5713 06f7 5F6D6274 		.ascii	"_mbtowc_state\000"
ARM GAS  /tmp/cc0Ev5BU.s 			page 150


 5713      6F77635F 
 5713      73746174 
 5713      6500
 5714              	.LASF14:
 5715 0705 6C6F6E67 		.ascii	"long long unsigned int\000"
 5715      206C6F6E 
 5715      6720756E 
 5715      7369676E 
 5715      65642069 
 5716              	.LASF201:
 5717 071c 6D70755F 		.ascii	"mpu_get_gyro_sens\000"
 5717      6765745F 
 5717      6779726F 
 5717      5F73656E 
 5717      7300
 5718              	.LASF18:
 5719 072e 75696E74 		.ascii	"uint16_t\000"
 5719      31365F74 
 5719      00
 5720              	.LASF68:
 5721 0737 5F64736F 		.ascii	"_dso_handle\000"
 5721      5F68616E 
 5721      646C6500 
 5722              	.LASF121:
 5723 0743 5F72616E 		.ascii	"_rand48\000"
 5723      64343800 
 5724              	.LASF97:
 5725 074b 5F737464 		.ascii	"_stdout\000"
 5725      6F757400 
 5726              	.LASF222:
 5727 0753 5F5F6664 		.ascii	"__fdlibm_version\000"
 5727      6C69626D 
 5727      5F766572 
 5727      73696F6E 
 5727      00
 5728              	.LASF88:
 5729 0764 5F626C6B 		.ascii	"_blksize\000"
 5729      73697A65 
 5729      00
 5730              	.LASF75:
 5731 076d 5F626173 		.ascii	"_base\000"
 5731      6500
 5732              	.LASF126:
 5733 0773 5F737472 		.ascii	"_strtok_last\000"
 5733      746F6B5F 
 5733      6C617374 
 5733      00
 5734              	.LASF200:
 5735 0780 6173696E 		.ascii	"asin\000"
 5735      00
 5736              	.LASF139:
 5737 0785 5F6D6272 		.ascii	"_mbrtowc_state\000"
 5737      746F7763 
 5737      5F737461 
 5737      746500
 5738              	.LASF49:
 5739 0794 5F666C6F 		.ascii	"_flock_t\000"
ARM GAS  /tmp/cc0Ev5BU.s 			page 151


 5739      636B5F74 
 5739      00
 5740              	.LASF117:
 5741 079d 5F5F4649 		.ascii	"__FILE\000"
 5741      4C4500
 5742              	.LASF5:
 5743 07a4 5F5F696E 		.ascii	"__int16_t\000"
 5743      7431365F 
 5743      7400
 5744              	.LASF48:
 5745 07ae 5F6D6273 		.ascii	"_mbstate_t\000"
 5745      74617465 
 5745      5F7400
 5746              	.LASF207:
 5747 07b9 6D70755F 		.ascii	"mpu_init\000"
 5747      696E6974 
 5747      00
 5748              	.LASF131:
 5749 07c2 5F723438 		.ascii	"_r48\000"
 5749      00
 5750              	.LASF43:
 5751 07c7 77696E74 		.ascii	"wint_t\000"
 5751      5F7400
 5752              	.LASF181:
 5753 07ce 52656164 		.ascii	"Read_Temperature\000"
 5753      5F54656D 
 5753      70657261 
 5753      74757265 
 5753      00
 5754              	.LASF32:
 5755 07df 41465352 		.ascii	"AFSR\000"
 5755      00
 5756              	.LASF51:
 5757 07e4 5F6E6578 		.ascii	"_next\000"
 5757      7400
 5758              	.LASF90:
 5759 07ea 5F646174 		.ascii	"_data\000"
 5759      6100
 5760              	.LASF27:
 5761 07f0 43465352 		.ascii	"CFSR\000"
 5761      00
 5762              	.LASF177:
 5763 07f5 4D505536 		.ascii	"MPU6050_Init\000"
 5763      3035305F 
 5763      496E6974 
 5763      00
 5764              	.LASF225:
 5765 0802 696E765F 		.ascii	"inv_row_2_scale\000"
 5765      726F775F 
 5765      325F7363 
 5765      616C6500 
 5766              	.LASF194:
 5767 0812 7363616C 		.ascii	"scalar\000"
 5767      617200
 5768              	.LASF188:
 5769 0819 4D505536 		.ascii	"MPU6050_setClockSource\000"
 5769      3035305F 
ARM GAS  /tmp/cc0Ev5BU.s 			page 152


 5769      73657443 
 5769      6C6F636B 
 5769      536F7572 
 5770              	.LASF224:
 5771 0830 696E765F 		.ascii	"inv_orientation_matrix_to_scalar\000"
 5771      6F726965 
 5771      6E746174 
 5771      696F6E5F 
 5771      6D617472 
 5772              	.LASF154:
 5773 0851 5F5F6664 		.ascii	"__fdlibm_posix\000"
 5773      6C69626D 
 5773      5F706F73 
 5773      697800
 5774              	.LASF33:
 5775 0860 4D4D4652 		.ascii	"MMFR\000"
 5775      00
 5776              	.LASF30:
 5777 0865 4D4D4641 		.ascii	"MMFAR\000"
 5777      5200
 5778              	.LASF132:
 5779 086b 5F6D626C 		.ascii	"_mblen_state\000"
 5779      656E5F73 
 5779      74617465 
 5779      00
 5780              	.LASF6:
 5781 0878 73686F72 		.ascii	"short int\000"
 5781      7420696E 
 5781      7400
 5782              	.LASF205:
 5783 0882 6D70755F 		.ascii	"mpu_run_self_test\000"
 5783      72756E5F 
 5783      73656C66 
 5783      5F746573 
 5783      7400
 5784              	.LASF153:
 5785 0894 5F5F6664 		.ascii	"__fdlibm_xopen\000"
 5785      6C69626D 
 5785      5F786F70 
 5785      656E00
 5786              	.LASF175:
 5787 08a3 444D505F 		.ascii	"DMP_Init\000"
 5787      496E6974 
 5787      00
 5788              	.LASF186:
 5789 08ac 72616E67 		.ascii	"range\000"
 5789      6500
 5790              	.LASF17:
 5791 08b2 696E7431 		.ascii	"int16_t\000"
 5791      365F7400 
 5792              	.LASF34:
 5793 08ba 49534152 		.ascii	"ISAR\000"
 5793      00
 5794              	.LASF203:
 5795 08bf 6D70755F 		.ascii	"mpu_get_accel_sens\000"
 5795      6765745F 
 5795      61636365 
ARM GAS  /tmp/cc0Ev5BU.s 			page 153


 5795      6C5F7365 
 5795      6E7300
 5796              	.LASF149:
 5797 08d2 7375626F 		.ascii	"suboptarg\000"
 5797      70746172 
 5797      6700
 5798              	.LASF69:
 5799 08dc 5F666E74 		.ascii	"_fntypes\000"
 5799      79706573 
 5799      00
 5800              	.LASF218:
 5801 08e5 49494377 		.ascii	"IICwriteBits\000"
 5801      72697465 
 5801      42697473 
 5801      00
 5802              	.LASF156:
 5803 08f2 5F737973 		.ascii	"_sys_errlist\000"
 5803      5F657272 
 5803      6C697374 
 5803      00
 5804              	.LASF62:
 5805 08ff 5F5F746D 		.ascii	"__tm_year\000"
 5805      5F796561 
 5805      7200
 5806              	.LASF80:
 5807 0909 5F6C6266 		.ascii	"_lbfsize\000"
 5807      73697A65 
 5807      00
 5808              	.LASF159:
 5809 0912 61636365 		.ascii	"accel\000"
 5809      6C00
 5810              	.LASF99:
 5811 0918 5F696E63 		.ascii	"_inc\000"
 5811      00
 5812              	.LASF72:
 5813 091d 5F696E64 		.ascii	"_ind\000"
 5813      00
 5814              	.LASF160:
 5815 0922 47785F6F 		.ascii	"Gx_offset\000"
 5815      66667365 
 5815      7400
 5816              	.LASF151:
 5817 092c 5F5F6664 		.ascii	"__fdlibm_ieee\000"
 5817      6C69626D 
 5817      5F696565 
 5817      6500
 5818              	.LASF74:
 5819 093a 5F5F7362 		.ascii	"__sbuf\000"
 5819      756600
 5820              	.LASF70:
 5821 0941 5F69735F 		.ascii	"_is_cxa\000"
 5821      63786100 
 5822              	.LASF144:
 5823 0949 5F6E6578 		.ascii	"_nextf\000"
 5823      746600
 5824              	.LASF164:
 5825 0950 50697463 		.ascii	"Pitch\000"
ARM GAS  /tmp/cc0Ev5BU.s 			page 154


 5825      6800
 5826              	.LASF50:
 5827 0956 5F5F554C 		.ascii	"__ULong\000"
 5827      6F6E6700 
 5828              	.LASF20:
 5829 095e 75696E74 		.ascii	"uint32_t\000"
 5829      33325F74 
 5829      00
 5830              	.LASF105:
 5831 0967 5F726573 		.ascii	"_result\000"
 5831      756C7400 
 5832              	.LASF199:
 5833 096f 646D705F 		.ascii	"dmp_read_fifo\000"
 5833      72656164 
 5833      5F666966 
 5833      6F00
 5834              	.LASF41:
 5835 097d 5F6F6666 		.ascii	"_off_t\000"
 5835      5F7400
 5836              	.LASF169:
 5837 0984 6779726F 		.ascii	"gyro_orientation\000"
 5837      5F6F7269 
 5837      656E7461 
 5837      74696F6E 
 5837      00
 5838              	.LASF124:
 5839 0995 5F616464 		.ascii	"_add\000"
 5839      00
 5840              	.LASF1:
 5841 099a 666C6F61 		.ascii	"float\000"
 5841      7400
 5842              	.LASF59:
 5843 09a0 5F5F746D 		.ascii	"__tm_hour\000"
 5843      5F686F75 
 5843      7200
 5844              	.LASF36:
 5845 09aa 43504143 		.ascii	"CPACR\000"
 5845      5200
 5846              	.LASF210:
 5847 09b0 6D70755F 		.ascii	"mpu_set_sample_rate\000"
 5847      7365745F 
 5847      73616D70 
 5847      6C655F72 
 5847      61746500 
 5848              	.LASF140:
 5849 09c4 5F6D6273 		.ascii	"_mbsrtowcs_state\000"
 5849      72746F77 
 5849      63735F73 
 5849      74617465 
 5849      00
 5850              	.LASF9:
 5851 09d5 5F5F696E 		.ascii	"__int32_t\000"
 5851      7433325F 
 5851      7400
 5852              	.LASF176:
 5853 09df 74656D70 		.ascii	"temp\000"
 5853      00
ARM GAS  /tmp/cc0Ev5BU.s 			page 155


 5854              	.LASF67:
 5855 09e4 5F666E61 		.ascii	"_fnargs\000"
 5855      72677300 
 5856              	.LASF65:
 5857 09ec 5F5F746D 		.ascii	"__tm_isdst\000"
 5857      5F697364 
 5857      737400
 5858              	.LASF216:
 5859 09f7 49494377 		.ascii	"IICwriteBit\000"
 5859      72697465 
 5859      42697400 
 5860              	.LASF58:
 5861 0a03 5F5F746D 		.ascii	"__tm_min\000"
 5861      5F6D696E 
 5861      00
 5862              	.LASF137:
 5863 0a0c 5F676574 		.ascii	"_getdate_err\000"
 5863      64617465 
 5863      5F657272 
 5863      00
 5864              	.LASF209:
 5865 0a19 6D70755F 		.ascii	"mpu_configure_fifo\000"
 5865      636F6E66 
 5865      69677572 
 5865      655F6669 
 5865      666F00
 5866              		.ident	"GCC: (Arch Repository) 6.1.1 20160526"
ARM GAS  /tmp/cc0Ev5BU.s 			page 156


DEFINED SYMBOLS
                            *ABS*:0000000000000000 MPU6050.c
     /tmp/cc0Ev5BU.s:15     .text:0000000000000000 $t
     /tmp/cc0Ev5BU.s:21     .text:0000000000000000 inv_row_2_scale
     /tmp/cc0Ev5BU.s:93     .text:0000000000000038 MPU6050_newValues
     /tmp/cc0Ev5BU.s:295    .text:0000000000000154 $d
     /tmp/cc0Ev5BU.s:300    .text:000000000000015c $t
     /tmp/cc0Ev5BU.s:307    .text:000000000000015c MPU6050_setClockSource
     /tmp/cc0Ev5BU.s:343    .text:0000000000000174 MPU6050_setFullScaleGyroRange
     /tmp/cc0Ev5BU.s:379    .text:000000000000018c MPU6050_setFullScaleAccelRange
     /tmp/cc0Ev5BU.s:415    .text:00000000000001a4 MPU6050_setSleepEnabled
     /tmp/cc0Ev5BU.s:445    .text:00000000000001b4 MPU6050_getDeviceID
     /tmp/cc0Ev5BU.s:469    .text:00000000000001cc $d
     /tmp/cc0Ev5BU.s:473    .text:00000000000001d0 $t
     /tmp/cc0Ev5BU.s:480    .text:00000000000001d0 MPU6050_testConnection
     /tmp/cc0Ev5BU.s:509    .text:00000000000001e0 MPU6050_setI2CMasterModeEnabled
     /tmp/cc0Ev5BU.s:539    .text:00000000000001f0 MPU6050_setI2CBypassEnabled
     /tmp/cc0Ev5BU.s:569    .text:0000000000000200 MPU6050_Init
     /tmp/cc0Ev5BU.s:617    .text:0000000000000228 DMP_Init
     /tmp/cc0Ev5BU.s:925    .text:000000000000039c $d
     /tmp/cc0Ev5BU.s:947    .text:00000000000003cc $t
     /tmp/cc0Ev5BU.s:954    .text:00000000000003cc Read_DMP
     /tmp/cc0Ev5BU.s:1067   .text:0000000000000498 $d
     /tmp/cc0Ev5BU.s:1078   .text:00000000000004a8 $t
     /tmp/cc0Ev5BU.s:1085   .text:00000000000004a8 Read_Temperature
     /tmp/cc0Ev5BU.s:1148   .text:0000000000000508 $d
     /tmp/cc0Ev5BU.s:1236   .bss:00000000000000b6 Gz_offset
     /tmp/cc0Ev5BU.s:1240   .bss:00000000000000b8 Gy_offset
     /tmp/cc0Ev5BU.s:1244   .bss:00000000000000ba Gx_offset
     /tmp/cc0Ev5BU.s:1194   .bss:0000000000000000 MPU6050_FIFO
     /tmp/cc0Ev5BU.s:1198   .bss:0000000000000084 buffer
     /tmp/cc0Ev5BU.s:1224   .bss:00000000000000ac q3
     /tmp/cc0Ev5BU.s:1220   .bss:00000000000000a8 q2
     /tmp/cc0Ev5BU.s:1216   .bss:00000000000000a4 q1
     /tmp/cc0Ev5BU.s:1187   .data:000000000000000c q0
     /tmp/cc0Ev5BU.s:1232   .bss:00000000000000b4 iPitch
     /tmp/cc0Ev5BU.s:1228   .bss:00000000000000b0 Pitch
     /tmp/cc0Ev5BU.s:1212   .bss:00000000000000a2 sensors
     /tmp/cc0Ev5BU.s:1203   .bss:0000000000000094 accel
     /tmp/cc0Ev5BU.s:1208   .bss:000000000000009c gyro
     /tmp/cc0Ev5BU.s:1170   .data:0000000000000000 $d
     /tmp/cc0Ev5BU.s:1174   .data:0000000000000000 gyro_orientation
     /tmp/cc0Ev5BU.s:1190   .bss:0000000000000000 $d
     /tmp/cc0Ev5BU.s:1247   .rodata.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
IICwriteBits
IICwriteBit
IICreadBytes
__aeabi_i2f
__aeabi_fmul
__aeabi_f2iz
i2cRead
puts
mpu_init
mpu_set_sensors
ARM GAS  /tmp/cc0Ev5BU.s 			page 157


mpu_configure_fifo
mpu_set_sample_rate
dmp_load_motion_driver_firmware
dmp_set_orientation
dmp_enable_feature
dmp_set_fifo_rate
mpu_run_self_test
mpu_set_dmp_state
mpu_get_gyro_sens
dmp_set_gyro_bias
mpu_get_accel_sens
dmp_set_accel_bias
__aeabi_fadd
__aeabi_f2d
__aeabi_dmul
__aeabi_d2f
dmp_read_fifo
asin
__aeabi_fcmpgt
__aeabi_fsub
__aeabi_fdiv
__aeabi_dadd
I2C_ReadOneByte
