Assembler report for testpat
Wed Dec 21 11:30:18 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Parallel Compilation
  5. PowerPlay Power Analyzer Simulation Files Read
  6. Assembler Generated Files
  7. Assembler Device Options: C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/output_files/testpat.sof
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Dec 21 11:30:18 2016 ;
; Revision Name         ; testpat                               ;
; Top-level Entity Name ; testpat                               ;
; Family                ; Cyclone III                           ;
; Device                ; EP3C25F324C6                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Use configuration device                                                    ; Off      ; Off           ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Simulation Files Read                                                                          ;
+---------+---------------------------------+-----------+----------+----------------+--------------+-----------+----------+
; File ID ; File Name                       ; File Type ; Entity   ; VCD Start Time ; VCD End Time ; Unknown % ; Toggle % ;
+---------+---------------------------------+-----------+----------+----------------+--------------+-----------+----------+
; f1      ; simulation/modelsim/testpat.vcd ; VCD       ; |testpat ; N/A            ; N/A          ; 0.0%      ; 63.0%    ;
+---------+---------------------------------+-----------+----------+----------------+--------------+-----------+----------+


+---------------------------------------------------------------------------------+
; Assembler Generated Files                                                       ;
+---------------------------------------------------------------------------------+
; File Name                                                                       ;
+---------------------------------------------------------------------------------+
; C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/output_files/testpat.sof ;
+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/output_files/testpat.sof ;
+----------------+------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                  ;
+----------------+------------------------------------------------------------------------------------------+
; Device         ; EP3C25F324C6                                                                             ;
; JTAG usercode  ; 0x00163F12                                                                               ;
; Checksum       ; 0x00163F12                                                                               ;
+----------------+------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 21 11:30:15 2016
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off testpat -c testpat
Info (222002): Starting scan of VCD file simulation/modelsim/testpat.vcd (0 ns to End of File) for signal static probabilities and transition densities
Info (222003): Finished scan of VCD file simulation/modelsim/testpat.vcd (0 ns to End of File) for signal static probabilities and transition densities
Critical Warning (332012): Synopsys Design Constraints File file not found: 'simulation/modelsim/SDC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 22 nodes
    Warning (332126): Node "inst2|a[9][0]|combout"
    Warning (332126): Node "inst2|b[0]|datac"
    Warning (332126): Node "inst2|b[0]|combout"
    Warning (332126): Node "inst2|a[0][0]|datad"
    Warning (332126): Node "inst2|a[0][0]|combout"
    Warning (332126): Node "inst2|a[1][0]|datad"
    Warning (332126): Node "inst2|a[1][0]|combout"
    Warning (332126): Node "inst2|a[2][0]|datad"
    Warning (332126): Node "inst2|a[2][0]|combout"
    Warning (332126): Node "inst2|a[3][0]|datad"
    Warning (332126): Node "inst2|a[3][0]|combout"
    Warning (332126): Node "inst2|a[4][0]|datad"
    Warning (332126): Node "inst2|a[4][0]|combout"
    Warning (332126): Node "inst2|a[5][0]|datac"
    Warning (332126): Node "inst2|a[5][0]|combout"
    Warning (332126): Node "inst2|a[6][0]|datac"
    Warning (332126): Node "inst2|a[6][0]|combout"
    Warning (332126): Node "inst2|a[7][0]|datad"
    Warning (332126): Node "inst2|a[7][0]|combout"
    Warning (332126): Node "inst2|a[8][0]|datac"
    Warning (332126): Node "inst2|a[8][0]|combout"
    Warning (332126): Node "inst2|a[9][0]|datad"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Wed Dec 21 11:30:18 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


