
STROJ_ZA_SORTIRANJE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004884  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08004994  08004994  00014994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004a38  08004a38  00014a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004a3c  08004a3c  00014a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  08004a40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000180  2000007c  08004abc  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001fc  08004abc  000201fc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d044  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001d55  00000000  00000000  0002d0e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d50  00000000  00000000  0002ee40  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c68  00000000  00000000  0002fb90  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005711  00000000  00000000  000307f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003df1  00000000  00000000  00035f09  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00039cfa  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003f04  00000000  00000000  00039d78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800497c 	.word	0x0800497c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	0800497c 	.word	0x0800497c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__aeabi_d2iz>:
 80008e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008ec:	d215      	bcs.n	800091a <__aeabi_d2iz+0x36>
 80008ee:	d511      	bpl.n	8000914 <__aeabi_d2iz+0x30>
 80008f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008f8:	d912      	bls.n	8000920 <__aeabi_d2iz+0x3c>
 80008fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000902:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000906:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800090a:	fa23 f002 	lsr.w	r0, r3, r2
 800090e:	bf18      	it	ne
 8000910:	4240      	negne	r0, r0
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d105      	bne.n	800092c <__aeabi_d2iz+0x48>
 8000920:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000924:	bf08      	it	eq
 8000926:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <__aeabi_d2f>:
 8000934:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000938:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800093c:	bf24      	itt	cs
 800093e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000942:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000946:	d90d      	bls.n	8000964 <__aeabi_d2f+0x30>
 8000948:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800094c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000950:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000954:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000958:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800095c:	bf08      	it	eq
 800095e:	f020 0001 	biceq.w	r0, r0, #1
 8000962:	4770      	bx	lr
 8000964:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000968:	d121      	bne.n	80009ae <__aeabi_d2f+0x7a>
 800096a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800096e:	bfbc      	itt	lt
 8000970:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000974:	4770      	bxlt	lr
 8000976:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800097a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800097e:	f1c2 0218 	rsb	r2, r2, #24
 8000982:	f1c2 0c20 	rsb	ip, r2, #32
 8000986:	fa10 f30c 	lsls.w	r3, r0, ip
 800098a:	fa20 f002 	lsr.w	r0, r0, r2
 800098e:	bf18      	it	ne
 8000990:	f040 0001 	orrne.w	r0, r0, #1
 8000994:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000998:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800099c:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009a0:	ea40 000c 	orr.w	r0, r0, ip
 80009a4:	fa23 f302 	lsr.w	r3, r3, r2
 80009a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ac:	e7cc      	b.n	8000948 <__aeabi_d2f+0x14>
 80009ae:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009b2:	d107      	bne.n	80009c4 <__aeabi_d2f+0x90>
 80009b4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009b8:	bf1e      	ittt	ne
 80009ba:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009be:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009c2:	4770      	bxne	lr
 80009c4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009c8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <__aeabi_f2iz>:
 80009d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80009d8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80009dc:	d30f      	bcc.n	80009fe <__aeabi_f2iz+0x2a>
 80009de:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80009e2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80009e6:	d90d      	bls.n	8000a04 <__aeabi_f2iz+0x30>
 80009e8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009f0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009f4:	fa23 f002 	lsr.w	r0, r3, r2
 80009f8:	bf18      	it	ne
 80009fa:	4240      	negne	r0, r0
 80009fc:	4770      	bx	lr
 80009fe:	f04f 0000 	mov.w	r0, #0
 8000a02:	4770      	bx	lr
 8000a04:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a08:	d101      	bne.n	8000a0e <__aeabi_f2iz+0x3a>
 8000a0a:	0242      	lsls	r2, r0, #9
 8000a0c:	d105      	bne.n	8000a1a <__aeabi_f2iz+0x46>
 8000a0e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000a12:	bf08      	it	eq
 8000a14:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a18:	4770      	bx	lr
 8000a1a:	f04f 0000 	mov.w	r0, #0
 8000a1e:	4770      	bx	lr

08000a20 <__aeabi_f2uiz>:
 8000a20:	0042      	lsls	r2, r0, #1
 8000a22:	d20e      	bcs.n	8000a42 <__aeabi_f2uiz+0x22>
 8000a24:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000a28:	d30b      	bcc.n	8000a42 <__aeabi_f2uiz+0x22>
 8000a2a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000a2e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a32:	d409      	bmi.n	8000a48 <__aeabi_f2uiz+0x28>
 8000a34:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000a38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3c:	fa23 f002 	lsr.w	r0, r3, r2
 8000a40:	4770      	bx	lr
 8000a42:	f04f 0000 	mov.w	r0, #0
 8000a46:	4770      	bx	lr
 8000a48:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a4c:	d101      	bne.n	8000a52 <__aeabi_f2uiz+0x32>
 8000a4e:	0242      	lsls	r2, r0, #9
 8000a50:	d102      	bne.n	8000a58 <__aeabi_f2uiz+0x38>
 8000a52:	f04f 30ff 	mov.w	r0, #4294967295
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a64:	4a08      	ldr	r2, [pc, #32]	; (8000a88 <HAL_Init+0x28>)
 8000a66:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_Init+0x28>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f043 0310 	orr.w	r3, r3, #16
 8000a6e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a70:	2003      	movs	r0, #3
 8000a72:	f000 fc59 	bl	8001328 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a76:	2000      	movs	r0, #0
 8000a78:	f000 f808 	bl	8000a8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a7c:	f003 f844 	bl	8003b08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40022000 	.word	0x40022000

08000a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a94:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <HAL_InitTick+0x54>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <HAL_InitTick+0x58>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fc71 	bl	8001392 <HAL_SYSTICK_Config>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e00e      	b.n	8000ad8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2b0f      	cmp	r3, #15
 8000abe:	d80a      	bhi.n	8000ad6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	6879      	ldr	r1, [r7, #4]
 8000ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac8:	f000 fc39 	bl	800133e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000acc:	4a06      	ldr	r2, [pc, #24]	; (8000ae8 <HAL_InitTick+0x5c>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	e000      	b.n	8000ad8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000014 	.word	0x20000014
 8000ae4:	20000004 	.word	0x20000004
 8000ae8:	20000000 	.word	0x20000000

08000aec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af0:	4b05      	ldr	r3, [pc, #20]	; (8000b08 <HAL_IncTick+0x1c>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <HAL_IncTick+0x20>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4413      	add	r3, r2
 8000afc:	4a03      	ldr	r2, [pc, #12]	; (8000b0c <HAL_IncTick+0x20>)
 8000afe:	6013      	str	r3, [r2, #0]
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bc80      	pop	{r7}
 8000b06:	4770      	bx	lr
 8000b08:	20000004 	.word	0x20000004
 8000b0c:	200000b0 	.word	0x200000b0

08000b10 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return uwTick;
 8000b14:	4b02      	ldr	r3, [pc, #8]	; (8000b20 <HAL_GetTick+0x10>)
 8000b16:	681b      	ldr	r3, [r3, #0]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr
 8000b20:	200000b0 	.word	0x200000b0

08000b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b2c:	f7ff fff0 	bl	8000b10 <HAL_GetTick>
 8000b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b3c:	d005      	beq.n	8000b4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b3e:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <HAL_Delay+0x40>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	461a      	mov	r2, r3
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	4413      	add	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b4a:	bf00      	nop
 8000b4c:	f7ff ffe0 	bl	8000b10 <HAL_GetTick>
 8000b50:	4602      	mov	r2, r0
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	1ad2      	subs	r2, r2, r3
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d3f7      	bcc.n	8000b4c <HAL_Delay+0x28>
  {
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000004 	.word	0x20000004

08000b68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b70:	2300      	movs	r3, #0
 8000b72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000b74:	2300      	movs	r3, #0
 8000b76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d101      	bne.n	8000b8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e0be      	b.n	8000d08 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	689b      	ldr	r3, [r3, #8]
 8000b8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d109      	bne.n	8000bac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f002 ffe0 	bl	8003b6c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f000 fab7 	bl	8001120 <ADC_ConversionStop_Disable>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bba:	f003 0310 	and.w	r3, r3, #16
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f040 8099 	bne.w	8000cf6 <HAL_ADC_Init+0x18e>
 8000bc4:	7dfb      	ldrb	r3, [r7, #23]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f040 8095 	bne.w	8000cf6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000bd4:	f023 0302 	bic.w	r3, r3, #2
 8000bd8:	f043 0202 	orr.w	r2, r3, #2
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000be8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	7b1b      	ldrb	r3, [r3, #12]
 8000bee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000bf0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000bf2:	68ba      	ldr	r2, [r7, #8]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c00:	d003      	beq.n	8000c0a <HAL_ADC_Init+0xa2>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	689b      	ldr	r3, [r3, #8]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d102      	bne.n	8000c10 <HAL_ADC_Init+0xa8>
 8000c0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c0e:	e000      	b.n	8000c12 <HAL_ADC_Init+0xaa>
 8000c10:	2300      	movs	r3, #0
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	7d1b      	ldrb	r3, [r3, #20]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d119      	bne.n	8000c54 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	7b1b      	ldrb	r3, [r3, #12]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d109      	bne.n	8000c3c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	3b01      	subs	r3, #1
 8000c2e:	035a      	lsls	r2, r3, #13
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c38:	613b      	str	r3, [r7, #16]
 8000c3a:	e00b      	b.n	8000c54 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c40:	f043 0220 	orr.w	r2, r3, #32
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4c:	f043 0201 	orr.w	r2, r3, #1
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	6812      	ldr	r2, [r2, #0]
 8000c5c:	6852      	ldr	r2, [r2, #4]
 8000c5e:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	430a      	orrs	r2, r1
 8000c66:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	6899      	ldr	r1, [r3, #8]
 8000c72:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <HAL_ADC_Init+0x1a8>)
 8000c74:	400b      	ands	r3, r1
 8000c76:	68b9      	ldr	r1, [r7, #8]
 8000c78:	430b      	orrs	r3, r1
 8000c7a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c84:	d003      	beq.n	8000c8e <HAL_ADC_Init+0x126>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d104      	bne.n	8000c98 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	691b      	ldr	r3, [r3, #16]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	051b      	lsls	r3, r3, #20
 8000c96:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	6812      	ldr	r2, [r2, #0]
 8000ca0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000ca2:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	689a      	ldr	r2, [r3, #8]
 8000cb2:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <HAL_ADC_Init+0x1ac>)
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d10b      	bne.n	8000cd4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cc6:	f023 0303 	bic.w	r3, r3, #3
 8000cca:	f043 0201 	orr.w	r2, r3, #1
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000cd2:	e018      	b.n	8000d06 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cd8:	f023 0312 	bic.w	r3, r3, #18
 8000cdc:	f043 0210 	orr.w	r2, r3, #16
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ce8:	f043 0201 	orr.w	r2, r3, #1
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000cf4:	e007      	b.n	8000d06 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfa:	f043 0210 	orr.w	r2, r3, #16
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	ffe1f7fd 	.word	0xffe1f7fd
 8000d14:	ff1f0efe 	.word	0xff1f0efe

08000d18 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d20:	2300      	movs	r3, #0
 8000d22:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d101      	bne.n	8000d32 <HAL_ADC_Start+0x1a>
 8000d2e:	2302      	movs	r3, #2
 8000d30:	e098      	b.n	8000e64 <HAL_ADC_Start+0x14c>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2201      	movs	r2, #1
 8000d36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 f99e 	bl	800107c <ADC_Enable>
 8000d40:	4603      	mov	r3, r0
 8000d42:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	f040 8087 	bne.w	8000e5a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d54:	f023 0301 	bic.w	r3, r3, #1
 8000d58:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a41      	ldr	r2, [pc, #260]	; (8000e6c <HAL_ADC_Start+0x154>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d105      	bne.n	8000d76 <HAL_ADC_Start+0x5e>
 8000d6a:	4b41      	ldr	r3, [pc, #260]	; (8000e70 <HAL_ADC_Start+0x158>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d115      	bne.n	8000da2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d026      	beq.n	8000dde <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d98:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000da0:	e01d      	b.n	8000dde <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000da6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a2f      	ldr	r2, [pc, #188]	; (8000e70 <HAL_ADC_Start+0x158>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d004      	beq.n	8000dc2 <HAL_ADC_Start+0xaa>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a2b      	ldr	r2, [pc, #172]	; (8000e6c <HAL_ADC_Start+0x154>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d10d      	bne.n	8000dde <HAL_ADC_Start+0xc6>
 8000dc2:	4b2b      	ldr	r3, [pc, #172]	; (8000e70 <HAL_ADC_Start+0x158>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d007      	beq.n	8000dde <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000dd6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000de2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d006      	beq.n	8000df8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dee:	f023 0206 	bic.w	r2, r3, #6
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df6:	e002      	b.n	8000dfe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f06f 0202 	mvn.w	r2, #2
 8000e0e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000e1a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000e1e:	d113      	bne.n	8000e48 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e24:	4a11      	ldr	r2, [pc, #68]	; (8000e6c <HAL_ADC_Start+0x154>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d105      	bne.n	8000e36 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000e2a:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <HAL_ADC_Start+0x158>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d108      	bne.n	8000e48 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	6812      	ldr	r2, [r2, #0]
 8000e3e:	6892      	ldr	r2, [r2, #8]
 8000e40:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	e00c      	b.n	8000e62 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	6812      	ldr	r2, [r2, #0]
 8000e50:	6892      	ldr	r2, [r2, #8]
 8000e52:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	e003      	b.n	8000e62 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40012800 	.word	0x40012800
 8000e70:	40012400 	.word	0x40012400

08000e74 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000e8c:	b490      	push	{r4, r7}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e96:	2300      	movs	r3, #0
 8000e98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d101      	bne.n	8000eac <HAL_ADC_ConfigChannel+0x20>
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	e0dc      	b.n	8001066 <HAL_ADC_ConfigChannel+0x1da>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2b06      	cmp	r3, #6
 8000eba:	d81c      	bhi.n	8000ef6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6819      	ldr	r1, [r3, #0]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685a      	ldr	r2, [r3, #4]
 8000eca:	4613      	mov	r3, r2
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	4413      	add	r3, r2
 8000ed0:	3b05      	subs	r3, #5
 8000ed2:	221f      	movs	r2, #31
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	4018      	ands	r0, r3
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	681c      	ldr	r4, [r3, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685a      	ldr	r2, [r3, #4]
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	4413      	add	r3, r2
 8000eea:	3b05      	subs	r3, #5
 8000eec:	fa04 f303 	lsl.w	r3, r4, r3
 8000ef0:	4303      	orrs	r3, r0
 8000ef2:	634b      	str	r3, [r1, #52]	; 0x34
 8000ef4:	e03c      	b.n	8000f70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b0c      	cmp	r3, #12
 8000efc:	d81c      	bhi.n	8000f38 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6819      	ldr	r1, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685a      	ldr	r2, [r3, #4]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	4413      	add	r3, r2
 8000f12:	3b23      	subs	r3, #35	; 0x23
 8000f14:	221f      	movs	r2, #31
 8000f16:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1a:	43db      	mvns	r3, r3
 8000f1c:	4018      	ands	r0, r3
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	681c      	ldr	r4, [r3, #0]
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	4613      	mov	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	3b23      	subs	r3, #35	; 0x23
 8000f2e:	fa04 f303 	lsl.w	r3, r4, r3
 8000f32:	4303      	orrs	r3, r0
 8000f34:	630b      	str	r3, [r1, #48]	; 0x30
 8000f36:	e01b      	b.n	8000f70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6819      	ldr	r1, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	4613      	mov	r3, r2
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	4413      	add	r3, r2
 8000f4c:	3b41      	subs	r3, #65	; 0x41
 8000f4e:	221f      	movs	r2, #31
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	4018      	ands	r0, r3
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	681c      	ldr	r4, [r3, #0]
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	4613      	mov	r3, r2
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	4413      	add	r3, r2
 8000f66:	3b41      	subs	r3, #65	; 0x41
 8000f68:	fa04 f303 	lsl.w	r3, r4, r3
 8000f6c:	4303      	orrs	r3, r0
 8000f6e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b09      	cmp	r3, #9
 8000f76:	d91c      	bls.n	8000fb2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6819      	ldr	r1, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	68d8      	ldr	r0, [r3, #12]
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	4613      	mov	r3, r2
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	4413      	add	r3, r2
 8000f8c:	3b1e      	subs	r3, #30
 8000f8e:	2207      	movs	r2, #7
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	4018      	ands	r0, r3
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	689c      	ldr	r4, [r3, #8]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4413      	add	r3, r2
 8000fa6:	3b1e      	subs	r3, #30
 8000fa8:	fa04 f303 	lsl.w	r3, r4, r3
 8000fac:	4303      	orrs	r3, r0
 8000fae:	60cb      	str	r3, [r1, #12]
 8000fb0:	e019      	b.n	8000fe6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6819      	ldr	r1, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	6918      	ldr	r0, [r3, #16]
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	2207      	movs	r2, #7
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	4018      	ands	r0, r3
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	689c      	ldr	r4, [r3, #8]
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4613      	mov	r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	4413      	add	r3, r2
 8000fde:	fa04 f303 	lsl.w	r3, r4, r3
 8000fe2:	4303      	orrs	r3, r0
 8000fe4:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2b10      	cmp	r3, #16
 8000fec:	d003      	beq.n	8000ff6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ff2:	2b11      	cmp	r3, #17
 8000ff4:	d132      	bne.n	800105c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a1d      	ldr	r2, [pc, #116]	; (8001070 <HAL_ADC_ConfigChannel+0x1e4>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d125      	bne.n	800104c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d126      	bne.n	800105c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	6812      	ldr	r2, [r2, #0]
 8001016:	6892      	ldr	r2, [r2, #8]
 8001018:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800101c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2b10      	cmp	r3, #16
 8001024:	d11a      	bne.n	800105c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001026:	4b13      	ldr	r3, [pc, #76]	; (8001074 <HAL_ADC_ConfigChannel+0x1e8>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a13      	ldr	r2, [pc, #76]	; (8001078 <HAL_ADC_ConfigChannel+0x1ec>)
 800102c:	fba2 2303 	umull	r2, r3, r2, r3
 8001030:	0c9a      	lsrs	r2, r3, #18
 8001032:	4613      	mov	r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	4413      	add	r3, r2
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800103c:	e002      	b.n	8001044 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	3b01      	subs	r3, #1
 8001042:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f9      	bne.n	800103e <HAL_ADC_ConfigChannel+0x1b2>
 800104a:	e007      	b.n	800105c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001050:	f043 0220 	orr.w	r2, r3, #32
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001064:	7bfb      	ldrb	r3, [r7, #15]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bc90      	pop	{r4, r7}
 800106e:	4770      	bx	lr
 8001070:	40012400 	.word	0x40012400
 8001074:	20000014 	.word	0x20000014
 8001078:	431bde83 	.word	0x431bde83

0800107c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001088:	2300      	movs	r3, #0
 800108a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	2b01      	cmp	r3, #1
 8001098:	d039      	beq.n	800110e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	6812      	ldr	r2, [r2, #0]
 80010a2:	6892      	ldr	r2, [r2, #8]
 80010a4:	f042 0201 	orr.w	r2, r2, #1
 80010a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010aa:	4b1b      	ldr	r3, [pc, #108]	; (8001118 <ADC_Enable+0x9c>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a1b      	ldr	r2, [pc, #108]	; (800111c <ADC_Enable+0xa0>)
 80010b0:	fba2 2303 	umull	r2, r3, r2, r3
 80010b4:	0c9b      	lsrs	r3, r3, #18
 80010b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010b8:	e002      	b.n	80010c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	3b01      	subs	r3, #1
 80010be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f9      	bne.n	80010ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010c6:	f7ff fd23 	bl	8000b10 <HAL_GetTick>
 80010ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80010cc:	e018      	b.n	8001100 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80010ce:	f7ff fd1f 	bl	8000b10 <HAL_GetTick>
 80010d2:	4602      	mov	r2, r0
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d911      	bls.n	8001100 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e0:	f043 0210 	orr.w	r2, r3, #16
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ec:	f043 0201 	orr.w	r2, r3, #1
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e007      	b.n	8001110 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	2b01      	cmp	r3, #1
 800110c:	d1df      	bne.n	80010ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000014 	.word	0x20000014
 800111c:	431bde83 	.word	0x431bde83

08001120 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	2b01      	cmp	r3, #1
 8001138:	d127      	bne.n	800118a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	6812      	ldr	r2, [r2, #0]
 8001142:	6892      	ldr	r2, [r2, #8]
 8001144:	f022 0201 	bic.w	r2, r2, #1
 8001148:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800114a:	f7ff fce1 	bl	8000b10 <HAL_GetTick>
 800114e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001150:	e014      	b.n	800117c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001152:	f7ff fcdd 	bl	8000b10 <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d90d      	bls.n	800117c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001164:	f043 0210 	orr.w	r2, r3, #16
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001170:	f043 0201 	orr.w	r2, r3, #1
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	e007      	b.n	800118c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	2b01      	cmp	r3, #1
 8001188:	d0e3      	beq.n	8001152 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011a4:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <__NVIC_SetPriorityGrouping+0x44>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011aa:	68ba      	ldr	r2, [r7, #8]
 80011ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011b0:	4013      	ands	r3, r2
 80011b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011c6:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <__NVIC_SetPriorityGrouping+0x44>)
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	60d3      	str	r3, [r2, #12]
}
 80011cc:	bf00      	nop
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000ed00 	.word	0xe000ed00

080011dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e0:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <__NVIC_GetPriorityGrouping+0x18>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	0a1b      	lsrs	r3, r3, #8
 80011e6:	f003 0307 	and.w	r3, r3, #7
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e000ed00 	.word	0xe000ed00

080011f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001206:	2b00      	cmp	r3, #0
 8001208:	db0b      	blt.n	8001222 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800120a:	4908      	ldr	r1, [pc, #32]	; (800122c <__NVIC_EnableIRQ+0x34>)
 800120c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001210:	095b      	lsrs	r3, r3, #5
 8001212:	79fa      	ldrb	r2, [r7, #7]
 8001214:	f002 021f 	and.w	r2, r2, #31
 8001218:	2001      	movs	r0, #1
 800121a:	fa00 f202 	lsl.w	r2, r0, r2
 800121e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr
 800122c:	e000e100 	.word	0xe000e100

08001230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	6039      	str	r1, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800123c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	db0a      	blt.n	800125a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001244:	490d      	ldr	r1, [pc, #52]	; (800127c <__NVIC_SetPriority+0x4c>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	0112      	lsls	r2, r2, #4
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	440b      	add	r3, r1
 8001254:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001258:	e00a      	b.n	8001270 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125a:	4909      	ldr	r1, [pc, #36]	; (8001280 <__NVIC_SetPriority+0x50>)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	3b04      	subs	r3, #4
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	0112      	lsls	r2, r2, #4
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	440b      	add	r3, r1
 800126e:	761a      	strb	r2, [r3, #24]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000e100 	.word	0xe000e100
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001284:	b480      	push	{r7}
 8001286:	b089      	sub	sp, #36	; 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f1c3 0307 	rsb	r3, r3, #7
 800129e:	2b04      	cmp	r3, #4
 80012a0:	bf28      	it	cs
 80012a2:	2304      	movcs	r3, #4
 80012a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3304      	adds	r3, #4
 80012aa:	2b06      	cmp	r3, #6
 80012ac:	d902      	bls.n	80012b4 <NVIC_EncodePriority+0x30>
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3b03      	subs	r3, #3
 80012b2:	e000      	b.n	80012b6 <NVIC_EncodePriority+0x32>
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	2201      	movs	r2, #1
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	1e5a      	subs	r2, r3, #1
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	401a      	ands	r2, r3
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012ca:	2101      	movs	r1, #1
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	1e59      	subs	r1, r3, #1
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	4313      	orrs	r3, r2
         );
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3724      	adds	r7, #36	; 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012f4:	d301      	bcc.n	80012fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00f      	b.n	800131a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fa:	4a0a      	ldr	r2, [pc, #40]	; (8001324 <SysTick_Config+0x40>)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3b01      	subs	r3, #1
 8001300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001302:	210f      	movs	r1, #15
 8001304:	f04f 30ff 	mov.w	r0, #4294967295
 8001308:	f7ff ff92 	bl	8001230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800130c:	4b05      	ldr	r3, [pc, #20]	; (8001324 <SysTick_Config+0x40>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001312:	4b04      	ldr	r3, [pc, #16]	; (8001324 <SysTick_Config+0x40>)
 8001314:	2207      	movs	r2, #7
 8001316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	e000e010 	.word	0xe000e010

08001328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7ff ff2f 	bl	8001194 <__NVIC_SetPriorityGrouping>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800133e:	b580      	push	{r7, lr}
 8001340:	b086      	sub	sp, #24
 8001342:	af00      	add	r7, sp, #0
 8001344:	4603      	mov	r3, r0
 8001346:	60b9      	str	r1, [r7, #8]
 8001348:	607a      	str	r2, [r7, #4]
 800134a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001350:	f7ff ff44 	bl	80011dc <__NVIC_GetPriorityGrouping>
 8001354:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	6978      	ldr	r0, [r7, #20]
 800135c:	f7ff ff92 	bl	8001284 <NVIC_EncodePriority>
 8001360:	4602      	mov	r2, r0
 8001362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001366:	4611      	mov	r1, r2
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff61 	bl	8001230 <__NVIC_SetPriority>
}
 800136e:	bf00      	nop
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	4603      	mov	r3, r0
 800137e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff37 	bl	80011f8 <__NVIC_EnableIRQ>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffa2 	bl	80012e4 <SysTick_Config>
 80013a0:	4603      	mov	r3, r0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b08b      	sub	sp, #44	; 0x2c
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013b6:	2300      	movs	r3, #0
 80013b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013ba:	2300      	movs	r3, #0
 80013bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013be:	e127      	b.n	8001610 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013c0:	2201      	movs	r2, #1
 80013c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	4013      	ands	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	429a      	cmp	r2, r3
 80013da:	f040 8116 	bne.w	800160a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b12      	cmp	r3, #18
 80013e4:	d034      	beq.n	8001450 <HAL_GPIO_Init+0xa4>
 80013e6:	2b12      	cmp	r3, #18
 80013e8:	d80d      	bhi.n	8001406 <HAL_GPIO_Init+0x5a>
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d02b      	beq.n	8001446 <HAL_GPIO_Init+0x9a>
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d804      	bhi.n	80013fc <HAL_GPIO_Init+0x50>
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d031      	beq.n	800145a <HAL_GPIO_Init+0xae>
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d01c      	beq.n	8001434 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013fa:	e048      	b.n	800148e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013fc:	2b03      	cmp	r3, #3
 80013fe:	d043      	beq.n	8001488 <HAL_GPIO_Init+0xdc>
 8001400:	2b11      	cmp	r3, #17
 8001402:	d01b      	beq.n	800143c <HAL_GPIO_Init+0x90>
          break;
 8001404:	e043      	b.n	800148e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001406:	4a89      	ldr	r2, [pc, #548]	; (800162c <HAL_GPIO_Init+0x280>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d026      	beq.n	800145a <HAL_GPIO_Init+0xae>
 800140c:	4a87      	ldr	r2, [pc, #540]	; (800162c <HAL_GPIO_Init+0x280>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d806      	bhi.n	8001420 <HAL_GPIO_Init+0x74>
 8001412:	4a87      	ldr	r2, [pc, #540]	; (8001630 <HAL_GPIO_Init+0x284>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d020      	beq.n	800145a <HAL_GPIO_Init+0xae>
 8001418:	4a86      	ldr	r2, [pc, #536]	; (8001634 <HAL_GPIO_Init+0x288>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d01d      	beq.n	800145a <HAL_GPIO_Init+0xae>
          break;
 800141e:	e036      	b.n	800148e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001420:	4a85      	ldr	r2, [pc, #532]	; (8001638 <HAL_GPIO_Init+0x28c>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d019      	beq.n	800145a <HAL_GPIO_Init+0xae>
 8001426:	4a85      	ldr	r2, [pc, #532]	; (800163c <HAL_GPIO_Init+0x290>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d016      	beq.n	800145a <HAL_GPIO_Init+0xae>
 800142c:	4a84      	ldr	r2, [pc, #528]	; (8001640 <HAL_GPIO_Init+0x294>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d013      	beq.n	800145a <HAL_GPIO_Init+0xae>
          break;
 8001432:	e02c      	b.n	800148e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	623b      	str	r3, [r7, #32]
          break;
 800143a:	e028      	b.n	800148e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	3304      	adds	r3, #4
 8001442:	623b      	str	r3, [r7, #32]
          break;
 8001444:	e023      	b.n	800148e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	3308      	adds	r3, #8
 800144c:	623b      	str	r3, [r7, #32]
          break;
 800144e:	e01e      	b.n	800148e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	330c      	adds	r3, #12
 8001456:	623b      	str	r3, [r7, #32]
          break;
 8001458:	e019      	b.n	800148e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d102      	bne.n	8001468 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001462:	2304      	movs	r3, #4
 8001464:	623b      	str	r3, [r7, #32]
          break;
 8001466:	e012      	b.n	800148e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d105      	bne.n	800147c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001470:	2308      	movs	r3, #8
 8001472:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	69fa      	ldr	r2, [r7, #28]
 8001478:	611a      	str	r2, [r3, #16]
          break;
 800147a:	e008      	b.n	800148e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800147c:	2308      	movs	r3, #8
 800147e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	69fa      	ldr	r2, [r7, #28]
 8001484:	615a      	str	r2, [r3, #20]
          break;
 8001486:	e002      	b.n	800148e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001488:	2300      	movs	r3, #0
 800148a:	623b      	str	r3, [r7, #32]
          break;
 800148c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2bff      	cmp	r3, #255	; 0xff
 8001492:	d801      	bhi.n	8001498 <HAL_GPIO_Init+0xec>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	e001      	b.n	800149c <HAL_GPIO_Init+0xf0>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3304      	adds	r3, #4
 800149c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	2bff      	cmp	r3, #255	; 0xff
 80014a2:	d802      	bhi.n	80014aa <HAL_GPIO_Init+0xfe>
 80014a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	e002      	b.n	80014b0 <HAL_GPIO_Init+0x104>
 80014aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ac:	3b08      	subs	r3, #8
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	210f      	movs	r1, #15
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	fa01 f303 	lsl.w	r3, r1, r3
 80014be:	43db      	mvns	r3, r3
 80014c0:	401a      	ands	r2, r3
 80014c2:	6a39      	ldr	r1, [r7, #32]
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ca:	431a      	orrs	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 8096 	beq.w	800160a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014de:	4a59      	ldr	r2, [pc, #356]	; (8001644 <HAL_GPIO_Init+0x298>)
 80014e0:	4b58      	ldr	r3, [pc, #352]	; (8001644 <HAL_GPIO_Init+0x298>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6193      	str	r3, [r2, #24]
 80014ea:	4b56      	ldr	r3, [pc, #344]	; (8001644 <HAL_GPIO_Init+0x298>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014f6:	4a54      	ldr	r2, [pc, #336]	; (8001648 <HAL_GPIO_Init+0x29c>)
 80014f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fa:	089b      	lsrs	r3, r3, #2
 80014fc:	3302      	adds	r3, #2
 80014fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001502:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001506:	f003 0303 	and.w	r3, r3, #3
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	220f      	movs	r2, #15
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43db      	mvns	r3, r3
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	4013      	ands	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a4b      	ldr	r2, [pc, #300]	; (800164c <HAL_GPIO_Init+0x2a0>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d013      	beq.n	800154a <HAL_GPIO_Init+0x19e>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4a      	ldr	r2, [pc, #296]	; (8001650 <HAL_GPIO_Init+0x2a4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00d      	beq.n	8001546 <HAL_GPIO_Init+0x19a>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a49      	ldr	r2, [pc, #292]	; (8001654 <HAL_GPIO_Init+0x2a8>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d007      	beq.n	8001542 <HAL_GPIO_Init+0x196>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a48      	ldr	r2, [pc, #288]	; (8001658 <HAL_GPIO_Init+0x2ac>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d101      	bne.n	800153e <HAL_GPIO_Init+0x192>
 800153a:	2303      	movs	r3, #3
 800153c:	e006      	b.n	800154c <HAL_GPIO_Init+0x1a0>
 800153e:	2304      	movs	r3, #4
 8001540:	e004      	b.n	800154c <HAL_GPIO_Init+0x1a0>
 8001542:	2302      	movs	r3, #2
 8001544:	e002      	b.n	800154c <HAL_GPIO_Init+0x1a0>
 8001546:	2301      	movs	r3, #1
 8001548:	e000      	b.n	800154c <HAL_GPIO_Init+0x1a0>
 800154a:	2300      	movs	r3, #0
 800154c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800154e:	f002 0203 	and.w	r2, r2, #3
 8001552:	0092      	lsls	r2, r2, #2
 8001554:	4093      	lsls	r3, r2
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	4313      	orrs	r3, r2
 800155a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800155c:	493a      	ldr	r1, [pc, #232]	; (8001648 <HAL_GPIO_Init+0x29c>)
 800155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001560:	089b      	lsrs	r3, r3, #2
 8001562:	3302      	adds	r3, #2
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d006      	beq.n	8001584 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001576:	4939      	ldr	r1, [pc, #228]	; (800165c <HAL_GPIO_Init+0x2b0>)
 8001578:	4b38      	ldr	r3, [pc, #224]	; (800165c <HAL_GPIO_Init+0x2b0>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	4313      	orrs	r3, r2
 8001580:	600b      	str	r3, [r1, #0]
 8001582:	e006      	b.n	8001592 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001584:	4935      	ldr	r1, [pc, #212]	; (800165c <HAL_GPIO_Init+0x2b0>)
 8001586:	4b35      	ldr	r3, [pc, #212]	; (800165c <HAL_GPIO_Init+0x2b0>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	43db      	mvns	r3, r3
 800158e:	4013      	ands	r3, r2
 8001590:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d006      	beq.n	80015ac <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800159e:	492f      	ldr	r1, [pc, #188]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015a0:	4b2e      	ldr	r3, [pc, #184]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	604b      	str	r3, [r1, #4]
 80015aa:	e006      	b.n	80015ba <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015ac:	492b      	ldr	r1, [pc, #172]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015ae:	4b2b      	ldr	r3, [pc, #172]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	43db      	mvns	r3, r3
 80015b6:	4013      	ands	r3, r2
 80015b8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d006      	beq.n	80015d4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015c6:	4925      	ldr	r1, [pc, #148]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015c8:	4b24      	ldr	r3, [pc, #144]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	608b      	str	r3, [r1, #8]
 80015d2:	e006      	b.n	80015e2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015d4:	4921      	ldr	r1, [pc, #132]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015d6:	4b21      	ldr	r3, [pc, #132]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015d8:	689a      	ldr	r2, [r3, #8]
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	43db      	mvns	r3, r3
 80015de:	4013      	ands	r3, r2
 80015e0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d006      	beq.n	80015fc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ee:	491b      	ldr	r1, [pc, #108]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015f0:	4b1a      	ldr	r3, [pc, #104]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015f2:	68da      	ldr	r2, [r3, #12]
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	60cb      	str	r3, [r1, #12]
 80015fa:	e006      	b.n	800160a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015fc:	4917      	ldr	r1, [pc, #92]	; (800165c <HAL_GPIO_Init+0x2b0>)
 80015fe:	4b17      	ldr	r3, [pc, #92]	; (800165c <HAL_GPIO_Init+0x2b0>)
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	43db      	mvns	r3, r3
 8001606:	4013      	ands	r3, r2
 8001608:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	3301      	adds	r3, #1
 800160e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001616:	fa22 f303 	lsr.w	r3, r2, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	f47f aed0 	bne.w	80013c0 <HAL_GPIO_Init+0x14>
  }
}
 8001620:	bf00      	nop
 8001622:	372c      	adds	r7, #44	; 0x2c
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	10210000 	.word	0x10210000
 8001630:	10110000 	.word	0x10110000
 8001634:	10120000 	.word	0x10120000
 8001638:	10310000 	.word	0x10310000
 800163c:	10320000 	.word	0x10320000
 8001640:	10220000 	.word	0x10220000
 8001644:	40021000 	.word	0x40021000
 8001648:	40010000 	.word	0x40010000
 800164c:	40010800 	.word	0x40010800
 8001650:	40010c00 	.word	0x40010c00
 8001654:	40011000 	.word	0x40011000
 8001658:	40011400 	.word	0x40011400
 800165c:	40010400 	.word	0x40010400

08001660 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	887b      	ldrh	r3, [r7, #2]
 8001672:	4013      	ands	r3, r2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d002      	beq.n	800167e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001678:	2301      	movs	r3, #1
 800167a:	73fb      	strb	r3, [r7, #15]
 800167c:	e001      	b.n	8001682 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001682:	7bfb      	ldrb	r3, [r7, #15]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr

0800168e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
 8001696:	460b      	mov	r3, r1
 8001698:	807b      	strh	r3, [r7, #2]
 800169a:	4613      	mov	r3, r2
 800169c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800169e:	787b      	ldrb	r3, [r7, #1]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d003      	beq.n	80016ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016a4:	887a      	ldrh	r2, [r7, #2]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016aa:	e003      	b.n	80016b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016ac:	887b      	ldrh	r3, [r7, #2]
 80016ae:	041a      	lsls	r2, r3, #16
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	611a      	str	r2, [r3, #16]
}
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr
	...

080016c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d101      	bne.n	80016d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e26c      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	2b00      	cmp	r3, #0
 80016dc:	f000 8087 	beq.w	80017ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016e0:	4b92      	ldr	r3, [pc, #584]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f003 030c 	and.w	r3, r3, #12
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d00c      	beq.n	8001706 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016ec:	4b8f      	ldr	r3, [pc, #572]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f003 030c 	and.w	r3, r3, #12
 80016f4:	2b08      	cmp	r3, #8
 80016f6:	d112      	bne.n	800171e <HAL_RCC_OscConfig+0x5e>
 80016f8:	4b8c      	ldr	r3, [pc, #560]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001704:	d10b      	bne.n	800171e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001706:	4b89      	ldr	r3, [pc, #548]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d06c      	beq.n	80017ec <HAL_RCC_OscConfig+0x12c>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d168      	bne.n	80017ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e246      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001726:	d106      	bne.n	8001736 <HAL_RCC_OscConfig+0x76>
 8001728:	4a80      	ldr	r2, [pc, #512]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800172a:	4b80      	ldr	r3, [pc, #512]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	e02e      	b.n	8001794 <HAL_RCC_OscConfig+0xd4>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d10c      	bne.n	8001758 <HAL_RCC_OscConfig+0x98>
 800173e:	4a7b      	ldr	r2, [pc, #492]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001740:	4b7a      	ldr	r3, [pc, #488]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	4a78      	ldr	r2, [pc, #480]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800174c:	4b77      	ldr	r3, [pc, #476]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001754:	6013      	str	r3, [r2, #0]
 8001756:	e01d      	b.n	8001794 <HAL_RCC_OscConfig+0xd4>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001760:	d10c      	bne.n	800177c <HAL_RCC_OscConfig+0xbc>
 8001762:	4a72      	ldr	r2, [pc, #456]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001764:	4b71      	ldr	r3, [pc, #452]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800176c:	6013      	str	r3, [r2, #0]
 800176e:	4a6f      	ldr	r2, [pc, #444]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001770:	4b6e      	ldr	r3, [pc, #440]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e00b      	b.n	8001794 <HAL_RCC_OscConfig+0xd4>
 800177c:	4a6b      	ldr	r2, [pc, #428]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800177e:	4b6b      	ldr	r3, [pc, #428]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001786:	6013      	str	r3, [r2, #0]
 8001788:	4a68      	ldr	r2, [pc, #416]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800178a:	4b68      	ldr	r3, [pc, #416]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001792:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d013      	beq.n	80017c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179c:	f7ff f9b8 	bl	8000b10 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a4:	f7ff f9b4 	bl	8000b10 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b64      	cmp	r3, #100	; 0x64
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e1fa      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b6:	4b5d      	ldr	r3, [pc, #372]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0f0      	beq.n	80017a4 <HAL_RCC_OscConfig+0xe4>
 80017c2:	e014      	b.n	80017ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c4:	f7ff f9a4 	bl	8000b10 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017cc:	f7ff f9a0 	bl	8000b10 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b64      	cmp	r3, #100	; 0x64
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e1e6      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017de:	4b53      	ldr	r3, [pc, #332]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1f0      	bne.n	80017cc <HAL_RCC_OscConfig+0x10c>
 80017ea:	e000      	b.n	80017ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d063      	beq.n	80018c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017fa:	4b4c      	ldr	r3, [pc, #304]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 030c 	and.w	r3, r3, #12
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00b      	beq.n	800181e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001806:	4b49      	ldr	r3, [pc, #292]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f003 030c 	and.w	r3, r3, #12
 800180e:	2b08      	cmp	r3, #8
 8001810:	d11c      	bne.n	800184c <HAL_RCC_OscConfig+0x18c>
 8001812:	4b46      	ldr	r3, [pc, #280]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d116      	bne.n	800184c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800181e:	4b43      	ldr	r3, [pc, #268]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d005      	beq.n	8001836 <HAL_RCC_OscConfig+0x176>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	691b      	ldr	r3, [r3, #16]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d001      	beq.n	8001836 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e1ba      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001836:	493d      	ldr	r1, [pc, #244]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001838:	4b3c      	ldr	r3, [pc, #240]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184a:	e03a      	b.n	80018c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d020      	beq.n	8001896 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001854:	4b36      	ldr	r3, [pc, #216]	; (8001930 <HAL_RCC_OscConfig+0x270>)
 8001856:	2201      	movs	r2, #1
 8001858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185a:	f7ff f959 	bl	8000b10 <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001860:	e008      	b.n	8001874 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001862:	f7ff f955 	bl	8000b10 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e19b      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001874:	4b2d      	ldr	r3, [pc, #180]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f0      	beq.n	8001862 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001880:	492a      	ldr	r1, [pc, #168]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001882:	4b2a      	ldr	r3, [pc, #168]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4313      	orrs	r3, r2
 8001892:	600b      	str	r3, [r1, #0]
 8001894:	e015      	b.n	80018c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001896:	4b26      	ldr	r3, [pc, #152]	; (8001930 <HAL_RCC_OscConfig+0x270>)
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189c:	f7ff f938 	bl	8000b10 <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018a4:	f7ff f934 	bl	8000b10 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e17a      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018b6:	4b1d      	ldr	r3, [pc, #116]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f0      	bne.n	80018a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0308 	and.w	r3, r3, #8
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d03a      	beq.n	8001944 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d019      	beq.n	800190a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <HAL_RCC_OscConfig+0x274>)
 80018d8:	2201      	movs	r2, #1
 80018da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018dc:	f7ff f918 	bl	8000b10 <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018e4:	f7ff f914 	bl	8000b10 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e15a      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018f6:	4b0d      	ldr	r3, [pc, #52]	; (800192c <HAL_RCC_OscConfig+0x26c>)
 80018f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001902:	2001      	movs	r0, #1
 8001904:	f000 fada 	bl	8001ebc <RCC_Delay>
 8001908:	e01c      	b.n	8001944 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800190a:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <HAL_RCC_OscConfig+0x274>)
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001910:	f7ff f8fe 	bl	8000b10 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001916:	e00f      	b.n	8001938 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001918:	f7ff f8fa 	bl	8000b10 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d908      	bls.n	8001938 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e140      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
 800192a:	bf00      	nop
 800192c:	40021000 	.word	0x40021000
 8001930:	42420000 	.word	0x42420000
 8001934:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001938:	4b9e      	ldr	r3, [pc, #632]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 800193a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1e9      	bne.n	8001918 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 80a6 	beq.w	8001a9e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001952:	2300      	movs	r3, #0
 8001954:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001956:	4b97      	ldr	r3, [pc, #604]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10d      	bne.n	800197e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001962:	4a94      	ldr	r2, [pc, #592]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001964:	4b93      	ldr	r3, [pc, #588]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001966:	69db      	ldr	r3, [r3, #28]
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196c:	61d3      	str	r3, [r2, #28]
 800196e:	4b91      	ldr	r3, [pc, #580]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	60bb      	str	r3, [r7, #8]
 8001978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800197a:	2301      	movs	r3, #1
 800197c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800197e:	4b8e      	ldr	r3, [pc, #568]	; (8001bb8 <HAL_RCC_OscConfig+0x4f8>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001986:	2b00      	cmp	r3, #0
 8001988:	d118      	bne.n	80019bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800198a:	4a8b      	ldr	r2, [pc, #556]	; (8001bb8 <HAL_RCC_OscConfig+0x4f8>)
 800198c:	4b8a      	ldr	r3, [pc, #552]	; (8001bb8 <HAL_RCC_OscConfig+0x4f8>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001996:	f7ff f8bb 	bl	8000b10 <HAL_GetTick>
 800199a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800199e:	f7ff f8b7 	bl	8000b10 <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b64      	cmp	r3, #100	; 0x64
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e0fd      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b0:	4b81      	ldr	r3, [pc, #516]	; (8001bb8 <HAL_RCC_OscConfig+0x4f8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d0f0      	beq.n	800199e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d106      	bne.n	80019d2 <HAL_RCC_OscConfig+0x312>
 80019c4:	4a7b      	ldr	r2, [pc, #492]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 80019c6:	4b7b      	ldr	r3, [pc, #492]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 80019c8:	6a1b      	ldr	r3, [r3, #32]
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	6213      	str	r3, [r2, #32]
 80019d0:	e02d      	b.n	8001a2e <HAL_RCC_OscConfig+0x36e>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d10c      	bne.n	80019f4 <HAL_RCC_OscConfig+0x334>
 80019da:	4a76      	ldr	r2, [pc, #472]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 80019dc:	4b75      	ldr	r3, [pc, #468]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 80019de:	6a1b      	ldr	r3, [r3, #32]
 80019e0:	f023 0301 	bic.w	r3, r3, #1
 80019e4:	6213      	str	r3, [r2, #32]
 80019e6:	4a73      	ldr	r2, [pc, #460]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 80019e8:	4b72      	ldr	r3, [pc, #456]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	f023 0304 	bic.w	r3, r3, #4
 80019f0:	6213      	str	r3, [r2, #32]
 80019f2:	e01c      	b.n	8001a2e <HAL_RCC_OscConfig+0x36e>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	2b05      	cmp	r3, #5
 80019fa:	d10c      	bne.n	8001a16 <HAL_RCC_OscConfig+0x356>
 80019fc:	4a6d      	ldr	r2, [pc, #436]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 80019fe:	4b6d      	ldr	r3, [pc, #436]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	f043 0304 	orr.w	r3, r3, #4
 8001a06:	6213      	str	r3, [r2, #32]
 8001a08:	4a6a      	ldr	r2, [pc, #424]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a0a:	4b6a      	ldr	r3, [pc, #424]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	f043 0301 	orr.w	r3, r3, #1
 8001a12:	6213      	str	r3, [r2, #32]
 8001a14:	e00b      	b.n	8001a2e <HAL_RCC_OscConfig+0x36e>
 8001a16:	4a67      	ldr	r2, [pc, #412]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a18:	4b66      	ldr	r3, [pc, #408]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	f023 0301 	bic.w	r3, r3, #1
 8001a20:	6213      	str	r3, [r2, #32]
 8001a22:	4a64      	ldr	r2, [pc, #400]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a24:	4b63      	ldr	r3, [pc, #396]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	f023 0304 	bic.w	r3, r3, #4
 8001a2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d015      	beq.n	8001a62 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a36:	f7ff f86b 	bl	8000b10 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a3c:	e00a      	b.n	8001a54 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3e:	f7ff f867 	bl	8000b10 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e0ab      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a54:	4b57      	ldr	r3, [pc, #348]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d0ee      	beq.n	8001a3e <HAL_RCC_OscConfig+0x37e>
 8001a60:	e014      	b.n	8001a8c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a62:	f7ff f855 	bl	8000b10 <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a68:	e00a      	b.n	8001a80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6a:	f7ff f851 	bl	8000b10 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e095      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a80:	4b4c      	ldr	r3, [pc, #304]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1ee      	bne.n	8001a6a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a8c:	7dfb      	ldrb	r3, [r7, #23]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d105      	bne.n	8001a9e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a92:	4a48      	ldr	r2, [pc, #288]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a94:	4b47      	ldr	r3, [pc, #284]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001a96:	69db      	ldr	r3, [r3, #28]
 8001a98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f000 8081 	beq.w	8001baa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001aa8:	4b42      	ldr	r3, [pc, #264]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f003 030c 	and.w	r3, r3, #12
 8001ab0:	2b08      	cmp	r3, #8
 8001ab2:	d061      	beq.n	8001b78 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	69db      	ldr	r3, [r3, #28]
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d146      	bne.n	8001b4a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001abc:	4b3f      	ldr	r3, [pc, #252]	; (8001bbc <HAL_RCC_OscConfig+0x4fc>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac2:	f7ff f825 	bl	8000b10 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aca:	f7ff f821 	bl	8000b10 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e067      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001adc:	4b35      	ldr	r3, [pc, #212]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1f0      	bne.n	8001aca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a1b      	ldr	r3, [r3, #32]
 8001aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af0:	d108      	bne.n	8001b04 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001af2:	4930      	ldr	r1, [pc, #192]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001af4:	4b2f      	ldr	r3, [pc, #188]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b04:	482b      	ldr	r0, [pc, #172]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001b06:	4b2b      	ldr	r3, [pc, #172]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a19      	ldr	r1, [r3, #32]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b16:	430b      	orrs	r3, r1
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b1c:	4b27      	ldr	r3, [pc, #156]	; (8001bbc <HAL_RCC_OscConfig+0x4fc>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b22:	f7fe fff5 	bl	8000b10 <HAL_GetTick>
 8001b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2a:	f7fe fff1 	bl	8000b10 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e037      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b3c:	4b1d      	ldr	r3, [pc, #116]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d0f0      	beq.n	8001b2a <HAL_RCC_OscConfig+0x46a>
 8001b48:	e02f      	b.n	8001baa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b4a:	4b1c      	ldr	r3, [pc, #112]	; (8001bbc <HAL_RCC_OscConfig+0x4fc>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7fe ffde 	bl	8000b10 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b58:	f7fe ffda 	bl	8000b10 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e020      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b6a:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x498>
 8001b76:	e018      	b.n	8001baa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69db      	ldr	r3, [r3, #28]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d101      	bne.n	8001b84 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e013      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_RCC_OscConfig+0x4f4>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d106      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	40007000 	.word	0x40007000
 8001bbc:	42420060 	.word	0x42420060

08001bc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e0d0      	b.n	8001d76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bd4:	4b6a      	ldr	r3, [pc, #424]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0207 	and.w	r2, r3, #7
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d210      	bcs.n	8001c04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be2:	4967      	ldr	r1, [pc, #412]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001be4:	4b66      	ldr	r3, [pc, #408]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f023 0207 	bic.w	r2, r3, #7
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf2:	4b63      	ldr	r3, [pc, #396]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0207 	and.w	r2, r3, #7
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d001      	beq.n	8001c04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e0b8      	b.n	8001d76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0302 	and.w	r3, r3, #2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d020      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0304 	and.w	r3, r3, #4
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c1c:	4a59      	ldr	r2, [pc, #356]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1e:	4b59      	ldr	r3, [pc, #356]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0308 	and.w	r3, r3, #8
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d005      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c34:	4a53      	ldr	r2, [pc, #332]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c36:	4b53      	ldr	r3, [pc, #332]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c40:	4950      	ldr	r1, [pc, #320]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c42:	4b50      	ldr	r3, [pc, #320]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d040      	beq.n	8001ce0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d107      	bne.n	8001c76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c66:	4b47      	ldr	r3, [pc, #284]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d115      	bne.n	8001c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e07f      	b.n	8001d76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d107      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c7e:	4b41      	ldr	r3, [pc, #260]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d109      	bne.n	8001c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e073      	b.n	8001d76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8e:	4b3d      	ldr	r3, [pc, #244]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d101      	bne.n	8001c9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e06b      	b.n	8001d76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c9e:	4939      	ldr	r1, [pc, #228]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca0:	4b38      	ldr	r3, [pc, #224]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f023 0203 	bic.w	r2, r3, #3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cb0:	f7fe ff2e 	bl	8000b10 <HAL_GetTick>
 8001cb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb6:	e00a      	b.n	8001cce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb8:	f7fe ff2a 	bl	8000b10 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e053      	b.n	8001d76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cce:	4b2d      	ldr	r3, [pc, #180]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 020c 	and.w	r2, r3, #12
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d1eb      	bne.n	8001cb8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ce0:	4b27      	ldr	r3, [pc, #156]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0207 	and.w	r2, r3, #7
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d910      	bls.n	8001d10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cee:	4924      	ldr	r1, [pc, #144]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf0:	4b23      	ldr	r3, [pc, #140]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f023 0207 	bic.w	r2, r3, #7
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cfe:	4b20      	ldr	r3, [pc, #128]	; (8001d80 <HAL_RCC_ClockConfig+0x1c0>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0207 	and.w	r2, r3, #7
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d001      	beq.n	8001d10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e032      	b.n	8001d76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d008      	beq.n	8001d2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d1c:	4919      	ldr	r1, [pc, #100]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1e:	4b19      	ldr	r3, [pc, #100]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0308 	and.w	r3, r3, #8
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d009      	beq.n	8001d4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d3a:	4912      	ldr	r1, [pc, #72]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3c:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	691b      	ldr	r3, [r3, #16]
 8001d48:	00db      	lsls	r3, r3, #3
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d4e:	f000 f821 	bl	8001d94 <HAL_RCC_GetSysClockFreq>
 8001d52:	4601      	mov	r1, r0
 8001d54:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	091b      	lsrs	r3, r3, #4
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <HAL_RCC_ClockConfig+0x1c8>)
 8001d60:	5cd3      	ldrb	r3, [r2, r3]
 8001d62:	fa21 f303 	lsr.w	r3, r1, r3
 8001d66:	4a09      	ldr	r2, [pc, #36]	; (8001d8c <HAL_RCC_ClockConfig+0x1cc>)
 8001d68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d6a:	4b09      	ldr	r3, [pc, #36]	; (8001d90 <HAL_RCC_ClockConfig+0x1d0>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe fe8c 	bl	8000a8c <HAL_InitTick>

  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40022000 	.word	0x40022000
 8001d84:	40021000 	.word	0x40021000
 8001d88:	080049bc 	.word	0x080049bc
 8001d8c:	20000014 	.word	0x20000014
 8001d90:	20000000 	.word	0x20000000

08001d94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d94:	b490      	push	{r4, r7}
 8001d96:	b08a      	sub	sp, #40	; 0x28
 8001d98:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d9a:	4b2a      	ldr	r3, [pc, #168]	; (8001e44 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d9c:	1d3c      	adds	r4, r7, #4
 8001d9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001da4:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001da6:	881b      	ldrh	r3, [r3, #0]
 8001da8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
 8001dae:	2300      	movs	r3, #0
 8001db0:	61bb      	str	r3, [r7, #24]
 8001db2:	2300      	movs	r3, #0
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
 8001db6:	2300      	movs	r3, #0
 8001db8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dbe:	4b23      	ldr	r3, [pc, #140]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f003 030c 	and.w	r3, r3, #12
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	d002      	beq.n	8001dd4 <HAL_RCC_GetSysClockFreq+0x40>
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d003      	beq.n	8001dda <HAL_RCC_GetSysClockFreq+0x46>
 8001dd2:	e02d      	b.n	8001e30 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dd4:	4b1e      	ldr	r3, [pc, #120]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001dd6:	623b      	str	r3, [r7, #32]
      break;
 8001dd8:	e02d      	b.n	8001e36 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	0c9b      	lsrs	r3, r3, #18
 8001dde:	f003 030f 	and.w	r3, r3, #15
 8001de2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001de6:	4413      	add	r3, r2
 8001de8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d013      	beq.n	8001e20 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001df8:	4b14      	ldr	r3, [pc, #80]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	0c5b      	lsrs	r3, r3, #17
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e06:	4413      	add	r3, r2
 8001e08:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e0c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	4a0f      	ldr	r2, [pc, #60]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e12:	fb02 f203 	mul.w	r2, r2, r3
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e1e:	e004      	b.n	8001e2a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	4a0c      	ldr	r2, [pc, #48]	; (8001e54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e24:	fb02 f303 	mul.w	r3, r2, r3
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	623b      	str	r3, [r7, #32]
      break;
 8001e2e:	e002      	b.n	8001e36 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e30:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e32:	623b      	str	r3, [r7, #32]
      break;
 8001e34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e36:	6a3b      	ldr	r3, [r7, #32]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3728      	adds	r7, #40	; 0x28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc90      	pop	{r4, r7}
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	08004994 	.word	0x08004994
 8001e48:	080049a4 	.word	0x080049a4
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	007a1200 	.word	0x007a1200
 8001e54:	003d0900 	.word	0x003d0900

08001e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e5c:	4b02      	ldr	r3, [pc, #8]	; (8001e68 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr
 8001e68:	20000014 	.word	0x20000014

08001e6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e70:	f7ff fff2 	bl	8001e58 <HAL_RCC_GetHCLKFreq>
 8001e74:	4601      	mov	r1, r0
 8001e76:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	0a1b      	lsrs	r3, r3, #8
 8001e7c:	f003 0307 	and.w	r3, r3, #7
 8001e80:	4a03      	ldr	r2, [pc, #12]	; (8001e90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e82:	5cd3      	ldrb	r3, [r2, r3]
 8001e84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	080049cc 	.word	0x080049cc

08001e94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e98:	f7ff ffde 	bl	8001e58 <HAL_RCC_GetHCLKFreq>
 8001e9c:	4601      	mov	r1, r0
 8001e9e:	4b05      	ldr	r3, [pc, #20]	; (8001eb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	0adb      	lsrs	r3, r3, #11
 8001ea4:	f003 0307 	and.w	r3, r3, #7
 8001ea8:	4a03      	ldr	r2, [pc, #12]	; (8001eb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001eaa:	5cd3      	ldrb	r3, [r2, r3]
 8001eac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	080049cc 	.word	0x080049cc

08001ebc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ec4:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <RCC_Delay+0x34>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a0a      	ldr	r2, [pc, #40]	; (8001ef4 <RCC_Delay+0x38>)
 8001eca:	fba2 2303 	umull	r2, r3, r2, r3
 8001ece:	0a5b      	lsrs	r3, r3, #9
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	fb02 f303 	mul.w	r3, r2, r3
 8001ed6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ed8:	bf00      	nop
  }
  while (Delay --);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	1e5a      	subs	r2, r3, #1
 8001ede:	60fa      	str	r2, [r7, #12]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1f9      	bne.n	8001ed8 <RCC_Delay+0x1c>
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000014 	.word	0x20000014
 8001ef4:	10624dd3 	.word	0x10624dd3

08001ef8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	2300      	movs	r3, #0
 8001f06:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d07d      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001f14:	2300      	movs	r3, #0
 8001f16:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f18:	4b4f      	ldr	r3, [pc, #316]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d10d      	bne.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f24:	4a4c      	ldr	r2, [pc, #304]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f26:	4b4c      	ldr	r3, [pc, #304]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	61d3      	str	r3, [r2, #28]
 8001f30:	4b49      	ldr	r3, [pc, #292]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f40:	4b46      	ldr	r3, [pc, #280]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d118      	bne.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f4c:	4a43      	ldr	r2, [pc, #268]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f4e:	4b43      	ldr	r3, [pc, #268]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f58:	f7fe fdda 	bl	8000b10 <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f5e:	e008      	b.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f60:	f7fe fdd6 	bl	8000b10 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b64      	cmp	r3, #100	; 0x64
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e06d      	b.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f72:	4b3a      	ldr	r3, [pc, #232]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d0f0      	beq.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f7e:	4b36      	ldr	r3, [pc, #216]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f80:	6a1b      	ldr	r3, [r3, #32]
 8001f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f86:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d02e      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d027      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f9c:	4b2e      	ldr	r3, [pc, #184]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f9e:	6a1b      	ldr	r3, [r3, #32]
 8001fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fa4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fa6:	4b2e      	ldr	r3, [pc, #184]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fac:	4b2c      	ldr	r3, [pc, #176]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001fb2:	4a29      	ldr	r2, [pc, #164]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d014      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc2:	f7fe fda5 	bl	8000b10 <HAL_GetTick>
 8001fc6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc8:	e00a      	b.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fca:	f7fe fda1 	bl	8000b10 <HAL_GetTick>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e036      	b.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe0:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d0ee      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fec:	491a      	ldr	r1, [pc, #104]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fee:	4b1a      	ldr	r3, [pc, #104]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ffe:	7dfb      	ldrb	r3, [r7, #23]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d105      	bne.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002004:	4a14      	ldr	r2, [pc, #80]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002006:	4b14      	ldr	r3, [pc, #80]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800200e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d008      	beq.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800201c:	490e      	ldr	r1, [pc, #56]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	4313      	orrs	r3, r2
 800202c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0310 	and.w	r3, r3, #16
 8002036:	2b00      	cmp	r3, #0
 8002038:	d008      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800203a:	4907      	ldr	r1, [pc, #28]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	4313      	orrs	r3, r2
 800204a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40021000 	.word	0x40021000
 800205c:	40007000 	.word	0x40007000
 8002060:	42420440 	.word	0x42420440

08002064 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e01d      	b.n	80020b2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800207c:	b2db      	uxtb	r3, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	d106      	bne.n	8002090 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f001 fdaa 	bl	8003be4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2202      	movs	r2, #2
 8002094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3304      	adds	r3, #4
 80020a0:	4619      	mov	r1, r3
 80020a2:	4610      	mov	r0, r2
 80020a4:	f000 fa10 	bl	80024c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}

080020ba <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b085      	sub	sp, #20
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2202      	movs	r2, #2
 80020c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f003 0307 	and.w	r3, r3, #7
 80020d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b06      	cmp	r3, #6
 80020da:	d007      	beq.n	80020ec <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	6812      	ldr	r2, [r2, #0]
 80020e6:	f042 0201 	orr.w	r2, r2, #1
 80020ea:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e01d      	b.n	800214e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d106      	bne.n	800212c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f815 	bl	8002156 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2202      	movs	r2, #2
 8002130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3304      	adds	r3, #4
 800213c:	4619      	mov	r1, r3
 800213e:	4610      	mov	r0, r2
 8002140:	f000 f9c2 	bl	80024c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2201      	movs	r2, #1
 8002178:	6839      	ldr	r1, [r7, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f000 fc24 	bl	80029c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a10      	ldr	r2, [pc, #64]	; (80021c8 <HAL_TIM_PWM_Start+0x60>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d107      	bne.n	800219a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	6812      	ldr	r2, [r2, #0]
 8002192:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002194:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002198:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b06      	cmp	r3, #6
 80021aa:	d007      	beq.n	80021bc <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6812      	ldr	r2, [r2, #0]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	f042 0201 	orr.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40012c00 	.word	0x40012c00

080021cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e0b4      	b.n	8002350 <HAL_TIM_PWM_ConfigChannel+0x184>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2202      	movs	r2, #2
 80021f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2b0c      	cmp	r3, #12
 80021fa:	f200 809f 	bhi.w	800233c <HAL_TIM_PWM_ConfigChannel+0x170>
 80021fe:	a201      	add	r2, pc, #4	; (adr r2, 8002204 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002204:	08002239 	.word	0x08002239
 8002208:	0800233d 	.word	0x0800233d
 800220c:	0800233d 	.word	0x0800233d
 8002210:	0800233d 	.word	0x0800233d
 8002214:	08002279 	.word	0x08002279
 8002218:	0800233d 	.word	0x0800233d
 800221c:	0800233d 	.word	0x0800233d
 8002220:	0800233d 	.word	0x0800233d
 8002224:	080022bb 	.word	0x080022bb
 8002228:	0800233d 	.word	0x0800233d
 800222c:	0800233d 	.word	0x0800233d
 8002230:	0800233d 	.word	0x0800233d
 8002234:	080022fb 	.word	0x080022fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68b9      	ldr	r1, [r7, #8]
 800223e:	4618      	mov	r0, r3
 8002240:	f000 f9a4 	bl	800258c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	6812      	ldr	r2, [r2, #0]
 800224c:	6992      	ldr	r2, [r2, #24]
 800224e:	f042 0208 	orr.w	r2, r2, #8
 8002252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	6812      	ldr	r2, [r2, #0]
 800225c:	6992      	ldr	r2, [r2, #24]
 800225e:	f022 0204 	bic.w	r2, r2, #4
 8002262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	6812      	ldr	r2, [r2, #0]
 800226c:	6991      	ldr	r1, [r2, #24]
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	6912      	ldr	r2, [r2, #16]
 8002272:	430a      	orrs	r2, r1
 8002274:	619a      	str	r2, [r3, #24]
      break;
 8002276:	e062      	b.n	800233e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68b9      	ldr	r1, [r7, #8]
 800227e:	4618      	mov	r0, r3
 8002280:	f000 f9ea 	bl	8002658 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	6992      	ldr	r2, [r2, #24]
 800228e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	6992      	ldr	r2, [r2, #24]
 800229e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	6991      	ldr	r1, [r2, #24]
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	6912      	ldr	r2, [r2, #16]
 80022b2:	0212      	lsls	r2, r2, #8
 80022b4:	430a      	orrs	r2, r1
 80022b6:	619a      	str	r2, [r3, #24]
      break;
 80022b8:	e041      	b.n	800233e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68b9      	ldr	r1, [r7, #8]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 fa33 	bl	800272c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	6812      	ldr	r2, [r2, #0]
 80022ce:	69d2      	ldr	r2, [r2, #28]
 80022d0:	f042 0208 	orr.w	r2, r2, #8
 80022d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	69d2      	ldr	r2, [r2, #28]
 80022e0:	f022 0204 	bic.w	r2, r2, #4
 80022e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	69d1      	ldr	r1, [r2, #28]
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	6912      	ldr	r2, [r2, #16]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	61da      	str	r2, [r3, #28]
      break;
 80022f8:	e021      	b.n	800233e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68b9      	ldr	r1, [r7, #8]
 8002300:	4618      	mov	r0, r3
 8002302:	f000 fa7d 	bl	8002800 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	69d2      	ldr	r2, [r2, #28]
 8002310:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	6812      	ldr	r2, [r2, #0]
 800231e:	69d2      	ldr	r2, [r2, #28]
 8002320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	69d1      	ldr	r1, [r2, #28]
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	6912      	ldr	r2, [r2, #16]
 8002334:	0212      	lsls	r2, r2, #8
 8002336:	430a      	orrs	r2, r1
 8002338:	61da      	str	r2, [r3, #28]
      break;
 800233a:	e000      	b.n	800233e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800233c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_TIM_ConfigClockSource+0x18>
 800236c:	2302      	movs	r3, #2
 800236e:	e0a6      	b.n	80024be <HAL_TIM_ConfigClockSource+0x166>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2202      	movs	r2, #2
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800238e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002396:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2b40      	cmp	r3, #64	; 0x40
 80023a6:	d067      	beq.n	8002478 <HAL_TIM_ConfigClockSource+0x120>
 80023a8:	2b40      	cmp	r3, #64	; 0x40
 80023aa:	d80b      	bhi.n	80023c4 <HAL_TIM_ConfigClockSource+0x6c>
 80023ac:	2b10      	cmp	r3, #16
 80023ae:	d073      	beq.n	8002498 <HAL_TIM_ConfigClockSource+0x140>
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d802      	bhi.n	80023ba <HAL_TIM_ConfigClockSource+0x62>
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d06f      	beq.n	8002498 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80023b8:	e078      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80023ba:	2b20      	cmp	r3, #32
 80023bc:	d06c      	beq.n	8002498 <HAL_TIM_ConfigClockSource+0x140>
 80023be:	2b30      	cmp	r3, #48	; 0x30
 80023c0:	d06a      	beq.n	8002498 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80023c2:	e073      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80023c4:	2b70      	cmp	r3, #112	; 0x70
 80023c6:	d00d      	beq.n	80023e4 <HAL_TIM_ConfigClockSource+0x8c>
 80023c8:	2b70      	cmp	r3, #112	; 0x70
 80023ca:	d804      	bhi.n	80023d6 <HAL_TIM_ConfigClockSource+0x7e>
 80023cc:	2b50      	cmp	r3, #80	; 0x50
 80023ce:	d033      	beq.n	8002438 <HAL_TIM_ConfigClockSource+0xe0>
 80023d0:	2b60      	cmp	r3, #96	; 0x60
 80023d2:	d041      	beq.n	8002458 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80023d4:	e06a      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80023d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023da:	d066      	beq.n	80024aa <HAL_TIM_ConfigClockSource+0x152>
 80023dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023e0:	d017      	beq.n	8002412 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80023e2:	e063      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	6899      	ldr	r1, [r3, #8]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685a      	ldr	r2, [r3, #4]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f000 fac9 	bl	800298a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002406:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	609a      	str	r2, [r3, #8]
      break;
 8002410:	e04c      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6818      	ldr	r0, [r3, #0]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	6899      	ldr	r1, [r3, #8]
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685a      	ldr	r2, [r3, #4]
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	f000 fab2 	bl	800298a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	6812      	ldr	r2, [r2, #0]
 800242e:	6892      	ldr	r2, [r2, #8]
 8002430:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002434:	609a      	str	r2, [r3, #8]
      break;
 8002436:	e039      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6818      	ldr	r0, [r3, #0]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	6859      	ldr	r1, [r3, #4]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	461a      	mov	r2, r3
 8002446:	f000 fa29 	bl	800289c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2150      	movs	r1, #80	; 0x50
 8002450:	4618      	mov	r0, r3
 8002452:	f000 fa80 	bl	8002956 <TIM_ITRx_SetConfig>
      break;
 8002456:	e029      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6818      	ldr	r0, [r3, #0]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	6859      	ldr	r1, [r3, #4]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	461a      	mov	r2, r3
 8002466:	f000 fa47 	bl	80028f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2160      	movs	r1, #96	; 0x60
 8002470:	4618      	mov	r0, r3
 8002472:	f000 fa70 	bl	8002956 <TIM_ITRx_SetConfig>
      break;
 8002476:	e019      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6818      	ldr	r0, [r3, #0]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	6859      	ldr	r1, [r3, #4]
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	461a      	mov	r2, r3
 8002486:	f000 fa09 	bl	800289c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2140      	movs	r1, #64	; 0x40
 8002490:	4618      	mov	r0, r3
 8002492:	f000 fa60 	bl	8002956 <TIM_ITRx_SetConfig>
      break;
 8002496:	e009      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4619      	mov	r1, r3
 80024a2:	4610      	mov	r0, r2
 80024a4:	f000 fa57 	bl	8002956 <TIM_ITRx_SetConfig>
      break;
 80024a8:	e000      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x154>
      break;
 80024aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a29      	ldr	r2, [pc, #164]	; (8002580 <TIM_Base_SetConfig+0xb8>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d00b      	beq.n	80024f8 <TIM_Base_SetConfig+0x30>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e6:	d007      	beq.n	80024f8 <TIM_Base_SetConfig+0x30>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a26      	ldr	r2, [pc, #152]	; (8002584 <TIM_Base_SetConfig+0xbc>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d003      	beq.n	80024f8 <TIM_Base_SetConfig+0x30>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a25      	ldr	r2, [pc, #148]	; (8002588 <TIM_Base_SetConfig+0xc0>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d108      	bne.n	800250a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	4313      	orrs	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a1c      	ldr	r2, [pc, #112]	; (8002580 <TIM_Base_SetConfig+0xb8>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00b      	beq.n	800252a <TIM_Base_SetConfig+0x62>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002518:	d007      	beq.n	800252a <TIM_Base_SetConfig+0x62>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a19      	ldr	r2, [pc, #100]	; (8002584 <TIM_Base_SetConfig+0xbc>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d003      	beq.n	800252a <TIM_Base_SetConfig+0x62>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a18      	ldr	r2, [pc, #96]	; (8002588 <TIM_Base_SetConfig+0xc0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d108      	bne.n	800253c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	4313      	orrs	r3, r2
 800253a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	4313      	orrs	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a07      	ldr	r2, [pc, #28]	; (8002580 <TIM_Base_SetConfig+0xb8>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d103      	bne.n	8002570 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	615a      	str	r2, [r3, #20]
}
 8002576:	bf00      	nop
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr
 8002580:	40012c00 	.word	0x40012c00
 8002584:	40000400 	.word	0x40000400
 8002588:	40000800 	.word	0x40000800

0800258c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800258c:	b480      	push	{r7}
 800258e:	b087      	sub	sp, #28
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	f023 0201 	bic.w	r2, r3, #1
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f023 0303 	bic.w	r3, r3, #3
 80025c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f023 0302 	bic.w	r3, r3, #2
 80025d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4313      	orrs	r3, r2
 80025de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a1c      	ldr	r2, [pc, #112]	; (8002654 <TIM_OC1_SetConfig+0xc8>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d10c      	bne.n	8002602 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	f023 0308 	bic.w	r3, r3, #8
 80025ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f023 0304 	bic.w	r3, r3, #4
 8002600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a13      	ldr	r2, [pc, #76]	; (8002654 <TIM_OC1_SetConfig+0xc8>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d111      	bne.n	800262e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002610:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002618:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	4313      	orrs	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	4313      	orrs	r3, r2
 800262c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	621a      	str	r2, [r3, #32]
}
 8002648:	bf00      	nop
 800264a:	371c      	adds	r7, #28
 800264c:	46bd      	mov	sp, r7
 800264e:	bc80      	pop	{r7}
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40012c00 	.word	0x40012c00

08002658 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	f023 0210 	bic.w	r2, r3, #16
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800268e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	021b      	lsls	r3, r3, #8
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	4313      	orrs	r3, r2
 800269a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f023 0320 	bic.w	r3, r3, #32
 80026a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	011b      	lsls	r3, r3, #4
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a1d      	ldr	r2, [pc, #116]	; (8002728 <TIM_OC2_SetConfig+0xd0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d10d      	bne.n	80026d4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	011b      	lsls	r3, r3, #4
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a14      	ldr	r2, [pc, #80]	; (8002728 <TIM_OC2_SetConfig+0xd0>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d113      	bne.n	8002704 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80026e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80026ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	621a      	str	r2, [r3, #32]
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr
 8002728:	40012c00 	.word	0x40012c00

0800272c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800272c:	b480      	push	{r7}
 800272e:	b087      	sub	sp, #28
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800275a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f023 0303 	bic.w	r3, r3, #3
 8002762:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	4313      	orrs	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002774:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	021b      	lsls	r3, r3, #8
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	4313      	orrs	r3, r2
 8002780:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a1d      	ldr	r2, [pc, #116]	; (80027fc <TIM_OC3_SetConfig+0xd0>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d10d      	bne.n	80027a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002790:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	021b      	lsls	r3, r3, #8
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	4313      	orrs	r3, r2
 800279c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a14      	ldr	r2, [pc, #80]	; (80027fc <TIM_OC3_SetConfig+0xd0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d113      	bne.n	80027d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	693a      	ldr	r2, [r7, #16]
 80027da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	621a      	str	r2, [r3, #32]
}
 80027f0:	bf00      	nop
 80027f2:	371c      	adds	r7, #28
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40012c00 	.word	0x40012c00

08002800 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002800:	b480      	push	{r7}
 8002802:	b087      	sub	sp, #28
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800282e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	021b      	lsls	r3, r3, #8
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	4313      	orrs	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800284a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	031b      	lsls	r3, r3, #12
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4313      	orrs	r3, r2
 8002856:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a0f      	ldr	r2, [pc, #60]	; (8002898 <TIM_OC4_SetConfig+0x98>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d109      	bne.n	8002874 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002866:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	695b      	ldr	r3, [r3, #20]
 800286c:	019b      	lsls	r3, r3, #6
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	4313      	orrs	r3, r2
 8002872:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	621a      	str	r2, [r3, #32]
}
 800288e:	bf00      	nop
 8002890:	371c      	adds	r7, #28
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr
 8002898:	40012c00 	.word	0x40012c00

0800289c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	f023 0201 	bic.w	r2, r3, #1
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	011b      	lsls	r3, r3, #4
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f023 030a 	bic.w	r3, r3, #10
 80028d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	4313      	orrs	r3, r2
 80028e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	621a      	str	r2, [r3, #32]
}
 80028ee:	bf00      	nop
 80028f0:	371c      	adds	r7, #28
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	f023 0210 	bic.w	r2, r3, #16
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002922:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	031b      	lsls	r3, r3, #12
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	4313      	orrs	r3, r2
 800292c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002934:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	4313      	orrs	r3, r2
 800293e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	621a      	str	r2, [r3, #32]
}
 800294c:	bf00      	nop
 800294e:	371c      	adds	r7, #28
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr

08002956 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002956:	b480      	push	{r7}
 8002958:	b085      	sub	sp, #20
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800296c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4313      	orrs	r3, r2
 8002974:	f043 0307 	orr.w	r3, r3, #7
 8002978:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	609a      	str	r2, [r3, #8]
}
 8002980:	bf00      	nop
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr

0800298a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800298a:	b480      	push	{r7}
 800298c:	b087      	sub	sp, #28
 800298e:	af00      	add	r7, sp, #0
 8002990:	60f8      	str	r0, [r7, #12]
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	021a      	lsls	r2, r3, #8
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	431a      	orrs	r2, r3
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	697a      	ldr	r2, [r7, #20]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	697a      	ldr	r2, [r7, #20]
 80029bc:	609a      	str	r2, [r3, #8]
}
 80029be:	bf00      	nop
 80029c0:	371c      	adds	r7, #28
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b087      	sub	sp, #28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f003 031f 	and.w	r3, r3, #31
 80029da:	2201      	movs	r2, #1
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6a1a      	ldr	r2, [r3, #32]
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	43db      	mvns	r3, r3
 80029ea:	401a      	ands	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6a1a      	ldr	r2, [r3, #32]
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f003 031f 	and.w	r3, r3, #31
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002a00:	431a      	orrs	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	621a      	str	r2, [r3, #32]
}
 8002a06:	bf00      	nop
 8002a08:	371c      	adds	r7, #28
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d101      	bne.n	8002a28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a24:	2302      	movs	r3, #2
 8002a26:	e032      	b.n	8002a8e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2202      	movs	r2, #2
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a60:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68ba      	ldr	r2, [r7, #8]
 8002a7a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr

08002a98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d101      	bne.n	8002ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	e03d      	b.n	8002b30 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3714      	adds	r7, #20
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr

08002b3a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b082      	sub	sp, #8
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e03f      	b.n	8002bcc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d106      	bne.n	8002b66 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f001 f89d 	bl	8003ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2224      	movs	r2, #36	; 0x24
 8002b6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6812      	ldr	r2, [r2, #0]
 8002b76:	68d2      	ldr	r2, [r2, #12]
 8002b78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b7c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f828 	bl	8002bd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	6912      	ldr	r2, [r2, #16]
 8002b8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b92:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	6952      	ldr	r2, [r2, #20]
 8002b9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ba2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6812      	ldr	r2, [r2, #0]
 8002bac:	68d2      	ldr	r2, [r2, #12]
 8002bae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bb2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2220      	movs	r2, #32
 8002bc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bd4:	b590      	push	{r4, r7, lr}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6812      	ldr	r2, [r2, #0]
 8002be4:	6912      	ldr	r2, [r2, #16]
 8002be6:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68d2      	ldr	r2, [r2, #12]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002c12:	f023 030c 	bic.w	r3, r3, #12
 8002c16:	68f9      	ldr	r1, [r7, #12]
 8002c18:	430b      	orrs	r3, r1
 8002c1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6812      	ldr	r2, [r2, #0]
 8002c24:	6952      	ldr	r2, [r2, #20]
 8002c26:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	6992      	ldr	r2, [r2, #24]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a52      	ldr	r2, [pc, #328]	; (8002d80 <UART_SetConfig+0x1ac>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d14e      	bne.n	8002cda <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c3c:	f7ff f92a 	bl	8001e94 <HAL_RCC_GetPCLK2Freq>
 8002c40:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6819      	ldr	r1, [r3, #0]
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	009a      	lsls	r2, r3, #2
 8002c50:	441a      	add	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	4a49      	ldr	r2, [pc, #292]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	095b      	lsrs	r3, r3, #5
 8002c64:	0118      	lsls	r0, r3, #4
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	009a      	lsls	r2, r3, #2
 8002c70:	441a      	add	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c7c:	4b41      	ldr	r3, [pc, #260]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002c7e:	fba3 4302 	umull	r4, r3, r3, r2
 8002c82:	095b      	lsrs	r3, r3, #5
 8002c84:	2464      	movs	r4, #100	; 0x64
 8002c86:	fb04 f303 	mul.w	r3, r4, r3
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	3332      	adds	r3, #50	; 0x32
 8002c90:	4a3c      	ldr	r2, [pc, #240]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c9c:	4418      	add	r0, r3
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	009a      	lsls	r2, r3, #2
 8002ca8:	441a      	add	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cb4:	4b33      	ldr	r3, [pc, #204]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002cb6:	fba3 4302 	umull	r4, r3, r3, r2
 8002cba:	095b      	lsrs	r3, r3, #5
 8002cbc:	2464      	movs	r4, #100	; 0x64
 8002cbe:	fb04 f303 	mul.w	r3, r4, r3
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	3332      	adds	r3, #50	; 0x32
 8002cc8:	4a2e      	ldr	r2, [pc, #184]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	095b      	lsrs	r3, r3, #5
 8002cd0:	f003 030f 	and.w	r3, r3, #15
 8002cd4:	4403      	add	r3, r0
 8002cd6:	608b      	str	r3, [r1, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002cd8:	e04d      	b.n	8002d76 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002cda:	f7ff f8c7 	bl	8001e6c <HAL_RCC_GetPCLK1Freq>
 8002cde:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6819      	ldr	r1, [r3, #0]
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	009a      	lsls	r2, r3, #2
 8002cee:	441a      	add	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfa:	4a22      	ldr	r2, [pc, #136]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002d00:	095b      	lsrs	r3, r3, #5
 8002d02:	0118      	lsls	r0, r3, #4
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	4613      	mov	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	4413      	add	r3, r2
 8002d0c:	009a      	lsls	r2, r3, #2
 8002d0e:	441a      	add	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d1a:	4b1a      	ldr	r3, [pc, #104]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002d1c:	fba3 4302 	umull	r4, r3, r3, r2
 8002d20:	095b      	lsrs	r3, r3, #5
 8002d22:	2464      	movs	r4, #100	; 0x64
 8002d24:	fb04 f303 	mul.w	r3, r4, r3
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	3332      	adds	r3, #50	; 0x32
 8002d2e:	4a15      	ldr	r2, [pc, #84]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002d30:	fba2 2303 	umull	r2, r3, r2, r3
 8002d34:	095b      	lsrs	r3, r3, #5
 8002d36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d3a:	4418      	add	r0, r3
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4413      	add	r3, r2
 8002d44:	009a      	lsls	r2, r3, #2
 8002d46:	441a      	add	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d52:	4b0c      	ldr	r3, [pc, #48]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002d54:	fba3 4302 	umull	r4, r3, r3, r2
 8002d58:	095b      	lsrs	r3, r3, #5
 8002d5a:	2464      	movs	r4, #100	; 0x64
 8002d5c:	fb04 f303 	mul.w	r3, r4, r3
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	011b      	lsls	r3, r3, #4
 8002d64:	3332      	adds	r3, #50	; 0x32
 8002d66:	4a07      	ldr	r2, [pc, #28]	; (8002d84 <UART_SetConfig+0x1b0>)
 8002d68:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6c:	095b      	lsrs	r3, r3, #5
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	4403      	add	r3, r0
 8002d74:	608b      	str	r3, [r1, #8]
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd90      	pop	{r4, r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40013800 	.word	0x40013800
 8002d84:	51eb851f 	.word	0x51eb851f

08002d88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint32_t adc_value=0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60fb      	str	r3, [r7, #12]
	/* USER CODE END 1 */
  uint32_t masa=0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	60bb      	str	r3, [r7, #8]

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d96:	f7fd fe63 	bl	8000a60 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d9a:	f000 f8b9 	bl	8002f10 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d9e:	f000 fa27 	bl	80031f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002da2:	f000 f905 	bl	8002fb0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002da6:	f000 f941 	bl	800302c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002daa:	f000 f9f7 	bl	800319c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE); // <-------- ENABLE RXNE
 8002dae:	4b4d      	ldr	r3, [pc, #308]	; (8002ee4 <main+0x15c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a4c      	ldr	r2, [pc, #304]	; (8002ee4 <main+0x15c>)
 8002db4:	6812      	ldr	r2, [r2, #0]
 8002db6:	68d2      	ldr	r2, [r2, #12]
 8002db8:	f042 0220 	orr.w	r2, r2, #32
 8002dbc:	60da      	str	r2, [r3, #12]

	 HX711_set_scale(1);
 8002dbe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002dc2:	f000 fd05 	bl	80037d0 <HX711_set_scale>
	 HX711_Tare(10);
 8002dc6:	200a      	movs	r0, #10
 8002dc8:	f000 fd10 	bl	80037ec <HX711_Tare>
	 HX711_set_scale(calibration_factor);
 8002dcc:	4b46      	ldr	r3, [pc, #280]	; (8002ee8 <main+0x160>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f000 fcfd 	bl	80037d0 <HX711_set_scale>

	//kod za pokretanje TIM1 i PWM signala
	HAL_TIM_Base_Start(&htim1);
 8002dd6:	4845      	ldr	r0, [pc, #276]	; (8002eec <main+0x164>)
 8002dd8:	f7ff f96f 	bl	80020ba <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); //Start Pwm signal on PA-8 Pin
 8002ddc:	2100      	movs	r1, #0
 8002dde:	4843      	ldr	r0, [pc, #268]	; (8002eec <main+0x164>)
 8002de0:	f7ff f9c2 	bl	8002168 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); //Start Pwm signal on PA-9 Pin
 8002de4:	2104      	movs	r1, #4
 8002de6:	4841      	ldr	r0, [pc, #260]	; (8002eec <main+0x164>)
 8002de8:	f7ff f9be 	bl	8002168 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); //Start Pwm signal on PA-10 Pin
 8002dec:	2108      	movs	r1, #8
 8002dee:	483f      	ldr	r0, [pc, #252]	; (8002eec <main+0x164>)
 8002df0:	f7ff f9ba 	bl	8002168 <HAL_TIM_PWM_Start>
	//kod za pokretanje ADC-a
	HAL_ADC_Start(&hadc1);
 8002df4:	483e      	ldr	r0, [pc, #248]	; (8002ef0 <main+0x168>)
 8002df6:	f7fd ff8f 	bl	8000d18 <HAL_ADC_Start>

	//postavljamo servo motore na pozicije u kojima miruju
	Servo_motor(PWM2, 0);
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	2004      	movs	r0, #4
 8002dfe:	f000 fd5b 	bl	80038b8 <Servo_motor>
	Servo_motor(PWM3, 80);
 8002e02:	2150      	movs	r1, #80	; 0x50
 8002e04:	2008      	movs	r0, #8
 8002e06:	f000 fd57 	bl	80038b8 <Servo_motor>
	HAL_GPIO_WritePin(GPIOA,SENZOR_LED_Pin,SET);
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	2102      	movs	r1, #2
 8002e0e:	4839      	ldr	r0, [pc, #228]	; (8002ef4 <main+0x16c>)
 8002e10:	f7fe fc3d 	bl	800168e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LED_Pin,SET);
 8002e14:	2201      	movs	r2, #1
 8002e16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e1a:	4837      	ldr	r0, [pc, #220]	; (8002ef8 <main+0x170>)
 8002e1c:	f7fe fc37 	bl	800168e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,STEPPER_EN_Pin,SET);
 8002e20:	2201      	movs	r2, #1
 8002e22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e26:	4833      	ldr	r0, [pc, #204]	; (8002ef4 <main+0x16c>)
 8002e28:	f7fe fc31 	bl	800168e <HAL_GPIO_WritePin>
	sys_flag = 0;
 8002e2c:	4b33      	ldr	r3, [pc, #204]	; (8002efc <main+0x174>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	701a      	strb	r2, [r3, #0]
		//HAL_Delay(1000);


		//glavni kod

		if (sys_flag_changed) {
 8002e32:	4b33      	ldr	r3, [pc, #204]	; (8002f00 <main+0x178>)
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d004      	beq.n	8002e46 <main+0xbe>
			Parse_spremnik();
 8002e3c:	f000 fa3a 	bl	80032b4 <Parse_spremnik>
			sys_flag_changed=0;
 8002e40:	4b2f      	ldr	r3, [pc, #188]	; (8002f00 <main+0x178>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]
		}
		//------------------------------SORTIRANJE PREDMETA----------------------------
		if (sys_flag == 1) {
 8002e46:	4b2d      	ldr	r3, [pc, #180]	; (8002efc <main+0x174>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d146      	bne.n	8002ede <main+0x156>
			//ocitava vrijednost senzora te ako ima predmeta u cijevi krece raditi
			adc_value=HAL_ADC_GetValue(&hadc1);
 8002e50:	4827      	ldr	r0, [pc, #156]	; (8002ef0 <main+0x168>)
 8002e52:	f7fe f80f 	bl	8000e74 <HAL_ADC_GetValue>
 8002e56:	60f8      	str	r0, [r7, #12]
			if (adc_value >= CIJEV_PUNO) {
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8002e5e:	d33a      	bcc.n	8002ed6 <main+0x14e>
				Pomakni_na_vagu();
 8002e60:	f000 fd7e 	bl	8003960 <Pomakni_na_vagu>
				//pomicemo predmet na pola vage
				Servo_motor(PWM2, 35);
 8002e64:	2123      	movs	r1, #35	; 0x23
 8002e66:	2004      	movs	r0, #4
 8002e68:	f000 fd26 	bl	80038b8 <Servo_motor>
				HAL_Delay(500);
 8002e6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e70:	f7fd fe58 	bl	8000b24 <HAL_Delay>
				Servo_motor(PWM2, 0);
 8002e74:	2100      	movs	r1, #0
 8002e76:	2004      	movs	r0, #4
 8002e78:	f000 fd1e 	bl	80038b8 <Servo_motor>
				//vaganje i slanje signala rpi za slikanje
				Predmet.masa = HX711_get_units(10);
 8002e7c:	200a      	movs	r0, #10
 8002e7e:	f000 fc77 	bl	8003770 <HX711_get_units>
 8002e82:	4603      	mov	r3, r0
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7fd fda5 	bl	80009d4 <__aeabi_f2iz>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	4b1d      	ldr	r3, [pc, #116]	; (8002f04 <main+0x17c>)
 8002e8e:	605a      	str	r2, [r3, #4]
				HAL_GPIO_WritePin(GPIOA, RPI_GPIO_Pin, SET);
 8002e90:	2201      	movs	r2, #1
 8002e92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e96:	4817      	ldr	r0, [pc, #92]	; (8002ef4 <main+0x16c>)
 8002e98:	f7fe fbf9 	bl	800168e <HAL_GPIO_WritePin>
				HAL_Delay(1000);
 8002e9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ea0:	f7fd fe40 	bl	8000b24 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOA, RPI_GPIO_Pin, RESET);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002eaa:	4812      	ldr	r0, [pc, #72]	; (8002ef4 <main+0x16c>)
 8002eac:	f7fe fbef 	bl	800168e <HAL_GPIO_WritePin>

				while (det_obj_buff[2] != '#');
 8002eb0:	bf00      	nop
 8002eb2:	4b15      	ldr	r3, [pc, #84]	; (8002f08 <main+0x180>)
 8002eb4:	789b      	ldrb	r3, [r3, #2]
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b23      	cmp	r3, #35	; 0x23
 8002eba:	d1fa      	bne.n	8002eb2 <main+0x12a>
				Parse_predmet();
 8002ebc:	f000 fa5a 	bl	8003374 <Parse_predmet>
				Analiza_predmeta();
 8002ec0:	f000 fb12 	bl	80034e8 <Analiza_predmeta>
				int sprem = Odabir_spremnika();
 8002ec4:	f000 fb9c 	bl	8003600 <Odabir_spremnika>
 8002ec8:	6078      	str	r0, [r7, #4]
				Postavi_spremnik(sprem);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fd80 	bl	80039d0 <Postavi_spremnik>
				Makni_sa_vage();
 8002ed0:	f000 fd62 	bl	8003998 <Makni_sa_vage>
 8002ed4:	e7ad      	b.n	8002e32 <main+0xaa>
			} else {
				printf("SORTIRANJE GOTOVO\r\n");
 8002ed6:	480d      	ldr	r0, [pc, #52]	; (8002f0c <main+0x184>)
 8002ed8:	f001 f940 	bl	800415c <puts>
 8002edc:	e7a9      	b.n	8002e32 <main+0xaa>
			}
		}
		//----------------------------ANALIZA PREDMETA----------------------
		else if (sys_flag == 2) {
 8002ede:	4b07      	ldr	r3, [pc, #28]	; (8002efc <main+0x174>)
 8002ee0:	781b      	ldrb	r3, [r3, #0]
		if (sys_flag_changed) {
 8002ee2:	e7a6      	b.n	8002e32 <main+0xaa>
 8002ee4:	200001b8 	.word	0x200001b8
 8002ee8:	20000008 	.word	0x20000008
 8002eec:	20000158 	.word	0x20000158
 8002ef0:	20000128 	.word	0x20000128
 8002ef4:	40010800 	.word	0x40010800
 8002ef8:	40011000 	.word	0x40011000
 8002efc:	20000098 	.word	0x20000098
 8002f00:	20000099 	.word	0x20000099
 8002f04:	20000114 	.word	0x20000114
 8002f08:	200000b4 	.word	0x200000b4
 8002f0c:	080049a8 	.word	0x080049a8

08002f10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b094      	sub	sp, #80	; 0x50
 8002f14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f1a:	2228      	movs	r2, #40	; 0x28
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f001 f8b7 	bl	8004092 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f24:	f107 0314 	add.w	r3, r7, #20
 8002f28:	2200      	movs	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	605a      	str	r2, [r3, #4]
 8002f2e:	609a      	str	r2, [r3, #8]
 8002f30:	60da      	str	r2, [r3, #12]
 8002f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f34:	1d3b      	adds	r3, r7, #4
 8002f36:	2200      	movs	r2, #0
 8002f38:	601a      	str	r2, [r3, #0]
 8002f3a:	605a      	str	r2, [r3, #4]
 8002f3c:	609a      	str	r2, [r3, #8]
 8002f3e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f40:	2302      	movs	r3, #2
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f44:	2301      	movs	r3, #1
 8002f46:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f48:	2310      	movs	r3, #16
 8002f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fe fbb3 	bl	80016c0 <HAL_RCC_OscConfig>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8002f60:	f000 fdcc 	bl	8003afc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f64:	230f      	movs	r3, #15
 8002f66:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f70:	2300      	movs	r3, #0
 8002f72:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f74:	2300      	movs	r3, #0
 8002f76:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fe fe1e 	bl	8001bc0 <HAL_RCC_ClockConfig>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002f8a:	f000 fdb7 	bl	8003afc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002f8e:	2302      	movs	r3, #2
 8002f90:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8002f92:	2300      	movs	r3, #0
 8002f94:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f96:	1d3b      	adds	r3, r7, #4
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fe ffad 	bl	8001ef8 <HAL_RCCEx_PeriphCLKConfig>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002fa4:	f000 fdaa 	bl	8003afc <Error_Handler>
  }
}
 8002fa8:	bf00      	nop
 8002faa:	3750      	adds	r7, #80	; 0x50
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002fb6:	1d3b      	adds	r3, r7, #4
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002fc0:	4b18      	ldr	r3, [pc, #96]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fc2:	4a19      	ldr	r2, [pc, #100]	; (8003028 <MX_ADC1_Init+0x78>)
 8002fc4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002fc6:	4b17      	ldr	r3, [pc, #92]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002fcc:	4b15      	ldr	r3, [pc, #84]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fce:	2201      	movs	r2, #1
 8002fd0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fd2:	4b14      	ldr	r3, [pc, #80]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fd8:	4b12      	ldr	r3, [pc, #72]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fda:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002fde:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fe0:	4b10      	ldr	r3, [pc, #64]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002fe6:	4b0f      	ldr	r3, [pc, #60]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fe8:	2201      	movs	r2, #1
 8002fea:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fec:	480d      	ldr	r0, [pc, #52]	; (8003024 <MX_ADC1_Init+0x74>)
 8002fee:	f7fd fdbb 	bl	8000b68 <HAL_ADC_Init>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002ff8:	f000 fd80 	bl	8003afc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003000:	2301      	movs	r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003004:	2300      	movs	r3, #0
 8003006:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003008:	1d3b      	adds	r3, r7, #4
 800300a:	4619      	mov	r1, r3
 800300c:	4805      	ldr	r0, [pc, #20]	; (8003024 <MX_ADC1_Init+0x74>)
 800300e:	f7fd ff3d 	bl	8000e8c <HAL_ADC_ConfigChannel>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8003018:	f000 fd70 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800301c:	bf00      	nop
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	20000128 	.word	0x20000128
 8003028:	40012400 	.word	0x40012400

0800302c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b096      	sub	sp, #88	; 0x58
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003032:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]
 800303c:	609a      	str	r2, [r3, #8]
 800303e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003040:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800304a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	605a      	str	r2, [r3, #4]
 8003054:	609a      	str	r2, [r3, #8]
 8003056:	60da      	str	r2, [r3, #12]
 8003058:	611a      	str	r2, [r3, #16]
 800305a:	615a      	str	r2, [r3, #20]
 800305c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800305e:	1d3b      	adds	r3, r7, #4
 8003060:	2220      	movs	r2, #32
 8003062:	2100      	movs	r1, #0
 8003064:	4618      	mov	r0, r3
 8003066:	f001 f814 	bl	8004092 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800306a:	4b4a      	ldr	r3, [pc, #296]	; (8003194 <MX_TIM1_Init+0x168>)
 800306c:	4a4a      	ldr	r2, [pc, #296]	; (8003198 <MX_TIM1_Init+0x16c>)
 800306e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 8003070:	4b48      	ldr	r3, [pc, #288]	; (8003194 <MX_TIM1_Init+0x168>)
 8003072:	2214      	movs	r2, #20
 8003074:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003076:	4b47      	ldr	r3, [pc, #284]	; (8003194 <MX_TIM1_Init+0x168>)
 8003078:	2200      	movs	r2, #0
 800307a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7656;
 800307c:	4b45      	ldr	r3, [pc, #276]	; (8003194 <MX_TIM1_Init+0x168>)
 800307e:	f641 52e8 	movw	r2, #7656	; 0x1de8
 8003082:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003084:	4b43      	ldr	r3, [pc, #268]	; (8003194 <MX_TIM1_Init+0x168>)
 8003086:	2200      	movs	r2, #0
 8003088:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800308a:	4b42      	ldr	r3, [pc, #264]	; (8003194 <MX_TIM1_Init+0x168>)
 800308c:	2200      	movs	r2, #0
 800308e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003090:	4b40      	ldr	r3, [pc, #256]	; (8003194 <MX_TIM1_Init+0x168>)
 8003092:	2200      	movs	r2, #0
 8003094:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003096:	483f      	ldr	r0, [pc, #252]	; (8003194 <MX_TIM1_Init+0x168>)
 8003098:	f7fe ffe4 	bl	8002064 <HAL_TIM_Base_Init>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80030a2:	f000 fd2b 	bl	8003afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030aa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80030ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030b0:	4619      	mov	r1, r3
 80030b2:	4838      	ldr	r0, [pc, #224]	; (8003194 <MX_TIM1_Init+0x168>)
 80030b4:	f7ff f950 	bl	8002358 <HAL_TIM_ConfigClockSource>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80030be:	f000 fd1d 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030c2:	4834      	ldr	r0, [pc, #208]	; (8003194 <MX_TIM1_Init+0x168>)
 80030c4:	f7ff f81c 	bl	8002100 <HAL_TIM_PWM_Init>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80030ce:	f000 fd15 	bl	8003afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030d2:	2300      	movs	r3, #0
 80030d4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030d6:	2300      	movs	r3, #0
 80030d8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80030de:	4619      	mov	r1, r3
 80030e0:	482c      	ldr	r0, [pc, #176]	; (8003194 <MX_TIM1_Init+0x168>)
 80030e2:	f7ff fc95 	bl	8002a10 <HAL_TIMEx_MasterConfigSynchronization>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80030ec:	f000 fd06 	bl	8003afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030f0:	2360      	movs	r3, #96	; 0x60
 80030f2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030f8:	2300      	movs	r3, #0
 80030fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80030fc:	2300      	movs	r3, #0
 80030fe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003100:	2300      	movs	r3, #0
 8003102:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003104:	2300      	movs	r3, #0
 8003106:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003108:	2300      	movs	r3, #0
 800310a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800310c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003110:	2200      	movs	r2, #0
 8003112:	4619      	mov	r1, r3
 8003114:	481f      	ldr	r0, [pc, #124]	; (8003194 <MX_TIM1_Init+0x168>)
 8003116:	f7ff f859 	bl	80021cc <HAL_TIM_PWM_ConfigChannel>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003120:	f000 fcec 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003124:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003128:	2204      	movs	r2, #4
 800312a:	4619      	mov	r1, r3
 800312c:	4819      	ldr	r0, [pc, #100]	; (8003194 <MX_TIM1_Init+0x168>)
 800312e:	f7ff f84d 	bl	80021cc <HAL_TIM_PWM_ConfigChannel>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8003138:	f000 fce0 	bl	8003afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800313c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003140:	2208      	movs	r2, #8
 8003142:	4619      	mov	r1, r3
 8003144:	4813      	ldr	r0, [pc, #76]	; (8003194 <MX_TIM1_Init+0x168>)
 8003146:	f7ff f841 	bl	80021cc <HAL_TIM_PWM_ConfigChannel>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003150:	f000 fcd4 	bl	8003afc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003154:	2300      	movs	r3, #0
 8003156:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003158:	2300      	movs	r3, #0
 800315a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800315c:	2300      	movs	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003160:	2300      	movs	r3, #0
 8003162:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003164:	2300      	movs	r3, #0
 8003166:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003168:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800316c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800316e:	2300      	movs	r3, #0
 8003170:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003172:	1d3b      	adds	r3, r7, #4
 8003174:	4619      	mov	r1, r3
 8003176:	4807      	ldr	r0, [pc, #28]	; (8003194 <MX_TIM1_Init+0x168>)
 8003178:	f7ff fc8e 	bl	8002a98 <HAL_TIMEx_ConfigBreakDeadTime>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8003182:	f000 fcbb 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003186:	4803      	ldr	r0, [pc, #12]	; (8003194 <MX_TIM1_Init+0x168>)
 8003188:	f000 fd4a 	bl	8003c20 <HAL_TIM_MspPostInit>

}
 800318c:	bf00      	nop
 800318e:	3758      	adds	r7, #88	; 0x58
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20000158 	.word	0x20000158
 8003198:	40012c00 	.word	0x40012c00

0800319c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031a0:	4b11      	ldr	r3, [pc, #68]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031a2:	4a12      	ldr	r2, [pc, #72]	; (80031ec <MX_USART2_UART_Init+0x50>)
 80031a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80031a6:	4b10      	ldr	r3, [pc, #64]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031ae:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031ba:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031bc:	2200      	movs	r2, #0
 80031be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031c0:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031c2:	220c      	movs	r2, #12
 80031c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031c6:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031cc:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031d2:	4805      	ldr	r0, [pc, #20]	; (80031e8 <MX_USART2_UART_Init+0x4c>)
 80031d4:	f7ff fcb1 	bl	8002b3a <HAL_UART_Init>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80031de:	f000 fc8d 	bl	8003afc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	200001b8 	.word	0x200001b8
 80031ec:	40004400 	.word	0x40004400

080031f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f6:	f107 0308 	add.w	r3, r7, #8
 80031fa:	2200      	movs	r2, #0
 80031fc:	601a      	str	r2, [r3, #0]
 80031fe:	605a      	str	r2, [r3, #4]
 8003200:	609a      	str	r2, [r3, #8]
 8003202:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003204:	4a28      	ldr	r2, [pc, #160]	; (80032a8 <MX_GPIO_Init+0xb8>)
 8003206:	4b28      	ldr	r3, [pc, #160]	; (80032a8 <MX_GPIO_Init+0xb8>)
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f043 0310 	orr.w	r3, r3, #16
 800320e:	6193      	str	r3, [r2, #24]
 8003210:	4b25      	ldr	r3, [pc, #148]	; (80032a8 <MX_GPIO_Init+0xb8>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 0310 	and.w	r3, r3, #16
 8003218:	607b      	str	r3, [r7, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800321c:	4a22      	ldr	r2, [pc, #136]	; (80032a8 <MX_GPIO_Init+0xb8>)
 800321e:	4b22      	ldr	r3, [pc, #136]	; (80032a8 <MX_GPIO_Init+0xb8>)
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	f043 0304 	orr.w	r3, r3, #4
 8003226:	6193      	str	r3, [r2, #24]
 8003228:	4b1f      	ldr	r3, [pc, #124]	; (80032a8 <MX_GPIO_Init+0xb8>)
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	603b      	str	r3, [r7, #0]
 8003232:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003234:	2200      	movs	r2, #0
 8003236:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800323a:	481c      	ldr	r0, [pc, #112]	; (80032ac <MX_GPIO_Init+0xbc>)
 800323c:	f7fe fa27 	bl	800168e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENZOR_LED_Pin|VAGA_SCK_Pin|STEPPER_DIR_Pin|STEPPER_STEP_Pin 
 8003240:	2200      	movs	r2, #0
 8003242:	f641 01d2 	movw	r1, #6354	; 0x18d2
 8003246:	481a      	ldr	r0, [pc, #104]	; (80032b0 <MX_GPIO_Init+0xc0>)
 8003248:	f7fe fa21 	bl	800168e <HAL_GPIO_WritePin>
                          |RPI_GPIO_Pin|STEPPER_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800324c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003250:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003252:	2301      	movs	r3, #1
 8003254:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800325a:	2302      	movs	r3, #2
 800325c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800325e:	f107 0308 	add.w	r3, r7, #8
 8003262:	4619      	mov	r1, r3
 8003264:	4811      	ldr	r0, [pc, #68]	; (80032ac <MX_GPIO_Init+0xbc>)
 8003266:	f7fe f8a1 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pins : SENZOR_LED_Pin VAGA_SCK_Pin STEPPER_DIR_Pin STEPPER_STEP_Pin 
                           RPI_GPIO_Pin STEPPER_EN_Pin */
  GPIO_InitStruct.Pin = SENZOR_LED_Pin|VAGA_SCK_Pin|STEPPER_DIR_Pin|STEPPER_STEP_Pin 
 800326a:	f641 03d2 	movw	r3, #6354	; 0x18d2
 800326e:	60bb      	str	r3, [r7, #8]
                          |RPI_GPIO_Pin|STEPPER_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003270:	2301      	movs	r3, #1
 8003272:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003274:	2300      	movs	r3, #0
 8003276:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003278:	2302      	movs	r3, #2
 800327a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800327c:	f107 0308 	add.w	r3, r7, #8
 8003280:	4619      	mov	r1, r3
 8003282:	480b      	ldr	r0, [pc, #44]	; (80032b0 <MX_GPIO_Init+0xc0>)
 8003284:	f7fe f892 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pin : VAGA_DT_Pin */
  GPIO_InitStruct.Pin = VAGA_DT_Pin;
 8003288:	2320      	movs	r3, #32
 800328a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800328c:	2300      	movs	r3, #0
 800328e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003290:	2300      	movs	r3, #0
 8003292:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(VAGA_DT_GPIO_Port, &GPIO_InitStruct);
 8003294:	f107 0308 	add.w	r3, r7, #8
 8003298:	4619      	mov	r1, r3
 800329a:	4805      	ldr	r0, [pc, #20]	; (80032b0 <MX_GPIO_Init+0xc0>)
 800329c:	f7fe f886 	bl	80013ac <HAL_GPIO_Init>


}
 80032a0:	bf00      	nop
 80032a2:	3718      	adds	r7, #24
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40011000 	.word	0x40011000
 80032b0:	40010800 	.word	0x40010800

080032b4 <Parse_spremnik>:

/* USER CODE BEGIN 4 */

//funkcija za parsiranje podataka za spremnike
void Parse_spremnik() {
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
	for (int j = 0; j < 3; j++) {
 80032ba:	2300      	movs	r3, #0
 80032bc:	607b      	str	r3, [r7, #4]
 80032be:	e04d      	b.n	800335c <Parse_spremnik+0xa8>
		Spremnik[j].oblik = msg_protocol[(10 * j + 1)];
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	4613      	mov	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4413      	add	r3, r2
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	3301      	adds	r3, #1
 80032cc:	4a27      	ldr	r2, [pc, #156]	; (800336c <Parse_spremnik+0xb8>)
 80032ce:	5cd3      	ldrb	r3, [r2, r3]
 80032d0:	b2d8      	uxtb	r0, r3
 80032d2:	4927      	ldr	r1, [pc, #156]	; (8003370 <Parse_spremnik+0xbc>)
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	4602      	mov	r2, r0
 80032e2:	701a      	strb	r2, [r3, #0]
		Spremnik[j].boja = msg_protocol[(10 * j + 2)];
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	3302      	adds	r3, #2
 80032f0:	4a1e      	ldr	r2, [pc, #120]	; (800336c <Parse_spremnik+0xb8>)
 80032f2:	5cd3      	ldrb	r3, [r2, r3]
 80032f4:	b2d8      	uxtb	r0, r3
 80032f6:	491e      	ldr	r1, [pc, #120]	; (8003370 <Parse_spremnik+0xbc>)
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	3301      	adds	r3, #1
 8003306:	4602      	mov	r2, r0
 8003308:	701a      	strb	r2, [r3, #0]
		Spremnik[j].min_masa = CharToInt3((10 * j + 3), msg_protocol);
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	4613      	mov	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4413      	add	r3, r2
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	3303      	adds	r3, #3
 8003316:	4915      	ldr	r1, [pc, #84]	; (800336c <Parse_spremnik+0xb8>)
 8003318:	4618      	mov	r0, r3
 800331a:	f000 f843 	bl	80033a4 <CharToInt3>
 800331e:	4914      	ldr	r1, [pc, #80]	; (8003370 <Parse_spremnik+0xbc>)
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	3308      	adds	r3, #8
 800332e:	6018      	str	r0, [r3, #0]
		Spremnik[j].max_masa = CharToInt4((10 * j + 6), msg_protocol);
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	3306      	adds	r3, #6
 800333c:	490b      	ldr	r1, [pc, #44]	; (800336c <Parse_spremnik+0xb8>)
 800333e:	4618      	mov	r0, r3
 8003340:	f000 f878 	bl	8003434 <CharToInt4>
 8003344:	490a      	ldr	r1, [pc, #40]	; (8003370 <Parse_spremnik+0xbc>)
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	440b      	add	r3, r1
 8003352:	330c      	adds	r3, #12
 8003354:	6018      	str	r0, [r3, #0]
	for (int j = 0; j < 3; j++) {
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	3301      	adds	r3, #1
 800335a:	607b      	str	r3, [r7, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b02      	cmp	r3, #2
 8003360:	ddae      	ble.n	80032c0 <Parse_spremnik+0xc>
	}

}
 8003362:	bf00      	nop
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000198 	.word	0x20000198
 8003370:	200000b8 	.word	0x200000b8

08003374 <Parse_predmet>:

//funkcija za parsiranje podataka o slikanom predmetu
void Parse_predmet() {
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
	Predmet.boja = det_obj_buff[0];
 8003378:	4b08      	ldr	r3, [pc, #32]	; (800339c <Parse_predmet+0x28>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	b2da      	uxtb	r2, r3
 800337e:	4b08      	ldr	r3, [pc, #32]	; (80033a0 <Parse_predmet+0x2c>)
 8003380:	705a      	strb	r2, [r3, #1]
	Predmet.oblik = det_obj_buff[1];
 8003382:	4b06      	ldr	r3, [pc, #24]	; (800339c <Parse_predmet+0x28>)
 8003384:	785b      	ldrb	r3, [r3, #1]
 8003386:	b2da      	uxtb	r2, r3
 8003388:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <Parse_predmet+0x2c>)
 800338a:	701a      	strb	r2, [r3, #0]
	det_obj_buff[2]=0;
 800338c:	4b03      	ldr	r3, [pc, #12]	; (800339c <Parse_predmet+0x28>)
 800338e:	2200      	movs	r2, #0
 8003390:	709a      	strb	r2, [r3, #2]

}
 8003392:	bf00      	nop
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	200000b4 	.word	0x200000b4
 80033a0:	20000114 	.word	0x20000114

080033a4 <CharToInt3>:
int CharToInt3(int n, uint8_t* Polje) {
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
	int broj = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; i++) {
 80033b2:	2300      	movs	r3, #0
 80033b4:	60bb      	str	r3, [r7, #8]
 80033b6:	e034      	b.n	8003422 <CharToInt3+0x7e>
		if (i == 0 && Polje[n] != '0') {
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10f      	bne.n	80033de <CharToInt3+0x3a>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	4413      	add	r3, r2
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2b30      	cmp	r3, #48	; 0x30
 80033c8:	d009      	beq.n	80033de <CharToInt3+0x3a>
			broj = (Polje[n] - 48) * 100;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	4413      	add	r3, r2
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	3b30      	subs	r3, #48	; 0x30
 80033d4:	2264      	movs	r2, #100	; 0x64
 80033d6:	fb02 f303 	mul.w	r3, r2, r3
 80033da:	60fb      	str	r3, [r7, #12]
 80033dc:	e01e      	b.n	800341c <CharToInt3+0x78>
		} else if (i == 1) {
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d10f      	bne.n	8003404 <CharToInt3+0x60>
			broj += (Polje[n + 1] - 48) * 10;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3301      	adds	r3, #1
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	4413      	add	r3, r2
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	461a      	mov	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	4413      	add	r3, r2
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	e00b      	b.n	800341c <CharToInt3+0x78>
		} else if (i == 2) {
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b02      	cmp	r3, #2
 8003408:	d108      	bne.n	800341c <CharToInt3+0x78>
			broj += (Polje[n + 2] - 48);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	3302      	adds	r3, #2
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	4413      	add	r3, r2
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	3b30      	subs	r3, #48	; 0x30
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4413      	add	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; i++) {
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	3301      	adds	r3, #1
 8003420:	60bb      	str	r3, [r7, #8]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	2b02      	cmp	r3, #2
 8003426:	ddc7      	ble.n	80033b8 <CharToInt3+0x14>
		}
	}
	return broj;
 8003428:	68fb      	ldr	r3, [r7, #12]

}
 800342a:	4618      	mov	r0, r3
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <CharToInt4>:
int CharToInt4(int n, uint8_t* Polje) {
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
	int broj = 0;
 800343e:	2300      	movs	r3, #0
 8003440:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 4; i++) {
 8003442:	2300      	movs	r3, #0
 8003444:	60bb      	str	r3, [r7, #8]
 8003446:	e045      	b.n	80034d4 <CharToInt4+0xa0>
		if (i == 0 && Polje[n] != '0') {
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d110      	bne.n	8003470 <CharToInt4+0x3c>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	4413      	add	r3, r2
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	2b30      	cmp	r3, #48	; 0x30
 8003458:	d00a      	beq.n	8003470 <CharToInt4+0x3c>
			broj = (Polje[n] - 48) * 1000;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	4413      	add	r3, r2
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	3b30      	subs	r3, #48	; 0x30
 8003464:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003468:	fb02 f303 	mul.w	r3, r2, r3
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	e02e      	b.n	80034ce <CharToInt4+0x9a>
		} else if (i == 1) {
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d10c      	bne.n	8003490 <CharToInt4+0x5c>
			broj += (Polje[n + 1] - 48) * 100;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3301      	adds	r3, #1
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	4413      	add	r3, r2
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	3b30      	subs	r3, #48	; 0x30
 8003482:	2264      	movs	r2, #100	; 0x64
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	4413      	add	r3, r2
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	e01e      	b.n	80034ce <CharToInt4+0x9a>
		} else if (i == 2) {
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d10f      	bne.n	80034b6 <CharToInt4+0x82>
			broj += (Polje[n + 2] - 48) * 10;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3302      	adds	r3, #2
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	4413      	add	r3, r2
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	461a      	mov	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	4413      	add	r3, r2
 80034b2:	60fb      	str	r3, [r7, #12]
 80034b4:	e00b      	b.n	80034ce <CharToInt4+0x9a>
		} else if (i == 3) {
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d108      	bne.n	80034ce <CharToInt4+0x9a>
			broj += (Polje[n + 3] - 48);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	3303      	adds	r3, #3
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	4413      	add	r3, r2
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	3b30      	subs	r3, #48	; 0x30
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	4413      	add	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 4; i++) {
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	3301      	adds	r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	ddb6      	ble.n	8003448 <CharToInt4+0x14>
		}
	}
	return broj;
 80034da:	68fb      	ldr	r3, [r7, #12]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr
	...

080034e8 <Analiza_predmeta>:

//funkcija za analizu kriteriaj za svaki spremnik i trenutni predmet-----------------------------------
void Analiza_predmeta(void) {
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
	int i = 0;
 80034ee:	2300      	movs	r3, #0
 80034f0:	607b      	str	r3, [r7, #4]
    Spremnik[0].broj_poklapanja=0;
 80034f2:	4b41      	ldr	r3, [pc, #260]	; (80035f8 <Analiza_predmeta+0x110>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	611a      	str	r2, [r3, #16]
    Spremnik[1].broj_poklapanja=0;
 80034f8:	4b3f      	ldr	r3, [pc, #252]	; (80035f8 <Analiza_predmeta+0x110>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	625a      	str	r2, [r3, #36]	; 0x24
    Spremnik[2].broj_poklapanja=0;
 80034fe:	4b3e      	ldr	r3, [pc, #248]	; (80035f8 <Analiza_predmeta+0x110>)
 8003500:	2200      	movs	r2, #0
 8003502:	639a      	str	r2, [r3, #56]	; 0x38
	for (i = 0; i < 3; i++) {
 8003504:	2300      	movs	r3, #0
 8003506:	607b      	str	r3, [r7, #4]
 8003508:	e06e      	b.n	80035e8 <Analiza_predmeta+0x100>
		if (Spremnik[i].boja == Predmet.boja) {
 800350a:	493b      	ldr	r1, [pc, #236]	; (80035f8 <Analiza_predmeta+0x110>)
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	4413      	add	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	3301      	adds	r3, #1
 800351a:	781a      	ldrb	r2, [r3, #0]
 800351c:	4b37      	ldr	r3, [pc, #220]	; (80035fc <Analiza_predmeta+0x114>)
 800351e:	785b      	ldrb	r3, [r3, #1]
 8003520:	429a      	cmp	r2, r3
 8003522:	d112      	bne.n	800354a <Analiza_predmeta+0x62>
			Spremnik[i].broj_poklapanja++;
 8003524:	4934      	ldr	r1, [pc, #208]	; (80035f8 <Analiza_predmeta+0x110>)
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	3310      	adds	r3, #16
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	1c59      	adds	r1, r3, #1
 8003538:	482f      	ldr	r0, [pc, #188]	; (80035f8 <Analiza_predmeta+0x110>)
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4403      	add	r3, r0
 8003546:	3310      	adds	r3, #16
 8003548:	6019      	str	r1, [r3, #0]
		}
		if (Spremnik[i].oblik == Predmet.oblik) {
 800354a:	492b      	ldr	r1, [pc, #172]	; (80035f8 <Analiza_predmeta+0x110>)
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	440b      	add	r3, r1
 8003558:	781a      	ldrb	r2, [r3, #0]
 800355a:	4b28      	ldr	r3, [pc, #160]	; (80035fc <Analiza_predmeta+0x114>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d112      	bne.n	8003588 <Analiza_predmeta+0xa0>
			Spremnik[i].broj_poklapanja++;
 8003562:	4925      	ldr	r1, [pc, #148]	; (80035f8 <Analiza_predmeta+0x110>)
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	4613      	mov	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4413      	add	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	440b      	add	r3, r1
 8003570:	3310      	adds	r3, #16
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	1c59      	adds	r1, r3, #1
 8003576:	4820      	ldr	r0, [pc, #128]	; (80035f8 <Analiza_predmeta+0x110>)
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	4613      	mov	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4413      	add	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4403      	add	r3, r0
 8003584:	3310      	adds	r3, #16
 8003586:	6019      	str	r1, [r3, #0]
		}
		if (Spremnik[i].max_masa >= Predmet.masa
 8003588:	491b      	ldr	r1, [pc, #108]	; (80035f8 <Analiza_predmeta+0x110>)
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	330c      	adds	r3, #12
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	4b18      	ldr	r3, [pc, #96]	; (80035fc <Analiza_predmeta+0x114>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	429a      	cmp	r2, r3
 80035a0:	da0c      	bge.n	80035bc <Analiza_predmeta+0xd4>
				|| Predmet.masa >= Spremnik[i].min_masa) {
 80035a2:	4b16      	ldr	r3, [pc, #88]	; (80035fc <Analiza_predmeta+0x114>)
 80035a4:	6859      	ldr	r1, [r3, #4]
 80035a6:	4814      	ldr	r0, [pc, #80]	; (80035f8 <Analiza_predmeta+0x110>)
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4413      	add	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	4403      	add	r3, r0
 80035b4:	3308      	adds	r3, #8
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4299      	cmp	r1, r3
 80035ba:	db12      	blt.n	80035e2 <Analiza_predmeta+0xfa>
			Spremnik[i].broj_poklapanja++;
 80035bc:	490e      	ldr	r1, [pc, #56]	; (80035f8 <Analiza_predmeta+0x110>)
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	3310      	adds	r3, #16
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	1c59      	adds	r1, r3, #1
 80035d0:	4809      	ldr	r0, [pc, #36]	; (80035f8 <Analiza_predmeta+0x110>)
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4403      	add	r3, r0
 80035de:	3310      	adds	r3, #16
 80035e0:	6019      	str	r1, [r3, #0]
	for (i = 0; i < 3; i++) {
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3301      	adds	r3, #1
 80035e6:	607b      	str	r3, [r7, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	dd8d      	ble.n	800350a <Analiza_predmeta+0x22>
		}
	}
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr
 80035f8:	200000b8 	.word	0x200000b8
 80035fc:	20000114 	.word	0x20000114

08003600 <Odabir_spremnika>:

//funkcija za odabir spremnika------------------ODABIR SPREMNIKA----------------------------------------
int Odabir_spremnika() {
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
	int max_poklapanja = 0;
 8003606:	2300      	movs	r3, #0
 8003608:	60fb      	str	r3, [r7, #12]
	int index = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 3; i++) {
 800360e:	2300      	movs	r3, #0
 8003610:	607b      	str	r3, [r7, #4]
 8003612:	e01b      	b.n	800364c <Odabir_spremnika+0x4c>
		if (Spremnik[i].broj_poklapanja > max_poklapanja) {
 8003614:	4914      	ldr	r1, [pc, #80]	; (8003668 <Odabir_spremnika+0x68>)
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	3310      	adds	r3, #16
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	429a      	cmp	r2, r3
 800362a:	dd0c      	ble.n	8003646 <Odabir_spremnika+0x46>
			max_poklapanja = Spremnik[i].broj_poklapanja;
 800362c:	490e      	ldr	r1, [pc, #56]	; (8003668 <Odabir_spremnika+0x68>)
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	3310      	adds	r3, #16
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	60fb      	str	r3, [r7, #12]
			index = i + 1;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3301      	adds	r3, #1
 8003644:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 3; i++) {
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	3301      	adds	r3, #1
 800364a:	607b      	str	r3, [r7, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b02      	cmp	r3, #2
 8003650:	dde0      	ble.n	8003614 <Odabir_spremnika+0x14>
		}
		}
	if(index==0){
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <Odabir_spremnika+0x5c>
		index=4;
 8003658:	2304      	movs	r3, #4
 800365a:	60bb      	str	r3, [r7, #8]
	}


	return index;
 800365c:	68bb      	ldr	r3, [r7, #8]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3714      	adds	r7, #20
 8003662:	46bd      	mov	sp, r7
 8003664:	bc80      	pop	{r7}
 8003666:	4770      	bx	lr
 8003668:	200000b8 	.word	0x200000b8

0800366c <HX711_read>:

//FUNKCIJE ZA VAGU----------------------------------VAGA------------------------------------------
int HX711_read(void) {
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
	int buffer;
	buffer = 0;
 8003672:	2300      	movs	r3, #0
 8003674:	60fb      	str	r3, [r7, #12]

	while (HAL_GPIO_ReadPin(GPIOA, VAGA_DT_Pin) == 1)
 8003676:	bf00      	nop
 8003678:	2120      	movs	r1, #32
 800367a:	4821      	ldr	r0, [pc, #132]	; (8003700 <HX711_read+0x94>)
 800367c:	f7fd fff0 	bl	8001660 <HAL_GPIO_ReadPin>
 8003680:	4603      	mov	r3, r0
 8003682:	2b01      	cmp	r3, #1
 8003684:	d0f8      	beq.n	8003678 <HX711_read+0xc>
		;

	for (uint8_t i = 0; i < 24; i++) {
 8003686:	2300      	movs	r3, #0
 8003688:	72fb      	strb	r3, [r7, #11]
 800368a:	e019      	b.n	80036c0 <HX711_read+0x54>
		HAL_GPIO_WritePin(GPIOA, VAGA_SCK_Pin, GPIO_PIN_SET);
 800368c:	2201      	movs	r2, #1
 800368e:	2110      	movs	r1, #16
 8003690:	481b      	ldr	r0, [pc, #108]	; (8003700 <HX711_read+0x94>)
 8003692:	f7fd fffc 	bl	800168e <HAL_GPIO_WritePin>

		buffer = buffer << 1;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	60fb      	str	r3, [r7, #12]

		if (HAL_GPIO_ReadPin(GPIOA, VAGA_DT_Pin)) {
 800369c:	2120      	movs	r1, #32
 800369e:	4818      	ldr	r0, [pc, #96]	; (8003700 <HX711_read+0x94>)
 80036a0:	f7fd ffde 	bl	8001660 <HAL_GPIO_ReadPin>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <HX711_read+0x44>
			buffer++;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	3301      	adds	r3, #1
 80036ae:	60fb      	str	r3, [r7, #12]
		}

		HAL_GPIO_WritePin(GPIOA, VAGA_SCK_Pin, GPIO_PIN_RESET);
 80036b0:	2200      	movs	r2, #0
 80036b2:	2110      	movs	r1, #16
 80036b4:	4812      	ldr	r0, [pc, #72]	; (8003700 <HX711_read+0x94>)
 80036b6:	f7fd ffea 	bl	800168e <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 24; i++) {
 80036ba:	7afb      	ldrb	r3, [r7, #11]
 80036bc:	3301      	adds	r3, #1
 80036be:	72fb      	strb	r3, [r7, #11]
 80036c0:	7afb      	ldrb	r3, [r7, #11]
 80036c2:	2b17      	cmp	r3, #23
 80036c4:	d9e2      	bls.n	800368c <HX711_read+0x20>
	}

	for (int i = 0; i < 1; i++) {
 80036c6:	2300      	movs	r3, #0
 80036c8:	607b      	str	r3, [r7, #4]
 80036ca:	e00c      	b.n	80036e6 <HX711_read+0x7a>
		HAL_GPIO_WritePin(GPIOA, VAGA_SCK_Pin, GPIO_PIN_SET);
 80036cc:	2201      	movs	r2, #1
 80036ce:	2110      	movs	r1, #16
 80036d0:	480b      	ldr	r0, [pc, #44]	; (8003700 <HX711_read+0x94>)
 80036d2:	f7fd ffdc 	bl	800168e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, VAGA_SCK_Pin, GPIO_PIN_RESET);
 80036d6:	2200      	movs	r2, #0
 80036d8:	2110      	movs	r1, #16
 80036da:	4809      	ldr	r0, [pc, #36]	; (8003700 <HX711_read+0x94>)
 80036dc:	f7fd ffd7 	bl	800168e <HAL_GPIO_WritePin>
	for (int i = 0; i < 1; i++) {
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3301      	adds	r3, #1
 80036e4:	607b      	str	r3, [r7, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	ddef      	ble.n	80036cc <HX711_read+0x60>
	}

	buffer = buffer ^ 0x800000;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 80036f2:	60fb      	str	r3, [r7, #12]

	return buffer;
 80036f4:	68fb      	ldr	r3, [r7, #12]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	40010800 	.word	0x40010800

08003704 <HX711_read_average>:

long HX711_read_average(int times) {
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
	long sum = 0;
 800370c:	2300      	movs	r3, #0
 800370e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < times; i++) {
 8003710:	2300      	movs	r3, #0
 8003712:	60bb      	str	r3, [r7, #8]
 8003714:	e008      	b.n	8003728 <HX711_read_average+0x24>
		sum += HX711_read();
 8003716:	f7ff ffa9 	bl	800366c <HX711_read>
 800371a:	4602      	mov	r2, r0
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4413      	add	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < times; i++) {
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3301      	adds	r3, #1
 8003726:	60bb      	str	r3, [r7, #8]
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	429a      	cmp	r2, r3
 800372e:	dbf2      	blt.n	8003716 <HX711_read_average+0x12>
	}

	return sum / times;
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8003738:	4618      	mov	r0, r3
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <HX711_get_value>:
double HX711_get_value(int times) {
 8003740:	b590      	push	{r4, r7, lr}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
	return HX711_read_average(times) - OFFSET;
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff ffdb 	bl	8003704 <HX711_read_average>
 800374e:	4602      	mov	r2, r0
 8003750:	4b06      	ldr	r3, [pc, #24]	; (800376c <HX711_get_value+0x2c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	4618      	mov	r0, r3
 8003758:	f7fc fe4c 	bl	80003f4 <__aeabi_i2d>
 800375c:	4603      	mov	r3, r0
 800375e:	460c      	mov	r4, r1
}
 8003760:	4618      	mov	r0, r3
 8003762:	4621      	mov	r1, r4
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	bd90      	pop	{r4, r7, pc}
 800376a:	bf00      	nop
 800376c:	2000009c 	.word	0x2000009c

08003770 <HX711_get_units>:

float HX711_get_units(int times) {
 8003770:	b5b0      	push	{r4, r5, r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
	return HX711_get_value(times) / SCALE;
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ffe1 	bl	8003740 <HX711_get_value>
 800377e:	4604      	mov	r4, r0
 8003780:	460d      	mov	r5, r1
 8003782:	4b0b      	ldr	r3, [pc, #44]	; (80037b0 <HX711_get_units+0x40>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f7fc fe46 	bl	8000418 <__aeabi_f2d>
 800378c:	4602      	mov	r2, r0
 800378e:	460b      	mov	r3, r1
 8003790:	4620      	mov	r0, r4
 8003792:	4629      	mov	r1, r5
 8003794:	f7fc ffbe 	bl	8000714 <__aeabi_ddiv>
 8003798:	4603      	mov	r3, r0
 800379a:	460c      	mov	r4, r1
 800379c:	4618      	mov	r0, r3
 800379e:	4621      	mov	r1, r4
 80037a0:	f7fd f8c8 	bl	8000934 <__aeabi_d2f>
 80037a4:	4603      	mov	r3, r0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bdb0      	pop	{r4, r5, r7, pc}
 80037ae:	bf00      	nop
 80037b0:	2000000c 	.word	0x2000000c

080037b4 <HX711_set_offset>:

void HX711_set_offset(long offset) {
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	OFFSET = offset;
 80037bc:	4a03      	ldr	r2, [pc, #12]	; (80037cc <HX711_set_offset+0x18>)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6013      	str	r3, [r2, #0]
}
 80037c2:	bf00      	nop
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr
 80037cc:	2000009c 	.word	0x2000009c

080037d0 <HX711_set_scale>:

void HX711_set_scale(float scale) {
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
	SCALE = scale;
 80037d8:	4a03      	ldr	r2, [pc, #12]	; (80037e8 <HX711_set_scale+0x18>)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6013      	str	r3, [r2, #0]
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr
 80037e8:	2000000c 	.word	0x2000000c

080037ec <HX711_Tare>:

void HX711_Tare(int times) {
 80037ec:	b590      	push	{r4, r7, lr}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	double sum = HX711_read_average(times);
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff ff85 	bl	8003704 <HX711_read_average>
 80037fa:	4603      	mov	r3, r0
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7fc fdf9 	bl	80003f4 <__aeabi_i2d>
 8003802:	4603      	mov	r3, r0
 8003804:	460c      	mov	r4, r1
 8003806:	e9c7 3402 	strd	r3, r4, [r7, #8]

	HX711_set_offset(sum);
 800380a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800380e:	f7fd f869 	bl	80008e4 <__aeabi_d2iz>
 8003812:	4603      	mov	r3, r0
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff ffcd 	bl	80037b4 <HX711_set_offset>
}
 800381a:	bf00      	nop
 800381c:	3714      	adds	r7, #20
 800381e:	46bd      	mov	sp, r7
 8003820:	bd90      	pop	{r4, r7, pc}
	...

08003824 <Stepper_Step>:

//funkcija za stepper motor-------------------------STEPPER-------------------------------
void Stepper_Step(int step,int dir) {
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, STEPPER_EN_Pin, RESET);
 800382e:	2200      	movs	r2, #0
 8003830:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003834:	481e      	ldr	r0, [pc, #120]	; (80038b0 <Stepper_Step+0x8c>)
 8003836:	f7fd ff2a 	bl	800168e <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800383a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800383e:	f7fd f971 	bl	8000b24 <HAL_Delay>
	if (dir == 1) {
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d105      	bne.n	8003854 <Stepper_Step+0x30>
		HAL_GPIO_WritePin(GPIOA, STEPPER_DIR_Pin, GPIO_PIN_SET);
 8003848:	2201      	movs	r2, #1
 800384a:	2140      	movs	r1, #64	; 0x40
 800384c:	4818      	ldr	r0, [pc, #96]	; (80038b0 <Stepper_Step+0x8c>)
 800384e:	f7fd ff1e 	bl	800168e <HAL_GPIO_WritePin>
 8003852:	e004      	b.n	800385e <Stepper_Step+0x3a>
	} else {
		HAL_GPIO_WritePin(GPIOA, STEPPER_DIR_Pin, GPIO_PIN_RESET);
 8003854:	2200      	movs	r2, #0
 8003856:	2140      	movs	r1, #64	; 0x40
 8003858:	4815      	ldr	r0, [pc, #84]	; (80038b0 <Stepper_Step+0x8c>)
 800385a:	f7fd ff18 	bl	800168e <HAL_GPIO_WritePin>
	}
	for (int i = 0; i < step; i++) {
 800385e:	2300      	movs	r3, #0
 8003860:	60fb      	str	r3, [r7, #12]
 8003862:	e012      	b.n	800388a <Stepper_Step+0x66>
		HAL_GPIO_WritePin(GPIOA, STEPPER_STEP_Pin, GPIO_PIN_SET);
 8003864:	2201      	movs	r2, #1
 8003866:	2180      	movs	r1, #128	; 0x80
 8003868:	4811      	ldr	r0, [pc, #68]	; (80038b0 <Stepper_Step+0x8c>)
 800386a:	f7fd ff10 	bl	800168e <HAL_GPIO_WritePin>
		HAL_Delay(4);
 800386e:	2004      	movs	r0, #4
 8003870:	f7fd f958 	bl	8000b24 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, STEPPER_STEP_Pin, GPIO_PIN_RESET);
 8003874:	2200      	movs	r2, #0
 8003876:	2180      	movs	r1, #128	; 0x80
 8003878:	480d      	ldr	r0, [pc, #52]	; (80038b0 <Stepper_Step+0x8c>)
 800387a:	f7fd ff08 	bl	800168e <HAL_GPIO_WritePin>
		HAL_Delay(4);
 800387e:	2004      	movs	r0, #4
 8003880:	f7fd f950 	bl	8000b24 <HAL_Delay>
	for (int i = 0; i < step; i++) {
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	3301      	adds	r3, #1
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	429a      	cmp	r2, r3
 8003890:	dbe8      	blt.n	8003864 <Stepper_Step+0x40>
	}
	HAL_Delay(500);
 8003892:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003896:	f7fd f945 	bl	8000b24 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, STEPPER_EN_Pin, SET);
 800389a:	2201      	movs	r2, #1
 800389c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038a0:	4803      	ldr	r0, [pc, #12]	; (80038b0 <Stepper_Step+0x8c>)
 80038a2:	f7fd fef4 	bl	800168e <HAL_GPIO_WritePin>
}
 80038a6:	bf00      	nop
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40010800 	.word	0x40010800
 80038b4:	00000000 	.word	0x00000000

080038b8 <Servo_motor>:

void Servo_motor(PWM_CHANNEL PWM_CH, int kut) {
 80038b8:	b590      	push	{r4, r7, lr}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	6039      	str	r1, [r7, #0]
 80038c2:	71fb      	strb	r3, [r7, #7]
	float stupnjevi = ((7656 / 1800.0) * (kut + 45.0));
 80038c4:	6838      	ldr	r0, [r7, #0]
 80038c6:	f7fc fd95 	bl	80003f4 <__aeabi_i2d>
 80038ca:	f04f 0200 	mov.w	r2, #0
 80038ce:	4b22      	ldr	r3, [pc, #136]	; (8003958 <Servo_motor+0xa0>)
 80038d0:	f7fc fc44 	bl	800015c <__adddf3>
 80038d4:	4603      	mov	r3, r0
 80038d6:	460c      	mov	r4, r1
 80038d8:	4618      	mov	r0, r3
 80038da:	4621      	mov	r1, r4
 80038dc:	a31c      	add	r3, pc, #112	; (adr r3, 8003950 <Servo_motor+0x98>)
 80038de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e2:	f7fc fded 	bl	80004c0 <__aeabi_dmul>
 80038e6:	4603      	mov	r3, r0
 80038e8:	460c      	mov	r4, r1
 80038ea:	4618      	mov	r0, r3
 80038ec:	4621      	mov	r1, r4
 80038ee:	f7fd f821 	bl	8000934 <__aeabi_d2f>
 80038f2:	4603      	mov	r3, r0
 80038f4:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim1, PWM_CH, (stupnjevi)); //180 stupnjeva 8000*0,125
 80038f6:	79fb      	ldrb	r3, [r7, #7]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d107      	bne.n	800390c <Servo_motor+0x54>
 80038fc:	4b17      	ldr	r3, [pc, #92]	; (800395c <Servo_motor+0xa4>)
 80038fe:	681c      	ldr	r4, [r3, #0]
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f7fd f88d 	bl	8000a20 <__aeabi_f2uiz>
 8003906:	4603      	mov	r3, r0
 8003908:	6363      	str	r3, [r4, #52]	; 0x34
}
 800390a:	e01c      	b.n	8003946 <Servo_motor+0x8e>
	__HAL_TIM_SET_COMPARE(&htim1, PWM_CH, (stupnjevi)); //180 stupnjeva 8000*0,125
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	2b04      	cmp	r3, #4
 8003910:	d107      	bne.n	8003922 <Servo_motor+0x6a>
 8003912:	4b12      	ldr	r3, [pc, #72]	; (800395c <Servo_motor+0xa4>)
 8003914:	681c      	ldr	r4, [r3, #0]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f7fd f882 	bl	8000a20 <__aeabi_f2uiz>
 800391c:	4603      	mov	r3, r0
 800391e:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8003920:	e011      	b.n	8003946 <Servo_motor+0x8e>
	__HAL_TIM_SET_COMPARE(&htim1, PWM_CH, (stupnjevi)); //180 stupnjeva 8000*0,125
 8003922:	79fb      	ldrb	r3, [r7, #7]
 8003924:	2b08      	cmp	r3, #8
 8003926:	d107      	bne.n	8003938 <Servo_motor+0x80>
 8003928:	4b0c      	ldr	r3, [pc, #48]	; (800395c <Servo_motor+0xa4>)
 800392a:	681c      	ldr	r4, [r3, #0]
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f7fd f877 	bl	8000a20 <__aeabi_f2uiz>
 8003932:	4603      	mov	r3, r0
 8003934:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 8003936:	e006      	b.n	8003946 <Servo_motor+0x8e>
	__HAL_TIM_SET_COMPARE(&htim1, PWM_CH, (stupnjevi)); //180 stupnjeva 8000*0,125
 8003938:	4b08      	ldr	r3, [pc, #32]	; (800395c <Servo_motor+0xa4>)
 800393a:	681c      	ldr	r4, [r3, #0]
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f7fd f86f 	bl	8000a20 <__aeabi_f2uiz>
 8003942:	4603      	mov	r3, r0
 8003944:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003946:	bf00      	nop
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	bd90      	pop	{r4, r7, pc}
 800394e:	bf00      	nop
 8003950:	d0369d03 	.word	0xd0369d03
 8003954:	40110369 	.word	0x40110369
 8003958:	40468000 	.word	0x40468000
 800395c:	20000158 	.word	0x20000158

08003960 <Pomakni_na_vagu>:

void Pomakni_na_vagu() {
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
	Servo_motor(PWM3, 112);
 8003964:	2170      	movs	r1, #112	; 0x70
 8003966:	2008      	movs	r0, #8
 8003968:	f7ff ffa6 	bl	80038b8 <Servo_motor>
	HAL_Delay(1000);
 800396c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003970:	f7fd f8d8 	bl	8000b24 <HAL_Delay>
	Servo_motor(PWM3, 38);
 8003974:	2126      	movs	r1, #38	; 0x26
 8003976:	2008      	movs	r0, #8
 8003978:	f7ff ff9e 	bl	80038b8 <Servo_motor>
	HAL_Delay(1000);
 800397c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003980:	f7fd f8d0 	bl	8000b24 <HAL_Delay>
	Servo_motor(PWM3, 80);
 8003984:	2150      	movs	r1, #80	; 0x50
 8003986:	2008      	movs	r0, #8
 8003988:	f7ff ff96 	bl	80038b8 <Servo_motor>
	HAL_Delay(1000);
 800398c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003990:	f7fd f8c8 	bl	8000b24 <HAL_Delay>
}
 8003994:	bf00      	nop
 8003996:	bd80      	pop	{r7, pc}

08003998 <Makni_sa_vage>:
void Makni_sa_vage() {
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
	Servo_motor(PWM2, 35);
 800399c:	2123      	movs	r1, #35	; 0x23
 800399e:	2004      	movs	r0, #4
 80039a0:	f7ff ff8a 	bl	80038b8 <Servo_motor>
	HAL_Delay(1000);
 80039a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039a8:	f7fd f8bc 	bl	8000b24 <HAL_Delay>
	Servo_motor(PWM2, 80);
 80039ac:	2150      	movs	r1, #80	; 0x50
 80039ae:	2004      	movs	r0, #4
 80039b0:	f7ff ff82 	bl	80038b8 <Servo_motor>
	HAL_Delay(1000);
 80039b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039b8:	f7fd f8b4 	bl	8000b24 <HAL_Delay>
	Servo_motor(PWM2, 0);
 80039bc:	2100      	movs	r1, #0
 80039be:	2004      	movs	r0, #4
 80039c0:	f7ff ff7a 	bl	80038b8 <Servo_motor>
	HAL_Delay(1000);
 80039c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039c8:	f7fd f8ac 	bl	8000b24 <HAL_Delay>
}
 80039cc:	bf00      	nop
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <Postavi_spremnik>:
void Postavi_spremnik(int spremnik) {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]

	switch (spremnik) {
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3b01      	subs	r3, #1
 80039dc:	2b03      	cmp	r3, #3
 80039de:	f200 8087 	bhi.w	8003af0 <Postavi_spremnik+0x120>
 80039e2:	a201      	add	r2, pc, #4	; (adr r2, 80039e8 <Postavi_spremnik+0x18>)
 80039e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e8:	080039f9 	.word	0x080039f9
 80039ec:	08003a37 	.word	0x08003a37
 80039f0:	08003a75 	.word	0x08003a75
 80039f4:	08003ab3 	.word	0x08003ab3
	case 1:
		if (stepperPosition == 2) {
 80039f8:	4b3f      	ldr	r3, [pc, #252]	; (8003af8 <Postavi_spremnik+0x128>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d104      	bne.n	8003a0a <Postavi_spremnik+0x3a>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 4), 0);
 8003a00:	2100      	movs	r1, #0
 8003a02:	2064      	movs	r0, #100	; 0x64
 8003a04:	f7ff ff0e 	bl	8003824 <Stepper_Step>
 8003a08:	e011      	b.n	8003a2e <Postavi_spremnik+0x5e>
		} else if (stepperPosition == 3) {
 8003a0a:	4b3b      	ldr	r3, [pc, #236]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	d104      	bne.n	8003a1c <Postavi_spremnik+0x4c>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 2), 0);
 8003a12:	2100      	movs	r1, #0
 8003a14:	20c8      	movs	r0, #200	; 0xc8
 8003a16:	f7ff ff05 	bl	8003824 <Stepper_Step>
 8003a1a:	e008      	b.n	8003a2e <Postavi_spremnik+0x5e>
		} else if (stepperPosition == 4) {
 8003a1c:	4b36      	ldr	r3, [pc, #216]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b04      	cmp	r3, #4
 8003a22:	d104      	bne.n	8003a2e <Postavi_spremnik+0x5e>
			Stepper_Step(((BROJ_KORAKAK_ZA_KRUG / 4) * 3), 0);
 8003a24:	2100      	movs	r1, #0
 8003a26:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003a2a:	f7ff fefb 	bl	8003824 <Stepper_Step>
		}
		stepperPosition = 1;
 8003a2e:	4b32      	ldr	r3, [pc, #200]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a30:	2201      	movs	r2, #1
 8003a32:	601a      	str	r2, [r3, #0]
		break;
 8003a34:	e05c      	b.n	8003af0 <Postavi_spremnik+0x120>
	case 2:
		if (stepperPosition == 1) {
 8003a36:	4b30      	ldr	r3, [pc, #192]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d105      	bne.n	8003a4a <Postavi_spremnik+0x7a>
			Stepper_Step(((BROJ_KORAKAK_ZA_KRUG / 4) * 3), 0);
 8003a3e:	2100      	movs	r1, #0
 8003a40:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003a44:	f7ff feee 	bl	8003824 <Stepper_Step>
 8003a48:	e010      	b.n	8003a6c <Postavi_spremnik+0x9c>
		} else if (stepperPosition == 3) {
 8003a4a:	4b2b      	ldr	r3, [pc, #172]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b03      	cmp	r3, #3
 8003a50:	d104      	bne.n	8003a5c <Postavi_spremnik+0x8c>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 4), 0);
 8003a52:	2100      	movs	r1, #0
 8003a54:	2064      	movs	r0, #100	; 0x64
 8003a56:	f7ff fee5 	bl	8003824 <Stepper_Step>
 8003a5a:	e007      	b.n	8003a6c <Postavi_spremnik+0x9c>
		} else if (stepperPosition == 4) {
 8003a5c:	4b26      	ldr	r3, [pc, #152]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d103      	bne.n	8003a6c <Postavi_spremnik+0x9c>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 2), 0);
 8003a64:	2100      	movs	r1, #0
 8003a66:	20c8      	movs	r0, #200	; 0xc8
 8003a68:	f7ff fedc 	bl	8003824 <Stepper_Step>
		}
		stepperPosition = 2;
 8003a6c:	4b22      	ldr	r3, [pc, #136]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a6e:	2202      	movs	r2, #2
 8003a70:	601a      	str	r2, [r3, #0]
		break;
 8003a72:	e03d      	b.n	8003af0 <Postavi_spremnik+0x120>
	case 3:
		if (stepperPosition == 1) {
 8003a74:	4b20      	ldr	r3, [pc, #128]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d104      	bne.n	8003a86 <Postavi_spremnik+0xb6>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 2), 0);
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	20c8      	movs	r0, #200	; 0xc8
 8003a80:	f7ff fed0 	bl	8003824 <Stepper_Step>
 8003a84:	e011      	b.n	8003aaa <Postavi_spremnik+0xda>
		} else if (stepperPosition == 2) {
 8003a86:	4b1c      	ldr	r3, [pc, #112]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d105      	bne.n	8003a9a <Postavi_spremnik+0xca>
			Stepper_Step(((BROJ_KORAKAK_ZA_KRUG / 4) * 3), 0);
 8003a8e:	2100      	movs	r1, #0
 8003a90:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003a94:	f7ff fec6 	bl	8003824 <Stepper_Step>
 8003a98:	e007      	b.n	8003aaa <Postavi_spremnik+0xda>
		} else if (stepperPosition == 4) {
 8003a9a:	4b17      	ldr	r3, [pc, #92]	; (8003af8 <Postavi_spremnik+0x128>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d103      	bne.n	8003aaa <Postavi_spremnik+0xda>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 4), 0);
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	2064      	movs	r0, #100	; 0x64
 8003aa6:	f7ff febd 	bl	8003824 <Stepper_Step>
		}
		stepperPosition = 3;
 8003aaa:	4b13      	ldr	r3, [pc, #76]	; (8003af8 <Postavi_spremnik+0x128>)
 8003aac:	2203      	movs	r2, #3
 8003aae:	601a      	str	r2, [r3, #0]
		break;
 8003ab0:	e01e      	b.n	8003af0 <Postavi_spremnik+0x120>
	case 4:
		if (stepperPosition == 1) {
 8003ab2:	4b11      	ldr	r3, [pc, #68]	; (8003af8 <Postavi_spremnik+0x128>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d104      	bne.n	8003ac4 <Postavi_spremnik+0xf4>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 4), 0);
 8003aba:	2100      	movs	r1, #0
 8003abc:	2064      	movs	r0, #100	; 0x64
 8003abe:	f7ff feb1 	bl	8003824 <Stepper_Step>
 8003ac2:	e011      	b.n	8003ae8 <Postavi_spremnik+0x118>
		} else if (stepperPosition == 2) {
 8003ac4:	4b0c      	ldr	r3, [pc, #48]	; (8003af8 <Postavi_spremnik+0x128>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d104      	bne.n	8003ad6 <Postavi_spremnik+0x106>
			Stepper_Step((BROJ_KORAKAK_ZA_KRUG / 2), 0);
 8003acc:	2100      	movs	r1, #0
 8003ace:	20c8      	movs	r0, #200	; 0xc8
 8003ad0:	f7ff fea8 	bl	8003824 <Stepper_Step>
 8003ad4:	e008      	b.n	8003ae8 <Postavi_spremnik+0x118>
		} else if (stepperPosition == 3) {
 8003ad6:	4b08      	ldr	r3, [pc, #32]	; (8003af8 <Postavi_spremnik+0x128>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	d104      	bne.n	8003ae8 <Postavi_spremnik+0x118>
			Stepper_Step(((BROJ_KORAKAK_ZA_KRUG / 4) * 3), 0);
 8003ade:	2100      	movs	r1, #0
 8003ae0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003ae4:	f7ff fe9e 	bl	8003824 <Stepper_Step>
		}
		stepperPosition = 4;
 8003ae8:	4b03      	ldr	r3, [pc, #12]	; (8003af8 <Postavi_spremnik+0x128>)
 8003aea:	2204      	movs	r2, #4
 8003aec:	601a      	str	r2, [r3, #0]
		break;
 8003aee:	bf00      	nop
	}

}
 8003af0:	bf00      	nop
 8003af2:	3708      	adds	r7, #8
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	20000010 	.word	0x20000010

08003afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003b00:	bf00      	nop
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bc80      	pop	{r7}
 8003b06:	4770      	bx	lr

08003b08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003b0e:	4a15      	ldr	r2, [pc, #84]	; (8003b64 <HAL_MspInit+0x5c>)
 8003b10:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <HAL_MspInit+0x5c>)
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	6193      	str	r3, [r2, #24]
 8003b1a:	4b12      	ldr	r3, [pc, #72]	; (8003b64 <HAL_MspInit+0x5c>)
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	60bb      	str	r3, [r7, #8]
 8003b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b26:	4a0f      	ldr	r2, [pc, #60]	; (8003b64 <HAL_MspInit+0x5c>)
 8003b28:	4b0e      	ldr	r3, [pc, #56]	; (8003b64 <HAL_MspInit+0x5c>)
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b30:	61d3      	str	r3, [r2, #28]
 8003b32:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <HAL_MspInit+0x5c>)
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b3a:	607b      	str	r3, [r7, #4]
 8003b3c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003b3e:	4b0a      	ldr	r3, [pc, #40]	; (8003b68 <HAL_MspInit+0x60>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	4a04      	ldr	r2, [pc, #16]	; (8003b68 <HAL_MspInit+0x60>)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b5a:	bf00      	nop
 8003b5c:	3714      	adds	r7, #20
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40010000 	.word	0x40010000

08003b6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b74:	f107 0310 	add.w	r3, r7, #16
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	605a      	str	r2, [r3, #4]
 8003b7e:	609a      	str	r2, [r3, #8]
 8003b80:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a14      	ldr	r2, [pc, #80]	; (8003bd8 <HAL_ADC_MspInit+0x6c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d121      	bne.n	8003bd0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b8c:	4a13      	ldr	r2, [pc, #76]	; (8003bdc <HAL_ADC_MspInit+0x70>)
 8003b8e:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <HAL_ADC_MspInit+0x70>)
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b96:	6193      	str	r3, [r2, #24]
 8003b98:	4b10      	ldr	r3, [pc, #64]	; (8003bdc <HAL_ADC_MspInit+0x70>)
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba4:	4a0d      	ldr	r2, [pc, #52]	; (8003bdc <HAL_ADC_MspInit+0x70>)
 8003ba6:	4b0d      	ldr	r3, [pc, #52]	; (8003bdc <HAL_ADC_MspInit+0x70>)
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	f043 0304 	orr.w	r3, r3, #4
 8003bae:	6193      	str	r3, [r2, #24]
 8003bb0:	4b0a      	ldr	r3, [pc, #40]	; (8003bdc <HAL_ADC_MspInit+0x70>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	f003 0304 	and.w	r3, r3, #4
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = SENZOR_ADC_Pin;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SENZOR_ADC_GPIO_Port, &GPIO_InitStruct);
 8003bc4:	f107 0310 	add.w	r3, r7, #16
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4805      	ldr	r0, [pc, #20]	; (8003be0 <HAL_ADC_MspInit+0x74>)
 8003bcc:	f7fd fbee 	bl	80013ac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003bd0:	bf00      	nop
 8003bd2:	3720      	adds	r7, #32
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40012400 	.word	0x40012400
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	40010800 	.word	0x40010800

08003be4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a09      	ldr	r2, [pc, #36]	; (8003c18 <HAL_TIM_Base_MspInit+0x34>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d10b      	bne.n	8003c0e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003bf6:	4a09      	ldr	r2, [pc, #36]	; (8003c1c <HAL_TIM_Base_MspInit+0x38>)
 8003bf8:	4b08      	ldr	r3, [pc, #32]	; (8003c1c <HAL_TIM_Base_MspInit+0x38>)
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c00:	6193      	str	r3, [r2, #24]
 8003c02:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <HAL_TIM_Base_MspInit+0x38>)
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c0a:	60fb      	str	r3, [r7, #12]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003c0e:	bf00      	nop
 8003c10:	3714      	adds	r7, #20
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr
 8003c18:	40012c00 	.word	0x40012c00
 8003c1c:	40021000 	.word	0x40021000

08003c20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c28:	f107 0310 	add.w	r3, r7, #16
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
 8003c30:	605a      	str	r2, [r3, #4]
 8003c32:	609a      	str	r2, [r3, #8]
 8003c34:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a16      	ldr	r2, [pc, #88]	; (8003c94 <HAL_TIM_MspPostInit+0x74>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d125      	bne.n	8003c8c <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c40:	4a15      	ldr	r2, [pc, #84]	; (8003c98 <HAL_TIM_MspPostInit+0x78>)
 8003c42:	4b15      	ldr	r3, [pc, #84]	; (8003c98 <HAL_TIM_MspPostInit+0x78>)
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	f043 0304 	orr.w	r3, r3, #4
 8003c4a:	6193      	str	r3, [r2, #24]
 8003c4c:	4b12      	ldr	r3, [pc, #72]	; (8003c98 <HAL_TIM_MspPostInit+0x78>)
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8003c58:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8003c5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c5e:	2302      	movs	r3, #2
 8003c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c62:	2302      	movs	r3, #2
 8003c64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c66:	f107 0310 	add.w	r3, r7, #16
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	480b      	ldr	r0, [pc, #44]	; (8003c9c <HAL_TIM_MspPostInit+0x7c>)
 8003c6e:	f7fd fb9d 	bl	80013ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SERVO2_Pin;
 8003c72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c78:	2302      	movs	r3, #2
 8003c7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO2_GPIO_Port, &GPIO_InitStruct);
 8003c80:	f107 0310 	add.w	r3, r7, #16
 8003c84:	4619      	mov	r1, r3
 8003c86:	4805      	ldr	r0, [pc, #20]	; (8003c9c <HAL_TIM_MspPostInit+0x7c>)
 8003c88:	f7fd fb90 	bl	80013ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003c8c:	bf00      	nop
 8003c8e:	3720      	adds	r7, #32
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	40012c00 	.word	0x40012c00
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	40010800 	.word	0x40010800

08003ca0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b088      	sub	sp, #32
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca8:	f107 0310 	add.w	r3, r7, #16
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	605a      	str	r2, [r3, #4]
 8003cb2:	609a      	str	r2, [r3, #8]
 8003cb4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a1f      	ldr	r2, [pc, #124]	; (8003d38 <HAL_UART_MspInit+0x98>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d137      	bne.n	8003d30 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003cc0:	4a1e      	ldr	r2, [pc, #120]	; (8003d3c <HAL_UART_MspInit+0x9c>)
 8003cc2:	4b1e      	ldr	r3, [pc, #120]	; (8003d3c <HAL_UART_MspInit+0x9c>)
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cca:	61d3      	str	r3, [r2, #28]
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	; (8003d3c <HAL_UART_MspInit+0x9c>)
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cd8:	4a18      	ldr	r2, [pc, #96]	; (8003d3c <HAL_UART_MspInit+0x9c>)
 8003cda:	4b18      	ldr	r3, [pc, #96]	; (8003d3c <HAL_UART_MspInit+0x9c>)
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	f043 0304 	orr.w	r3, r3, #4
 8003ce2:	6193      	str	r3, [r2, #24]
 8003ce4:	4b15      	ldr	r3, [pc, #84]	; (8003d3c <HAL_UART_MspInit+0x9c>)
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	f003 0304 	and.w	r3, r3, #4
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003cf0:	2304      	movs	r3, #4
 8003cf2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cfc:	f107 0310 	add.w	r3, r7, #16
 8003d00:	4619      	mov	r1, r3
 8003d02:	480f      	ldr	r0, [pc, #60]	; (8003d40 <HAL_UART_MspInit+0xa0>)
 8003d04:	f7fd fb52 	bl	80013ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d08:	2308      	movs	r3, #8
 8003d0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d10:	2300      	movs	r3, #0
 8003d12:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d14:	f107 0310 	add.w	r3, r7, #16
 8003d18:	4619      	mov	r1, r3
 8003d1a:	4809      	ldr	r0, [pc, #36]	; (8003d40 <HAL_UART_MspInit+0xa0>)
 8003d1c:	f7fd fb46 	bl	80013ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003d20:	2200      	movs	r2, #0
 8003d22:	2100      	movs	r1, #0
 8003d24:	2026      	movs	r0, #38	; 0x26
 8003d26:	f7fd fb0a 	bl	800133e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003d2a:	2026      	movs	r0, #38	; 0x26
 8003d2c:	f7fd fb23 	bl	8001376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003d30:	bf00      	nop
 8003d32:	3720      	adds	r7, #32
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40004400 	.word	0x40004400
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40010800 	.word	0x40010800

08003d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d48:	bf00      	nop
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr

08003d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d54:	e7fe      	b.n	8003d54 <HardFault_Handler+0x4>

08003d56 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d56:	b480      	push	{r7}
 8003d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d5a:	e7fe      	b.n	8003d5a <MemManage_Handler+0x4>

08003d5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d60:	e7fe      	b.n	8003d60 <BusFault_Handler+0x4>

08003d62 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d62:	b480      	push	{r7}
 8003d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d66:	e7fe      	b.n	8003d66 <UsageFault_Handler+0x4>

08003d68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d6c:	bf00      	nop
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bc80      	pop	{r7}
 8003d72:	4770      	bx	lr

08003d74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d78:	bf00      	nop
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr

08003d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d90:	f7fc feac 	bl	8000aec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d94:	bf00      	nop
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	volatile static size_t i=0;

	rx_buff[i]=USART2->DR;
 8003d9c:	4b22      	ldr	r3, [pc, #136]	; (8003e28 <USART2_IRQHandler+0x90>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a22      	ldr	r2, [pc, #136]	; (8003e2c <USART2_IRQHandler+0x94>)
 8003da2:	6852      	ldr	r2, [r2, #4]
 8003da4:	b2d1      	uxtb	r1, r2
 8003da6:	4a22      	ldr	r2, [pc, #136]	; (8003e30 <USART2_IRQHandler+0x98>)
 8003da8:	54d1      	strb	r1, [r2, r3]
	if(rx_buff[i] == '#'){
 8003daa:	4b1f      	ldr	r3, [pc, #124]	; (8003e28 <USART2_IRQHandler+0x90>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a20      	ldr	r2, [pc, #128]	; (8003e30 <USART2_IRQHandler+0x98>)
 8003db0:	5cd3      	ldrb	r3, [r2, r3]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b23      	cmp	r3, #35	; 0x23
 8003db6:	d12f      	bne.n	8003e18 <USART2_IRQHandler+0x80>
		if(i == 2){
 8003db8:	4b1b      	ldr	r3, [pc, #108]	; (8003e28 <USART2_IRQHandler+0x90>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d106      	bne.n	8003dce <USART2_IRQHandler+0x36>
			memcpy((void*)det_obj_buff,(const void*)rx_buff,3);
 8003dc0:	4b1c      	ldr	r3, [pc, #112]	; (8003e34 <USART2_IRQHandler+0x9c>)
 8003dc2:	4a1b      	ldr	r2, [pc, #108]	; (8003e30 <USART2_IRQHandler+0x98>)
 8003dc4:	8811      	ldrh	r1, [r2, #0]
 8003dc6:	7892      	ldrb	r2, [r2, #2]
 8003dc8:	8019      	strh	r1, [r3, #0]
 8003dca:	709a      	strb	r2, [r3, #2]
 8003dcc:	e020      	b.n	8003e10 <USART2_IRQHandler+0x78>
		}
		else{
			memcpy((void*)msg_protocol,(const void*)rx_buff,32);
 8003dce:	2220      	movs	r2, #32
 8003dd0:	4917      	ldr	r1, [pc, #92]	; (8003e30 <USART2_IRQHandler+0x98>)
 8003dd2:	4819      	ldr	r0, [pc, #100]	; (8003e38 <USART2_IRQHandler+0xa0>)
 8003dd4:	f000 f952 	bl	800407c <memcpy>
			sys_flag=(msg_protocol[30]-48);
 8003dd8:	4b17      	ldr	r3, [pc, #92]	; (8003e38 <USART2_IRQHandler+0xa0>)
 8003dda:	7f9b      	ldrb	r3, [r3, #30]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	3b30      	subs	r3, #48	; 0x30
 8003de0:	b2da      	uxtb	r2, r3
 8003de2:	4b16      	ldr	r3, [pc, #88]	; (8003e3c <USART2_IRQHandler+0xa4>)
 8003de4:	701a      	strb	r2, [r3, #0]
			if(sys_flag != 0){
 8003de6:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <USART2_IRQHandler+0xa4>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d006      	beq.n	8003dfe <USART2_IRQHandler+0x66>
				HAL_GPIO_WritePin(GPIOC,LED_Pin,RESET);
 8003df0:	2200      	movs	r2, #0
 8003df2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003df6:	4812      	ldr	r0, [pc, #72]	; (8003e40 <USART2_IRQHandler+0xa8>)
 8003df8:	f7fd fc49 	bl	800168e <HAL_GPIO_WritePin>
 8003dfc:	e005      	b.n	8003e0a <USART2_IRQHandler+0x72>
			}
			else{
				HAL_GPIO_WritePin(GPIOC,LED_Pin,SET);
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e04:	480e      	ldr	r0, [pc, #56]	; (8003e40 <USART2_IRQHandler+0xa8>)
 8003e06:	f7fd fc42 	bl	800168e <HAL_GPIO_WritePin>
			}
			sys_flag_changed=1;
 8003e0a:	4b0e      	ldr	r3, [pc, #56]	; (8003e44 <USART2_IRQHandler+0xac>)
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	701a      	strb	r2, [r3, #0]
		}
		i=0;
 8003e10:	4b05      	ldr	r3, [pc, #20]	; (8003e28 <USART2_IRQHandler+0x90>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003e16:	e004      	b.n	8003e22 <USART2_IRQHandler+0x8a>
		i++;
 8003e18:	4b03      	ldr	r3, [pc, #12]	; (8003e28 <USART2_IRQHandler+0x90>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	4a02      	ldr	r2, [pc, #8]	; (8003e28 <USART2_IRQHandler+0x90>)
 8003e20:	6013      	str	r3, [r2, #0]
}
 8003e22:	bf00      	nop
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	200000a0 	.word	0x200000a0
 8003e2c:	40004400 	.word	0x40004400
 8003e30:	200000f4 	.word	0x200000f4
 8003e34:	200000b4 	.word	0x200000b4
 8003e38:	20000198 	.word	0x20000198
 8003e3c:	20000098 	.word	0x20000098
 8003e40:	40011000 	.word	0x40011000
 8003e44:	20000099 	.word	0x20000099

08003e48 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e48:	b590      	push	{r4, r7, lr}
 8003e4a:	b087      	sub	sp, #28
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e54:	2300      	movs	r3, #0
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	e00a      	b.n	8003e70 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003e5a:	68bc      	ldr	r4, [r7, #8]
 8003e5c:	1c63      	adds	r3, r4, #1
 8003e5e:	60bb      	str	r3, [r7, #8]
 8003e60:	f3af 8000 	nop.w
 8003e64:	4603      	mov	r3, r0
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	617b      	str	r3, [r7, #20]
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	dbf0      	blt.n	8003e5a <_read+0x12>
	}

return len;
 8003e78:	687b      	ldr	r3, [r7, #4]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd90      	pop	{r4, r7, pc}

08003e82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b086      	sub	sp, #24
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	60f8      	str	r0, [r7, #12]
 8003e8a:	60b9      	str	r1, [r7, #8]
 8003e8c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e8e:	2300      	movs	r3, #0
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	e009      	b.n	8003ea8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	1c5a      	adds	r2, r3, #1
 8003e98:	60ba      	str	r2, [r7, #8]
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	dbf1      	blt.n	8003e94 <_write+0x12>
	}
	return len;
 8003eb0:	687b      	ldr	r3, [r7, #4]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
	...

08003ebc <_sbrk>:

caddr_t _sbrk(int incr)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003ec4:	4b11      	ldr	r3, [pc, #68]	; (8003f0c <_sbrk+0x50>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d102      	bne.n	8003ed2 <_sbrk+0x16>
		heap_end = &end;
 8003ecc:	4b0f      	ldr	r3, [pc, #60]	; (8003f0c <_sbrk+0x50>)
 8003ece:	4a10      	ldr	r2, [pc, #64]	; (8003f10 <_sbrk+0x54>)
 8003ed0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003ed2:	4b0e      	ldr	r3, [pc, #56]	; (8003f0c <_sbrk+0x50>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003ed8:	4b0c      	ldr	r3, [pc, #48]	; (8003f0c <_sbrk+0x50>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4413      	add	r3, r2
 8003ee0:	466a      	mov	r2, sp
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d907      	bls.n	8003ef6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003ee6:	f000 f89f 	bl	8004028 <__errno>
 8003eea:	4602      	mov	r2, r0
 8003eec:	230c      	movs	r3, #12
 8003eee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ef4:	e006      	b.n	8003f04 <_sbrk+0x48>
	}

	heap_end += incr;
 8003ef6:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <_sbrk+0x50>)
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4413      	add	r3, r2
 8003efe:	4a03      	ldr	r2, [pc, #12]	; (8003f0c <_sbrk+0x50>)
 8003f00:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003f02:	68fb      	ldr	r3, [r7, #12]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	200000a4 	.word	0x200000a4
 8003f10:	200001fc 	.word	0x200001fc

08003f14 <_close>:

int _close(int file)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
	return -1;
 8003f1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr

08003f2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b083      	sub	sp, #12
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f3a:	605a      	str	r2, [r3, #4]
	return 0;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bc80      	pop	{r7}
 8003f46:	4770      	bx	lr

08003f48 <_isatty>:

int _isatty(int file)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
	return 1;
 8003f50:	2301      	movs	r3, #1
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bc80      	pop	{r7}
 8003f5a:	4770      	bx	lr

08003f5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
	return 0;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3714      	adds	r7, #20
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr

08003f74 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003f78:	4a15      	ldr	r2, [pc, #84]	; (8003fd0 <SystemInit+0x5c>)
 8003f7a:	4b15      	ldr	r3, [pc, #84]	; (8003fd0 <SystemInit+0x5c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f043 0301 	orr.w	r3, r3, #1
 8003f82:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003f84:	4912      	ldr	r1, [pc, #72]	; (8003fd0 <SystemInit+0x5c>)
 8003f86:	4b12      	ldr	r3, [pc, #72]	; (8003fd0 <SystemInit+0x5c>)
 8003f88:	685a      	ldr	r2, [r3, #4]
 8003f8a:	4b12      	ldr	r3, [pc, #72]	; (8003fd4 <SystemInit+0x60>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003f90:	4a0f      	ldr	r2, [pc, #60]	; (8003fd0 <SystemInit+0x5c>)
 8003f92:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <SystemInit+0x5c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f9e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003fa0:	4a0b      	ldr	r2, [pc, #44]	; (8003fd0 <SystemInit+0x5c>)
 8003fa2:	4b0b      	ldr	r3, [pc, #44]	; (8003fd0 <SystemInit+0x5c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003faa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003fac:	4a08      	ldr	r2, [pc, #32]	; (8003fd0 <SystemInit+0x5c>)
 8003fae:	4b08      	ldr	r3, [pc, #32]	; (8003fd0 <SystemInit+0x5c>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003fb6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003fb8:	4b05      	ldr	r3, [pc, #20]	; (8003fd0 <SystemInit+0x5c>)
 8003fba:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003fbe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <SystemInit+0x64>)
 8003fc2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003fc6:	609a      	str	r2, [r3, #8]
#endif 
}
 8003fc8:	bf00      	nop
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	f8ff0000 	.word	0xf8ff0000
 8003fd8:	e000ed00 	.word	0xe000ed00

08003fdc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003fdc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003fde:	e003      	b.n	8003fe8 <LoopCopyDataInit>

08003fe0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	; (8004010 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003fe2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003fe4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003fe6:	3104      	adds	r1, #4

08003fe8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003fe8:	480a      	ldr	r0, [pc, #40]	; (8004014 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003fea:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003fec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003fee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003ff0:	d3f6      	bcc.n	8003fe0 <CopyDataInit>
  ldr r2, =_sbss
 8003ff2:	4a0a      	ldr	r2, [pc, #40]	; (800401c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003ff4:	e002      	b.n	8003ffc <LoopFillZerobss>

08003ff6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003ff6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003ff8:	f842 3b04 	str.w	r3, [r2], #4

08003ffc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003ffc:	4b08      	ldr	r3, [pc, #32]	; (8004020 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003ffe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004000:	d3f9      	bcc.n	8003ff6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004002:	f7ff ffb7 	bl	8003f74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004006:	f000 f815 	bl	8004034 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800400a:	f7fe febd 	bl	8002d88 <main>
  bx lr
 800400e:	4770      	bx	lr
  ldr r3, =_sidata
 8004010:	08004a40 	.word	0x08004a40
  ldr r0, =_sdata
 8004014:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004018:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 800401c:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8004020:	200001fc 	.word	0x200001fc

08004024 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004024:	e7fe      	b.n	8004024 <ADC1_2_IRQHandler>
	...

08004028 <__errno>:
 8004028:	4b01      	ldr	r3, [pc, #4]	; (8004030 <__errno+0x8>)
 800402a:	6818      	ldr	r0, [r3, #0]
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	20000018 	.word	0x20000018

08004034 <__libc_init_array>:
 8004034:	b570      	push	{r4, r5, r6, lr}
 8004036:	2500      	movs	r5, #0
 8004038:	4e0c      	ldr	r6, [pc, #48]	; (800406c <__libc_init_array+0x38>)
 800403a:	4c0d      	ldr	r4, [pc, #52]	; (8004070 <__libc_init_array+0x3c>)
 800403c:	1ba4      	subs	r4, r4, r6
 800403e:	10a4      	asrs	r4, r4, #2
 8004040:	42a5      	cmp	r5, r4
 8004042:	d109      	bne.n	8004058 <__libc_init_array+0x24>
 8004044:	f000 fc9a 	bl	800497c <_init>
 8004048:	2500      	movs	r5, #0
 800404a:	4e0a      	ldr	r6, [pc, #40]	; (8004074 <__libc_init_array+0x40>)
 800404c:	4c0a      	ldr	r4, [pc, #40]	; (8004078 <__libc_init_array+0x44>)
 800404e:	1ba4      	subs	r4, r4, r6
 8004050:	10a4      	asrs	r4, r4, #2
 8004052:	42a5      	cmp	r5, r4
 8004054:	d105      	bne.n	8004062 <__libc_init_array+0x2e>
 8004056:	bd70      	pop	{r4, r5, r6, pc}
 8004058:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800405c:	4798      	blx	r3
 800405e:	3501      	adds	r5, #1
 8004060:	e7ee      	b.n	8004040 <__libc_init_array+0xc>
 8004062:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004066:	4798      	blx	r3
 8004068:	3501      	adds	r5, #1
 800406a:	e7f2      	b.n	8004052 <__libc_init_array+0x1e>
 800406c:	08004a38 	.word	0x08004a38
 8004070:	08004a38 	.word	0x08004a38
 8004074:	08004a38 	.word	0x08004a38
 8004078:	08004a3c 	.word	0x08004a3c

0800407c <memcpy>:
 800407c:	b510      	push	{r4, lr}
 800407e:	1e43      	subs	r3, r0, #1
 8004080:	440a      	add	r2, r1
 8004082:	4291      	cmp	r1, r2
 8004084:	d100      	bne.n	8004088 <memcpy+0xc>
 8004086:	bd10      	pop	{r4, pc}
 8004088:	f811 4b01 	ldrb.w	r4, [r1], #1
 800408c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004090:	e7f7      	b.n	8004082 <memcpy+0x6>

08004092 <memset>:
 8004092:	4603      	mov	r3, r0
 8004094:	4402      	add	r2, r0
 8004096:	4293      	cmp	r3, r2
 8004098:	d100      	bne.n	800409c <memset+0xa>
 800409a:	4770      	bx	lr
 800409c:	f803 1b01 	strb.w	r1, [r3], #1
 80040a0:	e7f9      	b.n	8004096 <memset+0x4>
	...

080040a4 <_puts_r>:
 80040a4:	b570      	push	{r4, r5, r6, lr}
 80040a6:	460e      	mov	r6, r1
 80040a8:	4605      	mov	r5, r0
 80040aa:	b118      	cbz	r0, 80040b4 <_puts_r+0x10>
 80040ac:	6983      	ldr	r3, [r0, #24]
 80040ae:	b90b      	cbnz	r3, 80040b4 <_puts_r+0x10>
 80040b0:	f000 fa0e 	bl	80044d0 <__sinit>
 80040b4:	69ab      	ldr	r3, [r5, #24]
 80040b6:	68ac      	ldr	r4, [r5, #8]
 80040b8:	b913      	cbnz	r3, 80040c0 <_puts_r+0x1c>
 80040ba:	4628      	mov	r0, r5
 80040bc:	f000 fa08 	bl	80044d0 <__sinit>
 80040c0:	4b23      	ldr	r3, [pc, #140]	; (8004150 <_puts_r+0xac>)
 80040c2:	429c      	cmp	r4, r3
 80040c4:	d117      	bne.n	80040f6 <_puts_r+0x52>
 80040c6:	686c      	ldr	r4, [r5, #4]
 80040c8:	89a3      	ldrh	r3, [r4, #12]
 80040ca:	071b      	lsls	r3, r3, #28
 80040cc:	d51d      	bpl.n	800410a <_puts_r+0x66>
 80040ce:	6923      	ldr	r3, [r4, #16]
 80040d0:	b1db      	cbz	r3, 800410a <_puts_r+0x66>
 80040d2:	3e01      	subs	r6, #1
 80040d4:	68a3      	ldr	r3, [r4, #8]
 80040d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80040da:	3b01      	subs	r3, #1
 80040dc:	60a3      	str	r3, [r4, #8]
 80040de:	b9e9      	cbnz	r1, 800411c <_puts_r+0x78>
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	da2e      	bge.n	8004142 <_puts_r+0x9e>
 80040e4:	4622      	mov	r2, r4
 80040e6:	210a      	movs	r1, #10
 80040e8:	4628      	mov	r0, r5
 80040ea:	f000 f83f 	bl	800416c <__swbuf_r>
 80040ee:	3001      	adds	r0, #1
 80040f0:	d011      	beq.n	8004116 <_puts_r+0x72>
 80040f2:	200a      	movs	r0, #10
 80040f4:	bd70      	pop	{r4, r5, r6, pc}
 80040f6:	4b17      	ldr	r3, [pc, #92]	; (8004154 <_puts_r+0xb0>)
 80040f8:	429c      	cmp	r4, r3
 80040fa:	d101      	bne.n	8004100 <_puts_r+0x5c>
 80040fc:	68ac      	ldr	r4, [r5, #8]
 80040fe:	e7e3      	b.n	80040c8 <_puts_r+0x24>
 8004100:	4b15      	ldr	r3, [pc, #84]	; (8004158 <_puts_r+0xb4>)
 8004102:	429c      	cmp	r4, r3
 8004104:	bf08      	it	eq
 8004106:	68ec      	ldreq	r4, [r5, #12]
 8004108:	e7de      	b.n	80040c8 <_puts_r+0x24>
 800410a:	4621      	mov	r1, r4
 800410c:	4628      	mov	r0, r5
 800410e:	f000 f87f 	bl	8004210 <__swsetup_r>
 8004112:	2800      	cmp	r0, #0
 8004114:	d0dd      	beq.n	80040d2 <_puts_r+0x2e>
 8004116:	f04f 30ff 	mov.w	r0, #4294967295
 800411a:	bd70      	pop	{r4, r5, r6, pc}
 800411c:	2b00      	cmp	r3, #0
 800411e:	da04      	bge.n	800412a <_puts_r+0x86>
 8004120:	69a2      	ldr	r2, [r4, #24]
 8004122:	4293      	cmp	r3, r2
 8004124:	db06      	blt.n	8004134 <_puts_r+0x90>
 8004126:	290a      	cmp	r1, #10
 8004128:	d004      	beq.n	8004134 <_puts_r+0x90>
 800412a:	6823      	ldr	r3, [r4, #0]
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	6022      	str	r2, [r4, #0]
 8004130:	7019      	strb	r1, [r3, #0]
 8004132:	e7cf      	b.n	80040d4 <_puts_r+0x30>
 8004134:	4622      	mov	r2, r4
 8004136:	4628      	mov	r0, r5
 8004138:	f000 f818 	bl	800416c <__swbuf_r>
 800413c:	3001      	adds	r0, #1
 800413e:	d1c9      	bne.n	80040d4 <_puts_r+0x30>
 8004140:	e7e9      	b.n	8004116 <_puts_r+0x72>
 8004142:	200a      	movs	r0, #10
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	1c5a      	adds	r2, r3, #1
 8004148:	6022      	str	r2, [r4, #0]
 800414a:	7018      	strb	r0, [r3, #0]
 800414c:	bd70      	pop	{r4, r5, r6, pc}
 800414e:	bf00      	nop
 8004150:	080049f8 	.word	0x080049f8
 8004154:	08004a18 	.word	0x08004a18
 8004158:	080049d8 	.word	0x080049d8

0800415c <puts>:
 800415c:	4b02      	ldr	r3, [pc, #8]	; (8004168 <puts+0xc>)
 800415e:	4601      	mov	r1, r0
 8004160:	6818      	ldr	r0, [r3, #0]
 8004162:	f7ff bf9f 	b.w	80040a4 <_puts_r>
 8004166:	bf00      	nop
 8004168:	20000018 	.word	0x20000018

0800416c <__swbuf_r>:
 800416c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800416e:	460e      	mov	r6, r1
 8004170:	4614      	mov	r4, r2
 8004172:	4605      	mov	r5, r0
 8004174:	b118      	cbz	r0, 800417e <__swbuf_r+0x12>
 8004176:	6983      	ldr	r3, [r0, #24]
 8004178:	b90b      	cbnz	r3, 800417e <__swbuf_r+0x12>
 800417a:	f000 f9a9 	bl	80044d0 <__sinit>
 800417e:	4b21      	ldr	r3, [pc, #132]	; (8004204 <__swbuf_r+0x98>)
 8004180:	429c      	cmp	r4, r3
 8004182:	d12a      	bne.n	80041da <__swbuf_r+0x6e>
 8004184:	686c      	ldr	r4, [r5, #4]
 8004186:	69a3      	ldr	r3, [r4, #24]
 8004188:	60a3      	str	r3, [r4, #8]
 800418a:	89a3      	ldrh	r3, [r4, #12]
 800418c:	071a      	lsls	r2, r3, #28
 800418e:	d52e      	bpl.n	80041ee <__swbuf_r+0x82>
 8004190:	6923      	ldr	r3, [r4, #16]
 8004192:	b363      	cbz	r3, 80041ee <__swbuf_r+0x82>
 8004194:	6923      	ldr	r3, [r4, #16]
 8004196:	6820      	ldr	r0, [r4, #0]
 8004198:	b2f6      	uxtb	r6, r6
 800419a:	1ac0      	subs	r0, r0, r3
 800419c:	6963      	ldr	r3, [r4, #20]
 800419e:	4637      	mov	r7, r6
 80041a0:	4298      	cmp	r0, r3
 80041a2:	db04      	blt.n	80041ae <__swbuf_r+0x42>
 80041a4:	4621      	mov	r1, r4
 80041a6:	4628      	mov	r0, r5
 80041a8:	f000 f928 	bl	80043fc <_fflush_r>
 80041ac:	bb28      	cbnz	r0, 80041fa <__swbuf_r+0x8e>
 80041ae:	68a3      	ldr	r3, [r4, #8]
 80041b0:	3001      	adds	r0, #1
 80041b2:	3b01      	subs	r3, #1
 80041b4:	60a3      	str	r3, [r4, #8]
 80041b6:	6823      	ldr	r3, [r4, #0]
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	6022      	str	r2, [r4, #0]
 80041bc:	701e      	strb	r6, [r3, #0]
 80041be:	6963      	ldr	r3, [r4, #20]
 80041c0:	4298      	cmp	r0, r3
 80041c2:	d004      	beq.n	80041ce <__swbuf_r+0x62>
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	07db      	lsls	r3, r3, #31
 80041c8:	d519      	bpl.n	80041fe <__swbuf_r+0x92>
 80041ca:	2e0a      	cmp	r6, #10
 80041cc:	d117      	bne.n	80041fe <__swbuf_r+0x92>
 80041ce:	4621      	mov	r1, r4
 80041d0:	4628      	mov	r0, r5
 80041d2:	f000 f913 	bl	80043fc <_fflush_r>
 80041d6:	b190      	cbz	r0, 80041fe <__swbuf_r+0x92>
 80041d8:	e00f      	b.n	80041fa <__swbuf_r+0x8e>
 80041da:	4b0b      	ldr	r3, [pc, #44]	; (8004208 <__swbuf_r+0x9c>)
 80041dc:	429c      	cmp	r4, r3
 80041de:	d101      	bne.n	80041e4 <__swbuf_r+0x78>
 80041e0:	68ac      	ldr	r4, [r5, #8]
 80041e2:	e7d0      	b.n	8004186 <__swbuf_r+0x1a>
 80041e4:	4b09      	ldr	r3, [pc, #36]	; (800420c <__swbuf_r+0xa0>)
 80041e6:	429c      	cmp	r4, r3
 80041e8:	bf08      	it	eq
 80041ea:	68ec      	ldreq	r4, [r5, #12]
 80041ec:	e7cb      	b.n	8004186 <__swbuf_r+0x1a>
 80041ee:	4621      	mov	r1, r4
 80041f0:	4628      	mov	r0, r5
 80041f2:	f000 f80d 	bl	8004210 <__swsetup_r>
 80041f6:	2800      	cmp	r0, #0
 80041f8:	d0cc      	beq.n	8004194 <__swbuf_r+0x28>
 80041fa:	f04f 37ff 	mov.w	r7, #4294967295
 80041fe:	4638      	mov	r0, r7
 8004200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004202:	bf00      	nop
 8004204:	080049f8 	.word	0x080049f8
 8004208:	08004a18 	.word	0x08004a18
 800420c:	080049d8 	.word	0x080049d8

08004210 <__swsetup_r>:
 8004210:	4b32      	ldr	r3, [pc, #200]	; (80042dc <__swsetup_r+0xcc>)
 8004212:	b570      	push	{r4, r5, r6, lr}
 8004214:	681d      	ldr	r5, [r3, #0]
 8004216:	4606      	mov	r6, r0
 8004218:	460c      	mov	r4, r1
 800421a:	b125      	cbz	r5, 8004226 <__swsetup_r+0x16>
 800421c:	69ab      	ldr	r3, [r5, #24]
 800421e:	b913      	cbnz	r3, 8004226 <__swsetup_r+0x16>
 8004220:	4628      	mov	r0, r5
 8004222:	f000 f955 	bl	80044d0 <__sinit>
 8004226:	4b2e      	ldr	r3, [pc, #184]	; (80042e0 <__swsetup_r+0xd0>)
 8004228:	429c      	cmp	r4, r3
 800422a:	d10f      	bne.n	800424c <__swsetup_r+0x3c>
 800422c:	686c      	ldr	r4, [r5, #4]
 800422e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004232:	b29a      	uxth	r2, r3
 8004234:	0715      	lsls	r5, r2, #28
 8004236:	d42c      	bmi.n	8004292 <__swsetup_r+0x82>
 8004238:	06d0      	lsls	r0, r2, #27
 800423a:	d411      	bmi.n	8004260 <__swsetup_r+0x50>
 800423c:	2209      	movs	r2, #9
 800423e:	6032      	str	r2, [r6, #0]
 8004240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004244:	81a3      	strh	r3, [r4, #12]
 8004246:	f04f 30ff 	mov.w	r0, #4294967295
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	4b25      	ldr	r3, [pc, #148]	; (80042e4 <__swsetup_r+0xd4>)
 800424e:	429c      	cmp	r4, r3
 8004250:	d101      	bne.n	8004256 <__swsetup_r+0x46>
 8004252:	68ac      	ldr	r4, [r5, #8]
 8004254:	e7eb      	b.n	800422e <__swsetup_r+0x1e>
 8004256:	4b24      	ldr	r3, [pc, #144]	; (80042e8 <__swsetup_r+0xd8>)
 8004258:	429c      	cmp	r4, r3
 800425a:	bf08      	it	eq
 800425c:	68ec      	ldreq	r4, [r5, #12]
 800425e:	e7e6      	b.n	800422e <__swsetup_r+0x1e>
 8004260:	0751      	lsls	r1, r2, #29
 8004262:	d512      	bpl.n	800428a <__swsetup_r+0x7a>
 8004264:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004266:	b141      	cbz	r1, 800427a <__swsetup_r+0x6a>
 8004268:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800426c:	4299      	cmp	r1, r3
 800426e:	d002      	beq.n	8004276 <__swsetup_r+0x66>
 8004270:	4630      	mov	r0, r6
 8004272:	f000 fa1b 	bl	80046ac <_free_r>
 8004276:	2300      	movs	r3, #0
 8004278:	6363      	str	r3, [r4, #52]	; 0x34
 800427a:	89a3      	ldrh	r3, [r4, #12]
 800427c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004280:	81a3      	strh	r3, [r4, #12]
 8004282:	2300      	movs	r3, #0
 8004284:	6063      	str	r3, [r4, #4]
 8004286:	6923      	ldr	r3, [r4, #16]
 8004288:	6023      	str	r3, [r4, #0]
 800428a:	89a3      	ldrh	r3, [r4, #12]
 800428c:	f043 0308 	orr.w	r3, r3, #8
 8004290:	81a3      	strh	r3, [r4, #12]
 8004292:	6923      	ldr	r3, [r4, #16]
 8004294:	b94b      	cbnz	r3, 80042aa <__swsetup_r+0x9a>
 8004296:	89a3      	ldrh	r3, [r4, #12]
 8004298:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800429c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042a0:	d003      	beq.n	80042aa <__swsetup_r+0x9a>
 80042a2:	4621      	mov	r1, r4
 80042a4:	4630      	mov	r0, r6
 80042a6:	f000 f9c1 	bl	800462c <__smakebuf_r>
 80042aa:	89a2      	ldrh	r2, [r4, #12]
 80042ac:	f012 0301 	ands.w	r3, r2, #1
 80042b0:	d00c      	beq.n	80042cc <__swsetup_r+0xbc>
 80042b2:	2300      	movs	r3, #0
 80042b4:	60a3      	str	r3, [r4, #8]
 80042b6:	6963      	ldr	r3, [r4, #20]
 80042b8:	425b      	negs	r3, r3
 80042ba:	61a3      	str	r3, [r4, #24]
 80042bc:	6923      	ldr	r3, [r4, #16]
 80042be:	b953      	cbnz	r3, 80042d6 <__swsetup_r+0xc6>
 80042c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80042c8:	d1ba      	bne.n	8004240 <__swsetup_r+0x30>
 80042ca:	bd70      	pop	{r4, r5, r6, pc}
 80042cc:	0792      	lsls	r2, r2, #30
 80042ce:	bf58      	it	pl
 80042d0:	6963      	ldrpl	r3, [r4, #20]
 80042d2:	60a3      	str	r3, [r4, #8]
 80042d4:	e7f2      	b.n	80042bc <__swsetup_r+0xac>
 80042d6:	2000      	movs	r0, #0
 80042d8:	e7f7      	b.n	80042ca <__swsetup_r+0xba>
 80042da:	bf00      	nop
 80042dc:	20000018 	.word	0x20000018
 80042e0:	080049f8 	.word	0x080049f8
 80042e4:	08004a18 	.word	0x08004a18
 80042e8:	080049d8 	.word	0x080049d8

080042ec <__sflush_r>:
 80042ec:	898a      	ldrh	r2, [r1, #12]
 80042ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042f2:	4605      	mov	r5, r0
 80042f4:	0710      	lsls	r0, r2, #28
 80042f6:	460c      	mov	r4, r1
 80042f8:	d45a      	bmi.n	80043b0 <__sflush_r+0xc4>
 80042fa:	684b      	ldr	r3, [r1, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	dc05      	bgt.n	800430c <__sflush_r+0x20>
 8004300:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004302:	2b00      	cmp	r3, #0
 8004304:	dc02      	bgt.n	800430c <__sflush_r+0x20>
 8004306:	2000      	movs	r0, #0
 8004308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800430c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800430e:	2e00      	cmp	r6, #0
 8004310:	d0f9      	beq.n	8004306 <__sflush_r+0x1a>
 8004312:	2300      	movs	r3, #0
 8004314:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004318:	682f      	ldr	r7, [r5, #0]
 800431a:	602b      	str	r3, [r5, #0]
 800431c:	d033      	beq.n	8004386 <__sflush_r+0x9a>
 800431e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004320:	89a3      	ldrh	r3, [r4, #12]
 8004322:	075a      	lsls	r2, r3, #29
 8004324:	d505      	bpl.n	8004332 <__sflush_r+0x46>
 8004326:	6863      	ldr	r3, [r4, #4]
 8004328:	1ac0      	subs	r0, r0, r3
 800432a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800432c:	b10b      	cbz	r3, 8004332 <__sflush_r+0x46>
 800432e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004330:	1ac0      	subs	r0, r0, r3
 8004332:	2300      	movs	r3, #0
 8004334:	4602      	mov	r2, r0
 8004336:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004338:	6a21      	ldr	r1, [r4, #32]
 800433a:	4628      	mov	r0, r5
 800433c:	47b0      	blx	r6
 800433e:	1c43      	adds	r3, r0, #1
 8004340:	89a3      	ldrh	r3, [r4, #12]
 8004342:	d106      	bne.n	8004352 <__sflush_r+0x66>
 8004344:	6829      	ldr	r1, [r5, #0]
 8004346:	291d      	cmp	r1, #29
 8004348:	d84b      	bhi.n	80043e2 <__sflush_r+0xf6>
 800434a:	4a2b      	ldr	r2, [pc, #172]	; (80043f8 <__sflush_r+0x10c>)
 800434c:	40ca      	lsrs	r2, r1
 800434e:	07d6      	lsls	r6, r2, #31
 8004350:	d547      	bpl.n	80043e2 <__sflush_r+0xf6>
 8004352:	2200      	movs	r2, #0
 8004354:	6062      	str	r2, [r4, #4]
 8004356:	6922      	ldr	r2, [r4, #16]
 8004358:	04d9      	lsls	r1, r3, #19
 800435a:	6022      	str	r2, [r4, #0]
 800435c:	d504      	bpl.n	8004368 <__sflush_r+0x7c>
 800435e:	1c42      	adds	r2, r0, #1
 8004360:	d101      	bne.n	8004366 <__sflush_r+0x7a>
 8004362:	682b      	ldr	r3, [r5, #0]
 8004364:	b903      	cbnz	r3, 8004368 <__sflush_r+0x7c>
 8004366:	6560      	str	r0, [r4, #84]	; 0x54
 8004368:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800436a:	602f      	str	r7, [r5, #0]
 800436c:	2900      	cmp	r1, #0
 800436e:	d0ca      	beq.n	8004306 <__sflush_r+0x1a>
 8004370:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004374:	4299      	cmp	r1, r3
 8004376:	d002      	beq.n	800437e <__sflush_r+0x92>
 8004378:	4628      	mov	r0, r5
 800437a:	f000 f997 	bl	80046ac <_free_r>
 800437e:	2000      	movs	r0, #0
 8004380:	6360      	str	r0, [r4, #52]	; 0x34
 8004382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004386:	6a21      	ldr	r1, [r4, #32]
 8004388:	2301      	movs	r3, #1
 800438a:	4628      	mov	r0, r5
 800438c:	47b0      	blx	r6
 800438e:	1c41      	adds	r1, r0, #1
 8004390:	d1c6      	bne.n	8004320 <__sflush_r+0x34>
 8004392:	682b      	ldr	r3, [r5, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d0c3      	beq.n	8004320 <__sflush_r+0x34>
 8004398:	2b1d      	cmp	r3, #29
 800439a:	d001      	beq.n	80043a0 <__sflush_r+0xb4>
 800439c:	2b16      	cmp	r3, #22
 800439e:	d101      	bne.n	80043a4 <__sflush_r+0xb8>
 80043a0:	602f      	str	r7, [r5, #0]
 80043a2:	e7b0      	b.n	8004306 <__sflush_r+0x1a>
 80043a4:	89a3      	ldrh	r3, [r4, #12]
 80043a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043aa:	81a3      	strh	r3, [r4, #12]
 80043ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043b0:	690f      	ldr	r7, [r1, #16]
 80043b2:	2f00      	cmp	r7, #0
 80043b4:	d0a7      	beq.n	8004306 <__sflush_r+0x1a>
 80043b6:	0793      	lsls	r3, r2, #30
 80043b8:	bf18      	it	ne
 80043ba:	2300      	movne	r3, #0
 80043bc:	680e      	ldr	r6, [r1, #0]
 80043be:	bf08      	it	eq
 80043c0:	694b      	ldreq	r3, [r1, #20]
 80043c2:	eba6 0807 	sub.w	r8, r6, r7
 80043c6:	600f      	str	r7, [r1, #0]
 80043c8:	608b      	str	r3, [r1, #8]
 80043ca:	f1b8 0f00 	cmp.w	r8, #0
 80043ce:	dd9a      	ble.n	8004306 <__sflush_r+0x1a>
 80043d0:	4643      	mov	r3, r8
 80043d2:	463a      	mov	r2, r7
 80043d4:	6a21      	ldr	r1, [r4, #32]
 80043d6:	4628      	mov	r0, r5
 80043d8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80043da:	47b0      	blx	r6
 80043dc:	2800      	cmp	r0, #0
 80043de:	dc07      	bgt.n	80043f0 <__sflush_r+0x104>
 80043e0:	89a3      	ldrh	r3, [r4, #12]
 80043e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043e6:	81a3      	strh	r3, [r4, #12]
 80043e8:	f04f 30ff 	mov.w	r0, #4294967295
 80043ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f0:	4407      	add	r7, r0
 80043f2:	eba8 0800 	sub.w	r8, r8, r0
 80043f6:	e7e8      	b.n	80043ca <__sflush_r+0xde>
 80043f8:	20400001 	.word	0x20400001

080043fc <_fflush_r>:
 80043fc:	b538      	push	{r3, r4, r5, lr}
 80043fe:	690b      	ldr	r3, [r1, #16]
 8004400:	4605      	mov	r5, r0
 8004402:	460c      	mov	r4, r1
 8004404:	b1db      	cbz	r3, 800443e <_fflush_r+0x42>
 8004406:	b118      	cbz	r0, 8004410 <_fflush_r+0x14>
 8004408:	6983      	ldr	r3, [r0, #24]
 800440a:	b90b      	cbnz	r3, 8004410 <_fflush_r+0x14>
 800440c:	f000 f860 	bl	80044d0 <__sinit>
 8004410:	4b0c      	ldr	r3, [pc, #48]	; (8004444 <_fflush_r+0x48>)
 8004412:	429c      	cmp	r4, r3
 8004414:	d109      	bne.n	800442a <_fflush_r+0x2e>
 8004416:	686c      	ldr	r4, [r5, #4]
 8004418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800441c:	b17b      	cbz	r3, 800443e <_fflush_r+0x42>
 800441e:	4621      	mov	r1, r4
 8004420:	4628      	mov	r0, r5
 8004422:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004426:	f7ff bf61 	b.w	80042ec <__sflush_r>
 800442a:	4b07      	ldr	r3, [pc, #28]	; (8004448 <_fflush_r+0x4c>)
 800442c:	429c      	cmp	r4, r3
 800442e:	d101      	bne.n	8004434 <_fflush_r+0x38>
 8004430:	68ac      	ldr	r4, [r5, #8]
 8004432:	e7f1      	b.n	8004418 <_fflush_r+0x1c>
 8004434:	4b05      	ldr	r3, [pc, #20]	; (800444c <_fflush_r+0x50>)
 8004436:	429c      	cmp	r4, r3
 8004438:	bf08      	it	eq
 800443a:	68ec      	ldreq	r4, [r5, #12]
 800443c:	e7ec      	b.n	8004418 <_fflush_r+0x1c>
 800443e:	2000      	movs	r0, #0
 8004440:	bd38      	pop	{r3, r4, r5, pc}
 8004442:	bf00      	nop
 8004444:	080049f8 	.word	0x080049f8
 8004448:	08004a18 	.word	0x08004a18
 800444c:	080049d8 	.word	0x080049d8

08004450 <_cleanup_r>:
 8004450:	4901      	ldr	r1, [pc, #4]	; (8004458 <_cleanup_r+0x8>)
 8004452:	f000 b8a9 	b.w	80045a8 <_fwalk_reent>
 8004456:	bf00      	nop
 8004458:	080043fd 	.word	0x080043fd

0800445c <std.isra.0>:
 800445c:	2300      	movs	r3, #0
 800445e:	b510      	push	{r4, lr}
 8004460:	4604      	mov	r4, r0
 8004462:	6003      	str	r3, [r0, #0]
 8004464:	6043      	str	r3, [r0, #4]
 8004466:	6083      	str	r3, [r0, #8]
 8004468:	8181      	strh	r1, [r0, #12]
 800446a:	6643      	str	r3, [r0, #100]	; 0x64
 800446c:	81c2      	strh	r2, [r0, #14]
 800446e:	6103      	str	r3, [r0, #16]
 8004470:	6143      	str	r3, [r0, #20]
 8004472:	6183      	str	r3, [r0, #24]
 8004474:	4619      	mov	r1, r3
 8004476:	2208      	movs	r2, #8
 8004478:	305c      	adds	r0, #92	; 0x5c
 800447a:	f7ff fe0a 	bl	8004092 <memset>
 800447e:	4b05      	ldr	r3, [pc, #20]	; (8004494 <std.isra.0+0x38>)
 8004480:	6224      	str	r4, [r4, #32]
 8004482:	6263      	str	r3, [r4, #36]	; 0x24
 8004484:	4b04      	ldr	r3, [pc, #16]	; (8004498 <std.isra.0+0x3c>)
 8004486:	62a3      	str	r3, [r4, #40]	; 0x28
 8004488:	4b04      	ldr	r3, [pc, #16]	; (800449c <std.isra.0+0x40>)
 800448a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800448c:	4b04      	ldr	r3, [pc, #16]	; (80044a0 <std.isra.0+0x44>)
 800448e:	6323      	str	r3, [r4, #48]	; 0x30
 8004490:	bd10      	pop	{r4, pc}
 8004492:	bf00      	nop
 8004494:	08004821 	.word	0x08004821
 8004498:	08004843 	.word	0x08004843
 800449c:	0800487b 	.word	0x0800487b
 80044a0:	0800489f 	.word	0x0800489f

080044a4 <__sfmoreglue>:
 80044a4:	b570      	push	{r4, r5, r6, lr}
 80044a6:	2568      	movs	r5, #104	; 0x68
 80044a8:	1e4a      	subs	r2, r1, #1
 80044aa:	4355      	muls	r5, r2
 80044ac:	460e      	mov	r6, r1
 80044ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80044b2:	f000 f947 	bl	8004744 <_malloc_r>
 80044b6:	4604      	mov	r4, r0
 80044b8:	b140      	cbz	r0, 80044cc <__sfmoreglue+0x28>
 80044ba:	2100      	movs	r1, #0
 80044bc:	e880 0042 	stmia.w	r0, {r1, r6}
 80044c0:	300c      	adds	r0, #12
 80044c2:	60a0      	str	r0, [r4, #8]
 80044c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80044c8:	f7ff fde3 	bl	8004092 <memset>
 80044cc:	4620      	mov	r0, r4
 80044ce:	bd70      	pop	{r4, r5, r6, pc}

080044d0 <__sinit>:
 80044d0:	6983      	ldr	r3, [r0, #24]
 80044d2:	b510      	push	{r4, lr}
 80044d4:	4604      	mov	r4, r0
 80044d6:	bb33      	cbnz	r3, 8004526 <__sinit+0x56>
 80044d8:	6483      	str	r3, [r0, #72]	; 0x48
 80044da:	64c3      	str	r3, [r0, #76]	; 0x4c
 80044dc:	6503      	str	r3, [r0, #80]	; 0x50
 80044de:	4b12      	ldr	r3, [pc, #72]	; (8004528 <__sinit+0x58>)
 80044e0:	4a12      	ldr	r2, [pc, #72]	; (800452c <__sinit+0x5c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6282      	str	r2, [r0, #40]	; 0x28
 80044e6:	4298      	cmp	r0, r3
 80044e8:	bf04      	itt	eq
 80044ea:	2301      	moveq	r3, #1
 80044ec:	6183      	streq	r3, [r0, #24]
 80044ee:	f000 f81f 	bl	8004530 <__sfp>
 80044f2:	6060      	str	r0, [r4, #4]
 80044f4:	4620      	mov	r0, r4
 80044f6:	f000 f81b 	bl	8004530 <__sfp>
 80044fa:	60a0      	str	r0, [r4, #8]
 80044fc:	4620      	mov	r0, r4
 80044fe:	f000 f817 	bl	8004530 <__sfp>
 8004502:	2200      	movs	r2, #0
 8004504:	60e0      	str	r0, [r4, #12]
 8004506:	2104      	movs	r1, #4
 8004508:	6860      	ldr	r0, [r4, #4]
 800450a:	f7ff ffa7 	bl	800445c <std.isra.0>
 800450e:	2201      	movs	r2, #1
 8004510:	2109      	movs	r1, #9
 8004512:	68a0      	ldr	r0, [r4, #8]
 8004514:	f7ff ffa2 	bl	800445c <std.isra.0>
 8004518:	2202      	movs	r2, #2
 800451a:	2112      	movs	r1, #18
 800451c:	68e0      	ldr	r0, [r4, #12]
 800451e:	f7ff ff9d 	bl	800445c <std.isra.0>
 8004522:	2301      	movs	r3, #1
 8004524:	61a3      	str	r3, [r4, #24]
 8004526:	bd10      	pop	{r4, pc}
 8004528:	080049d4 	.word	0x080049d4
 800452c:	08004451 	.word	0x08004451

08004530 <__sfp>:
 8004530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004532:	4b1c      	ldr	r3, [pc, #112]	; (80045a4 <__sfp+0x74>)
 8004534:	4607      	mov	r7, r0
 8004536:	681e      	ldr	r6, [r3, #0]
 8004538:	69b3      	ldr	r3, [r6, #24]
 800453a:	b913      	cbnz	r3, 8004542 <__sfp+0x12>
 800453c:	4630      	mov	r0, r6
 800453e:	f7ff ffc7 	bl	80044d0 <__sinit>
 8004542:	3648      	adds	r6, #72	; 0x48
 8004544:	68b4      	ldr	r4, [r6, #8]
 8004546:	6873      	ldr	r3, [r6, #4]
 8004548:	3b01      	subs	r3, #1
 800454a:	d503      	bpl.n	8004554 <__sfp+0x24>
 800454c:	6833      	ldr	r3, [r6, #0]
 800454e:	b133      	cbz	r3, 800455e <__sfp+0x2e>
 8004550:	6836      	ldr	r6, [r6, #0]
 8004552:	e7f7      	b.n	8004544 <__sfp+0x14>
 8004554:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004558:	b16d      	cbz	r5, 8004576 <__sfp+0x46>
 800455a:	3468      	adds	r4, #104	; 0x68
 800455c:	e7f4      	b.n	8004548 <__sfp+0x18>
 800455e:	2104      	movs	r1, #4
 8004560:	4638      	mov	r0, r7
 8004562:	f7ff ff9f 	bl	80044a4 <__sfmoreglue>
 8004566:	6030      	str	r0, [r6, #0]
 8004568:	2800      	cmp	r0, #0
 800456a:	d1f1      	bne.n	8004550 <__sfp+0x20>
 800456c:	230c      	movs	r3, #12
 800456e:	4604      	mov	r4, r0
 8004570:	603b      	str	r3, [r7, #0]
 8004572:	4620      	mov	r0, r4
 8004574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004576:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800457a:	81e3      	strh	r3, [r4, #14]
 800457c:	2301      	movs	r3, #1
 800457e:	6665      	str	r5, [r4, #100]	; 0x64
 8004580:	81a3      	strh	r3, [r4, #12]
 8004582:	6025      	str	r5, [r4, #0]
 8004584:	60a5      	str	r5, [r4, #8]
 8004586:	6065      	str	r5, [r4, #4]
 8004588:	6125      	str	r5, [r4, #16]
 800458a:	6165      	str	r5, [r4, #20]
 800458c:	61a5      	str	r5, [r4, #24]
 800458e:	2208      	movs	r2, #8
 8004590:	4629      	mov	r1, r5
 8004592:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004596:	f7ff fd7c 	bl	8004092 <memset>
 800459a:	6365      	str	r5, [r4, #52]	; 0x34
 800459c:	63a5      	str	r5, [r4, #56]	; 0x38
 800459e:	64a5      	str	r5, [r4, #72]	; 0x48
 80045a0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80045a2:	e7e6      	b.n	8004572 <__sfp+0x42>
 80045a4:	080049d4 	.word	0x080049d4

080045a8 <_fwalk_reent>:
 80045a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045ac:	4680      	mov	r8, r0
 80045ae:	4689      	mov	r9, r1
 80045b0:	2600      	movs	r6, #0
 80045b2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80045b6:	b914      	cbnz	r4, 80045be <_fwalk_reent+0x16>
 80045b8:	4630      	mov	r0, r6
 80045ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045be:	68a5      	ldr	r5, [r4, #8]
 80045c0:	6867      	ldr	r7, [r4, #4]
 80045c2:	3f01      	subs	r7, #1
 80045c4:	d501      	bpl.n	80045ca <_fwalk_reent+0x22>
 80045c6:	6824      	ldr	r4, [r4, #0]
 80045c8:	e7f5      	b.n	80045b6 <_fwalk_reent+0xe>
 80045ca:	89ab      	ldrh	r3, [r5, #12]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d907      	bls.n	80045e0 <_fwalk_reent+0x38>
 80045d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045d4:	3301      	adds	r3, #1
 80045d6:	d003      	beq.n	80045e0 <_fwalk_reent+0x38>
 80045d8:	4629      	mov	r1, r5
 80045da:	4640      	mov	r0, r8
 80045dc:	47c8      	blx	r9
 80045de:	4306      	orrs	r6, r0
 80045e0:	3568      	adds	r5, #104	; 0x68
 80045e2:	e7ee      	b.n	80045c2 <_fwalk_reent+0x1a>

080045e4 <__swhatbuf_r>:
 80045e4:	b570      	push	{r4, r5, r6, lr}
 80045e6:	460e      	mov	r6, r1
 80045e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ec:	b090      	sub	sp, #64	; 0x40
 80045ee:	2900      	cmp	r1, #0
 80045f0:	4614      	mov	r4, r2
 80045f2:	461d      	mov	r5, r3
 80045f4:	da07      	bge.n	8004606 <__swhatbuf_r+0x22>
 80045f6:	2300      	movs	r3, #0
 80045f8:	602b      	str	r3, [r5, #0]
 80045fa:	89b3      	ldrh	r3, [r6, #12]
 80045fc:	061a      	lsls	r2, r3, #24
 80045fe:	d410      	bmi.n	8004622 <__swhatbuf_r+0x3e>
 8004600:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004604:	e00e      	b.n	8004624 <__swhatbuf_r+0x40>
 8004606:	aa01      	add	r2, sp, #4
 8004608:	f000 f970 	bl	80048ec <_fstat_r>
 800460c:	2800      	cmp	r0, #0
 800460e:	dbf2      	blt.n	80045f6 <__swhatbuf_r+0x12>
 8004610:	9a02      	ldr	r2, [sp, #8]
 8004612:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004616:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800461a:	425a      	negs	r2, r3
 800461c:	415a      	adcs	r2, r3
 800461e:	602a      	str	r2, [r5, #0]
 8004620:	e7ee      	b.n	8004600 <__swhatbuf_r+0x1c>
 8004622:	2340      	movs	r3, #64	; 0x40
 8004624:	2000      	movs	r0, #0
 8004626:	6023      	str	r3, [r4, #0]
 8004628:	b010      	add	sp, #64	; 0x40
 800462a:	bd70      	pop	{r4, r5, r6, pc}

0800462c <__smakebuf_r>:
 800462c:	898b      	ldrh	r3, [r1, #12]
 800462e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004630:	079d      	lsls	r5, r3, #30
 8004632:	4606      	mov	r6, r0
 8004634:	460c      	mov	r4, r1
 8004636:	d507      	bpl.n	8004648 <__smakebuf_r+0x1c>
 8004638:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800463c:	6023      	str	r3, [r4, #0]
 800463e:	6123      	str	r3, [r4, #16]
 8004640:	2301      	movs	r3, #1
 8004642:	6163      	str	r3, [r4, #20]
 8004644:	b002      	add	sp, #8
 8004646:	bd70      	pop	{r4, r5, r6, pc}
 8004648:	ab01      	add	r3, sp, #4
 800464a:	466a      	mov	r2, sp
 800464c:	f7ff ffca 	bl	80045e4 <__swhatbuf_r>
 8004650:	9900      	ldr	r1, [sp, #0]
 8004652:	4605      	mov	r5, r0
 8004654:	4630      	mov	r0, r6
 8004656:	f000 f875 	bl	8004744 <_malloc_r>
 800465a:	b948      	cbnz	r0, 8004670 <__smakebuf_r+0x44>
 800465c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004660:	059a      	lsls	r2, r3, #22
 8004662:	d4ef      	bmi.n	8004644 <__smakebuf_r+0x18>
 8004664:	f023 0303 	bic.w	r3, r3, #3
 8004668:	f043 0302 	orr.w	r3, r3, #2
 800466c:	81a3      	strh	r3, [r4, #12]
 800466e:	e7e3      	b.n	8004638 <__smakebuf_r+0xc>
 8004670:	4b0d      	ldr	r3, [pc, #52]	; (80046a8 <__smakebuf_r+0x7c>)
 8004672:	62b3      	str	r3, [r6, #40]	; 0x28
 8004674:	89a3      	ldrh	r3, [r4, #12]
 8004676:	6020      	str	r0, [r4, #0]
 8004678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800467c:	81a3      	strh	r3, [r4, #12]
 800467e:	9b00      	ldr	r3, [sp, #0]
 8004680:	6120      	str	r0, [r4, #16]
 8004682:	6163      	str	r3, [r4, #20]
 8004684:	9b01      	ldr	r3, [sp, #4]
 8004686:	b15b      	cbz	r3, 80046a0 <__smakebuf_r+0x74>
 8004688:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800468c:	4630      	mov	r0, r6
 800468e:	f000 f93f 	bl	8004910 <_isatty_r>
 8004692:	b128      	cbz	r0, 80046a0 <__smakebuf_r+0x74>
 8004694:	89a3      	ldrh	r3, [r4, #12]
 8004696:	f023 0303 	bic.w	r3, r3, #3
 800469a:	f043 0301 	orr.w	r3, r3, #1
 800469e:	81a3      	strh	r3, [r4, #12]
 80046a0:	89a3      	ldrh	r3, [r4, #12]
 80046a2:	431d      	orrs	r5, r3
 80046a4:	81a5      	strh	r5, [r4, #12]
 80046a6:	e7cd      	b.n	8004644 <__smakebuf_r+0x18>
 80046a8:	08004451 	.word	0x08004451

080046ac <_free_r>:
 80046ac:	b538      	push	{r3, r4, r5, lr}
 80046ae:	4605      	mov	r5, r0
 80046b0:	2900      	cmp	r1, #0
 80046b2:	d043      	beq.n	800473c <_free_r+0x90>
 80046b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046b8:	1f0c      	subs	r4, r1, #4
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	bfb8      	it	lt
 80046be:	18e4      	addlt	r4, r4, r3
 80046c0:	f000 f948 	bl	8004954 <__malloc_lock>
 80046c4:	4a1e      	ldr	r2, [pc, #120]	; (8004740 <_free_r+0x94>)
 80046c6:	6813      	ldr	r3, [r2, #0]
 80046c8:	4610      	mov	r0, r2
 80046ca:	b933      	cbnz	r3, 80046da <_free_r+0x2e>
 80046cc:	6063      	str	r3, [r4, #4]
 80046ce:	6014      	str	r4, [r2, #0]
 80046d0:	4628      	mov	r0, r5
 80046d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046d6:	f000 b93e 	b.w	8004956 <__malloc_unlock>
 80046da:	42a3      	cmp	r3, r4
 80046dc:	d90b      	bls.n	80046f6 <_free_r+0x4a>
 80046de:	6821      	ldr	r1, [r4, #0]
 80046e0:	1862      	adds	r2, r4, r1
 80046e2:	4293      	cmp	r3, r2
 80046e4:	bf01      	itttt	eq
 80046e6:	681a      	ldreq	r2, [r3, #0]
 80046e8:	685b      	ldreq	r3, [r3, #4]
 80046ea:	1852      	addeq	r2, r2, r1
 80046ec:	6022      	streq	r2, [r4, #0]
 80046ee:	6063      	str	r3, [r4, #4]
 80046f0:	6004      	str	r4, [r0, #0]
 80046f2:	e7ed      	b.n	80046d0 <_free_r+0x24>
 80046f4:	4613      	mov	r3, r2
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	b10a      	cbz	r2, 80046fe <_free_r+0x52>
 80046fa:	42a2      	cmp	r2, r4
 80046fc:	d9fa      	bls.n	80046f4 <_free_r+0x48>
 80046fe:	6819      	ldr	r1, [r3, #0]
 8004700:	1858      	adds	r0, r3, r1
 8004702:	42a0      	cmp	r0, r4
 8004704:	d10b      	bne.n	800471e <_free_r+0x72>
 8004706:	6820      	ldr	r0, [r4, #0]
 8004708:	4401      	add	r1, r0
 800470a:	1858      	adds	r0, r3, r1
 800470c:	4282      	cmp	r2, r0
 800470e:	6019      	str	r1, [r3, #0]
 8004710:	d1de      	bne.n	80046d0 <_free_r+0x24>
 8004712:	6810      	ldr	r0, [r2, #0]
 8004714:	6852      	ldr	r2, [r2, #4]
 8004716:	4401      	add	r1, r0
 8004718:	6019      	str	r1, [r3, #0]
 800471a:	605a      	str	r2, [r3, #4]
 800471c:	e7d8      	b.n	80046d0 <_free_r+0x24>
 800471e:	d902      	bls.n	8004726 <_free_r+0x7a>
 8004720:	230c      	movs	r3, #12
 8004722:	602b      	str	r3, [r5, #0]
 8004724:	e7d4      	b.n	80046d0 <_free_r+0x24>
 8004726:	6820      	ldr	r0, [r4, #0]
 8004728:	1821      	adds	r1, r4, r0
 800472a:	428a      	cmp	r2, r1
 800472c:	bf01      	itttt	eq
 800472e:	6811      	ldreq	r1, [r2, #0]
 8004730:	6852      	ldreq	r2, [r2, #4]
 8004732:	1809      	addeq	r1, r1, r0
 8004734:	6021      	streq	r1, [r4, #0]
 8004736:	6062      	str	r2, [r4, #4]
 8004738:	605c      	str	r4, [r3, #4]
 800473a:	e7c9      	b.n	80046d0 <_free_r+0x24>
 800473c:	bd38      	pop	{r3, r4, r5, pc}
 800473e:	bf00      	nop
 8004740:	200000a8 	.word	0x200000a8

08004744 <_malloc_r>:
 8004744:	b570      	push	{r4, r5, r6, lr}
 8004746:	1ccd      	adds	r5, r1, #3
 8004748:	f025 0503 	bic.w	r5, r5, #3
 800474c:	3508      	adds	r5, #8
 800474e:	2d0c      	cmp	r5, #12
 8004750:	bf38      	it	cc
 8004752:	250c      	movcc	r5, #12
 8004754:	2d00      	cmp	r5, #0
 8004756:	4606      	mov	r6, r0
 8004758:	db01      	blt.n	800475e <_malloc_r+0x1a>
 800475a:	42a9      	cmp	r1, r5
 800475c:	d903      	bls.n	8004766 <_malloc_r+0x22>
 800475e:	230c      	movs	r3, #12
 8004760:	6033      	str	r3, [r6, #0]
 8004762:	2000      	movs	r0, #0
 8004764:	bd70      	pop	{r4, r5, r6, pc}
 8004766:	f000 f8f5 	bl	8004954 <__malloc_lock>
 800476a:	4a23      	ldr	r2, [pc, #140]	; (80047f8 <_malloc_r+0xb4>)
 800476c:	6814      	ldr	r4, [r2, #0]
 800476e:	4621      	mov	r1, r4
 8004770:	b991      	cbnz	r1, 8004798 <_malloc_r+0x54>
 8004772:	4c22      	ldr	r4, [pc, #136]	; (80047fc <_malloc_r+0xb8>)
 8004774:	6823      	ldr	r3, [r4, #0]
 8004776:	b91b      	cbnz	r3, 8004780 <_malloc_r+0x3c>
 8004778:	4630      	mov	r0, r6
 800477a:	f000 f841 	bl	8004800 <_sbrk_r>
 800477e:	6020      	str	r0, [r4, #0]
 8004780:	4629      	mov	r1, r5
 8004782:	4630      	mov	r0, r6
 8004784:	f000 f83c 	bl	8004800 <_sbrk_r>
 8004788:	1c43      	adds	r3, r0, #1
 800478a:	d126      	bne.n	80047da <_malloc_r+0x96>
 800478c:	230c      	movs	r3, #12
 800478e:	4630      	mov	r0, r6
 8004790:	6033      	str	r3, [r6, #0]
 8004792:	f000 f8e0 	bl	8004956 <__malloc_unlock>
 8004796:	e7e4      	b.n	8004762 <_malloc_r+0x1e>
 8004798:	680b      	ldr	r3, [r1, #0]
 800479a:	1b5b      	subs	r3, r3, r5
 800479c:	d41a      	bmi.n	80047d4 <_malloc_r+0x90>
 800479e:	2b0b      	cmp	r3, #11
 80047a0:	d90f      	bls.n	80047c2 <_malloc_r+0x7e>
 80047a2:	600b      	str	r3, [r1, #0]
 80047a4:	18cc      	adds	r4, r1, r3
 80047a6:	50cd      	str	r5, [r1, r3]
 80047a8:	4630      	mov	r0, r6
 80047aa:	f000 f8d4 	bl	8004956 <__malloc_unlock>
 80047ae:	f104 000b 	add.w	r0, r4, #11
 80047b2:	1d23      	adds	r3, r4, #4
 80047b4:	f020 0007 	bic.w	r0, r0, #7
 80047b8:	1ac3      	subs	r3, r0, r3
 80047ba:	d01b      	beq.n	80047f4 <_malloc_r+0xb0>
 80047bc:	425a      	negs	r2, r3
 80047be:	50e2      	str	r2, [r4, r3]
 80047c0:	bd70      	pop	{r4, r5, r6, pc}
 80047c2:	428c      	cmp	r4, r1
 80047c4:	bf0b      	itete	eq
 80047c6:	6863      	ldreq	r3, [r4, #4]
 80047c8:	684b      	ldrne	r3, [r1, #4]
 80047ca:	6013      	streq	r3, [r2, #0]
 80047cc:	6063      	strne	r3, [r4, #4]
 80047ce:	bf18      	it	ne
 80047d0:	460c      	movne	r4, r1
 80047d2:	e7e9      	b.n	80047a8 <_malloc_r+0x64>
 80047d4:	460c      	mov	r4, r1
 80047d6:	6849      	ldr	r1, [r1, #4]
 80047d8:	e7ca      	b.n	8004770 <_malloc_r+0x2c>
 80047da:	1cc4      	adds	r4, r0, #3
 80047dc:	f024 0403 	bic.w	r4, r4, #3
 80047e0:	42a0      	cmp	r0, r4
 80047e2:	d005      	beq.n	80047f0 <_malloc_r+0xac>
 80047e4:	1a21      	subs	r1, r4, r0
 80047e6:	4630      	mov	r0, r6
 80047e8:	f000 f80a 	bl	8004800 <_sbrk_r>
 80047ec:	3001      	adds	r0, #1
 80047ee:	d0cd      	beq.n	800478c <_malloc_r+0x48>
 80047f0:	6025      	str	r5, [r4, #0]
 80047f2:	e7d9      	b.n	80047a8 <_malloc_r+0x64>
 80047f4:	bd70      	pop	{r4, r5, r6, pc}
 80047f6:	bf00      	nop
 80047f8:	200000a8 	.word	0x200000a8
 80047fc:	200000ac 	.word	0x200000ac

08004800 <_sbrk_r>:
 8004800:	b538      	push	{r3, r4, r5, lr}
 8004802:	2300      	movs	r3, #0
 8004804:	4c05      	ldr	r4, [pc, #20]	; (800481c <_sbrk_r+0x1c>)
 8004806:	4605      	mov	r5, r0
 8004808:	4608      	mov	r0, r1
 800480a:	6023      	str	r3, [r4, #0]
 800480c:	f7ff fb56 	bl	8003ebc <_sbrk>
 8004810:	1c43      	adds	r3, r0, #1
 8004812:	d102      	bne.n	800481a <_sbrk_r+0x1a>
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	b103      	cbz	r3, 800481a <_sbrk_r+0x1a>
 8004818:	602b      	str	r3, [r5, #0]
 800481a:	bd38      	pop	{r3, r4, r5, pc}
 800481c:	200001f8 	.word	0x200001f8

08004820 <__sread>:
 8004820:	b510      	push	{r4, lr}
 8004822:	460c      	mov	r4, r1
 8004824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004828:	f000 f896 	bl	8004958 <_read_r>
 800482c:	2800      	cmp	r0, #0
 800482e:	bfab      	itete	ge
 8004830:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004832:	89a3      	ldrhlt	r3, [r4, #12]
 8004834:	181b      	addge	r3, r3, r0
 8004836:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800483a:	bfac      	ite	ge
 800483c:	6563      	strge	r3, [r4, #84]	; 0x54
 800483e:	81a3      	strhlt	r3, [r4, #12]
 8004840:	bd10      	pop	{r4, pc}

08004842 <__swrite>:
 8004842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004846:	461f      	mov	r7, r3
 8004848:	898b      	ldrh	r3, [r1, #12]
 800484a:	4605      	mov	r5, r0
 800484c:	05db      	lsls	r3, r3, #23
 800484e:	460c      	mov	r4, r1
 8004850:	4616      	mov	r6, r2
 8004852:	d505      	bpl.n	8004860 <__swrite+0x1e>
 8004854:	2302      	movs	r3, #2
 8004856:	2200      	movs	r2, #0
 8004858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800485c:	f000 f868 	bl	8004930 <_lseek_r>
 8004860:	89a3      	ldrh	r3, [r4, #12]
 8004862:	4632      	mov	r2, r6
 8004864:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004868:	81a3      	strh	r3, [r4, #12]
 800486a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800486e:	463b      	mov	r3, r7
 8004870:	4628      	mov	r0, r5
 8004872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004876:	f000 b817 	b.w	80048a8 <_write_r>

0800487a <__sseek>:
 800487a:	b510      	push	{r4, lr}
 800487c:	460c      	mov	r4, r1
 800487e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004882:	f000 f855 	bl	8004930 <_lseek_r>
 8004886:	1c43      	adds	r3, r0, #1
 8004888:	89a3      	ldrh	r3, [r4, #12]
 800488a:	bf15      	itete	ne
 800488c:	6560      	strne	r0, [r4, #84]	; 0x54
 800488e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004892:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004896:	81a3      	strheq	r3, [r4, #12]
 8004898:	bf18      	it	ne
 800489a:	81a3      	strhne	r3, [r4, #12]
 800489c:	bd10      	pop	{r4, pc}

0800489e <__sclose>:
 800489e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048a2:	f000 b813 	b.w	80048cc <_close_r>
	...

080048a8 <_write_r>:
 80048a8:	b538      	push	{r3, r4, r5, lr}
 80048aa:	4605      	mov	r5, r0
 80048ac:	4608      	mov	r0, r1
 80048ae:	4611      	mov	r1, r2
 80048b0:	2200      	movs	r2, #0
 80048b2:	4c05      	ldr	r4, [pc, #20]	; (80048c8 <_write_r+0x20>)
 80048b4:	6022      	str	r2, [r4, #0]
 80048b6:	461a      	mov	r2, r3
 80048b8:	f7ff fae3 	bl	8003e82 <_write>
 80048bc:	1c43      	adds	r3, r0, #1
 80048be:	d102      	bne.n	80048c6 <_write_r+0x1e>
 80048c0:	6823      	ldr	r3, [r4, #0]
 80048c2:	b103      	cbz	r3, 80048c6 <_write_r+0x1e>
 80048c4:	602b      	str	r3, [r5, #0]
 80048c6:	bd38      	pop	{r3, r4, r5, pc}
 80048c8:	200001f8 	.word	0x200001f8

080048cc <_close_r>:
 80048cc:	b538      	push	{r3, r4, r5, lr}
 80048ce:	2300      	movs	r3, #0
 80048d0:	4c05      	ldr	r4, [pc, #20]	; (80048e8 <_close_r+0x1c>)
 80048d2:	4605      	mov	r5, r0
 80048d4:	4608      	mov	r0, r1
 80048d6:	6023      	str	r3, [r4, #0]
 80048d8:	f7ff fb1c 	bl	8003f14 <_close>
 80048dc:	1c43      	adds	r3, r0, #1
 80048de:	d102      	bne.n	80048e6 <_close_r+0x1a>
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	b103      	cbz	r3, 80048e6 <_close_r+0x1a>
 80048e4:	602b      	str	r3, [r5, #0]
 80048e6:	bd38      	pop	{r3, r4, r5, pc}
 80048e8:	200001f8 	.word	0x200001f8

080048ec <_fstat_r>:
 80048ec:	b538      	push	{r3, r4, r5, lr}
 80048ee:	2300      	movs	r3, #0
 80048f0:	4c06      	ldr	r4, [pc, #24]	; (800490c <_fstat_r+0x20>)
 80048f2:	4605      	mov	r5, r0
 80048f4:	4608      	mov	r0, r1
 80048f6:	4611      	mov	r1, r2
 80048f8:	6023      	str	r3, [r4, #0]
 80048fa:	f7ff fb16 	bl	8003f2a <_fstat>
 80048fe:	1c43      	adds	r3, r0, #1
 8004900:	d102      	bne.n	8004908 <_fstat_r+0x1c>
 8004902:	6823      	ldr	r3, [r4, #0]
 8004904:	b103      	cbz	r3, 8004908 <_fstat_r+0x1c>
 8004906:	602b      	str	r3, [r5, #0]
 8004908:	bd38      	pop	{r3, r4, r5, pc}
 800490a:	bf00      	nop
 800490c:	200001f8 	.word	0x200001f8

08004910 <_isatty_r>:
 8004910:	b538      	push	{r3, r4, r5, lr}
 8004912:	2300      	movs	r3, #0
 8004914:	4c05      	ldr	r4, [pc, #20]	; (800492c <_isatty_r+0x1c>)
 8004916:	4605      	mov	r5, r0
 8004918:	4608      	mov	r0, r1
 800491a:	6023      	str	r3, [r4, #0]
 800491c:	f7ff fb14 	bl	8003f48 <_isatty>
 8004920:	1c43      	adds	r3, r0, #1
 8004922:	d102      	bne.n	800492a <_isatty_r+0x1a>
 8004924:	6823      	ldr	r3, [r4, #0]
 8004926:	b103      	cbz	r3, 800492a <_isatty_r+0x1a>
 8004928:	602b      	str	r3, [r5, #0]
 800492a:	bd38      	pop	{r3, r4, r5, pc}
 800492c:	200001f8 	.word	0x200001f8

08004930 <_lseek_r>:
 8004930:	b538      	push	{r3, r4, r5, lr}
 8004932:	4605      	mov	r5, r0
 8004934:	4608      	mov	r0, r1
 8004936:	4611      	mov	r1, r2
 8004938:	2200      	movs	r2, #0
 800493a:	4c05      	ldr	r4, [pc, #20]	; (8004950 <_lseek_r+0x20>)
 800493c:	6022      	str	r2, [r4, #0]
 800493e:	461a      	mov	r2, r3
 8004940:	f7ff fb0c 	bl	8003f5c <_lseek>
 8004944:	1c43      	adds	r3, r0, #1
 8004946:	d102      	bne.n	800494e <_lseek_r+0x1e>
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	b103      	cbz	r3, 800494e <_lseek_r+0x1e>
 800494c:	602b      	str	r3, [r5, #0]
 800494e:	bd38      	pop	{r3, r4, r5, pc}
 8004950:	200001f8 	.word	0x200001f8

08004954 <__malloc_lock>:
 8004954:	4770      	bx	lr

08004956 <__malloc_unlock>:
 8004956:	4770      	bx	lr

08004958 <_read_r>:
 8004958:	b538      	push	{r3, r4, r5, lr}
 800495a:	4605      	mov	r5, r0
 800495c:	4608      	mov	r0, r1
 800495e:	4611      	mov	r1, r2
 8004960:	2200      	movs	r2, #0
 8004962:	4c05      	ldr	r4, [pc, #20]	; (8004978 <_read_r+0x20>)
 8004964:	6022      	str	r2, [r4, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	f7ff fa6e 	bl	8003e48 <_read>
 800496c:	1c43      	adds	r3, r0, #1
 800496e:	d102      	bne.n	8004976 <_read_r+0x1e>
 8004970:	6823      	ldr	r3, [r4, #0]
 8004972:	b103      	cbz	r3, 8004976 <_read_r+0x1e>
 8004974:	602b      	str	r3, [r5, #0]
 8004976:	bd38      	pop	{r3, r4, r5, pc}
 8004978:	200001f8 	.word	0x200001f8

0800497c <_init>:
 800497c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497e:	bf00      	nop
 8004980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004982:	bc08      	pop	{r3}
 8004984:	469e      	mov	lr, r3
 8004986:	4770      	bx	lr

08004988 <_fini>:
 8004988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800498a:	bf00      	nop
 800498c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800498e:	bc08      	pop	{r3}
 8004990:	469e      	mov	lr, r3
 8004992:	4770      	bx	lr
