<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Libsetila: LPS25H CTRL_REG1 register description</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Libsetila
   &#160;<span id="projectnumber">v0.5.6</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LPS25H CTRL_REG1 register description<div class="ingroups"><a class="el" href="group__DEV__REG__CMD.html">Device Register Descriptors and Commands</a> &raquo; <a class="el" href="group__LPS25H__DESC.html">LPS25H</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPS25H CTRL_REG1 register description:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__LPS25H__CTRL__REG1__REG__DESC.png" border="0" alt="" usemap="#group____LPS25H____CTRL____REG1____REG____DESC"/>
<map name="group____LPS25H____CTRL____REG1____REG____DESC" id="group____LPS25H____CTRL____REG1____REG____DESC">
<area shape="rect" id="node2" href="group__LPS25H__DESC.html" title="LPS25H" alt="" coords="5,13,76,39"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaeccbadd832dd49afe72af8054e1cbef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#gaeccbadd832dd49afe72af8054e1cbef8">LPS25H_CTRL_REG1_PD</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:gaeccbadd832dd49afe72af8054e1cbef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PD bit of CTRL_REG1 register.  <a href="#gaeccbadd832dd49afe72af8054e1cbef8">More...</a><br /></td></tr>
<tr class="separator:gaeccbadd832dd49afe72af8054e1cbef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e4f948a47d089c0ae57b6da400164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#gac4e4f948a47d089c0ae57b6da400164d">LPS25H_CTRL_REG1_ODR2</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:gac4e4f948a47d089c0ae57b6da400164d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ODR2 bit of CTRL_REG1 register.  <a href="#gac4e4f948a47d089c0ae57b6da400164d">More...</a><br /></td></tr>
<tr class="separator:gac4e4f948a47d089c0ae57b6da400164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bed707bc1e30db60452f1ed6f4fbd9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#ga5bed707bc1e30db60452f1ed6f4fbd9c">LPS25H_CTRL_REG1_ODR1</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga5bed707bc1e30db60452f1ed6f4fbd9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ODR1 bit of CTRL_REG1 register.  <a href="#ga5bed707bc1e30db60452f1ed6f4fbd9c">More...</a><br /></td></tr>
<tr class="separator:ga5bed707bc1e30db60452f1ed6f4fbd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a7bea0de75cfa4ec776161ddf54eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#gac7a7bea0de75cfa4ec776161ddf54eb1">LPS25H_CTRL_REG1_ODR0</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gac7a7bea0de75cfa4ec776161ddf54eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ODR0 bit of CTRL_REG1 register.  <a href="#gac7a7bea0de75cfa4ec776161ddf54eb1">More...</a><br /></td></tr>
<tr class="separator:gac7a7bea0de75cfa4ec776161ddf54eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaece38c32f49523af70d0a47f13d2735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#gaaece38c32f49523af70d0a47f13d2735">LPS25H_CTRL_REG1_DEFF_EN</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:gaaece38c32f49523af70d0a47f13d2735"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEFF_EN bit of CTRL_REG1 register.  <a href="#gaaece38c32f49523af70d0a47f13d2735">More...</a><br /></td></tr>
<tr class="separator:gaaece38c32f49523af70d0a47f13d2735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ed4bea7aedeabed817780f55873f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#gae1ed4bea7aedeabed817780f55873f43">LPS25H_CTRL_REG1_BDU</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:gae1ed4bea7aedeabed817780f55873f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">BDU bit of CTRL_REG1 register.  <a href="#gae1ed4bea7aedeabed817780f55873f43">More...</a><br /></td></tr>
<tr class="separator:gae1ed4bea7aedeabed817780f55873f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6205ef963a855caaf45182f196c2e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#ga6205ef963a855caaf45182f196c2e457">LPS25H_CTRL_REG1_RESET_AZ</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga6205ef963a855caaf45182f196c2e457"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESET_AZ bit of CTRL_REG1 register.  <a href="#ga6205ef963a855caaf45182f196c2e457">More...</a><br /></td></tr>
<tr class="separator:ga6205ef963a855caaf45182f196c2e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a70967dc639e58c93965b4231901b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPS25H__CTRL__REG1__REG__DESC.html#ga5a70967dc639e58c93965b4231901b11">LPS25H_CTRL_REG1_SIM</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga5a70967dc639e58c93965b4231901b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM bit of CTRL_REG1 register.  <a href="#ga5a70967dc639e58c93965b4231901b11">More...</a><br /></td></tr>
<tr class="separator:ga5a70967dc639e58c93965b4231901b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae1ed4bea7aedeabed817780f55873f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ed4bea7aedeabed817780f55873f43">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_BDU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_BDU&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BDU bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="gaaece38c32f49523af70d0a47f13d2735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaece38c32f49523af70d0a47f13d2735">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_DEFF_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_DEFF_EN&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEFF_EN bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="gac7a7bea0de75cfa4ec776161ddf54eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7a7bea0de75cfa4ec776161ddf54eb1">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_ODR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_ODR0&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ODR0 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ga5bed707bc1e30db60452f1ed6f4fbd9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bed707bc1e30db60452f1ed6f4fbd9c">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_ODR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_ODR1&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ODR1 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="gac4e4f948a47d089c0ae57b6da400164d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e4f948a47d089c0ae57b6da400164d">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_ODR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_ODR2&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ODR2 bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="gaeccbadd832dd49afe72af8054e1cbef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeccbadd832dd49afe72af8054e1cbef8">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_PD&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PD bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ga6205ef963a855caaf45182f196c2e457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6205ef963a855caaf45182f196c2e457">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_RESET_AZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_RESET_AZ&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RESET_AZ bit of CTRL_REG1 register. </p>

</div>
</div>
<a id="ga5a70967dc639e58c93965b4231901b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a70967dc639e58c93965b4231901b11">&#9670;&nbsp;</a></span>LPS25H_CTRL_REG1_SIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPS25H_CTRL_REG1_SIM&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SIM bit of CTRL_REG1 register. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 15 2021 18:41:15 for Libsetila by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
