--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Lab6_Ex1.twx Lab6_Ex1.ncd -o Lab6_Ex1.twr Lab6_Ex1.pcf -ucf
Lab6_Ex1.ucf

Design file:              Lab6_Ex1.ncd
Physical constraint file: Lab6_Ex1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Light1         |   10.644|
A<0>           |Light2         |   11.143|
A<0>           |Light3         |   11.073|
A<0>           |Light4         |   11.104|
A<0>           |Light5         |   11.555|
A<1>           |Light1         |   11.502|
A<1>           |Light2         |   11.792|
A<1>           |Light3         |   11.966|
A<1>           |Light4         |   11.753|
A<1>           |Light5         |   12.067|
A<2>           |Light1         |   11.134|
A<2>           |Light2         |   11.633|
A<2>           |Light3         |   11.563|
A<2>           |Light4         |   11.594|
A<2>           |Light5         |   11.777|
A<3>           |Light1         |    9.664|
A<3>           |Light2         |   10.163|
A<3>           |Light3         |   10.093|
A<3>           |Light4         |   10.155|
A<3>           |Light5         |   10.674|
Switch1        |Light1         |    9.395|
Switch1        |Light2         |   10.311|
Switch1        |Light3         |    9.824|
Switch1        |Light4         |   10.675|
Switch1        |Light5         |   11.194|
---------------+---------------+---------+


Analysis completed Thu Oct  4 12:29:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



